## Systems Reference Library

## DOS and TOS Assembler Language

Release 26


This is a reprint of GC24-3414-8 incorporating changes issued in Technical Newsletters:

GN33-8118, dated October 14, 1971
GN33-8!34, dated October 31, 1971
This edition applies to release 26 of Disk Operating Ssytem and to release 14 of IBM System/360 Tape Operating System and to all subsequent releases until otherwise indicated in new editions or Technical Newsletters. Changes are periodically made to the specifications herein; before using this publication in connection with the operation of IBM systems, consult the latest SRL Newsletter, Order No. GN20-0360, for the editions that are applicable and current.

This publication was prepared for production using an IBM computer to update the text and to control the page and line format. Page impressions for photo-offset printing were obtained from an IBM 1403 Printer using a special print chain.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form is provided at the back of this publication for readers' comments. If the form has been removed, comments may be addressed to IBM Nordic Laboratory, Publications Development, Box 962, s-181 09 Lidingo 9, Sweden.

## Preface

This publication is a reference manual for the programmer using the assembler language (including macro definitions and conditional assembly facilities). This publication also contains information peculiar to DOS and TOS for the D and F assembler.
part 1 of this publication presents information common to all parts of the language. Part 2 contains specific information concerning the symbolic machine instruction codes and the assembler program functions provided for the programmer's use. Part 3 of this publication describes the conditional assembler and macro facilities in the assembler language.

Appendixes A through $P$ follow Part 3. Appendixes $A$ through $F$ are associated with Parts 1 and 2 and present such items as a summary chart for constants, instruction listings, character set representations, and other aids to programming. Appendix G contains macro facility summary charts, and Appendix $H$ discusses table capacities for various elements of the language. Appendix I is a sample program and assembler listing description. Appendix $J$ is a features comparison chart of the OS assemblers. Appendix $K$ gives examples of the cards needed for assembler runs. Appendix $L$ contains a description of how another version of the assembler can be included in the core image library. Appendix $M$ describes the output produced by the assembler. Appendix $N$ explains the diagnostic error messages that can be issued by the assembler. Appendix 0 contains self-relocating program techniques. Appendix $P$ contains sample macro definitions.

Prerequisite for a thorough understanding of this publication is a basic knowledge of $O S$ machine concepts. The publications most closely related to this are:

1. IBM System/360 Principles of Operation, Order No. GA22-6821.
2. DOS Data Manaqement Concepts, Order No. GC24-3427, or
IBM System 360 Tape Operating System:_ Data Management Concepts, Order No. GC24-3430.
3. DOS Supervisor and I/O Macros, Order No. GC24-5037, or IBM System $360^{\prime}$ Tape Operating System: Supervisor and Input/Output Macros, Order No. GC24-5035.

DOS System Control and Service, Order No. GC24-5036, or
IBM System/360 Tape Operating System:_ System Control and System Service Programs, Order No. GC24-5034.
5. DOS System Generation, Order No. GC24-5033, or
IBM System/360 Tape Cperating System: System Generation and Maintenance. Order No. GC24-5015.
6. DOS and TOS Utility Macros, Order No. GC24-5042.

Titles and abstracts of other related publications are listed in the IBM System / 360 Bibliography, Crder No. GA22-6822.

## Contents

PART 1--INTROLUCTION TO THE ASSEMBLER LANGUAGE ..... 9
SECTION 1: INTRODUCTION ..... 11
Machine Features Required ..... 11
Compatibility between System/360 Assemblers ..... 12
[OS/TOS Assembler Variants ..... 12
The DOS/TOS Assemblers and the OS Assemblers ..... 13
The BOS/BPS Assemblers and the LOS/TOS Assemblers ..... 13
The Assembler Language ..... 13
Machine Operation Codes ..... 14
Assembler Operation Codes ..... 14
Macro Instructions ..... 14
The Assembler Program ..... 14
The Macro Generation and Conditional Assembly Section ..... 14
The Assembly Section ..... 14
Programmer Aids ..... 15
Assembler-DOS/TOS Relationships ..... 15
SECTION 2: GENERAL INFORMATION ..... 16
Assembler Language Coding Conventions ..... 16
Coding Form ..... 16
Continuation Lines ..... 16
Statement Boundaries ..... 16
Statement Format ..... 17
Summary of Instruction Format ..... 19
Comments Statements ..... 19
Identification-Sequence Field ..... 19
Character Set ..... 19
Assembler Language Structure ..... 19
Terms and Expressions ..... 20
Terms ..... 20
Symbols ..... 22
Self-Defining Terms ..... 23
Location Counter Reference ..... 24
Literals ..... 25
Symbol Length Attribute Reference ..... 26
Expressions ..... 26
Evaluation of Expressions ..... 27
Absolute and Relocatable
Expressions ..... 27
PART 2--BASIC FUNCTIONS OF THE ASSEMBLER LANGUAGE ..... 29
SECTION 3: ALCRESSING--PROGRAM SECTIONING AND LINKING ..... 31
Addressing ..... 31
Addresses--Explicit and Implied ..... 31
Base Register Instructions ..... 31
USING--Use Base Address Register ..... 31
DROP--Drop Base Register ..... 32
Programming with the USING Instruction ..... 33
Relative Addressing ..... 34
Program Sectioning and Linking ..... 34
Control Sections ..... 34
Control Section Location Assignment ..... 35
First Control Section ..... 35
START--Start Assembly ..... 35
CSECT--Identify Control Section ..... 35
Unnamed Control Section ..... 36
DSECT--Identify Dummy Section ..... 36
COM--Define Blank Common Control Section ..... 37
Symbolic Iinkages ..... 38
ENTRY--Identify Entry Point Symbol ..... 38
EXTRN--Identify External Symbol ..... 39
Addressing External Control Sections ..... 39
wXTRN--Identify weak Fxternal Symbol ..... 40
SECTION 4: MACHINE INSTRUCTIONS ..... 41
Machine Instruction Statements ..... 41
Instruction Alignment and Checking ..... 41
Operand Fields and Subfields ..... 41
Lengths--Explicit and Implied ..... 42
Machine Instruction Mnemonic Codes ..... 43
Machine Instruction Examples ..... 43
RR Format ..... 43
RX Format ..... 44
RS Format ..... 44
SI Format ..... 44
SS Format ..... 44
Extended Mnemonic Codes ..... 44
SECTION 5: ASSEMBLER INSTRUCTION STATEMENTS ..... 46
Symbol Definition Instruction ..... 46
EQU--Equate Symbol ..... 46
Data Definition Instructions ..... 47
DC--Define Constant ..... 47
Operand Subfield 1: Duplication Factor ..... 48
Operand Subfield 2: Type ..... 48
Operand Subfield 3: Modifiers ..... 48
Operand Subfield 4: Constant ..... 51
DS--Define Storage ..... 58
Special Uses of the Duplication Factor ..... 59
CCW--Define Channel Command Word ..... 60
Listing Control Instructions ..... 60
TITLE--Identify Assembly Output ..... 60
EJECT--Start New Page ..... 61
SPACE--Space Listing ..... 61
PRINT--Print Optional Data ..... 62
Program Control Instructions ..... 62
ICTL--Input Format Control ..... 63
ISEQ-- Input Sequence Checking ..... 63
PUNCH--Punch a Card ..... 63
REPRO--Reproduce Following Card ..... 64
ORG--Set Location Counter ..... 64
LTORG--Begin Literal Pool ..... 64
Special Addressing Consideration ..... 65
CNOP--Conditional No Operation ..... 65
COPY--Copy Predefined Source Coding ..... 66
END--End Assembly ..... 67
PART 3--CONDITIONAL ASSEMBLY AND MACROFACILITIES IN THE ASSEMBLER LANGUAGE69
Organization of This Part of the
Publication ..... 69
SECTION 6: INTRODUCTION TO THE CONDITIONAL ASSEMBLY AND MACRO
FACILITIES ..... 71
The Macro Instruction Statement ..... 71
The Macro Definition ..... 71
Source Statement fibraries ..... 72
Varying the Generated Statements ..... 72
Variable Symbols ..... 72
Types of Variable Symbols ..... 72
Assigning Values to Variable Symbols ..... 72
Global SET Symbols ..... 73
SECTION 7: HOW TO PREPARE MACRO DEFINITIONS ..... 74
MACRO--Macro Definition Header ..... 74
MEND--Macro Definition Trailer ..... 74
Macro Instruction Prototype ..... 74
Alternate Statement Form ..... 75
Model Statements ..... 75
Symbolic Parameters ..... 76
Concatenating Symbolic Parameters
with Other Characters or Other Symbolic Parameters ..... 77
Comments Statements ..... 78
COPY Statements ..... 78
SECTION 8: HOW TO WRITE MACRO INSTRUCTIONS ..... 79
Macro Instruction Operands ..... 79
Statement Form ..... 80
Omitted Operands ..... 80
Operand Sublists ..... 80
Inner Macro Instructions ..... 82
Levels of Macro Instructions ..... 82
SECTION 9: HOW TO WRITE CONDITIONAL ASSEMBLY INSTRUCTIONS ..... 83
SET Symbols ..... 83
Defining SET Symbols ..... 83
Using Variable Symbols ..... 83
Attributes ..... 84
Type Attribute ( $T^{\prime}$ ) ..... 85
Length (L'), Scaling ( $S^{\prime}$ ), and Integer (I') Attributes ..... 85
Count Attribute ( ${ }^{\prime}$ ) ..... 86
Number Attribute ( ${ }^{\circ}$ ) ..... 86
Assigning Integer Attributes to Symbols ..... 86
Sequence Symbols ..... 87
LCLA,LCLB, LCLC--Define SET Symbols ..... 88
SETA--Set Arithmetic ..... 88
Evaluation of Arithmetic Expressions ..... 89
Using SETA Symbols ..... 89
SETC--Set Character ..... 90
Type Attribute ..... 90
Character Expression ..... 91
Substring Notation ..... 91
Using SETC Symbols ..... 93
SETB--Set Binary ..... 93
Evaluation of Logical Expressions ..... 94
Using SETB Symbols ..... 95
AIF--Conditional Branch ..... 95
AGO--Unconditional Branch ..... 96
ACTR--Conditional Assembly Loop Counter ..... 96
ANOP--Assembly No-Operation ..... 97
Conditional Assembly Elements ..... 97
SECTION 10: ADDITIONAL FEATURES ..... 99
MEXIT--Macro Definition Exit ..... 99
MNOTE Statement ..... 99
Global and Local Variable Symbols ..... 100
Defining Local and Global SET Symbols ..... 101
Using Global and Local SET Symbols ..... 101
Subscripted SET Symbols ..... 103
System Variable Symbols ..... 104
ESYSNDX--Macro Instruction Index ..... 104
ESYSECT--Current Control Section ..... 105
ESYSLIST--Accessing Positional
Operands in a Macro Instruction ..... 106
छSYSPARM - System Parameter for Conditional Assembly ..... 107
Keyword Macro Definitions and
Instructions ..... 107
Keyword Prototype ..... 108
Keyword Macro Instruction ..... 108
Mixed-Mode Macro Definitions and Instructions ..... 109
Mixed-Mode Prototype ..... 110
Mixed-Mode Macro Instruction ..... 110
Conditional Assembly Compatibility ..... 111
APPENDIX A. EXTENDED BINARY CODEL
DECIMAL INTERCHANGE CODE (EBCLIC) ..... 112
APPENDIX B. HEXADECIMAL-DECIMAL NUMBER CONVERSION TABLE ..... 115
APPENDIX C. MACHINE INSTRUCTION FORMAT ..... 120
APPENDIX D: MACHINE INSTRUCTION
MNEMONIC OPERATION CODES ..... 123
APPENDIX E: ASSEMBLER INSTRUCTIONS ..... 144
APPENDIX F: SUMMARY OF CONSTANTS ..... 147
APPENDIX G: MACRO FACILITY SUMMARY ..... 149
APPENDIX H: DICTIONARY AND SOURCE STATEMENT SIZES ..... 153
Part 1. Dictionaries Used In Macro Generation ..... 153
Part 2. Macro Mnemonic Table (D Assembler Only) ..... 157
Part 3. Source Statement
Complexity--Conditional Assembly and Macro Generation ..... 157
Part 4. Source Statement
Complexity--Assembler Statements ..... 157
Part 5. Print Control StatementListing Restrictions159
APPENDIX I: SAMPLE PROGRAN AND
ASSEMBLER LISTING DESCRIPTION ..... 160
APPENDIX J: ASSEMBLER
LANGUAGES--FEATURES COMPARISON CHART ..... 170

APPENDIX K: CARD INPUT FOR ASSEMBLY

## RUNS . . . . . . . . . . . . . . . . . . 174

## APPENDIX L: REPLACING THE CURRENT

 ASSEMBLER . . . . . . . . . . . . . 182APPENDIX M: OBJECT DECK OUTPUT . . . . . 183
APP ENDIX N: DIAGNOSTIC ERROR MESSAGES ..... 187
APPENDIX O: SELF-RELOCATING PROGRAM
TECHNIQUES ..... 201
APPENDIX P: SAMPLE MACRO DEFINITIONS ..... 203
INDEX ..... 205

## Figures

Figure 1. Coding Form . . . . . . 17
Figure 2. Punched Card Form17

Figure 3. Assembler Language
Structure--Machine, Assembler, and
Macro Instructions21
Figure 4. Multiple Base Register

Assignment . . . . . . . . . . . . . 33
Figure 5. Details of Address
Specification42

Figure 6. Details of Length
Specification in SS Instructions . . 43
Figure 7. Extended Mnemonic Codes . 45
Figure 8. Type Codes for Constants . 49
Figure 9. Bit-Length Specification
(Single Constant)49

Figure 10. Bit-Length Specification
(Multiple Constants) . . . . . . . . 50
Figure 11. Bit-Length Specification
(Multiple Operands) . . . . . . . . 50
Figure 12. Floating-Point External
Formats . . . . . . . . . . . . . . 55
Figure 13. Channel Command word . . 60
Figure 14. CNOP Alignment . . . . . 66
Figure 15. Extended Binary Coded
Decimal Interchange Code (Part 1
of 2)113

Figure 16. List of Machine
Instructions by Operation Code
(Part 1 of 5)124
Figure 17. Machine Instruction
Summary (Part 1 of 14) ..... 130
Figure 18. Macro Facility Elements ..... 149
Figure 19. Expressions ..... 150
Figure 20. Attributes ..... 151
Figure 21. Variable Symbols .....  . . . 152
Figure 22. Card Input for an Assembly (Part 1 of 2) ..... 174
Figure 23. Device Assignments
(Part 1 of 2) ..... 176
Figure 24. Operating Considerations ..... 177
Figure 25. Card Input for
Assembly, Linkage Editing, and
Execution ..... 178
Figure 26. I/O Units Used by the
Tape Assembler ..... 179
Figure 27. I/O Units Used by the Disk Assembler ..... 180
Figure 28. Card Input for
Different Variations of Assembly,
Linkage Editing and Execution ..... 181
Figure 29. Card Input for Selecting
Different Assembler Variants . . . . 182 ..... 182
Figure 30. Assembler Variants
Figure 31. Assembler Output Leck ..... 183
Figure 32. Format of ESD, TXT,
RLD, and END Cards ..... 184
Figure 33. Format of the SYM card. . 185
Figure 34. Format of the REP card. . 186Figure 35. Assembler Diagnostic
Error Messages (Part 1 of 14) ..... 187

## Part l-Introduction to the Assembler Language

# Section 1. Introduction 

Computer programs may be expressed in machine language, i.e., language directly interpreted by the computer, or in a symbolic language, which is much more meaningful to the programmer. The symbolic language, however, must be translated into machine language before the computer can execute the program. This function is accomplished by an associated processing program called an assembler or a compiler.

Of the various symbolic programming languages, assembler languages are closest to machine language in form and content.

The assembler language discussed in this manual is a symbolic programming language for the IBM System/360. It enables the programmer to use all IBM System 360 machine functions, as if he were coding in IBM System/360 machine language.

A program written in the assembler language will normally consist of three types of instructions: machine instructions, assembler instructions, and macro instructions. They are all coded in a language that can be interpreted by the assembler processor program. Machine instructions are transformed into machine language instruction by instruction. This language can be directly interpreted by the machine. Their functions are not described in this manual. Refer to IBM System $/ 360$ Principles of Operation.

Assembler instructions are used by the assembler during processing to manipulate the source program written in the assembler language. They are described in this manual.

IBM-supported macro instructions provide easy access to the control programs supplied by the system under which the installation is running. They are described in IBM System/360 Tape Operating 'System Supervisor and Input/Output Macros, and in DOS Supervisor and I/O Macros. The user can also write his own macro definitions to obtain easy access to precoded sections of code. Writing macro definitions is covered in this manual.

Under the Disk and Tape Operating Systems a few different assembler variants are available. They are:

[^0]
## DOS: Assembler D, 10K variant Assembler D, 14K variant Assembler $F$

The requirements and features of the variants are described below. Two of the assemblers, the DOS Assembler D, 14K variant, and the Assembler $F$ contain features not supported by the other DOS/TOS assemblers.

## Machine Features Required

A minimum of $16,384,24,576$, or 65,536
bytes of main storage as detailed below:

- $16,384(16 \mathrm{~K})$ bytes of main storage, of which at least 10,240 contiguous bytes must be available to the assembler. This is the core requirement for the 10K variant DOS and TOS D assemblers.
- $24,576(24 \mathrm{~K})$ bytes of main storage, of which at least 14,336 contiguous bytes must be available to the assembler. This is the core requirement for the 14 K variant DOS and TOS D assemblers.
- 65,536 ( 64 K ) bytes of main storage, of which at least 45,056 contiguous bytes must be available to the assembler. This is the core requirement for the 44 K DOS F assembler.

Note: The minimum partition required when the assembler is executed in the foreground partitions is 2 K larger than the minimum main storage requirements stated above. Additional storage, available to any of the assemblers, is used to expand assembler tables. For details on how to call a specific assembler see Appendix K and the DOS and TOS System Generation publications (listed in "Preface").

- Standard instruction set.
- One I/O Channel (either multiplexor or selector) -
- One Card Reader (1442N1, 2501, 2520E1, or 2540).1
- One Card Punch (1442N1, 1442N2,2520, or 2540$)^{1}$, if punched. output is desired
- One Printer (1403, 1404--continuous
forms only, or 1443)', if a printed listing is desired.
- One 1052 Printer-Keyboard.
- One 2311, 2314, or 2319 Disk Storage Drive. This has the DOS resident system pack.
or
- One 2400-series Magnetic Tape Unit (either 7-track or 9-track). This has the TOS resident system.
- Three work files. Under the DOS D Assembler, 10K Variant: either three aisk storage extents or three magnetic tape units. The devices used must be all of the same type; i.e., three magnetic tape units, three 2311 disk storage extents, or three 2314 or 2319 disk storage extents. Under the DOS D Assembler, 14 K Variant, and the DOS $F$ Assembler: any combination of disk storage extents and/or magnetic tape units. The disk storage devices used need not be of the same type as that of SYSRES. Under the TOS D Assembler, 10K and 14 K Variants: three magnetic tape units. The devices used must be of the same type as that of SYSRES.

The allowable disk storage devices are the 2311, 2314, and the 2319 Disk Storage Drives. The allowable magnetic tape units are 2400-series Magnetic Tape Units (either 7-track or 9-track: if 7-track, the data conversion feature is required and the tape must be set converter on, translator off, odd parity).

Under the DOS D Assembler, 10 K Variant, only the system source statement library is supported. Under the DOS D Assembler, 14 K Variant, and the DOS F Assembler, a private source statement library is supported. Under the TOS D Assembler, 10 K and 14 K Variants, the standard private library is supported. The device used for the private library must be of the same type as that of SYSRES.

For the 10 K DOS and the 14 K TOS D assemblers, the assemble-and-execute option is an alternative to the DECK option; both are not supported for the same assembly. For the 14 K DOS D assembler and for the $F$

[^1]assembler, both options are supported in the same assembly. If the assemble-and-execute option is chosen, SYSLNK is a 2400-series Magnetic Tape Unit (9-track or 7-track with the data conversion feature) for the tape resident system, or a 2311, 2314, or 2319 Disk Storage extent (which may be on the system resident device) for the disk resident system.

If, for assembly, LINK or CATAL options are chosen, the I/O requirements for SYSLNK must be met.

## Compatibility between System/360 Āssemblers

The assemblers described in this manual can be used under the Disk or Tape Operating System running on an IBM System/360 Model 30 or larger or on an IBM System/370 machine, provided that main storage and input/output requirements are satisfied.

The following describes the compatibility between:

- the different DOS/TOS assemblers
- the DOS/TOS assemblers and the OS assemblers
- the BPS/BOS assemblers and the DOS/TOS assemblers.

Incompatibilities caused by some other part of a system than the assembler are not described. For example, if a program segmented into an overlay structure under OS is run under DOS in the same overlay structure, V-type address constants that reference external data can be invalid.

The programmer must also realize that IBM-supplied macros differ from system to system. A DTFCD macro coded for DOS will be treated as an undefined operation code. if assembled under OS.

Treatment of erroneous input, as well as the assignment, size, and ordering of literal pools can also differ among the assemblers.

## DOS/TOS Assembler Variants

The TOS variants and the 10 K variant of the DOS Assembler $D$ accept the same input and produce identical output. A program accepted by these variants will also be accepted by the 14 K variant of the DOS Assembler D and Assembler F. Those two variants have a few extended features.

The DOS Assembler D, 14 K variant, contains the following features not supported by any of the other DOS/TOS assemblers:

- The WXTRN instruction
- All System/370 instructions. The additional instructions are: AXR, CLCTL, CLM, HDV, ICM, LCTL, LRDR, LRER, MC, MVCL, MXD, MXDR, MXR, SCK, SIOF, SRP, STCR, STCM, STCTL, STIDC, STIDP, and SXR.
- The L-type constant
- ESYSPARM

The DOS Assembler F contains the following features not supported by the other DOS/TOS assemblers:

- Two continuation lines allowed for source statements other than macro instructions and prototype statements. Assembler $D$ only allows one per statement.
- Multiple operands in a DC statement.
- Bit length specification in DC statements.
- The maximum number of operands in a macro instruction or prototype statement is 200 as opposed to 100 for Assembler D.
- The maximum size of a character expression is 255 characters as opposed to 127 for Assembler D.
- The maximum value of a subscript of ESYSLIST is 200 as opposed to 100 for Assembler D.

The DOS/TOS Assemblers and the OS Assemblers

The DOS Assembler $F$ implements the full System/360 Operating System assembler language at the $F$ level with the following exceptions:

- CXD and DXD statements
- Q-type address constants
- The special instructions for System/370 and System/360 Models 85 and 195.
- The WXTRN instruction
- The L-type constant

Source code written for any DOS/TOS assembler except the DOS Assembler D, 14K variant, will be accepted by the os Assembler $F$. The 14 K variant supports ESYSPARM, which is not supported by OS.

## The BOS/BPS Assemblers and the DOS/TOS Assemblers

The DOS/TOS assemblers accept source programs written in the IBM System/360 Basic Programming Support Assembler ( 8 K Tape) Language, the IBM 7090/7094 Support Package for IBM System/360 Assembler Language, and the IBM System/360 Basic Operating System ( 8 K Disk) Assembler Language with the following restrictions:

- The XFR instruction is not allowed in DOS/TOS.
- If SET symbols are used in macros generated in the source code, LCLx and GBLx instructions must be added in those macro definitions to declare the SET symbols.
- An MNOTE assembler instruction whose operand entry consists solely of a message enclosed in apostrophes, is given a severity code of one.
- The logical expression in an AIF statement must not be explicit zeros or ones.

Note 1: The DOS/TOS assemblers accept AIFE and $\overline{A G O B}$ statements. They are treated as AIF and AGO statements.

Note 2: Assembler control statements (AWORK, AOPTN, etc.) should be excluded from the input to the DOS/TOS assembler. They are treated as undefined operation codes.

## The Assembler Language

The basis of the assembler language is acollection of mnemonic symbols which represent:

1. IBM System/360 Operating System machine language operation codes.
2. Operations (auxiliary functions) to be performed by the assembler program.

The language is augmented by other symbols, supplied by the programmer, and
these symbols are used to represent storage addresses or data. Symbols are easier to remember and code than their machine language equivalents. Use of symbols greatly reduces programming effort and error.

MACHINE OPERATION CODES

The assembler language provides mnemonic machine instruction operation codes for all machine instructions in the IBM System/360 Universal Instruction Set, and extended mnemonic operation codes for the conditional branch instruction.

## ASSEMBLER OPERATION CODES

The assembler language also contains mnemonic assembler instruction operation codes, used to specify auxiliary functions to be performed by the assembler program. These are instructions to the assembler program itself and, with a few exceptions, do not result in the generation of any machine language code by the assembler program. Certain assembler instructions, i.e., conditional assembly instructions, affect the order of source statement assembly and macro generation or the content of generated instructions.

## MACRO INSTRUCTIONS

The assembler language enables the programmer to define and use macro instructions. Macro instructions are represented by an operation code which, in turn, actually stands for a sequence of machine and/or assembler instructions that accomplish the desired function.

Macro instructions used in preparing an assembler language source program fall into two categories: system macro instructions, provided by IBM, which relate the object program to components of the Basic Operating System, and macro instructions created by the programmer specifically for use in the program at hand, or for incorporation in a library, available for future use.

Programmer-created macro instructions are used to simplify the writing of a program and/or to ensure that a standard sequence of instructions is used to accomplish a desired function.

For instance, the logic of a program may require the same instruction sequence to be executed again and again. Rather than code this entire sequence each time it is needed, the programmer creates a macro instruction to represent the sequence, and then each time the sequence is needed, the programmer simply codes the macro instruction statement. During assembly, the sequence of instructions represented by the macro instruction is inserted in the object program. Part 3 of this publication discusses the conditional assembly and macro facilities.

## The Assembler Program

The assembler program, also referred to as the "assembler", processes source statements written in the assembler language. The assembler is separated into an assembly section and a conditional assembly and macro generation section.

THE MACRO GENERATION AND CONDITIONAL ASSEMBLY SECTION

Before source statements can be translated into actual machine language, macro instructions and conditional assembly statements within the source program must be processed. The source program is read. Any programmer macro definitions which appear before the main portion of the program are stored for use when the macro is referenced. (System macro definitions are retrieved from the source statement library and handled in the same way.)

The main portion of the program is then processed. Whenever macro generation or conditional assembly is required, the generated or conditionally assembled text is inserted in the original source program. The resultant augmented source program is ready for input to the assembly section.

## THE ASSEMBLY SECTION

Processing a source program involves the translation of source statements into machine language, the assignment of storage locations to instructions and other elements of the program, and the performance of the auxiliary assembler program functions designated by the programmer. The output of the assembler program is the object program, a machine language equivalent of the source program.

The assembler program furnishes a printed listing of the source statements and object program statements and additional information useful to the programmer in analyzing his program, such as error indications. The object program is in the format required by the linkage editor component of DOS/TOS.

The amount of main and secondary storage allocated to the assembler program for use during processing determines the maximum number of certain language elements that may be present in the source program. For a discussion of these dependencies, see Appendix H .

## Programmer Aids

The assembler program provides auxiliary functions that assist the programmer in checking and documenting programs, in controlling address assignment, in segmenting a program, in data and symbol definition, in generating macro instructions, and in controlling the assembly program itself. Mnemonic codes, specifying these functions, are provided in the language.

Variety in Data Representation. Decimal, binary, hexadecimal, or character representation of machine language binary values may be employed by the programmer in writing source statements. The programmer selects the representation best suited to his purpose.

Base Register Address Calculation. As discussed in the IBM System/360 Principles of Operation manual, the operating system addressing scheme requires the designation of a base register (containing a base address value) and a displacement value in specifying a storage location. The assembler assumes the clerical burden of calculating storage addresses in these terms for the symbolic addresses used by the programmer. The programmer retains control of base register usage and the values entered therein.

Relocatability. The object programs produced by the assembler are in a format enabling relocation from the originally assigned storage area to any other suitable area.

Sectioning and Linking. The assembler language and program provide facilities for partitioning an assembly into one or more parts called control sections. Control sections may be added or deleted when linkage editing the object program. Because control sections do not have to be loaded contiguously in storage, a sectioned program may be loaded and executed even though a continuous block of storage large enough to accommodate the entire program may not be available.

The linking facilities of the assembler language and program allow symbols to be defined in one assembly and referred to in another, thus effecting a link between separately assembled programs. This permits reference to data and/or transfer of control between programs. A discussion of sectioning and linking is in Section 3 under "Program Sectioning and Linking."

Program Listings. A listing of the source program statements and the resulting object program statements may be produced by the assembler for each source program it assembles. The programmer can partly control the form and content of the listing.

Error Indications. As a source program is assembled, it is analyzed for actual or potential errors in the use of the assembler language. Detected errors are indicated in the program listing.

## Assembler-DOS/TOS Relationships

The assembler program is a component of IBM disk and tape operating systems and functions under their control. DOS/TOS provides the assembler with input/output library, and other services needed in assembling a source program. In a like manner, the object program produced by the assembler will normally operate under control of DOS/TOS and depend on it for input/output and other services. In writing the source program, the programmer must include statements requesting the desired functions from DOS /TOS. (See the Supervisor and Input/Output Macros publications listed in the "Preface".)

## Section 2. General Information

This section presents information about assembler language coding conventions, assembler source statement structure, addressing, and the sectioning and linking of programs.

## Assembler Language Coding Conventions

This subsection discusses the general coding conventions associated with use of the assembler language.

## CODING FORM

A source program is a sequence of source statements that are punched into cards. A standard assembler card is shown in Figure 2. These statements may be written on the standard coding form, GX28-6509 (Figure 1), provided by IBM. One line of coding on the form is punched into one card. The vertical columns on the form correspond to card columns.

Space is provided on the form for program identification and instructions to keypunch operators. None of this information is punched into a card.

The body of the form (Figure 1) is composed of two fields: the statement field, columns 1-71, and the identification-sequence field, columns 73-80. The identification-sequence field is not part of a statement and is discussed following the subsection "Statement Format."

The entries (i.e., coding) composing a statement occupy columns 1-71 of a
statement line and, if needed, columns 16-71 of successive continuation lines.

## CONTINUATION LINES

When it is necessary to continue a statement on another line the following rules apply.

1. Enter any nonblank character in the continuation column (end column plus one) of the statement line.
2. Continue the statement on the next line, starting in the continue column. Columns to the left of the continue column must be blank.

One continuation line is allowed for the D assembler and two continuation lines are allowed for the F assembler, except for source macro instructions and macro prototype statements, which may have more than one continuation line (see part 3).

## STATEMENT BOUNDARIES

Source statements are normally contained in columns 1-71 of statement lines and columns 16-71 of any continuation lines. Therefore, columns 1, 71, and 16 are referred to as the "begin", "end", and "continue" columns, respectively. This convention may be altered by use of the Input Format Control (ICTL) assembler instruction discussed later in this publication.


Figure 1. Coding Form


Figure 2. Punched Card Form

## STATEMENT FORMAT

There are two types of statements--instructions and coments.

Instructions may consist of one to four entries in the statement field. They are,
from left to right: a name entry, an operation entry, an operand entry, and a comments entry. These entries must be separated by one or more blanks, and must be written in the order stated. Total statement size is limited to 187 characters. If this limit is exceeded, the
assembly listing may be incorrect for that statement.

The coding form (Figure 1) is ruled to provide an eight-character name field, a five-character operation field, and a 56-character operand and/or comments field.

If desired, the programmer may disregard these boundaries and write the name, operation, operand, and comment entries in other positions, subject to the following rules:

1. The entries must not extend beyond statement boundaries (either the conventional boundaries, or as designated by the programmer via the ICTL instruction).
2. The entries must be in proper sequence, as stated above.
3. The entries must be separated by one or more blanks.
4. If used, a name entry must be written starting in the begin column.
5. The name and operation entries must be completed in the first line of the statement, including at least one blank following the operation entry.

A description of the name, operation, operand, and comments entries follows:

Name Entries: The name entry is a symbol created by the programmer to identify a statement. It consists of one to eight alphanumeric characters, the first of which must be alphabetic. A name entry is usually optional, but, if present, must be entered with the first (or only) character appearing in the begin column. If the begin column is blank, the assembler program assumes no name has been entered. Blanks must not appear within a name entry, whether the symbol was introduced directly by the programmer or indirectly by conditional assembly or macro generation.

Operation Entries. The operation entry is the mnemonic operation code specifying the desired machine operation, macro, or assembler function. An operation entry is mandatory and must appear in the first statement line, starting at least one position to the right of the begin column. Valid mnemonic operation codes for machine and assembler operations are contained in Appendixes $D$ and $E$ of this publication. Valid operation codes consist of five characters or fewer for machine or assembler operation codes, and eight characters or fewer for macro instruction operation codes. No blanks may appear within the operation entry.

Operand Entries. Operand entries are the coding that identifies and describes data to be acted upon by the instruction, by indicating such things as storage locations, masks, storage area lengths, or types of data.

Depending on the need of the instruction, one or more operands may be written. Operands are required for all machine instructions.

Operands must be separated by commas. Blanks must not intervene between operands and the commas that separate them.

The operands may not contain embedded bianks except as foilows: If character representation is used to specify a constant, a literal, or immediate data in an operand, the character string may contain blanks, e.g., C'AB D'.

Comments Entries. Comments are descriptive items of information about the program that are to be inserted in the program listing. All 256 valid characters, including blanks, may be used in writing a comment. The entry cannot extend beyond the end column (normally column 71), and a blank must separate it from the operand.

In instructions where an operand entry is optional but not present and a comments entry is desired, the absence of the operand entry must be indicated by a comma preceded and followed by one or more blanks, as follows:


Instruction Example. The following illustrates the use of name, operation, operand, and comments entries. A compare instruction has been named by the symbol COMP; the operation entry (CR) is the mnemonic operation code for a register-to-register compare operation, and the two operands $(5,6)$ designate the two general registers whose contents are to be compared. The comments entry reminds the programmer that he is comparing "new sum" to "old" with this instruction.


## SUMMARY OF INSTRUCTION FORMAT

The entries in an instruction must always be separated by at least one blank and must be in the following order: name, operation, operand (s), comment.

Every statement requires an operation entry. Name and comment entries are optional. Operand entries are required for all machine instructions and most assembler instructions.

The name and operation entries must be completed in the first statement line, including at least one blank following the operation entry.

The name and operation entries must not contain blanks. Operand entries must not have blanks preceding or following the commas that separate them.

A name entry must always start in the "begin" column.

If the column after the end column is blank, the next line must start a new statement. If the column after the end column is not blank, the following line will be treated as a continuation line.

All entries must be contained within the designated begin, end, and continue column boundaries.

## COMMENTS STATEMENTS

Comments statements are used to include a programmer's notes on an assembly listing. (These notes can be helpful during debugging and maintenance of a program.) Comments statements have no effect in the assembled program; they are only printed in the assembly listing and, therefore, may appear at any point. Extensive notes, or comments, may be written by using a series of comments statements.

There are two types of comments statements. One type, written with an asterisk (*) in the begin column, is used for comments on the source program. The other type, written with a period in the begin column and followed by an asterisk, is used for comments on a macro definition. This type is further described in Section 7.

An example of the comments statement is:


## IDENTIFICATION-SEQUENCE FIELD

The identification-sequence field of the coding form (columns 73-80) is used to enter program identification and/or statement sequence characters. The entry is optional. If the field, or a portion of it, is used for program identification, the identification is punched in the statement cards, and reproduced in the printed listing of the source program.

To aid in keeping source statements in order, the programmer may code an ascending sequence of characters in this field or a portion of it. These characters are punched into their respective cards, and, during assembly, the programmer may request the assembler to verify this sequence by use of the Input Sequence Checking (ISEQ) assembler instruction. This instruction is discussed in Section 5 under "Program Control Instructions."

## CHARACTER SET

Source statements are written using the following characters:

| Letters | A through Z , and \$ , \#, a |
| :---: | :---: |
| Diqits | 0 through 9 |
| $\begin{aligned} & \text { Special } \\ & \text { Characters } \end{aligned}$ | + - = . * ( ) / E blank |

These characters are represented by the card punch combinations and internal bit configurations listed in Appendix A. In addition, any of the 256 punch combinations may be designated anywhere that characters may appear between paired apostrophes, in comments, and in macro instruction operands.

## Assembler Language Structure

The oasic structure of the language can be stated as follows.

A source statement is composed of:

- A name entry (usually optional).
- An operation entry (mandatory).
- An operand entry (usually required).
- A comments entry (optional).

A name entry is:

- A symbol.

An operation entry is:

- A mnemonic operation code representing a machine, assembler, or macro instruction.

An operand entry is:

- One or more operands composed of one or more expressions. An expression is composed of a term or an arithmetic combination of terms. In general, an operand entry should contain 50 or fewer terms (see Appendix H).

Operands of machine instructions generally represent such things as storage locations, general registers, immediate data, or constant values. Operands of assembler instructions provide the information needed by the assembler program to perform the designated operation.

Figure 3 depicts this structure. Terms shown in Figure 3 are classed as absolute or relocatable. Terms are absolute or
relocatable due to the effect of program relocation upon them. (Program relocation is the loading of the object program into storage locations other than those originally assigned by the assembler program.) A term is absolute if its value does not change upon relocation. A term is relocatable if its value changes upon relocation.

The following subsection, Terms and Expressions", discusses these items as outlined in Figure 3.

## Terms and Expressions

## TERMS

Every term represents a value. This value may be assigned by the assembler program (symbols, symbol length attribute, location counter reference) or may be inherent in the term itself (self-defining term, literal).

An arithmetic combination of terms is reduced to a single value by the assembler program.

The following material discusses each type of term and the rules for its use.

${ }^{1}$ May be generated by combination of variable symbols and assembler language characters. (Conditional assembly only)
${ }^{2}$ Conditional assembly only.

Figure 3. Assembler Language Structure--Machine, Assembler, and Macro Instructions

Symbols

A symbol is a character or combination of characters used to represent locations or arbitrary values. Symbols, through their use in name fields and in operands, provide the programmer with an efficient way to name and reference a program element. There are three types of symbols:

1. Ordinary symbols.
2. Variable symbols.
3. Sequence symbols.

Ordinary symbols consist of one to eight letters and/or numbers, the first of which must be a letter. Such symbols are used to identify machine locations or arbitrary values. In the following sections, the occurrence of symbol refers to this type of term. Absolute symbols are ordinary symbols whose values do not change upon program relocation. Relocatable symbols are ordinary symbols whose values change upon relocation.

The following are valid ordinary symbols:

READER
A23456
X4F2
LOOP2
N
S4

- B4
\$A1
\#56
It is advisable to avoid using symbols beginning with IJ; they may conflict with IOCS symbols (which begin with IJ).

It is also advisable to avoid using symbols which are identical to a file name (name field) in a DTF statement with a single character suffix. For example, for the file name RECIN, IOCS generates the symbols: RECIN1, RECIN2, RECIN3, etc.

The following ordinary symbols are invalid, for the reasons noted:

256B
First character is not alphabetic.

RECORDAREA2 More than eight characters.
BCD*34
Contains a special character--an asterisk.

IN AREA Contains a blank.
Variable symbols must begin with an ampersand ( (8) followed by one to seven letters and/or numbers, the first of which
must be a letter. Variable symbols are used within the source program or macro definition to allow different values to be assigned to one symbol. A complete discussion of variable symbols appears in Part 3.

Sequence symbols consist of a period (.) followed by one to seven letters and/or numbers, the first of which must be a letter. Sequence symbols are used to indicate the position of statements within the source program or macro definition. Through their use the programmer can vary the sequence in which statements are processed by the assembler program. (See the complete discussion in Part 3.)

Note: Sequence symbols and variable symbols are used only for the macro language and for conditional assembly. programmers who do not use these features need not be concerned with these symbols.

EEFINING SYMBOLS: The assembler assigns a value to each symbol appearing as a name entry in a source statement. The values assigned to symbols naming storage areas, instructions, constants, and control sections are the addresses of the leftmost bytes of the storage fields containing the named items. Since the addresses of these items may change upon program relocation, the symbols naming them are considered relocatable terms.

A symbol used as a name entry in the Equate Symbol (EQU) assembler instruction is assigned a value designated in the operand entry of the instruction. Since the operand entry may represent a relocatable value, or an absolute (i.e., nonchanging) value, the symbol is considered a relocatable term or an absolute term, depending on the value to which it is equated.

The value of a symbol may not be negative and may not exceed 224-1.

A symbol is said to be defined when it appears as the name of a source statement. (A special case of symbol definition is discussed in Section 3, under "Program Sectioning and Linking".)

Symbol definition also involves the assignment of a length attribute to the symbol. (The assembler maintains an internal table--the symbol table--in which the values and attributes of symbols are kept. When the assembler encounters a symbol in an operand, it refers to the table for the values associated with the symbol.) The length attribute of a symbol is the length, in bytes, of the storage field whose address is represented by the symbol. For example, a symbol naming an
instruction that occupies four bytes of storage has a length attribute of 4. Note that there are exceptions to this rule; for example, in the case where symbol has been defined by an equate to location counter value (EQU *) or to a self-defining term, the length attribute of the symbol is 1. These and other exceptions are noted under the instructions involved. The length attribute is never affected by a duplication factor.

PREVIOUSLY DEFINED SYMBOLS: The assembler language requires that symbols appearing in the operand entry of some instructions be previously defined. This simply means that the symbols, before their use in an operand, must have appeared as the name entry of a prior statement. For example:

|  |  | $\bullet$ |
| :--- | :--- | :--- |
| SYM1 | MVC | $\bullet$ |
| SYM2 | EQU | A,B |
|  |  | $\bullet$ |
|  |  | $\bullet$ |

would be a valid sequence of coding. The same two instructions in reverse order would be invalid.

GENERAL RESTRICTIONS ON SYMBOLS: A Symbol may be defined only once in an assembly. While the same symbol may appear as the name of two or more statements before macro generation and conditional assembly, only one such statement should be generated. In addition, a symbol may be used in the name field more than once as a control section name (i.e., defined in the START, CSECT, or DSECT assembler statements described in Section 3) because the coding of a control section may be suspended and then resumed at any subsequent point. The CSECT or DSECT statement that resumes the section must be named by the same symbol that initially named the section; thus, the symbol that names the section must be repeated. Such usage is not considered to be duplication of a symbol definition.

## Self-Defining Terms

A self-defining term is one whose value is inherent in the term. It is not assigned a value by the assembler program. For example, the decimal self-defining term-15--represents a value of fifteen.

There are four types of self-defining terms: decimal, hexadecimal, binary, and character. Use of these terms is spoken of as decimal, hexadecimal, binary, or character representation of the machine
language binary value or bit configuration they represent.

Self-defining terms are classed as absolute terms because the values they represent do not change upon program relocation.

USING SELF-DEFINING TERMS: Self-defining terms are the means of specifying machine values or bit configurations without equating the values to symbols and using the symbols. Self-defining terms may be used to specify such program elements as immediate data, masks, registers, addresses, and address increments.

The use of a self-defining term is quite distinct from the use of data constants or literals. When a self-defining term is used in a machine instruction statement, its value is assembled into the instruction. When a data constant or literal is specified in the operand of an instruction, its address is assembled into the instruction.

Decimal Self-Defining Term. A decimal term is simply an unsigned decimal number written as a sequence of decimal digits. High-order zeros may be used (e.g. , 007). Limitations on the value of the term depend on its use. For example, a decimal term that designates a general register must have a value between 0 and 15 inclusively; one that represents an address must not exceed the size of storage. In any case, a decimal term may not consist of more than eight digits or exceed $16,777,215$ (224-1). A decimal term is assembled as its binary equivalent. Some examples of decimal self-defining terms are: 8, 147, 4092. 00021 .

Hexadecimal Self-Defining Term. A hexadecimal self-defining term is a sequence of one to six hexadecimal digits. The digits must be enclosed in single apostrophes and preceded by the letter X : ('C49'.

Each hexadecimal digit is assembled as its four-bit binary equivalent. Thus; a hexadecimal term used to represent an eight-bit mask would consist of two hexadecimal digits. The maximum value of a hexadecimal term is $X^{\prime} F F F F F F^{\prime}$.

The hexadecimal digits and their bit patterns are as follows:

| $0-$ | 0000 | $4-0100$ | $8-$ | 1000 | C- 1100 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $1-$ | 0001 | $5-0101$ | 9- | 1001 | D- 1101 |
| $2-$ | 0010 | $6-0110$ | A- | 1010 | E- 1110 |
| $3-0011$ | $7-$ | 0111 | B- 1011 | F- 1111 |  |

A table for converting from hexadecimal representation to decimal representation is provided in Appendix B.

Binary Self-Defining Term. A binary self-defining term is written as an unsigned sequence of $1^{\prime \prime} s$ and 0 's enclosed in apostrophes and preceded by the letter B, as follows: B'10001101'. This term would appear in storage as shown, occupying one byte. A binary term may have up to 24 bits represented. Padding with binary zeros is on the left.

Binary representation is used primarily in designating bit patterns of masks or in logical operatioñs.

The following example illustrates a binary term used as a mask in a Test Under Mask (TM) instruction. The contents of GAMMA are to be tested, bit by bit, against the pattern of bits represented by the binary term.


Character Self-Defining Term. A character self-defining term consists of one to three characters enclosed by apostrophes. It must be preceded by the letter C. All letters, decimal digits, and special characters may be used in a character term. In addition, any of the remainder of the 256 punch combinations may be designated in a character self-defining term. Examples of character self-defining terms are as follows:

$$
\begin{array}{ll}
C^{\prime} / \prime & C^{\prime}, \\
C^{\prime} A B C & C^{\prime} 13^{\prime}
\end{array}
$$

Because of the use of apostrophes in the assembler language and ampersands in the macro language as syntactic characters, the following rule must be observed when using these characters in a character term.

For each apostrophe or ampersand desired in a character term, two apostrophes or ampersands must be written. For example, the character value $A^{\prime \prime}$ would be written as C'A' '\#', while an apostrophe followed by a blank and another apostrophe would be written as C''' 'M.

Each character in the character sequence is assembled as its eight-bit code equivalent (see Appendix A). The two apostrophes or ampersands that must be used to represent a single apostrophe or ampersand within the character sequence are assembled as a single apostrophe or ampersand.

## Location Counter Reference

A location counter is used to assign storage addresses to program statements. It is the assembler program's equivalent of the instruction counter in the computer. As each machine instruction or data area is assembled, the location counter is first adjusted to the proper boundary for the item, if adjustment is necessary, and then incremented by the length of the assembled item. Thus, it always points to the next available location. If the statement is named by a symbol, the value assigned to the symbol is the value of the location counter after bounalary ađjustment, but before addition of the length.

The assembler maintains a location counter for each control section of the program and manipulates each location counter as previously described. Source statements for each section are assigned addresses from the location counter for that section. The location counter for each successively declared control section assigns locations in consecutively higher areas of storage. If a program has multiple control sections, all statements identified as belonging to the first control section will be assigned from the location counter for section 1, the statements for the second control section will be assigned from the location counter for section 2, etc. This procedure is followed whether the statements from different control sections are interspersed or written in control section sequence.

The location counter setting can be controlled by using the START and ORG assembler instructions, which are described in Sections 3 and 5, respectively. The counter affected by either of these assembler instructions is the counter for the control section in which they appear. The maximum value for the location counter is 224-1.

The programmer may refer to the current value of the location counter at any place in a program, by using an asterisk in an operand. The asterisk represents the location of the first byte of currently available storage (i.e., after any required boundary adjustment). Using an asterisk in a machine instruction statement is the same as placing a symbol in the name field of the statement and then using that symbol as an operand of the statement. Because a location counter is maintained for each control section, a location counter reference designates the location counter for the section in which the reference appears.

A reference to the location counter may be made in a literal address constant (i.e., the asterisk may be used in an address constant specified in literal form). The address of the instruction containing the literal is used for the value of the location counter. A location counter reference may not be used in a statement which requires the use of a predefined symbol, with the exception of the EQU and ORG assembler instructions.

## Literals

A literal term is one of three basic ways to introduce data into a program. It is simply a constant preceded by an equal sign ( $=$ ).

A literal represents data rather than a reference to data. The appearance of a literal in a source statement directs the assembler program to assemble the data specified by the literal, store this data in a "literal pool", and place the value (address) of the storage field containing the data in the operand field of the assembled statement.

Literals provide a means of entering constants (such as numbers for calculation, addresses, indexing factors, or words or phrases for printing out a message) into a program by specifying the constant in the operand of the instruction in which it is used. This is in contrast to using the DC assembler instruction to enter the data into the program, and then using the name of the DC instruction in the oper and. Only one reference to a literal is allowed in a machine instruction statement.

A literal term may not be combined with any other terms.

A literal may not be used as the receiving field of an instruction that modifies storage.

A literal may not be specified in an address constant (see "DC--Define Constant" in Section 5). A literal may not be specified in a shift instruction or an I/O instruction (HIO, HDV, SIO, SIOF, STIDC. TIO) .

A literal may not have an explicit base or an explicit index when specified in an instruction.

The instruction coded below shows one use of a literal.


The statement GAMMA is a load instruction using a literal as the second operand. When assembled, the second operand of the instruction will be the address at which the binary value represented by $\mathrm{F}^{\mathbf{*}} 274^{\circ}$ is stored.
Note: If the type subfield of the operand is $C, X$, or $B$ and the equal sign $(=I$ is omitted, you have not written a literal but a self-defining term which the assembler may assemble without error (see "Using SelfDefining Terms").

In general, literals may be used wherever a storage address is permitted as an operand. They may not, however, be used in any assembler instruction. Literals are considered relocatable, because the address of the literal, rather than the literal itself, will be assembled in the statement that employs a literal. The assembler generates the literals, collects them, and places them in a specific area of storage, as explained in the subsection "The Literal Pool." A literal is not to be confused with the immediate data in an SI instruction. Immediate data is assembled into the instruction.

Literal Format. The assembler requires a description of the type of literal being specified as well as the literal itself. This descriptive information assists the assembler in assembling the literal correctly. The descriptive portion of the literal must indicate the format in which the constant is to be assembled. It may also specify the length the constant is to occupy.

The method of describing and specifying a constant as a literal is nearly identical to the method of specifying it in the operand of a DC assembler instruction. The major difference is that the literal must start with an equal sign $(=)$, which indicates to the assembler that a literal follows. See the discussion of the DC assembler instruction operand format (Section 5) for the means of specifying a literal. The type of literal designated in an instruction is not checked for correspondence with the operation code of the instruction.

## Some examples of literals are:

```
=A (BETA) - address constant literal.
=F'1234' - a fixed-point number with a
    length of four bytes.
=C'ABC' - a character literal.
```

The Literal pool. The literals processed by the assembler are collected and placed in a special area called the literal pool, and the location of the literal, rather than the literal itself, is assembled in the statement employing a literal. The positioning of the literal pool may be controlled by the programmer, if he so desires. Unless otherwise specified, the literal pool is placed at the end of the first control section.

The programmer may also specify that multiple literal pools be created. However, the sequence in which literals are ordered within the pool is controlled by the assembler. Further information on positioning the literal pool (s) is in Section 5 under "LTORG--Begin Literal Pool."

Duplicate Literals. If duplicate literals occur within one literal pool, only one literal is stored. Literals are considered duplicates only if their specifications are identical. A literal will be stored, even if it appears to duplicate another literal, if it is an A-type address constant containing any reference to the location counter .

The following examples illustrate the foregoing rules:

| $\left.\begin{array}{l} X^{\prime} \mathrm{FO}^{\prime} \\ \mathrm{C}^{\prime} 0^{\prime} \end{array}\right\}$ | Both are stored. |
| :---: | :---: |
| $\left.\begin{array}{l} \mathrm{XL} 3^{\prime} 0^{\circ} \\ \mathrm{HL} 3^{\circ} 0^{\circ} \end{array}\right\}$ | Both are stored. |
| $\left.\begin{array}{l} A(*+4) \\ A(*+4) \end{array}\right\}$ | Both are stored. |
| $X^{\prime} F F F F^{\prime}$ <br> $X^{\prime}$ FFFF' | Identical; the first is stored. |

## Symbol Length Attribute Reference

The length attribute of a symbol may be used as a term by coding $L^{\prime}$ followed by the symbol, as in:

## L' BETA

The length attribute of BETA will be substituted for the term. The following example illustrates the use of $L^{\prime}$ symbol in moving a character constant into either the high-order or low-order end of a storage field.

For ease in following the example, the length attributes of A1 and B2 are mentioned.

| Name | Ope | Operand |
| :---: | :---: | :---: |
| A 1 | DS | \|CL8 |
| B2 | DC | [CL2 ${ }^{\prime}{ }^{\text {AB' }}$ |
| \|HIORD | MVC | \|A1 (L'B2) , B2 |
| LOORD | MVC | (A1+L'A1-L'B2 (L'B2) = E 2 |

A1 names a storage field eight bytes in length and is assigned a length attribute of eight. B 2 names a character constant two bytes in length and is assigned a length attribute of two. The statement named HIORD moves the contents of $B 2$ into the leftmost two bytes of A1. The term I'B2 in parentheses provides the length specification required by the instruction. When the instruction is assembled, the length is placed in the proper field of the machine instruction.

The statement named LOORD moves the contents of B 2 into the rightmost two bytes of A1. The combination of terms $A 1+L ' A 1-L$ ' $B 2$ results in the addition of the length of $A 1$ to the beginning address of A1, and the subtraction of the length of B2 from this value. The result is the address of the seventh byte in field A1. The constant represented by B2 is moved into A1 starting at this address. L'B2 in parentheses provides length specification as in HIORD.

Note: The length attribute of $*$ is equal to the length of the instruction in which it appears, except in an EQU to * instruction where the length attribute is 1.

## EXPRESSIONS

Expressions, which are used in coding operand entries for assembler language statements, are composed of either a single term or an arithmetic combination of terms (see Figure 3) . Arithmetically combined terms, enclosed in parentheses, may be use in combination with terms outside the parentheses. For example:

## 14 + BETA- (GAMMA-LAMBDA)

When terms in parentheses occur in combination with other terms, like (GAMMA-LAMBDA) in the example, the parenthesized terms are reduced first to a single value. This value may be absolute or relocatable, depending on the combination of terms. This value then is
used in reducing the rest of the combination to another single value.

Parenthesized terms may be included within another set of terms in parentheses. For example:

$$
A+B-(C+D-(E+F)+10)
$$

This expression has two levels of parentheses. A level of parentheses is a left parenthesis and its matching right parenthesis. One level of parentheses surrounds E+F. The next higher level of parentheses surrounds $C+D-(E+F)+10$. The innermost set of terms in parentheses (the lowest level) is evaluated first.

The following are examples of valid expressions:

| * | BETA*10 |
| :---: | :---: |
| AREA $1+\mathrm{X}{ }^{\prime}$ 2 ${ }^{\prime}$ | B'101' |
| *+32 | $C^{\prime}{ }^{\text {ABC' }}$ |
| $\mathrm{N}-25$ | 29 |
| FIELL+332 | L'FIELD |
| FIELD | LAMBDA + GAMMA |
| (EXIT-ENTRY+1) +GO | TEN/TWO |
| =F'1234' |  |
| ALPHA-BETA/ (10+AREA*L' FIELD) - 100 A* (A* (A* $(A+1)+3 *(B-3))$ ) |  |
|  |  |

The rules for coding expressions are:

1. An expression may not start with an arithmetic operator, that is, + -/ *. Therefore, the expression -A+BETA is invalid. However, the expression $0-A+B E T A$ is valid.
2. An expression may not contain two terms or two operators in succession.
3. An expression may not consist of more than 16 terms.
4. An expression may not have more than five levels of parentheses.
5. A multiterm expression may not contain a literal.

## Evaluation of Expressions

A single term expression, e.g., 29, BETA, $*$, L'SYMBOL, takes on the value of the term involved.

A multiterm expression, e.g., BETA+10, ENTRY-EXIT, $25 * 10+\mathrm{A} / \mathrm{B}$, is reduced to a single value, as follows:

1. Each term is given its value.
2. Arithmetic operations are performed left to right. Multiplication and division are done before addition and subtraction, e.g., $A+B * C$ is evaluated as $A+(B * C)$, not $(A+B) * C$. The computed result is the value of the expression.
3. Every expression is computed to $\mathbf{3 2}$ bits, and then truncated to the rightmost 24 bits.
4. Division always yields an integer result; any fractional portion of the result is dropped. E.g., 1/2*10 yields a zero result, whereas $10 * 1 / 2$ yields 5.
5. Division by zero is valid and yields a zero result.

Parenthesized expressions used in an expression are processed before the rest of the terms in the expression, e.g., in the expression $A+B E T A *(C O N-10)$, the term CON-10 is evaluated first and the resulting value is used in computing the final value of the expression.

Negative values are carried in two's complement form. Final values of expressions are the rightmost 24 bits of the results. Intermediate results have a range of $-2^{3 n}$ through 231-1. However, the value of an expression before truncation must be in the range -224 through 224-1 or the results will be meaningless. A negative result is considered to be a 3-byte positive value.

Note: In A-type address constants, the full 32 bit final result is truncated on the left to fit the specified or implied length of the constant.

## Absolute and Relocatable Expressions

An expression is called absolute if its value is unaffected by program relocation.

An expression is called relocatable if its value changes upon program relocation.

The two types of expressions, absolute and relocatable, take on these characteristics from the term or terms composing them. The following material discusses this relationship.

Absolute Expression. An absolute expression may be an absolute term or any arithmetic combination of absolute terms. An absolute term may be an absolute symbol, any of the self-defining terms, or the length attribute reference. As indicated in Figure 3, all arithmetic operations are permitted between absolute terms.

An absolute expression may contain relocatable terms (RT)--alone or in combination with absolute terms (AT)--under the following conditions:

1. There must be an even number of relocatable terms in the expression.
2. The relocatable terms must be paired. Each pair of terms must have the same relocatability attribute, i.e., they appear in the same control section in this assembly (see "Program Sectioning and Linking", Section 3). Each pair must consist of terms with opposite signs. The paired terms do not have to be contiguous, e.g., RT+AT-RT.
3. No relocatable expression may enter into a multiply or divide operation. Thus, RT-RT*10 is invalid. However, (RT-RT) $* 10$ is valid.

The pairing of relocatable terms (with opposite signs and the same relocatability attribute) cancels the effect of relocation. Therefore the value represented by the paired terms remains constant, regardless of program relocation. For example, in the absolute expression $A-Y+X, A$ is an absolute term, and $X$ and $Y$ are relocatable terms with the same relocatability attribute. If A equals 50 , $Y$ equals 25 , and $X$ equals 10, the value of the expression would be 35 . If $X$ and $Y$ are relocated by a factor of 100 their values would then be 125 and 110 . However, the expression would still evaluate as 35 $(50-125+110=35)$.

An absolute expression reduces to a single absolute value.

The following examples illustrate absolute expressions. A is an absolute term; $X$ and $Y$ are relocatable terms, with the same relocatability attribute.

[^2]Relocatable Expressions. A relocatable expression is one whose value would change by $n$ if the program in which it appears is relocated $n$ bytes away from its originally assigned area of storage.

A relocatable expression may be a relocatable term. A relocatable expression may contain relocatable terms--alone or in combination with absolute terms--under the following conditions:

1. There must be an odd number of relocatable terms.
2. All the relocatable terms but one must be paired. Fairing is described in "Absolute Expression."
3. The unpaired term must not be directly preceded by a minus sign.
4. No relocatable term may enter into a multiply or divide operation.

A relocatable expression reduces to a single relocatable value. This value is the value of the odd relocatable term, adjusted by the values represented by the absolute terms and/or paired relocatable terms associated with it.

For example, in the expression $W-X+W-10$, $W$ and $X$ are relocatable terms with the same relocatability attribute. If initially W equals 10 and $X$ equals 5 , the value of the expression is 5. However, upon relocation this value will change. If a relocation factor of 100 is applied, the value of the expression is 105. Note that the value of the paired terms, $W-X$, remains constant at 5 regardless of relocation. Thus, the new value of the expression, 105, is the result of the value of the odd term (W) adjusted by the values of $\mathrm{W}-\mathrm{X}$ and 10 .

The following examples illustrate relocatable expressions. A is an absolute term, $W$ and $X$ are relocatable terms with the same relocatability attribute, $Y$ is a relocatable term with a different relocatability attribute.
$\mathrm{Y}-32 * \mathrm{~A} \quad \mathrm{~W}-\mathrm{X}+*$
W-X+Y

```
=F'1234'(literal)
```

=F'1234'(literal)
A*A+W-W+Y
A*A+W-W+Y
A*A+W-W+Y
W-X+W
W-X+W
W-X+W
Y

```
Y
```

Y

```
* (reference to
    location counter)

\section*{Part 2-Basic Functions of the Assembler Language}

\title{
Section 3. Addressing-Program Sectioning and Linking
}

\section*{Addressing}

The IBM System/360 Operating System addressing technique requires the use of a base register, which contains the base address, and a displacement, which is added to the contents of the base register. The programmer may specify a symbolic address and request the assembler to determine its storage address in terms of a base register and a displacement. The programmer may rely on the assembler to perform this service for him by indicating which general registers are available for assignment and what values the assembler may assume each contains. The programmer may use as many or as few registers for this purpose as he desires. The only requirements are that, at the point of reference, a register containing an address from the same control section is available, and that this address is less than or equal to the address of the item to which the reference is being made. The difference between the two addresses may not exceed 4095 bytes.

\section*{ADDRESSES--EXPLICIT AND IMPLIED}

An address is composed of a displacement plus the contents of a base register. (In the case of RX instructions, the contents of an index register are also used to derive the address.)

The programmer writes an explicit address by specifying the displacement and the base register number. In designating explicit addresses a base register may not be combined with a relocatable symbol.

He writes an implied address by specifying an absolute or relocatable address. The assembler has the facility to select a base register and compute a displacement, thereby generating an explicit address from an implied address, provided that it has been informed (1) what base registers are available to it and (2) what each contains. The programmer conveys this information to the assembler through the USING and DROP assembler instructions.

\section*{BASE REGISTER INSTRUCTIONS}

The USING and DROP assembler instructions enable programmers to use expressions representing implied addresses as operands of machine instruction statements, leaving the assignment of base registers and the calculation of displacements to the assembler.

In order to use symbols in the operand field of machine instruction statements, the programmer must (1) indicate to the assembler, by means of a USING statement, that one or more general registers are available for use as base registers, (2) specify, by means of the USING statement, what value each base register contains, and (3) load each base register with the value he has specified for it.

Having the assembler determine base registers and displacements relieves the programmer of separating each address into a displacement value and a base address value. This feature of the assembler will eliminate a likely source of programming errors, thus reducing the time required to check out programs. To take advantage of this feature, the programmer uses the USING and DROP instructions described in this subsection. The principal discussion of this feature follows the description of both instructions.

\section*{USING--Use Base Address Register}

The USING instruction indicates that one or more general registers are available for use as base registers. This instruction also states the base address values that the assembler may assume will be in the registers at object time. Note that a USING instruction does not load the registers specified. It is the programmer's responsibility to see that the specified base address values are placed into the registers. Suggested loading methods are described in the subsection " Programming with the USING Instruction." The typical form of the USING instruction statement is:


Operand \(v\) must be an absolute or relocatable expression with a value ranging from -224 to \(+224-1\). No literals are permitted. Operand v specifies a value that the assembler can use as a base address. The other operands must be absolute expressions. The operand r1 specifies the general register that can be ascumed to contain the base address represented by operand \(v\). Operands \(r 2, r 3\), r4,... specify registers that can be assumed to contain \(v+4096, v+8192\), \(v+12288, \ldots\)... respectively. The values of the operands r1, r2, r3,..., r16 must be between 0 and 15. For example, the statement:

tells the assembler it may assume that the current value of the location counter will be in general register 12 at object time, and that the current value of the location counter, incremented by 4096 , will be in general register 13 at object time.

If the programmer changes the value in a base register currently being used, and wishes the assembler to compute a asplacement from this value, the assembler must be told the new value by means of another USING statement. In the following sequence the assembler first assumes that the value of ALPHA is in register 9. The second statement then causes the assembler to assume that ALPHA +1000 is the value in register 9.


If the programmer has to refer to the first 4096 bytes of storage, he can use general register 0 as a base register subject to the following conditions:
1. The value of operand \(v\) must be either an absolute or relocatakle zero or simply relocatable.
2. Register 0 must be specified as operand \(r 1\).

The assembler assumes that register 0 contains zero. Therefore, regardless of the value of operand \(v\), it calculates displacements as if operand \(v\) were absolute or relocatable zero. The assembler also assumes that subsequent registers specified in the same USING statement contain 4096, 8192, etc.

Note: If register 0 is used as a base register, the program is not relocatable. despite the fact that operand \(v\) may be relocatable. The program can be made relocatable by:
1. Replacing register 0 in the USING statement.
2. Loading the new register with a relocatable value.
3. Reassembling the program.

\section*{DROP--Drop Base Register}

The DROP instruction specifies a previously available register that may no longer be used as a base register. The typical form of the DROP instruction statement is as follows:


The expressions indicate general registers previously specified in a USING statement that are now unavailable for base addressing. The following statement, for example, prevents the assembler from using registers 7 and 11:


It is not necessary to use a IROP statement when the base address in a register is changed by a USING statement; nor are LROP statements needed at the end of the source program.

A register made unavailable by a LROP instruction can be made available again by a subsequent USING instruction.

The USING (and DROP) instructions may be used anywhere in a program, as often as needed, to indicate the general registers that are available for use as base registers and the base address values the assembler may assume each contains at exech ion time. Whenever an address is specified in a macrine instruction statement, the essembler determines whether there is an available register containing a suitable base address. The USING instruction establishes addressability at assembly time, assuming that the registers assigned as base registers have been loaded with correct base addresses. Any reference to relocatable or absolute terms, which are to be assembled into the base displacement form, such as names in the operand of a machine instruction or s-type address constant, must come after the pertinent USING instruction that makes the terms addressable. References to terms relocatable or otherwise in the operand of an A-type or \(Y\)-type address constant do not have to be preceded by a USING statement. A register is considered available for a relocatable address if it was assigned a relocatable value that is in the same control section as the address. A register assigned an absolute value is available for addressing absolute locations only. In either case the base address is considered suitable only if it is less than or equal to the address of the item to which the reference is made. The difference between the two addresses may not exceed 4095 bytes. In calculating the base register to be used, the assembler always uses the available register giving the smallest displacement. If there are two registers with the same value, the highest numbered register is used.


In the preceding sequence, the BALR instruction loads register 2 with the address of the first storage location immediately following. In this case, it is the address of the instruction named ALPHA. The USING instruction indicates to the assembler that register 2 contains this location. When employing this method, the USING instruction must immediately follow the BALR instruction. No other USING or load instructions are required if the location named BETA is within 4095 bytes of ALPHA.

In Figure 4 the BALR and LM instructions load registers 2-5. The USING instruction indicates to the assembler that these registers are available as base registers for addressing a maximum of 16,384 consecutive bytes of storage, beginning with the location named HERE. The number of addressable bytes may be increased or decreased by altering the number of registers designated by the USING and LM instructions and the number of address constants specified in the DC instruction.

Note: Care must be taken when assigning base registers to avoid using, except under speeigat circunstanees:

General registers \(0,1,13,14\) and 15 . as they are used by the system.
2. Any register used explicitly or implicitly by a machine instruction.
\begin{tabular}{|c|c|c|}
\hline | Name & Opera & Operand \\
\hline | \(\overline{B E G I N}\) & †BALR & 72,0 \\
\hline & USING & HERE, 2, 3,4,5 \\
\hline | HERE & 1 LM & 13,5, BASEADDR \\
\hline & | B & |FIRST \\
\hline | BASEADDR & | DC & | A (HERE+4096, HERE+8192, HERE+12288) \\
\hline |FIRST & \(1 \cdot\) & 1 \\
\hline | & \(1 \cdot\) & 1 \\
\hline 1 & \(1 \cdot\) & I \\
\hline |LAST & \(1 \cdot\) & , \\
\hline & | END & | BEGIN \\
\hline
\end{tabular}

Figure 4. Multiple Base Register Assignment

\section*{RELATIVE ADDRESSING}

Relative addressing is the technique of addressing instructions and data areas by designating their location in relation to the location counter or to some symbolic location. This type of addressing is always in bytes, never in bits, words, or instructions. Thus, the expression *+4 specifies an aduress that is four bytes greater than the current value of the location counter. In the sequence of instructions shown in the following example, the location of the \(C R\) machine instruction can be expressed in two ways, ALPHA +2 or BETA-4, because all of the mnemonics in the example are for 2 -byte instructions in the \(R R\) format.
\begin{tabular}{|c|c|c|}
\hline Name & Ope & Oper and \\
\hline ALPHA & |LR & 3,4 \\
\hline & |CR & 4,6 \\
\hline & | BCR & 1,14 \\
\hline BETA & | AR & 2,3 \\
\hline
\end{tabular}

\section*{Program Sectioning and Linking}

It is often convenient, or necessary, to write a large program in sections. The sections may be assembled separately, then combined subsequently into one program. The assembler provides facilities for creating multisectioned programs and symbolically linking separately assembled programs or program sections.

Sectioning a program is optional, and many programs can best be written without sectioning them. The programmer writing an unsectioned program need not concern himself with the subsequent discussion of program sections, which are called control sections. He need not employ the CSECT instruction, which is used to identify the control sections of a multisection program. Similarly, he need not concern himself with the discussion of symbolic linkages if his program neither requires a linkage to nor receives a linkage from another program. He may, however, wish to identify the program and/or specify a tentative starting location for it, both of which may be done by using the START instruction. He may also want to employ the dummy section feature obtained by using the DSECT instruction.

Note: Program sectioning and linking is closely related to the specification of base registers for each control section. Sectioning and linking examples are
provided under the heading "Addressing External Control Sections."

\section*{CONTROL SECTIONS}

The concept of program sectioning is a consideration at coding time, assembly time, and load time. To the programmer, a program is a logical unit. He may want to divide it into sections called control sections; if so, he writes it in such a way that control passes properly from one section to another regardless of the relative physical position of the sections in storage. A controi section is a biock of coding that can be relocated, independently of other coding, at load time without altering or impairing the operating logic of the program. It is normally identified by the CSECT instruction. However, if it is desired to specify a tentative starting location, the START instruction may be used to identify the first control section.

To the assembler, there is no such thing as a program; instead, there is a source module, which consists of one or more control sections. (However, the terms source module and program are often used interchangeably.) An unsectioned program is treated as a single control section. To the linkage editor, there are no programs, only control sections that must be fashioned into one or more phases.

The output from the assembler is called an object module. It contains data required for linkage editor processing. The external symbol dictionary, which is part of the object module, contains information the linkage editor needs in order to complete cross-referencing between control sections, as it combines them into a program. The linkage editor can take control sections from various assemblies and combine them properly with the help of the corresponding external symbol dictionaries. Successful combination of separately assembled control sections depends on the techniques used to provide symbolic linkages between the control sections.

Whether the programmer writes an unsectioned program, a multisection program, or part of a multisection program, he still knows what eventually will be entered into storage, because he has described storage symbolically. He may not know where each section appears in storage, but he does know what storage contains. There is no constant relationship between control sections. Thus, knowing the location of one control section does not
make another control section addressable by relative addressing techniques.

There is a limit to the number of external symbol dictionary entries. The total number of control sections (named, unnamed, and common control sections), dummy sections, unique symbols in EXTRN and WXTRN statements, and V-type address constants may not exceed 255. (The V-type address constant is described in Section 5 under "DC -- Define Constant"; the other external symbols are described in this section.) If the same symbol appears both in \(V\)-type address constant and in the name field of a START, CSECT, or DSECT statement, it is counted as two symbols.

\section*{Control Section Location Assignment}

Control section contents can be intermixed because the assembler provides a location counter for each control section. Control sections are assigned starting locations consecutively, in the same order as the control sections first occur in the program. Each control section subsequent to the first begins at the next available doubleword boundary.

\section*{FIRST CONTROL SECTION}

The first control section of a program has
the following special properties.
1. The initial value of its location counter may be specified as an absolute value.
2. It normally contains the literals requested in the source module. although their positioning can be altered. This is further explained under the discussion of the LTORG assembler instruction.

\section*{START--Start Assembly}

The START instruction may be used to give a name to the first (or only) control section of a source module. It may also be used to specify the initial value of the location counter for the first control section of the module. The typical form of the START instruction statement is as follows:


If a symbol names the START instruction, the symbol is established as the name of the control section. If not, the control section is considered to be unnamed. All subsequent statements are assembled as part of that control section. This continues until an instruction identifying a different control section is encountered. A CSECT instruction named by the same symbol that names a START instruction is considered to identify the continuation of the control section first identified by the START. Similarly, an unnamed CSECT that occurs in a program initiated by an unnamed START is considered to identify the continuation of the unnamed control section.

The symbol in the name field is a valid relocatable symbol whose value represents the address of the first byte of the control section. It has a length attribute of one.

The assembler uses the self-defining term specified by the operand as the initial value of the location counter of the program. This value should be divisible by eight. For example, either of the following statements:

could be used to assign the name PROG2 to the first control section and to set the initial value of the location counter to 2040. If the operand is omitted, the assembler sets the initial value to zero. The location counter is set at the next doubleword boundary when the value of the START operand is not divisible by 8.

Note: The START instruction may not be preceded by any type of assembler language statement that may either affect or depend upon the setting of the location counter.

\section*{CSECT--Identify Control Section}

The CSECT instruction identifies the beginning or the continuation of a control section. The typical form of the CSECT instruction statement is as follows:


If a symbol names the CSECT instruction, the symbol is established as the name of the control section; otherwise the section is considered to be unnamed. All statements following the CSECT are assembled as part of that control section until a statement identifying a different control section is encountered (i.e., another CSECT or \({ }^{\text {a }}\) DSECT instruction).

The symbol in the name field is a valid relocatable symbol whose value represents the address of the first byte of the control section. It has a length attribute of one.

Several CSECT statements with the same name may appear within a source module. The first is considered to identify the beginning of the control section; the rest identify the resumption of the section. Thus, statements from different control sections may be interspersed. They are properly assembled (assigned contiguous storage locations) as long as the statements from the various control sections are identified by the appropriate CSECT instructions.

Under the Tape Operating System (TOS) a completely empty control section (CSECT) is flagged in error.

\section*{Unnamed Control Section}

If neither a named CSECT instruction nor START instruction appears at the beginning of the program, the assembler determines that it is to assemble an unnamed control section as the first (or only) control section. There may be only one unnamed control section in a program. If one is initiated and is then followed by a named control section, any subsequent unnamed CSECT statements are considered to resume the unnamed control section. If it is desired to write a small program that is unsectioned, the program does not need to contain a CSECT instruction.

\section*{DSECT--Identify Dummy Section}

A dummy section represents a control section that is assembled but is not part of the object program. A dummy section is
a convenient means of describing the layout of an area of storage without actually reserving the storage. (It is assumed that the storage is reserved either by some other part of this assembly or else by another assembly.) The DSECT instruction identifies the beginning or resumption of a dummy section. More than one dummy section may be defined per assembly, but each must be named. The typical form of the DSECT instruction statement is as follows:


The symbol in the name field is a valid relocatable symbol whose value represents the first byte of the section. It has a length attribute of one.

Program statements belonging to dummy sections may be interspersed throughout the program or may be written as a unit. In either case, the appropriate DSECT instruction should precede each set of statements. When multiple DSECT instructions with the same name are encountered, the first is considered to initiate the dummy section and the rest to continue it.

Symbols that name statements in a dummy section may be used in USING instructions. Therefore, they may be used in program elements (e.g., machine instructions and data definitions) that specify storage addresses. An example illustrating the use of a dummy section appears subsequently under "Addressing Dummy Sections" in this section.

Note: A symbol that names a statement in a dummy section may be used in an A-type address constant only if it is paired with another symbol (with the opposite sign) from the same dummy section.

Dummy Section Location Assiqnment. A location counter is used to determine the relative locations of named program elements in a dummy section. The location counter is always set to zero at the beginning of the dummy section, and the location values assigned to symbols that name statements in the dummy section are relative to the initial statement in the section.

Addressing Dummy Sections. The programmer may wish to describe the format of an area whose storage location will not be determined until the program is executed.

He can describe the format of the area in a dummy section, and he can use symbols defined in the dummy section as the operands of machine instructions. To effect references to the storage area, he does the following:
1. Provides a.USING statement specifying both a general register that the assembler can assign to the machine instructions as a base register and a value from the dummy section that the assembler may assume the register contains.
2. Ensures that the same register is loaded with the actual address of the storage area.

The values assigned to symbols defined in a dummy section are relative to the initial statement of the section.

Thus, all machine instructions which refer to names defined in the dummy section will, at execution time, refer to storage locations relative to the address loaded into the register.

An example is shown in the following coding. Assume that two independent modules (assembly 1 and assembly 2) have been loaded and are to be executed as a single overall program. Assembly 1 is an input routine that places a unit record in a specified area of storage, and places the address of that area in register 3. The input area is aligned on a fullword boundary. Then assembly 1 branches to assembly 2. Assembly 2 processes the record, which has the following format:
\begin{tabular}{lll} 
Columns & & Content \\
\hline 1 & & INCODE \\
2 & & blank \\
3 and 4 & INPUTA \\
5 through 8 & INPUTB
\end{tabular}

The coding shown in the example is from assembly 2.

The input area is described in assembly 2 by the DSECT control section named INAREA. Portions of the input area (i.e., record) that the programmer wishes to work with are named in the DSECT control section as shown. The assembler instruction USING INAREA, 3 designates general register 3 as the base register to be used in addressing the DSECT control section, and that general register 3 is assumed to contain the address of INAREA.

Assembly 1, during execution, loads the actual beginning address of the input area in general register 3. Because the symbols used in the DSECT section are defined relative to the initial statement in the
section, the address values they represent, will, at the time of program execution, be the actual storage locations of the input area.


The programmer must ensure that a section of code in his program is actually described by the dumny section which references it i.e.. that data is properly aligned in both places. The DSECT named INAREA in the previous example adequately describes, the section of code introduced into assembly 1, as it was aligned on a fullword boundary. Further, WORKA and WORKB will be aligned and contiguous to each other in the same way as INPUTA and INPUTB are.

\section*{COM--Define Blank Common Control Section}

The COM assembler instruction identifies and reserves a common area of storage that may be referred to by independent modules that have been linked and loaded for execution as one overall program.

Only one blank common control section may be designated in a source module. However, more than one COM statement may appear within a module. The first identifies the beginning of the blank common control section; the rest identify the resumption of the section.

When several modules are loaded, each designating a common control section, the amount of storage reserved is equal to the longest common control section. The form is:


The common area may be broken up into subfields through use of the DS and DC assembler instructions. Names of subfields are defined relative to the beginning of the common section, as in the DSECT control section.

It is necessary to establish addressability relative to a named statement within COM since the COM statement itself cannot have a name. In the following example, addressability to the common area of storage is established relative to the named statement XYZ.


No instructions or constants appearing in a common control section are assembled. Data can only be placed in a common control section through execution of the program.

If the assignment of common storage is done in the same manner by each independent assembly, reference to a location in the common area by any assembly results in the same location being referenced. When the blank common control section is assembled the initial value of the location counter is set to zero.

Symbols may be defined in one module and referred to in another, thus effecting symbolic linkages between independently

\section*{ENTRY--Identify Entry Point Symbol}

The ENTRY instruction identifies linkage symbols that are defined in the module where the ENTRY instruction appears. These symbols can be referred to in other modules.
assembled program sections. The linkages can be effected only if the assembler is able to provide information about the linkage symbols to the linkage editor, which resolves these linkage references. The assembler places the necessary information in the external symbol dictionary on the basis of the linkage symbols identified by, e.g., the ENTRY and EXTRN instructions. Note that these symbolic linkages are described as linkages between independent modules; more specifically, they are linkages between independently assembled control sections.

In the module where the linkage symbol is defined (i.e., used as a name), it must also be identified to the linkage editor and assembler by means of the ENTRY assembler instruction (unless the symbol is the name of a CSECT or START statement). It is identified as a symbol that names an entry point, which means that another module may use that symbol in order to effect a branch operation or a data reference. The assembler places this information in the external symbol dictionary.

Similarly, the module that uses a symbol defined in some other module must identify it by the EXTRN or WXTRN assembler instruction. Since the definition of the symbol appears in another module, the assembler arbitrarily assigns a length attribute of 1 and a value of 0 . The assembler places this information in the external symbol dictionary.

Another way to obtain symbolic linkages is by using the \(v\)-type address constant. The subsection "Data Definition Instructions" in Section 5 contains the details pertinent to writing a \(V\)-type address constant. It is sufficient here to note that this constant may be considered an indirect linkage point. It is created from an externally defined symbol, but that symbol does not have to be identified by an EXTRN or WXTRN statement. The v-type address constant is intended to be used for external branch references (i.e., for effecting branches to other programs). Therefore, it should not be used for external data references (i.e., for referring to data in other modules).


A source module may contain a maximum of 100 ENTRY symbols. ENTRY symbols which are not defined (not appearing as statement names), although invalid, will also count towards this maximum.

An ENTRY statement operand may not contain a symbol defined in a dummy section or in a blank common control section. An ENTRY statement containing a symbol defined in an unnamed control section can be processed by the assembler, but the DOS/TOS Linkage Editor will not process the resulting deck. The following example identifies the statements named SINE and COSINE as entry points to the program.


Note: Labels of START and CSECT statements are automatically treated as entry points to a module. Thus they need not be identified by ENTRY statements.

\section*{EXTRN--Identify External Symbol}

The EXTRN instruction identifies linkage symbols used by one source module but identified in another module. Each external symbol must be identified. This includes symbols that refer to control section names. The format of the EXTRN statement is:


The symbols in the operand field may not appear as names of statements in the module. The following example identifies three external symbols that have been used as operands in the module but are identified in some other module.


An example that employs the EXTRN instruction appears subsequently under "Addressing External Control Sections."

Note 1: A V-type address constant does not have to be identified by an EXTRN statement.

Note 2: Only one external symbol may be used in an expression.

\section*{Addressing External Control Sections}

A common way for a program to link to an external control section is to:
1. Create a V-type address constant with the name of the external symbol.
2. Load the constant into a general register and branch to the control section via the register.


The combined number of control sections and dummy sections plus the number of unique symbols in EXIRN or WXTRN statements and \(v\)-type address constants may not exceed 255. (EXTRN and WXTRN statements are discussed in this section; V-type constants in Section 5 under "DC--Define Constant.") If the same symbol appears in a \(v\)-type address constant and in the name entry of a CSECT or DSECT statement, it is counted as two symbols.

For example, to link to the control section named SINE, the preceding coding might be used.

An-external symbol naming data may be referred to as follows:
1. Identify the external symbol with the EXTRN instruction, and create an address constant from the symbol.
2. Load the constant into a general register, and use the register for base addressing.

For example, to use an area named RATETBL, which is in another control section, the following coding might be used:


WXTRN-Identify Weak_External Symbol
(DOS Assembler 14K D only)

The WXIRN statement has the same format and almost the same use as the EXTRN statement. The cnly difference is that WXTRN suppresses the AUTOLINK function of the linkage editor for the symbols identified by it. Its format is:
\begin{tabular}{|c|c|c|}
\hline | Name & Operat & Oper \({ }^{\text {and }}\) \\
\hline Sequence & |wympa & One or more relocat- \\
\hline |symbol or & & |able symbols, separ- \\
\hline |not used & & lated by commas. \\
\hline
\end{tabular}

The AUTOLINK (automatic library look-up) function searches the relocatable library for any unresolved external references. If it finds the external reference, it includes the module where the reference appears in the phase produced by the linkage editor. Any address constant 'containing an unresolved weak external symbol will appear (at program execution time) as though the value of the symbol was resolved to zero.

FCr more detailed information on AUTOLINK refer to DOS System Control and Service.

Note: AUTOLINK will be suppressed for a symbol defined both in a V-type address constant and in a WXTRN statement.

\title{
Section 4. Machine Instructions
}

This section discusses the coding of the machine instructions represented in the assembler language. The reader is reminded that the functions of each machine instruction are discussed in the "Principles of Operation" manual (see "Preface").

\section*{Machine Instruction Statements}

Machine instructions may be represented symbolically as assembler language statements. The symbolic format of each varies according to the actual machine instruction format, of which there are five: RR, RX, RS, SI, and SS. Within each basic format, further variations are possible.

The symbolic format of a machine instruction is similar to, but does not duplicate, its actual format. Appendix C illustrates machine format for the five classes of instructions. A mnemonic operation code is written in the operation field, and one or more operands are written in the operand field. Comments may be appended to a machine instruction statement as previously explained in Section 1.

Any machine instruction statement may be named by a symbol, which other assembler statements can use as an operand. The value attribute of the symbol is the address of the leftmost byte assigned to the assembled instruction. The length attribute of the symbol depends on the basic instruction format, as follows:
\begin{tabular}{cc} 
Basic Format & Length Attribute \\
\cline { 1 - 2 } RR & 2 \\
RX & 4 \\
RS & 4 \\
SI & 4 \\
SS & 6
\end{tabular}

\section*{INSTRUCTION ALIGNMENT AND CHECKING}

All machine instructions are aligned automatically by the assembler on halfword boundaries. If any statement that causes information to be assembled requires alignment, the bytes skipped are filled with hexadecimal zeros. All expressions that specify storage addresses are checked to insure that they refer to appropriate
boundaries for the instructions in which they are used. Register numbers are also checked to make sure that they specify the proper registers, as follows:
1. Floating-point instructions must specify floating-point registers 0, 2, 4 , or 6.
2. Double-shift, fullword multiply, and divide instructions must specify an even-numbered general register in the first operand.
3. Extended precision floating-point instructions must specify floating point register 0 or 4 .

\section*{OPERAND FIELDS AND SUBFIELDS}

Some symbolic operands are written as a single field and other operands are written as a field followed by one or two subfields. For example, addresses consist of the contents of a base register and a displacement. An operand that specifies a base and displacement is written as a displacement field followed by a base register subfield, as follows: 40 (5). In the RX format, both an index register subfield and a base register subfield are written as follows: \(40(3,5)\). In the SS format, both a length subfield and a base register subfield are written as follows: \(40(21,5)\).

Appendix \(C\) shows two types of addressing formats for RX, RS, SI, and SS
instructions. In each case, the first type shows the method of specifying an address explicitly, as a base register and displacement. The second type indicates how to specify an implied address as an expression.

For example, a load multiple instruction (RS format) may have either of the following symbolic operands:

R1,R3,D2 (B2) --explicit address
R1,R3,S2--implied address
Whereas D2 and B2 must be represented by absolute expressions, 52 may be represented either by a relocatable or an absolute expression.

In order to use implied addresses, the following rules must be observed:
1. The base register assembler
instructions (USING and DROP) must be used.
2. An explicit base register designation must not accompany the implied address.

For example, assume that FIELD is a relocatable symbol, which has been assigned a value of 7400. Assume also that the assembler has been notified by a USING instruction) that general register 12 currently contains a relocatable value of 4096 and is available as a base register. The following example shows a machine instruction statement as it would be written in assembler language and as it would be assembled. Note that the value of D2 is the difference between 7400 and 4096 and that X 2 is assembled as zero, since it was omitted. The assembled instruction is presented in hexadecimal:

\section*{Assembler statement:}
\[
\text { ST } \quad 4, \text { FIELD }
\]

Assembled instruction:
\begin{tabular}{lllll} 
Op. & Code & R1 & X2 & B2 \\
50 & 4 & 0 & D2 \\
C & CE8
\end{tabular}

An address may be specified explicitly as a base register and displacement (and index register for RX instructions) by the formats shown in the first column of Figure 5. The address may be specified as an implied address by the formats shown in the second column. Observe that the two storage addresses required by the \(S S\) instructions are presented separately; an implied address may be used for one while an explicit address is used for the other.


Figure 5. Details of Address Specification

A comma must be written to separate operands. Parentheses must be written to enclose a subfield or subfields, and a comma must be written to separate two subfields within parentheses. When parentheses are used to enclose one subfield, and the subfield is omitted, the parentheses must be omitted. In the case
of two subfields that are separated by a comma and enclosed by parentheses, the following rules apply:
1. If both subfields are omitted, the separating comma and the parentheses must also be omitted.

L \(2,48(4,5)\)
L 2,FIELD (implied address)
2. If the first subfield in the sequence is omitted, the comma that separates it from the second subfield is written. The parentheses must also be written.
```

MVC 32(16,5),FIELD2
MVC 32(.5),FIELD2 (implied length)

```
3. If the second subfield in the sequence is omitted, the comma that separates it from the first subfield must be omitted. The parentheses must be written.
```

MVC 32(16,5) ,FIELD2
MVC FIELD1(16) ,FIELD2
(implied address)

```

Fields and subfields in a symbolic operand may be represented either by absolute or by relocatable expressions, depending on what the field requires. (An expression has been defined as consisting of one term or a series of arithmetically combined terms.) Refer to Appendix \(C\) for a detailed description of field requirements.

Note: Blanks may not appear in an operand unless provided by a character
self-defining term or a character literal. Thus, blanks may not intervene between fields and the comma separators, between parentheses and fields, etc.

\section*{LENGTHS--EXPLICIT AND IMPLIED}

The length fieid in SS instructions can be explicit or implied. To imply a lengtn, the programmer omits a length field from the operand. The omission indicates that the length field is either of the following:
1. The length attribute of the expression specifying the displacement, if an explicit base and displacement have been written.
2. The length attribute of the expression specifying the effective address, if the base and displacement have been implied.

In either case, the length attribute for an expression is the length of the leftmost term in the expression. The length attribute of asterisk (*) is equal to the length of the instruction in which it appears, except that in an EQU to * statement, the length attribute is 1.

By contrast, an explicit length is written by the programmer in the operand as an absolute expression. The explicit length overrides any implied length.

Whether the length is explicit or implied, it is always an effective length. The value inserted into the length field of the assembled instruction is one less than the effective length in the machine instruction statement.

Note: If a length field of zero is desired, the length may be stated as zero or one.

To summarize, the length required in an SS instruction may be specified explicitly by the formats shown in the first column of Figure 6 or may be implied by the formats shown in the second column. Observe that the two lengths required in one of the \(S S\) instruction formats are presented separately. An implied length may be used for one while an explicit length is used for the other.
\begin{tabular}{|l|l|}
\hline Explicit Length & Implied Length \\
\hline D1 (L1, B1) & D1 (,B1) \\
|S1 (L1) & S1 \\
D1 (L, B1) & D1 (,B1) \\
S1 (L) & S1 \\
D2 (L2,B2) & D2 (,B2) \\
S2 (L2) & S2 \\
\hline
\end{tabular}

Figure 6. Details of Length Specification in SS Instructions

\section*{Machine Instruction Mnemonic Codes}

The mnemonic operation codes (shown in Appendix D) are designed to be easily remembered codes that indicate the functions of the instructions. The normal format of the code is shown below; the items in brackets are not necessarily present in all codes:

Verb [Modifier] [Data Type] [Machine Format]
The verb, which is usually one or two characters, specifies the function. For example, A represents Add, and MV
represents Move. The function may be further defined by a modifier. For example, the modifier \(L\) indicates a logical function, as in AL for Add Logical and MV is modified by \(C(M V C)\) to indicate Move Characters.

Mnemonic codes for functions involving data usually indicate the data types, by letters that correspond to those for the data types in the DC assembler instruction (see Section 5) . Furthermore, letters 0 , \(W\), and \(X\) have been added to indicate short unnormalized, long unnormalized, and extended floating point operations, respectively. For example, AE indicates Add Normalized Short, whereas AU indicates Add Unnormalized Short. Where applicable, fullword fixed-point data is implied if the data type is omitted.

The letters \(R\) and \(I\) are added to the codes to indicate, respectively, RR and SI machine instruction formats. Thus, AER indicates Add Normalized Short in the RR format. Functions involving character and decimal data types imply the SS format.

\section*{MACHINE INSTRUCTION EXAMPLES}

The examples that follow are grouped according to machine instruction format. They illustrate the various symbolic operand formats. All symbols employed in the examples must be assumed to be defined elsewhere in the same assembly. All symbols that specify register numbers and lengths must be assumed to be equated elsewhere to absolute values.

Implied addressing, control section addressing, and the function of the USING assembler instruction are not considered here. For discussion of these
considerations and for examples of coding sequences that illustrate them, refer to "Program Sectioning and Linking", and "Base Register Instructions" in Section 3.

RR Format


The operands of ALPHA1, BETA, and GAMMA1 are decimal self-defining values, which are categorized as absolute expressions. The operands of ALPHA2 and GAMMA2 are symbols that are equated elsewhere to absolute values.

\section*{RX Format}
\begin{tabular}{|c|c|c|}
\hline Name & |Operation & Operand \\
\hline & & \\
\hline AILPHA 1 & I. & 11.39 (4, 10) \\
\hline |ALP \({ }^{\text {a }}\), 2 & | & | REG 1,39 (4,TEN) \\
\hline BETA1 & | & 2, ZETA (4) \\
\hline |BETA2 & | & |REG2, 2ETA (REG4) \\
\hline |GAMMA 1 & 1 L & 12, ZETA \\
\hline | GAMMA 2 & IL & | REG2, ZETA \\
\hline |GAMMA 3 & 1 & \({ }^{2,=F}{ }^{\prime} 1000^{\prime}\) \\
\hline |LAMBDA 1 & L & 13,20 (,5) \\
\hline
\end{tabular}

Both ALPHA instructions specify explicit addresses; REG1 and TEN are absolute symbols. Both BETA instructions specify implied addresses, and both use index registers. Indexing is omitted from the GAMMA instructions. GAMMA1 and GAMMA2 specify implied addresses. The second operand of GAMMA3 is a literal. LAMEDA1 specifies no indexing.

\section*{RS Format}


Whereas ALPHA1 and ALPHA2 specify explicit addresses, ALPHA 3 specifies an implied address. ALP HA4 is a shift instruction shifting the contents of REG2 left 15 bit positions. ALPHA5 is a shift instruction shifting the contents of REG2 left by the value contained in general register 15.

\section*{SI Format}


The ALPHA instructions and GAMMA1-GAMMA3 specify explicit addresses, whereas the EETA instructions and GANMA4 specify implied addresses. GANMA2 specifies a displacement of zero. GAMMA3 does not specify a base register.

\section*{SS_Format}
\begin{tabular}{|c|c|c|}
\hline | Name & Oper & | Cperand \\
\hline |ALPHA1 & | AP & 140(9, 8) , \(30(6,7)\) \\
\hline | ALPHA2 & |AP & 140 (NINE,REG8) , \(30(\mathrm{L6}, 7)\) \\
\hline |ALPHA3 & |AP & |FIELD2,FIELC1 \\
\hline | ALPHA4 & | AP & |FIELD2 (9) ,FIELD 1 (6) \\
\hline |BETA & | AP & |FIELD2 (9) ,FIELD 1 \\
\hline |GAMMA1 & MMVC & \(140(9,8), 30\) (7) \\
\hline |GAMmA2 & IMVC & | 40 (NINE,REG8) , DEC (7) \\
\hline |GAmma3 & |MVC & |FIELD2,FIELD 1 \\
\hline [GAmma 4 & IMVC & |FIELD2 (9) ,FIELD 1 \\
\hline
\end{tabular}

ALPHA1, ALPHA2, GANNA1, and GAMMA2 specify explicit lengths and addresses. ALPHA3 and GAMMA3 specify both implied length and implied addresses. ALPHA4 and GANMA4 specify explicit length and implied addresses. BETA specifies an explicit length for FIELD2 and an implied length for FIELD1; both addresses are implied.

\section*{Extended Mnemonic Codes}

For the convenience of the programmer, the assembler provides extended mnemonic codes, which allow conditional branches to be specified mnemonically as well as through the use of the \(B C\) machine instruction. These extended mnemonic codes specify both the machine branch instruction and the condition on which the branch is to occur. The codes are not part of the universal set of machine instructions, but are translated by the assembler into the corresponding operation and condition combinations.
\begin{tabular}{|c|c|c|c|}
\hline | Exten & Code & Meaning & Machine Instruction \\
\hline |B & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) & Branch Unconditional & BC 15, D2 (X2, B2) \\
\hline |BR & R2 & Branch Unconditional (RR & BCR 15,R2 \\
\hline | NOP & D2 (X2,B2) & No Operation & BC \(0, \mathrm{D} 2(\mathrm{X} 2, \mathrm{~B} 2)\) \\
\hline | NOPR & R2 & No Operation (RR format) & BCR 0,R2 \\
\hline \multicolumn{4}{|c|}{Used After Compare Instructions} \\
\hline | BH & D2 (X2,B2) & Branch on High & BC 2, \(22(\mathrm{X} 2, \mathrm{~B} 2)\) \\
\hline |BL & D2 (X2,B2) & Branch on Low & BC 4, D2 (X2, B2) \\
\hline |BE & D2 (X2, B2) & Branch on Equal & BC \(8, \mathrm{D} 2\) ( \(\mathrm{X} 2, \mathrm{~B} 2)\) \\
\hline |BNH & D2 (X2,B2) & Branch on Not High & BC 13,D2 (X2, B 2\()\) \\
\hline | BNL & D2 (X2,B2) & Branch on Not Low & BC 11, D2 (X2, B2) \\
\hline |BNE & D2 (X2,B2) & Branch on Not Equal & BC 7, D2 (X2, B2) \\
\hline \multicolumn{4}{|c|}{Used After Arithmetic Instructions} \\
\hline 180 & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2\) ) & Branch on Overflow & BC 1, D2 (X2, B2) \\
\hline |BP & D2 (X2,B2) & Branch on Plus & BC 2,D2 (X2, B2) \\
\hline | BM & D2 (X2,B2) & Branch on Minus & BC 4, D2 (X2, B2) \\
\hline |B2 & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) & Branch on zero & BC 8,D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) \\
\hline |BNP & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2\) ) & Branch on Not Plus & BC 13,D2 (X2, B 2\()\) \\
\hline [BNM & D \(2(\mathrm{X} 2, \mathrm{~B} 2)\) & Branch on Not Minus & BC 11,D2 (X2, B2) \\
\hline |BNZ & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) & Branch on Not zero & BC 7,D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) \\
\hline \multicolumn{4}{|c|}{Used After Test Under Mask Instructions} \\
\hline 1BO & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) & Branch if Ones & BC 1, D2 (X2, B2) \\
\hline |BM & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) & Branch if Mixed & BC 4, D2 (X2, B2) \\
\hline | BZ & D2 ( \(\mathrm{X} 2, \mathrm{~B} 2)\) & Branch if Zeros & BC \(8, \mathrm{D} 2(\mathrm{X} 2, \mathrm{~B} 2)\) \\
\hline |BNO & D 2 ( \(\mathrm{X} 2, \mathrm{~B} 2\) ) & Branch if Not Ones & BC 14, D2 (X2, E2) \\
\hline
\end{tabular}

Figure 7. Extended Mnemonic Codes

The allowable extended mnemonic codes and their operand formats are shown in Figure 7, together with their machine instruction equivalents. Unless otherwise noted, all extended mnemonics shown are for instructions in the RX format. Note that the only difference between the operand fields of the extended mnemonics and those of their machine instruction equivalents is the absence of the R1 field and the comma that separates it from the rest of the operand field. The extended mnemonic list, like the machine instruction list, shows explicit address formats only. Each address can also be specified as an implied address.

In the following examples, which illustrate the use of extended mnemonics, it is to be assumed that the symbol GO is defined elsewhere in the program.


The first two instructions specify an unconditional branch to an explicit address. The address in the first case is the sum of the contents of base register 6 . the contents of index register 3 , and the displacement 40; the address in the second instruction is not indexed. The third instruction specifies a branch on low to the address implied by GO as indexed by the contents of index register 3; the fourth instruction does not specify an index register. The next instruction is an unconditional branch to the address contained in register 4. The last instruction is a "no operation". It will not branch under any condition because the mask field is zero.

\section*{Section 5. Assembler Instruction Statements}

Just as machine instructions are used to request the computer to perform a sequence of operations during program execution time, so assembler instructions are requests to the assembier to perform certain operations during the assembly. Assembler instruction statements, in contrast to machine instruction statements, do not always cause machine instructions to be included in the assembled program. Some, such as DS and DC, generate no instructions but do cause storage areas tc be set aside for constants and other data. Others, such as EQU and SPACE, are effective only at assembly time; they generate nothing in the assembled program and have no effect on the location counter.

The following is a list of all the assembler instructions.

Symbol Definition Instruction
EQU Equate Symbol
Data Definition Instructions
\begin{tabular}{ll} 
DC & Define Constant \\
LS & Eefine Storage \\
CCW Define Channel Command Word
\end{tabular}
\begin{tabular}{ll} 
Program & Sectioning and Linking Instructions \\
\hline START & Start Assembly \\
CSECT & Identify Control Section \\
DSECT & Identify Dumm Section \\
ENTRY & Identify Entry-Point Symbol \\
EXTRN & Identify External Symbol \\
WXTRN & Identify Weak External Symbol \\
COM & \begin{tabular}{l} 
Identify Blank Common Control
\end{tabular} \\
& Section
\end{tabular}

Ease Reqister Instructions \({ }^{1}\)
USING Use Base Address Register
DROP Lrop Ease Address Register
Listing Control Instructions
TITLE Identify Assembly Output
EJECT Start New Page
SPACE Space Listing
PRINT Print Optional Data
Program Control Instructions
ICTL Input Format Control
ISEQ Input Sequence Checking
ORG Set Location Counter
LTORG Eegin Literal Pool
CNOP Conditional No Operation
COPY Copy Predefined Source Coding
END End Assembly
PUNCH Punch a Card
REPRO Reproduce Following Card

Discussed in Section 3.

\section*{Symbol Definition Instruction}

EQU--EQUATE SYMBOL

The EQU instruction is used to define a symbol by assigning to it the length, value, and relocatability attributes of an expression in the operand field. The typical form of the EQU instruction statement is as follows:
\begin{tabular}{|c|c|c|}
\hline | Name & |Operation & Cperand \\
\hline |A variable & - EQU & |An expression \\
\hline |symbol or & & \\
\hline lan ordinary & & \\
\hline |symbol & & \\
\hline
\end{tabular}

The expression in the operand field may be absolute or relocatable. Any symbols appearing in the expression must be previously defined.

The symbol in the name field is given the same attributes as the expression in the operand field. The length attribute of the symbol is that of the leftmest (or only) term of the expression. When that term is * or a self-defining term, the length attribute is 1. The value attribute of the symbol is the value of the expression.

The EQU instruction is the means of equating symbols to register numbers, immediate data, and other arbitrary values. The following examples illustrate how this might be done:
\begin{tabular}{|c|c|c|}
\hline Name & Operation & Cperand \\
\hline |REG2 & EQU & |2 (general register) \\
\hline |TEST & EQU & | \({ }^{\prime} 3 \mathrm{~F}^{\prime}\) (immediate data) \\
\hline
\end{tabular}

To reduce programming time, the programmer can equate symbols to frequently used expressions and then use the symbcls as cperands in place of the expressions. Thus, in the statement FIELD is

defined as ALPHA-BETA+GAMMA and may be used in place of it. Note, however, that ALPHA, BETA, and GAMMA must all be previously defined. If the final result of the expression is negative, the low order 24 bits of the 2's complement is used.

\section*{Data Definition Instructions}

There are three data definition instruction statements: Define Constant (DC), Define Storage (DS), and Define Channel Command Word (CCW).

These statements are used to enter data constants into storage, to define and reserve areas of storage, and to specify the contents of channel command words. The statements may be named by symbols so that other program statements can refer to the fields generated from them. The discussion of the DC instruction is far more extensive than that of the DS instruction, because the DS instruction is written in the same format as the DC instruction and may specify some or all of the information that the DC instruction provides. Only the function and treatment of the statements vary. For this reason, the DC instruction is presented first and discussed in more detail than the DS instruction.

\section*{DC--DEFINE CONSTANT}

The DC instruction is used to provide constant data in storage. It may specify one constant or a series of constants, thereby relieving the programmer of the necessity to write a separate data definition statement for each constant desired. Furthermore, a variety of constants may be specified: fixed-point, floating-point, decimal, hexadecimal, character, and storage addresses. (Data constants are generally called constants unless they are created from storage addresses, in which case they are called address constants.) The typical form of the DC instruction statement is as follows:


Each operand consists of four subfields; the first three describe the constant, and the fourth subfield provides the constant or constants. The first and third subfields may be omitted, but the second and fourth must be specified. Note that more than one constant may be specified in the fourth subfield for most types of constants. Each constant so specified must be of the same type; the descriptive subfields that precede the constants apply to all of them. No blanks may occur within any of the subfields (unless provided as characters in a character constant or a character self-defining term), nor may they occur between the subfields of an operand. Similarly, blanks may not occur between operands and the commas that separate them when multiple operands are being specified.

The subfields of the DC operand are written in the following sequence:


The symbol that names the DC instruction is the name of the constant (or first constant if the instruction specifies more than one). Relative addressing (e.g., SYMBOL+2) may be used to address the various constants if more than one has been specified, because the number of bytes allocated to each constant can be determined.

The value attribute of the symbol naming the DC instruction is the address of the leftmost byte (after any necessary alignment) of the first, or only, constant. The length attribute depends on two things: the type of constant being defined and the presence of a length specification. Implied lengths are assumed for the various constant types in the absence of a length specification. If more than one constant is defined, the length attribute is the length in bytes (specified or implied) of the first constant.

Boundary alignment also varies according to the type of constant being specified and the presence of a length specification. Some constant types are only aligned to a byte boundary, but the DS instruction can be used to force any type of word boundary alignment for them. This is explained under "DS--Define Storage." other constants are aligned at various word boundaries (half, full, or double) in the absence of a length specification. If
length is specified, no boundary alignment occurs for such constants.

Bytes that must be skipped in order to align the field at the proper boundary are not considered to be part of the constant. In other words, the location counter is incremented to reflect the proper boundary (if any incrementing is necessary) before the address value is established. Thus, the symbol naming the constant will not receive a value attribute that is the location of a skipped byte.

Any bytes skipped in aligning statements that do not cause information to be assembled are not zeroed. Thus bytes skipped to align a DC statement are zeroed, and bytes skipped to align a DS statement are not zeroed.

Appendix \(F\) summarizes, in chart form, the information concerning constants that is presented in this section.

LITERAL DEFINITIONS: The reader is reminded that the discussion of literals as machine instruction operands (in Section 2) referred him to the description of the DC operand for the method of writing a literal operand. All subsequent operand specifications are applicable to writing literals, the only differences being:
1. The literal is preceded by an \(=\) sign.
2. Unsigned decimal values must be used to express the duplication factor and length modifier values.
3. The duplication factor may not be zero.
4. S-type address constants may not be specified.
5. Signed or unsigned decimal values must be used for exponent and scale modifier values.

Examples of literals appear throughout the balance of the DC instruction discussion.

\section*{Operand Subfield 1: Duplication Factor}

The duplication factor may be omitted. If specified, it causes the constant (s) to be generated the number of times indicated by the factor. The factor may be specified either by an unsigned decimal self-defining term or by a positive absolute expression that is enclosed by parentheses. The duplication factor is applied after the constant is assembled. All symbols in the expression must be previously defined.

Note that a duplication factor of zero is permitted except in a literal and achieves the same result as it would in a DS instruction. A DC instruction with a zero duplication factor will not produce control dictionary entries. See "Forcing Alignment" under "DS--Define Storage."

Note: If duplication is specified for an address constant containing a location counter reference, the value of the location counter used in each duplication is incremented by the length of the operand.

\section*{Operand Subfield 2: Type}

The type subfield defines the type of constant being specified. From the type specification, the assembler determines how it is to interpret the constant and translate it into the appropriate machine format. The type is specified by a single letter code as shown in Figure 8.

Further information about these constants is provided in the discussion of the constants themselves under "Operand Subfield 4: Constant."

\section*{Operand Subfield 3: Modifiers}

Modifiers describe the length in bytes desired for a constant (in contrast to an implied length), and the scaling and exponent for the constant. If multiple modifiers are written, they must appear in this sequence: length, scale, exponent. Each is written and used as described in the following text.

LENGTH MODIFIER: This is written as Ln, where \(n\) is either an unsigned decimal self-defining term or a positive absolute expression enclosed by parentheses. Any symbols in the expression must be previously defined. The value of \(n\) represents the number of bytes of storage that are assembled for the constant. The maximum value permitted for the length modifiers supplied for the various types of constants is summarized in Appendix \(F\). This table also indicates the implied length for each type of constant; the implied length is used unless a length modifier is present. A length modifier may be specified for any type of constant. However, no boundary alignment will be provided when a length modifier is given.
\begin{tabular}{|c|c|c|}
\hline Code & Type of Constant & Machine Format \\
\hline ic & Character & 8-bit code for each character \\
\hline |x & Hexadecimal & 4-bit code for each hexadecimal digit \\
\hline | \({ }^{\text {B }}\) & Binary & Binary format \\
\hline | \(F\) & Fixed-point & Signed, fixed-point binary format: normally a fullword \\
\hline | H & Fixed-point & Signed, fixed-point binary format; normally a halfword \\
\hline |E & Floating-coint & Short floating-point format; normally a fullword \\
\hline 1 D & Floating-coint & Long floating-point format; normally a doubleword \\
\hline |I & Floating-point & Extended floating-point format; normally two doukle words (DOS Assembler D 14K variant only) \\
\hline PP & Decimal & Packed decimal format \\
\hline 12 & Decimal & Zoned decimal format \\
\hline A & Address & Value of address; normally a fullword \\
\hline IY & Address & Value of address; normally a halfword \\
\hline is & Address & Base register and displacement value; a halfword \\
\hline IV & Address & Space reserved for external symbol addresses; each address normally a fullword \\
\hline
\end{tabular}

Figure 8. Type Codes for Constants

Eit-Length Specification ( \(F\) assembler only): The length of a constant, in bits. is specified by \(L . n\), where \(n\) is specified as stated above and represents the number of bits in storage into which the constant is to be assembled. The value of \(n\) may exceed eight and is interpreted to mean an integral number of bytes plus so many bits. For example, L. 20 is interpreted as a length of two bytes plus four bits.

Assembly of the first or only constant with bit-length specification starts on a byte boundary. The constant is placed in the high- or low-order end of the field depending on the type of constant being specified. The constant is padded or truncated to fit the field. If the assembled length does not leave the location counter set at a byte boundary, and another bit length constant does not immediately follow in the same statement, the remainder of the last byte used is filled with zeros. This leaves the location counter set at the next byte boundary. Figure 9 shows a fixed-coint constant with a specified bit-length of 13. as coded, and as it would appear in storage. Note that the constant has been padded on the left to bring it to its designated 13-bit length.

As coded:

\section*{In storage:}


Figure 9. Bit-Length Specification (Single Constant)

The implied length of BLCON is two bytes. A reference to BLCCN would cause the entire two bytes to be referenced.

When bit-length specification is used in association with multiple constants (see "Operand Subfield 4: Constant" following), each succeeding constant in the list is assembled starting at the next available bit. Figure 10 illustrates this.

As coded:
|Name |Operation|Operand
\begin{tabular}{l} 
BLMCON |DC
\end{tabular}


In storage:


Figure 10. Bit-Length Specification
(Multiple Constants)

The symbol used as a name entry in a DC assembler instruction takes on the length attribute of the first constant in the list; therefore the implied length of BLMCON in Figure 10 is two bytes.

If duplication is specified, filling occurs once at the end of the field occupied by the duplicated constant(s).

When bit-length specification is used in association with multiple operands, assembly of the constant (s) in each succeeding operand starts at the next available bit. Figure 11 illustrates this.

As coded:


In storage:


Figure 11. Bit-Length Specification

In Figure 11, three different types of constants have been specified, one to an operand. Note that the character constant 'AB' which normally would occupy 16 bits is truncated on the right to fit the 10 -bit field designated. Note that filling occurs only at the end of the field occupied by all the constants.

SCALE MODIFIER: This modifier is written as \(S n\), where \(n\) is either a decimal value or an absolute expression enclosed by parentheses. Any symbol in the expression must be previously defined. The decimal value or the parenthesized expression may be preceded by a sign; if none is present, a plus sign is assumed. The maximum values for scale modifiers are summarized in Appendix F.

A scale modifier may be used with fixed-point ( \(F\), H) and floating-point ( \(E\). D, and I) constants only. It is used to specify the amount of internal scaling that is desired, as follows.

Scale Modifier for Fined-point Constants. The scale modifier specifies the power of two by which the constant must be multiplied after it has been converted to its binary representation. Just as multiplication of a decimal number by a power of 10 causes the decimal point to move, multiplication of a binary number by a power of two causes the binary point to move. This multiplication has the effect of moving the binary point away from its assumed position in the binary field; the assumed position being to the right of the rightmost position.

Thus, the scale modifier indicates either of the following: (1) the number of binary positions to be occupied by the fractional portion of the binary number, or (2) the number of binary positions to be deleted from the integral portion of the binary number. A positive scale of \(x\) shifts the integral portion of the number \(x\) binary positions to the left, thereby reserving the rightmost \(x\) binary positions for the fractional portion. A negative scale shifts the integral portion of the number right, thereby deleting rightmost integral positions. If a scale modifier does not accompany a fixed-point constant containing a fractional part, the fractional part is lost.

In all cases where positions are lost because of scaling for the lack of scaling), rounding occurs in the leftmost bit of the lost portion. The rounding is reflected in the rightmost position saved.

Scale Modifier for Floating-Point Constants. Only a positive scale modifier may be used with a floating-point constant. It indicates the number of hexadecimal positions that the fraction is to be shifted to the right. Note that this shift amount is in terms of hexadecimal positions, each of which is four binary positions. (A positive scaling actually indicates that the point is to be moved to the left. However, a floating-point constant is always converted to a
fraction, which is hexadecimally normalized. The point is assumed to be at the left of the leftmost position in the field. Since the point cannot be moved left, the fraction is shifted right.)

Thus, scaling that is specified for a floating-point constant provides an assembled fraction that is unnomalized, i.e., contains hexadecimal zeros in the leftmost positions of the fraction. When the fraction is shifted, the exponent is adjusted accordingly to retain the correct magnitude. When hexadecimal positions are lost, rounding occurs in the leftmost hexadecimal position of the lost portion. The rounding is reflected in the rightmost hexadecimal position saved.

EXPONENT MODIFIER: This modifier is written as En, where \(n\) is either a decimal self-defining term or an absolute expression enclosed by parentheses. Any symbols in the expression must be previously defined. The decimal value or the parenthesized expression may be preceded by a sign; if none is present, a plus sign is assumed. The maximum values for exponent modifiers are summarized in Appendix \(F\).

An exponent modifier may be used with fixed-point ( \(\mathrm{F}, \mathrm{H}\) ) and floating-point ( E , D, and L) constants only. The modifier denotes the power of 10 by which the constant is to be multiplied before its conversion to the proper internal format.

This modifier is not to be confused with the exponent of the constant itself, which is specified as part of the constant and is explained under "Operand Subfield 4: Constant." Both are denoted in the same fashion, as En. The exponent modifier affects each constant in the operand, whereas the exponent written as part of the constant only pertains to that constant. Thus, a constant may be specified with an exponent of +2 , and an exponent modifier of +5 may precede the constant. In effect, the constant has an exponent of +7 .

Note that there is a maximum value, both positive and negative, listed in Appendix \(F\) for exponents. This applies to the exponent modifier and to the sum of the exponent modifier and the exponent specified as part of the constant.

\section*{Operand Subfield 4: Constant}

This subfield supplies the constant (or constants) described by the subfields that precede it. A data constant (all types except \(A, Y, S\), and \(V\) ) is enclosed by
apostrophes. An address constant (types A, \(\mathrm{Y}, \mathrm{S}\), and V ) is enclosed by parentheses. To specify two or more constants in the subfield, the constants must be separated by commas and the entire sequence of constants must be enclosed by the appropriate delimiters (i.e., apostrophes or parentheses). Thus, the format for specifying the constant (s) is one of the fcllowing:


All constant types except character (C), hexadecimal (X), binary (B), packed decimal (P), and zoned decimal (Z), are aligned on the proper boundary, as shown in Appendix F, unless a length modifier is specified. In the presence of a length modifier, no boundary alignment is performed. If the operand specifies more than one constant, any necessary alignment applies to the first constant only. Thus, for an operand that provides five fullword constants, the first would be aligned on a fullword boundary, and the rest would automatically fall on fullword boundaries.

The total storage requirement of the operand is the product of the length times the number of constants in the oferand times the duplication factor (if present) plus any bytes skipped for boundary alignment.

If an address constant contains a location counter reference, the location counter value that is used is the storage address of the first byte the constant will occupy. Thus, if several address constants in the same instruction refer to the location counter , the value of the location counter varies from constant to constant. Similarly, if a single constant is specified (and it is a location counter reference) with a duplication factor, the constant is duplicated with a varying location counter value.

E and \(H\) constants are converted as if they were \(D\) and \(F\), respectively, and then shortened.

The subsequent text describes each of the constant types and provides examples.

Character Constant--C. Any of the valid 256 punch combinations may be designated in a character constant. Only one character constant may be specified per operand.

Special consideration must be given to representing apostrophes and ampersands as characters. Each apostrophe or ampersand desired as a character in the constant must be represented by a pair of apostrophes or ampersands. Only one apostrophe or ampersand appears in storage.

The maximum length of a character constant is 256 bytes. No boundary alignment is performed. Each character is translated into one byte. Double apostrophes or double ampersands count as one character. If no length modifier is given, the size in bytes of the character constant is equal to the number of characters in the constant. If a length modifier is provided, the result varies as follows:
1. If the number of characters in the constant exceeds the specified length, as many rightmost kytes as necessary are dropped.
2. If the number of characters is less than the specified length; the excess rightmost bytes are filled with blanks.

In the following example, the length attribute of FIELC is 12:


However, in this next example, the length attribute is 15, and three blanks appear in storage to the right of the zero:


In the next example, the length attribute of FIELD is 12, although 13 characters appear in the operand. The two ampersands count as only one byte.


Note that in the next example, a length of four has been specified, but there are five characters in the constant.


The generated constant would be:

\section*{ABCDABCDABCD}

On the other hand, if the length had been specified as six instead of four, the generated constant would have been:

\section*{ABCDE ABCDE AECDE}

Note that the same constant could be specified as a literal.


Hexadecimal Constant--X. A hexadecimal constant consists of one or more of the hexadecimal digits, which are 0-9 and A-F. Only one hexadecimal constant may be specified per operand. The maximum length of a hexadecimal constant is 256 bytes ( 512 hexadecimal digits). No word boundary alignment is performed.

Constants that contain an even number of hexadecimal digits are translated as one byte per pair of digits. If an odd number of digits is specified, the leftmost byte has the leftmost four bits filled with a hexadecimal zero, while the rightmost four bits contain the odd (first) digit.

If no length modifier is given, the implied length of the constant is half the number of hexadecimal digits in the constant lassuming that a hexadecimal zero is added to an odd number of digits). If a length modifier is given, the constant is handled as follows:
1. If the number of hexadecimal digit pairs exceeds the specified length, the necessary leftmost bits (and/or bytes) are dropped.
2. If the number of hexadecimal digit pairs is less than the specified length, the necessary bits (and/or bytes) are added to the left and filled with hexadecimal zeros.

An eight-digit hexadecimal constant provides a convenient way to set the bit pattern of a full binary word. The constant is the following example would set the first and third bytes of a word to 1 's.


The DS instruction sets the location counter to a fullword boundary.

The next example uses a hexadecimal constant as a literal and inserts is into bits 24 through 31 of register 5.


In the following example, the digit \(A\) would be dropped, because five hexadecimal digits are specified for a length of two bytes:


The resulting constant would be 6F4E, which would occupy the specified two bytes. It would then be duplicated three times, as requested by the duplication factor. If it had merely been specified as X'A6F4F', the resulting constant would have had a hexadecimal zero in the leftmost position:

0A6F4E

Binary Constant--B. A binary constant is written using \(1^{\prime}\) s and 0 's enclosed in apostrophes. Only one binary constant may be specified per operand. Duplication and length may be specified. The maximum length of a binary constant is 256 bytes.

The implied length of a binary constant is the number of bytes occupied by the constant including any padding necessary. Padding or truncation takes place on the left. The padding bit used is a 0 .

The following example shows the coding used to designate a binary constant. BCON would have a length attribute of one.


BIRUNC would assemble with the leftmost bit truncated, as follows:

00100011

BPAD would assemble with five zeros as padding, as follows:

00000101

Fixed-Point Constants--F and H. A fixed-point constant is written as a decimal number, which may be followed by a decimal exponent if desired. The number may be an integer, a fraction, or a mixed number (i.e., one with integral and fractional portions). The format of the constant is as follows:
1. The number is written as a signed or unsigned decimal value. The decimal point may be placed before, within, or after the number, or it may be omitted, in which case the number is assumed to be an integer. A positive sign is assumed if an unsigned number is specified. Unless a scale modifier accompanies a mixed number or fraction, the fractional portion is lost, as explained under "Subfield 3: Modifiers."
2. The exponent is optional. If specified, it is written immediately after the number as En , where n is an optionally signed decimal value specifying the exponent of the factor 10. The exponent may be in the range -85 to +75 . If an unsigned exponent is specified, a plus sign is assumed. The exponent causes the value of the constant to be adjusted by the power of 10 that it specifies. The exponent may exceed the permissible range for exponents provided that the sum of the exponent and the exponent modifier do not exceed that range.

The number is converted to a binary number. The binary number is then rounded and assembled into the proper field, according to the specified or implied length. If the value of the number exceeds the length specified or implied, the sign is lost, the necessary leftmost bits are truncated to the length of the field and the value is then assembled into the whole field. Any duplication factor that is present is applied after the constant is assembled. A negative number is carried in 2's complement form. The resulting number will not differ from the exact value by more than one in the last place.

An implied length of four bytes is assumed for a fullword (F) and two bytes
for a halfword ( H ), and the constant is aligned to the proper fullword or halfword boundary, if a length is not specified. However, any length up to and including eight bytes may be specified for either type of constant by a length modifier, in which case no boundary alignment occurs.

Maximum and minimum values, exclusive of scaling, for fixed-point constants are:
\begin{tabular}{|c|c|c|}
\hline Length & Max & Min \\
\hline 8 & 263-1 & -263 \\
\hline 4 & 239-1 & -231 \\
\hline 2 & 2:5-1 & -245 \\
\hline 1 & 27-1 & \(-2^{7}\) \\
\hline . 4 & 23-1 & \(-2^{3}\) \\
\hline . 2 & 2i-1 & -21 \\
\hline . 1 & 0 & -1 \\
\hline
\end{tabular}

A field of three fullwords is generated from the statement shown below. The location attribute of CONWRD is the address of the leftmost byte of the first word, and the length attribute is four, the implied length for a fullword fixed-point constant. The expression CONWRD+4 could be used to address the second constant (second word) in the field.


The next statement causes the generation of a two-byte field containing a negative constant. Notice that scaling has been specified in order to reserve six bits for the fractional portion of the constant.


The next constant (3.50) is multiplied by 10 to the -2 before being converted to its binary format. The scale modifier reserves twelve bits for the fractional portion.


The same constant could be specified as a literal:


The final example specifies three constants. Notice that the scale modifier requests four bits for the fractional portion of each constant. The fcur bits are provided whether or not the fraction exists.


Floating-Point Constants--E, D, and L. A flcating-point constant is written as a decimal number, which may be followed ky a decimal exponent, if desired. The number may be an integer, a fraction, or a mixed number (i.e., one with integral and fractional portions). The format of the constant is as follows:
1. The number is written as a signed or unsigned decimal value. The decimal point may be placed before, within, or after the number, or it may be omitted, in which case, the number is assumed to be an integer. A positive sign is assumed if an unsigned number is specified.
2. The exponent is optional. If specified, it is written immediately after the number as En, where \(n\) is an optionally signed decimal value specifying the exponent of the factor 10. The exponent may be in the range -85 to +78 . The exponent may exceed the permissible range for exponents, provided that the sum of the exponent and the exponent modifier does not exceed that range. If an unsigned exponent is specified, a plus sign is assumed.

Machine format for a floating-point number is in two parts: the portion containing the exponent, which is sometimes called the characteristic, followed by the portion containing the fraction, which is sometimes called the mantissa. Figure 12 shows the external format of the three types of floating-point constants.

As shown in the figure, the format of the type \(L\) constant is similar to that of two contiguous type I constants, except that it is assembled with the sign of the second double word equal to that of the first, and the characteristic of the second equal to that of the first minus 14 , module 128. The type \(L\) constant has been implemented to provide the programmer with extended precision floating-point constants.

Since the machine format of a floatingpoint constant only consists of a fraction

\section*{SHORT FLOATING POINT NUMBER (E)}


LONG FLOATING POINT NUMBER (D)


EXTENDED FLOATING POINT NUMBER (L)


Figure 12. Floating-Point External Formats
and an exponent, the number specified as a floating-point constant must be converted to a fraction before it can be translated into the proper format. For example, the constant 27.35 E 2 represents the number 27.35 times 10 to the 2nd. Represented as a fraction, it would be .2735 times 10 to the 4 th, the exponent having been modified to reflect the shifting of the decimal point. The exponent may also be affected by the presence of an exponent modifier, as explained under "Operand Subfield 3: Modifiers."

The exponent is then translated into its binary equivalent, and the fraction is converted to a binary number. Scaling is performed if specified; if not, the fraction is normalized (leading hexadecimal zeros are removed). Rounding of the fraction is then performed according to the specified or implied length, and the number is assembled into the proper field. Within the portion of the floating-point field allocated to the fraction, the hexadecimal point is assumed to be to the left of the leftmost hexadecimal digit, and the fraction occupies the leftmost portion of the field. Negative fractions are carried in true representation, not in the \(2^{\prime \prime} s\) complement form. The resulting number will not differ from the exact value by more than one in the last place. An implied length of four bytes is assumed for a short
(E) constant and eight bytes for a long (D) constant. An implied length of 16 bytes is assumed for an extended (L) constant. The constant is aligned at the proper word (E) or double word ( \(D\) and \(L\) ) boundary if a length is not specified. However, any length up to and including eight bytes ( E and D) or 16 bytes (L) can be specified by a length modifier. In this case, no boundary alignment occurs.

Any of the following statements could be used to specify 46.415 as a positive, fullword, floating-point constant; the last is a machine instruction statement with a literal operand. Note that the last two constants contain an exponent modifier.


The following would each be generated as doubleword floating-point constants.


Decimal Constants--P and Z. A decimal constant is written as a signed or unsigned decimal value. If the sign is omitted, a plus sign is assumed. The decimal point may be written wherever desired or may be omitted. Scaling and exponent modifiers may not be specified for decimal constants. The maximum length of a decimal constant is 16 bytes. No word boundary alignment is performed.

The placement of a decimal point in the definition does not affect the assembly of the constant in any way, because, unlike fixed-point and floating-point constants, a decimal constant is not converted to its binary equivalent. The fact that a decimal constant is an integer, a fraction, or a mixed number is not pertinent to its generation. Furthermore, the decimal point is not assembled into the constant. The programmer may determine proper decimal point alignment either ky defining his data so that the point is aligned or by selecting machine instructions that will operate on the data properly (i.e., shift it for purposes of alignment).

If zoned decimal format is specified (Z) , each decimal digit is translated into one byte. The translation is done according to the character set shown in Appendix A. The rightmost byte contains the sign as well as the rightmost digit. For packed decimal format (P), each pair of decimal digits is translated into one byte. The rightmost digit and the sign are translated into the rightmost byte. The bit configuration for the digits is identical to the configurations for the hexadecimal digits \(0-9\) as shown in Section 3 under "Hexadecimal Self-Defining value." For both packed and zoned decimals, a plus sign is translated into the hexadecimal digit \(C\), and a minus sign into the digit \(D\).

If an even number of packed decimal digits is specified, one digit will be left unpaired, because the rightmost digit is paired with the sign. Therefore, in the leftmost byte, the leftmost four bits will be set to zeros and the rightmost four bits will contain the odd (first) digit.

If no length modifier is given, the implied length for either constant is the number of bytes the constant occupies (taking into account the format, sign, and possible addition of zero bits for packed decimals). If a length modifier is given, the constant is handled as follows:
1. If the constant requires fewer bytes than the length specifies, the necessary number of bytes is added to the left. For zoned decimal format, the decimal digit zero is placed in each added byte. For packed decimals, the bits of each added byte are set to zero.
2. If the constant requires more bytes than the length specifies, the necessary number of leftmost digits or pairs of digits is dropped, depending on which format is specified.

Examples of decimal constant definitions follow.


The following statement specifies three packed decimal constants. The length modifier applies to each packed decimal constant.


The last example illustrates the use of a packed decimal literal.


ADDRESS CONSTANTS: An address constant is a storage address that is translated into a constant. Address constants can be used for initializing base registers to facilitate the addressing of storage. Furthermore, they provide the means of communicating between control sections of a multisection program. However, storage addressing and control section communication are also dependent on the use of the USING assembler instruction and the loading of registers. Coding examples that illustrate these considerations are provided in Section 3 under "Programming with the Using Instruction."

An address constant, unlike other types of constants, is enclosed in parentheses. If two or more address constants are specified in a statement, they are separated by commas, and the entire
sequence is enclosed by parentheses. There are four types of address constants: \(A, Y\). \(S\), and \(V\).

Complex Relocatable Expressions. A complex relocatable expression can only be used in an A-type or \(Y\)-type address constant. These expressions contain two or more unpaired relocatable terms and/or a negative relocatable term in addition to any absolute or paired relocatable terms that may be present. In contrast to relocatable expressions, complex relocatable expressions may represent negative values. A complex relocatable expression might consist of external symbols (which cannot be paired) and designate an address in an independent assembly that is to be linked and loaded with the assembly containing the address constant.

The value of the expression is determined when the referenced control sections are loaded. Complex relocatable expressions can be used to determine the distance between two control sections after they are loaded into main storage.

A-Type Address Constant. This constant is specified as an absolute, relocatable, or complex relocatable expression. (Remember that an expression may be single term or multiterm.) The value of the expression is calculated to 32 bits as explained in Section 2, with one exception: the maximum value of the expression may be \(2^{31-1}\). The value is then truncated on the left, if necessary, to the specified or implied length of the field and assembled into the rightmost bits of the field. The implied length of an A-type constant is four bytes and alignment is to a fullword boundary unless a length is specified, in which case no alignment will occur. The length that may be specified depends on the type of expression used for the constant; a length of \(1-4\) bytes (. 1 ( 1 bit) to 4 bytes for DOS F) may be used for an absolute expressions, while a length of 3 or 4 bytes may be used for a relocatable or complex relocatable expression.

In the following examples, the field generated from the statement named ACON contains four constants, each of which occupies four bytes. Note that there is a location counter reference in one. The value of the location counter will be the address of the first byte allocated to the fourth constant. The second statement shows the same set of constants specified as literals (i.e., address constant literals).


Note: When the location counter reference occurs in a literal, as in the LM instruction above, the value of the location counter is the address of the first byte of the instruction.

Y-type Address Constant. A Y-type address constant has much in common with the A-type constant. It, too, is specified as an absolute, relocatable, or complex relocatable expression. The value of the expression is also calculated to 32 bits as explained in Section 2. However, the maximum value of the expression may be only 2:5-1. The value is then truncated, if necessary, to the specified or implied length of the field and assembled into the rightmost bits of the field. The implied length of a \(Y\)-type constant is two bytes and alignment is to a halfword boundary unless a length is specified, in which case no alignment occurs. The maximum length of a \(y\)-type address constant is two bytes. If length specification is used, a length of two bytes may be designated for a relocatable or complex expression and 1 or 2 bytes (. 1 ( 1 bit ) to 2 bytes for DOS F) for an absolute expression.

Caution: Specification of relocatable Y-type address constants should be avoided in programs destined to be executed on machines having more than 32,767 bytes of stcrage capacity.

S-Type Address Constant. The S-type address constant is used to store an address in base displacement form.

The constant may be specified in two ways:
1. As an absolute or relocatable expression, e.g., S (BETA).
2. As two absolute expressions, the first of which represents the displacement value and the second, the base register, e.g., S (400(13)).

The address value represented by the expression in (1) will be broken down ky the assembler into the proper base register and displacement value. An S-type constant is assembled as a halfword and aligned on a halfword boundary. The leftmost four bits of the assembled constant represents the base register designation; the remaining bits, the displacement value.

If length specification is used, only two bytes may be specified. S-type address constants may not be specified as literals.

V-Type Address_Constant. This constant is used to reserve storage for the address of an external symbol that is used for effectinc branches to other programs. To maintain compatibility with the OS assemblers, the constant should not be used for external data reference. The constant is specified as one relocatable symbol, which need not be identified by an EXTRN statement. Whatever symbol is used is assumed to be an external symbol by virtue of the fact that it is supplied in a v-type address constant. To suppress the AUTOLINK function of the linkage editor for a constant identified in a \(v\)-type address constant, the programmer can identify it in a WXTRN statement (DOS Assembler 14 K D only).

Note that specifying a symbol as the operand of a v-type constant does not constitute a definition of the symbol for this assembly. The implied length of a v-type address constant is four bytes, and boundary alignment is to a fullword. A length modifier may be used to specify a length of either three or four bytes, in which case no such boundary alignment occurs. In the following example, 12 bytes will be reserved, because there are three symbols. The value of each assembled constant will be zero until the program is loaded.


\section*{DS--DEFINE STORAGE}

The IS instruction is used to reserve areas of storage and to assign names to those areas. The use of this instruction is the preferred way of symbolically defining storage for work areas, input/output areas, etc. The typical form of the DS statement is:


The format of the DS operand is identical to that of the IC operand;
exactly the same subfields are employed and are written in exactly the same sequence as they are in the DC operand. Although the formats are identical, there are two differences in the specification of subfields. They are:
1. The specification of data (subfield 4) is optional in a DS operand, but it is mandatory in a EC operand. If a constant is specified, it must be valid.
2. The maximum length that may be specified for character (C) and hexadecimal (X) field types is 65,535 bytes rather than 256 bytes.

If a DS operand specifies a constant in subfield 4, and no length is specified in subfield 3, the assembler determines the length of the data and reserves the appropriate amount of storage. It does not assemble the constant. The ability to specify data and have the assembler calculate the storage area that would be required for such data is a convenience to the programmer. If he knows the general format of the data that will be placed in the storage area during program execution, all he needs to do is show it as the fourth subfield in a DS operand. The assembler then determines the correct amount of storage to be reserved, thus relieving the programmer of length considerations.

If the DS instruction is named by a symbol, its value attribute is the location of the leftmost byte of the reserved area. The length attribute of the symbol is determined in the same manner as for a LC. Any positioning required for aligning the storage area to the proper type of boundary is done before the address value is determined. Bytes skipped for alignment are not set to zero.

Each field type (e.g., hexadecimal, character, floating-point) is associated with certain characteristics (these are summarized in Appendix F). The associated characteristics will determine which field-type code the programmer selects for the DS operand and what other information he adds, notably a length specification or a duplication factor. For example, the \(E\) floating-point field and the \(F\) fixed-point field both have an implied length of four bytes. The leftmost byte is aligned to a fullword boundary. Thus, either code could be specified if it were desired to reserve four bytes of storage aligned to a fullword boundary. To obtain a length of eight bytes, one could specify either the \(E\) or \(F\) field type with a length modifier of eight. However, a duplication factor would have to be used to reserve a larger area, because the maximum length specification for either
type is eight bytes. Note also that specifying length would cancel any special boundary alignment.

In contrast, packed and zoned decimal (P and 2). character (C), hexadecimal (X), and binary ( \(B\) ) fields have an implied length of one byte. Any of these codes, if used, would have to be accompanied by a length modifier, unless just one byte is to be reserved. Although no alignment occurs, the use of \(C\) and \(X\) field types permits greater latitude in length specifications, the maximum for either type being 65,535 bytes. (Note that this differs from the maximum for these types in a DC instruction.) Unless a field of one byte is desired, either the length must be specified for the \(C, X, P, Z\), or \(B\) field types, or else the data must be specified (as the fourth subfield), so that the assembler can calculate the length.

To define four 10-byte fields and one 100-byte field, the respective DS statements might be as follows:


Although FIELD might have been specified as one 40-byte field, the preceding definition has the advantage of providing FIELD with a length attribute of 10 . This would be pertinent when using FIELD as a SS machine instruction operand.

Additional examples of DS statements are shown below:


Note: A DS statement causes the storage area to be reserved but not set to zeros. No assumption should be made as to the contents of the reserved area.

\section*{Special Uses of the Duplication Factor}

FORCING ALIGNMENT: The location counter can be forced to a doubleword, fullword, or halfword boundary by using the appropriate field type (e.g.. D, F, or H) with a duplication factor of zero. This method may be used to obtain boundary alignment that otherwise would not be provided. For example, the following statements would set the location counter to the next doubleword boundary and then reserve storage space for a 128-byte field (whose leftmost byte would be on a doubleword boundary).


DEFINING FIELDS OF AN AREA: A DS
instruction with a duplication factor of zero can be used to assign a name, to an area of storage without actually reserving the area. Additional DS and/or LC instructions may then be used to reserve the area and assign names to fields within the area (and generate constants if DC is used).

For example, assume that 80 -character records are to be read into an area for processing and that each record has the following format:
\begin{tabular}{lll} 
Positions \(5-10\) & & Payroll Number \\
Positions & \(11-30\) & Employee Name \\
Positions \(31-36\) & Date \\
Positions \(47-54\) & Gross Wages \\
Positions \(55-62\) & Withholding Tax
\end{tabular}

The following example illustrates how LS instructions might be used to assign a name to the record area, then define the fields of the area and allocate the storage for them. Note that the first statement names the entire area by defining the symbol RDAREA; the statement gives RLAREA a length attribute of 80 bytes, but does not reserve any storage. Similarly, the fifth statement names a 6-byte area by defining the symbol DATE; the three subsequent statements actually define the fields of DATE and allocate storage for them. The second, ninth, and last statements are used for spacing purposes and, therefore, are not named.


CCW--DEFINE CHANNEL COMMAND WORD

The CCW instruction provides a convenient way to define and generate an eight-byte channel command word aligned at a doubleword boundary. The internal machine format of a channel command word is shown in Figure 12. CCW will cause any bytes skipped to be zeroed. The typical form of the CCW instruction statement is:
\begin{tabular}{|c|c|c|}
\hline | Name & Oper & Operand \\
\hline |Any & CCW & Four operands, \\
\hline | symbol or| & & separated by commas, \\
\hline not used & & specifying the \\
\hline & & contents of the \\
\hline & & channel command word \\
\hline & & in the format \\
\hline & & described in the \\
\hline & & following text. \\
\hline
\end{tabular}

All four operands must appear. They are written, from left to right, as follows:
1. An absolute expression that specifies the command code. This expression's value is right-justified in byte 1.
2. An expression specifying the data address. The value of this expression is in bytes 2-4.
3. An absolute expression that specifies the flags for bits 32-36 and zeros for bits 37-39. The value of this expression is right-justified in byte 5. (Byte 6 is set to zero.)
4. An absolute expression that specifies the count. The value of this expression is right-justified in bytes 7-8.

The following is an example of a CCW statement:


Note that the form of the third operand sets bits 37-39 to zero, as required. The bit pattern of this operand is as follows:
\(\frac{32-35}{0100} \quad \frac{36-39}{1000}\)

If there is a symbol in the name entry of the CCW instruction, it is assigned the address value of the leftmost byte of the channel command word. The length attribute of the symbol is eight.


Figure 13. Channel Command Word

\section*{Listing Control Instructions}

The listing control instructions are used to identify an assembly listing and assembly output cards, to provide blank lines in an assembly listing, and to designate how much detail is to be included in an assembly listing. In no case are instructions or constants generated in the object program. Listing control statements except PRINT are not printed, unless the statement is continued. Then the first card of the statement will be printed.

\section*{TITLE--IDENTIFY ASSEMBLY OUTPUT}

The TITLE instruction enables the programmer to identify the assembly listing and assembly output cards. The typical form of the TITLE instruction statement is as follows:


The name entry may contain a special symbol which is one to four alphabetic or numeric characters in any combination. The contents of the name entry are then punched into columns 73-76 of all the output cards for the program except those produced by the PUNCH and REPRO assembler instructions. Only the first TITLE statement in a program may have a special symbol or variable symbol in the name entry. The name field of all subsequent TITLE statements must be blank or contain a sequence symbol.

The operand field may contain up to 100 characters enclosed in apostrophes. Any ampersands or apostrophes enclosed within the surrounding acostrophes must be represented by two ampersands or apostrophes.

The double ampersands and apostrophes punched into a TIILE card appear as single ampersands and apostrophes in a IITLE statement of an assembler listing. A single apostrophe between the enclosing apostrophes simply terminates the operand field. A single ampers and initiates an attempt to identify a variable symbol. If the variable symbol is not identifiable the statement is flagged as an error.

However, it is the number of printed characters that are counted in the total number of operand characters. The contents cf the name and operand field are printed at the top of each page of the assembly listing.

A program may contain more than one TITLE statement. Each TITLE statement provides the heading for pages in the assembly listing that follow it, until another TITLE statement is encountered. Each TITLE statement encountered after the first one causes the listing to be advanced to a new page (before the heading is printed).

For example, if the following statement is the first TITLE statement to appear in a program:

then, PGM1 is punched into all the output cards (columns 73-76) and this heading appears at the top of each page: FIRST HEADING.

If the following statement occurs later in the same program:

then, PGM1 is still punched into the output cards, but each following page begins with the heading: A NEW HEAEING.

Note: The sequence number of the cards in the output deck is contained in columns 77-80, except those produced by the PUNCH and REPRO assembler instructions.

EJECT--START NEW FAGE

The EJECT instruction causes the next line of the listing to appear at the top of a new page. This instruction provides a convenient way to separate routines in the program listing. The typical form of the EJECT instruction statement is as follows:


If the next line of the listing would appear at the top of a new page without the EJECT instruction, the EJECT instruction has no immediate effect. If one or more EJFCT statements appear after the first EJECT, one or more pages are skipped. A TITLE instruction followed immediately by an EJECT instruction will result in a page with a title line and a statement heading line. Text following the EJFCT instruction will begin at the top of the next page.

\section*{SPACE--SPACE IISTING}

The SPACE instruction is used to insert one or more blank lines in the listing. The
typical form of the SPACE instruction statement is as follows:


A decimal value is used to specify the number of blank lines to be inserted in the assembly listing. A blank operand causes one blank line to be inserted. If this value exceeds the number of lines remaining on the listing page, the statement will have the same effect as an EJECT statement.

\section*{PRINT--PRINT OPTIONAL DATA}

The PRINT instruction controls the content of the assembly listing. The typical form of the PRINT instruction is:


One to three of the following operands are used:
\begin{tabular}{|c|c|}
\hline ON & A listing is printed. \\
\hline OFF & No listing is printed. \\
\hline \multirow[t]{2}{*}{GEN} & All statements generated by macro instructions are printed. \\
\hline & \\
\hline \multirow[t]{7}{*}{NOGEN} & Statements generated by macro \\
\hline & instructions are not printed, \\
\hline & except MNOTE messages which print \\
\hline & regardless of NOGEN. However, \\
\hline & the outer macro instruction \\
\hline & itself will appear in the \\
\hline & listing. \\
\hline \multirow[t]{3}{*}{DATA} & Constants are printed out in full \\
\hline & in the listing. \\
\hline & \\
\hline \multirow[t]{2}{*}{NODATA} & Only the leftmost eight bytes (16 \\
\hline & hexadecimal digits) are printed. \\
\hline
\end{tabular}

A program may contain any number of PRINT statements. The conditions set by a PRINT statement are in effect until another PRINT statement is encountered.

If an operand is omitted, it is assumed to be unchanged and continues according to its last specification.

When OFF is specified, GEN and CATA have no effect. When NOGEN is specified, DATA has no effect for generated constants.

If no PRINT statement is encountered, the following default option is assumed:


For example, if the statement:

appears in a program, 256 bytes of zeros are assembled. If the statement:

is the last PRINT statement to appear before the DC statement, all 256 bytes of zeros are printed in the assembly listing. However, if there are no previous PRINT statements, or:

is the last PRINT statement to appear before the DC statement, only eight bytes of zeros are printed in the assembly listing.

\section*{Program Control Instructions}

The program control instructions are used to specify the end of an assembly, to set the location counter to a value or halfword boundary, to insert previously written coding in the program, to specify the placement of literals in storage, to check the sequence of input cards, to indicate statement format, and to punch a card. Except for the CNOP and COPY instructions. none of these assembler instructions generate instructions or constants in the object program.

ICTL--INPUT FORMAT CONTROL

The ICTL instruction allows the programer to alter the format of the statements in his source module. It can only be used to control statements that are read from the system infut file (SYSIPT). It cannot be used to control the format of the infut from the source statement library. Statements that are brought in from that library (through macro instructions or COPY instructions) are always assumed to be in the standard format.

The ICTL statement must precede all other statements, and may only be used once. Its format is:


Operand b specifies the begin column of the source statement. It must always be specified, and must be from 1-40, inclusive. Operand e specifies the end column of the source statement. The end column, when specified, must be from 41-80, inclusive; when not specified, it is assumed to be 71. The column after the end column is used to indicate whether the next card is a continuation card. Operand \(c\) specifies the continue column of the source statement. The continue column, when specified, must be from 2-40 and must be greater than b . If the continue column is not specified, or if column 80 is specified as the end column, the assembler assumes that there are no continuation cards, and all statements must be contained on a single card. The operand forms \(b, c\) and \(b\), are invalid.

If no ICTL statement is used in the source program, the assembler assumes that 1, 71, and 16 are the begin, end, and continue columns, respectively.

The next example designates the begin column as column 25. Since the end column is not specified, it is assumed to be column 71. No continuation cards are recognized because the continue column is not specified.


ISEQ--INPUT SEQUENCE CHECKING

The ISEQ instruction is used to check the sequence of input cards. The typical form of the ISEQ instruction statement is as follows:


The operands 1 and \(r\), respectively, specify the leftmost and rightmost columns of the field in the input cards to be checked. Operand \(r\) must be equal to or greater than operand 1. Columns to be checked must not be between the "begin" and "end" columns.

Sequence checking begins with the first card following the ISEC statement. Comparison of adjacent cards makes use of the eight-bit internal collating sequence. Each card checked must be higher than the freceding one.

An ISEQ statement with a blank operand terminates the operation. Checking may be resumed with another ISFG statement.

Sequence checking is only performed on statements contained in the source program. Statements inserted by the COFY assembler instruction or generated by a macro instruction are not checked for sequence.

\section*{PUNCH--PUNCH A CARD}

The PUNCH assembler instruction causes the data in the operand to be punched intc a card. One PUNCH statement produces one punched card. As many FUNCH statements may be used as are necessary. The typical form is:


Using character representation, the cperand is written as a string of up to 80 characters enclosed in apostrophes. All characters, including blank, are valid. The position immediately to the right of the left apostrophe is regarded as column
one of the card to te punched. The assembly program does not process the data in the operand of a PUNCH statement other than causing it to be punched in a card. For each apostrophe or ampersand desired in the cperand, two acostrophes or ampersands must be written. The two apostrophes or ampersands are reduced to a single apostrophe or ampersand. However, they count as cnly one character in the operand.

PUNCH statements may occur anywhere within a program, except before macrc definitions. They may occur within a macro definition but not ketween a MEND statement and the beginning of the next macro. If a FUNCH statement occurs before the first control section, the resultant card will precede all other cards in the object program card deck; otherwise the card will be punched in flace. No sequence number or identification is punched in the card.

\section*{REPRO--REPRODUCE FOLLOWING CARD}

The REPRO assembler instruction causes data on the following statement line to be punched intc a card. The data is not processed; it is punched in a card and no substitution is performed for variable symbcls. No sequence number or identification is punched in the card. One REPRO instruction produces one punched card. The REPRO instruction may not appear before a macro definition.

REPRO statements that occur before all statements composing the first or only control section will punch cards which precede all cards of the object deck. The form is:


The line to be reproduced may contain any combination of up to 80 characters. Characters may be entered starting in column 1 and continue through column 80 of the line. Column 1 of the line corresponds to column 1 of the card to be punched.


Any symbols in the expression must have been previously defined. The unpaired relocatable symbol must be defined in the same control section in which the ORG statement appears.

The location counter is set to the value of the expression in the operand. If the ocerand is omitted, the location counter is set to a location that is one byte higher than the maximum location assigned for the control section up to this point.

An ORG statement must not be used to specify a location kelow the beginning of the control section in which it appears. The effect would be to give the location ccunter a large value. For example, the statement:

is invalid if it appears less than 500 bytes from the reginning of, the current control section.

If it is desired to reset the location counter to the next available location in the current control section, the following statement would be used:


If previous CRG statements have reduced the location counter for the purfose of redefining a portion of the current control section, an ORG statement with an cmitted operand can then be used to terminate the effects of such statements and restore the location counter to its highest setting.

\section*{LTORG--BEGIN IITERAI FCCL}

The ITORG instruction causes all literals since the previous LTORG or beginning of the program to be assembled at appropriate boundaries starting at the first dcubleword boundary following the LTCRG statement. If no literals follow the LTORG statement,
alignment of the next instruction will occur. Bytes skipped are not zeroed. The typical form of the LTORG instruction statement is:


The symbol represents the address of the first byte of the literal pool. It has a length attribute of one.

The literal pool is organized into four segments within which the literals are stcred in order of appearance, dependent on the divisibility properties of their object lengths (dup factor times total explicit or implied length). The first segment contains all literals whose object length is a multiple of eight. Those remaining literals with lengths divisible by four are stored in the second segment. The third segment holds the remaining even length literals. Any literals left over have odd lengths and are stored in the fourth segment.

Since each literal pool begins at a doubleword boundary, this guarantees that all segment one literals are doubleword, segment two fullword, and segment three halfword aligned, with no space wasted except, possibly, at the pool origin.

Literals from the following statement are in the pocl, in the segments indicated by the circled numbers,
\begin{tabular}{|c|c|c|}
\hline MVC & A (6) , \(=3 \mathrm{H}^{\prime \prime} 1{ }^{\prime}\) & (3) \\
\hline AD & \(2,=D \cdot 1 \cdot\) & \\
\hline LM & 3,5,=3F'1' & (2) \\
\hline IC & \(2,=\mathrm{XL} 1^{\prime \prime}{ }^{\prime \prime}\) & \\
\hline AL & \(2,={ }^{\prime \prime}{ }^{\prime}\) & (1) \\
\hline
\end{tabular}

\section*{Special_Addressing_Consideration}

Any literals used after the the last LTORG statement in a program are placed at the end of the first control section. If there are no LTORG statements in a program, all literals used in the program are placed at the end of the first control section. In these circumstances the programmer must ensure that the first control section is always addressable. This means that the base address register for the first contrcl section should not be changed through usage
in subsequent control sections. If the programmer does not wish to reserve a register for this purpose, he may place a LTORG statement at the end of each control section, thereby ensuring that all literals appearing in that section are addressable.

\section*{CNOP--CONDITICNAL NC CPERATION}

The CNOP instruction allows the programmer to align an instruction at a specific word boundary. If any bytes must be skipped in order to align the instruction properly, the assembler insures an unbroken instruction flow by generating no-operation instructions. This facility is useful in creating calling sequences consisting of a linkage to a subroutine followed by parameters such as channel command words (CCW) .

The CNOP instruction insures the alignment of the location counter setting to a halfword, word, or doubleword boundary. If the location counter is already properly aligned, the CNOP instruction has no effect. If the specified alignment requires the location counter to ke incremented, one tc three nc-operation instructions are generated, each of which uses two bytes.

The typical form of the CNOP instruction statement is as follows:


Any symbols used in the expressions in the cperand field must have been previously defined.

Operand \(b\) specifies at which byte in a word or doubleword the location counter is to be set; \(b\) can ke \(0,2,4\), or 6 . Operand \(w\) specifies whether byte \(b\) is in a word \((w=4)\) or doubleword \((w=8)\). The following pairs of \(b\) and \(w\) are valid:
\begin{tabular}{ll}
\(\underline{b}, w\) & Specifies \\
0,4 & Beginning of a word \\
2,4 & Middle of a word \\
0,8 & Beginning of a doubleword \\
2,8 & Second halfword of a doukleword \\
4,8 & Middle (third halfword) of a \\
6,8 & doubleword \\
Fourth halfword of a doubleword
\end{tabular}


Figure 14. CNOP Alignment

Figure 14 shows the position in a double word that each of these pairs specifies. Note that both 0,4 and 2,4 specify two locations in a doukleword.

Assume that the location counter is currently aligned at a doubleword boundary. Then the CNOP instruction in this sequence:

has no effect. However, this sequence:

causes three branch-on-conditions (no-operations) to be generated, thus aligning the BALR instruction at the last halfword in a doubleword as follows:
\begin{tabular}{|c|c|c|}
\hline Name & Opera & Operand \\
\hline & BCR & 0,0 \\
\hline & BCR & 10,0 \\
\hline & BCR & 10,0 \\
\hline & BALR & 2,14 \\
\hline
\end{tabular}

After the BALR instruction is generated, the location counter is at a doubleword boundary, thereby insuring an unbroken instruction flow.

Note: If the location counter is on an odd-numbered byte-boundary when a CNOP instruction is encountered, normal alignment occurs before the CNOP is processed.

\section*{COPY--COPY PREDEFINED SOURCE CODING}

The COPY instruction obtains source language coding from a system library and includes it in the program currently being assembled. Under the DCS D Assembler, 10 K Variant, the coding to be included is obtained from the system source statement library. Under the DOS D Assembler, 14K Variant, and the LCS F Assembler, the coding to be included is obtained from the private source statement library, if one is assigned, or from the system source library, in that order of precedence. Under the TOS D Assembler, 10 K and 14 K Variants, the coding to be included is cbtained from the standard private library. The form of the COPY instruction statement is as follows:


The operand is a symbol that identifies the section of coding to be copied. The symbol must not be the same as the mnemonic operation code of a macro definition in the source statement library.

The assembler inserts the requested coding immediately after the COFY statement is encountered. The requested coding may not contain another CCPY statement.

If identical COFY statements are encountered, the coding they request is brought into the program each time.

Copyed text is always in the normal format and is not governed by ICIL usage. See "Copy Statements" in Section 7 for further information. The procedure for placing source language coding in the system library is described in the System

Control and System Service Programs
publication listed in the "Preface."

END--END ASSEMBLY

The END instruction terminates the assembly cf a program. It may also designate a point in the frogram or in a separately assembled program to which control may be transferred after the program is loaded. The END instruction must always be the last statement in the source program.

The typical form of the END instruction statement is as follows:


The operand specifies the point to which control may be transferred when loading is complete. For example:
\begin{tabular}{|c|c|c|}
\hline Name & Operat & Cperand \\
\hline |NAME & CSECT & \\
\hline | AREA & |LS & 150F \\
\hline |REGIN & | BALR & 12,0 \\
\hline & USING & 1*,2 \\
\hline & \(1 \cdot\) & I \\
\hline & \(\bullet\) & \\
\hline & - & \\
\hline I & ENL & |BEGIN \\
\hline
\end{tabular}

Note: If macro instructions from the Source Statement Library are included in an assembly, errors detected during macro editing will be flagged after the ENL statement. The error messages do not follow the macro instructions, because the source statements are not available to the assembler during macro editing. Errors detected while editing Frogrammer Macros will be flagged inline.

\title{
Part 3-Conditional Assembly and Macro Facilities in the Assembler Language
}

\section*{Organization of this Part of the Publication}

Section 6 gives an introduction to the conditional assembly and macro facilities in the assembler language.

Sections 7 and 8 describe the basic rules for preparing macro definitions and for writing macro instructions.

Section 9 describes the rules for writing conditional assembly instructions.

Section 10 describes additional features including rules for defining global SET symbols, preparing keyword and mixed-mode macro definitions, and writing keyword and mixed-mode macro instructions.

Appendix \(G\) contains a reference summary of the complete macro facilities.

Examples of the use of the features of the language appear throughout the remainder of the publication. These examples illustrate the use of particular features. However, they are not meant to show the full versatility of these features.

\title{
Section 6. Introduction to the Conditional Assembly and Macro Facilities
}

The DOS/TOS conditional assembly and macro facilities are part of the DOS/TOS assembler language.

Conditional assembly allows one to specify assembler language statements which may or may not be assembled, depending upon conditions evaluated at assembly time. Conditional assembly statements are used to define, set, change, and test values during the course of the assembly itself.

The conditional assembly instructions may be used to vary the sequence of statements generated for each occurrence of a macro instruction. Conditional assembly instructions may also be used outside macro definitions, i.e., among the assembler language statements in the program.

The macro facilities provide the programmer with a convenient way of generating desired sequences of machine or certain assembler instructions many times in one or more programs. This is accomplished by writing a macro definition.

This macro definition is written only once, and a single statement, a macro instruction statement, is written each time a programmer wants to generate the desired sequence of statements.

The macro facilities simplify the coding of programs, reduce the chance of programming errors, and ensure that standard sequences of statements are used to accomplish desired functions.

\section*{The Macro Instruction Statement}

A macro instruction statement (also called a macro instruction) is a source program statement used to provide information for generating machine and assembler instructions from a macro definition. The generated instructions are source statements which are then processed by the assembler program.

Three types of macro instructions may be written. Each type has a different form of operand. They are:
1. Positional (Sections 7 and 8).
2. Keyword (Section 10).

\section*{3. Mixed-mode (Section 10).}
positional macro instruction operands are written in a fixed order.

Keyword macro instruction operands can be written in any order.

Mixed-mode macro instruction operands are a combination of both positional and keyword operands. That is, certain operand entries (positional) must be written in a fixed order; other operand entries
(keyword) can be specified in any order.

\section*{The Macro Definition}

Before a macro instruction can be assembled, a macro definition must be available to the assembler.

A macro definition is a set of statements that provide the assembler with:
1. The name entry, mnemonic operation code, and the form of the macro instruction operand, and
2. The sequence of statements the assembler uses when the macro instruction appears in the source program.

Every macro definition consists of a macro definition header statement, a macro instruction prototype statement, a sequence of model statements, COPY statements, MEXIT, MNOTE, or conditional assembly instructions, and a macro definition trailer statement.

The macro definition header and trailer statements denote the beginning and end, respectively, of a macro definition.

The macro instruction prototype statement specifies the name entry, mnemonic operation code, and the type of the macro instruction operand.

The model statements contained in a macro definition may be used by the assembler to generate machine instructions and certain assembler instructions that replace each occurrence of the macro instruction.

The COPY statements may be used to copy model statements, MEXIT instructions, MNOTE
instructions, and conditional assembly instructions from a source statement library into a macro definition.

The MEXIT instruction can be used to terminate processing of a macro definition.

The MNOTE instruction can be used to generate a message.

The conditional assembly instructions may be used to vary the sequence of statements generated for each occurrence of a macro instruction. Conditional assembly instructions may also be used outside macro definitions, i.e., among the assembler language statements in the program.

If a macro definition is inline with an assembly, it is called a programmer macro.

\section*{Source Statement Libraries}

The same macro definition may be made available to more than one source program by placing the macro definition in the system source statement library. The macro definition then becomes a system macro. This system library is a collection of macro definitions that can be used by all the assembler language programs in an installation. Once a macro definition has been placed on the system sour se statement library it may be used by writing a corresponding macro instruction in a source program. Macro definitions must be in the system source statement library under the sam- Ilame as the prototype. The procedure for placing macro definitions in the system source statement library is described in the System Control and System Service programs publication listed in the "Preface."

System macro definitions provided by IBM are described in the Supervisor and Input/Output macros pubiication, also listed in the "Preface."

A macro definition may be made available to a specific assembly by placing the macro definition in a private source statement library. If the private source statement library is assigned at the time of assembly, the macro definitions in the private source statement library may be used by writing a corresponding macro instruction in a source program. The macro definitions in the private source statement library must be under the same name as the prototype. The procedure for placing macro definitions in the private source statement library is described in the System Control and System Service Programs publication listed in the "Preface."

Editing errors in user-supplied macro definitions are found at the time the macro is read from the source statement library, i.e., after the END card. To determine where these errors are, it is necessary to punch all such macros, including inner macros, and insert them then in the source program as programmer macros. To aid in debugging it is advisable to run all macros as programmer macros before incorporating them in a source statement library.

\section*{Varying the Generated Statements}

Each time a macro instruction appears in the source program, it is replaced by the same sequence of assembler language statements. Conditional assembly instructions, however, may be used to vary the number and format of the generated sta tements.

\section*{VARIABLE SYMBOLS}

A variable symbol is a type of symbol that is assigned various values by either the programmer or the assembler. Thus, variable symbols allow different values to be assigned to one symbol. When the assembler uses a macro definition to determine what statements are to replace a macro instruction, variable symbols in the model statements are replaced with the current values assigned to them.

A variable symbol is written as an ampersand followed by from one to seven letters and/or digits, the first of which must be a letter.

Types of Variable Symbols

There are three types of variable symbols: symbolic parameters, system variable symbols, and SET symbols. The SET symbols are further broken down into SETA symbols, SETB symbols, and SETC symbols. The three types of variable symbols differ in how they are assigned values.

\section*{Assigning Values to Variable Symbols}

Symbolic parameters are assigned values by the programmer each time he writes a macro instruction.

System variable symbols, except \&SYSPARM. are assianed values by the assembler each time it processes a macro instruction.

SET symbols are assigned values by the programmer by means of conditional assembly instructions.

\section*{Global SET Symbols}

The values assigned to SET symbols in one macro definition may be used in other macro
definitions. All SET symbols used for this purpose must be defined as global SET symbols. All other SET symbols must be defined by the programmer as local SET symbols. Local SET symbols and the other variable symbols (that is, symbolic parameters and system variable symbols) are local variable symbols. Global SET symbols are global variable symbols.

\section*{Section 7. How to Prepare Macro Definitions}

A macro definition consists of
1. A macro definition header statement.
2. A macro instruction prototype statement.
3. Zero or more model statements, COPY statements, MEXIT, MNOTE, or conditional assembly instructions.
4. A macro definition trailer statement.

Except for MEXIT, MNOTE, and conditional assembly instructions, this section of the publication descrites the statements that may be used to prepare macro definitions. Conditional assembly instructions are described in Section 9. MEXIT and MNOTE instructions are described in Secticn 10.

Macro definitions in a source program must appear before all PUNCH and REPRO statements which appear in the main program. Specifically, only the listing control instructions (EJECT, PRINT, SPACE, and TITLE), ICTL and ISEQ instructions, and comments statements may occur before the macrc definitions. All but the ICTI instruction may appear ketween macro definitions if there is more than one definition in the source program.

Note: A macro definition cannot appear within a macro definition.

\section*{MACRO-Macro Definition Header}

The macro definition header statement denotes the beginning of a macro definition. It must be the first statement in every macro definition. The form of this statement is:


\section*{MIEND-Macro Definition Trailer}

The macro-definition trailer statement denotes the end of a macro definition.
must be the last statement in every macro definition. The form of this statement is:


This statement also tells the assembler to terminate processing of a macro definition. Frocessing can be terminated at some other point in a macro definition through the MEXIT instruction.

\section*{Macro Instruction Prototype}

The macro instruction prototype statement (also called the prototype statement) specifies the name entry, mnemonic cperation code, and the form of all macro instructions that refer to the macro definition. It must be the second statement of every macro definition. The typical form of this statement is:


The symbolic parameters are used in the macro definition to represent the name entry and operands of the corresponding macro instruction. A description of symbolic parameters appears following "Mcdel Statements."

The name entry of the prototype statement may be unused or it may contain a symbolic parameter.

The symbol in the operation entry is the mnemonic operation code that must appear in all macro instructions that refer to this macro definition. The mnemonic operation code must not be the same as the mnemonic operation code of another macro definition in the source program or of a machine instruction or assembler instruction.

The operand may contain zero to 100 for \(F\) assembler) symbolic parameters separated by commas.

The following is a prototype statement.


\section*{Alternate Statement Form}

The prototype statement may be written in a form different from that used for machine or assembler instructions. The normal form is described in Part 1 of this publication. The alternate form described here allows the programmer to write an operand on each line, and allows the interspersing of operands and comments in the statement.

In the alternate form, as in the normal form, the name and operation entries must appear on the first line of the statement, and at least one blank must follow the operation entry on that line. Both types of statement forms may be used in the same prototype statement.

The rules for using the alternate statement form are:
1. If an operand is followed by a comma and a blank, and the column after the end column contains a nonblank character, the operand entry may be continued on the next line starting in the continue column. More than one operand may appear on the same line.
2. Comments may appear after the blank that indicated the end of an operand, up to and including the end column.
3. If the next line starts after the continue column, the information entered on that line is considered to be comments, and the operand field is considered terminated. Any subsequent continuation lines are considered to contain only comments.

Note: A protctype statement may be written on as many continuation lines as is necessary to contain 100 ( 200 for \(F\) assembler) operands and associated corments.

The following examples illustrate: the normal statement form, (2) the alternate statement form, and (3) the combination of both statement forms.


\section*{Model Statements}

Model statements are the macro definition statements from which the desired sequences of machine instructions and certain assembler instructions are generated. Zero or more model statements may follow the protctype statement. A model statement consists of one to four entries. They are, from left to right, the name, operation, crerand, and comments entries.

The name entry may be unused, or it may contain an ordinary symbol, a sequence symbcl or a variable symbol, depending on the particular statement. (Neither * nor .* may be substituted in the begin column of a model statement.)

The operation entry may contain any machine, assembler, or macro instruction mnemcnic operation code, except COPY, ENL, ICTI, ISEQ, and FRINT; or it may contain a variable symbol. Variable symbols may not be used to generate the fcllowing mnemonic operation codes, nor may variable symbols be used in the name and operand entries of these instructions: COPY, END, ICTL, or ISEQ. Variable symbols may not be used to generate CSECT, DSECT, FRINT, REFRO, START, MACRO, MEND, MEXIT, LCLA, LCLB, LCLC, GBLA, GBLB, GBLC, SETA, SETR, SETC, AIF, AIFE, AGO, AGOB, ANCF, or macro instruction mnemonic operation codes. Variable symbols may not be used to generate the name and operation code of the ACTR instruction.

Variable symbols may also be used outside of macro definitions to generate mnemonic operation codes with the preceding restrictions.

Although COPY statements may not be used as model statements, they may be part of a macro definition. The use of COPY statements is described under "COPY Statements."

The operand entry may contain ordinary symbols or variable symbols. After substitution, the operand must not be greater than 127 ( 255 for \(F\) assembler) characters. Model statement fields must follow the rules for paired apostrophes, ampersands, and blanks, as macro instruction operands. (See "Macro Instruction Operands" in Section 8.1 Sequence symbols must appear in the cperand entry of \(\bar{A} G O\) and \(\bar{A} \overline{I F}\) instructions.

The comments entry may contain any combination of characters. Substitution by the use of variable symbols is not allowed.

If a REPRO statement is used as a model statement, it must be explicitly written in the cperation entry. It may not be generated as a result of replacing a variable symbol by its value. Also, the line following it may not contain variable symbols. Substituted statements may not have blanks in any fields except between paired apostroches. They may not have leading blanks in the name or operand fields.

\section*{Symbolic Parameters}

A symbolic parameter is a type of variable symbol consisting of an ampersand followed by one to seven letters and/or numbers, the first of which must be a letter: Symbolic parameters appear in prototype and model statements. They are assigned values by the programmer when he writes a macro instruction. The programmer may vary statements that are generated for each occurrence of a macro instruction by varying the values assigned to symbolic parameters.

The programmer should not use ESYS as the first four characters of a symbolic parameter.

The following are valid symbolic parameters:
\begin{tabular}{ll} 
EREADER & ELOOP2 \\
EA23456 & EN \\
EX4F2 & ES4
\end{tabular}

The following are invalid symbolic parameters:

CARDAREA
8256B
EAREA2456
EECD (34)
(first character is not an ampersand)
(first character after ampersand is not a letter) (more than seven characters after the ampersand)
(contains a special character other than initial ampersand)
```

EIN AREA (contains a special
character, i.e., klank,
other than initial
ampersand)

```

The following is an example of a macro definition. Note that the symbolic parameters in the model statements appear in the frototype statement.


Symbolic parameters in model statements are replaced by the characters of the macro instruction operand that correspond to the symbclic parameters.

In the following example the characters HERE, FIELDA, and FIEILE of the MOVE macro instruction correspond to the symbclic parameters \&NAME, ETC, and EFROM, respectively, of the NCVE prototype statement.


Any occurrence of the symbolic parameters ENAME, ETO, and EFROM in a model statement will be replaced by the characters HERE, FIELDA, and FIELDB, respectively. If the preceding macro instruction was used in a source program, the fcllowing assembler language statements would be generated:


The following example illustrates another use of the NCVE macro instruction using operands different than thcse that appear in the preceding example.


If a symbolic parameter appears in the comments field of a model statement, it is not replaced ky the corresponding characters of the macro instruction.

Concatenating Symbolic Parameters with Other Characters or Other Symbolic Parameters

Concatenation is the process of linking or joining together in a sequence, with a specified order. To concatenate is to join together in a specified order.

If a symbolic parameter in a model statement is immediately preceded or followed by other characters or another symbolic parameter, the characters that correspond to the symbolic parameter are combined, in the order given, in the generated statement, with the other characters or the characters that correspond to the other symbolic parameter. This process is called concatenation.

The macro definition, macro instruction, and generated statements in the following example illustrate these rules.
\begin{tabular}{|c|c|c|c|}
\hline & | Name & Opera & O Operand \\
\hline Header & & MACRO & \\
\hline Protctype & ENAME & MOVE & ETY,EP, ETO, \\
\hline Model & ENAME & STETY & | 2 ,SAVEAREA \\
\hline Model & & LEIY & 2, EPEFROM \\
\hline Model & & STETY & 12,EPETO \\
\hline Model & & LETY & 2,SAVEAREA \\
\hline Trailer & & | MEND & \\
\hline Macro & | HERE & MOVE & D,FIELD, A, E \\
\hline Generated & | HERE & STD & 12,SAVEAREA \\
\hline Generated| & & ID & 1 2,FIELDB \\
\hline Generated & & STD & 12,FIELDA \\
\hline Generated & & ID & 12,SAVEAREA \\
\hline
\end{tabular}

The symbolic parameter हTY is used in each of the four model statements to vary the mnemonic operation code of each of the generated statements. The character \(D\) in the macro instruction corresponds to symbolic parameter छTY. Since हTY is
preceded by other characters (i.e., SI and L) in the model statements, the character that corresponds to हTY (i.e., I) is concatenated with the other characters to form the operation fields of the generated statements.

The symbolic parameters EF, EC, and \&FROM are used in two of the model statements to vary part of the operand fields of the corresponding generated statements. The characters FIELD, A, and B correspond to the symbolic parameters \(\varepsilon P\), छTO, and EFRCM, respectively. Since \&P is fcllowed by EFRCM in the second model statement, the characters that correspond tc them (i.e., FIELE and E) are concatenated to form part of the operand field of the second generated statement. Similarly, FIFLD and A are concatenated to form part of the operand field of the third generated statement.

If the programer wishes to concatenate a symbolic parameter with a letter, digit, left parenthesis, or period follcwing the symbolic parameter he must immediately fcllcw the symbolic parameter with a period. A period is optional if the symbclic parameter is to be concatenated with another symbolic parameter, or a special character other than a left parenthesis or another period that follows it.

If a symbolic parameter is immediately followed by a period, then the symbolic parameter and the period are replaced ky the characters that correspond tc the symbclic parameter. A period that immediately follows a symbolic parameter dces not appear in the generated statement.

The following macro definition, macro instruction, and generated statements illustrate these rules.


The symbolic parameter \(\varepsilon P\) is used in the second and third model statements to vary
part of the operand field of each of the corresponding generated statements. The characters FIELD of the macro instruction correspond to \(\varepsilon P\). Since \(\varepsilon P\) is to te concatenated with a letter (i.e.., E and A) in each of the statements, a pericd immediately follows \(\varepsilon P\) in each of the model statements. The period does not appear in the generated statements.

Similariy, symbolic parameter ES is used in the first and fourth model statements to vary the operand fields of the corresponding generated statements. ES is followed by a period in each of the model statements, because it is to be concatenated with a left parenthesis. The pericd does not appear in the generated statements.

\section*{Comments Statements}

A model statement may be a comments statement. A comments statement consists of an asterisk in the begin column, followed by comments. The comments statement is used ky the assembler to generate an assembler language comments statement, just as other model statements are used by the assembler to generate assembler language statements.

The programmer may also write comments statements in a macro definition which are not to be generated. These statements must have a period in the begin column, immediately followed by an asterisk and the comments.

The first statement in the following example will be used by the assembler to generate a comments statement; the second statement will not.


The use of variable symbols for substitution in comments statements is not allowed. The * or . * of a comment
statement, therefore, cannot be created by substitution for a variable symbol.

\section*{COPY Statements}

A COPY statement is not a model statement. COPY statements may be used to copy model statements and MEXIT, MNOTE, and conditional assembly instructions into a macro definition from a system library, just as they may be used outside macro definitions to copy source statements into an assembler language program. Under the DOS D Assembler, 10 K Variant, the coding to be included is obtained from the system source statement library. Under the IOS \([\) Assembler, 14K Variant, and the DOS F Assembler, the coding to be included is cbtained from the private source statement library, if one is assigned, or from the system source library, in that order of Frecedence. Under the TCS I Assembler, 10 K and 14 K Variants, the coding to ke included is cbtained from the standard private library.

The form of this statement is:


The symbol in the operand entry identifies the section of coding to be ccpied. The symbol must not be the same as the operation mnemonic of a macro definition in a source statement library. Any statement that may be used in a macro definition may be part of the copied coding, except MACRO, MEND, COPY, and prototype statements.

Statements copyed into the program must obey the restrictions on ordering of statements. For example, COPY must be between global and local declarations in the macro definition or in the main program if the copyed text contains global and local declarations.

\section*{Section 8. How to Write Macro Instructions}

The typical form of a macro instruction is:


The name entry of the macro instruction may contain a symbol. The symbol will not be defined in the generation process unless a symbolic parameter appears in the name entry of the frototype and the same parameter appears in the name entry of a generated model statement.

The operation entry contains the mnemonic operation code of the macro instruction. The mnemonic operation code must be the same as the memonic operation code of a macro definition in the scurce program or in a source statement library.

The macro definition with the same mnemonic operation code is used by the assembler to process the macro instruction. Under the DOS D Assembler, 10K Variant, the macro definition is obtained from an inline programmer macro definition or from the system source statement library, in that order of frecedence. Under the DCS D Assembler, 14K Variant, and the DOS F Assembler, the macro definition is obtained from an inline programmer macro definition, a private source statement likrary, if one is assigned, or the system source statement library, in that order of precedence. Under the TOS I Assembler, 10 K and 14 K Variants, the macro definition is cbtained from an inline programmer macro definition or from the standard private library, in that order of precedence.

The placement and order of the operands in the macro instruction may be determined by the placement and order of the symbolic parameters in the operand entry of the prototype statement.

\section*{Macro Instruction Operands}

Any combination of up to 127 (255 for assembler F) characters may be used as a macro instruction operand provided that the following rules concerning apostrophes, parentheses, equal signs, ampersands, commas, and blanks are observed.

Paired Apostrophes. An operand may contain one or more sequences of characters, each of which is enclosed within single apostrophes. (The sequence of characters itself may contain an even number of apostrophes.) The single apostrophes, which enclose the sequence of characters, are called paired apostrophes.

The first sequence of characters starts with the first apostrophe in the operand. Subsequent character sequences start with the first apostrophe after the apostrophe that ends the previous sequence of characters.

In the following example; there are two sequences of characters enclosed within single apostrophes. Therefore, there are twc sets of paired apostrophes: the first and fourth apostrophes, and the fifth and sixth apostrophes.
\[
{ }^{\prime} A^{\prime} B^{\prime} C C^{\prime}
\]

An apostrophe (not within paired apostrophes) , immediately followed by a letter, and immediately preceded by the letter I (when I is preceded by any special character other than an ampersand), is not considered in determining paired apostrophes. For instance, the apostrophe in the following example is not considered.

> I'SYNBCI
'AL'SYMBOL' is an invalid operand.
Paired Parentheses. There must ke an equal number of left and right parentheses. The nth left parenthesis must appear to the left of the nth right parenthesis.

Paired parentheses are a left parenthesis and a following right parenthesis without any other parentheses intervening. If there is more than one pair, each additional pair is determined by removing any pairs already recognized and reapplying the above rule for paired parentheses. For instance, in the following example the first and fourth, the second and third, and the fifth and sixth parentheses are each paired parentheses.
(A (B) C) D (E)
A parenthesis that appears between paired apostrophes is not considered in determining paired parentheses. For instance, in the following example the middle parenthesis is not considered.

\section*{(') ')}

Equal Signs. An equal sign can only occur as the first character in an operand or between paired apostrophes or paired parentheses. The following examples illustrate these rules.
\(=F^{\prime} 32^{\prime}\)
'C=D'
E ( \(\mathrm{F}=\mathrm{G}\) )
Ampersands. Except as noted under "Inner Macro Instructions", each sequence of consecutive ampersands must be an even number of ampersands. The following example illustrates this rule.

\section*{EE123EEEE}

Commas. A comma indicates the end of an operand, unless it is placed between paired apostrophes or paired parentheses. The following example illustrates this rule.
( \(\mathrm{A}, \mathrm{B})^{\prime} \mathrm{C}^{\prime}\) "
Blanks. Except as noted under "Statement Form", a blank indicates the end of the operand entry, unless it is placed between paired apostrophes. The following example illustrates this rule.
'A B C'
The following are valid macro
instruction operands:
\begin{tabular}{|c|c|}
\hline SYMBOL & A+2 \\
\hline 123 & (TO (8) , FROM) \\
\hline X'189A \({ }^{\text {a }}\) & \(0(2,3)\) \\
\hline * & = \(\mathrm{F}^{\prime} 4096{ }^{\text {a }}\) \\
\hline L'NAME & ABEE9 \\
\hline \({ }^{\prime}\) TEN = 10' & 'PARENTHESIS IS )' \\
\hline - COMMA IS & 'APOSTROPHE IS''' \\
\hline
\end{tabular}

The following are invalid macro instruction operands:
\begin{tabular}{ll} 
W'NAME & \begin{tabular}{l} 
(odd number of apostrophes) \\
(number of left parentheses
\end{tabular} \\
(15 B) & \begin{tabular}{l} 
does not equal number of \\
right parentheses) \\
(blank not placed between
\end{tabular} \\
(ONE' IS •1' & \begin{tabular}{l} 
paired apostrophes) \\
(blank not placed between \\
paired apostrophes)
\end{tabular}
\end{tabular}

\section*{Statement Form}

Macro instructions may be written using the same alternate form that can be used to write prototype statements. If this form is used, a blank does not always indicate the end of the operand entry. The
alternate form is described in Section 7, under the subsection "Macro Instruction Prototype."

\section*{Omitted Operands}

If an operand that appears in the prototype statement is omitted from the macro instruction, then the comma that would have separated it from the next operand must be present. If the last operand (s) is omitted from a macro instruction, then the comma (s) separating the last operand (s) from the next previous operand may be omitted.

The following example shows a macro instruction preceded by its corresponding prototype statement. The macro instruction operands that correspond to the third and sixth operands of the prototype statement are omitted in this example.


If the symbolic parameter that corresponds to an omitted operand is used in a model statement, a null character value (not a blank) replaces the symbolic parameter in the generated statement, i.e., in effect the symbolic parameter is removed.

For example, the first statement below is a model statement that contains the symbolic parameter EC. If the operand that corresponds to \&C was omitted from the macro instruction, the second statement below would be generated from the model statement.


\section*{Operand Sublists}

An operand of a macro instruction may be a sublist.

Sublists provide the programmer with a convenient way to refer to: (1) a collection of macro instruction operands as a single operand, or (2) a single operand in a collection of operands.

A sublist consists of one or more cperands (subcperands) separated by commas and enclosed in paired parentheses. The entire sublist, including the parentheses, is considered to be one macro instruction cperand.

A subocerand is always treated as a character string. It is not possible to pass a suboperand containing a sublist to an inner macro instruction (a macro instruction used as a model statement in a macro definition). The inner macro would regard the operand as a character string during generation.

Oritted subcperands are handled in the same way as critted operands. If () appears as an operand, however, it is treated as a character string, not as a sublist with all sukoperands omitted.

If a macro instruction is written in the alternate statement format, each sublist operand may ke written on a separate line; the racro instruction may be written on as many lines as there are operands, including sublist operands.

The limit of 127 characters (255 for assembler F) applies to an entire sublist including suboperands, parentheses, and commas within these parentheses.

If \(\xi^{P} 1\) is a symbolic parameter in a prototype statement, and the corresponding operand of a macro instruction is a sublist, then \(\varepsilon P 1(n)\) may be used in a model statement to refer to the nth operand of the sublist, where \(n\) may be any arithmetic expression allowed in a SETA instruction. The SETA instruction is described in Section 9. If \(\varepsilon P 1\) is a symbolic parameter, and the corresponding oper and of a racro instruction is a sublist, then EF1 refers to the entire sublist (including parentheses).

If the sublist notation is used, but the operand is not a sublist, then EP1 (1) refers to the cperand and EP1 (2) through EP1(100) (EP1 (200) for assembler F) refer to null character value. If an operand has the form ( ), it is treated as a character string and not as a sublist.

For example, consider the following macro definition, macro instructicn, and generated statements.
\begin{tabular}{|c|c|c|}
\hline & Name & Operand \\
\hline Header & MACRO & \\
\hline Prototypel & |accnum & | ENUM, EREG, EAREA \\
\hline Model & 1 L & | EREG, ENUM (1) \\
\hline Model & A & | EREG, ENUM (2) \\
\hline Model & A & | EREG. ENUM (3) \\
\hline Model & |ST & EREG, \&AREA \\
\hline Trailer & M MEND & \\
\hline Macro & | ALDNUM & \(1(A, B, C), 6, S U M\) \\
\hline Generated & IL & 16.A \\
\hline Generated| & | A & 16.B \\
\hline Generated| & A & 16.C \\
\hline Generated| & |ST & 16,SUM \\
\hline
\end{tabular}

The cperand of the macro instruction that corresponds to symbolic carameter ENUM is a sublist. One of the operands in the sublist is referred to in the operand entry cf three of the model statements. For example, ENUM (1) refers to the first crerand in the sublist corresponding to symbolic parameter ENUM. The first operand of the sublist is A. Therefore, A replaces ENUM (1) to form part of the generated statement.

Note: When referring to an ocerand in a sublist, the left parenthesis of the sublist notation must immediately follow the last character of the symbolic parareter, e.g., ENUN (1). A period should nct be placed between the left parenthesis and the last character of the symbclic parameter.

A period may be used between these two characters only when the programmer wants to concatenate the left parenthesis with the characters that the symbclic parameter represents. The following example shows what would be generated if a period appeared between the left parenthesis and the last character of the symbolic parameter in the first model statement of the above example.


The symbolic parameter \(\varepsilon N U M\) is used in the cferand entry of the model statement. The characters ( \(A, B, C\) ) of the macrc instruction correspond to ENUM. Since ENUM is inmediately followed by a period, \&NUM and the period are replaced by ( \(A, E, C\) ). The period does not appear in the generated statement. The resulting generated
statement is an invalid assembler language statement.

\section*{Inner Macro Instructions}

A macro instruction may be used as a model statement in a macro definition. Macro instructions used as model statements are called inner macro instructions.

A macro instruction that is not used as a model statement is referred to as an cuter macro instruction.

Any symbolic parameters used in an inner macro instruction are replaced by the corresponding operands of the outer macro instruction.

The macro definition corresponding to an inner macro instruction is used to generate the statements that replace the inner macro instruction.

The ADDNUM macro instruction of the previous example is used as an inner macro instruction in the following example.

The inner macro instruction contains two symbolic parameters, \(\varepsilon S\) and \(\varepsilon T\). The characters ( \(X, Y, Z\) ) and \(J\) of the macro instruction correspond to \(\varepsilon S\) and \(\varepsilon T\), respectively. Therefore, these characters replace the symbolic parameters in the operand entry of the inner macro instruction.

The assembler then uses the macro definition that corresponds to the inner macro instruction to generate statements to replace the inner macro instruction. The fourth through seventh generated statements have been generated for the inner macro instruction.


Note: An ampersand that is part of a symbclic parameter is not considered in determining whether a macro instruction operand contains an even number cf consecutive ampersands.

\section*{Levels of Macro Instructions}

A macro definition that corresponds to an outer macro instruction may contain any number of inner macro instructions. The outer macro instruction is called a first level macro instruction. Each of the inner macro instructions is called as second level macro instruction.

The macro definition that corresponds to a second level macro instruction may contain any number of inner macro instructions. These macro instructions are called third level macro instructions, etc.

The number of levels of macric instructions that may be used depends upon the complexity of the macro definition and the amount of storage available. This is described in detail in Appendix H .

\section*{Section 9. How to Write Conditional Assembly Instructions}

The conditional assembly instructions allow the programmer to: (1) define and assign values to SET symbols that can be used to vary parts of generated statements, and (2) vary the sequence of generated statements. Thus, the programmer can use these instructions to generate many different sequences of statements from the same macro definition.

There are 13 conditional assembly instructions, 10 of which are described in this section. The other three conditional assembly instructions--GBLA, GBLB, and GBLC--are described in Section 10. The instructions described in this section are:
\begin{tabular}{llll} 
LCLA & SETA & AIF & ANOP \\
LCLB & SETB & AGO & \\
LCLC & SETC & ACTR &
\end{tabular}

The primary use of the conditional assembly instructions is in macro definitions. However, all of them may be used in an assembler language source program.

Where the use of an instruction outside macro definitions differs from its use within macro definitions, the difference is described in the subsequent text.

The LCLA, LCLB, and LCLC instructions are used to define and assign initial values to local SET symbols.

The SETA, SETB, and SETC instructions may be used to assign arithmetic, binary, and character values, respectively, to SET symbols. The SETB instruction is described after the SETA and SETC instructions, because the operand of the SETB instruction is a combination of the operands of the SETA and SETC instructions.

The AIF, AGO, and ANOP instructions may be used in conjunction with sequence symbols to vary the sequence in which statements are assembled. The programmer can test attributes assigned by the assembler to symbols or macro instruction operands to determine which statements are to be processed. The ACTR instruction may be used to limit the number of AIF and AGO branches executed in any assembly.

Examples illustrating the use of conditional assembly instructions are included throughout this section. A chart summarizing the elements that can be used in each instruction appears at the end of this section.

\section*{SET Symbols}

SET symbols are one type of variable symbol. The symbolic parameters discussed in Section 7 are another type of variable symbol. SET symbols differ from symbolic parameters in three ways: (1) where they can be used in an assembler language source program, (2) how they are assigned values, and (3) how the values assigned to them can be changed.

Symbolic parameters can only be used in macro definitions, whereas SET symbols can be used inside and outside macro definitions.

SET symbols are assigned values by SETA, SETB, and SETC conditional assembly instructions and by local or global declarations.

Each symbolic parameter is assigned a single value for one use of a macro definition, whereas the values assigned to each SETA, SETB, and SETC symbol are not so restricted.

\section*{DEFINING SET SYMBOLS}

SET symbols must be defined by the programmer before they are used. When a SET symbol is defined it is assigned an initial value. SET symbols may be assigned new values by means of the SETA, SETB, and SETC instructions. A SET symbol is defined when it appears as an operand of an LCLA, LCLB, or LCLC instruction.

\section*{USING VARIABLE SYMBOLS}

The SETA, SETB, and SETC instructions may be used to change the values assigned to SETA, SETB, and SETC symbols, respectively. When a SET symbol appears in the name or operand entry of a statement, the current value of the SET symbol (i.e., the last value assigned to \(i t\) ) replaces the SET symbol in the statement. When a SETC symbol appears in the operation entry of a statement, the current value of the SETC symbol replaces the SET symbol in the statement.

For example, if 6A is a symbolic parameter, and the corresponding characters of the macro instruction are the symbol HERE, then HERE replaces each occurrence of \(\varepsilon_{A}\) in the macro definition. However, if \(\varepsilon\) A is a SET symbol, the value assigned to EA \(^{\text {A }}\) can be changed, and a different value can replace various occurrences of 8 A in the macro definition.

The same variable symbol may not be used as a symbolic parameter and as a SET symbol in the same macro definition.

The following illustrates this rule.


If the statement above is a prototype statement, then ENAME, ETO, and EFROM may not be used as SET symbols in the macro definition.

The same variable symbol may not be used as two different types of SET symbols in the same macro definition. Similarly, the same variable symbol may not be used as two different types of SET symbols outside macro definitions.

For example, if \(6 A\) is a SETA symbol in a macro definition, it cannot be used as a SETC symbol in that definition, Similarly, if \(\delta A\) is a SETA symbol outside macro definitions, it cannot be used as a SETC symbol outside macro definitions.

The same variable symbol if declared local may be used in two or more macro definitions and outside macro definitions. If such is the case, the variable symbol will be considered a different variable symbol each time it is used.

For example, if sA is a variable symbol (either SET symbol or symbolic parameter) in one macro definition, it can be used as a variable symbol (either SET symbol or symbolic parameter) in another definition. Similarly, if EA is a variable symbol (SET symbol or symbolic parameter) in a macro definition, it can be used as a SET symbol outside macro definitions.

All variable symbols may be concatenated with other characters in the same way as symbolic parameters. The rules for concatenation are in Section 7 under the subsection "Model Statements."

Variable symbols in macro instructions are replaced by the values assigned to them, immediately prior to the start of processing the definition. If a SET symbol
is used in the operand entry of a macro instruction, and the value assigned to the SET symbol is in the form of sublist notation, the operand is not considered a sublist.

\section*{Attributes}

The assembler assigns attributes to macro instruction operands and to symbols in the program. These attributes may be referred to only in conditional assembly instructions.

There are six kinds of attributes. They are: type, length, scaling, integer, count, and number.

If an outer macro instruction operand is a symbol before substitution, then the attributes of the operand are the same as the corresponding attributes of the symbol. The symbol must appear in the name entry of an assembler language statement or be an external symbol. The statement must be outside macro definitions and must not contain any variable symbols.

If an inner macro instruction operand is a symbolic parameter, then attributes of the operand are the same as the attributes of the corresponding outer macro instruction operand.

Each attribute has a notation associated with it. The notations are:

Attribute Type Length
Scaling
Integer
Count
Number

Notation
\(\mathrm{T}^{\prime}\)
\(\mathrm{L}^{\prime}\)
\(S^{\prime}\)
\(\mathrm{I}^{\prime}\)
\(\mathrm{K}^{\prime}\)
\(\mathrm{N}^{\prime}\)

If a macro instruction operand is a sublist, the programer may refer to the attributes of either the sublist or each operand in the sublist. The type, length, scaling, and integer attributes of a sublist are the same as the corresponding attributes of the first operand in the sublist.

All the attributes of macro instruction operands may be referred to in conditional assembly instructions within macro definitions. However, only the type, length, scaling, and integer attributes of symbols may be referred to in conditional assembly instructions outside macro definitions. Symbols appearing in the name entry of generated statements are not assigned attributes.

The programmer may refer to an attribute in the following ways:
1. In a statement that is outside macro definitions, he may write the notation for the attribute immediately followed by a symbol. (E.g.. T'NAME refers to the type attribute of the symbol NAME.)
2. In a statement that is in a macro definition, he may write the notation for the attribute immediately followed by a symbolic parameter. (E.g., L' ENAME refers to the length attribute of the characters in the macro instruction that correspond to symbolic parameter ENAME: L' ENAME (2) refers to the length attribute of the second operand in the sublist that corresponds to symbolic parameter ENAME.)

\section*{TYPE ATTRIBUTE (T*)}

The type attribute of a macro instruction operand or a symbol is a letter.

The programmer may refer to a type attribute in the operand of a SETC instruction, or in character relations in the operands of SETB or AIF instruction, or in other instructions where use of the character is valid.

The following letters are used for symbols that name DC and DS statements and for outer macro instruction operands that are symbols that name DC or DS statements.

B Binary constant.
D Long floating-point constant, Long floating-point cons Short floating-point constant, implied length, aligned. Fullword fixed-point constant, implied length, aligned.
G Fixed-point constant, explicit length.
H Halfword fixed-point constant, implied length, aligned.
K Floating-point constant, explicit length.
L Extended floating-point constant, implied length, aligned. Packed decimal constant.
P
\(R \quad A-, S-, V-\), or \(y\)-type address constant, explicit length.
\(S \quad S\)-type address constant, implied length, aligned.
v \(\quad\)-type address constant, implied length, aligned.

Hexadecimal constant.
Y-type address constant, implied length, aligned.
zoned decimal constant.
The following letters are used for symbols (and outer macro instruction operands that are symbols) that name statements other than DC or DS statements. or that appear in the operand field of an EXTRN or WXTRN statement.

I
J
M
M
\(\mathbf{T}\)
W
\(\$\)

> Machine instruction
> Control section name
> Macro instruction
> EXTRN symbol CCW instruction
> WXTRN symbol

The following letters are used for inner and outer macro instruction operands only.
\(\mathrm{N} \quad\) Self-defining term
o Omitted operand
The letter \(U\) (Undefined) is used for inner and outer macro-instruction operands that cannot be assigned any of the above letters. The type attribute of all literals appearing as macro instruction operands is \(U\). This also is true for inner macro instruction operands that are ordinary symbols or variable symbols. Because the attributes are not available at the necessary time, this letter is also assigned to symbols that name EQU and LTORG statements, to any symbols occurring more than once in the name entry of source statements, and to all symbols naming DC and DS statements with expressions or variable symbols as modifiers. The type attribute also is undefined when the modifier expression consists solely of self-defining terms.

The attributes of \(A, B, C\), and \(D\) in the following examples are undefined:
\begin{tabular}{lll}
\(A\) & \(D C\) & \(3 F L(A-B)^{\prime} 1^{\prime}\) \\
\(B\) & \(D C\) & \((A-B)^{\prime} F^{\prime} 15^{\prime}\) \\
\(C\) & \(D C\) & \(E X^{\prime} 1^{\prime}\) \\
\(D\) & \(D C\) & \(F L(3-2)^{\prime \prime}\)
\end{tabular}

LENGTH ( \(L^{\text { }}\) ), SCALING ( \(S^{\text { }}\) ), ANL INTEGER ( \(I^{\prime}\) ) ATTRIBUTES

The length, scaling, and integer attributes of macro instruction operands and symbols are numeric values.

The length attribute of a symbol (or of a macro instruction operand that is a symbol) is as described in Part 1 of this publication. Reference to the length attribute of a variable symbol is illegal
except for symbolic parameters in SETA, SETB, and AIF statements. If the basic \(L^{\prime}\) attribute is desired, it can be obtained as follows:
```

EA SETC 'Z'
GB SETC 'L"•
MVC EA. (EBEA), X

```
After generation, this would result in
    MVC Z (L'Z) , X

Reference must not be made to the length attributes of symbols or macro instruction operands whose type attributes are the letters \(\mathrm{M}, \mathrm{N}, \mathrm{O}, \mathrm{T}, \$\), or U .

Scaling and integer attributes are provided for symbols that name fixed-point, floating-point, and decimal DC or DS statements.

Fixed and Floating point. The scaling attribute of a fixed point or floating point number is the value given by the scale modifier. The integer attribute is a function of the scale and length attributes of the number.

Decimal. The scaling attribute of a digits to the right of the decimal point. The integer attribute of a decimal number is the number of decimal digits to the left of the decimal point.

Scaling and integer attributes are available for symbols and macro instruction operands only if their type attributes are H, F, and G (fixed point); D, E, K, and L (floating point); or \(P\) and \(Z\) (decimal).

The programmer may refer to the length, scaling, and integer attributes in the operand field of a SETA instruction, or in arithmetic relations in the operand fields of SETB or AIF instructions.

COUNT ATTRIBUTE (K')

The programmer may refer to the count attribute of macro instruction operands only.

The count attribute is a value equal to the number of characters in the macro instruction operand after substituting for variable symbols, excluding commas. If the operand is a sublist, the count attribute includes the beginning and ending parentheses and the commas within the sublist. The count attribute of an omitted operand is zero.

If a macro instruction operand contains variabie symbols, the characters that replace the variable symbols, rather than
the variable symbols, are used to determine the count attribute.

The programmer may refer to the count attribute in the operand field of a SETA instruction, or in arithmetic relations in the operand fields of SETB and AIF instructions that are part of a macro definition.

NUMBER ATTRIBUTE (N')

The programmer may refer to the number attribute of macro instruction operands only.

The number attribute is a value equal to the number of operands in an operand sublist. The number of operands in an operand sublist is equal to one plus the number of commas that indicate the end of an operand in the sublist.

The following examples illustrate this rule.
\begin{tabular}{ll} 
(A, B, C, D, E) & 5 operands \\
(A, \(, C, D, E)\) & 5 operands \\
(A, B, C,D) & 4 operands \\
(,B,C,D,E) & 5 operands \\
\((A, B, C, D)\), & 5 operands \\
\((A, B, C, D, C)\) & 6 operands
\end{tabular}

If the macro instruction operand is not a sublist, the number attribute is one. If the macro instruction operand is omitted, the number attribute is zero.

The programmer may refer to the number attribute in the operand field of a SETA instruction, or in arithmetic relations in the operand fields of SETE and AIF instructions that are part of a macro definition.

\section*{ASSIGNING INTEGER ATTRIBUTES TO SYMBOLS}

The integer attribute is computed from the length and scaling attributes.

Fixed Point. The integer attribute of a fixed-point number is equal to eight times the length attribute of the number minus the scaling attribute minus one; i.e., \(I^{\prime}=8 * L^{\prime}-S^{\prime}-1\).

Each of the following statements defines a fixed-point field. The length attribute of HALFCON is 2 , the scaling attribute is 6, and the integer attribute is 9. The length attribute of ONECON is 4, the scaling attribute is 8 , and the integer attribute is 23.


Floating Point: The integer attrikute of a type D or E floating-point number is equal to two times the difference between the length attribute of the number and cne, minus the scaling attribute; i.e., \(I^{\prime}=2 *\left(L^{\prime}-1\right)-S^{\prime}\).

Because of its low order characteristic, the integer attrikute of a type L constant with a length greater than 8 bytes is two less than the value indicated in the formula above. The integer attribute of a type \(L\) constant with a length of 8 kytes cr less is the same as the value indicated in the formula above.

Each of the following statements defines a floating-point value. The length attribute of SHORT is 4 , the scaling attribute is 2, and the integer attribute is 4. The length attrikute of LONG is 8 , the scaling attribute is 5 , and the integer attribute is 9.


Lecimal: The integer attribute of a packed decimal number is equal to two times the length attribute of the number minus the scaling attribute minus one; i.e., \(I^{\prime}=2 * L^{\prime}-s^{\prime}-1\). The integer attribute of \(a\) zoned decimal number is equal to the difference between the length attribute and the scaling attribute; i.e., I'=I'-S'.

Each of the following statements defines a decimal field. The length attribute of FIRST is 2, the scaling attribute is 2, and the integer attribute is 1. The length attribute of SFCON is 3 , the scaling attribute is 0 , and the integer attribute is 3. The length attrikute of THIRD is 4 , the scaling attribute is 2 , and the integer attribute is 2. The length attribute of FOURTH is 3 , the scaling attribute is 2 , and the integer attribute is 3 .


\section*{Sequence Symbols}

The name entry of a statement may contain a sequence symbol. Sequence symbols provide the programmer with the ability to vary the sequence in which statements are processed by the assembler.

A sequence symbol is used in the operand entry of an AIF or AGC statement to refer to the statement named by the sequence symbel.

A sequence symbol may be used in the name entry of any statement that does not contain a symbol or SET symbol, except a prototype statement, or a MACRO, LCLA, ICLB, ICLC, GBLA, GBIE, GELC, ACTR, ICTL, ISEQ, or CCFY instruction.

A sequence symbol consists of a period followed by one through seven letters and/cr digits, the first of which must ke a letter.

The following are valid sequence symbols:
\begin{tabular}{|c|c|}
\hline . READER & .A23456 \\
\hline . LOOP2 & .84F2 \\
\hline . N & . S \\
\hline
\end{tabular}

The following are invalid sequence symbcls:
.246B
.AREA 2456
. ECL 84 4
.IN AREA

CARLAREA (first character is not a period)
(first character after period is not a letter) (more than seven characters after period)
(contains a special character other than initial period)
(contains a special
character, i.e., blank, other than initial period)

If a sequence symbol appears in the name entry of a macro instruction, and the corresponding prototype statement contains a symbolic parameter in the name entry, the sequence symbol does not replace the symbolic parameter wherever it is used in the macro definition.

The following example illustrates this rule.


The symbclic parameter gNANE is used in the name entry of the prototype statement (statement 1) and the first model statement (statement 2). In the macro instruction (statement 3) a sequence symbol (.SYM) corresponds to the symbolic parameter ENAME. ENAME is not replaced by. SYM, and, therefore, the generated statement (statement 4) does not contain a name entry.

\section*{LCLA, LCLB, LCLC-Define SET Symbols}

The tyfical form of these instruction is:


The LCLA, LCLB, and ICLC instructions are used to define and assign initial values to SETA, SETB, and SETC symbols, respectively. The SFTA, SETB, and SETC symbols are assigned the initial values of 0 . 0 , and null character value, respectively.

The programmer should not define any SET symbol whose first four characters are ESYS.

All LCLA, LCLE, or LCLC instructions in a macro definition must appear immediately after the prototype statement and all GRLA, GRLE or GELC instructions. All LCLA, LCLB, or LCLC instructions outside macro definitions must appear aficer all macro definitions in the source progral, after all GBLA, GELE, and GELC instructions outside macro definitions, before all
conditional assembly instructions, and punch and REFRC statements outside macro definitions, and before the first control section of the program.

\section*{SETA-Set Arithmetic}

The SETA instruction may be used to assign an arithmetic value to a SETA symbol. The form of this instruction is:


The expression in the operand entry is evaluated as a signed 32-bit arithmetic value which is assigned to the SETA symbol in the name entry. The minimum and maximum allowable values of the expression are -231 and +231-1, respectively.

The expression may consist of one term or an arithmetic combination of terms. The terms that may be used alone or in combination with each other are self-defining terms, variable symbcls, and the length, scaling, integer, count, and number attributes. Self-defining terms are described in Part 1 of this publication.

Ncte: A SETC variable symbol may appear in a SETA expression only if the value of the SEIC variable is one to eight decimal digits. The decimal digits will be converted to a positive arithmetic value.

The arithmetic operators that may ke used to combine the terms of an expression are + (addition), - (subtraction), * (multiplication), and / (division).

An expression may not contain two terms or two operators in succession, nor may it begin with an operator.

The following are valid operand fields of SETA instructions:

EAREA+X'2D' I'EN/25
EBETA* 10 EEXIT-S' EENTRY +1
L'EHERE+32 29
The following are invalid operand fields cf SETA instructions:
\begin{tabular}{|c|c|}
\hline ¢AREAX'C' & (two terms in succession) \\
\hline EFIELD+- & (two operators in succession) \\
\hline -8DELTA*2 & (begins with an operator) \\
\hline *+32 & (begins with an operator: \\
\hline & two operators in succession) \\
\hline NAME/15 & (NAME is not a valid term) \\
\hline
\end{tabular}

The procedure used to evaluate the arithmetic expression in the operand of a SETA instruction is the same as that used to evaluate arithmetic expressions in assembler language statements. The only difference between the two types of arithmetic expressions is the terms that are allowed in each expression.

The following evaluation procedure is used:
1. Each term is given its numerical value.
2. The arithmetic operations are performed moving from left to right. However, multiplication and/or division are performed before addition and subtraction.
3. The computed result is the value assigned to the SETA symbol in the name entry.

The arithmetic expression in the operand entry of a SEIA instruction may contain one or more sequences of arithmetically combined terms that are enclosed in parentheses. A sequence of parenthesized terms may appear within another parenthesized sequence.

The following are examples of SETA instruction operands that contain parenthesized sequences of terms.
(L' EHERE +32 ) * 29
EAREA+X' 2 L' \(^{\prime} /\left(\varepsilon E X I T-S^{\prime}\right.\) EENTRY +1 )
ERETA* 10* (I' \(\varepsilon / 25 /(\) (EXIT-S'EENTRY+1))
The parenthesized portion or portions of an arithmetic expression are evaluated before the rest of the terms in the expression are evaluated. If a sequence of parenthesized terms appears within another parenthesized sequence, the innermost sequence is evaluated first.

The SETA arithmetic expression can only have five levels of parentheses. The parentheses required in subscripting, substring, and sublist notation count when determining these levels. A counter is maintained for each SETA statement and increased by one for each occurrence of a variable symbol as well as the operation entry. The maximum value this counter may attain is 35. (See Appendix H).

\section*{Using SETA Symbols}

The arithmetic value assigned to a SETA symbcl is substituted for the SETA symbcl when it is used in an arithmetic relation. If the SETA symbol is not used in an arithmetic expression, the arithmetic value is completely converted to an unsigned integer, with leading zeros removed. If the value is zero, it is converted to a single zero.

The following example illustrates this rule:
\begin{tabular}{|c|c|c|}
\hline | Name & Operat & joperand \\
\hline & |MACRO & \\
\hline |ENAME & |MOVE & 1ETC, EFROM \\
\hline & [LCLA & |EA, EB, EC, ED \\
\hline 1|EA & |SETA & 110 \\
\hline \(2 \mid\) EE & |SETA & | 12 \\
\hline 31EC & |SETA & | EA-EB \\
\hline 4165 & |SETA & EA + EC \\
\hline |ENAME & |ST & 12,SAVEAREA \\
\hline 51 & |L & 12,EFRCNEC \\
\hline 61 & |ST & 12,ETCED \\
\hline 1 & |L & [2,SAVEAREA \\
\hline & |MEND & \\
\hline | HERE & jMOVE & |FIELDA, FIELDB \\
\hline \multirow[t]{4}{*}{| HERE} & |ST & 12,SAVEAREA \\
\hline & |L & 12,FIELEB2 \\
\hline & |ST & 12,FIELDA8 \\
\hline & IL & 12,SAVEAREA \\
\hline
\end{tabular}

Statements 1 and 2 assign to the SEIA symbcls \(\& A\) and \(\varepsilon B\) the arithmetic value +10 and +12 , respectively. Therefore, statement 3 assigns the SETA symbol EC the arithmetic value -2. When \(\varepsilon C\) is used in statement 5, the arithmetic value -2 is converted to the unsigned integer 2 . When EC is used in statement 4, however, the arithmetic value -2 is used. Therefore, 8 [ is assigned the arithmetic value +8. When EL is used in statement 6, the arithmetic value +8 is converted to the unsigned integer 8.

The following example shows how the value assigned to a SETA symbcl may be changed in a macro definition.


Statement 1 assigns the arithretic value +5 to SETA symbol \&A. In statement 2, EA is converted to the unsigned integer 5 . Statement 3 assigns the arithretic value +8 to \&A. In statement 4, therefore, \&A is converted to the unsigned integer 8, instead of 5 .

A SETA symbcl may be used with a symbolic parameter to refer to an cperand in an cperand sublist. If a SETA symbol is used for this purpose it must have been assigned a value in the range 1 to 100.

Any expression that may be used in the cperand of a SETA instruction may be used to refer to an operand in an operand sublist.

Sublists are described in Section 8 under "Operand Sublists."

The following macro definition may be used to add the last operand in an cperand sublist to the first operand in an operand sublist and store the result at the first operand. A sample macro instruction and generated statements follow the macro definition.


ENUMRER is the first symbolic parameter in the operand entry of the protctype statement (statement 1). The corresponding characters, ( \(A, B, C, D, E\) ), of the macro instruction (statement 4) are a sublist. Statement 2 assigns to ELAST the arithmetic value +5 , which is equal to the number of cFerands in the sublist. Therefore, in statement 3 , ENUMBER (ELAST) is replaced ky the fifth operand of the sublist.

\section*{SETC- Set Character}

The SETC instruction is used to assign a character value to a SETC symbol. The form of this instruction is:


The operand may consist of the type attribute, a character expression, a substring notation, or a concatenation of substring notations and character expressions. A SETA symbol may afpear in the cFerand of a SETC statement. The result is the character representation of the decimal value, unsigned, with leading zercs removed. If the value is zero, one decimal zero is used.

\section*{TYPE ATTRIBUTE}

The character value assigned to a SFTC symbol may be a type attribute. If the type attribute is used, it must appear alcne in the operand field. The following example assigns to the SETC symbcl ETYPE
the letter that is the type attribute of the macro instruction operand that corresponds to the symbolic parameter \(\varepsilon A B C\).
\begin{tabular}{|c|c|c|}
\hline Name & Opera & Operand \\
\hline ETYPE & SETC & \(\mathrm{I}^{\prime}\) EABC \\
\hline
\end{tabular}

\section*{CHARACTER EXPRESSION}

A character expression consists of any combination of characters enclosed in apostrophes. The maximum length of a character expression is 127 characters.

The character value enclosed in apostrophes in the operand field is assigned to the SETC symbol in the name entry. The maximum length character value that can be assigned to a SETC symbol is eight characters. If a value greater than 8 is specified, the leftmost 8 characters will be used.

EVALUATION OF CHARACTER EXPRESSIONS: The following statement assigns the character value AB\% 4 to the SETC symbol \&ALPHA:


More than one character expression may be concatenated into a single character expression by placing a period between the terminating apostrophe of one character expression and the opening apostrophe of the next character expression. For example, either of the following statements be used to assign the character value \(A B C D E F\) to the SETC symbol EBETA.


Two apostrophes must be used to represent a apostrophe that is part of a character expression.

The following statement assigns the character value L'SYMBOL to the SETC symbol ELENGTH.


Variable symbols may be concatenated with other characters in the operand field of a SETC instruction according to the general rules for concatenating variable symbols with other characters (see Section 7) -

If \(\varepsilon A L P H A\) has been assigned the character value AEX4, either of the following statements may be used to assign the character value AB\$4RST to the variable symbol EGAMMA.


Two ampersands must be used to represent an ampersand that is not part of a variable symbcl. Both ampersands become part of the character value assigned to the SETC symbol. They are not replaced by a single ampersand.

The following statement assigns the character value HALFEE to the SETC symbol EAND.


In this example,

'EEBETA' \((2,5)\) produces ERETA which is considered a character string, not a variable symbol.

\section*{SUBSTRING NOTATION}

The character value assigned to a SETC symbol may be a substring character value. Substring character values permit the
programmer to assign part of a character value to a SETC symbol.

If the programmer wants to assign part of a character value to a SETC symbcl, he must indicate to the assembler in the operand of a SETC instruction: (1) the character value itself, and (2) the part of the character value he wants to assign tc the SETC symbol. The concatenation of (1) and (2) in the operand of a SETC instruction is called a substring notation. The character value that is assigned to the SETC symbol in the name entry is called a substring character value.

Substring notation consists of a character expression, immediately followed by two arithmetic expressions that are secarated from each other by a comma and are enclosed in parentheses. These parentheses count when determining the number of levels of parentheses. The two arithmetic expressions may be any expression that is allowed in the operand of a SETA instruction. They may not be zero.

The first expression indicates the first character (in the character expression) that is to be assigned to the SETC symbol in the name entry. The second expression indicates the number of consecutive characters in the character expression (starting with the character indicated by the first expression) that are to be assigned to the SETC symbol. If a substring specifies more characters than are in the character string, only the number of available characters will be supplied. If the first expression specifies a larger number than the number of characters in the character expression, a null string will be the result.

The maximum size character expression the substring character value can be chosen from is 127 characters.

The following are valid substring notations:
'GALPHA' \((2,5)\)
'AB\% 4' ( 6 AREA \(+2,1\) )
- GALPHA'.'RSI' \((6, \varepsilon A)\)
'ABC EGAMMA' (EA , EAREA +2 )
The following are invalid substring notations:
' EEETA' (4,6)
(blanks between character value and
arithmetic expressions)
'L' 'SYMBOL' (142-EXYZ)
(only one arithmetic expression)
'AEK 4 \&ALPHA' (8 EFIELL*2)
(arithmetic expressions not separated by a comma)
'BETA'4, 6
(arithmetic expressions not enclosed in farentheses)
' \(\operatorname{EALPHA}(2,4)(1,1)\)
(double substring notation is not fermitted)

CONCATENATING SUBSTRING_NOTATIONS_AND CHARACTER EXPRESSIONS: Substring notations may be concatenateu with character expressions in the operand of a SEIC instruction. If a substring notation follows a character expression, the two may be concatenated by placing a period between the terminating apostrophe of the character expression and the opening apostrophe of the substring notation.

Fcr example, if EAIFHA has been assigned the character value AE\% 4, and EEFTA has been assigned the character value AECLFF, then the following statement assigns EGAMMA the character value AB\% 4 ECD .


If a substring notation precedes a character expression or another substring nctation, the two may be concatenated ky writing the opening apostrophe of the second item immediately after the closing parenthesis of the substring notation.

The programmer may optionally place a period ketween the closing parenthesis of a substring notation and the opening apostrophe of the next item in the oferand.

If EALPHA has been assigned the character value AE\% 4, and EAEC has been assigned the character value 5RS, either of the fcllowing statements may be used to assign eWORD the character value AB\%45RS.


If a SETC symbol is used in the operand of a SETA instruction, the character value assigned to the SEIC symbol must be one to eight decimal digits.

If a SETA symbol is used in the operand cf a SETC statement, the arithmetic value is converted to an unsigned integer with leading zeros removed. If the value is zero, it is converted to a single zero.

\section*{Using_SETC_Symbols}

The character value assigned to a SETC symbol is substituted for the SETC symbol when it is used in the name, operation, or operand of a statement.

For example, consider the following macro definition, macro instruction, and generated statements.


Statement 1 assigns the character value FIELI to the SETC symbol EPREFIX. In statements 2 and 3, EPREFIX is replaced by FIELL.

The following example shows how the value assigned to a SETC symbol may be changed in a macro definition.


Statement 1 assigns the character value FIELE to the SETC symbol EPREFIX. Therefore, EPREFIX is replaced by FIELD in statement 2. Statement 3 assigns the
character value AREA to EFREFIX. Therefore, EPREFIX is replaced by AREA, instead of FIEID, in statement 4.

The following example illustrates the use cf a substring notation as the operand field of a SETC instruction.


Statement 1 assigns the substring character value FIEID (the first five characters corresponding to symbolic parameter ETC) to the SETC symbol EPRFFIX. Therefore, FIELL replaces gPREFIX in statement 2.

\section*{SETB-Set Binary}

The SETE instruction may be used tc assign the binary value 0 or 1 to a SETB symbol. The form of this instruction is:
\begin{tabular}{|c|c|c|}
\hline | Name & |Oper & Cperand \\
\hline | A setb & |SETB & (A 0 or a 1, (0) or (1) \\
\hline |symbol & & for a logical ex- \\
\hline & & |pression enclosed in \\
\hline & & |parentheses \\
\hline
\end{tabular}

The operand may contain a 0 cr a 1 cr a logical expression enclosed in parentheses (No explicit binary zeros or ones are allowed in parentheses other than in the form (0) or (1).) A logical expression is evaluated to determine if it is true or false; the SETB symbol in the name entry is then assigned the binary value 1 or 0 corresponding to true or false. respectively.

Note: The parentheses enclosing a logical expression do not count towards the parenthesis level limit.

A logical expression consists of one term or a logical comkination of terms. The terms that may ke used alone or in combination with each other are arithmetic relations, character relations, and SETB symbols. The logical operators used to combine the terms of an expression are AND, OR, and NOT.

A iogical expression may not contain two terms in succession. A logical expression may contain two oferators in succession only if the first operator is either AND cr OR and the second operator is NOT. A logical expression may kegin with the operator NOT. It may not kegin with the operatcrs AND or OR.

An arithmetic relation consists of two arithmetic expressions connected ky a relational operator. A character relation consists of two character strings connected by a relational operator. The relaticnal cperators are \(E Q\) (equal), \(N E\) (not equal), LT (less than), GT (greater than), LE (less than or equal), and GE (greater than or equal).

Any expression that may be used in the operand of a SETA instruction, may be used as an arithmetic expression in the cperand of a SETB instruction. Anything that may be used in the operand of a SETC instruction, may be used as a character string in the operand of a SETB instruction. This includes sukstring and type attribute notations. The maximum size of the character values that can be compared is 127 characters. If the two character values are of unequal length, then the shorter one will always compare less than the longer one, regardless of the characters fresent.

The relational and logical operators must be immediately preceded and fcllowed by at least one blank or other sfecial character. Each relation may or may not ke enclosed in parentheses. If a relation is not enclosed in parentheses, it must be separated from the logical operators by at least one blank or other special character.

The following are valid operand fields of SETB instructions:

1
(EAREA+2 GT 29)
('ABX4' EQ 'EALPHA')
(T'EABC NE TEXYZ)
(T' EP12 EQ 'F')
(EAREA+2 GT 29 OR EE)
(NOT EE ANL EAREA+X'2[' GT 29)
(' \(\left.\varepsilon C^{\prime} E Q^{\prime} M E^{\prime}\right)\)
The following are invalid operand fields of SETE instructions:

EE (nct enclosed in parentheses)
(T'EP12 EQ 'F' EB)
(two terms in succession)
('AB\% \(4^{\prime}\) EQ 'AIFHA' NCT EE)
(the NCT operator must be preceded ky ANE or OR)
(AND T'EF12 EC 'F')
(expression begins with ANL)

\section*{Evaluation of Logical Expressions}

The fcllowing procedure is used to evaluate a logical expression in the operand field cf a SETB instruction:
1. Each term (i.e., arithmetic relation, character relation, or SETE symbol) is evaluated and given its logical value (true or false).
2. The logical operations are performed moving from left to right. However, NOTs are performed before ANDs, and ANDs are performed before CFs.
3. The computed result is the value assigned to the SETE symbol in the name field.

The logical expression in the operand of a SETB instruction may contain one or more sequences of logically combined terms that are enclosed in parentheses. A sequence of parenthesized terms may appear within ancther parenthesized sequence.

The following are examples of SETE instruction operands that contain parenthesized sequences of terms.

\section*{(NOT (EB AND EAREA+X'2L' GI 29))} ( \(\mathcal{B}\) AND (T'EF12 EQ'F'CR ER)

The parenthesized portion or fortions of a lcgical expression are evaluated before the rest of the terms in the expression are evaluated. If a sequence of parenthesized terms appears within another parenthesized sequence, the innermost sequence is evaluated first.

Lcgical expressions may have cnly five levels of parentheses. Subscripting, substring notation, and logical expression nesting count when determining the level of parentheses. The parentheses surrounding the SETB operand do not count. A counter is raintained for each statement and is increased by one for each occurrence of a variable symbol and an operation entry. The maximum value this counter may attain is 35. See Appendix \(H\).

\section*{Using SETE Symbols}

The logical value assigned to a SETB symbol is used for the SETB symbol appearing in the cperand of an AIF instruction or another SETB instruction.

\begin{abstract}
If a SETB symbol is used in the operand of a SEIA instruction, or in arithmetic relations in the operands of AIF and SETE instructions, the binary values 1 (true) and 0 (false) are converted to the arithmetic values +1 and +0 , respectively.
\end{abstract}

If a SETB symbol is used in the operand of a SETC instruction, in character relations in the operands of AIF and SETB instructions, or in any other statement, the binary values 1 (true) and 0 (false). are converted to the character values 1 and 0 , respectively.

The following example illustrates these rules. It is assumed that \(L\) 'ETO EQ 4 is true, and \(S^{\prime} E T O\) EQ 0 is false.


Because the operand of statement 1 is true, EB1 is assigned the binary value 1. Therefore, the arithmetic value +1 is substituted for \(6 E 1\) in statement 3. Eecause the operand of statement 2 is false, \(\varepsilon_{B 2}\) is assigned the binary value 0 . Therefore, the character value 0 is substituted for \(\varepsilon\) E2 in statement 4.

\section*{AF-Conditional Branch}

The AIF instruction is used to alter conditionally the sequence in which source program statements are processed by the assembler. The typical form of this instruction is:
\begin{tabular}{|c|c|c|}
\hline Name & Oper & Cperand \\
\hline | Sequence & AIF & A logical expression \\
\hline |symbol & & |enclosed in paren- \\
\hline for not & & |theses, immediately \\
\hline |used & & |followed by a \\
\hline & & |sequence symbcl \\
\hline
\end{tabular}

Any logical expression that may be used in the operand of a SETE instruction may ke used in the operand of an AIF instruction. However, the forms

\section*{AIF ( 0 ), sequence symbcl and AIF (1), sequence symbol}
are invalid. The sequence symbol in the cperand must immediately follow the closing parenthesis of the logical expression. AIF operand entries must not contain explicit zercs or ones.

Note: The parentheses enclosing the logical expression do not count toward the level limit.

The logical expression in the operand is evaluated to determine if it is true or false. If the expression is true, the statement named by the sequence symbol in the operiand is the next statement processed by the assembler; however, sequence checking is not affected. If the expression is false, the next sequential statement is processed by the assembler.

The statement named by the sequence symbol may precede or follow the AIF instruction.

If an AIF instruction is in a macro definition, then the sequence symbol in the operand must appear in the name entry of a statement in the definition. If an \(A I F\) instruction appears outside macro definitions, then the sequence symbol in the operand must appear in the name entry of a statement outside macro definitions.

The following are valid operands of AIF instructions:
```

(EAREA+X'2L' GT 29) .READER
(T'EP12 EQ 'F').THERE

```

The following are invalid operands of AIF instructions:
(T'EAEC NE T'EXYZ) (no sequence symbol) - X4F2 (no logical expression)
(T' \&ABC NE T' \(\delta X Y Z\) ) - X4F2 (blanks between logical expression and sequence symbol)

The following macro definition may be used to generate the statements needed to move a fullword fixed-point number from one storage area to another. The statements will be generated only if the type attribute of both storage areas is the letter F.


The logical expression in the operand of statement 1 has the value true if the type attributes of the two macro instruction operands are not equal. If the type attributes are equal, the expression has the logical value false.

Therefore, if the type attributes are not equal, statement 4 (the statement named by the sequence symbol .END) is the next statement processed by the assembler. If the type attributes are equal, statement 2 (the next sequential statement) is processed.

The logical expression in the operand of statement 2 has the value true if the type attribute of the first macro instruction operand is not the letter \(F\). If the type attribute is the letter \(F\), the expression has the logical value false.

Therefore, if the type attrikute is not the letter \(F\), statement 4 (the statement named by the sequence symbol .END) is the next statement processed by the assembler. If the type attribute is the letter \(F\). statement 3 (the next sequential statement) is processed.

\section*{AGO-Unconditional Branch}

The AGO instruction is used to unconditionally alter the sequence in which source program statements are processed by the assembler. The typical form of this instruction is:


The statement named by the seguence symbcl in the operand is the next statement processed by the assembler.

The statement named by the sequence symbol may precede or follow the AGO instruction.

If an AGC instruction is part of a macro definition, then the sequence symbol in the operand must appear in the name entry of a statement that is in that definition. If an AGO instruction appears outside macro definitions, then the sequence symbol in the operand must appear in the name entry of a statement outside macro definitions.

The following example illustrates the use of the AGO instruction.
\begin{tabular}{|c|c|c|}
\hline Name & \multicolumn{2}{|l|}{1Operation Operand} \\
\hline & [MACRO & \\
\hline |ENAME & |MOVE & 18T, 8 F \\
\hline 11 & |AIF & | (T'ET EC 'F').FIRST \\
\hline 21 & | AGO & 1.END \\
\hline 3|.FIRST & |AIF & | (T'ET NE T'EF) .END \\
\hline |6name & |ST & 12,SAVEAREA \\
\hline & |L & [2,8F \\
\hline I & | ST & 12,8T \\
\hline & |L & 12,SAVEAREA \\
\hline 4 1. ENE & |MEND & \\
\hline
\end{tabular}

Statement 1 is used to determine if the type attribute of the first macrc instruction operand is the letter \(F\). If the type attribute is the letter \(F\), statement 3 is the next statement processed by the assembler. If the type attribute is not the letter \(F\), statement 2 is the next statement processed by the assembler.

Statement 2 is used to indicate to the assembler that the next statement to be processed is statement 4 (the statement named by sequence symbol. .END).

\section*{ACTR-Conditional Assembly Loop Counter}

The ACIR instruction is used to limit the number of AGO and AIF branches executed within a macro definition or within the main source program.

A separate ACTR statement may be used in each macro definition and in the main program. These counters are independent.

The form of this instruction is:


This staterrent must immediately follow any global or local declarations, if any. This statement causes a counter to be set to the value in its operand. Each time an AGO cr AIF branch is executed, the counter is decremented by one. If the count is zero before decrementing, the assembler takes cne of two actions:
1. If a macro definition is being processed, the processing of it and any macros above it in a nest is terminated, and the next statement in the main portion of the program is processed.
2. If the main portion of the program is being processed, conditional assembly is terminated, and the portion of the program generated so far is assembled.

If an ACTR statement is not given, the assumed value of the counter is 150 for the I assembler and 4096 for the \(F\) assembler.

\section*{ANOP-Assembly No-Operation}

The ANOP instruction facilitates conditional and unconditional branching to statements named ky symbols or variable symbols.

The typical form of this instruction is:


If the programmer wants to use an AIF or AGO instruction to kranch to another statement, he must place a sequence symbol in the name entry of the statement to which he wants to branch. However, if the programmer has already entered a symbol or variable symbol in the name entry of that statement, he cannot place a sequence symbol in the name entry. Instead, the programmer must place an ANOP instruction
before the statement and then branch to the ANOP instruction. This has the same effect as branching to the staterent immediately after the ANCF instruction.

The following example illustrates the use of the ANOP instruction.
\begin{tabular}{|c|c|c|}
\hline | Name & | Cperati & Cperand \\
\hline & [MACRO & \\
\hline | Ename & |MOVE & ET, ¢F \\
\hline , & | ICIC & |ETYPE \\
\hline 11 & [AIF & ( (T'ET E¢ 'F').FTYFE \\
\hline \(2 \mid E T Y P E\) & |SETC & \(\|^{\prime} \mathrm{E}\) ' \\
\hline 3|.FTYPE & | ANOP & \\
\hline 4|ENAME & SIEIYPE & 12,SAVEAREA \\
\hline 1 & |LETYPE & [2, 6 F \\
\hline 1 & |STETYPE & 12, ST \\
\hline 1 & |LETYPE & 12,SAVEAREA \\
\hline & |MEND & \\
\hline
\end{tabular}

Statement 1 is used to determine if the type attribute of the first macro instruction operand is the letter F. If the type attribute is not the letter \(F\), statement 2 is the next statement processed by the assembler. If the type attribute is the letter \(F\), statement 4 should be frccessed next. However, since there is a variable symbol (ENANE) in the name field of statement 4, the required sequence symbcl. (.FTYFE) cannot be placed in the name field. Therefore, an ANOF instruction (statement 3) must be placed before statement 4.

Then, if the type attribute of the first operand is the letter \(F\), the next statement prccessed by the assembler is the statement nared by sequence symbol. .FTYFF. The value of ETYPE retains its initial null character value because the SETC instruction is not processed. Since . FTYPE names an ANOP instruction, the next statement processed by the assembler is statement 4, the statement following the ANOP instruction.

\section*{Conditional Assembly Elements}

The following chart summarizes the elements that can be used in each conditional assembly instruction. Each row in this chart indicates which elements can be used in a single conditional assembly instruction. Each column is used to indicate the conditional assembly instructions in which a particular element can be used.

The intersection of a column and a row indicates whether an element can be used in an instruction, and if so, in what fields
of the instruction the element can be used. For example, the intersection of the first row and the first column of the chart
indicates that symbolic parameters can ke used in the operand field of SEIA instructions.


\title{
Section 10. Additional Features
}

The additional features of the assembler language allow the programmer to:
1. Terminate processing of a macro definition.
2. Generate error messages.
3. Define global SET symbols.
4. Define subscripted SET symbols.
5. Use system variable symbols.
6. Prepare keyword and mixed-mode macro definiticns and write keyword and mixed-mode macro instructions.

\section*{MEXIT-Macro Definition Exit}

The MEXIT instruction is used to indicate to the assembler that it should terminate frocessing of a macro definition. The typical form of this instruction is:


The MEXIT instruction may only be used in a macro definition.

If the assembler processes an MEXIT instruction that is in a macro definition corresponding to an outer macro instruction, the next statement processed by the assembler is the next statement outside macro definitions.

If the assembler processes an MEXIT instruction that is in a macro definition corresponding to a second or third level macro instruction, the next statement processed by the assembler is the next statement after the second or third level macro instruction in the macro definition, respectively.

MEXIT should not be confused with MENC. MEND indicates the end of a macro definition. MENL must ke the last statement of every macro definition, including those that contain one or more MEXIT instructions.

The following example illustrates the use of the NEXIT instruction.
\begin{tabular}{|c|c|c|}
\hline | Name & \multicolumn{2}{|l|}{Operation|Operand} \\
\hline & |MACRO & \\
\hline | ENAME & |MOVE & |ET, EF \\
\hline 11 & |AIF & ( (T' ET E¢ ' \(\mathrm{F}^{\prime}\) ). OR \\
\hline 21 & |MEXIT & \\
\hline 310K & | ANOP & \\
\hline ENAME & |ST & 12,SAVEAREA \\
\hline & |L & 12, EF \\
\hline I & 1ST & 12,ET \\
\hline 1 & |L & 12.SAVEAREA \\
\hline 1 & |MEND. & \\
\hline
\end{tabular}

Statement 1 is used to determine if the type attribute of the first macrc
instruction operand is the letter \(F\). If the type attribute is the letter \(F\), the assembler processes the remainder of the macro definition starting with statement 3. If the type attribute is not the letter \(F\). the next statement processed by the assembler is statement 2. Statement 2 indicates to the assembler that it is to terminate processing of the macrc definition.

\section*{MNOTE Statement}

The NNOTE instruction may be used to generate a message and to indicate what errcr severity code, if any, is to be associated with the message. The severity code is for the programmer's information only and is not used by the DOS assembler or control program. The typical form of this instruction is:


The cperand entry of the MNOTE assembler instruction may be written in one of the fcllowing forms:
```

1. severity code, 'message'
2. 'message'
```

\section*{3. 'message"}

For 2 and 3 above, the severity code is assumed to be one.

The MNOTE instruction may only be used in a macro definition. Variable symbols may be used to generate the MNOTE mnemonic oferation code, the severity code indicator, and the message.

The resulting severity code indicator may be a decimal integer 0 to 255, blank, or an asterisk. The integers indicate the severity of the error. \((0\) is the least severe; 255 is the most severe). If the severity code indicator is blank or omitted, 1 is assumed. If the severity code is an asterisk, the MNOTE is not considered an error message. Messages can be generated with substitution using variable symbols.

The MNOTE statement appears in the listing with a statement number at the point where it was generated. It afpears even if PRINT NOGEN is specified. If the severity code indicator was an integer or a blank, this statement number is placed in a list of statement numbers of MNOTE and other error statements near the end of the assembly listing. If the severity code is an asterisk, the statement number is not placed in this list.

Since the message portion of the MNOTE operand is enclosed in apostrophes, two apostrophes must be used to represent a single apostrophe. Any variable symbols used in the message operand are replaced by values assigned to them. Iwo ampersands must be used to represent a single ampersand that is not part of a variable symbol.

The following example illustrates the use of the MNOTE instruction.


Statement 1 is used to determine if the type attributes of both macro instruction operands are the same. If they are, statement 2 is the next statement processed by the assembler. If they are not, statement 5 is the next statement processed by the assembler. Statement 5 causes an error message--8,TYFE NCT SAME--to be printed in the source program listing.

Statement 2 is used to determine if the type attribute of the first macro instruction operand is the letter \(F\). If the type attribute is the letter \(F\). statement 3 is the next statement processed by the assembler. If the attribute is not the letter \(F\), statement 6 is the next statement processed by the assembler. Statement 6 causes an error message-- 8 ,TYPE NOI F--to be printed in the source program listing. Statement 4 is an MNOTE which is nct treated as an error message.

\section*{Global and Local Variable Symbols}

The following are local variable symbcls:
1. Symbolic parameters.
2. Local SET symbols.
3. System variable symbols.

Global SET symbols are the only glotal variable symbols.

The GBLA, GBLB, and GBLC instructions define global SET symbols, just as the LCLA, LCLB, and LCLC instructions define the SET symbols described in Section 9. Hereinafter, SET symbols defined by LCLA, LCLB, and LCLC instructions will be called lccal SET symbols.

Global SET symbols may communicate values between statements in one or more nacro definitions and statements outside macro definitions. However, local SET symbols communicate values between statements in the same macro definition, or between statements outside macro definitions.

If a local SET symbol is defined in two or more macro definitions, or in a macro definition and outside macro definitions. the SET symbol is considered to te a different SET symbol in each case. However, a global SET symbol is the same SET symbol each place it is defined.

A SET symbol must be defined as a glotal SET symbol in each macro definition in which it is to be used as a global SET symbol. A SET symbol must be defined as a global SET symbol outside macro definitions, if it is to be used as a
global SET symbol outside macro definitions.

If the same SET symbol is defined as a global SET symbol in one or more places, and as a local SET symbol elsewhere, it is considered the same symbol wherever it is defined as a global SET symbol, and a different symbol wherever it is defined as a local SET symbol.

DEFINING LOCAL AND GLOBAL SET SYMBOLS

Local SET symbols are defined when they appear in the operand entry of an LCLA, LCLB, or LCIC instruction. These instructions are discussed in section 9 under "Lefining SET Symbols."

Global SET symbols are defined when they appear in the operand entry of a GBLA, GBLB, or GBIC instruction. The typical forms of these instructions are:


The GBIA, GBLB, and GBIC instructions define glcbal SETA, SETB, and SETC symbols, respectively, and assign the same initial values as the corresponding types of local SET symbcls. However, a global SET symbol is assigned an initial value by only the first GBLA, GBLB, or GBIC instruction processed in which the symbol appears. Subsequent GBLA, GBIB, or GBIC instructions processed by the assembler do not affect the value assigned to the SET symbol.

The programmer should not define any global SET symbols whose first four characters are ESYS.

If a GELA, GBLE, or GBLC instruction is part of a macro definition, it must immediately follow the prototype statement, or another GELA, GBLE, or GBLC instruction. GELA, GBLE, and GELC instructions cutside macro definitions must appear after all macro definitions in the source program, before all conditional assembly instructions and PUNCH and REPRO statements outside macro definitions, and kefore the first control section of the program.

All GBLA, GBLB, and GBLC instructicns in a racro definition must appear before all LCIA, ICLE, and ICIC instructions in that macre definition. All GBLA, GBLB, and GBIC instructions outside macro definitions must appear before all LCLA, LCLB, and ICIC instructions outside macro lefinitions.

USING GLOEAL AND LOCAL SET SYMBOIS

The following examples illustrate the use cf global and local SET symbols. Each example consists of two parts. The first cart is an assembler language source program. The second part shows the statements that would be generated by the assembler after it processed the statements in the source program.

Examele 1: This example illustrates how the same SFT symbol can be used to communicate (1) values between statements in the same macro definitions, and (2) different values between statements outside macro definitions.


EA is defined as a local SETA symbol in a macro definition (statement 1) and cutside macro definitions (statement 4). छA is used twice within macro definition (statements 2 and 3) and twice cutside macro definitions (statements 5 and 6).

Since \(\varepsilon\) A is a local SETA symbcl in the macro definition and outside macro definitions, it is one SETA symbol in the macro definition, and another SETA symbol cutside macro definitions. Therefore. statement 3 (which is in the macro definition) does not affect the value used for \&A in statements 5 and 6 (which are cutside macro definitions).

Example 2: This example illustrates how a SET symbol can be used to communicate values between statements that are part cf a macrc definition and statements outside macro definitions.

€A is defined as a global SETA symbol in a macrc definition (statement 1) and outside macro definitions (statement 4). EA is used twice within the racre definition (statements 2 and 3) and twice outside macro definitions (staterents 5 and 6) .

Since EA is a global SETA symbol in the macrc definition and outside macro definitions, it is the same SETA symbol in both cases. Therefore, statement 3 (which is in the macro definition) affects the value used for \&A in statements 5 and 6 (which are cutside macro definitions).

Example 3: This example illustrates how the same SET symbcl can be used to communicate: (1) values between statements in one macro definition, and (2) different values between statements in a different macrc definition.

EA is defined as a local SETA symbol in two different macro definitions (statements 1 and 4). EA is used twice within each racrc definition (statements 2, 3, 5, and 6)

Since \&A is a local SETA symbol in each macre definition, it is one SETA symbol in one macro definition, and another SEIA symbcl in the cther macro definition. Therefore, statement 3 (which is in one macro definition) does not affect the value used for \(\varepsilon A\) in statement 5 (which is in the cther macro definition). Similarly,
statement 6 does not affect the value used for \(\varepsilon A\) in statement 2.


Example 4: This example illustrates how a SET symbol can te used to communicate values between statements that are part of two different macro definitions.


EA is defined as a glotal SETA symbcl in two different macro definiticns (statements 1 and 4). EA is used twice within each macro definition (statements 2, 3, 5, and 6).

Since \(6 A\) is a glokal SETA symbol in each macro definition, it is the same SETA symbol in each macro definition. Therefore, statement 3 (which is in cne macro definition) affects the value used for \(6 A\) in statement 5 (which is in the cther macro definition). Similarly, statement 6 affects the value used for \&A in statement 2.

Example 5: This example illustrates how the same SET symbol can be used tc cormunicate: (1) values between statements in two different macro definitions, and (2) different values ketween statements cutside macrc definitions.
\begin{tabular}{|c|c|c|}
\hline | Narre & \multicolumn{2}{|l|}{Operation| Operand} \\
\hline 1 & MACRO & 1 \\
\hline | ENAME & I LOADA & | \\
\hline \(1 \mid\) & [GBIA & | \& A \\
\hline 2 | ENAME & | LR & 1 15, EA \\
\hline \(3 \mid \varepsilon A\) & |SETA & | \(\varepsilon\) A + 1 \\
\hline & | MEND & | \\
\hline I & & I \\
\hline I & M MACRO & 1 \\
\hline & IIOADB & \\
\hline 41 & |GBLA & EA \\
\hline 51 & | IR & 15.6A \\
\hline \(6 \mid\) EA & |SETA & \(1 \varepsilon A+1\) \\
\hline & | MEND & \\
\hline 71 & ILCLA & EA \\
\hline |FIRST & ILOADA & \\
\hline & ILOADB & \\
\hline 81 & LR & 15, EA \\
\hline 1 & IIOADA & \\
\hline 1 & LOADB & \\
\hline \multirow[t]{2}{*}{91} & IR & 15, EA \\
\hline & | END & FIRST \\
\hline FIRST & | LR & 15,0 \\
\hline & | IR & [15,1 \\
\hline | & IR & 15,0 \\
\hline & IR & 15,2 \\
\hline | & | IR & 15,3 \\
\hline 1 & 1 LR & 15,0 \\
\hline & [END & FIRST \\
\hline
\end{tabular}

EA is defined as a glokal SETA symbol in two different macro definitions (statements 1 and 4), but it is defined as a lccal SETA symbol outside macro definitions (statement 7) . GA is used twice within each macro definition and twice outside macro definitions (statements 2, 3, 5, 6, 8, and 9).

Since EA is a glokal SETA symbcl in each macrc definition, it is the same SETA symbcl in each macro definition. However, since \&A is a local SETA symbol outside macro definitions, it is a different SETA symbcl cutside macro definitions.

Therefore, statement 3 (which is in one macro definition) affects the value used for \(E_{A}\) in statement 5 (which is in the cther macro definition), but it does not affect the value used for \(\varepsilon A\) in statements 8 and 9 (which are outside macro definitions). Similarly, statement 6 affects the value used for \(\& A\) in statement 2 , but it does not affect the value used for 8 A in statements 8 and 9.

\section*{SURSCRIPTED SET SYMBOLS}

Eoth global and local SET symbols may be defined as subscripted SET symbols. The local SET symbols defined in Secticn 9 were all nonsubscripted SET symbols.

Subscripted SET symbols provide the programmer with a convenient way to use one SEI symbol plus a subscript to refer to many arithmetic, binary, or character values.

A subscripted SET symbol consists of a SET symbol immediately followed ky a subscript that is enclosed in parentheses. The subscript may be any arithmetic expression that is allowed in the operand of a SETA statement in the range of 1 to the specified dimension.

Cnly five levels of parentheses are permitted in a SETA or SETE operand.

The following are valid subscripted SET symbols.

EREADER (17)
EA23456(ES4)
E4F2 (25+EA2)
The following are invalid subscripted SET symbols.
\begin{tabular}{lll} 
EX4F2 & (no subscript) \\
\((25)\) & (no SET symbol) \\
EX4F2 & (25) & (subscript does not \\
& & \begin{tabular}{l} 
immediately follow \\
\\
\end{tabular} \\
& SET symbol)
\end{tabular}

Defining Subscripted SET_Symbols. If the programer wants to use a subscripted SET symbcl, he must write in a GBLA, GBLB, GBLC, LCLA, ICIB, or ICLC instruction, a SET symbol immediately followed by an unsigned decimal integer enclosed in farentheses. The decimal integer, called a
dimension, indicates the numker cf SET variables associated with the SET symbol. Every variable asscciated with a SET symbol is assigned an initial value that is the same as the initial value assigned to the corresponding type of nonsubscrifted SET symbcl.

If a subscripted SET symbol is defined as global, the same dimension must ke used with the SET symbcl each time it is defined as global.

The maximum dimension that can be used with a SETA, SETE, or SETC symbol is 255.

A subscrifted SET symbol may be used only if the declaration was subscripted. A ncnsubscrifted SET symbol may ke used only if the declaration had no subscript.

The following statements define the global SET symbols ESEOX, EWROX, and EPSW, and the local SET symbol ETSW. ESEOX has 50 arithmetic variakles associated with it. EWEOX has 20 character variakles, EPSW and ETSW each have 230 kinary variables.


Using Subscripted SET Symbols. After the programmer has associated a number of SET variables with a SFT symbol, he may assign values to each of the variables and use them in other statements.

If the statements in the previous example were part of a macro definition, (and \(£ A\) was defined as a SETA symbcl in the same definition), the following staterrents could be part of the same macro definition.


Statement 1 assigns the arithretic value 5 to the nonsutscripted SEIA symbcl EA. Statements 2 and 3 then assign the binary value 0 to sukscripted SETB symbcls EPSW(5) and ETSW (9), respectively. Statements 4 and 5 generate statements that add the value assigned to ESBOX (45) to general register 2 , and compare the value assigned
tc \(6 W R O X\) (17) to the value stored at AREA, respectively.

\section*{System Variable Symbols}

System variakle symtols are lccal variable symbcls that are assigned values automatically cy the assembler. There are fcur system variable symbols: ESYSNLX, छSYSECT, ESYSIIST, and ESYSPARM. System variable symbols may be used in the name, cperation and operand entries of statements in macro definitions, but not in staterents cutside macro definitions with the exception of ESYSFARN. They may not ke defined as symbolic parameters cr SET symbcls, nor may they be assigned values by SETA, SFTB, and SETC instructions.

\section*{ESYSNLX--MACRO INSTRUCTION INDEX}

The system variable symbol ESYSNLX may te ccrbined with other characters to create unique names for statements generated from the same model statement.

ESYSNDX is assigned the four-digit number 0001 for the first macro instruction processed by the assembler, and it is incremented by one for each subsequent inner and outer macro instruction processed.

If 6 SYSNLX is used in a model statement, SETC or MNCTE instruction, or a character relation in a SETE or AIF instruction, the value substituted for ESYSNLX is the fcur-digit number of the macro instruction being processed, including leading zercs.

If ESYSNDX appears in arithmetic expressions (e.g., in the operand of a SFTA instruction) , the value used for gSYSNLX is an arithmetic value.

Throughout one_use of a macro definition, the value of ESYSNDX may be considered a constant, independent of any inner macro instruction in that definition.

The example in the next column illustrates these rules. It is assumed that the first macro instruction processed. OUIER1, is the 106th macro instruction processed ky the assembler.

Statement 7 is the 106 th macrc instruction processed. Therefore, ESYSNLX is assigned the number 0106 for that macro instruction. The number 0106 is substituted for ESYSNLX when it is used in statements 4 and 6. Statement 4 is used to
assign the character value 0106 to the SETC symbol ENLXNUM. Statement 6 is used to create the unique name E 0106.


Statement 5 is the 107 th macro instruction processed. Therefore, \(\varepsilon\) SYSNDX is assigned the number 0107 for that macro instruction. The number 0107 is substituted for ESYSNLX when it is used in statements 1 and 3. The number 0106 is substituted for the glokal SETC symbol ENLXNUM in statement 2.

Statement 8 is the 108 th macro instruction processed. Therefore, each occurrence of \(\delta S Y S N L X\) is replaced by the number 0108. For example, statement 6 is used to create the unique name \(\mathrm{E0108}\).

When statement 5 is used to process the 108 th macro instruction, statement 5 becomes the 109th macro instruction processed. Therefore, each occurrence of ESYSNDX is replaced by the number 0109. For example, statement 1 is used to create the unique name A0109.

\section*{ESYSECT--CURRENT CCNIRCI SECTION}

The system variable symbol ESYSFCT may ke used to represent the name of the control section in which a macro instruction appears. For each inner and outer macro instruction processed by the assembler, ESYSECT is assigned a value that is the name of the control section in which the macro instruction appears.

When ESYSECT is used in a macro definition, the value substituted for ESYSECT is the name of the last CSFCT, DSECT, or STARI statement that occurs before the macro instruction. If no named CSECT, DSECT, or START statements occur before a macro instruction, ESYSECT is assigned a null character value for that macro instruction.

CSECT or DSECT statements processed in a macro definition affect the value of ESYSECT for any subsequent inner macro instructions in that definition, and for any other outer and inner macro instructions.

Throughout the use of a macro definition, the value of ESYSECT may te considered a constant, independent of any CSECT or DSECT statements or inner macro instructions in that definition. ESYSECT will take on the name of the last CSECT, DSECT, or START statement regardless of whether or not that statement is correct.

The next example illustrates these rules.

Statement 8 is the last CSECT, LSECT, or STARI statement processed before statement 9 is processed. Therefore, ESYSECT is assigned the value NAINFRCG for macro instruction OUTER1 in statement 9. MAINPROG is substituted for ESYSECT when it appears in statement 6.

Statement 3 is the last CSECT, [SECT, or STARI statement processed before statement 4 is processed. Therefore, ESYSECT is assigned the value CSCUT 1 for macro instruction INNER in statement 4. CSOUT 1 is substituted for ESYSECT when it appears in statement 2.

Statement 1 is used to generate a CSECT statement for statement 4. This is the last CSECT, DSECT, or START statement that appears before statement 5. Therefore, ESYSECT is assigned the value INP for macro instruction INNER in statement 5. INA is substituted for ESYSECT when it appears in statement 2.


Statement 1 is used to generate a CSECT statement for statement 5. This is the last CSECT, DSECT, or SIART statement that appears before statement 10. Therefore, ESYSECT is assigned the value INB for macro instruction OUTER2 in statement 10. INE is substituted for ESYSECT when it appears in statement 7.

ESYSLIST--ACCESSING POSITIONAL OPERANDS IN A MACRO INSTRUCTION

The system variable symkol gSYSLIST provides the programmer with an alternative to symbolic parameters for referring to positional macro instruction operands.

ESYSLIST may be coded, along with all other variable symbols (including symbolic parameters), in the model statements of any macro definition. (In the Tape Operating System (TOS), ESYSLIST cannot be used in macrc definitions having any keyword symbolic parameters). When used to access a macro instruction operand, ESYSLIST is written with one or two sutscripts:
1. ESYSLIST (m) will access the pcsitional macro instruction operand
corresponding to the positional operand subscript \(m\). The programmer, therefore, does not have to define a positional parameter in the macro definition prototype statement. This allows him to access a different number of positional macro instruction operands in different calls to the same macro. The positional operand subscript \(m\) can be a self-defining term or an absolute expression, but its value must be a positive, whole number within the range of the number of operands permitted in a macro instruction.

Note: A null string will be generated in flace of \(\varepsilon\) ESYSLIST ( \(m\) ) if:
a. \(m=0\)
b. \(m\) is greater than the number of positional operands in the macro instruction.
c. m accesses a specifically omitted operand.

The model statement containing ESYSIIST (m) will be flagged in error if:
a. m is negative.
b. \(m\) is greater than 100 (for the \([\) Assembler) -
\(m\) is greater than 200 (for the \(F\) Assembler).
2. ESYSLIST (m,n) accesses elements of positional operand sublists in macro instructions. The positional operand subscript \(m\) fulfills the same function as above, and is subjected to the same restrictions. The positional operand sublist subscript \(n\) refers to the sublist element of the positional cperand in a macro instruction corresponding to m. Again fositional parameters need not have been previously defined in the macro definition prototype statement.

Note: A null string will be generated in place of \(\varepsilon\) SYSIIST \((\mathrm{m}, \mathrm{n}), \mathrm{m}>0\) and otherwise within its allowable range, if:
a. \(\mathrm{n}=0\)
b. \(n\) is greater than the number of elements in the positional operand sublist in the macro instruction.
c. \(n\) accesses a specifically omitted operand sublist element.

The type, length, scaling, integer, and count attributes of \(\varepsilon S Y S L I S T S(m)\) and ESYSLIST ( \(\mathrm{m}, \mathrm{n}\) ) and the number attributes of ESYSLIST (m) and ESYSLIST may be used in conditional assembly instructions. Attributes are discussed in Section 9 under "Attributes."

N'ESYSLIST refers to the total number of positional operands in the macro
instruction statement. When none have been called, N'ESYSLIST has the value 0 . If, however, some positional operands in the macro instruction are specifically omitted (by means of commas), N'छSYSLIST will include the omitted operands in its count (see MAC2 and MAC3 in the examples below). A sublist is considered to be one operand (see MAC3 below) :


N'ESYSLIST (m) refers to the total number of elements in the macro instruction operand sublist corresponding to the positional operand subscript \(m\). If the mth operand is omitted, N'ESYSLIST (m) is 0; if the mth operand is not a sublist, \(N^{\prime} E S Y S L I S T(m)\) is 1.

In the MAC3 macro instruction above:
```

N'ESYSLIST (4) is 3
N'ESYSLIST (5) is 0
N'ESYSLIST (2) is 0
N'ESYSLIST (1) is 1

```

ESYSPARM - System Parameter for Conditional Assembly
(COS Assembler D, 14K variant, only)
The system parameter ESYSPARM allows the programmer to control conditional assembly flow and source code generation through the use of a parameter specified in a job control statement. Thus, the programmer can modify the output of an assembly without changing the source code itself. This can be convenient if an installation keeps sections of source code on tape or in a source statement library (SYSSLB).

The system parameter behaves like a global SETC symbol except that its value can be set only through the OPTION job control statement. It cannot be modified during assembly. ESYSPARM can be coded inside as well as outside macro definitions. ESYSPARM can be used only if SPARM=YES was specified in the STDJC macro when the system was generated.

A value to the system parameter is assigned with a keyword parameter in the OPTION job control card:
```

// OPTION ...,SYSPARM='string',...

```

The system parameter will get the value of the string within the quotes, which must be a character string, \(0-8\) bytes long. It may consist of any combination of EBCDIC characters. A single quote in the string must be represented by two on the OPTION card. If no ESYSFARN value is specified, the value of the system parameter will te a null string.

\section*{Keyword Macro Definitions and Instructions}

Keyword macro definitions provide the programmer with an alternate way of preparing macro definitions.

A keyword macro definition enables a programmer to reduce the number of operands in each macro instruction that corresponds to the definition, and to write the operands in any order.

The macro instructions that correspond to the macro definitions described in Section 7 (hereinafter called positional macro instructions and positional macro definitions, respectively) require the operands to be written in the same order as the corresponding symbolic parameters in the operand entry of the prototype statement.

In a keyword macro definition, the programmer can assign values to any symbolic parameters that appear in the operand of the prototype statement. The value assigned to a symbolic parameter is substituted for the symbolic parameter, if the programmer does not write anything in the operand of the macro instruction to correspond to the symbolic parameter.

When a keyword macro instruction is written, the programmer need only write one operand for each symbolic parameter whose value he wants to change.

Keyword macro definitions are prepared the same way as positional macro
definitions, except that the prototype statement is written differently, and ESYSLIST may not be used in the definition. The rules for preparing positional macro definitions are in Section 7.


\section*{KEYWORD MACRO INSTRUCTION}

After a programmer has prepared a keyword macro definition he may use it by writing a keyword macro instruction.

The typical form of a keyword macro instruction is:
\begin{tabular}{|c|c|c|}
\hline Name & | Cperation & Operand \\
\hline |A symbol, & |Mnemonic & |zero to 100 operands \\
\hline |sequence & |operation| & | (200 for F Assembler) | \\
\hline |symbol & l code & lof the form descrited \\
\hline lor not & & |below, separated ky \\
\hline |used & & |commas \\
\hline
\end{tabular}

Each operand consists of a keyword immediately followed by an equal sign and an optional value. Nested keywords are not permitted. Anything that may be used as an operand in a positional macro instruction may be used as a value in a keywcrd macro instruction. The rules for forming valid positional macro instruction operands are detailed in Section 8.

A keyword consists of one through seven letters and digits, the first of which must be a letter.

The keyword part of each keyword macro instruction operand must correspond to one of the symbolic parameters that appears in the operand of the keyword prototype statement. A keyword corresponds to a symbolic parameter if the characters of the keyword are identical to the characters of the symbolic parameter that follow the ampersand.

The following are valid keyword macro instruction operands.

LOOP 2=SYMBOL
S4==F'4096'
TO=
The following are invalid keyword macro instruction operands.
\begin{tabular}{ll} 
EX4F2 \(=0(2,3)\) & \begin{tabular}{c} 
(keyword does not kegin \\
with a letter) \\
(keyword is more than
\end{tabular} \\
\(=(T C(8),(F R C M))\) & \begin{tabular}{l} 
seven characters) \\
(no keyword)
\end{tabular}
\end{tabular}

The operands in a keyword macro instruction may be written in any crder. If an cperand appeared in a keyword prototype statement, a corresponding operand does nct have to appear in the keyword macro instruction. If an operand is onitted, the comma that would have separated it from the next operand need not be written.

The following rules are used to replace the symbolic parameters in the statements of a keyword macro definition.
1. If a symbolic parameter appears in the name entry of the prototype statement, and the name entry of the macro instruction contains a symbol, the symbolic parameter is replaced by the symbol. If the name entry of the macro instruction is unused or contains a sequence symbol, the symbolic parameter is replaced by a null character value.
2. If a symbolic parameter appears in the operand of the prototype statement, and the macro instruction contains a keyword that corresponds to the symbolic parameter, the value assigned to the keyword replaces the symbclic parameter.
3. If a symbolic parameter was assigned a value by a prototype statement, and the macro instruction does not contain a keyword that corresponds to the symbolic parameter, the standard value assigned to the symbolic parameter replaces the symbolic parameter. Otherwise, the symbolic parameter is replaced by a null character value.

Note: If a symbolic parameter value is a self-defining term the type attribute assigned to the value is the letter \(N\). If a symbolic parameter value is omitted the type attribute assigned to the value is the letter 0. All other values are assigned the type attribute \(U\).

The following keyword macro definition, keyword macro instruction, and generated statements illustrate these rules.

Statement 1 assigns the values 2 and \(S\) to the symbolic parameters \(\varepsilon R\) and \(\varepsilon A\), respectively. Statement 6 assigns the values FA, FE, and THERE to the keywcrds \(I\), \(F_{\text {, }}\) and \(A\), respectively. The symbol HERE is used in the name entry of statement 6.

Since a symbolic parameter (EN) appears in the name entry of the prototype statement (statement 1), and the corresponding characters (HERE) of the macro instruction (statement 6) are a
symbcl, \(\varepsilon N\) is replaced by HERE in statement 2.


Since ET appears in the operand of statement 1, and statement 6 contains the keywird (I) that corresponds to \(\varepsilon I\), the value assigned to \(T\) (FA) replaces \(\delta T\) in statement 4. Similarly, FE and THERE replace EF and EA in statement 3 and in statements 2 and 5, respectively. Note that the value assigned to \(\varepsilon A\) in statement 6 is used instead of the value assigned to \(\varepsilon A\) in statement 1.

Since \(\varepsilon\) R appears in the operand of statement 1, and statement 6 does not contain a corresponding keyword, the value assigned to \(\varepsilon \mathrm{R}\) (2), replaces \(\varepsilon \mathrm{R}\) in statements 2, 3, 4, and 5.

Ocerand Sublists. The value assigned to a keyword and the value assigned to a symbolic parameter may be an operand sublist. Anything that may be used as an operand sublist in a positional macro instruction may be used as a value in a keyword macro instruction and as a value in a keyword prototype statement. The rules for forming valid operand sublists are detailed in Section 8 under "Operand Sublists."

Keyword Inner Nacro Instructions. Keyword and positional inner macro instructions may be used as model statements in either keyword or positional macro definitions.

\section*{Mixed-Mode Macro Definitions and Instructions}

Mixed-mode macro definitions allcw the programmer to use the features of keyword and positional macro definitions in the same macro definition.

Mixed-mode macro definitions are prepared the same way as positional macrc definitions, except that the prototype statement is written differently. (In TOS SYSLIST may not be used in the definition.) The rules for preparing positional racro definitions are in Section 7.

\section*{MIXEL-MOLE PROTOTYPE}

The typical form of this statement is:
\begin{tabular}{|c|c|c|}
\hline | Name & Operation & Operand \\
\hline A symbclic & A symbol & | Two to 100 (200 \\
\hline |parameter & & (for F assembler) \\
\hline lor not used & & loperands of the \\
\hline & & |form described \\
\hline & & |below, separated \\
\hline & & lby commas \\
\hline
\end{tabular}

The operands must be valid operands of positional and keyword prototype statements. All the positional operands must precede the first keyword operand. The rules for forming positional operands are discussed in Section 7 under "Macro Instruction Prototype." The rules for forming keyword operands are discussed under "Keyword Prctotype."

The fcllowing sample mixed-mode protctype statement contains three pcsitional cperands and two keyword cperands.


\section*{MIXEL-MOLE MACRO INSTRUCTION}

The typical form of a mixed-mode macro instruction is:


The operand consists of twc parts. The first part corresconds to the positional prototype operands. This part cf the oferand is written in the same way that the operand entry of a positicnal macro instruction is written. The rules for writing positional macro instructions are in Section 8.

The second part of the operand corresponds to the keyword prototype operands. This part of the operand is written in the same way that the operand entry of a keyword macro instruction is written. The rules for writing keyword macro instructions are described under "Keyword Macro Instruction="

The following mixed-mode macro definition, mixed-mode macro instruction, and generated statements illustrate these facilities.


The prototype statement (statement 1) contains three positional operands (ETY,GP, and \(\varepsilon R\) ) and two keyword operands (Eto and EF). In the macro instruction (statement 2) the positional operands are written in the same order as the positional operands in the prototype statement (the second cperand is omitted). The keyword operands are written in an order that is different from the order of keyword operands in the prototype statement.

Mixed-mode inner macro instructions may be used as model statements in mixed-mode. keyword, and positional macro definitions. Keyword and positional inner macro instructions may be used as model statements in mixed-mode macro definitions.

\section*{Conditional Assembly Compatibility}

Macro definitions prepared for use with the other IBM System/360 Operating System assemblers having macro language facilities may be used with the DOS/TOS assembler provided that all SET symbols are declared
in an appropriate LCLA, LCLB, LCLC, GBLA, GBLB, or GBLC statement. The AIFB and AGOB instructions are processed by the DOS/TOS assembler the same way that the AIF and AGO instructions are processed. AIFB and AGOB instructions cause the count set up by the ACTR instruction to be decremented exactly like the AGO and AIF instructions.

\section*{Appendix A. Extended Binary Coded Decimal Interchange Code (EBCDIC)}

The following charts and the associated key show the bit configurations of the 256 possible codes (characters) of the Extended BCD Interchange Code. To write a given character in binary, locate the character on the chart. The top row of coordinates equates to bit positions 0 and 1, the second row to bit positions 2 and 3 , and the left row of coordinates equates to bit positions 4, 5, 6 and 7.

\section*{Examples:}

\section*{Character A equals:}
top row--11 (bit positions 0, 1)
2nd row--00 (bit positions 2, 3)
left row--0001 (bit positions 4, 5, 6 and 7)

Therefore, character \(A\) is shown as:
11000001
Character \$ equals:
top row--01 (bit positions 0, 1)
2nd row-01 (bit positions 2,.3)
left row--1011 (bit positions 4, 5, 6 and 7)

Therefore, character \$ is shown as:

01011011

The coordinates on the bottom of the chart are the three zone punches required to reproduce the character in a punched card; the coordinates on the right side represent the numeric punches.

\section*{Examples:}

Character. \(A=\) bottom row- -12 punch right row- -1 punch

Therefore, character A is shown by a 12 and a 1 punch in the same card column.

Character \(\$=\) bottom row- 11 punch right row--8 and 3 punches

Therefore, character \(\$\) is shown by 11, 8 , and 3 punches in the same card column.

There are fifteen exceptions to the punching equated to bit positions. These exceptions are shown in the chart by circled numbers 1 through 15, and the substituted punching is shown below the chart under "Exceptions."

\begin{tabular}{llll} 
(1) \(12-0-9-8-1\) & (5) \(N 0\) Punches & (9) \(12-0\) & (13) \(0-1\) \\
(2) \(12-11-9-8-1\) & (6) 12 & (10) \(11-0\) & (14) \(11-0-9-1\) \\
(3) \(11-0-9-8-1\) & (7) 11 & (11) \(0-8-2\) & (15) \(12-11\) \\
(4) \(12-11-0-9-8-1\) & (8) \(12-11-0\) & (12) 0 &
\end{tabular}

Figure 15. Extended Binary Coded Decimal Interchange Code (Part 1 of 2)

\section*{Control Characters}
\begin{tabular}{llllll} 
PF & Punch Off & BS & Backspace & FN & Funch On \\
HT & Horizcntal Tab & IL & Idle & RS & Reader Stop \\
LC & Lower Case & BY & Bypass & UC & Upper Case \\
DL & Delete & LF & Line Feed & ET & End of Transmission \\
RE & Restore & EB & End of Block & SN & Set Mode \\
NL & New Line & PR & Prefix & SF & Space \\
DS & Digit Select & SOS & Start of Significance & FS & Field Separator
\end{tabular}

Special Graphic_Characters


Figure 15. Extended Einary Coded Decimal Interchange Code (Fart 2 of 2)

\section*{Appendix B. Hexadecimal-Decimal Number Conversion Table}

The table in this appendix provides for direct conversion of decimal and hexadecimal numbers in these ranges:


Decimal numbers (0000-4095) are given within the 5-part table. The first two characters (high-order) of hexadecimal numbers (000-FFF) are given in the lefthand column of the table; the third character (x) is arranged across the top of each part of the table.

To find the decimal equivalent of the hexadecimal number 0C9, look for 0C in the left column, and across that row under the column for \(\mathrm{x}=9\). The decimal number is 0201 .

To convert from decimal to hexadecimal, look up the decimal number within the table and read the hexadecimal number by a combination of the hex characters in the left column, and the value for \(x\) at the top of the column containing the decimal number.

For example, the decimal number 123 has the hexadecimal equivalent of 07 B ; the decimal number 1478 has the hexadecimal equivalent of 5C6.

For numbers outside the range of the table, add the following values to the table
\begin{tabular}{|c|r|} 
Hexadecimal & Decimal \\
\hline 1000 & 4096 \\
2000 & 8192 \\
3000 & 12288 \\
4000 & 16384 \\
5000 & 20480 \\
6000 & 24576 \\
7000 & 28672 \\
8000 & 32768 \\
9000 & 36864 \\
A000 & 40960 \\
\(B 000\) & 45056 \\
\(C 000\) & 49152 \\
\(D 000\) & 53348 \\
E000 & 57344 \\
\(F 000\) & 61440 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \(x=0\) & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & \(\Sigma\) & \(F\) \\
\hline 00x & 0000 & 0001 & 0002 & 0003 & 0004 & 0005 & 0006 & 0007 & 0008 & 0009 & 0010 & 0011 & 0012 & 0013 & 0014 & 0015 \\
\hline 01x & 0016 & 0017 & 0018 & 0019 & 0020 & 0021 & 0022 & 0023 & 0024 & 0025 & 0026 & 0027 & 0028 & 0029 & 0030 & 0031 \\
\hline 02x & 0032 & 0033 & 0034 & 0035 & 0036 & 0037 & 0038 & 0039 & 0040 & 0041 & 0042 & 0043 & 0044 & 0045 & 0046 & 0047 \\
\hline 03x & 0048 & 0049 & 0050 & 0051 & 0052 & 0053 & 0054 & 0055 & 0056 & 0057 & 0058 & 0059 & 0060 & 0061 & 0062 & 0063 \\
\hline 04 x & 0064 & 0065 & 0066 & 0067 & 0068 & 0069 & 0070 & 0071 & 0072 & 0073 & 0074 & 0075 & 0076 & 0077 & 0078 & 0079 \\
\hline 05x & 0080 & 0081 & 0082 & 0083 & 0084 & 0085 & 0086 & 0087 & 0088 & 0089 & 0090 & 0091 & 0092 & 0093 & 0094 & 0095 \\
\hline 06x & 0096 & 0097 & 0098 & 0099 & 0100 & 0101 & 0102 & 0103 & 0104 & 0105 & 0106 & 0107 & 0108 & 0109 & 0110 & 0111 \\
\hline 07x & 0112 & 0113 & 0114 & 0115 & 0116 & 0117 & 0118 & 0119 & 0120 & 0121 & 0122 & 0123 & 0124 & 0125 & 0126 & 0127 \\
\hline 08x & 0128 & 0129 & 0130 & 0131 & 0132 & 0133 & 0134 & 0135 & 0136 & 0137 & 0138 & 0139 & 0140 & 0141 & 0142 & 0143 \\
\hline 09x & 0144 & 0145 & 0146 & 0147 & 0148 & 0149 & 0150 & 0151 & 0152 & 0153 & 0154 & 0155 & 0156 & 0157 & 0158 & 0159 \\
\hline 0Ax & 0160 & 0161 & 0162 & 0163 & 0164 & 0165 & 0166 & 0167 & 0168 & 0169 & 0170 & 0171 & 0172 & 0173 & 0174 & 0175 \\
\hline 08x & 0176 & 0177 & 0178 & 0179 & 0180 & 0181 & 0182 & 0183 & 0184 & 0185 & 0186 & 0187 & 0188 & 0189 & 0190 & 0191 \\
\hline 0 Cx & 0192 & 0193 & 0194 & 0195 & 0196 & 0197 & 0198 & 0199 & 0200 & 0201 & 0202 & 0203 & 0204 & 0205 & 0206 & 0207 \\
\hline 0Dx & 0208 & 0209 & 0210 & 0211 & 0212 & 0213 & 0214 & 0215 & 0216 & 0217 & 0218 & 0219 & 0220 & 0221 & 0222 & 0223 \\
\hline OEx & 0224 & 0225 & 0226 & 0227 & 0228 & 0229 & 0230 & 0231 & 0232 & 0233 & 0234 & 0235 & 0236 & 0237 & 0238 & 0239 \\
\hline OFX & 0240 & 0241 & 0242 & 0243 & 0244 & 0245 & 0246 & 0247 & 0248 & 0249 & 0250 & 0251 & 0252 & 0253 & 0254 & 0255 \\
\hline 10\% & 0256 & 0257 & 0256 & 0257 & 0260 & 0261 & 0262 & 0263 & 0264 & 0265 & 0266 & 0267 & 02б́ó & 0265 & 0270 & 6271 \\
\hline 11x & 0272 & 0273 & 0274 & 0275 & 0276 & 0277 & 0278 & 0279 & 0280 & 0281 & 0282 & 0283 & 0284 & 0285 & 0286 & 0287 \\
\hline 12x & 0288 & 0289 & 0290 & 0291 & 0292 & 0293 & 0294 & 0295 & 0296 & 0297 & 0298 & 0299 & 0300 & 0301 & 0302 & 0303 \\
\hline 13x & 0304 & 0305 & 0306 & 0307 & 0308 & 0309 & 0310 & 0311 & 0512 & 0313 & 0314 & 0315 & 0316 & 0317 & 0318 & 0319 \\
\hline 14x & 0320 & 0321 & 0322 & 0323 & 0324 & 0325 & 0326 & 0327 & 0328 & 0329 & 0330 & 0331 & 0332 & 0333 & 0334 & 0335 \\
\hline 15x & 0336 & 0337 & 0338 & 0339 & 0340 & 0341 & 0342 & 0343 & 0344 & 0345 & 0346 & 0347 & 0348 & 0349 & 0350 & 0351 \\
\hline 16x & 0352 & 0353 & 0354 & 0355 & 0356 & 0357 & 0358 & 0359 & 0360 & 0361 & 0362 & 0363 & 0364 & 0365 & 0366 & 0367 \\
\hline 17x & 0368 & 0369 & 0370 & 0371 & 0372 & 0373 & 0374 & 0375 & 0376 & 0377 & 0378 & 0379 & 0380 & 0381 & 0382 & 0383 \\
\hline 18x & 0384 & 0385 & 0386 & 0387 & 0388 & 0389 & 0390 & 0391 & 0392 & 0393 & 0394 & 0395 & 0396 & 0397 & 0398 & 0399 \\
\hline 19x & 0400 & 0401 & 0402 & 0403 & 0404 & 0405 & 0406 & 0407 & 0408 & 0409 & 0410 & 0411 & 0412 & 0413 & 0414 & 0415 \\
\hline 1Ax & 0416 & 0417 & 0418 & 0419 & 0420 & 0421 & 0422 & 0423 & 0424 & 0425 & 0426 & 0427 & 0428 & 0429 & 0430 & 0431 \\
\hline 1 Bx & 0432 & 0433 & 0434 & 0435 & 0436 & 0437 & 0438 & 0439 & 0440 & 0441 & 0442 & 0443 & 0444 & 0445 & 0446 & 0447 \\
\hline 1Cx & 0448 & 0449 & 0450 & 0451 & 0452 & 0453 & 0454 & 0455 & 0456 & 0457 & 0458 & 0459 & 0460 & 0461 & 0462 & 0463 \\
\hline 10x & 0464 & 0465 & 0466 & 0467 & 0468 & 0469 & 0470 & 0471 & 2472 & 0473 & 0474 & 0475 & 0476 & 0477 & 0478 & 0479 \\
\hline 1Ex & 0480 & 0481 & 0482 & 0483 & 0484 & 0485 & 0486 & 0487 & 0488 & 0489 & 0490 & 0491 & 0492 & 0493 & 0494 & 0495 \\
\hline 1Fx & 0496 & 0497 & 0498 & 0499 & 0500 & 0501 & 0502 & 0503 & 0504 & 0505 & 0506 & 0507 & 0508 & 0509 & 0510 & 0511 \\
\hline 20x & 0512 & 0513 & 0514 & 0515 & 0516 & 0517 & 0518 & 0519 & 0520 & 0521 & 0522 & 0523 & 0524 & 0525 & 0526 & 0527 \\
\hline 21x & 0528 & 0529 & 0530 & 0531 & 0532 & 0533 & 0534 & 0535 & 0536 & 0537 & 0538 & 0539 & 0540 & 0541 & 0542 & 0543 \\
\hline 22x & 0544 & 0545 & 0546 & 0547 & 0548 & 0549 & 0550 & 0551 & 0552 & 0553 & 0554 & 0555 & 0556 & 0557 & 0558 & 0559 \\
\hline 23x & 0560 & 0561 & 0562 & 0563 & 0564 & 0565 & 0566 & 0567 & 0568 & 0569 & 0570 & 0571 & 0572 & 0573 & 0574 & 0575 \\
\hline \(24 x\) & 0576 & 0577 & 0578 & 0579 & 0580 & 0581 & 0582 & 0583 & 0584 & 0585 & 0586 & 0587 & 0588 & 0589 & 0590 & 0591 \\
\hline 25x & 0592 & 0593 & 0594 & 0595 & 0596 & 0597 & 0598 & 0599 & 0600 & 0601 & 0602 & 0603 & 0604 & 0605 & 0606 & 0607 \\
\hline 26x & 0608 & 0609 & 0610 & 0611 & 0612 & 0613 & 0614 & 0615 & 0616 & 0617 & 0618 & 0619 & 0620 & 0621 & 0622 & 0623 \\
\hline 27x & 0624 & 0625 & 0626 & 0627 & 0628 & 0629 & 0630 & 0631 & 0632 & 0633 & 0634 & 0635 & 0636 & 0637 & 0638 & 0639 \\
\hline 28x & 0640 & 0641 & 0642 & 0643 & 0644 & 0645 & 0646 & 0647 & 0648 & 0649 & 0650 & 0651 & 0652 & 0653 & 0654 & 0655 \\
\hline 29x & 0656 & 0657 & 0658 & 0659 & 0660 & 0661 & 0662 & 0663 & 0664 & 0665 & 0666 & 0667 & 0668 & 0669 & 0670 & 0671 \\
\hline 2Ax & 0672 & 0673 & 0674 & 0675 & 0676 & 0677 & 0678 & 0679 & 0680 & 0681 & 0682 & 0683 & 0684 & 0685 & 0686 & 0687 \\
\hline 2Bx & 0688 & 0689 & 0690 & 0691 & 0692 & 0693 & 0694 & 0695 & 0696 & 0697 & 0698 & 0699 & 0700 & 0701 & 0702 & 0703 \\
\hline 2Cx & 0704 & 0705 & 0706 & 0707 & 0708 & 0709 & 0710 & 0711 & 0712 & 0713 & 0714 & 0715 & 0716 & 0717 & 0718 & 0719 \\
\hline 2Dx & 0720 & 0721 & 0722 & 0723 & 0724 & 0725 & 0726 & 0727 & 0728 & 0729 & 0730 & 0731 & 0732 & 0733 & 0734 & 0735 \\
\hline 2Ex & 0736 & 0737 & 0738 & 0739 & 0740 & 0741 & 0742 & 0743 & 0744 & 0745 & 0746 & 0747 & 0748 & 0749 & 0750 & 0751 \\
\hline 2 Fx & 0752 & 0753 & 0754 & 0755 & 0756 & 0757 & 0758 & 0759 & 0760 & 0761 & 0762 & 0763 & 0764 & 0765 & 0766 & 0767 \\
\hline 30x & 0768 & 0769 & 0770 & 0771 & 0772 & 0773 & 0774 & 0775 & 0776 & 0777 & 0778 & 0779 & 0780 & 0781 & 0782 & 0783 \\
\hline 312 & 0784 & 0785 & 0786 & 0787 & 0788 & 0789 & 0790 & 0791 & 0792 & 0793 & 0794 & 0795 & 0796 & 0797 & 0798 & 0793 \\
\hline 32x & 0800 & 0801 & 0802 & 0803 & 0804 & 0805 & 0806 & 0807 & 0808 & 0809 & 0810 & 0811 & 0812 & 0813 & 0814 & 0815 \\
\hline 33x & 0816 & 0817 & 0818 & 0819 & 0820 & 0821 & 0822 & 0823 & 0824 & 0825 & 0826 & 0827 & 0828 & 0829 & 0830 & 0831 \\
\hline 34x & 0832 & 0833 & 0834 & 0835 & 0836 & 0837 & 0838 & 0839 & 0840 & 0841 & 0842 & 0843 & 0844 & 0845 & 0846 & 0847 \\
\hline 35x & 0848 & 0849 & 0850 & 0851 & 0852 & 0853 & 0854 & 0855 & 0856 & 0857 & 0858 & 0859 & 0860 & 0861 & 0862 & 0863 \\
\hline 36x & 0864 & 0865 & 0866 & 0867 & 0868 & 0869 & 0870 & 0871 & 0872 & 0873 & 0874 & 0875 & 0876 & 0877 & 0878 & 0879 \\
\hline \(37 x\) & 0880 & 0881 & 0882 & 0883 & 0884 & 0885 & 0886 & 0887 & 0888 & 0889 & 0890 & 0891 & 0892 & 0893 & 0894 & 0895 \\
\hline 38x & 0896 & 0897 & 0898 & 0899 & 0900 & 0901 & 0902 & 0903 & 0904 & 0905 & 0906 & 0907 & 0908 & 0909 & 0910 & 0911 \\
\hline 39x & 0912 & 0913 & 0914 & 0915 & 0916 & 0917 & 0918 & 0919 & 0920 & 0921 & 0922 & 0923 & 0924 & 0925 & 0926 & 0927 \\
\hline 3Ax & 0928 & 0929 & 0930 & 0931 & 0932 & 0933 & 0934 & 0935 & 0936 & 0937 & 0938 & 0939 & 0940 & 0941 & 0942 & 0943 \\
\hline 3Bx & 0944 & 0945 & 0946 & 0947 & 0948 & 0949 & 0950 & 0951 & 0952 & 0953 & 0954 & 0955 & 0956 & 0957 & 0958 & 0959 \\
\hline 3 Cx & 0960 & 0961 & 0962 & 0963 & 0964 & 0965 & 0966 & 0967 & 0968 & 0969 & 0970 & 0971 & 0972 & 0973 & 0974 & 0975 \\
\hline 3Dx & 0976 & 0977 & 0978 & 0979 & 0980 & 0981 & 0982 & 0983 & 0984 & 0985 & 0986 & 0987 & 0988 & 0989 & 0990 & 0991 \\
\hline 35x & 0992 & 0993 & 0994 & 0995 & 0996 & 0997 & 0998 & 0999 & 1000 & 1001 & 1002 & 1003 & 1004 & 1005 & 1006 & 1007 \\
\hline 3Fx & 1008 & 1009 & 1010 & 1011 & 1012 & 1013 & 1014 & 1015 & 1016 & 1017 & 1018 & 1019 & 1020 & 1021 & 1022 & 1023 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \(x=0\) & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & \(F\) \\
\hline 40x & 1024 & 1025 & 1026 & 1027 & 1028 & 1029 & 1030 & 1031 & 1032 & 1033 & 1034 & 1035 & 1036 & 1037 & 1038 & 1035 \\
\hline 41 x & 1040 & 1041 & 1042 & 1043 & 1044 & 1045 & 1046 & 1047 & 1048 & 1049 & 1050 & 1051 & 1052 & 1053 & 1054 & 1055 \\
\hline 42x & 1056 & 1057 & 1058 & 1059 & 1060 & 1061 & 1062 & 1063 & 1064 & 1065 & 1066 & 1067 & 1068 & 1069 & 1070 & 1071 \\
\hline 43x & 1072 & 1073 & 1074 & 1075 & 1076 & 1077 & 1078 & 1079 & 1080 & 1081 & 1082 & 1083 & 1084 & 1085 & 1086 & 1087 \\
\hline 44x & 1088 & 1089 & 1090 & 1091 & 1092 & 1093 & 1094 & 1095 & 1096 & 1097 & 1098 & 1099 & 1100 & 1101 & 1102 & 1103 \\
\hline 45x & 1104 & 1105 & 1106 & 1107 & 1108 & 1109 & 1110 & 1111 & 1112 & 1113 & 1114 & 1115 & 1116 & 1117 & 1118 & 1119 \\
\hline 46x & 1120 & 1121 & 1122 & 1123 & 1124 & 1125 & 1126 & 1127 & 1128 & 1129 & 1130 & 1131 & 1132 & 1133 & 1134 & 1135 \\
\hline 47 x & 1136 & 1137 & 1138 & 1139 & 1140 & 1141 & 1142 & 1143 & 1144 & 1145 & 1146 & 1147 & 1148 & 1149 & 1150 & 1151 \\
\hline 48x & 1152 & 1153 & 1154 & 1155 & 1156 & 1157 & 1158 & 1159 & 1160 & 1161 & 1162 & 1163 & 1164 & 1165 & 1166 & 1167 \\
\hline 49x & 1168 & 1169 & 1170 & 1171 & 1172 & 1173 & 1174 & 1175 & 1176 & 1177 & 1178 & 1179 & 1180 & 1181 & 1182 & 1183 \\
\hline 4Ax & 1184 & 1185 & 1186 & 1187 & 1188 & 1189 & 1190 & 1191 & 1192 & 1193 & 1194 & 1195 & 1196 & 1197 & 1198 & 1199 \\
\hline 4Bx & 1200 & 1201 & 1202 & 1203 & 1204 & 1205 & 1206 & 1207 & 1208 & 1209 & 1210 & 1211 & 1212 & 1213 & 1214 & 1215 \\
\hline 4 Cx & 1216 & 1217 & 1218 & 1219 & 1220 & 1221 & 1222 & 1223 & 1224 & 1225 & 1226 & 1227 & 1228 & 1229 & 1230 & 1231 \\
\hline 4Dx & 1232 & 1233 & 1234 & 1235 & 1236 & 1237 & 1238 & 1239 & 1240 & 1241 & 1242 & 1243 & 1244 & 1245 & 1246 & 1247 \\
\hline 4Ex & 1248 & 1249 & 1250 & 1251 & 1252 & 1253 & 1254 & 1255 & 1256 & 1257 & 1258 & 1259 & 1260 & 1261 & 1262 & 1263 \\
\hline 4FX & 1264 & 1265 & 1266 & 1267 & 1268 & 1269 & 1270 & 1271 & 1272 & 1273 & 1274 & 1275 & 1276 & 1277 & 1278 & 1279 \\
\hline 50x & 1280 & 1281 & 1282 & 1283 & 1284 & 1285 & 1286 & 1287 & 1288 & 1289 & 1290 & 1291 & 1292 & 1293 & 1294 & 1295 \\
\hline 51x & 1296 & 1297 & 1298 & 1299 & 1300 & 1301 & 1302 & 1303 & 1304 & 1305 & 1306 & 1307 & 1308 & 1309 & 1310 & 1311 \\
\hline 52x & 1312 & 1313 & 1314 & 1315 & 1316 & 1317 & 1318 & 1319 & 1320 & 1321 & 1322 & 1323 & 1324 & 1325 & 1326 & 1327 \\
\hline 53x & 1328 & 1329 & 1330 & 1331 & 1332 & 1333 & 1334 & 1335 & 1336 & 1337 & 1338 & 1339 & 1340 & 1341 & 1342 & 1343 \\
\hline 54x & 1344 & 1345 & 1346 & 1347 & 1348 & 1349 & 1350 & 1351 & 1352 & 1353 & 1354 & 1355 & 1356 & 1357 & 1358 & 1359 \\
\hline 55x & 1360 & 1361 & 1362 & 1363 & 1364 & 1365 & 1366 & 1367 & 1368 & 1369 & 1370 & 1371 & 1372 & 1373 & 1374 & 1375 \\
\hline 56x & 1376 & 1377 & 1378 & 1379 & 1380 & 1381 & 1382 & 1383 & 1384 & 1385 & 1386 & 1387 & 1388 & 1389 & 1390 & 1391 \\
\hline 57x & 1392 & 1393 & 1394 & 1395 & 1396 & 1397 & 1398 & 1399 & 1400 & 1401 & 1402 & 1403 & 1404 & 1405 & 1406 & 1407 \\
\hline 58x & 1408 & 1409 & 1410 & 1411 & 1412 & 1413 & 1414 & 1415 & 1416 & 1417 & 1418 & 1419 & 1420 & 1421 & 1422 & 1423 \\
\hline 59x & 1424 & 1425 & 1426 & 1427 & 1428 & 1429 & 1430 & 1431 & 1432 & 1433 & 1434 & 1435 & 1436 & 1437 & 1438 & 1439 \\
\hline 5Ax & 1440 & 1441 & 1442 & 1443 & 1444 & 1445 & 1446 & 1447 & 1448 & 1449 & 1450 & 1451 & 1452 & 1453 & 1454 & 1455 \\
\hline 5Bx & 1456 & 1457 & 1458 & 1459 & 1460 & 1461 & 1462 & 1463 & 1464 & 1465 & 1466 & 1467 & 1468 & 1469 & 1470 & 1471 \\
\hline 5Cx & 1472 & 1473 & 1474 & 1475 & 1476 & 1477 & 1478 & 1479 & 1480 & 1481 & 1482 & 1483 & 1484 & 1485 & 1486 & 1487 \\
\hline SDx & 1488 & 1489 & 1490 & 1491 & 1492 & 1493 & 1494 & 1495 & 1496 & 1497 & 1498 & 1499 & 1500 & 1501 & 1502 & 1503 \\
\hline 5Ex & 1504 & 1505 & 1506 & 1507 & 1508. & 1509 & 1510 & 1511 & 1512 & 1513 & 1514 & 1515 & 1516 & 1517 & 1518 & 1519 \\
\hline 5Fx & 1520 & 1521 & 1522 & 1523 & 1524 & 1525 & 1526 & 1527 & 1528 & 1529 & 1530 & 1531 & 1532 & 1533 & 1534 & 1535 \\
\hline 60x & 1536 & 1537 & 1538 & 1539 & 1540 & 1541 & 1542 & 1543 & 1544 & 1545 & 1546 & 1547 & 1548 & 1549 & 1550 & 1551 \\
\hline 61x & 1552 & 1553 & 1554 & 1555 & 1556 & 1557 & 1558 & 1559 & 1560 & 1561 & 1562 & 1563 & 1564 & 1565 & 1566 & 1567 \\
\hline 62x & 1568 & ! 569 & 1570 & 1571 & 1572 & 1573 & 1574 & 1575 & 1576 & 1577 & 1578 & 1579 & 1580 & 1581 & 1582 & 1583 \\
\hline 63x & 1584 & 1585 & 1586 & 1587 & 1588 & 1589 & 1590 & 1591 & 1592 & 1593 & 1594 & 1595 & 1596 & 1597 & 1598 & 1599 \\
\hline 64 x & 1600 & 1601 & 1602 & 1603 & 1604 & 1605 & 1606 & 1607 & 1608 & 1609 & 1610 & 1611 & 1612 & 1613 & 1614 & 1615 \\
\hline 65x & 1616 & 1617 & 1618 & 1619 & 1620 & 1621 & 1622 & 1623 & 1624 & 1625 & 1626 & 1627 & 1628 & 1629 & 1630 & 1631 \\
\hline 66x & 1632 & 1633 & 1634 & 1635 & 1636 & 1637 & 1638 & 1639 & 1640 & 1641 & 1642 & 1643 & 1644 & 1645 & 1646 & 1647 \\
\hline 67x & 1648 & 1649 & 1650 & 1651 & 1652 & 1653 & 1654 & 1655 & 1656 & 1657 & 1658 & 1659 & 1660 & 1661 & 1662 & 1663 \\
\hline 68x & 1664 & 1665 & 1666 & 1667 & 1668 & 1569 & 1670 & 1671 & 1672 & 1673 & 1674 & 1675 & 1676 & 1677 & 1678 & 1679 \\
\hline 69x & 1680 & 1681 & 1682 & 1683 & 1684 & 1685 & 1686 & 1687 & 1688 & 1689 & 1690 & 1691 & 1692 & 1693 & 1694 & 1695 \\
\hline 6Ax & 1696 & 1697 & 1698 & 1699 & 1700 & 1701 & 1702 & 1703 & 1704 & 1705 & 1706 & 1707 & 1708 & 1709 & 1710 & 1711 \\
\hline 6Bx & 1712 & 1713 & 1714 & 1715 & 1716 & 1717 & 1718 & 1719 & 1720 & 1721 & 1722 & 1723 & 1724 & 1725 & 1726 & 1727 \\
\hline 6 Cx & 1728 & 1729 & 1730 & 1731 & 1732 & 1733 & 1734 & 1735 & 1736 & 1737 & 1738 & 1739 & 1740 & 1741 & 1742 & 1743 \\
\hline 6Dx & 1744 & 1745 & 1746 & 1747 & 1748 & 1749 & 1750 & 1751 & 1752 & 1753 & 1754 & 1755 & 1756 & 1757 & 1758 & 1759 \\
\hline 6Ex & 1760 & 1761 & 1762 & 1763 & 1764 & 1765 & 1766 & 1767 & 1768 & 1769 & 1770 & 1771 & 1772 & 1773 & 1774 & 1775 \\
\hline 6Fx & 1776 & 1777 & 1778 & 1779 & 1780 & 1781 & 1782 & 1783 & 1784 & 1785 & 1786 & 1787 & 1788 & 1789 & 1790 & 1791 \\
\hline \(70 x\) & 1792 & 1793 & 1794 & 1795 & 1796 & 1797 & 1798 & 1799 & 1800 & 1801 & 1802 & 1803 & 1804 & 1805 & 1806 & 1807 \\
\hline 71x & 1808 & 1809 & 1810 & 1811 & 1812 & 1813 & 1814 & 1815 & 1816 & 1817 & 1818 & 1819 & 1820 & 1821 & 1822 & 1823 \\
\hline 72x & 1824 & 1825 & 1826 & 1827 & 1828 & 1829 & 1830 & 1831 & 1832 & 1833 & 1834 & 1835 & 1836 & 1837 & 1838 & 1839 \\
\hline 73x & 1840 & 1841 & 1842 & 1843 & 1844 & 1845 & 1846 & 1847 & 1848 & 1849 & 1850 & 1851 & 1852 & 1853 & 1854 & 1855 \\
\hline 74x & 1856 & 1857 & 1858 & 1859 & 1860 & 1861 & 1862 & 1863 & 1864 & 1865 & 1866 & 1867 & 1868 & 1869 & 1870 & 1871 \\
\hline 75x & 1872 & 1873 & 1874 & 1875 & 1876 & 1877 & 1878 & 1879 & 1880 & 1881 & 1882 & 1883 & 1884 & 1885 & 1886 & 1887 \\
\hline 76x & 1888 & 1889 & 1890 & 1891 & 1892 & 1893 & 1894 & 1895 & 1896 & 1897 & 1898 & 1899 & 1900 & 1901 & 1902 & 1903 \\
\hline 77x & 1904 & 1905 & 1906 & 1907 & 1908 & 1909 & 1910 & 1911 & 1912 & 1913 & 1914 & 1915 & 1916 & 1917 & 1918 & 1919 \\
\hline 78x & 1920 & 1921 & 1922 & 1923 & 1924 & 1925 & 1926 & 1927 & 1928 & 1929 & 1930 & 1931 & 1932 & 1933 & 1934 & 1935 \\
\hline 79x & 1936 & 1937 & 1938 & 1939 & 1940 & 1941 & 1942 & 1943 & 1944 & 1945 & 1946 & 1947 & 1948 & 1949 & 1950 & 1951 \\
\hline 7Ax & 1952 & 1953 & 1954 & 1955 & 1956 & 1957 & 1958 & 1959 & 1960 & 1961 & 1962 & 1963 & 1964 & 1965 & 1966 & 1967 \\
\hline 78x & 1968 & 1969 & 1970 & 1971 & 1972 & 1973 & 1974 & 1975 & 1976 & 1977 & 1978 & 1979 & 1980 & 1981 & 1982 & 1983 \\
\hline \(7 C x\) & 1984 & 1985 & 1986 & 1987 & 1988 & 1989 & 1990 & 1991 & 1992 & 1993 & 1994 & 1995 & 1996 & 1997 & 1998 & 1999 \\
\hline 70x & 2000 & 2001 & 2002 & 2003 & 2004 & 2005 & 2006 & 2007 & 2008 & 2009 & 2010 & 2011 & 2012 & 2013 & 2014 & 2015 \\
\hline 7Ex & 2016 & 2017 & 2018 & 2019 & 2020 & 2021 & 2022 & 2023 & 2024 & 2025 & 2026 & 2027 & 2028 & 2029 & 2030 & 2031 \\
\hline 7Fx & 2032 & 2033 & 2034 & 2035 & 2036 & 2037 & 2038 & 2039 & 2040 & 2041 & 2042 & 2043 & 2044 & 2045 & 2046 & 2047 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \(\mathbf{x}=0\) & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline \(80 x\) & 2048 & 2049 & 2050 & 2051 & 2052 & 2053 & 2054 & 2055 & 2056 & 2057 & 2058 & 2059 & 2060 & 2061 & 2062 & 2063 \\
\hline \(81 \times\) & 2064 & 2065 & 2066 & 2067 & 2068 & 2069 & 2070 & 2071 & 2072 & 2073 & 2074 & 2075 & 2076 & 2077 & 2078 & 2079 \\
\hline 82 x & 2080 & 2081 & 2082 & 2083 & 2084 & 2085 & 2086 & 2087 & 2088 & 2089 & 2090 & 2091 & 2092 & 2093 & 2094 & 2095 \\
\hline 33x & 2096 & 2097 & 2098 & 2099 & 2100 & 2101 & 2102 & 2103 & 2104 & 2105 & 2106 & 2107 & 2108 & 2109 & 2110 & 2111 \\
\hline \(84 \times\) & 2112 & 2113 & 2114 & 2115 & 2116 & 2117 & 2118 & 2119 & 2120 & 2121 & 2122 & 2123 & 2124 & 2125 & 2126 & 2127 \\
\hline \(85 \times\) & 2128 & 2129 & 2130 & 2131 & 2132 & 2133 & 2134 & 2135 & 2136 & 2137 & 2138 & 2139 & 2140 & 2141 & 2142 & 2143 \\
\hline 86 x & 2144 & 2145 & 2146 & 2147 & 2148 & 2149 & 2150 & 2151 & 2152 & 2153 & 2154 & 2155 & 2156 & 2157 & 2158 & 2159 \\
\hline 87x & 2160 & 2161 & 2162 & 2163 & 2164 & 2165 & 2166 & 2167 & 2168 & 2169 & 2170 & 2171 & 2172 & 2173 & 2174 & 2175 \\
\hline 88x & 2176 & 2177 & 2178 & 2179 & 2180 & 2181 & 2182 & 2183 & 2184 & 2185 & 2186 & 2187 & 2188 & 2189 & 21.90 & 2191 \\
\hline \(89 \times\) & 2192 & 2193 & 2194 & 2195 & 2196 & 2197 & 2198 & 2199 & 2200 & 2201 & 2202 & 2203 & 2204 & 2205 & 2206 & 2207 \\
\hline 98x & 2208 & 2209 & 2290 & 2211 & 2212 & 2213 & 2214 & 2215 & 2216 & 2217 & 2210 & 2219 & 2220 & 2221 & 2222 & 2223 \\
\hline 8Bx & 2224 & 2225 & 2226 & 2227 & 2228 & 2229 & 2230 & 2231 & 2232 & 2233 & 2234 & 2235 & 2236 & 2237 & 2238 & 2239 \\
\hline 8 Cx & 2240 & 2241 & 2242 & 2243 & 2244 & 2245 & 2246 & 2247 & 2248 & 2249 & 2250 & 2251 & 2252 & 2253 & 2254 & 2255 \\
\hline 8Dx & 2256 & 2257 & 2258 & 2259 & 2260 & 2261 & 2262 & 2263 & 2264 & 2265 & 2266 & 2267 & 2268 & 2269 & 2270 & 2271 \\
\hline 8Ex & 2272 & 2273 & 2274 & 2275 & 2276 & 2277 & 2278 & 2279 & 2280 & 2281 & 2282 & 2283 & 2284 & 2285 & 2286 & 2287 \\
\hline 8Fx & 2288 & 2289 & 2290 & 2291 & 2292 & 2293 & 2294 & 2295 & 2296 & 2297 & 2298 & 2299 & 2300 & 2301 & 2302 & 2303 \\
\hline 90 x & 2304 & 2305 & 2306 & 2307 & 2308 & 2309 & 2310 & 2311 & 2312 & 2313 & 2314 & 2315 & 2316 & 2317 & 2318 & 2319 \\
\hline 91x & 2320 & 2321 & 2322 & 2323 & 2324 & 2325 & 2326 & 2327 & 2328 & 2329 & 2330 & 2331 & 2332 & 2333 & 2334 & 2335 \\
\hline 92x & 2336 & 2337 & 2338 & 2339 & 2340 & 2341 & 2342 & 2343 & 2344 & 2345 & 2346 & 2347 & 2348 & 2349 & 2350 & 2351 \\
\hline 93x & 2352 & 2353 & 2354 & 2355 & 2356 & 2357 & 2358 & 2359 & 2360 & 2361 & 2362 & 2363 & 2364. & 2365 & 2366 & 2367 \\
\hline 94 x & 2368 & 2369 & 2370 & 2371 & 2372 & 2373 & 2374 & 2375 & 2376 & 2377 & 2378 & 2379 & 2380 & 2381 & 2382 & 2383 \\
\hline 95x & 2384 & 2385 & 2386 & 2387 & 2388 & 2389 & 2390 & 2391 & 2392 & 2393 & 2394 & 2395 & 2396 & 2397 & 2398 & 2399 \\
\hline 96x & 2400 & 2401 & 2402 & 2403 & 2404 & 2405 & 2406 & 2407 & 2408 & 2409 & 2410 & 2411 & 2412 & 2413 & 2414 & 2415 \\
\hline 97x & 2416 & 2417 & 2418 & 2419 & 2420 & 2421 & 2422 & 2423 & 2424 & 2425 & 2426 & 2427 & 2428 & 2429 & 2430 & 2431 \\
\hline 98x & 2432 & 2433 & 2434 & 2435 & 2436 & 2437 & 2438 & 2439 & 2440 & 2441 & 2442 & 2443 & 2444 & 2445 & 2446 & 2447 \\
\hline 99x & 2448 & 2449 & 2450 & 2451 & 2452 & 2453 & 2454 & 2455 & 2456 & 2457 & 2458 & 2459 & 2460 & 2461 & 2462 & 2463 \\
\hline 9Ax & 2464 & 2465 & 2466 & 2467 & 2468 & 2469 & 2470 & 2471 & 2472 & 2473 & 2474 & 2475 & 2476 & 2477 & 2478 & 2479 \\
\hline 9Bx & 2480 & 2481 & 2482 & 2483 & 2484 & 2485 & 2486 & 2487 & 2488 & 2489 & 2490 & 2491 & 2492 & 2493 & 2494 & 2495 \\
\hline 9 Cx & 2496 & 2497 & 2498 & 2499 & 2500 & 2501 & 2502 & 2503 & 2504 & 2505 & 2506 & 2507 & 2508 & 2509 & 2510 & 2511 \\
\hline 9Dx & 2512 & 2513 & 2514 & 2515 & 2516 & 2517 & 2518 & 2519 & 2520 & 2521 & 2522 & 2523 & 2524 & 2525 & 2526 & 2527 \\
\hline 9Ex & 2528 & 2529 & 2530 & 2531 & 2532 & 2533 & 2534 & 2535 & 2536 & 2537 & 2538 & 2539 & 2540 & 2541 & 2542 & 2543 \\
\hline 9Fx & 2544 & 2545 & 2546 & 2547 & 2548 & 2549 & 2550 & 2551 & 2552 & 2553 & 2554 & 2555 & 2556 & 2557 & 2558 & 2559 \\
\hline A0x & 2560 & 2561 & 2562 & 2563 & 2564 & 2565 & 2566 & 2567 & 2568 & 2569 & 2570 & 2571 & 2572 & 2573 & 2574 & 2575 \\
\hline A1x & 2576 & 2577 & 2578 & 2579 & 2580 & 2581 & 2582 & 2583 & 2584 & 2585 & 2586 & 2587 & 2588 & 2589 & 2590 & 2591 \\
\hline A2x & 2592 & 2593 & 2594 & 2595 & 2596 & 2597 & 2598 & 2599 & 2600 & 2601 & 2602 & 2603 & 2604 & 2605 & 2606 & 2607 \\
\hline A3x & 2608 & 2609 & 2610 & 2611 & 2612 & 2613 & 2614 & 2615 & 2616 & 2617 & 2618 & 2619 & 2620 & 2621 & 2622 & 2623 \\
\hline A4x & 2624 & 2625 & 2626 & 2627 & 2628 & 2629 & 2630 & 2631 & 2632 & 2633 & 2634 & 2635 & 2636 & 2637 & 2638 & 2639 \\
\hline A5x & 2640 & 2641 & 2642 & 2643 & 2644 & 2645 & 2646 & 2647 & 2648 & 2649 & 2650 & 2651 & 2652 & 2653 & 2654 & 2655 \\
\hline A6x & 2656 & 2657 & 2658 & 2659 & 2660 & 2661 & 2662 & 2663 & 2664 & 2665 & 2666 & 2667 & 2668 & 2669 & 2670 & 2671 \\
\hline A7x & 2672 & 2673 & 2674 & 2675 & 2676 & 2677 & 2678 & 2679 & 2680 & 2681 & 2682 & 2683 & 2684 & 2685 & 2686 & 2687 \\
\hline A8x & 2688 & 2689 & 2690 & 2691 & 2692 & 2693 & 2694 & 2695 & 2696 & 2697 & 2698 & 2699 & 2760 & 2701 & 2702 & 2703 \\
\hline A9x & 2704 & 2705 & 2706 & 2707 & 2708 & 2709 & 2710 & 2711 & 2712 & 2713 & 2714 & 2715 & 2716 & 2717 & 2718 & 2719 \\
\hline AAX & 2720 & 2721 & 2722 & 2723 & 2724 & 2725 & 2726 & 2727 & 2728 & 2729 & 2730 & 2731 & 2732 & 2733 & 2734 & 2735 \\
\hline ABx & 2736 & 2737 & 2738 & 2739 & 2740 & 2741 & 2742 & 2743 & 2744 & 2745 & 2746 & 2747 & 2748 & 2749 & 2750 & 2751 \\
\hline ACx & 2752 & 2753 & 2754 & 2755 & 2756 & 2757 & 2758 & 2759 & 2760 & 2761 & 2762 & 2763 & 2764 & 2765 & 2766 & 2767 \\
\hline ADx & 2768 & 2769 & 2770 & 2771 & 2772 & 2773 & 2774 & 2775 & 2776 & 2777 & 2778 & 2779 & 2780 & 2781 & 2782 & 2783 \\
\hline AEx & 2784 & 2785 & 2786 & 2787 & 2788 & 2789 & 2790 & 2791 & 2792 & 2793 & 2794 & 2795 & 2796 & 2797 & 2798 & 2799 \\
\hline AFX & 2800 & 2801 & 2802 & 2803 & 2804 & 2805 & 2806 & 2807 & 2808 & 2809 & 2810 & 2811 & 2812 & 2813 & 2814 & 2815 \\
\hline B0x & 2816 & 2817 & 2818 & 2819 & 2820 & 2821 & 2822 & 2823 & 2824 & 2825 & 2826 & 2827 & 2828 & 2829 & 2830 & 2831 \\
\hline B1x & 2832 & 2833 & 2834 & 2835 & 2836 & 2837 & 2838 & 2839 & 2840 & 2841 & 2842 & 2843 & 2844 & 2845 & 2846 & 2847 \\
\hline B2x & 2648 & 2849 & 2850 & 2851 & 2852 & 2853 & 2854 & 2855 & 2856 & 2857 & 2858 & 2859 & 2860 & 2861 & 2862 & 2863 \\
\hline B3x & 2864 & 2865 & 2866 & 2867 & 2868 & 2869 & 2870 & 2871 & 2872 & 2873 & 2874 & 2875 & 2876 & 2877 & 2878 & 2879 \\
\hline B4x & 2880 & 2881 & 2882 & 2883 & 2884 & 2885 & 2886 & 2887 & 2888 & 2889 & 2890 & 2891 & 2892 & 2893 & 2894 & 2895 \\
\hline B5x & 2896 & 2897 & 2898 & 2899 & 2900 & 2901 & 2902 & 2903 & 2904 & 2905 & 2906 & 2907 & 2908 & 2909 & 2910 & 2911 \\
\hline B6x & 2912 & 2913 & 2914 & 2915 & 2916 & 2917 & 2918 & 2919 & 2920 & 2921 & 2922 & 2923 & 2924 & 2925 & 2926 & 2927 \\
\hline B7x & 2928 & 2929 & 2930 & 2931 & 2932 & 2933 & 2934 & 2935 & 2936 & 2937 & 2938 & 2939 & 2940 & 2941 & 2942 & 2943 \\
\hline B8x & 2944 & 2945 & 2946 & 2947 & 2948 & 2949 & 2950 & 2951 & 2952 & 2953 & 2954 & 2955 & 2956 & 2957 & 2958 & 2959 \\
\hline B9x & 2960 & 2961 & 2962 & 2963 & 2964 & 2965 & 2966 & 2967 & 2968 & 2969 & 2970 & 2971 & 2972 & 2973 & 2974 & 2975 \\
\hline BAx & 2976 & 2977 & 2978 & 2979 & 2980 & 2981 & 2982 & 2983 & 2984 & 2985 & 2986 & 2987 & 2988 & 2989 & 2990 & 2991 \\
\hline BBx & 2992 & 2993 & 2994 & 2995 & 2996 & 2997 & 2998 & 2999 & 3000 & 3001 & 3002 & 3003 & 3004 & 3005 & 3006 & 3007 \\
\hline BCx & 3008 & 3009 & 3010 & 3011 & 3012 & 3013 & 3014 & 3015 & 3016 & 3017 & 3018 & 3019 & 3020 & 3021 & 3022 & 3023 \\
\hline BDx & 3024 & 3025 & 3026 & 3027 & 3028 & 3029 & 3030 & 3031 & 3032 & 3033 & 3034 & 3035 & 3036 & 3037 & 3038 & 3039 \\
\hline BEx & 3040 & 3041 & 3042 & 3043 & 3044 & 3045 & 3046 & 3047 & 3048 & 3049 & 3050 & 3051 & 3052 & 3053 & 3054 & 3055 \\
\hline BFx & 3056 & 3057 & 3058 & 3059 & 3060 & 3061 & 3062 & 3063 & 3064 & 3065 & 3066 & 3067 & 3068 & 3069 & 3070 & 3071 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \(x=0\) & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & \(F\) \\
\hline C0x & 3072 & 3073 & 3074 & 3075 & 3076 & 3077 & 3078 & 3079 & 3080 & 3081 & 3082 & 3083 & 3084 & 3003 & 3086 & 3087 \\
\hline C1x & 3088 & 3089 & 3090 & 3091 & 3092 & 3093 & 3094 & 3095 & 3096 & 3097 & 3098 & 3099 & 3100 & 3101 & 3102 & 3103 \\
\hline C2x & 3104 & 3105 & 3106 & 3107 & 3108 & 3109 & 3110 & 3111 & 3112 & 3113 & 3114 & 3115 & 3116 & 3117 & 3118 & 3119 \\
\hline C3x & 3120 & 3121 & 3122 & 3123 & 3124 & 3125 & 3126 & 3127 & 3128 & 3129 & 3130 & 3131 & 3132 & 3133 & 3134 & 3135 \\
\hline C4x & 3136 & 3137 & 3138 & 3139 & 3140 & 3141 & 3142 & 3143 & 3144 & 3145 & 3146 & 3147 & 3148 & 3149 & 3150 & 3151 \\
\hline C5x & 3152 & 3153 & 3154 & 3155 & 3156 & 3157 & 3158 & 3159 & 3160 & 3161 & 3162 & 3163 & 3164 & 3165 & 3166 & 3167 \\
\hline C6x & 3168 & 3169 & 3170 & 3171 & 3172 & 3173 & 3174 & 3175 & 3176 & 3177 & 3178 & 3179 & 3180 & 3181 & 3182 & 3183 \\
\hline C7x & 3184 & 3185 & 3186 & 3187 & 3188 & 3189 & 3190 & 3191 & 3192 & 3193 & 3194 & 3195 & 3196 & 3197 & 3198 & 3199 \\
\hline c8x & 3200 & 3201 & 3202 & 3203 & 3204 & 3205 & 3206 & 3207 & 3208 & 3209 & 3210 & 3211 & 3212 & 3213 & 3214 & 3215 \\
\hline C9x & 3216 & 3217 & 3218 & 3219 & 3220 & 3221 & 3222 & 3223 & 3224 & 3225 & 3226 & 3227 & 3228 & 3229 & 3230 & 3231 \\
\hline CAX & 3232 & 3233 & 3234 & 3235 & 3236 & 3237 & 3238 & 3239 & 3240 & 3241 & 3242 & 3243 & 3244 & 3245 & 3246 & 3247 \\
\hline CBx & 3248 & 3249 & 3250 & 3251 & 3252 & 3253 & 3254 & 3255 & 3256 & 3257 & 3258 & 3259 & 3260 & 3261 & 3262 & 3263 \\
\hline CCx & 3264 & 3265 & 3266 & 3267 & 3268 & 3269 & 3270 & 3271 & 3272 & 3273 & 3274 & 3275 & 3276 & 3277 & 3278 & 3279 \\
\hline CDx & 3280 & 3281 & 3282 & 3283 & 3284 & 3285 & 3286 & 3287 & 3288 & 3289 & 3290 & 3291 & 3292 & 3293 & 3294 & 3295 \\
\hline CEx & 3296 & 3297 & 3298 & 3299 & 3300 & 3301 & 3302 & 3303 & 3304 & 3305 & 3306 & 3307 & 3308 & 3309 & 3310 & 3311 \\
\hline CFX & 3312 & 3313 & 3314 & 3315 & 3316 & 3317 & 3318 & 3319 & 3320 & 3321 & 3322 & 3323 & 3324 & 3325 & 3326 & 3327 \\
\hline D0x & 3328 & 3329 & 3330 & 3331 & 3332 & 3333 & 3334 & 3335 & 3336 & 3337 & 3338 & 3339 & 3340 & 3341 & 3342 & 3343 \\
\hline D1x & 3344 & 3345 & 3346 & 3347 & 3348 & 3349 & 3350 & 3351 & 3352 & 3353 & 3354 & 3355 & 3356 & 3357 & 3358 & 3359 \\
\hline D2x & 3360 & 3361 & 3362 & 3363 & 3364 & 3365 & 3366 & 3367 & 3368 & 3369 & 3370 & 3371 & 3372 & 3373 & 3374 & 3375 \\
\hline D3x & 3376 & 3377 & 3378 & 3379 & 3380 & 3381 & 3382 & 3383 & 3384 & 3385 & 3386 & 3387 & 3388 & 3389 & 3390 & 3391 \\
\hline D4x & 3392 & 3393 & 3394 & 3395 & 3396 & 3397 & 3398 & 3399 & 3400 & 3401 & 3402 & 3403 & 3404 & 3405 & 3406 & 3407 \\
\hline D5x & 3408 & 3409 & 3410 & 3411 & 3412 & 3413 & 3414 & 3415 & 3416 & 3417 & 3418 & 3419 & 3420 & 3421 & 3422 & 3423 \\
\hline D6x & 3424 & 3425 & 3426 & 3427 & 3428 & 3429 & 3430 & 3431 & 3432 & 3433 & 3434 & 3435 & 3436 & 3437 & 3438 & 3439 \\
\hline D7x & 3440 & 3441 & 3442 & 3443 & 3444 & 3445 & 3446 & 3447 & 3448 & 3449 & 3450 & 3451 & 3452 & 3453 & 3454 & 3455 \\
\hline D8x & 3456 & 3457 & 3458 & 3459 & 3460 & 3461 & 3462 & 3463 & 3464 & 3465 & 3466 & 3467 & 3468 & 3469 & 3470 & 3471 \\
\hline D9x & 3472 & 3473 & 3474 & 3475 & 3476 & 3477 & 3478 & 3479 & 3480 & 3481 & 3482 & 3483 & 3484 & 3485 & 3486 & 3487 \\
\hline DAX & 3488 & 3489 & 3490 & 3491 & 3492 & 3493 & 3494 & 3495 & 3496 & 3497 & 3498 & 3499 & 3500 & 3501 & 3502 & 3503 \\
\hline DBx & 3504 & 3505 & 3506 & 3507 & 3508 & 3509 & 3510 & 3511 & 3512 & 3513 & 3514 & 3515 & 3516 & 3517 & 3518 & 3519 \\
\hline DCx & 3520 & 3521 & 3522 & 3523 & 3524 & 3525 & 3526 & 3527 & 3528 & 3529 & 3530 & 3531 & 3532 & 3533 & 3534 & 3535 \\
\hline DDx & 3536 & 3537 & 3538 & 3539 & 3540 & 3541 & 3542 & 3543 & 3544 & 3545 & 3546 & 3547 & 3548 & 3549 & 3550 & 3551 \\
\hline DEX & 3552 & 3553 & 3554 & 3555 & 3556 & 3557 & 3558 & 3559 & 3560 & 3561 & 3562 & 3563 & 3564 & 3565 & 3566 & 3567 \\
\hline DFX & 3568 & 3569 & 3570 & 3571 & 3572 & 3573 & 3574 & 3575 & 3576 & 3577 & 3578 & 3579 & 3580 & 3581 & 3582 & 3583 \\
\hline E0x & 3584 & 3585 & 3586 & 3587 & 3588 & 3589 & 3590. & 3591 & 3592 & 3593 & 3594 & 3595 & 3596 & 3597 & 3598 & 3599 \\
\hline E1x & 3600 & 3601 & 3602 & 3603 & 3604 & 3605 & 3606 & 3607 & 3608 & 3609 & 3610 & 3611 & 3612 & 3613 & 3614 & 3615 \\
\hline E2x & 3616 & 3617 & 3618 & 3619 & 3620 & 3621 & 3622 & 3623 & 3624 & 3625 & 3626 & 3627 & 3628 & 3629 & 3630 & 3631 \\
\hline E3x & 3632 & 3633 & 3634 & 3635 & 3636 & 3637 & 3638 & 3639 & 3640 & 3641 & 3642 & 3643 & 3644 & 3645 & 3646 & 3647 \\
\hline E4x & 3648 & 3649 & 3650 & 3651 & 3652 & 3653 & 3654 & 3655 & 3656 & 3657 & 3658 & 3659 & 3660 & 3661 & 3662 & 3663 \\
\hline E5x & 3664 & 3665 & 3666 & 3667 & 3668 & 3669 & 3670 & 3671 & 3672 & 3673 & 3674 & 3675 & 3676 & 3677 & 3678 & 3679 \\
\hline E6x & 3680 & 3681 & 3682 & 3683 & 3684 & 3685 & 3686 & 3687 & 3688 & 3689 & 3690 & 3691 & 3692 & 3693 & 3694 & 3695 \\
\hline E7x & 3696 & 3697 & 3698 & 3699 & 3700 & 3701 & 3702 & 3703 & 3704 & 3705 & 3706 & 3707 & 3708 & 3709 & 3710 & 3711 \\
\hline E8x & 3712 & 3713 & 3714 & 3715 & 3716 & 3717 & 3718 & 3719 & 3720 & 3721 & 3722 & 3723 & 3724 & 3725 & 3726 & 3727 \\
\hline E9x & 3728 & 3729 & 3730 & 3731 & 3732 & 3733 & 3734 & 3735 & 3736 & 3737 & 3738 & 3739 & 3740 & 3741 & 3742 & 3743 \\
\hline EAx & 3744 & 3745 & 3746 & 3747 & 3748 & 3749 & 3750 & 3751 & 3752 & 3753 & 3754 & 3755 & 3756 & 3757 & 3758 & 3759 \\
\hline EBx & 3760 & 3761 & 3762 & 3763 & 3764 & 3765 & 3766 & 3767 & 3768 & 3769 & 3770 & 3771 & 3772 & 3773 & 3774 & 3775 \\
\hline ECx & 3776 & 3777 & 3778 & 3779 & 3780 & 3781 & 3782 & 3783 & 3784. & 3785 & 3786 & 3787 & 3788 & 3789 & 3790 & 3791 \\
\hline EDx & 3792 & 3793 & 3794 & 3795 & 3796 & 3797 & 3798 & 3799 & 3800 & 3801 & 3802 & 3803 & 3804 & 3805 & 3806 & 3807 \\
\hline EEX & 3808 & 3809 & 3810 & 3811 & 3812 & 3813 & 3814 & 3815 & 3816 & 3817 & 3818 & 3819 & 3820 & 3821 & 3822 & 3823 \\
\hline EPx & 3824 & 3825 & 3826 & 3827 & 3828 & 3829 & 3830 & 3831 & 3832 & 3833 & 3834 & 3835 & 3836 & 3837 & 3838 & 3839 \\
\hline F0x & 3840 & 3841 & 3842 & 3843 & 3844 & 3845 & 3846 & 3847 & 3848 & 3849 & 3850 & 3851 & 3352 & 3853 & 3854 & 3855 \\
\hline F1x & 3856 & 3857 & 3858 & 3859 & 3860 & 3861 & 3862 & 3863 & 3864 & 3865 & 3866 & 3867 & 3868 & 3869 & 3870 & 3871 \\
\hline F2x & 3872 & 3873 & 3874 & 3875 & 3876 & 3877 & 3878 & 3879 & 3880 & 3881 & 3882 & 3883 & 3884 & 3885 & 3886 & 3887 \\
\hline F3x & 3888 & 3889 & 3890 & 3891 & 3892 & 3893 & 3894 & 3895 & 3896 & 3897 & 3898 & 3899 & 3900 & 3901 & 3902 & 3903 \\
\hline F4x & 3904 & 3905 & 3906 & 3907 & 3908 & 3909 & 3910 & 3911 & 3912 & 3913 & 3914 & 3915 & 3916 & 3917 & 3918 & 3919 \\
\hline F5x & 3920 & 3921 & 3922 & 3923 & 3924 & 3925 & 3926 & 3927 & 3928 & 3929 & 3930 & 3931 & 3932 & 3933 & 3934 & 3935 \\
\hline F6x & 3936 & 3937 & 3938 & 3939 & 3940 & 3941 & 3942 & 3943 & 3944 & 3945 & 3946 & 3947 & 3948 & 3949 & 3950 & 3951 \\
\hline F7x & 3952 & 3953 & 3954 & 3955 & 3956 & 3957 & 3958 & 3959 & 3960 & 3961 & 3962 & 3963 & 3964 & 3965 & 3966 & 3967 \\
\hline F8x & 3968 & 3969 & 3970 & 3971 & 3972 & 3973 & 3974 & 3975 & 3976 & 3977 & 3978 & 3979 & 3980 & 3981 & 3982 & 3983 \\
\hline F9x & 3984 & 3985 & 3986 & 3987 & 3988 & 3989 & 3990 & 3991 & 3992 & 3993 & 3994 & 3995 & 3996 & 3997 & 3998 & 3999 \\
\hline FAx & 4000 & 4001 & 4002 & 4003 & 4004 & 4005 & 4006 & 4007 & 4008 & 4009 & 4010 & 4011 & 4012 & 4013 & 4014 & 4015 \\
\hline FBx & 4016 & 4017 & 4018 & 4019 & 4020 & 4021 & 4022 & 4023 & 4024 & 4025 & 4026 & 4027 & 4028 & 4029 & 4030 & 4031 \\
\hline FCx & 4032 & 4033 & 4034 & 4035 & 4036 & 4037 & 4038 & 4039 & 4040 & 4041 & 4042 & 4043 & 4044 & 4045 & 4046 & 4047 \\
\hline FDx & 4048 & 4049 & 4050 & 4051 & 4052 & 4053 & 4054 & 4055 & 4056 & 4057 & 4058 & 4059 & 4060 & 4061 & 4062 & 4063 \\
\hline FEX & 4064 & 4065 & 4066 & 4067 & 4068 & 4069 & 4070 & 4071 & 4072 & 4073 & 4074 & 4075 & 4076 & 4077 & 4078 & 4079 \\
\hline FFx & 4080 & 4081 & 4082 & 4083 & 4084 & 4085 & 4086 & 4087 & 4088 & 4089 & 4090 & 4091 & 4092 & 4093 & 4094 & 4095 \\
\hline
\end{tabular}

\section*{Appendix C. Machine Instruction Format}



\section*{Notes for Appendix C.}
1. R1, R2, and R3 are absolute expressions that specify general or floating-point registers. The general register numbers are 0 through 15; floating-point register numbers are \(0,2,4\), and 6.
2. D1 and D2 are absolute expressions that specify displacements. A value of 0-4095 may be specified.
3. B1 and \(B 2\) are absolute expressions that specify base registers. Register numbers 0-15.
4. X 2 is an absolute expression that specifies an index register. Register numbers are 0-15.
5. L, L1, and L2 are absolute expressions that specify field lengths. An \(L\) expression can specify a value of 1-256. I! and 12 expressions can specify a value of 1-16. In all cases, the assembled value will be one less than the specified value.
6. I, I2, and I3 are absolute expressions that provide immediate data. The value of \(I\) and 12 may be 0-255. The value of 13 may be \(0-9\).
7. \(S 1\) and \(S 2\) are absolute or relocatable expressions that specify an address.
8. RR, RS, and SI instruction fields that are blank under BASIC MACHINE FORMAT are not examined during instruction execution. The fields are not written in the symbolic operand, but are assembled as binary zeros.
9. M1 and M3 specify a 4-bit mask.
10. In IBM System/370 the HIO, HDV, SIO, and SIOF operation codes occupy one byte and the low order bit of the second byte. In all other systems the HIO and SIO operation codes occupy only the first byte of the instruction.

\title{
Appendix D. Machine Instruction Mnemonic Operation Codes
}

Figure 14 lists all machine operation codes and their associated assembler instructions and mnemonics in operation code order.

Figure 16 contains the mnemonic operation codes for all machine instructions that can be represented in assembler language, including extended mnemonic operation codes. It is in alphabetic order by instruction. Indicated for each instruction are both the mnemonic and machine operation codes, explicit and implicit oper and formats, program interruptions possible, and condition code set.

The column headings in this appendix and the information each column provides follow.

Instructions. This column contains the name of the instruction associated with the mnemonic operation code.

Mnemonic Operation Code. This column gives the mnemonic operation code for the machine instruction. This is written in the operation field when coding the instruction.

Machine Operation Code. This column contains the hexadecimal equivalent of the actual machine operation code. The operation code will appear in this form in most storage dumps and when displayed on the system control panel. For extended mnemonics, this column also contains the mnemonic code of the instruction from which the extended mnemonic is derived.

Operand Format. This column shows the symbolic format of the operand field in both explicit and implicit form. For both forms, R1, R2, and R3 indicate general
registers in operands one, two, and three respectively. X 2 indicates a general register used as an index register in the second operand. Instructions which require an index register (X2) but are not to be indexed are shown with a 0 replacing X 2 . L, L1, and L2 indicate lengths for either operand, operand one, and operand two respectively. M1 and M3 indicate four bit masks in operands one and three. I, I2, and I3 indicate immediate data eight bits long (I and I2), or four bits long (I3).

For the explicit format, D1 and D2 indicate a displacement and B1 and B2 indicate a base register for operands one and two.

For the implicit format, D1, B1, and D2, B2 are replaced by S1 and \(S 2\) which indicate a storage address in operands one and two.

Type of Instruction. This column gives the basic machine format of the instruction (RR, RX, SI, or SS). If an instruction is included in a special feature or is an extended mnemonic, this is also indicated.

Program Interruptions Possible. This column indicates the possible program interrupts for this instruction. The abbreviations used are: A-Addressing, S-Specification, Ov-Overflow, P-Protection, Op-Operation (if feature is not installed) and Other-other interruptions which are listed. The type of overflow is indicated by: D-Decimal, E-Exponent, or F-Fixed Point.

Condition Code Set. The condition set as a result of this instruction is indicated in this column. (See legend following the figure.)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{RR Format} \\
\hline Operation & & & \\
\hline Code & Name & Mnemonic & Remarks \\
\hline 00 & & & \\
\hline 01 & & & \\
\hline 02 & & & \\
\hline 03 & & & \\
\hline 04 & Set Program Mask & SPM & \\
\hline 05 & Branch and Link & BALR & \\
\hline 06 & Branch on Count & BCTR & \\
\hline 07 & Branch on Condition & BCR & \\
\hline 08 & Set Storage Key & SSK & \\
\hline 09 & Insert Storage Key & I SK & \\
\hline OA & Supervisor Call & SVC & \\
\hline OB & & & \\
\hline OC & & & \\
\hline OD & & & \\
\hline OE & Move Long & MVCL & System/370 only \\
\hline OF & Compare Logical Long & CLCL & System/370 only \\
\hline 10 & Load Positive & LPR & \\
\hline 11 & Load Negative & LNR & \\
\hline 12 & Load and Test & LTR & \\
\hline 13 & Load Complement & LCR & \\
\hline 14 & AND & NR & \\
\hline 15 & Compare Logical & CLR & \\
\hline 16 & OR & OR & \\
\hline 17 & Exclusive OR & XR & \\
\hline 18 & Load & LR & \\
\hline 19 & Compa re & CR & \\
\hline 1A & Add & AR & \\
\hline 1B & Subtract & SR & \\
\hline 1C & Multiply & MR & \\
\hline 1D & Divide & DR & \\
\hline 1E & Add Logical & ALR & \\
\hline 1 F & Subtract Logical & SLR & \\
\hline 20 & Load Positive (Long) & LPDR & \\
\hline 21 & Load Negative (Long) & LNDR & \\
\hline 22 & Load and Test (Long) & LTDR & \\
\hline 23 & Load Complement (Long) & LCDR & \\
\hline 24 & Halve (Long) & HDR & \\
\hline 25 & Load Rounded (Extended to Long) & LRDR & 85,195. \\
\hline & & & System/370 \\
\hline 26 & Multiply (Extended) & MXR & 85,195. \\
\hline & & & System/370 \\
\hline 27 & Multiply (Long to Extended) & MXDR & \[
\begin{aligned}
& 85,195 \\
& \text { System } / 370
\end{aligned}
\] \\
\hline 28 & Load (Long) & LDR & \\
\hline 29 & Compare (Long) & CDR & \\
\hline 2A & Add Normalized (Long) & ADR & \\
\hline 2B & Subtract Normalized & SDR & \\
\hline 2C & Multiply (Long) & MDR & \\
\hline 2D & Divide (Long) & DDR & \\
\hline 2E & Add Unnormalized (Long) & AWR & \\
\hline 2F & Subtract Unnormalized (Long) & SWR & \\
\hline 30 & Load Positive (Short) & LPLR & \\
\hline 31 & Load Negative (Short) & LNER & \\
\hline 32 & Load and Test (Short) & LTER & \\
\hline 33 & Load Complement (Short) & LCER & \\
\hline
\end{tabular}

Figure 16. List of Machine Instructions by Operation Code (Part 1 of 5)


Figure 16. List of Machine Instructions by Operation Code (Part 2 of 5)


Figure 16. List of Machine Instructions by Operation Code (Part 3 of 5)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{RS, SI Format} \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
Operation Code \\
Name
\end{tabular}} & Mnemonic & Remarks \\
\hline 9C & Start I/O, Start I/O Fast Release & SIO,SIOF & See Note 2 \\
\hline | 9D & Test I/O & TIC & \\
\hline - 9E & Halt I/O, Halt Levice & HIC, HLV & See Note 1 \\
\hline -9F & Test Channel & TCH & \\
\hline \multicolumn{4}{|l|}{A0} \\
\hline \multicolumn{4}{|l|}{A1} \\
\hline \multicolumn{4}{|l|}{A2} \\
\hline \multicolumn{4}{|l|}{A3} \\
\hline \multicolumn{4}{|l|}{A4} \\
\hline \multicolumn{4}{|l|}{A5} \\
\hline \multicolumn{4}{|l|}{A6} \\
\hline \multicolumn{4}{|l|}{A7} \\
\hline \multicolumn{4}{|l|}{A8} \\
\hline \multicolumn{4}{|l|}{A9} \\
\hline \multicolumn{4}{|l|}{AA} \\
\hline \multicolumn{4}{|l|}{AB} \\
\hline \multicolumn{4}{|l|}{AC} \\
\hline \multicolumn{4}{|l|}{AD} \\
\hline \multicolumn{4}{|l|}{AE} \\
\hline \multirow[t]{3}{*}{AF} & Monitor Call & MC & \[
\begin{aligned}
& \text { System/370 } \\
& \text { only }
\end{aligned}
\] \\
\hline & & & \\
\hline \multicolumn{4}{|l|}{\multirow[b]{2}{*}{B0}} \\
\hline & & & \\
\hline \multicolumn{4}{|l|}{B1} \\
\hline | B2 & (First byte of two-byte operation codes) & & See Note 31 \\
\hline \multicolumn{4}{|l|}{B3 1 王} \\
\hline \multicolumn{4}{|l|}{B4} \\
\hline \multicolumn{4}{|l|}{B5} \\
\hline \multirow[t]{2}{*}{B6} & Store Control & STCTL & System/370 \\
\hline & & & only \\
\hline B7 & Load Control & LCTL & \[
\begin{aligned}
& \text { System/370 } \\
& \text { only }
\end{aligned}
\] \\
\hline \multicolumn{4}{|l|}{B8 | il il} \\
\hline \multicolumn{4}{|l|}{B9} \\
\hline \multicolumn{4}{|l|}{BA} \\
\hline \multicolumn{4}{|l|}{BB} \\
\hline \multicolumn{4}{|l|}{BC} \\
\hline \multirow[t]{2}{*}{BD} & Compare Logical Characters under Mask & & \\
\hline & under Mask & CLM & \[
\begin{aligned}
& \text { System. } 370 \\
& \text { only }
\end{aligned}
\] \\
\hline BE & Store Characters under Mask & STCM & \[
\begin{aligned}
& \text { System/370 } \\
& \text { only }
\end{aligned}
\] \\
\hline BF & Insert Characters under Mask & ICM & \[
\begin{aligned}
& \text { System/370 } \\
& \text { only }
\end{aligned}
\] \\
\hline \multicolumn{4}{|l|}{SS Format} \\
\hline - CO & & & \\
\hline | C1 & & & \\
\hline - C 2 & & & \\
\hline - 63 & & & \\
\hline 1 \(\mathrm{C4}\) & & & \\
\hline - C5 & & & \\
\hline - C6 & & & \\
\hline - 67 & & & \\
\hline - C8 & & & \\
\hline - \(\mathrm{C9}\) & & & \\
\hline [ CA & & & \\
\hline | CB & & & \\
\hline | CC & & & \\
\hline
\end{tabular}

Figure 16. List of Machine Instructions by Operation Code (Fart 4 of 5)


Figure 16. List of Machine Instructions by Operation Code (Part 5 of 5)

Note 1: On the Model 195 and System 370 machines, the machine operations for Halt Device and Halt I/O are as follows:

10011110 XXXX XXX0
Halt I/O HIO

Halt Device HDV
(X denotes an ignored bit position)
On other System/360 machines the Halt I/O operation code is:
```

1001 1110 XXXX XXXX

```

The Halt Device instruction does not exist under this system; the second byte is completely ignored.

Note 2: Under the System/370 architecture the machine operations for Start I/O and Start I/O Fast Release are as follows:
10011100 XXXX XXX0 Start I/O SIO
10011100 XXXX XXX 1 Start I/O Fast Release SIOF
(X denotes an ignored bit position)
Under System/360 the Start I/O code is:
10011100 XXXX XXXX

The Start I/O Fast Release instruction does not exist under this system. The second byte is completely ignored.

Note 3: The following operation codes occupy two bytes of SI-type instructions. They can be used on System/370 machines only.
\begin{tabular}{|l|l|l|}
\hline Operation & Name & Mnemonic \\
Code & Store CPU ID & STIDP \\
\hdashline B202 & Store Channel ID & STIDC \\
B203 & Set Clock & STK \\
B204 & Store Clock & \\
B205 & & \\
\hline
\end{tabular}

The special Model 85, Model 195, and System/ 370 instructions are supported only by the DOS Assembler D, 14 K variant.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{| Instruction} & | Mnemonic & |Machine & \multicolumn{2}{|l|}{Operand Format} \\
\hline & | Operation| & Operation & \multirow[t]{2}{*}{| Explicit} & \multirow[b]{2}{*}{Implicit} \\
\hline & code & | Code & & \\
\hline |Add & A & 5A & |R1,D2 (X2,B2) or R1, D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Add & | AR & 1A & |R1,R2 & \\
\hline |Add Decimal & | AP & |FA & 101 (L1, B1) , D2 (L2, B2) & |S1 (L1) , S2 (L2) or \\
\hline & & & & |S1,S2 \\
\hline |Add Halfword & | AH & 14 A & |R1,D2 (X2, B2) or R1, D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline Add Logical & [ AL & 5 E & [R1,D2 (X2,B2) or R1, D2 (,B2) & |F1,S2 (X2) or R1,S2 \\
\hline & & & & \\
\hline & & & & \\
\hline Add Logical & ALR & 1 E & |R1,R2 & \\
\hline |Add Normalized, & & & & \\
\hline | Extended & | AXR & 36 & |R1,R2 & \\
\hline |Add Normalized,Long & | AD & 6A & |R1, D2 (X2, B2) or R1, D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline AAdd Normalized; Iong & \(A D R\) & 2A & [R1:R2 & \\
\hline |Add Normalized,Short & AE & 7A & |R1,D2 (X2, B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Add Normalized, Short & AER & 3A & |R1,R2 & \\
\hline |Add Unnormalized,Long & AW & 6E & |R1,D2 (X2,B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Add Unnormalized,Long & A AWR & 2E & |R1, R2 & \\
\hline |Add Unnormalized, & & & & \\
\hline |Short & AU & 7E & |R1,D2 (X2, B2) or R1, D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Add Unnormalized, & & & & \\
\hline |Short & AUR & 3 E & |R1,R2 & \\
\hline |And Logical & N & 54 & |R1,D2 (X2, B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2 \\
\hline And Logical & NC & D4 & D1 (L, B1) , D2 (B2) & S1 (L) ,S2 or S1,S2 \\
\hline |And Logical & NR & 14 & |R1,R2 & \\
\hline And Logical Immediate & NI & 94 & 1D1 (B1), I2 & 1S1,12 \\
\hline Branch and Link & BAL & 45 & |R1, D2 (X2, B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2 \\
\hline | Branch and Link & BALT & 05 & |R1,R2 & \\
\hline |Branch on Condition & BC & 47 & [M1,D2 (X2,B2) or M1,D2 (,B2) & M1.S2, (X2) or \\
\hline & & & & |M1,S2 \\
\hline |Branch on Condition & BCR & 07 & M1, R2 & \\
\hline |Branch on Count & BCT & 46 & |R1, D2 (X2, B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Branch on Count & BCTR & 06 & |R1,R2 & \\
\hline |Branch on Equal & BE & | 47 (BC 8) & | D2 (X2, B2) or D2 (,B2) & |S2 (X2) or S2 \\
\hline |Branch on High & BH & 47 (BC 2) & | D2 (X2,B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch on Index High & BXH & 186 & |R1,R3,D2 (B2) & |R1, R3, S2 \\
\hline |Branch on Index Low & & & & \\
\hline for Equal & BXLE & 87 & |R1,R3,D2 (B2) & |R1, R3,S2 \\
\hline |Branch on Low & BL & 47 (BC 4) & | D2 (X2,B2) or D2 (,B2) & |S2 (X2) or S2 \\
\hline |Branch if Mixed & BM & 47 (BC 4) & D2 (X2, B2) or D2 \((, \mathrm{B} 2)\) & |S2 (X2) or S2 \\
\hline & & & & \\
\hline |Branch on Minus & BM & | 47 ( BC 4) & | \(\mathrm{D} 2(\mathrm{X} 2, \mathrm{~B} 2\) ) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch on Not Equal & BNE & 147 (BC 7) & D2 (X2, B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch on Not High & BNH & 47 ( \(\triangle C\) 13) & |D2 (X2,B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch on Not Low & BNL & 47 (BC 11) & 1D2 (X2,B2) or D2 \((, \mathrm{B} 2)\) & |S2 (X2) or S2 \\
\hline |Branch on Not Minus & BNM & 47 (BC 11) & | \(22(\mathrm{X} 2, \mathrm{~B} 2)\) or D2 \((, \mathrm{B} 2)\) & |S2 (X2) or S2 \\
\hline
\end{tabular}

\footnotetext{
Figure 17. Machine Instruction Summary (Part 1 of 14)
}
\begin{tabular}{|c|c|c|c|c|}
\hline | Instruction & | Mnemonic Operation | Code & Machine Operation l Code & Operand For
Explicit & Implicit \\
\hline |Branch on Not Ones & | BNO & | 47 (BC 14) & | D2 (X2, B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch on Not Plus & | BNP & 147 (BC 13) & | D2 (X2,B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch on Not zeros & | BNZ & 147 (BC 7) & D2 (X2,B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch if Ones & | BO & 147 (BC 1) & |D2 (X2,B2) or D2 (,B2) & |S2 (X2) or S2 \\
\hline |Branch on Overflow & | BO & 147 (BC 1) & D2 (X2,B2) or D2 (,B2) & |S2 (X2) or S2 \\
\hline & & & & \\
\hline |Branch on Plus & | BP & 147 (BC 2) & D2 (X2,B2) or D2 (,B2) & |S2 (X2) or S2 \\
\hline |Branch if zeros & | BZ & 147 (BC 8) & | D2 (X2, B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch on Zero & | BZ & 147 (BC 8) & | D2 (X2,B2) or D2 (, B2) & |S2 (X2) or S2 \\
\hline |Branch Unconditional & | B & 147 (BC 15) & | D2 (X2,B2) or D2 (, B2) & [S2 (X2) or S2 \\
\hline |Branch Unconditional & | BR & 107 (BCR 15) & |R2 & \\
\hline |Compare Algebraic & IC & 159 & |R1,D2 (X2,B2) or R1,D2 (,B2) & R1,S2 (X2) or R1,S2 \\
\hline |Compare Algebraic & |CR & | 19 & |R1,R2 & \\
\hline |Compare Decimal & | CP & |F9 & | D1 (L1, B1) , D2 (L2, B2) & |S1 (L1) , S2 (L2) or \\
\hline & & & & |S1,S2 \\
\hline Compare Halfword & 1 CH & 149 & |R1,D2 (X2, B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Compare Logical & |CL & 155 & |R1,D2 (X2,B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2 \\
\hline Compare Logical & |CLC & D5 & | \(11(\mathrm{~L}, \mathrm{~B} 1), \mathrm{D} 2\) (B2) & |S1 (L) ,S2 or S1,S2 \\
\hline Compare Logical & CLR & 15 & R1,R2 & \\
\hline & & & & \\
\hline |Compare Logical & & & & \\
\hline |Characters under & & & & \\
\hline |Mask & [CLM & | BD & |R1,M3,D2, (B2) & |R1,M3,S2 \\
\hline Compare Logical & CLII & 195 & | 11 (B1) . 12 & |S1.I2 \\
\hline I Immediate & & & & \\
\hline |Compare Logical Long & [ CLCL & 10F & |R1,R2 & \\
\hline | Compare,Long & 1 CD & 169 & |R1,D2 (X2, B2) or R1, D2 (, B2) & R1,S2 (X2) or R1,S2 \\
\hline |Compare,Long & |CDR & 129 & |R1, R2 & \\
\hline |Compare,Short & |CE & 179 & [R1,D2 (X2, B2) or R1,D2 (,B2) & R1,S2 (X2) or R1.s2 \\
\hline |Compare,Short & |CER & | 39 & |R1, R2 & \\
\hline |Convert to Binary & | CVB & /4F & |R1,D2 (X2, B2) or R1,D2 (,B2) & |R1,S2 (X2) or R1,S2| \\
\hline |Convert to Decimal & | CVD & 14 E & |R1,D2 (X2, B2) or R1, D2 (,B2) & |R1,S2 (X2) or R1,S2| \\
\hline
\end{tabular}

Figure 17. Machine Instruction Summary (Part 2 of 14)


Figure 17. Machine Instruction Summary (Part 3 of 14)


\footnotetext{
Figure 17. Machine Instruction Summary (Part 4 of 14)
}


Figure 17. Machine Instruction Summary (Part 5 of 14)
\begin{tabular}{|c|c|c|c|c|}
\hline | Instruction & |Mnemonic
|Operation
| Code & Machine Operation Code & Cperand For
Explicit & Implicit \\
\hline |Load, Short & | LER & 38 & |R1, R2 & \\
\hline |Monitor Call & | MC & AF' & |D1 (B1) , I2 & |S1, I2 \\
\hline |Move Characters & [ MVC & | D 2 & |D1 (L, B1) , D2 (B2) & |S1(L) .S2 or S1,S2 \\
\hline |Move Immediate & | MVI & 92 & |D1 (B1) , I2 & |S1,I2 \\
\hline |Move Long & | MVCL & 0E & |R1,R2 & \\
\hline | Move Numerics & | MVN & D 1 & |D1 (L, B1) , D2 (B2) & |S1 (L), S2 or S1,S2 \\
\hline Move with Offset & [ MVO & | F1 & |D1 (L1, B1) , D2 (L2, B2) & \[
\left\{\begin{array}{l}
S 1(\mathrm{~L} 1) . S 2(\mathrm{~L} 2) \mathrm{or} \\
\mathrm{~S} 1 . \mathrm{S} 2
\end{array}\right.
\] \\
\hline |Move Zones & MVZ & D3 & |D1 (L, B1) , D2 (B2) & |S1(L) ,S2 or S1,S2 \\
\hline Multiply & 1 M & 5C & |R1,D2 (X2,B2) or R1,D2 (,E2) & |R1,S2 (X2) or R1,S2| \\
\hline M Multiply & | MR & 1 C & |R1, R2 & \\
\hline |Multiply Decimal & | MP & FC & |D1 (L1, B1) , D2 (L2, B2) & |S1(L1) .S2 (L2) or \\
\hline & & & & |S1,S2 \\
\hline Multiply, Extended & | M XR & 26 & |R1, R2 & \\
\hline Multiply Halfword & [ M & 4 C & |R1, D2 (X2, B2) or R1, D2 (,E2) & R1,S2 (X2) or R1,S21 \\
\hline |Multiply,Long & [MD & 6C & |R1,D2 (X2,B2) or R1,D2 (.E2) & R1,S2 (X2) or R1,S2| \\
\hline |Multiply,Long & [MDR & 2C & |R1, R2 & \\
\hline |Multiply, Long to & & & & \\
\hline |Extended & MXD & 27 & |R1,D2 (X2,B2) or R1,D2 (,E2) & R1,S2 (X2) or R1(S2) \\
\hline Multiply, Long to & & & & \\
\hline |Extended & MXDR & 67 & |R1.R2 & \\
\hline |Multiply,Short & | ME & 7C & |R1,D2 (X2, B2) or R1, D2 (.E2) & R1,S2 (X2) or R1.S21 \\
\hline |Multiply,Short & [MER & 3 C & |R1,R2 & \\
\hline |No Operation & | NOP & 47 (BC 0) & |D2 (X2, B2) X ( D2 (, B2) & (S2 (X2) or S2 \\
\hline
\end{tabular}

Figure 17. Machine Instruction Summary (Part 6 of 14)


Figure 17. Machine Instruction Summary (Part 7 of 14)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{| Instruction} & \multirow[b]{3}{*}{\begin{tabular}{l}
IType of \\
Instruction
\end{tabular}} & \multicolumn{4}{|l|}{|Program Interruptions |Possible} & \multicolumn{4}{|l|}{Condition Code set} \\
\hline & & 1-T-T- & T \(\dagger\) & & & & & & \\
\hline & & |A|S|O & Ov|Plop & Other & 00 & 01 & 10 & & 11 \\
\hline |Load, Short & |RR,Floating Pt.| & | x | & 1 | \(x\) & & [ N & (N & [N & [N & \\
\hline |Move Characters & |SS | & |x| & |x| & & |N & (N & in & in & \\
\hline |Move Immediate & SI & | x | & | x | & & iN & iN & 1N & 1N & \\
\hline |Move Long & RR & \(|x| x \mid\) & |x|x & & | AAA & | AAB & |AAC & | AAD & \\
\hline |Move Numerics & SS & \(|x|\) & | x | & & 1N & /N & IN & [N & \\
\hline MMove with Offset & SS & & | \(\times 1\) & & | N & /N & |N & [N & \\
\hline & & , & & & & & & & \\
\hline & & 1 & , & & & & & & \\
\hline |Move zones & SS & |x| & |x| & & | N & N & iN & [N & \\
\hline |Multiply & RX & \(|x| x \mid\) & & & | N & | N & | N & iN & \\
\hline |Multiply & | RR & \(|\mathrm{x}|\) & & & IN & | N & / N & [ N & \\
\hline M Multiply Decimal & SS, Decimal & \(|x| x \mid\) & |x|x & |Data & 1 N & | N & 1N & [N & \\
\hline |Multiply, Extended & RR,Floating Pt. | & \(1|x| E\) & E | \({ }^{\text {x }}\) & | B & IN & | N & 1N & 1N & \\
\hline |Multiply Halfword & RX & \(|x| x \mid\) & - & & 1N & IN & IN & in & \\
\hline |Multiply,Long & |RX,Floating Pt.| & \(|x| x \mid E\) & E | 1 & | \({ }^{\text {B }}\) & IN & 1N & (N & | N & \\
\hline |Multiply,Long & |RR,Floating Pt.| & | \(|x| E\) & E | \(\mathrm{l}^{\text {x }}\) & | \({ }^{\text {B }}\) & | N & / N & | N & iN & \\
\hline |Multiply,Long & & 11 & - & & & & & & \\
\hline |to Extended & RX,Floating Pt. & \(|x| x \mid E\) & \(E|x| x\) & | \(B\) & | N & |N & | N & 1N & \\
\hline |Multiply,Long & & 11 & 11 & & & 1 & & & \\
\hline |to Extended & |RR,Floating Pt.| & \(|\mathrm{x}| \mathrm{E}\) & E | \({ }_{\text {| }} \mathrm{x}\) & |B & 1 N & IN & (N & in & \\
\hline |Multiply,Short & |RX,Floating Pt.| & \(|x| x \mid E\) & E | |x & |B & | N & iN & | N & in & \\
\hline |Multiply,Short & |RR,Floating Pt.| & | \(|x| E\) & E | \({ }^{\text {| }}\) & | B & [ N & 1N & 1N & in & \\
\hline No Operation & |RX,Ext.Mnemonic| & & 1 & & IN & 1N & 1N & in & \\
\hline
\end{tabular}

Figure 17. Machine Instruction Summary (Part 8 of 14)
\begin{tabular}{|c|c|c|c|c|}
\hline | Instruction & \[
\begin{aligned}
& \text { Mnemonic } \\
& \text { Operation } \\
& \text { Ocode }
\end{aligned}
\] & \begin{tabular}{l}
Machine \\
Operation \\
| Code
\end{tabular} & \begin{tabular}{l}
Operand For \\
Explicit
\end{tabular} & Implicit \\
\hline No Operation & NOPR & 107 (BCR 0) & R2 & \\
\hline for Logical & 10 & | 56 & R1,D2 (X2, B2) or R1, D2 (, B2) & R1,S2 (X2) or R1,S2 \\
\hline Or Logical & 100 & | D6 & D1 (L, B1) , D2 (B2) & |S1(L) ,S2 or S1,S2 \\
\hline |Or Logical & OR & 116 & |R1, R2 & \\
\hline |Or Logical Immediate & |OI & 196 & |D1 (B1) , I2 & [S1,I2 \\
\hline |Pack & | PACK & |F2 & D1 (L1, B1) , D2 (L2, B2) & \[
\begin{aligned}
& \text { S1 (L1),S2 (L2) or } \\
& \text { S1,S2 }
\end{aligned}
\] \\
\hline & & & & \\
\hline |Read Direct & | RDD & 185 & [11 (B1), 12 & |S1,I2 \\
\hline |Set Clock & | SCK. & | B204 & D 1 (B1) & |S1 \\
\hline |Set Program Mask & | SPM & 104 & |R1 & \\
\hline |Set System Key & | SSK & 108 & R1,R2 & \\
\hline |Set System Mask & | SSM & 180 & D1 (B1) & |S1 \\
\hline |Shift and Round & & & & \\
\hline |Decimal & | SRP & | F0 & D 1 (L1, B1) , D2 (B2) , M3 & \[
\left\{\begin{array}{l}
\text { S1 (L1),S2,M3 or } \\
\text { S1,S2,M3 }
\end{array}\right.
\] \\
\hline |Shift Left Double & & & & \\
\hline |Algebraic & | SLDA & 18F & R1, D2 (B2) & |R1,S2 \\
\hline |Shift Left Double & & & & \\
\hline |Logical & | SLDL & 8D & |R1, D2 (B2) & |R1,S2 \\
\hline |Shift Left Single & & & & \\
\hline |Algebraic & SLA & 18B & |R1,D2 (B2) & |R1,S2 \\
\hline |Shift Left Single & & & & \\
\hline |Logical & SLL & 189 & |R1, D2 (B2) & |R1, S2 \\
\hline |Shift Right Double & & & & \\
\hline |Algebraic & SRLA & 8E & |R1, D2 (B2) & |R1, S2 \\
\hline |Shift Right Double & & & & \\
\hline |Logical & SRDL & | 8C & |R1, D2 (B2) & |R1,S2 \\
\hline & & & & | \\
\hline Shift Right Single & & & & \\
\hline |Algebraic & | SRA & | 8A & |R1, D2 (B2) & |R1, S2 \\
\hline |Shift Right Single & & & & \\
\hline |Logical & SRL & 88 & R1, D2 (B2) & |R1, S2 \\
\hline |Start I/O & SIO & 1961 & | 1 (B1) & |S1 \\
\hline |Start I/O Fast & & & & \\
\hline |Release & SIOF & \(9{ }^{1}\) & D1 (B1) & |S1 \\
\hline |Store & | ST & 50 & (R1, D2 (X2, B2) or R1, D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Store Channel ID & | STIDC & | B 203 & D1 (B1) & iS1 \\
\hline |Store Character & STC & 142 & |R1,D2 (X2,B2) or R1, D2 (, B2) & |R1, D2 (X2) or R1,S2 \\
\hline |Store Characters & & & & \\
\hline junder Mask & | STCM & BE & |R1,M3, D2 (B2) & |R1,M3, S2 \\
\hline |Store Clock & | STCK & | B205 & D 1 (B1) & |S1 \\
\hline |Store Control & STCTL & | B6 & |R1,R3,D2 (B2) & [R1,R3,S2 \\
\hline |Store CPU ID & | STIDP & 1 B202 & D1 (B1) & |S1 \\
\hline |Store Halfword & | STH & 140 & |R1,D2 (X2,B2) or R1,D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Store Long & | STD & 160 & |R1,D2 (X2, B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Store Multiple & | STM & 190 & (R1,R2,D2 (B2) & |R1,R2,S2 \\
\hline |Store Short & | STE & 170 & |R1,D2 (X2,B2) or R1, D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Subtract & IS & 5B & |R1,D2 (X2) & |R1,S2 (X2) or R1,S2| \\
\hline |Subtract & SR & 1B & R1,R2 & \\
\hline |Subtract Decimal & | SP & | FB & | D1 (L1, B1) , D2 (L2, B2) & |S1 (L1) , S2 (L2) or \\
\hline |Subtract Halfword & SH & 14 B & |R1,D2 (X2,B2) or R1,D2 (,B2) & |S1,S2 \(\mathrm{R} 1, \mathrm{S2}(\mathrm{X} 2)\) or R1,S2 \\
\hline |Subtract Logical & | SL & 5 F & |R1,D2 (X2,B2) or R1,D2 (, B2) & |R1,S2 (X2) or R1,S2 \\
\hline |Subtract Logical & | SLR & \(1 F\) & |R1,R2 & \\
\hline
\end{tabular}

Figure 17. Machine Instruction Summary (Part 9 of 14)
\begin{tabular}{|c|c|c|c|c|}
\hline | Instruction & Mnemonic | Operation |code & |Machine Operation | Code & ( Operand For & Implicit \\
\hline |Subtract Normalized, & & & & \\
\hline |Extended & SXR & 37 & |R1,R2 & \\
\hline |Subtract Normalized, & & & & \\
\hline |Long & SD & 16B & |R1,D2 (X2,B2) or R1,D2 (,B2) & R1,S2 (X2) or R1,S2 \\
\hline |Subtract Normalized, & & & & \\
\hline |Long & SDR & | 2B & |R1, R2 & \\
\hline |Subtract Normalized, & & & & \\
\hline |Short & SE & 7B & |R1,D2 (X2,B2) or R1, D2 (, B2) & R1,S2 (X2) or R1, S2 \\
\hline |Subtract Normalized, & & & & \\
\hline |Short & SER & 3B & |R1,R2 & \\
\hline |Subtract & & & & \\
\hline |Unnormalized,Long & 1 SW & 6 F & |R1, D2 (X2,B2) or R1,D2 \((, \mathrm{B} 2)\) & R1,S2 (X2) or R1, S2 \\
\hline & & & & \\
\hline & & & & \\
\hline |Subtract & & & & \\
\hline |Unnormalized,Long & SWR & 2 F & |R1,R2 & \\
\hline |Subtract & & & & \\
\hline |Unnormalized,Short & | SU & | 7F & |R1,D2 (X2, B2) or R1, D2 (, B2) & R1,S2 (X2) or R1,S2 \\
\hline |Subtract & & & & \\
\hline |Unnormalized,Short & | SUR & | 3 F & |R1,R2 & \\
\hline |Supervisor Call & | SVC & 10A & 11 & \\
\hline |Test and Set & | TS & 193 & | 1 (B1) & 151 \\
\hline & & & & \\
\hline |Test Channel & | TCH & 19F & |D 1 (B1) & |S1 \\
\hline |Test I/O & | TIO & | 9D & |D1 (B1) & |S1 \\
\hline |Test Under Mask & 1 TM & 191 & |D1 (B1) , I2 & |S1,I2 \\
\hline |Translate & | TR & |DC & (D1 (L, B1) , D2 (B2) & |S1 (L) ,S2 or S1,S2 \\
\hline |Translate and Test & | TRT & | DD & |D1 (L, B1) , D2 (B2) & |S1 (L) ,S2 or S1,S2 \\
\hline |Unpack & UNPK & |F3 & | D1 (L1, B1) , D2 (L2, B2) & |S1 (L1) , S2 (L2) or \\
\hline & & & & |S1,S2 \\
\hline |Write Direct & | WRD & 184 & |D1 (B1) , I2 & |S1, I2 \\
\hline | Zero and Add Decimal & ZAP & | F8 & |D1 (L1, B1) , D2 (L2, B2) & |S1 (L1) ,S2 (L2) or [S1,S2 \\
\hline
\end{tabular}

Figure 17. Machine Instruction Summary (Part 10 of 14)


Figure 17. Machine Language Summary (Part 11 of 14)


Figure 17. Machine Instruction Summary (Part 12 or 14)


Figure 17. Machine Instruction Summary (Part 13 of 14)
```

|Condition Code Set
XX Selected Bytes are Equal, or Mask is Zero
YY Selected Field of First Operand is Low
ZZ Selected Field of First Operand is High
AAA First-operand and Second-operand Counts are Equal
AAB First Operand Count is Lower
AAC First Operand Count is Higher
AAD No Movement Because of Destructive Overlai
AAE Clock Value Set
AAF Clock Value Secure
AAG Clock not Operational
AAH Channel ID Correctly Stored
AAI Channel Activity Prohibited During ID
AAJ Clock Value is Valid
AAK Clock Value Not Necessarily Valid
AAL Channel Working With Another Device

```

Figure 16. Machine Instruction Summary (Part 14 of 14)

\section*{Appendix E. Assembler Instructions}
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { joperation } \\
& \text { |Entry }
\end{aligned}
\] & Name Entry & Operand Entry \\
\hline |ACTR & Not used, must not be present & |An arithmetic SETA expresssion \\
\hline |AGO & A sequence symbol or not present & A sequence symbol \\
\hline |AIF & A sequence symbol or not present & A logical expression enclosed in |parentheses, immediately followed by a !sequence symbol \\
\hline |ANOP & A sequence symbol & Not used, must not be present \\
\hline [CCW & Any symbol or not present & |Four operands, separated by commas \\
\hline |CNOP & A sequence symbol or not present & |Two absolute expressions, separated by a |comma \\
\hline [COM & A sequence symbol or not present & Not used, should not be present \\
\hline |COPY & | Not used, must not be present & |A symbol \\
\hline |CSECT & Any symbol or not present & | Not used, should not be present \\
\hline [DC & Any symbol or not present & One operand \\
\hline |DROP & A sequence symbol or not present & One to sixteen absolute expressions, |separated by commas \\
\hline |DS & Any symbol or not present & jone operand \\
\hline |DSECT & A variable symbol or an |ordinary symbol & | Not used, should not be present \\
\hline EJECT & A sequence symbol or not present & Not used, should not be present \\
\hline [END & A sequence symbol or not present & A relocatable expression for not present \\
\hline |ENTRY & A sequence symbol or not present & One or more relocatable symbols, |separated by commas \\
\hline EQU & A variable symbol or an ordinary symbol & An absolute or relocatable expression \\
\hline EXTRN & A sequence symbol or not present & One or more relocatable symbols, |separated by commas \\
\hline |GBLA & Not used, must not be present & |One or more variable symbols that are to lbe used as SET symbols, separated by |commas \({ }^{1}\) \\
\hline |GBLB & Not used, must not be present & One or more variable symbols that are to |be used as SET symbols, separated by |commas \({ }^{1}\) \\
\hline SET symb & s may be defined as subscripted S & T symbols. \\
\hline
\end{tabular}
(Part 1 of 3 )
\begin{tabular}{|c|c|c|}
\hline |Operation |Entry & | Name Entry & Operand Entry \\
\hline |GBLC & | Not used, must not be present & One or more variable symbols that are to |be used as SET symbols, separated by |commas \({ }^{1}\) \\
\hline |ICTL & | Not used, must not be present & One to three decimal values, separated by lcommas \\
\hline ISEQ & | Not used, must not be present & | Two decimal values, separated by a comma \\
\hline [LCLA & | Not used, must not be present & lOne or more variable symbols that are to lbe used as SET symbols, separated by |commas \({ }^{1}\) \\
\hline |LCLB & | Not used, must not be present & One or more variable symbols that are to |be used as SET symbols, separated by |commas \({ }^{1}\) \\
\hline ILCLC & | Not used, must not be present & |One or more variable symbols separated by |commas \({ }^{1}\) \\
\hline ITTORG & |Any symbol or not present & | Not used, should not be present \\
\hline MACRO \(^{2}\) & | Not used, must not be present & | Not used, should not be present \\
\hline |MEND \({ }^{2}\) & |A sequence symbol or not presen & Not used, must not be present \\
\hline MEXIT \(^{2}\) & |A sequence symbol or not present & | Not used, must not be present \\
\hline M MNOTE \({ }^{2}\) & |A sequence symbol, a variable |symbol or not present & |A severity code, followed by a comma, |followed by any combination of characters |enclosed in apostrophes \\
\hline JORG & A sequence symbol or not used & |A relocatable expression or not used \\
\hline PRINT & A sequence symbol or not presen & One to three operands \\
\hline |PUNCH & A sequence symbol or not presen & One to 80 characters enclosed in |apostrophes \\
\hline |REPRO & A sequence symbol or not used & | Not used, must not be present \\
\hline [SETA & SETA symbol & |An arithmetic expression \\
\hline [SETB & A SETB symbol & |A 0 or a 1 , or logical expression |enclosed in parentheses \\
\hline |SETC & A SETC symbol & A type attribute, a character expression, |a substring notation, or a concatenation |of character expressions and substring |notations \\
\hline ISPACE & A sequence symbol or not present & A decimal self-defining term or not used \\
\hline |START & |Any symbol or not present & |A self-defining term or not used \\
\hline \[
\begin{array}{lll}
1 & \text { SET Symb } \\
2 & \text { May only }
\end{array}
\] & s may be defined as subscripted used as part of a macro defini & ET symbols. ion. \\
\hline
\end{tabular}
(Part 2 of 3)

(Part 3 of 3)

\section*{ÃSEMBLER STATEMENTS}
\begin{tabular}{|c|c|c|}
\hline INSTRUCTION & NAME ENTRY & OPERAND ENTRY \\
\hline Model Statements \({ }^{1}\) & |An ordinary symbol, variable & |Any combination of characters \\
\hline (A variable symbol or any & |symbol, sequence & (including variable \\
\hline assembler language mnemonic| & symbol, a combination of & (symbols) \\
\hline operation code except COPY.| & variable symbols and other & \\
\hline END, ICTL, ISEQ, and PRINT) & |characters that is equivalent to a symbol, or not used & \\
\hline \multirow[t]{8}{*}{Prototype Statement \({ }^{3}\)} & \multirow[t]{8}{*}{A symbolic parameter or |not used} & Zero or more operands that \\
\hline & & lare symbolic parameters, \\
\hline & & separated by commas, followed| \\
\hline & & lby zero or more operands \\
\hline & & (separated by commas) of the \\
\hline & & form symbolic parameter, \\
\hline & & lequal sign, optional standard \\
\hline & & |value \\
\hline \multirow[t]{6}{*}{Macro Instruction |Statement \({ }^{3}\)} & \multirow[t]{6}{*}{|An ordinary symbol, a | variable symbol, a sequence | symbol, a combination of | variable symbols and other |characters that is equivalent | to a symbol, 4 or not used} & | Zero or more positional \\
\hline & & loperands separated by commas \\
\hline & & |followed by zero or more \\
\hline & & |keyword operands (separated \\
\hline & & (by commas) of the form \\
\hline & & |keyword, equal sign, value \({ }^{4}\) \\
\hline \multirow[t]{6}{*}{Assembler Language
Statement 2} & \multirow[t]{6}{*}{| An ordinary symbol, a var|iable symbol, a sequence | symbol, a combination lof variable symbols and |other characters that is |equivalent to a symbol. for not used} & Any combination of characters (including variable symbols) \\
\hline & & \\
\hline & & \\
\hline & & \\
\hline & & \\
\hline & & \\
\hline \multicolumn{3}{|l|}{\multirow[t]{3}{*}{Variable symbols may not be used to generate the following mnemonic operation codes: ACTR, COPY, END, ICTL, CSECT, DSECT, ISEQ, PRINT, REPRO, and START. Variable symbols may not be used in the name and operand entries of the following instructions: COPY,}} \\
\hline & & \\
\hline & & \\
\hline \multicolumn{3}{|l|}{END, ICTL, and ISEQ. Variable symbols may not be used in the name entry of the ACTR instruction.} \\
\hline \multicolumn{3}{|l|}{\(1^{2}\) The line following a REPRO statement may not contain variable symbols.} \\
\hline \multicolumn{3}{|l|}{\(\|^{3}\) May only be used as part of a macro definition.} \\
\hline \multicolumn{3}{|l|}{14 Variable symbols appearing in a macro instruction are replaced by their values beforel the macro instruction is processed.} \\
\hline
\end{tabular}

\section*{Appendix F. Summary of Constants}

(Part 1 of 2)


\section*{Appendix G. Macro Facility Summary}

The four charts in this appendix summarize the macro facility described in Part 2 of this publication.

Figure 18 indicates which macro facility elements may be used in the name and operand entries of each statement.

Figure 20 is a summary of the attributes that may be used in each expression.

Figure 21 is a summary of the variable symbols that may be used in each expression.

Figure 19 is a summary of the expressions that may be used in macro instruction statements.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Statement} & \multicolumn{10}{|c|}{Voriable Symbols} & \multicolumn{6}{|c|}{\multirow[b]{2}{*}{Attributes}} & \multirow[b]{3}{*}{Sequence Symbol} \\
\hline & \multicolumn{4}{|c|}{Global SET Symbols} & \multicolumn{3}{|c|}{Local SET Symbols} & \multicolumn{3}{|r|}{System Variable Symbols} & & & & & & & \\
\hline & Symbolic Parameter & SETA & SETB & SETC & SETA & SEtB & SETC & 8SYSNDX & 8SYSECT & \&SYSLIST & Type & Length & Scoling & Inreger & Count & Number & \\
\hline \multicolumn{18}{|l|}{MACRO} \\
\hline Prototype Statement & Name Operond & & & & & & & & & & & & & & & & \\
\hline GBLA & & Operand & & & & & & & & & & & & & & & \\
\hline GBLB & & & Operond & & & & & & & & & & & & & & \\
\hline GBLC & & & & Operand & & & & & & & & & & & & & \\
\hline LCLA & & & & & Operand & & & & & & & & & & & & \\
\hline LCLB & & & & & & Operond & & & & & & & & & & & \\
\hline LCLC & & & & & & & Operand & & & & & & & & & & \\
\hline Model Statement & \begin{tabular}{l}
Name \\
Operation Operand
\end{tabular} & Name Operation Operand & \begin{tabular}{l}
Nome \\
Operation \\
Operand
\end{tabular} & \begin{tabular}{l}
Nome \\
Operation Operand
\end{tabular} & \begin{tabular}{l}
Nome \\
Operation Operand
\end{tabular} & \begin{tabular}{l}
Name \\
Operation Operand
\end{tabular} & \begin{tabular}{l}
Nome \\
Operation \\
Operand
\end{tabular} & \begin{tabular}{l}
Nome \\
Operation Operand
\end{tabular} & \begin{tabular}{l}
Name \\
Operation \\
Operand
\end{tabular} & Name Operation Operand & & & & & & & Nome \\
\hline COPY & & & & & & & & & & & & & & & & & Nome \\
\hline SETA & Operond \({ }^{2}\) & Nome Operand & Operand \({ }^{3}\) & Operand \({ }^{9}\) & Name Operand & Operond \({ }^{3}\) & Operand \({ }^{9}\) & Operand & & Operond \({ }^{2}\) & & Operand & Operand & Operand & Operand & Operond & \\
\hline SETB & Operand \({ }^{6}\) & Operond \({ }^{\text {d }}\) & Name Operand & Operand \({ }^{6}\) & Operand \({ }^{6}\) & Name Operand & Operand \({ }^{6}\) & Operand \({ }^{6}\) & Operand \({ }^{4}\) & Operand \({ }^{6}\) & Operand \({ }^{4}\) & Operand \({ }^{5}\) & Operand \({ }^{5}\) & Operand \({ }^{5}\) & Operand \({ }^{5}\) & Operand \({ }^{5}\) & \\
\hline SETC & Operand & Operand \({ }^{7}\) & Operand \({ }^{8}\) & Name Operand & Operand \({ }^{7}\) & Operand \({ }^{8}\) & Name Operand & Operand & Operand & Operand & Operond & & & & & & . \\
\hline AIF & Operand \({ }^{6}\) & Operand \({ }^{6}\) & Operand & Operand \({ }^{6}\) & Operond \({ }^{6}\) & Operond & Operand \({ }^{6}\) & Operand \({ }^{6}\) & Operand \({ }^{4}\) & Operand \({ }^{6}\) & Operand \({ }^{4}\) & Operand \({ }^{5}\) & Operond \({ }^{5}\) & Operond \({ }^{5}\) & Operand \({ }^{5}\) & Operand \({ }^{5}\) & Nome Operand \\
\hline AGO & & & & & & & & & & & & & & & & & Name Operand \\
\hline ACIR & Operant \({ }^{2}\) & Operand & Operand \({ }^{3}\) & Operond \({ }^{2}\) & Operand & Operand \({ }^{3}\) & Operand \({ }^{2}\) & Operand & & Operand \({ }^{2}\) & & Operand & Operand & Operand & Operond & Operand & \\
\hline \multicolumn{18}{|l|}{ANOP} \\
\hline \multicolumn{18}{|l|}{MEXIT} \\
\hline MNOTE & Operond & Operand & Operand & Operond & Operand & Operond & Operand & Operand & Operand & Operand & & & & & & & Name \\
\hline MENO & & & & & & & & & & & & & & & & & Name \\
\hline Outer Macro & & Nome Operand & Nome Operand & Name Operond & Nome Operand & Name Operand & Nome Operand & & & & & & & & & & Nome \\
\hline Inner Mocro & Name Operand & Name Operand & Nome Operand & Nome Operand & Nome Operand & Name Operand & Name Operand & Name Operand & Nome Operond & Name Operand & & & & & & & Name \\
\hline \begin{tabular}{l}
Assembler \\
Language Statement
\end{tabular} & & \begin{tabular}{l}
Nome \\
Operation \\
Operand
\end{tabular} & Nome Operation Operond & Name Operation Operond & Nome Operation Operand & Name Operation Operond & Name Operation Operand & & & & & & & & & & Nome \\
\hline
\end{tabular}
1. Variable symbols in macro-instructions are replaced by their values before processing.
2. Only if value is self-defining term.
3. Converted to arithmetic +1 or to.
4. Only in choroctor relations.
6. Only in arithmeticic or character relations.
7. Converted to unsigned number.
8. Converted to cherocter 1 or 0 .

Fiqure 18. Macro Facility Elements
\begin{tabular}{|c|c|c|c|}
\hline |Expression & Arithmetic Expressions & |Character Expressions & Logical Expressions \\
\hline IMay & |1. Self-defining terms & |1. Any combination of & |1. SETB symbols \\
\hline |contain & 12. Length, scaling, & characters enclosed & 12. Arithmetic relations \({ }^{1}\) | \\
\hline & | integer, count, and & in apostrophes & 13. Character relations \({ }^{2}\) \\
\hline & | number attributes & 2. Any variable symbol & \\
\hline & 3. SETA and SETB symbols & | enclosed in apos- & \\
\hline & 14. SETC symbols whose | & | trophes & \\
\hline I & | value is 1-8 decimal & 3. A concatenation of & \\
\hline & | 5 digits & variable symbols and & \\
\hline & |5. Symbolic parameters & other characters & \\
\hline 1 & | if the corresponding & enclosed in apos- & \\
\hline & operand is a self- & trophes & \\
\hline & defining term & 14. A request for a type & \\
\hline & 6 ESYSLIST ( n ) if the & | attribute & \\
\hline 1 & | corresponding operand| & & \\
\hline & | is a self-defining | & & \\
\hline 1 & | term & & \\
\hline & 17. ESYSLIST ( \(\mathrm{n}, \mathrm{m}\) ) if the & & \\
\hline & | corresponding operand| & & \\
\hline I & | is a self-defining | & & \\
\hline & 1 term & & \\
\hline & 8. ESYSNDX & & \\
\hline \[
\begin{aligned}
& \text { |Operators } \\
& \text { |are }
\end{aligned}
\] & \[
\begin{aligned}
& \text { |+,-,*, and / } \\
& \text { |parentheses permitted }
\end{aligned}
\] & |concatenation , with a |period (.) & |AND, OR, and NOT |parentheses permitted \\
\hline \[
\begin{aligned}
& \text { |Range } \\
& \text { |of values }
\end{aligned}
\] & \(1-2^{31}\) to \(+2^{31-1}\) & \(\left\lvert\, \begin{aligned} & 0 \text { through } 127 \text { (255 for } \\ & \text { assembler } \\ & \text { a }) ~ c h a r a c t e r s . ~\end{aligned}\right.\) & 0 (false) or 1 (true) \\
\hline |May be & 1. SETA operands & 1. SETC operands \({ }^{3}\) & 11. SETB operands \\
\hline fused in & 12. Arithmetic relations & 2. Character relations \({ }^{2}\) & 12. AIF operands \\
\hline & |3. Subscripted SET & 3. SETA operands \({ }^{4}\) & \\
\hline & | symbols & & \\
\hline & 14. ESYSLIST & & \\
\hline & 5. Substring notation & & \\
\hline & 6. Sublist notation & & \\
\hline & 7. SETC operands & & \\
\hline & 8. ACTR operands & & \\
\hline \multicolumn{4}{|l|}{\multirow[t]{7}{*}{\begin{tabular}{l}
11 An arithmetic relation consists of two arithmetic expressions related by the operators GT, LT, EQ, NE, GE, or LE. \\
\(1^{2}\) A character relation consists of two character expressions related by the operator GT, LT, EQ. NE, GE, or LE. The type attribute notation and the substring notation may also be used in character relations. The maximum length of the character expressions that can be compared is 127 ( 255 for assembler F) characters. If the two character expressions are of unequal length, then the shorter one will always comparel less than the longer. \\
\({ }^{3}\) Maximum of eight characters will be assigned. \\
\({ }^{4}\) If one to eight decimal digits.
\end{tabular}}} \\
\hline & & & \\
\hline & & & \\
\hline & & & \\
\hline & & & \\
\hline & & & \\
\hline & & & \\
\hline
\end{tabular}

Figure 19. Expressions


Figure 20. Attributes


Figure 21. Variable Symbols

\title{
Appendix H. Dictionary and Source Statement Sizes
}

\section*{Part l. Dictionaries Used in Macro Generation}

\section*{A. Dictionaries at Collection Time}

Two or more dictionaries must be constructed to enable the macro generator portion of the assembler to accomplish macro generation and conditional assembly: a global dictionary and one or more local dictionaries.

\section*{Global Dictionary}

A global dictionary containing macro instruction mnemonics and global SET variable names is built for the entire program. Dictionary entries are fitted into blocks of fixed size, 256 bytes for Assembler (I) and 1024 kytes for Assembler (F)

Each block contains complete entries. If an entry cannot fit into the remainder of one block, it is put into the next block and bytes in the remainder are not used. The sizes of various kinds of dictionary entries are as follows:


The maximum size of the global dictionary is 64 blocks. In addition, the maximum number of distinct global symbols for the Assembler ( \(D\) ) is 400. (ESYSPARM is counted in the 14 K variant.)

\section*{Local Dictionary}

A local dictionary containing ordinary symbols relevant to macro generation and conditional assembly, sequence symbols and local SET variable names is constructed for the main portion of the program. In addition, a local dictionary containing an entry for each local SET variable name, sequence symbol and prototype symbolic parameter declared within a macro definition is constructed for each different macro definition used in the program. Dictionary entries are fitted into blocks of fixed size, 256 bytes for Assembler (D) and 1024 bytes for Assembler (F).

Each block contains complete entries. If an entry cannot fit into the remainder of one block, it is put into the next block and bytes in the remainder are not used. The sizes of various kinds of dictionary entries are as follows:
\begin{tabular}{|c|c|}
\hline Sequence Symbol Names & \begin{tabular}{l}
10 bytes plus name (When defined.) \\
10 bytes plus name (When first referenced.)
\end{tabular} \\
\hline Local SET Variable Names & 6 bytes plus name (A dimensioned local SET variable is counted only once.) \\
\hline Prototype Symbolic Parameters & 5 bytes plus name" \\
\hline Relevant ordinary symbols appearing in the main portion of the program & 10 bytes plus name* \\
\hline Fixed Overhead & 8 bytes for first block (32 bytes if a macro local dictionary) \\
\hline & 4 bytes for each succeeding block 5 bytes for last block \\
\hline
\end{tabular}

The maximum size for the local dictionary is 64 blocks.

\section*{B. Dictionaries at Generation Time}

To conserve storage during the actual conditional assembly and macro generation, the contents of the Global Dictionary and Local Dictionaries are restructured as follows:


Note: For the D assembler, only those ordinary symbols which appear in macro instruction operands are included in this table; for the \(F\) assembler, all ordinary symbols are included. As a result, the \(F\) assembler may overflow the Local Dictionary before the \(D\) assembler.

The restructured Global Dictionary and the restructured Local Dictionary for the main portion of the program must be resident in main storage.

In addition, if the program contains any macro instructions, main storage is required for the largest Local Dictionary of the macro definitions being processed. Furthermore, if any macro definitions contain inner macro instructions, main storage is required for all the restructured Local Dictionaries of all the macros in the nest.

In addition to those requirements specified above for the Local Dictionary of the main portion of the program, each macro definition Local Dictionary requires the following for the parameter table:


Each nested macro instruction also requires the following:
\begin{tabular}{|l|l|}
\(|\)\begin{tabular}{l} 
Parameter pointer list \\
Pointers to list in table
\end{tabular} & \begin{tabular}{l}
2 bytes plus 2 N \\
\hline N=the number of operands.
\end{tabular} \\
\hline
\end{tabular}

The size of the dictionary depends on the partition size and the assembler variant used. Maximum dictionary sizes for Assembler (D) variants in the smallest possible partitions are as follows (in bytes):
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
Partition size \\
DOS Assembler \\
(D) Variant
\end{tabular} & 10K & 12K & 14K & 16K \\
\hline 10k with tape work files & 2050 & 3100 & 4150 & 5000 \\
\hline 10 K with disk work files & 1500 & 2400 & 3600 & 4400 \\
\hline 14K & - & - & 2750 & 3800 \\
\hline
\end{tabular}

\section*{Part 2. Macro Mnemonic Table (D Assembler Only)}

As the source text is scanned, a table of macro mnemonics is constructed. There is an entry for each macro used or defined as a programmer macro in the program. The entries are made under the premise that every undefined operation is a system macro mnemonic. This table is then subsetted to locate and edit system macros from the library.

An entry in this subsetted table consists of 9 bytes. With 10,240 or 14,336 contiguous bytes of main storage available (see "Machine Features Required"). approximately 450 distinct macro mnemonics can be handled. When this table overflows, processing continues with only those macros defined at that point. If additional storage is available, this table is expanded accordingly.

\section*{Part 3. Source Statement Complexity-Conditional Assembly and Macro Generation}

For any statement except macro prototype or macro instructions, a counter is increased by one for each literal occurrence of the following:
1. Ordinary Symbol
a. Name, operation, or operand entry (when the operand count starts, the counter is decremented by one), or
b. Operand of an EXTRN or WXTRN statement, or
c. Operand of an attribute operator ( \(L^{\prime}, T^{\prime}, I^{\prime}\), etc.) in a SETA, SETB or SETC expression, or
d. Operand of a machine or assembler instruction (only if in the main portion of the program)

\section*{2. Variable Symbol}
3. Sequence Symbol

Note 1: The maximum value the counter may attain is 35 for the \(D\) assembler and 50 for the \(F\) assembler.

Note 2: This restriction applies to the name and operation entry of a macro instruction or prototype taken as a unit. Each macro instruction or prototype operand (in sublist, each sublist operand) is also subject to the counter restriction.

Examples of counts:
```

1. EB2 SETB (T'NAME EQ'W' OR 'PC'.'A' EQ'AA') count=3
```


\section*{Part 4. Source Statement Complexity-Assembler Statements}
A. D_Assembler

With 10,240 or 14,336 contiguous bytes of main storage available (see Machine Features Required"), the size of any statement must be less than a certain limit. This limit is:
1. 727 bytes for DC or DS statements.
2. 743 bytes for all other statements.

There are two formulas used to estimate the size (in bytes) of a statement. The greater of the two calculated values ( \(S_{1}\) or \(S_{2}\) ) determines whether the statement is less than the given limit. In general, all statements can be processed if they contain 50 or fewer terms. If a statement contains more than 50 terms, the formulas should be used to determine if the statement can be processed, or if the statement should be shortened using EQU assembler instructions. (In the example for \(S_{1}\), if \(A+(B-C) * 3\) were equated to a symbol, that symbol could be used as the displacement field of the first operand.) The formulas for statement size, \(S_{1}\) and \(S_{2}\), follow.
```

Si}=\mp@subsup{N}{B}{}+\mp@subsup{N}{D}{}+4(\mp@subsup{N}{LS}{}+\mp@subsup{N}{SD}{})+6(\mp@subsup{N}{S}{}+\mp@subsup{N}{L}{}
N
entries. (The maximum value of N}\mp@subsup{N}{B}{}\mathrm{ is 187.)
N
equal (=), period (.), and apostrophe (')].
N
N
N
N

```
Example:
NAME MVC \(A+(B-C) * 3\left(L^{\prime} D, 5\right),=15 C L 5^{\prime} A B C D E F G{ }^{\prime}\)
        \(S_{n}=39+9+4(1+4)+6(3+1)\)
            \(=92\) bytes
\(S_{2}=N_{B}+9\left(W_{1}+W_{2}+\ldots \ldots .+W_{i}+N_{E}\right)+N_{E D}\)
    \(N_{B}=\) the total number of bytes in name, operation, operand, and comments
        entries. (The maximum value of \(\mathrm{N}_{\mathrm{B}}\) is 187).
    \(W_{4}+W_{2} \ldots \ldots+W_{i}=\bar{h}\) a weight associated with the \(1 s t, 2 n d\),
        ............ \({ }^{\text {th }}\) expression.
        \(W_{i}=1\), if the expression is:
            a. absolute,
            b. simply relocatable, or
            c. in error.
        If the expression is complexly relocatable, \(W_{i}\) depends on the number of
        unpaired control section numbers ( \(\mathrm{N}_{\mathrm{ESD}}\) ).
\begin{tabular}{|c|c|}
\hline \(\mathrm{N}_{\text {ESD }}\) & \(\mathrm{W}_{\mathrm{i}}\) \\
\hline 1 & 1 \\
\hline 12, 3, 4, OR 5 & 2 \\
\hline 16, 7, 8, OR 9 & 3 \\
\hline [10, 11, 12, OR 13 & 4 \\
\hline [14, 15, OR 16 & 5 \\
\hline
\end{tabular}
        \(N_{E}=\) the number of expressions.
        \(N_{E D}=\) the number of expression delimiters.

The rules for counting the number of expressions \(\left(N_{E}\right)\) and the number of expression delimiters ( \(\mathrm{N}_{\mathrm{ED}}\) ) are:
1. Expression delimiters are commas and the terminating blank of an operand. 2. Left and right parentheses can be part of an expression or can be expression delimiters. A left or right parenthesis is an expression delimiter if it ends an expression. Otherwise, it is part of an expression.

Example 1: The operand is:
\(5,6, A+20 * B(6,7)\)
The expression delimiters are the three commas, the left parenthesis [0, the right parenthesis [)], and the terminating blank.

The first, second, fourth, and fifth expressions all have a weight of 1. The third expression in the operand \([A+20 * B]\) has a weight of 1 (either \(B\) is absolute, making the result absolute or simply relocatable or, \(B\) is relocatable so the expression is in error.
\(S_{2}=N_{B}+9\left(W_{1}+W_{2}+W_{3}+W_{4}+W_{5}+N_{E}\right)+N_{E D}\)
\(S_{2}=N_{B}+9(1+1+1+1+1+5)+6\)
\(S_{2}=N_{B}+96\) bytes
Example 2: The operand is:
\(A+17 *(C-D),(A+20)\)
The number of expressions \(\left(N_{E}\right)\) is 2. The first expression is \(A+17 *(X-D)\). The second expression is ( \(A+20\) )

The number of expression delimiters ( \(\mathrm{N}_{\mathrm{ED}}\) ) is 2 (the comma and the terminating blank).

Example 3: The operand is:
\(20(, 3), 16(5)\)
There are 5 expressions and 7 expression delimiters.
\begin{tabular}{ll} 
Expression \(1=20\) & Expression Delimiter \(1=(\) \\
Expression \(2=\) & 5 \\
Expression \(3=3\) & Expression Delimiter \(2=\) ( \\
Expression \(4=16\) & Expression Delimiter \(3=\) ) \\
Expression \(5=5\) & Expression Delimiter \(4=\) ( \\
& Expression Delimiter \(5=\) ( \\
F Assembler & \\
& Expression Delimiter \(6=)\) \\
&
\end{tabular}
1. Generated statements may not exceed 272 characters. Statement length includes name, operation, operand, and comments. If a comments field exists, the blank separating the operand and the comments field is included in the statement length. The statement is truncated if it exceeds 272 characters.
2. DC, DS and literal DCs cannot contain more than 32 operands per statement.

\section*{Part 5. Print Control Statement Listing Restrictions}

TITLE, SPACE and EJECT statements will not appear in the source listings unless the statement is continued onto another card. Then the first card of the statement will be listed. If any of these three statements are generated by macro expansion, they will not be listed (regardless of continuation) if the current PRINT option is NOGEN.

\section*{Appendix I Sample Program and Assembler Listing Description}

The assembler listing consists of five sections, ordered as follows: external symbol dictionary items; the source and object program statements; relocation dictionary items; symbol cross-reference table; and diagnostic messages.

The following sample program illustrates an actual assembler listing. Several errors have been included to show their effect on an assembly.

\section*{Given:}
1. A TABLE with 15 entries, each 16 bytes long, having the following format:

2. A LIST of items, each 16 bytes long, having the following format:


Find: Any of the items in the LIST which occur in the TABLE and put the SWITCHes, NUMBER of items, and ADDRESS from that LIST entry into the corresponding TABLE entry. If the LIST item does not occur in the TABLE, turn on the first bit in the SWITCHes byte of the LIST entry.

The TABLE entries have been sorted by their NAME.

\section*{EXTERNAL SYMBOL DICTIONARY (ESD)}

This section of the listing contains the external symbol dictionary information passed to the linkage editor in the object module. The entries describe the control sections, external references, and entry points in the assembled program. There are five types of entries, shown along with with their associated fields. The circled numbers refer to the corresponding heading in the sample listing.


The \(x\) indicates entries accompanying each type designation.
- This column contains symbols that appear in the name field of CSECT or START statements, as operands of ENTRY, EXTRN, and WXTRN statements, or in the operand field of \(V\)-type address
2 This column contains the type designator for the entry, as shown in the table. The type designators are defined as:
SD--names section definition. The symbol appeared in the name field of a CSECT or START statement.

LD--The symbol appeared as the operand of an ENTRY statement.

ER--external reference. The symbol appeared as the operand of an EXTRN statement, or was defined as a v-type address constant.

PC--unnamed control section definition.

CM--common control section definition.

WX--weak external reference. The symbol appeared as the operand of a WXTRN statement.

3 This column contains the external symbol dictionary identification number (ID). The number is a unique two digit hexadecimal number identifying the entry. It is used by the LD entry of the ESD and by the relocation dictionary to cross reference to the ESD.


4 The column contains the address of the symbol (hexadecimal notation) for SD and LD type entries, and zeros for ER and WX type entries. For PC and CM type entries, it indicates the beginning address of the control section.

This column contains the assembled length, in bytes, of the control section (hexadecimal notation).

6 This column contains, for LD type entries, the identification (ID) number assigned to the ESD entry that identifies the control section in which the symbol was defined.

\section*{SOURCE AND OBJECT PROGRAM}

This section of the listing documents the source statements and the resulting object program.

7 This is the deck identification. It is the symbol that appears in the name field of the first TITLE statement.
a This is the information taken from the operand field of a TITLE statement.
- Listing page number.

10 This column contains the assembled address (hexadecimal notation) of the object code.

-1 This column contains the object code produced by the source statement. The entries are always left-justified. The notation is hexadecimal. Entries are machine instructions or assembled constants. Machine instructions are printed in full with a blank inserted after every four digits (two bytes). Constants may be only partially printed (see the PRINT assembler instruction in "Assembler Instruction Statements").

These two columns contain effective addresses (the result of adding together a base register value and displacement value):
1. The column headed ADDR1 contains the effective address for the first operand of an SS or an SI instruction.
2. The column headed ADDR 2 contains the effective address of the second operand of any instruction referencing storage.

Both address fields contain six digits; however, if the high order digit is a zero, it is not printed.


4 This column contains the source program statement. The following items apply to this section of the listing:
a. Source statements are listed, including those brought into the program by the COPY assembler

\section*{instruction, and macro}
definitions submitted with the main program for assembly. Listing control instructions are not printed, except for the following case: PRINT is listed when PRINT ON is in effect and a PRINT statement is encountered.
b. Macro definitions for system macro instructions are not listed.
c. The statements generated as the result of a macro instruction follow the macro instruction in the listing.

d. Assembler or machine instructions in the source program that contain variable symbols are listed twice: as they appear in the source input, and with values substituted for the variable symbols.
e. Diagnostic messages are not listed inline in the source and object program section. An error indicator, ***ERROR***, appears following the statement in error. The message appears in the diagnostic section of the listing.
f. MNOTE messages are listed inline in the source and object program section. An MNOTE indicator appears in the diagnostic section of the listing. The MNOTE message format is: severity code, message text.
g. The MNOTE * form of the MNOTE statement results in an inline
message only. An MNOTE indicator does not appear in the diagnostic section of the listing.
h. When an error is found in a programmer macro definition, it is treated like any other assembly error: the error indication appears after the statement in error, and a diagnostic is placed in the list of diagnostics. However, when an error is encountered during the expansion of a macro instruction (system or programmer defined), the error indication appears in place of the erroneous statement, which is not listed. The error indication appears following the last statement listed before the erroneous statement was encountered, and the associated diagnostic message is placed in the list of diagnostics,
i. Literals will appear in the listing following an LTORG or the


END statement or both. Literals are identified by the equals ( \(=\) ) sign preceding them.
j. If the END statement contains an operand, the transfer address appears in the location column (LOC) .
k. In the case of COM, CSECT, and DSECT statements, the location field contains the beginning address of these control sections i.e., the first occurrence.
1. For a USING statement, the location field contains the value of the first operand.
m. For LTORG and ORG statements, the location field contains the location assigned to the literal pool or the value of the ORG operand.
n. For an EQU statement the location field contains the value assigned.
o. Generated statements always print in normal statement format, Because of this, it is possible for a generated statement to occupy two or more continuation lines on the listing. This is unlike source statements which are restricted to one continuation line.

This field indicates the assembler level and version number, e.g., DOS CL2-1 reads as DOS assembler level 2, version 1.

Current date obtained from SET card.
Identification-sequence field from the source statement.

\section*{RELOCATION DICTIONARY}

This section of the listing contains the relocation dictionary information passed to the linkage editor in the object module. The entries describe the address constants in the assembled program that are affected by relocation.

18 This column contains the external symbol dictionary ID number assigned to the ESD entry that describes the control section in which the address constant is used as an operand.

19 This column contains the external symbol dictionary ID number assigned to the ESD entry that describes the control section in which the referenced symbol is defined.

20 The two-digit hexadecimal number in this column is interpreted as follows:

First Digit--a zero indicates that the entry describes an A-type, a Y-type, or a CCW address constant;

Second Digit--the first three bits of this digit indicate the length and sign of the address constant as follows:

Bits 0 and 1 Bit 2
\(00=1\) byte \(0=+\)
\(01=2\) bytes \(1=-\)
\(10=3\) bytes
\(11=4\) bytes

21 This column contains the assembled address of the field where the address constant is stored.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & & & & \multicolumn{4}{|c|}{CROSS-REFERENCE} & Page & 1 \\
\hline (22) & (23) & (24) & & & (26) & & & & & & \\
\hline SYMBOL & LEN & value & OEFN & & & & & & & & \\
\hline BEGIN & 00002 & 000000 & 00057 & 0137 & 0145 & 0185 & & & & & \\
\hline HIGHER & 00002 & 00004C & 00092 & 0087 & & & & & & & \\
\hline LADDRESS & 00004 & 00000C & 00176 & 0070 & & & & & & & \\
\hline LIST & 00001 & 000000 & 00172 & 0060 & & & & & & & \\
\hline listarea & 00008 & 000148 & 00134 & 0059 & 0186 & & & & & & \\
\hline listeno & 00008 & 000198 & 00154 & 0059 & 0186 & & & & & & \\
\hline lname & 00008 & 000000 & 00173 & 0086 & & & & & & & \\
\hline LMumger & 00003 & 000009 & 00175 & & & & & & & & \\
\hline LOOP & 00004 & 000032 & 00085 & 0090 & 0093 & 0141 & & & & & \\
\hline LSWITCH & 00001 & 000008 & 00174 & 0072 & & & & & & & \\
\hline MORE & 00004 & 000006 & 00061 & 0073 & & & & & & & \\
\hline MORE & 00004 & 000006 & 00090 & & & & & & & & \\
\hline NONE & 00001 & 000080 & 00078 & 0062 & 0072 & 0082 & 0094 & & & & \\
\hline NOTFOUND & 00004 & 000052 & 00094 & 0091 & & & & & & & \\
\hline NOTTHERE & 00004 & 00001A & 00072 & 0063 & & & & & & & \\
\hline R1 & 00001 & 000001 & 00161 & 0064 & 0083 & 0084 & 0084 & 0089 & 0092 & & \\
\hline R12 & 00001 & 00000C & 00167 & 0057 & 0058 & & & & & & \\
\hline K14 & ouoũi & ûôóvó & vólóô & 000́l &  & 00̃5 & & & & & \\
\hline R2 & 00001 & 000002 & 00162 & 0090 & 0093 & & & & & & \\
\hline R3 & 00001 & 000003 & 00163 & 0083 & 0085 & 0089 & 0092 & & & & \\
\hline R 5 & 00001 & 000005 & 00164 & 0059 & 0060 & 0073 & & & & & \\
\hline R6 & 00001 & 000006 & 00165 & 0073 & & & & & & & \\
\hline R 7 & 00001 & 000007 & 00166 & 0059 & & & & & & & \\
\hline SEARCH & 00004 & 000026 & 00082 & 0056 & 0061 & & & & & & \\
\hline SWITCH & 00001 & 000024 & 00077 & 0062 & 0082 & 0094 & & & & & \\
\hline TABLAREA & 00008 & 000058 & 00101 & 0084 & & & & & & & \\
\hline TABLE & 00001 & 000000 & 00180 & 0064 & & & & & & & \\
\hline TADDRESS & 00004 & 000004 & 00183 & 0071 & & & & & & & \\
\hline INAME & 00008 & 000008 & 00184 & 0086 & & & & & & & \\
\hline TNUMBER
TSWITCH & \[
00003
\] & \[
\begin{aligned}
& 000000 \\
& 000003
\end{aligned}
\] & 00181
00182 & & & & & & & & \\
\hline
\end{tabular}

\section*{CROSS-REFERENCE}

This section of the listing information concerns symbols--where they are defined and used in the program.

This column contains the symbols.

23 This column states the length (decimal notation), in bytes, of the field occupied by the symbol value.

24 This column contains either the address the symbol represents, or a value to which the symbol is equated.

25 This column contains the statement number of the statement in which the symbol was defined.

26 This column contains the statement numbers of statements in which the symbol appears as an operand.

The following notes apply to the cross-referencing section:
- Symbols appearing in V-type address constants do not appear in the cross-reference listing.
- A PRINT OFF listing control instruction does not affect the production of the cross-reference section of the listing.
- Undefined symbols appear in the cross-reference section. However, only the symbol column and the reference column have entries.
```

| EXAM |  |  | DIAGNOSTICS | PAGE |
| :---: | :---: | :---: | :---: | :---: |
| (27) | (28) | (29) |  |  |
| STMT | ERROR CODE | MESSAGE |  |  |
| 36 | $1 J 0073$ | ILLEGAL NAME FIELD |  |  |
| 65 | IJ0059 | UNDEFINED SEQUENCE SYMBOL |  |  |
| 66 | [J0037 | MNOTE STATEMENT |  |  |
| 67 | I J0088 | UNDEFINED OPERATION CODE |  |  |
| 90 | I J0023 | PREVIOUSLY DEFINED NAME |  |  |
| 151 | $1 J 0039$ | INVALIO DELIMITER |  |  |

    6 STATEMENTS FLAGGED IN THIS ASSEMBLY
    ```

\section*{DIAGNOSTICS}

This section contains the diagnostic messages issued as a result of error conditions encountered in the program. Explanatory notes for each message are contained in Appendix N.

27 This column contains the number of the statement in error.

28 This column contains the message identifier.

29 This column contains the message.

The following notes apply to the diagnostics section:
- An MNOTE indicator of the form MNOTE STATEMENT appears in the diagnostic section, if an MNOTE statement is issued by a macro instruction. The MNOTE statement itself is inline in the source and object program section of the listing.
- A message identifier consists of six characters and is of the form:

IJQxxx

IJYxXX

IJQ
identifies the issuing agent as DOS/TOS D assembler.

IJY
identifies the issuing agent as DOS F assembler.
xxx
is a unique number assigned to the message.

Two statistical messages may appear in the listing. They are:
1. A message indicating the total number of statements in error. If no statements are in error, the message

NO STATEMENTS FLAGGED IN THIS ASS EMBLY
is printed following the Cross-Reference section and no diagnostic section is printed.
2. A message if one or more Y-type address constants appear in the program.

AT LEAST ONE RELOCATABLE Y-TYPE CONSTANT IN ASSEMBLY.

This message if issued, appears before the diagnostic section.

\section*{Appendix J. Assembler Language-Features Comparison Chart}

Features not shown below are common to all assemblers. In the chart:
```

Dash = Not allowed.
X = As defined in IBM Operating System/360 Assembler Lanquage, GC28-6514.
Op(s)= Operand (s).

```

(Part 1 of 3 )

(Part 2 of 3 )

(Part 3 of 3 )


\section*{Appendix K. Card Input for Assembly Runs}

Figure 22 lists the control cards necessary to assemble a program. The card groups are listed in the order in which they must appear. All job control cards enter the system via SYSRDR, all others via SYSIPT'. The same device may be assigned for both SYSRDR and SYSIPT. If this device is a disk file, the combined file must be designated as SYSIN. Job control statements are described in the pubiications ibiv System \(3 \overline{3} 00\) Disk operating System: System Control and System Service Programs or IBM System/360 Tape Operating System: System Control and System Service Programs.
\begin{tabular}{|c|c|c|}
\hline |Card Group & |Card Arrangement & Comments \\
\hline Job Control & 1/1 JOB & First card in group, always required. \\
\hline & & \\
\hline \[
1
\] & ASSGN SYSCLB & Used when the core image library is on a separate (private) file (see Note 3). \\
\hline I & & \\
\hline ; & [// ASSGN SYSSLB,.. & Used when the source statement library is on a separate (private) file.' \\
\hline I & & \\
\hline 1 & |// ASSGN SYSIPT,.. & Source program input. \\
\hline | & & \\
\hline 1 & [// ASSGN SYSLST,.. & Program listing. \\
\hline 1 & & \\
\hline I & 1// ASSGN SYS001,. & \\
\hline 1 & 1// ASSGN SYS002,. & Work files. \\
\hline 1 & 1// ASSGN SYS003,.. & \\
\hline 1 & & \\
\hline 1 & 1// ASSGN SYSPCH,.. & Required when DECK option is specified. \\
\hline 1 & |// ASSGN SYSLNK,.. & Required when assemble-and-execute is specified. \\
\hline 1 & & \\
\hline 1 & [// OPTION DECK,... & Optional. Used to indicate desired assembler \\
\hline 1 & & functions. \\
\hline 1 & & \\
\hline 1 & [// EXEC ASSEMBLY & Required. \\
\hline |Assembler & |Source Deck & Source statements (machine, \\
\hline I Input & & assembler, and macro instructions) . \\
\hline & & \\
\hline 1 & 1/* & Indicates end-of-data set. \\
\hline \Job Control & 1/E & End-of-job statement. \\
\hline \multicolumn{3}{|l|}{\(\|^{\prime}\) SYSSLB is assigned as follows:} \\
\hline \multicolumn{3}{|l|}{| For DOS--SYSSLB cannot be assigned for the 10K assembler. If SYSSLB is assigned for} \\
\hline \multicolumn{3}{|l|}{the 14 K D assembler or the F assembler, it is concatenated with the source statement} \\
\hline \multicolumn{3}{|l|}{l library on SYSRES. (The assembler searches first SYSSLB and then the SYSEES} \\
\hline \multicolumn{3}{|l|}{| library.) The 10K D assembler and if SYSSLB is not assigned the 14K D and F} \\
\hline \multicolumn{3}{|l|}{| assemblers use only the source statement library of SYSRES.} \\
\hline \multicolumn{3}{|l|}{( For TOS--Both TOS assembler variants use either SYSSLB or the source statement} \\
\hline \multicolumn{3}{|l|}{library on SYSRES. They use SYSSLB if it is assigned. If it is not assigned, they} \\
\hline
\end{tabular}

Figure 22. Card Input for an Assembly (Part 1 of 2)

> Note 1: Only those assignments and options not already in effect are required.
> Note 2: Assignments for SYSIN and/or SYSOUT must be accomplished by permanent lassignments. For details see the publications for DOS and TOS system control and isystem service programs.

> Note 3: Normally the assembler and the linkage editor can be executed in the |background only. However, in a Disk Operating System that supports the batched-job iforeground and private core image library options, the assembler and the linkage editor |can also be executed in any of the foreground partitions provided that the partition is | 2 K bytes larger than the minimum main storage area required by the assembler; then the lappropriate private core image library must be assigned instead of the library on the |system residence device (SYSRES). A private core image library must be assigned with a| |job control command (a job control command differs from a job control statement in that| lit does not have slashes in columns 1 and 2), which makes it a permanent assignment. It remains in effect until another ASSGN command for SYSCLB is encountered.

Figure 22. Card Input for an Assembly (Part 2 of 2)
\begin{tabular}{|c|c|c|}
\hline |Symboli & |Remarks & Function and Device \\
\hline \multirow[t]{9}{*}{|SYSRDR} & |Required if the SYSIN & Job control statement input device. May ke the \\
\hline & |option is not used. & same device as SYSIPT except for combined input \\
\hline & & from IBM 2311, 2314, or 2319 Lisk Extent (see \\
\hline & I & SYSIN) . \\
\hline & & \\
\hline & 1 & IBN 1442, 2520, or 2540 Card Read Punch, IEM 2501 \\
\hline & & Card Reader, ind 2400-series Magnetic Tape Unit. \\
\hline & 1 & or IBM 2311, 2314 or 2319 Lisk Extent for the \\
\hline & & disk system. \\
\hline \multirow[t]{10}{*}{|SYSIPT} & Required if the SYSIN & Source program input device. May be the same \\
\hline & loption is not used. & device as SYSRDR except for combined input from \\
\hline & ,option is not used. & IBM 2311, 2314, or 2319 Eisk Extent (see SYSIN). \\
\hline & & \\
\hline & 1 & IBN 1442, 2520, or 2540 Card Read Punch, IBM 2501 Card Reader, IBM 2400-series Magnetic Tape Unit \\
\hline & I & (7-or 9-track), or IRM 2311, 2314, or 2319 Lisk \\
\hline & 1 & Extent for the disk system. If the rata \\
\hline & I & Conversion feature was used to prepare the \\
\hline & I & 7-track tape, it must also be used to read the \\
\hline & & tape. The tape or disk records must be 80-byte unklocked records. \\
\hline \multirow[t]{9}{*}{SSYSIN} & | Required for combined |disk input. & Used for a combined input file for SYSRLR and SYSIPT. \\
\hline & Optional for combined & IBM 1442, 2520, or 2540 Card Read Punch, IBM 25011 \\
\hline & |card or tape input. & Card Reader, IBM 2400-series Magnetic Tape Unit, \\
\hline & & or IBM 2311, 2314, or 2319 Lisk Extent for the \\
\hline & I & disk system. \\
\hline & I & SYSIN can be used in lieu of the SYSER and SYSIPT \\
\hline & & designation when the file is card or tape input. \\
\hline & 1 & It must be used when the file is disk input (disk) \\
\hline & & system only). \\
\hline \multirow[t]{10}{*}{|SYSLST} & |Required if the SYSOUI & Program listing device. \\
\hline & loption is not used. & \\
\hline & 1 & IBM 1403, 1404 (continuous forms only), or 1443 \\
\hline & 1 & Printer. IBM 2400-series Nagnetic Tape Unit (9-track, or 7 -track with or without the Lata \\
\hline & 1 & Conversion feature) or IEM 2311, 2314, or 2319 \\
\hline & 1 & Disk Extent for the disk system. \\
\hline & ! & \\
\hline & 1 & Listing on tape or disk appears as 121-character \\
\hline & 1 & print images (a single forms control followed ky a 120-character line image). \\
\hline & & a 120-character line image). \\
\hline \multirow[t]{9}{*}{|SYSPCH} & |optional. & Object program output device. \\
\hline & I & IBN 1442, 2520, or 2540 Card Read Punch. IEM \\
\hline & 1 & 2400-series Magnetic Tape Unit (9-track, or \\
\hline & | & \(7-t r a c k\) with the Data Conversion feature), or IRM \\
\hline & I & 2311, 2314, or 2319 Disk Extent for the system. \\
\hline & + & Output on tape or disk is in 81-byte unklocked \\
\hline & 1 & Output on tape or disk is in 81-byte untlocked records. \\
\hline & I & Not used when the assemble-and-execute or the \\
\hline & & NODECK option is specified. \\
\hline
\end{tabular}

Figure 23. Levice Assignments (Part 1 of 2)


Figure 23. Levice Assignments (Part 2 of 2)

Input and output Using an IBM 1442 or 2520 Card Read Punch: Whenever an IRM 1442 or 2520 Card Read punch is assigned tc SYSRDR , SYSIPT, or SYSIN and also to SYSPCH, a |number of blank cards sufficient for punching the output deck must follow the /* card follows the assembler END statement in the source deck. This is to prevent erroneouslyl |punching the cards of a following job step. Any extra cards that are not needed are |automatically bypassed.

Figure 24. Operating Considerations


Figure 25. Card Input for Assembly, Linkage Editing, and Execution


Figure 26. I/O Units Used by the Tape Assembler


Figure 27. I/O Units Used by the Disk Assembler
\begin{tabular}{|c|c|c|c|}
\hline |Assemble-and-execute & \begin{tabular}{l}
|Assemble-and-execute \\
| (Include object \\
|routines from the \\
|relocatable library)
\end{tabular} & ```
Assemble-and-execute
| (Include object
|routines from cards)
``` & \begin{tabular}{l}
|Assemble-and-execute \\
| (Include object \\
|routines from the \\
|relocatable library \\
land from cards
\end{tabular} \\
\hline 1// Јов... & 1// ЈОВ... & [// JOB... & 1// ЈОВ... \\
\hline |// ASSGN SYSIP & |// ASSGN SYSIPT & /// ASSGN SYSIPT. & /// ASSGN SYSIPT. \\
\hline & & & \\
\hline |// ASSGN SYSLST.... & |// ASSGN SYSLST,... & 1// ASSGN SYSLST,... & 1// ASSGN SYSLST.... \\
\hline |// ASSGN SYS001... & 1// ASSGN SYS001,.. & 1// ASSGN SYS001,.. & 1// ASSGN SYS001,.. \\
\hline |// ASSGN SYS002,.. & |// ASSGN SYS002,.. & [// ASSGN SYS002,.. & 1// ASSGN SYS002,.. \\
\hline |// ASSGN SYS003,.. & |// ASSGN SYS003,.. & |// ASSGN SYSO03,.. & |// ASSGN SYS003,.. \\
\hline |// ASSGN SYSLNK,... & |// ASSGN SYSLNK,... & |// ASSGN SYSLNK,.. & |// ASSGN SYSLNK,.. \\
\hline // OPTION LI & |// OPTION LIN & // OPTION LIN & // OPTION LINK \\
\hline - Opilon mink & // OPIION LINR, & // OPIION LINK,.. & // OPIION LINK,.. \\
\hline |// EXEC ASSEMBLY & |// EXEC ASSEMBLY & |// EXEC ASSEMBLY & /// EXEC ASSEMBLY \\
\hline |Source Deck & |Source deck & | Source deck & |Source deck \\
\hline 1/* & 1/* & 1/* & 1/* \\
\hline & INCLUDE SUBR1 & INCLUDE & INCLUDE SUBR1 \\
\hline 1 & I & & \\
\hline I & INCLUDE SUBR2 & Object deck (s) & INCLUDE \\
\hline I & 1 & & \\
\hline I & I & 1/* & Object deck (s) \\
\hline 1 & 1 & & \\
\hline & 1 & & 1/* \\
\hline 1 & 1 & & \\
\hline 1 & I & & INCLUDE SUBR2 \\
\hline & & & \\
\hline & 1 ( & & INCLUDE SUBRT \\
\hline ENTRY & ENTRY & ENTRY & [ENTRY..... \\
\hline /// EXEC LNKEDT & |// EXEC LNKEDT & /// EXEC LNKEDT & // EXEC LNKEDT \\
\hline / & 1 ) & & \\
\hline \multicolumn{4}{|l|}{Any job control cards needed for the programs to be executed.} \\
\hline /// EXEC & 1// EXEC & 1// EXEC & /// EXEC \\
\hline |Data, if any & ldata, if any & Data, if any & Data, if any \\
\hline 1/* & 1/* & /* & 1/* \\
\hline 1/8 & 1/E & / 8 & 1/8 \\
\hline \multicolumn{4}{|l|}{IIf SYSRDR and SYSIPT are different units, a/\& card must placed after the last EXEC car in SYSRDR, and should be placed after the last /* in SYSIPT.} \\
\hline
\end{tabular}

Figure 28. Card Input for Different Variations of Assembly, Linkage Editing and Execution

\section*{Appendix L. Replacing the Current Assembler}

The EXEC ASSEMBLY statement causes the job control program to look for a phase with the name ASSEMBLY in the Core Image Library and load it into main storage. Since duplicate names cannot appear iñ a library, and every version of the assembler processor has the same phase name, only one of them can be in the Core Image Library at a time. Therefore the variant best suited for the particular installation is normally included in the Core Image Library. The programmer can, however, select another variant from the Relocatable Library and include it in the Core Image Library instead of the variant that is already there.

Figure 29 shows the job control cards required to bring a particular assembler variant from the Relocatable Library into the Core Image Library, and Figure 30 shows the valid assembler names (the names under which the variants would be cataloged in the Relocatable Library). After the variant has been included in the Core Image Library, it can be loaded and executed through the EXEC ASSEMBLY statement.


Figure 29. Card Input for Selecting Different Assembler Variants

Variants IJQT16, IJQD16TW, and IJQD16DW must be used if the assembler is to be run in less than 14 K of available core. Variants IJQT32 and IJQD32 may be used if available core is never less than 14 K . The IJQ variants are \(D\) assemblers. Variant IJYASM (the DOS F assembler) may be used if available core is never less than 45,056 bytes.

IJQT32 andIJQD32 are generally faster than LJQT16 and IJQD 16 DW or IJQD 16 TW , respectively, because they have test i/o buffering and can use the additional core
to build larger symbol tables. The difference in speed varies with the amount of additional core and the number of symbols in the assembly.

Thus, if the assembly has few symbols or if only a small amount of additional core is available to a larger variant, the larger and smaller variants will be nearly equal in speed.

For comparable assembiies: \(\bar{D} O \bar{S}\) assembler \(F\) (IJYASM) is up to 45\% faster than DOS assembler D.

Note 1: The descriptions 16 K and 32 K refer to the machine size required to run the 10 K and 14 K variants respectively (except that the 14 K variant can run on a IBM System/360 Operating System Model 30 with 24 K of core).

Note 2: Some installations have two or more assemblers in the Core Image Library. In such instances, the phase names have been changed to avoid duplicate names in the library. (Refer to IBM System/360 Disk Operating System: System Generation and Maintenance, and IBM System/360 Tape Operating System: System Generation and Maintenance.)


Figure 30. Assembler Variants

\section*{Appendix M. Object Deck Output}

Figure 31 lists the card groups that make up the output deck produced by the assembler. The groups are listed in the order in which they appear in the output deck.

Note: No output deck will iee produced when NODECK appears in the OPTION card.

The formats of the ESD, TXT, RLD, END, and SYM cards are shown in Figures 32 and 33.
\begin{tabular}{|c|c|}
\hline |Card Group & | Remarks \\
\hline |Reproduced Cards & These reproduced cards result from REPRO or PUNCH \\
\hline & |instructions located before START. \\
\hline |Symbol Table (SYM) & Produced when SYM appears in the OPTION card. \\
\hline & \\
\hline |External Symbol Dictionary (ESD) & \\
\hline Problem Program & |Consists of text (TXT) and reproduced cards. The \\
\hline & |reproduced cards result from REPRO or PUNCH \\
\hline & |instructions located after START. \\
\hline (Relocation Dictionary (RLD) & |Produced if relocatable constants are present. \\
\hline | End Card & Produced as the last card of the output deck. \\
\hline \multicolumn{2}{|l|}{Objiect Deck Identification} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{|The 4-character assembly identification label punched into the name entry of the first |TITLE card in the source program is punched into columns 73-76 of each record in the lobject deck. If there is no label, these columns are left blank.}} \\
\hline & \\
\hline & \\
\hline \multicolumn{2}{|l|}{Object Deck Sequencing Numbering} \\
\hline \multicolumn{2}{|l|}{|An assembler-generated sequence number is punched into columns 77-80 of each card in |the object deck.} \\
\hline
\end{tabular}

Figure 31. Assembler Output Deck

The information in each card is in Extended Binary Coded Decimal Interchange Code.



Figure 32. Format of ESD, TXT, RLD, and END Cards


Figure 33. Format of the SYM card.

New text can be substituted for assembled text using the REP card. Each REP card must contain the assembled address of the first byte to be replaced and the identification of the control section to which it refers, and may contain from two to 22 bytes of text. The text is substituted, byte for byte, for the original text, beginning at the address specified. Ihe address, the control section reference, and the new text must be stated in hexadecimal. The REP card must be placed after the TXT cards in the object module that it modifies. Its format is shown in Figure 34.


Figure 34. Format of the REP card.

\section*{Appendix N. Diagnostic Error Messages}

Diagnostic error messages are printed following the cross-reference listing, in statement number order. The message code has the form IJQnnn for the \(D\) assembler and IJYnnn for the \(F\) assembler. Figure 35
lists the diagnostic messages and their message codes. If errors are encountered while editing library macros, the statement number referenced will be that of the "END" statement.
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { |Message } \\
& \text { |Code }
\end{aligned}
\] & Message & | Meaning \\
\hline |IJQ 001 | & |DUPLICATION FACTOR ERROR & | Duplication factor: \\
\hline | IJY & & | 1. Is zero in a literal. \\
\hline & & 2. Is not a positive absolute expression. \\
\hline & & \\
\hline & & \\
\hline |IJQ 002| & RELOCATABLE DUPLICATION FACTOR & Duplication factor is relocatable. \\
\hline |IJY & & \\
\hline & & \\
\hline |IJQ 0031 & |LENGTH ERROR & 1. Out of permissable range. \\
\hline | I3Y & & 2. Invalid specification. \\
\hline & & \\
\hline |IJQ 004 | & |RELOCATABLE LENGTH & |Length is relocatable. \\
\hline |IJY | & & \\
\hline & & \\
\hline |IJQ 005| & |S-TYPE CONSTANT IN LITERAL & |S-type constant in literal. \\
\hline |IJY | & & \\
\hline & & \\
\hline |IJQ 006| & |INVALID ORIGIN & ILocation counter has been reset to a value \\
\hline IJY & & lless than the starting address of the control \\
\hline & & |section. \\
\hline & & \\
\hline |IJQ 007| & LOCATION COUNTER ERROR & |Location counter has exceeded 224-1. \\
\hline |IJY | & & \\
\hline & & \\
\hline |IJQ 008| & |INVALID DISPLACEMENT & Displacement in an explicit address is not \\
\hline |IJY & & |within 0-4095. \\
\hline IIJQ 009 & & \\
\hline |IJY & MISSING OPERAND & Operand is missing. \\
\hline & & \\
\hline |IJQ \(010 \mid\) & |INVALID SPECIFICATION OF REGISTER & 1. The register or mask field specification \\
\hline | IJY & |OR MASK FIELD & not an absolute value. \\
\hline 11 & I & 2. The register or mask field specified not \\
\hline & 1 & in the range 0 - 15. \\
\hline & 1 & 3. An odd register specified where an even \\
\hline 1 i & 1 & register is required (multiply, divide. and shift instructions). \\
\hline 1 i & 1 & 4. The register specified is not a floating \\
\hline 11 & 1 & point register (floating point \\
\hline & I & instructions). \\
\hline 1 & I & 5. The register specified is not an \\
\hline 1 i & I & extended precision floating point \\
\hline I & 1 & register (extended precision floating \\
\hline 1 i & 1 & point instructions). \\
\hline 1 & 1 & 6. The immediate field specified for an SRP \\
\hline & & instruction not in the range \(0-9\). \\
\hline
\end{tabular}

\footnotetext{
Figure 35. Assembler Diagnostic Error Messages (Part 1 of 14)
}


Figure 35. Assembler Diagnostic Error Messages (Part 2 of 14)
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \mid \text { Message } \\
& \text { |Code }
\end{aligned}
\] & Message & |Meaning \\
\hline |IJQ 026 | & TOO MANY LEVELS OF & Expression specifies more than 5 levels \\
\hline |IJY & PARENTHESES & lof parentheses. \\
\hline & & \\
\hline |IJQ 027 & TOO MANY TERMS & |More than 16 terms specified in an \\
\hline |IJY & & |expression. \\
\hline |IJQ 028| & REGISTER NOT USED & A register specified in a LRCP statement \\
\hline |IJY & & |is not currently in use. \\
\hline IIJQ 029 & CCW ERROR & |Bits 37-39 of the Channel Command Word are \\
\hline |IJY & & |set to nonzero. \\
\hline |IJ2 \(030 \mid\) & INVALID CNOP & |Invalid range. \\
\hline |IJY & & \\
\hline |IJQ 031| & UNKNOWN TYPE & | Incorrect type designation in a IC, \\
\hline IJJY & & |DS, or literal. \\
\hline & & \\
\hline |IJQ 032| & OP-CODE NOT ALLOWED TO & Operation code allowed only in source \\
\hline | IJY & BE GENERATED & |statement has been obtained through |substitution of a value for a variable \\
\hline & & |symbol. \\
\hline IIJQ 0331 & ALIGNMENT ERROR & |Referenced address is not aligned to the \\
\hline |IJY | & & |proper boundary for this instruction. \\
\hline |IJQ \(034 \mid\) & INVALID OP-CODE & | Invalid operation code: \\
\hline |IJY & & 1. More than eight characters. \\
\hline & & 2. Operation entry not followed by a blank on same card. \\
\hline |IJQ 035 & ADDRESSABILITY ERROR & |The referenced address is not within the \\
\hline |IJY & & |range of a USING instruction. \\
\hline |IJ2 036| & OPERAND FIELD & Operand found for an operation code which \\
\hline |IJY & MUST BE BLANK & does not allow operands. (This message may \\
\hline & & be produced by the assembler if an operand is present in a COM, EJECT, or LTORG statement |when the operation field has been created ky |variable symbol substitution. Operands in \\
\hline & & | \({ }^{\text {variable symbol }}\) statements are not used but are not in \\
\hline & & (error.) \\
\hline & & \\
\hline |IJQ 0371 & MNOTE Statement & |An MNCTE statement has been generated from a \\
\hline |IJY & & |macro definition. The text and severity code \\
\hline & & jof the MNOTE statement is inline in the \\
\hline & & listing. \\
\hline
\end{tabular}

Figure 35. Assembler Dignostic Error Messages (Part 3 of 14)
\begin{tabular}{|c|c|c|}
\hline |Message |Code & | Message & | Meaning \\
\hline |IJQ 038 | & |ENTRY ERROR & 1. More than 100 ENTRY operands in this \\
\hline |IJY & & program. \\
\hline & & 2. A symbol in the ENTRY operand: \\
\hline 1 | & & a. Appears in more than one ENTRY \\
\hline 1 1 & & statement \\
\hline 1 & & b. Is defined in a dummy section. \\
\hline 1 & & c. Is defined in blank common. \\
\hline I & & d. Is equated to a symbol defined by anl \\
\hline 1 & & EXTRN or WXTRN statement. \\
\hline 1 & & e. Is equated to a value less than \\
\hline 11 & & start of CSECT. \\
\hline & & \\
\hline & & \\
\hline 1150 039 & IINVALID DETIMITER & dany syntax error \\
\hline |IJY & & 1. A symbol has other than alphameric characters. \\
\hline 1 & & 2. A symbol begins with other than alpha \\
\hline I & & characters. \\
\hline 1 & & 3. Excessive right parenthesis. \\
\hline 1 & & 4. Equal sign encountered in a sublist. \\
\hline I & & 5. Any terminating character encountered in \\
\hline 1 & & an unexpected place. \\
\hline 1 & & 6. Mispunched op code causes unexpected \\
\hline , & & syntax scan. \\
\hline I & & 7. A missing delimiter. \\
\hline 1 & & 8. A special character that is not a valid \\
\hline & & delimiter but is used as a delimiter. \\
\hline 1 & & 9. A delimiter used illegally. \\
\hline 1 & & 110. A missing operand: nothing appearing between delimiters. \\
\hline & & 111. Unpaired parenthesis. \\
\hline & & 12. An embedded blank. \\
\hline & & \\
\hline |IJQ 040 & |GENERATED RECORD & |Record has more than 187 characters. \\
\hline |IJY & |TOO LONG & \\
\hline |IJQ 041 | & UNDECLARED VARIABLE & Variable symbol is not declared in \\
\hline |IJY & |SYMBOL & la define SET symbol statement or in a macro |prototype. \\
\hline & & \\
\hline |IJQ 042 & |SINGLE TERM LOGICAL & |Single term logical expression is \\
\hline |IJY & |EXPRESSION IS NOT A & jonly valid for a SETE symbol. \\
\hline 1 & | SETB SYMBOL & \\
\hline & & \\
\hline |IJQ 043 | & SET SYMBOL PREVIOUSLY & |SET symbol previously defined. \\
\hline 1IJY & DEFINED & \\
\hline |IJO 044 & SET SYMBOL USAGE & A SET symbol has been declared as: \\
\hline | IJY & |INCONSISTENT WITH & | 1. Undimensioned but it is subscripted. \\
\hline & | DECLARATION & 2. Subscripted but it is undimensioned. \\
\hline |IJQ 045 & ILLEGAL SYMBOLIC & Attribute requested for a variable symbol \\
\hline |IJY & | PARAMETER & |which is not a symbolic parameter. \\
\hline |IJQ 046 & AT LEAST 1 RELOCATABLE & One or more relocatable Y-type constants in \\
\hline |IJY & Y-TYPE CONSTANT IN & |assembly; relocation may result in \\
\hline & | ASSEMBLY & |address greater than 2 bytes in length. \\
\hline |IJQ 047 & SEQUENCE SYMBOL & Sequence symbol previously defined. \\
\hline |IJY & | PREVIOUSLY DEFINED & \\
\hline
\end{tabular}

Figure 35. Assemtler Diagnostic Errcr Messages (Fart 4 of 14)
\begin{tabular}{|c|c|c|}
\hline Message |Code & | Message & | Meaning \\
\hline IJQ 048 & SYMBOLIC PARAMETER & 1. Symbolic parameter previously defined. \\
\hline IJY & |PREVIOUSLY DEFINED OR & 2. System variable symbol declared as a \\
\hline & |SYMBOL DECLARED AS & symbolic parameter. \\
\hline & |SYSTEM VARIABLE & 1 s \\
\hline & |SYMBOLIC PARAMETER & \\
\hline & & \\
\hline IJQ 049 & |VARIABLE SYMBOL MATCHES & Variable symbol matches a parameter. \\
\hline IJY & | A PARAMETER & \\
\hline & & \\
\hline IJQ 050 & InCONSISTENT GLOBAL & A global SET variable that is defined in more \\
\hline IJY & |DECLARATIONS & |than one macro definition, or in a macro \\
\hline & & |definition and in the source program, is \\
\hline & & |inconsistent in SET type or dimension. \\
\hline & & \\
\hline IJQ 051 & |PROGRAMMER MACRO DEFINITION & Programmer macro prototype operation entry \\
\hline IJY & |PREVIOUSLY DEFINED & is identical to a: \\
\hline & & | 1. Machine instruction. \\
\hline & & 2. Assembler instruction. \\
\hline & & 3. Previous programmer macro prototype. \\
\hline & & \\
\hline & & | This message is not produced when a \\
\hline & & |programmer macro matches a system macro. Thel \\
\hline & & |programmer macro will be assembled with no | \\
\hline & & |indication of the corresponding system macro.| \\
\hline IJQ 052 & |NAME FIELD CONTAINS & |SET symbol in name entry does not correspond \\
\hline IJY & |ILLEGAL SET SYMBOL & | to SET statement type. \\
\hline IJQ 0531 & |GLOBAL DICTIONARY FULL & |Global dictionary is full. Assembly \\
\hline IJY & & is terminated. See Appendix \(H\) for dictionary |size limits. \\
\hline & & \\
\hline IJQ 054 & [LOCAL DICTIONARY FULL & |local dictionary is full. Assembly \\
\hline IJY & & Iis terminated. See Appendix \(H\) for dictionary
|size limits. \\
\hline & & \\
\hline IJQ 056 & ARITHMETIC OVERFLOW & | Intermediate or final result of an 31 \\
\hline IJY & & |arithmetic operation is less than -231 or Igreater than 231-1. \\
\hline & & |greater than \(2^{31-1 .}\). \\
\hline IJQ 057 & SUBSCRIPT EXCEEDS & 1. ESYSLST or symbolic parameter subscript: \\
\hline IJY & |MAXIMUM DIMENSION & a. Exceeds 100 ( 200 for \(F\) assembler). \\
\hline & & b. Is negative. \\
\hline & & 2. Symbolic parameter subscript is zero. \\
\hline & & 3. SET symbol subscript exceeds dimension. \\
\hline |IJQ 059 | & UNDEFINED SEQUENCE & \\
\hline |IJY | & |SYMBOL & | sequence symbol in a name field. \\
\hline
\end{tabular}

Figure 35. Assembler Diagnostic Error Messages (Part 5 of 14)
\begin{tabular}{|c|c|c|}
\hline |Code & Message & | Meaning \\
\hline 1J2 060 & ILLEGAL ATTRIBUTE & |L', S', or \(I^{\prime \prime}\) requested for a parameter \\
\hline | IJY & NOTATION & |whose type attribute does not allow these \\
\hline & & lattributes to be requested. \\
\hline & & \\
\hline IJQ 061 & ACTR COUNTER EXCEEDED & | Conditional assembly loop counter \\
\hline IJY & & lexceeded--conditional assembly terminated. \\
\hline & & \\
\hline IJQ 062 & |GENERATED STRING GREATER & |Generated string is greater than 127 \\
\hline IJY & |THAN 127 [255] CHARACTERS & |characters for D assembler or 255 characters ffor \(F\) assembler. \\
\hline & & \\
\hline IJQ 063 & EXPRESSION 1 OF SUBSTRING & | Expression 1 of substring is not allowed \\
\hline IJY & IS \(2 E R O\) OR MINUS & to be zero or minus. \\
\hline & & \\
\hline IJQ 064 & EXPRESSION 2 OF SUBSTRING & |Expression 2 of substring is not allowed \\
\hline IJY & IS \(2 E R O\) OR MINUS & |to be zero or minus. \\
\hline IJQ 065 & INVALID OR ILLEGAL TERM & 1. The parameter is not a self-defining \\
\hline IJY & IIN ARITHMETIC RELATIONAL & term. \\
\hline & EXPRESSION & 2. The value of the SETC symbol used in \\
\hline & & the arithmetic expression is not \\
\hline & & composed of decimal digits. \\
\hline & & \\
\hline IJQ 066 & UNDEFINED OR DUPLICATE & 1. A keyword operand occurs more than \\
\hline IJY & | KEYWORD OPERAND & once in a macro instruction. \\
\hline & 1 & 2. Keyword is not defined in prototype. \\
\hline IJQ 068 & GENERATION TIME DICTIONARY & See Appendix H for dictionary size limits. \\
\hline IJY & |AREA OVERFLOWED & \\
\hline & & \\
\hline IJQ 069 & jEXPRESSION 2 OF SUBSTRING & |Expression 2 of substring is not \\
\hline IJY & |GREATER THAN 8 CHARACTERS & |allowed to be greater than 8. \\
\hline IJQ 070 & FLOATING POINT CHARACTERISTIC & Exponent too large for length of \\
\hline IJY & OUT OF RANGE & |defining field; exponent modifier has caused \\
\hline & & |loss of all significant digits. \\
\hline & & \\
\hline IJQ 071 & ILLLEGAL OCCURRENCE OF & |Local or Global declaration, or ACTR \\
\hline IJY & |LCL, GBL, or ACTR STATEMENT & | Statement is out of proper sequence. \\
\hline IJQ 072 & ILLLEGAL RANGE ON ISEQ & Operand of ISEQ statement has \\
\hline IJY & |STATEMENT & |an illegal range. \\
\hline
\end{tabular}

Figure 35. Assembler Diagnostic Error Messages (Part 6 of 14)


Figure 35. Assembler Diagnostic Error Messages (Part 7 of 14)
\begin{tabular}{|c|c|c|}
\hline Message|
|Code & Message & | Meaning \\
\hline |IJ2 085 | & IINVALID SYNTAX IN & 1. Invalid delimiter. \\
\hline |IJY & EXPRESSION & 2. Too many terms in expression. \\
\hline & & 3. Too many levels of parentheses. \\
\hline 1 & & 4. Two operators in succession. \\
\hline & & | \\
\hline & & \\
\hline 1IJ2 086 & IILEEAL USAGE OF SYSTEM & 1. System variable symbol appears in: \\
\hline IJY & |VARIABLE SYMBOL & a. The name entry of a SET statement. \\
\hline & & b. A mixed-mode macro definition. \\
\hline 1 & 1 & c. A keyword macro definition. \\
\hline & - & d. A GBL or LCL statement. \\
\hline 1 & 1 & 2. ESYSLIST in context other than \(\mathrm{N}^{\prime}\) \\
\hline & & SYSLIST. \\
\hline & & \\
\hline |IJQ 087 | & | NO ENDING APOSTROPHE & | End of card encountered before an \\
\hline |IJY | & & lending apostrophe. \\
\hline & & \\
\hline |IJQ 088| & UUNDEFINED OPERATION & 1. Symbol in operation code field does not \\
\hline |IJY & |CODE & correspond to a valid machine or assembler operation code or to any \\
\hline , & 1 & operation code in a macro prototype \\
\hline I & I & | statement. \\
\hline 1 i & 1 & 2. An inner macro is not defined. The \\
\hline 1 i & 1 & opcode of the macro is not printed. \\
\hline & & \\
\hline |IJQ 089| & INVALID ATTRIBUTE & | The argument of the attribute reference \\
\hline |IJY & | NOTATION & |must be a symbolic parameter and the \\
\hline & & |statement must be within a macro definition. \\
\hline & & \\
\hline |IJQ \(090 \mid\) & INVALID SUBSCRIPT & Syntax error, e.g., no right parenthesis \\
\hline |IJY &  & |after subscript; double subscript where |single subscript is required, or single \\
\hline 1 & 1 & |subscript where double subscript is required. \\
\hline & & \\
\hline |IJQ 0911 & INVALID SELF-DEFINING & 1. Value is too large. \\
\hline |IJY | & |TERM & 2. Value is inconsistent with the data \\
\hline & I & type, e.g., hex for decimal. etc. \\
\hline & & \\
\hline |IJQ \(092 \mid\) & I INVALID FORMAT FOR & 1. Variable symbol is no longer \\
\hline | IJY & |VARIABLE SYMBOL & than 8 characters. \\
\hline & ! & 2. First character after the ampersand is not alphabetic. \\
\hline & 1 & 3. Failure to use double ampersand in TITLE \\
\hline & - & card or character self-defining term. \\
\hline & 1 & \\
\hline |IJQ 093| & |UNBALANCED PARENTHESES & | End of statement or card encountered \\
\hline |IJY | & ORR EXCESSIVE LEFT & |before all parenthesis levels are \\
\hline & | PARENTHESES & |satisfied. May, be caused by embedded blank \\
\hline I & I & lor other unexpected terminator, or failure tol \\
\hline & I & |have a punch in continuation column. \\
\hline & & \\
\hline |IJQ 094 | & |INVALID OR ILLEGAL & 1. Name not blank or variable symbol. \\
\hline |IJY & | NAME OR OPERATION IN & 2. Variable symbol in name field is \\
\hline & |PROTOTYPE STATEMENT & subscripted. \\
\hline & 1 & 3. Violation of rules for forming variable symbol, (must begin with ampersand (8) \\
\hline 1 1 & 1 & followed by 1-7 letters and/or numbers \\
\hline & I & first of which must be a letter). \\
\hline & & 4. Statement following 'MACRO' is not a valid prototype statement \\
\hline & & valid prototype statement. \\
\hline
\end{tabular}

\footnotetext{
Figure 35. Assembler Diagnostic Error Messages (Part 8 of 14)
}


Figure 35. Assembler Diagnostic Error Messages (Part 9 of 14)
\begin{tabular}{|c|c|c|}
\hline Message
|Code & Message & | Meaning \\
\hline IJQ 1021 & IINVALID OR ILLEGAL ICTL & 1. Operands of ICTL statements are \\
\hline IJY | & & out of range. \\
\hline & & 2. ICTL is not the first statement in the \\
\hline & & input deck. \\
\hline & & \\
\hline & & \\
\hline ITS 1031 & IITIEGAL NAME IN & |Syntax error; e.g. symbol has an \\
\hline IJY & OPERAND FIELD OF COPY & iillegal character or has more than \\
\hline & |CARD & | 8 characters. \\
\hline & & \\
\hline IJQ 104| & COPY CODE NOT FOUND & | The operand of a COPY statement \\
\hline IJY | & & |specified COPY text which cannot be \\
\hline & & |found in the library. \\
\hline IJQ 105 & |EOD ON SOURCE STATEMENT & 1. Mend statement missing from macro \\
\hline IJY & |LIBRARY & definition. \\
\hline & & 2. While editing a macro, COPY code not \\
\hline | 1 & & found. Macro definition truncated. \\
\hline 1 & 1 & 3. End of file encountered while reading a \\
\hline & & macro or copy code. \\
\hline & & \\
\hline |IJY 106| & NOT NAME OF DSECT & |Referenced symbol expected to be DSECT name, lbut it is not. \\
\hline & & \\
\hline |IJQ 107 | & | INVALID OPERAND & Operand unrecognizable, contains invalid \\
\hline IJY & & |value, or incorrectly specified. \\
\hline & & \\
\hline |IJQ 108| & |PREMATURE EOD & | Indicates a machine error or an internal \\
\hline IJY & & |assembler error. \\
\hline & & \\
\hline IJQ 1091 & PRECISION LOST & |High order information lost by attempting \\
\hline IJJY & & |to express constant in a field not long \\
\hline & & |enough to contain it. \\
\hline & & \\
\hline |IJY \(110 \mid\) & EXPRESSION VALUE
TOO LARGE & |Value of expression greater than |-16777216 to +16777215. \\
\hline & TOO LARGE & -16777216 to +16777215. \\
\hline & & |Expressions in EQU and ORG statements are \\
\hline 1 & I & |flagged if (1) they include terms previously \\
\hline 1 & & |defined as negative values, or (2) positive \\
\hline & & |terms give a result of more than three bytes \\
\hline 1 & I & |in magnitude. The error indication may be \\
\hline 1 & & lerroneous due to (1) the treatment of \\
\hline & & |negative values as three-byte positive \\
\hline & & |values, or (2) the effect of large positive \\
\hline i i & & |values on the location counter if a control \\
\hline & & |section begins with a START statement having \\
\hline 1 i & & |an operand greater than zero, or a control \\
\hline & & |section is divided into subsections. \\
\hline
\end{tabular}

Figure 35. Assembler Diagnostic Error Messages (Part 10 of 14)

Messages ending with an I are printed on both SYSLST and SYSLOG unless one of the messages indicates that SYSLST or an unidentifiable unit is defective, in which case they will appear on SYSLOG only. The messages appearing on SYSLOG will be prefaced by "A" regardless of which assembler produced them. 1101 and 1111 errors can be detected at any point during assembly -- amount of assembly listing printed is unpredictable. 1121 through 115 errors are detected immediately upon assembly attempt -- no assembly listing is printed. In either case the assembly is terminated, the source is bypassed to a /* or EOF, and control returned to the supervisor via EOJ. The subsequent steps of a multiple step JOB are not bypassed unless they are also defective.
\begin{tabular}{|c|c|c|}
\hline Message |Code & |Message & | Meaning \\
\hline |IJQ 110I & ABORT--PERM IfO ERROR & |An unrecoverable error on the designated unit \\
\hline & & |prevents further processing. If the file \\
\hline , & & Inamed is SYSxxx, the unit code of the DTF \\
\hline & & | which caused the error does not match any \\
\hline & & |unit valid in the assembler. \\
\hline & & \\
\hline |IJQ 111I & ABORT--UNEXPECTED EOF & | The assembler does not support multivolume \\
\hline | IJY & ION SYSxxx & |work files. Determine the cause of EOF \\
\hline & & ( (usually short tape) and rerun with adequate |storage for work files. \\
\hline & & \\
\hline |IJQ 112I & |ABORT--I \({ }^{\text {a }}\) ADEQUATE & |Cause: An attempt was made to execute the \\
\hline \multirow[t]{20}{*}{IJY} & | CORE FOR 32L [ 44 K ] & [32K] D assembler in less than 14 K , or the F \\
\hline & | ASS EMBL ER & |assembler in less than 44 K . \\
\hline & & \\
\hline & 1 & |This is probably a user error. \\
\hline & & System Action: The job step is terminated. \\
\hline & & \\
\hline & 1 & |Programmer Action: If there is insufficient \\
\hline & & |main storage available, you must linkage edit \\
\hline & 1 & |a smaller assembler. \\
\hline & 1 & \\
\hline & & |If the problem recurs, do the foliowing to \\
\hline & 1 & |complete your problem determination action: \\
\hline & I & \\
\hline & 1 & 1. Execute the MAP command and retain the \\
\hline & 1 & output. \\
\hline & & 2. Have the printer output available. \\
\hline & & \\
\hline & 1 & Operator Action: Execute the MAP command to \\
\hline & & determine the partition size. Then allocate \\
\hline & & |a larger partition for the assembly. \\
\hline
\end{tabular}

Figure 35. Assembler Diagnostic Error Messages (Part 11 of 14)
\begin{tabular}{|c|c|c|}
\hline Message |Code & Message & Meaning \\
\hline \multirow[t]{42}{*}{|IJQ 1131} & ABORT--INVALID & Cause: The assignments for a work file(s) \\
\hline & PHYSICAL UNIT FOR & are not valid. \\
\hline & SYSXXx & \\
\hline & & - The device type is not valid, or the \\
\hline & & assembler is linkage edited for
different devices than those assigned. \\
\hline & & \\
\hline & & - The UA (unassign) or IGN (ignore) option was specified for the D assembler. \\
\hline & & \\
\hline & & - The specified mode setting is not valid. \\
\hline & & \\
\hline & & - For the D assembler, the work file \\
\hline & & device types are not consistent. (SYS003 is correct.) \\
\hline & & \\
\hline & & Only the first invalid unit is named in the \\
\hline & & |message. \\
\hline & & \\
\hline & & This is probably a user error. \\
\hline & & System Action: The job step is terminated. \\
\hline & & System Action: The job step is terminated. \\
\hline & & |Proqrammer Action: Use the LISTIO output to \\
\hline & & |determine the cause for the message. Use \\
\hline & & |CSERV to display the phase named "ASSEMBLY" \\
\hline & & land check byte \(\mathrm{X}^{\prime} 1 \mathrm{C}^{\prime}\), bits 5, 6, and 7 for \\
\hline & & |the device type specified at linkage edit \\
\hline & & |time as work files. \\
\hline & & | \\
\hline & & Bit 5: 1=2400 \\
\hline & & Bit 6: 1=2314 \\
\hline & & Bit 7: 1=2311 Correct the assignments and \\
\hline & & resubmit the job. \\
\hline & & \\
\hline & & |If the problem recurs, do the following to \\
\hline & & |complete your problem determination action: \\
\hline & &  \\
\hline & & 1. Have the LISTIO and CSERV output \\
\hline & & available. \\
\hline & & 2. Have the job stream and system output \\
\hline & & available. \\
\hline & & \\
\hline & & Operator Action: Issue the LISTIO command to \\
\hline & & |check the assignments and enter the correct \\
\hline & & work file assignments if possible. \\
\hline
\end{tabular}

Figure 35. Assembler Diagnostic Error Messages (Part 12 of 14)
\begin{tabular}{|c|c|c|}
\hline |Message Code & | Message & | Meaning \\
\hline \multirow[t]{17}{*}{|IJQ 1141} & |ABORT--NO UNIT ASSIGNED FOR |SYSPCH (for D assembler) & Cause: For the D assembler, the OPTION [ [DECK] is in effect and SYSPCH is not |assigned. \\
\hline & I & |This is probably a user error. \\
\hline & & \\
\hline & , & System Action: The job step is terminated. \\
\hline & & Programmer Action: Submit an assign for \\
\hline & I & |SYSPCH, \\
\hline & 1 & \\
\hline & 1 &  \\
\hline & & |specify OPTION [NODECK] and resubmit the jok. \\
\hline & 1 & Iff the problem recurs, do the following to \\
\hline & & [complete your problem determination action: \\
\hline & & 1. Retain the IISTIO listing. \\
\hline & I & 2. Have the job strean, program listing, \\
\hline & & and system log available. \\
\hline & & Operator Action: Execute the LISTIO command \\
\hline & 1 & land verify assignments. Submit an assign for \\
\hline & & |SYSPCH and rerun the job. \\
\hline \multirow[t]{20}{*}{|IJY 114 I} & |ABORT--NO UNIT & Cause: For the F assembler, a required unit \\
\hline & |ASSIGNED FOR SYSXXX
(OPTION SYM) & | (SYSO01-SYS003 or a device required by |an OPIION statement) is unassigned, or the \\
\hline & | (for F assembler) & |IGN option is specified for the device. The \\
\hline & & ( (ignore) option is valid for SYSPCH and SYSLST. \\
\hline & & |This is probably a user error. \\
\hline & & ISystem Action: The system terminates the jot \\
\hline & 1 & |step. \\
\hline & & |Programmer Action: Submit an assignment for \\
\hline & 1 & the indicated logical unit. \\
\hline & & \\
\hline & 1 & lor \\
\hline & & correct the OPTION statement to eliminate the |requirement and resubmit the job. \\
\hline & , & |If the problem recurs, have the LISTIO \\
\hline & 1 & |listing, the system log, the job stream, and \\
\hline & I & |the printer output available to complete your \\
\hline & & |problem determination action. \\
\hline & & Operator Action: Execute the LISTIO command \\
\hline & & land verify the assignments. Submit an assign \\
\hline & & ffor the indicated logical unit and rerun the \\
\hline & & ljob. \\
\hline
\end{tabular}

Figure 35. Assembler Diagnostic Error Messages (Part 13 of 14)
\begin{tabular}{|c|c|c|}
\hline |Message Code & Message & | Meaning \\
\hline \multirow[t]{24}{*}{|IJY 115I|} & |ABORT--INVALID DUAL & |Cause: SYSPCH and SYSIPT are both assigned \\
\hline & |ASSGN SYSPCH- & to the same unit, which is not a 1442 N 1 or \\
\hline & [SYSIPT [SYSLST] & |2520B1 card reader. \\
\hline & & \\
\hline & 1 & lor \\
\hline & & \\
\hline & 1 & |SYSPCH and SYSLST are both assigned to the \\
\hline & & |same unit, which is not a disk. \\
\hline & & \\
\hline & & |This is probably a user error. \\
\hline & 1 & System Action: The job step is terminated. \\
\hline & + & Programmer Action: Check the LISTIO listing \\
\hline & 1 & to determine the dual assignments. Reassign \\
\hline & 1 & lthe indicated logical units to separate \\
\hline & & |devices, or the required device type. \\
\hline & & \\
\hline & I & |If the problem recurs, retain the LISTIO \\
\hline & 1 & loutput, the job stream, system log, and \\
\hline & 1 & |supervisor listing to complete your problem \\
\hline & I & determination action. \\
\hline & , & Operator Action: Execute LISTIO to determine \\
\hline & , & the current assignments. Reassign the two \\
\hline & 1 & |indicated logical units to separate devices \\
\hline & 1 & for to the required device type. \\
\hline \multirow[t]{13}{*}{|IJQ 116I|} & ABORT-INVALID MULTIPLE & Cause: For the D assembler, more than one \\
\hline & | EXTENTS FOR WORKFILES & extent is assigned for SYS001, SYS002. \\
\hline & | (for the D assembler) & jor SYS003. \\
\hline & & System Action: The job step is terminated. \\
\hline & & Programmer Action: Probable user error. \\
\hline & & Correct extent job control statement. If the \\
\hline & 1 & |problem persists do the following kefore \\
\hline & 1 & |calling for IBM programming support. \\
\hline & 1 & - Execute the LSERV program and save its \\
\hline & & output. \\
\hline & & - Have the associated jobstream and program \\
\hline & & listing available. \\
\hline & & Operator Action: None. \\
\hline
\end{tabular}

Figure 35. Assembler Diagnostic Error Messages (Part 14 of 14)
Note: If the execution of the assembler is terminated abnormally with the message 4950A NO MORE AVAHABLE EXTENTS, on the console, one of the assembler work files has been filled. This is probably caused by a conditional assembly loop resulting from a logical error in the source code. To locate the error, ACTR statements should be included in each macro definition and in the main portion of the source code. The programmer must also make sure that a MACRO statement is included to identify the beginning of each macro definition. Otherwise the statements of the definition are included in the main portion of the program.

\section*{Appendix O. Self-Relocating Program Techniques}

Self-relocating programs are executed in a multiprogramming environment and at any location in main storage. These programs may be located in either foreground area of main storage. A program that is self-relocating must initialize its address constants, including channel command words (CCWs) at execution time. The user must code his own self-relocating routine for execution after it is linkage edited and loaded into main storage.

When coding a self-relocating program, the programmer should take these points into consideration:
1. All A-type address constants must be relocated.
2. The \(1 / O\) area addresses in all CCWs must be relocated.
3. Address constants generated by physical IOCS macros (EXCP, WAIT, etc.) must be relocated.
4. Logical IOCS macros can be self-relocated using the OPENR macro.

The following example program shows how a user may code a self-relocating program. This example uses the A-type constant and registers 1 and 2 although the user may use any of the other available registers if he chooses.

This program contains six address constants. Two are A-type and two each are contained in the command control block (CCB) and the channel command word (CCW) macros. This procedure is used:
1. The absolute addresses of the contents of the two A-type constants (EOFTAPE and CHA12) and the CCW for each CCB (PRINTCCW and TAPECCW) are loaded into a work register (register 1).
2. The work register is stored in the address constants [A (EOFTAPE) and A (CHA12)] and in their respective CCBs (PRINTCCB+8 and TAPECCB+8).
3. The command code for the CCWs shares a fullword with the I/O area address and must be reset after the I/O area address has been stored. This is done here by two methods: (a) saving the command code for the PRINTCCW in register 2 and then restoring it; (b) using the the Move Immediate (MVI) instruction for the IAPECCW to set the command code.

In the main routine of this program, note that register notation has been used with the EXCP and WAIT macros to avoid the generation of address constants by the macros themselves. The example of a self-relocating program follows.

SOURCE STATEMENT
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{PRINT NOGEN} \\
\hline \multirow[t]{3}{*}{PROGRAM} & START & & \\
\hline & BALR & 15,0 & \\
\hline & \multicolumn{3}{|l|}{USING *,15} \\
\hline \multicolumn{4}{|l|}{* ROUTINE TO Relocate address Constants} \\
\hline & LA & 1,PRI NTCCW & RELOCATE CCW ADDRESS \\
\hline & ST & 1. PR INTCCB+8 & IN CCB FOR PRINTER \\
\hline & LA & 1,TAPECCW & RELOCATE CCW ADDRESS \\
\hline & ST & 1. TAPECCB +8 & IN CCE FOR INPUT TAPE \\
\hline & LA & 1, EOFTAPE & *RELOCATE***** \\
\hline & ST & 1,AEOFTAPE & * PROGRAM * \\
\hline & LA & 1, CHA 12 & * ADDRESS * \\
\hline & ST & 1, ACHA 12 & ****CONSTANTS* \\
\hline & IC & 2,PRINTCCW & SAVE PRINT CCW OP CODE \\
\hline & LA & 1,OUTAREA & RELOCATE OUTPUT AREA ADDRESS \\
\hline & ST & 1,DRINTCCN & In PRINTER CCW \\
\hline & STC & 2,PRINTCCW & RESTORE PRINT CCW OP CODE \\
\hline & LA & 1, INAREA & RELOCATE INPUT AREA ADDRESS \\
\hline & ST & 1,TAPECCW & IN TAPE CCW \\
\hline & MVI & TAPECCW, 2 & SET TAPE CCW CODE TO READ \\
\hline \multicolumn{4}{|l|}{* MAIN ROUTINE...read tape and print records} \\
\hline \multirow[t]{14}{*}{READTAPE} & LA & 1,TAPECCB & GET CCB ADDRESS \\
\hline & EXCP & (1) & READ ONE RECORD FROM TAPE \\
\hline & WAIT & (1) & WAIT FOR COMPL. OF I/O \\
\hline & L & 10,AEOFTAPE & GET ADDRESS OF TAPE EOF ROUTINE \\
\hline & BAL & \(14, \mathrm{CHECK}\) & GO TO UNIT EXCEPTION SUBROUTINE \\
\hline & MVC & OUTAREA (10) , INAREA & EDIT RECORD \\
\hline & MVC & OUTAREA+15 (70), INAREA+10 & IN \\
\hline & MVC & OUTAREA+90(20). INAREA+80 & OUTPUT AREA \\
\hline & LA & 1,PRINTCCB & GET CCB ADDRESS \\
\hline & EXCP & (1) & PRINT EDITED RECORD \\
\hline & WAIT & (1) & WAIT FOR COMPL. OF I/O \\
\hline & L & 10, ACHA12 & GET ADDRESS OF CHAN 12 ROUTINE \\
\hline & BAL & 14. CHECK & GO TO UNIT EXCEPTION SUBROUTINE \\
\hline & B & READTAPE & \\
\hline \multirow[t]{3}{*}{CHECK} & TM & 4 (1),1 & CHECK FOR UNIT EXC. IN CCB \\
\hline & BCR & 1,10 & YES-GO TO PROPER ROUTINE \\
\hline & BR & 14 & NO-RETURN TO MAINLINE \\
\hline \multirow[t]{5}{*}{CHA 12} & MVI & PRINTCCW, \({ }^{\text {P }} 8 \mathrm{~B}^{\prime}\) & SET SK TO CHAN 1 OP CODE \\
\hline & EXCP & (1) & SK TO CHAN 1 IMMEDIATELY \\
\hline & WAIT & (1) & WAIT FOR COMPL. OF I/O \\
\hline & MVI & PRINTCCW,9 & SET PRINTER OP CODE TO WRITE \\
\hline & BR & 14 & RETURN TO MAINLINE \\
\hline \multirow[t]{2}{*}{EOFTAPE E} & EOJ & & END OF JOB \\
\hline & CNOP & 0.4 & ALIGN CCB'S TO FULL WORD \\
\hline PRINTCCB & CCB & SYS004,PRINTCCW, X'0400' & \\
\hline TAPECCB & CCB & SYS001,TAPECCW & \\
\hline PRINTCCW & CCW & 9,OUTAREA, X'20',110 & \\
\hline TAPECCW & CCW & 2,INAREA, X'20',100 & \\
\hline AEOFTAPE & DC & A (EOFTAPE) & \\
\hline ACHA 12 & DC & A (CHA12) & \\
\hline OUTAREA & DC & CL110' & \\
\hline \multirow[t]{2}{*}{INAREA} & DC & CL \(100{ }^{\circ}\) & \\
\hline & END & PROGRAM & \\
\hline
\end{tabular}

\section*{Appendix P. Sample Macro Definitions}

The macro definitions in this appendix are typical applications of the macro language and conditional assembly. Another macro definition is included as part of Appendix I. The definitions are presented along with statements generated from typical corresponding macro instructions.

The first macro definition is NOTE -- a DOS system macro taken from the source statement library of the DOS assembler.

The second macro definition is MOVE. This macro is recursive; i.e., it calls itself as an inner macro. Compare this macro definition with MOVE in Appendix 1. MOVE in Appendix I has more statements, however it functions differently and includes error checking facilities.
MACRO
ELABEL
NOTE EILEN
- IBM SYSTEM/360 TAPE/DISK OPERATING SYSTEM
- Change level 2-0
    AIF (T•EFILEN NE 'O').ONE

ELABEL \(L\) li=A(*) ****ERROR-PATCH DTF TABLE ADDRESS
    ago .THREE
.ONE AIF (:EFILEN'(1,1) NE '(').TWO
    AIF ('\&FILEN(1):EQ '1!).FOUR
\&LABEL LR 1, EFILEN(1) GET DTF TABLE ADDRESS
    ago .three
-TWO ANOP
ELABEL \(L\) GET DTF TABLE ADDRESS
.THREE \(L\) 15,1611) GET LOGIC MODULE ADDRESS

-FIVE BAL 14,12(15) BRANCH TO NOTE ROUTINE
    * Statements generated from note macro instructions
    - SYMBOL AS OPERAND
\begin{tabular}{lll}
\(\quad\) NNAME & NOTE & INFILE \\
+ + CHANGE & LEVEL & \(2-0\) \\
+NNAME & L & \(1,=A(I N F I L E)\) GET DTF TABLE ADDRESS \\
+ & L & \(15,16(1)\) GET LOGIC MODULE ADDRESS \\
+ & BAL & \(14,12(15)\) BRANCH TO NOTE ROUTINE
\end{tabular}
    * REGISTER 1 AS OPERAND
    NOTE (1)
** Change Level 2-0
+ L 15,16(1) GET LOGIC MODULE ADORESS
+ BAL 14,12(15) BRANCH TO NOTE ROUTINE

OTHER REGISTER AS OPERAND
NOTE (5)
+ Change Level 2-0
LR 1,5 GET DTF TABLE ADDRESS
L 15,16(1) GET LOGIC MODULE ADDRESS
BAL \(14,12(15)\) BRANCH TO NOTE ROUTINE

```

* 

MOVE LESS THAN 256 BYTES
MNAME MOVE FRMAD,TOAD,150

* MOVE 256 BYTES
MOVE FRMAD,TOAD,256
MVC TOAD +0(256),FRMAD+O LESS. THAN 256 BYTE MOVE
MOVE MORE THAN 256 BYTES

| MNAME2 | MOVE FRMAD,TOAD,400 |  |
| :--- | :--- | :--- | :--- | :--- |
| +MNAME2 | MVC | TOAD+O(256),FRMAD+0 256 BYTE MOVE |
| + | MVC | TOAD+ $256(144), F R M A D+256$ LESS THAN 256 BYTE MOVE |

            MOVE MORE THAN 512 BYTES
        MOVE FRMAD,TOAD,520
        MVC TOAD +O(256),FRMAD+0 256 BYTE MOVE
        MVC TOAD+256(256),FRMAD+256 256 BYTE MOVE
        MVC TOAD+512(8),FRMAD+512 LESS THAN 256 BYTE MOVE
    ```

Indexes to systems reference library manuals are consolidated in IBM System/360 Disk Operating System Master Index, GC24-5063 and in IBM System/360 Tape Operating System Programming Index, GC24-5064. For additional information about any subject listed below, refer to other publications listed for the same subject in the consolidated index.
\&SYS, restrictions on use 76,88,101
\&SYSECT (see Current control section name)
\&SYSLIST (see macro instruction operand)
\&SYSNDX (see macro instruction index)
\&SYSPARM (see system parameter for conditional assembly)
7090/7094 Support Package Assembler 13,170
Absolute terms 20
ACTR instruction 97
Address constants 56
A-type 57
Complex relocatable expressions 57
Literals not allowed 25
S-type 57
V-type 58
Y-type 57
Address specification 42
Addressing 31
Dummy sections 36
Explicit 31
External control sections 39
Implied 31
Relative 34
AGO instruction 96
Example 96
Form of 96
Inside. macro definitions 96
Operand field of 96
Outside macro definitions 96
Sequence symbol in 96
Use of 96
AIF instruction 95
Example of 95
Form of 95
Inside macro definitions 95
Invalid operand fields of 95
Logiçal expression in 95
Operand field of 95
Outside macro definitions 95
Sequence symbols in 95
Use of 95
Valid operand fields of 96
Alignment, boundary
CNOP instruction for 65
Machine instruction 41
Ampersands in
Character expressions 92
Macro-instruction operands 79
MNOTE instruction 99
Symbolic parameters 74
Variable symbols 72

ANOP instruction 97
Example of 97
Form of 97
Sequence symbol in 97
Use of 97
Apostrophes in
Character expressions 91
Macro instruction operands 77
MNOTE instruction 99
Arithmetic expressions
Arithmetic relations 94
Evaluation procedure 89
Invalid examples of 89
Operand sublists 90
Operators allowed 88
Parenthesized terms in 89
evaluation of 89
examples of 89
SETA instruction 88
SETB instruction 93
Substring notation 91,92
Terms allowed 88
Valid examples of 88
Arithmetic relations 94
Arithmetic variable 104
Assembler instructions
Statement 46
Table 144
(see specific instructions)
Assembler language 13
Basic Operating System 13
Basic Programming Support 13,170
Coding conventions 16
Comparison chart 170
Macro facilities, relation to 71
Statement format 17
Structure 19,20
Assembler program
Basic functions 12
DOS/TOS relationship 15
Listing 160
Output 34,183
Variants 182
Assembler relationships 15
Assembling a Program 174
Assemble-and-execute 13,178,181
Card Input \(174,178,181\)
Device Assignments 176,177
Diagnostic Error Messages 187
I/O Units Used 179,180
Operating Considerations 176,177
Output 183

Assembly, terminating an 67
Assembly no operation (see ANOP instruction)
Attributes 84
How referred to 85
Inner macro instruction operands 84
Kinds of 84
Notations 84
Operand sublists 84
Outer macro instruction operands 84
Suminary chart of 151
Use of 84
(see also specific attributes)

Basic Programming Support Assembler 13, 170
Base Registers
Ađđ̈ress calculation 15,39,42
DROP instructions 32
Loading of 31
USING instructions 31
Binary constant 53
Binary self-defining term 24
Binary variable 104
Bit length specification 49
Mutiple constants 50
Multiple operands 50
Duplicated constants 50
Blanks
Logical expressions 93
Macro instruction operands 79

CCW instruction 60
Channel command word, defining 60
Character codes 113
Character constant 51
Character expressions 91
Ampersands in 91
Character relations 94
Concatenating 92
Examples of 91
Periods and 91
Apostrophes in 91
SETB instructions 93
SETC instructions 90
Character relations 94
Character self-defining term 24
Charcter set 19,20,112
Character variable 104
CNOP instruction 65
Coding form 17
COM instruction 36
Commas, macro instruction operands 79
Comments entries 18
Comments statements
Examples of 19,78
Model statements 78
Not generated 78
Comparison chart 70
Compatibility between System/360
assemblers 12
DOS/TOS assembler variants 12
DOS/TOS assemblers and OS assemblers 13
DOS/TOS assemblers and BOS/BPS
assemblers 13
Macro-definitions 111

Complex relocatable expressions 57
Concatenation
Character expressions 91,92
Defined 77
Examples of 77
Substring notations 91
Conditional assembly elements, summary charts of 97,150
Conditional assembly instructions
How to write 83
Summary of \(9 \overline{8}\)
Use of 83
(see also specific instructions)
Conditional branch (see AIF instruction)
Constants (see also specific types)
Defining (see DC instructions)
Summary of 147
Continuation lines 16
Conditional branch instruction 44
Operand format 43,44
Control section location assignment 35
Control sections
Blank common 36
CSECT instruction 35,36
Defined 34
DSECT instruction 36
First control section, properties of 35
START instruction 35
Unnamed 36
COPY instruction 66
COPY statements in macro definitions
Form of 78
Model statements, contrasted 78
Operand field of 78
Use of 78
Count attribute
Defined 86
Notation 84
Operand sublists 86
Use of 86
Variable symbols 86
CSECT instruction, symbol in, length
attribute of 35,36
Current control section name (\&SYSECT)
Affected by CSECT, DSECT, START 105
Example of 106
Use of 105

Data definition instructions 47
Channel command words 60
Constants 47
Storages 58
Data representation 15
DC instruction 47
Duplication factor operand subfield 48
Operand subfield modifiers 48
Type operand subfield 48
Length modifier 48
Scale modifier 50
Exponent modifier 51
Constant operand subfield 51
Address-constants (see address constants)
Binary constant 53
Character constant 52
Decimal-constants 56

DC instruction (continued)
Fixed-point constants 53
Floating-point constants 54
Hexadecimal constant 52
Type codes for 50
Decimal constants 56
Length modifier 56
Length, maximum 56
Packed 54
Zoned 54
Decimal field, integer attribute of 87
Decimal self-defining terms 91
Defining constants (see DC instruction)
Defining storage (see DC instruction;
DS instruction)
Defining symbols 22,83
Diagnostic Error Messages 187
Dimension, subscripted SET symbols 104
Displacements 42
Double-shift instruction 42
DROP instruction 32,42
DS instruction 58
Defining areas 59
Forcing alignment 59
DSECT instruction 36
Dummy section location assignment 36,38
Duplication factor 48
Forcing alignment 59

Effective address length 43
EJECT instruction 61
END instruction 67
ENTRY instruction 38,39
Entry point symbol, identification of 38
EQU instruction 46
Equal signs, as macro instruction operands 79
Error message (see MNOTE instruction)
Error Messages 187
After END statement 67
Explicit addressing 31,42
Length 42
Exponent modifiers 51
Expressions 26,27,38
Absolute 42
Character 91
Evaluation 27
Logical 94
Relocatable 42
Summary chart of 150
Extended mnemonic codes 44
Operand format 45
Table 123
External control section, addressing of 39
External symbol, identification of 39
EXTRN instruction 39

\section*{First control section 35}

Fixed-point constants 53
Format 53
Positioning of 53
Scaling 54
Values, minimum and maximum 53,54
Fixed-point field, integer attribute of 86

Floating-point constants 54 Alignment 55 Format 55
Scale modifiers 55
Floating-point field, integer attribute of 87
Format control, input 63

GBLA instruction
Form of 101
Inside macro definitions 101 Outside macro definitions 101 Use of 101
GBLB instruction Form of 101 Inside macro definitions 101 Outside macro definitions 101 Use of 101
GBLC instruction Form of 101 Inside macro definitions 101 Outside macro definitions 101 Use of 101
General register zero, base register usage 32
Generated statements, examples of 77
Global SET symbols Defining 101 Examples of 101,102,103
Local SET symbols, compared 100
Using 101
Global variable symbols
Types of 100
(see also global SET symbols, subscripted SET symbols)

Hexadecimal constants 52
Hexadecimal-decimal conversion chart 116
Hexadecimal self-defining terms 23

I' (see Integer attribute)
ICTL instruction 63
Identification-sequence field 19
Identifying blank common control section 37,38
Identifying assembly output 60,61
Identify dummy section 36
Implied addressing 31,42 Length 42
Implied length specification 42
Inner macro instruction Defined 79 Example of 82
Symbolic parameters in 82
Instruction alignment 41
Instruction format 19
Interger attributed
Decimal fields 87
Examples of 87 Fixed-point fields 87 Floating-point fields 87
How to compute 87
Notation 84
Restrictions on use 87

Integer attributed (continued)
Use of 87
ISEQ instruction 63
\(K^{\prime}\) (see Count attribute)
Keyword
Defined 108
Keyword macro instruction 108
Symbolic parameter and 107
Keyword, inner macro instructions used in 109
Keyword macro definition
Positional macro definitions 107
compared 107
Use 107
Keyword macro instruction
Example of 109
Format of 108
Keywords in 108
Operands 68,108
Invalid examples 109
Valid examples 109
Operand sublists in 109
Keyword prototype statement
Examples of 108,109
Format of 108
Operands 108,109
Invalid examples 108
Valid examples 108
Standard values 108

L' (see Length attribute)
LCLA instruction
Form of 88
Use of 88
LCLB instruction Form of 88
Use of 88
LCLC instruction
Form of 88
Use of 88
Length modifier 48
Bit length specification 49
Lengths explicit and implied 42,43
Length attribute
Defined 43,85
Examples 85
Notation 84
Restrictions on use 86
Symbols 22,86
Use of 85,86
Length modifier 48
Length subfield 41
Level of parentheses 26
Library, copying coding form 66
Linkage symbols (see also ENTRY
instruction; EXTRN instruction)
Entry point symbol 38
External symbol 38
Linkage editor and use of 38
Listing, spacing 61,62
Listing control instructions 60
Literal pools 26,64,65
Segments one to four 65

Literals 25
Character 42
DC instruction, used in 25
Duplicate 26
Format 25
Literal pool, beginning 65
Literal pools, multiple 26
Treatment of self-defining term 25
Local SET symbols
Defining 101
Examples of 101,102,103
Global SET symbols, compared 100
Using 101
Local variable symbols
Types of 100
(see also local SET symbols)
(see also subscripted SET symbols)
Location counter \(46,51,57\)
Predefined symbols 23
References to 23
Setting 64
Logical expressions
AIF instructions 95
Arithmetic relations 94
Blanks in 94
Character relations 94
Evaluation of 94
Invalid examples of 94
Logical operators in 94
Parenthesized terms in Evaluation of 94 Examples of 94
Relation operators in 94
SETB instructions 93
Terms allowed in 94
Valid examples of 94
LTORG instruction \(\mathbf{6 4 , 6 5}\)

Machine features required 9
Machine instructions 41
Alignment and checking 41
Length 43
Literals, limits on 25
Mnemonic operation codes 43
Operand fields and subfields 41
Symbolic operand formats 43
Machine-instruction mnemonic codes 43
Alphabetical listing 123
MACRO
Form of 74
Use 74
Macro definition
Compatibility 111
Defined 74
Example of 76
How to prepare 74
Keyword (see Keyword macro definition)
Mixed-mode (see Mixed-mode macro definition)
Placement in source program 74
Sample 162,203,204
Use 74
Macro definition exit (see MEXIT instruction)
Machine instruction examples and format
RR 41,43,44

Machine instruction examples and format (contined)
RX 41,44
RS 41,44
SI 41,44 SS 41,44 Summary table 120,121
Macro definition header statement (see MACRO)
Macro definition trailer statement (see MEND
Macro facility
Additional features 97,98
Comparison chart 173
Relation to assembler language 71
Summary 98,149
Macro instruction
Defined 71
Example of 80
Form of 79
How to write 79
Levels of 82
Inner 82
Mnemonic operation code 79
Name entry of 79
Omitted operands 80
Example of 80
Operand entry of 79
operands
Ampersands 80
Blanks 80
Commas 80
Equal signs 80
paired parentheses 79
Paired apostrophes 79
Operand sublists 80,81
Operation entry of 79
Outer 81
Statement form 80
Types of 69
Used as model statement 81
Macro instruction index (\&SYSNDX)
AIF instruction 104
Arithmetic expressions 104
Character relation 104
Examṕle 105
MNOTE instruction 104
SETB instruction 104
SETC instruction 105
Use of 104
Macro instruction operand (\&SYSLIST)
Attributes of 106
Use of 106,109
(see also symbolic parameters)
Macro instruction prototype statement
(see prototype statement)
Macro instruction statement (see macro instruction)
MEND
Form of 74
MEXIT instruction, contrasted 99
Use of 74
MEXIT instruction
Example of 99
Form of 99
MEND, contrasted 99
Use of 99

Mixed-mode macro definitions
Positional macro definitions contrasted 110
Use 109,110
Mixed-mode macro instruction Example of 110 Form of 110 Operand field of 69,110
Mixed-mode prototype statement Example of 110
Form of 110
Operands of 110
Mnemonic operation codes 43 Extended 44
Machine instruction 43
Macro instruction 74
MNOTE instruction
Ampersands in 100
Error message 100
Example of 100
Operand entry of 99,100
Apostrophes in 100
Severity code 100
Use of 99
Model statements
Comments field of 76
Comments statements 78
Defined 75
Name field of 75
Operation field of 75
Operand field of 76
Use of 75
\(N^{\prime}\) (see Number attribute)
Name entries 18
Number attribute
Defined 86
Notation 86
Operand sublist 86

Object deck 183
Object module 34
Operands
Entries 17,18
Fields 41
Subfields 41,42
Symbolic 38,41,43
Operand sublist
Alternate statement form 81
Defined 80
Example of 81
Use of 81
Operation codes
Assembler 14
Machine 14
Operation entries 17,18
Operation field 41
Ordinary symbol 22
ORG instruction 64
Outer macro instruction defined 81

Paired parentheses 79

Paired apostrophes 79
Parentheses in
Arithmetic expressions 89
Logical expressions 94
Macro instruction operands 79,80
Operand fields and subfields 42
Paired 79
Period in
Character expressions 91
Comments statements 78
Concatenation 78
Sequence symbols 87
Positional macro definition (see macro definition)
Positional macro instruction (see macro instruction) 69
Previously defined symbols 23
PRINT instruction \(\overline{6} \overline{2}\)
Program control instructions 62
Program listings 15
Program sectioning and linking 21,31,34
Prototype statement
Alternate 75
Example of 75
Form of 74
Keyword (see keyword prototype statement)
Mixed-mode (see mixed-mode prototype statement)
Name entry of 74
Operand entry of 74
Operation entry of 74
Statement form 74,75
Symbolic parameters in 74
Use of 74
PUNCH instruction 63,64

Relational operators 94
Relative addressing 34
Relocatability 15,20
Attributes 38
Pragram, general register zero 32
Relocatable expressions 28,41
In USING instructions 32
Relocatable symbols 22
Relocatable terms
Pairing of 27
In relocatable expressions 28
REP card 186
REPRO instruction 64
RR machine instruction format 41,42
Length attribute 41
Symbolic operands 43
RS machine instruction format 41,42
Address specification 42
Length attribute 41
Symbolic operands 43
RX machine instruction format 41,42
Address specification 42
Length attribute 41
Symbolic operands 43

\footnotetext{
S' (see scaling attribute)
Sample macro definitions 161,203,204
Sample program 160
}

Scale modifier
Fixed-point constants 50
Floating-point constants 50,51
Scaling attribute
Decimal fields 85,86
Defined 85
Fixed-point fields 85,86
Floating-point fields 85,86
Notation 102
Restrictions on use 86
Symbols 85,86
Use of 85,86
Self-defining terms 23,24
Binary 24
Character 24
Decimal 23
Hexadecimal 23
üsiṇ̃ 23
(see also specific terms)
Sequence checking 63
Sequence symbols \(22,86,87\)
AGO instruction 96
AIF instruction 95,96
ANOP instruction 97
How to write 86,87
Invalid examples of 87
Macro instruction 87,88
Use of 87
Valid examples of 87,88
Set symbols
Assigning values to 83
Defining 83
Symbolic parameters, contrasted 83
Use 83
(see also local SET symbols)
(see also global SET symbols)
(see also subscripted SET symbols)
SET variable 100,101
SETA instruction
Examples of 89,90
Form of 88
Operand entry of 88
Evaluation procedure 89
Operators allowed 88 Parenthesized terms 89 Terms allowed 88
Valid examples of 88
Operand sublist 90 Example 90
SETB instruction
Example of 95
Form of 93
Logical expression in 94
Arithmetic relations 94 Blanks in 94 Character relations 94 Evaluation of 94 Operators allowed 94
Operand entry of 93,94 Invalid examples of 94 Valid examples of 94
SETC instruction
Apostrophes 90
Character expressions in 90 Ampersands 90 Periods 90

SETC instruction (continued)
Concatenation in
Character expressions 91
Substring notations 91,92
Examples of \(90,91,92\)
Form of 90
Operand entry of 90
Substring notations in 91,92
Arithmetic expressions in 92
Character expressions in 92
Invalid examples of 92
Valid examples of 92
Type attribute in 90,91 Example of 91
SETA symbol
Assigning values to 83
Defining 83
SETA instruction 89
Using 89
SETB symbol
AIF instruction 95,96
Assigning values to 83
Defining 83
SETA instruction 95
SETB instruction 95
SETC instruction 95
Using 95
SETC symbol
Assigning values to 83
Defining 83
SETA instruction 94
Using 93
Severity code 177
Severity code in MNOTE instruction 100
SI machine instruction format 44
Address specification 42
Length attribute 41
Symbolic operands 43
Source module 34
Source statement library defined 72
SPACE instruction 61,62
SS machine instruction format 41,44
Address specification 42
Length attribute 41
Length field 42
Symbolic operands 43
START instruction
Positioning of 34
Unamed control sections 35
Statements 16,17
Boundaries 16
Examples 18
Macro instructions 80
Prototype 74
Summary of 146
Storage, defining (see DS instruction)
S-type address constant 55
Sublist (see operand sublist)
Subscripted SET symbols
Defining 103
Dimension of 104
Examples 104
How to write 103
Invalid examples of 103
Subscript of 104
Using 104
Examples 104
Valid examples of ..... 103
Substring notation
Arithmetic expressions in ..... 92
Character expression in ..... 92 •
Concatenating
How to write 92
Invalid example of ..... 92
SETB instruction ..... 94
SETC instruction ..... 93
Valid examples of ..... 92
SYM card 185Symbol definition, EQU instruction for 46Symbols
Absolute ..... 22
Defining ..... 22
Length attributes ..... 41
Referring to
23
Length, maximum
Ordinary 22
Previously defined ..... 23
Relocatable 22
Restrictions 23
Sequence 22,87
Symbol table capacity ..... 153
Types of 22
Value attributes ..... 41
Variable 22
Symbolic linkages 38
ENTRY instruction ..... 38,39
EXTRN instruction ..... 39
Symbolic operands formats ..... 43
Symbolic parameter
Comments field ..... 76
Concatenation of ..... 77
Defined 76
How to write 76
Invalid examples of ..... 76
Model statements 76
Prototype statement ..... 74
Replaced by 76
Valid example of ..... 76
System parameter for conditional assembly
Assigning values ..... 107
Defined ..... 107
System variable symbols
Assigned values by assembler ..... 104
Defined 104
see also
T' (see Type attributes)
Tables, internal, capacity o ..... 151

Terms
Expressions composed of ..... 20
Pairing of ..... 27
TITLE instruction ..... 61
Type attribute
Defined 85
Literals 85
Macro instruction operands ..... 85
Notation 84
SETC instruction ..... 90
Use 85
\begin{tabular}{|c|c|}
\hline \multirow[t]{4}{*}{Unamed control section 35 USING instruction 31,42} & Variable symbols (continued) \\
\hline & Types of 72 \\
\hline & Use 72 \\
\hline & (see also specific variable symbols) \\
\hline \multicolumn{2}{|l|}{Variable symbols values to \(72 \quad\)-type address constant 58} \\
\hline Assigning values to 72 Defined 72 & \\
\hline How to write 72 & \\
\hline Restrictions in use to generate operation codes 74,75 & XFR instruction 13 \\
\hline Summary chart of 150 & \\
\hline System 104,105 & Y-type address constant 57 \\
\hline
\end{tabular}

Your views about this publication may help improve its usefulness; this form will be sent to the author's department for appropriate action. Using this form to request system assistance or additional publications will delay response, however. For more direct handling of such request, please contact your IBM representative or the IBM Branch Office serving your locality.

Reply requested:
Yes \(\square\)
No \(\square\)

Name:
Job Title:
Address:
\(\qquad\)
\(\qquad\)
Zip \(\qquad\)

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

\section*{Your comments, please . . .}

This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. Your comments on the other side of this form will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of ibm.

\title{
Fold \\ Fold
}

Business Reply Mail
No postage stamp necessary if mailed in the U.S.A.

Postage will be paid by:
International Business Machines Corporation
Department 813 L
1133 Westchester Avenue
White Plains, New York 10604

\section*{TBM}

\section*{International Business Machines Corporation \\ Data Processing Division \\ 1133 Westchester Avenue, White Plains, New York 10604 \\ (U.S.A. only)}

IBM World Trade Corporation
821 United Nations Plaza, Now York, New York 10017
(Intematlonal)```


[^0]:    TOS: Assembler D, 10 K variant
    Assembler $D, 14 \mathrm{~K}$ variant

[^1]:    A 2400-series Magnetic Tape Unit may be substituted for this device. It may be 7-track or 9-track. If 7 -track is used the data conversion feature is required and the tape must be set converter on, translator off, odd parity.) The 1052 printer-Keyboard must be operable if device assignment is tape.

[^2]:    $A-Y+X$
    A
    A*A
    $X-Y+A$
    *-Y (a reference to the location counter must be paired with another relocatable term from the same control section, i.e., with the same relocatability attribute)

