

LOGIC NO	DESCRIPTION	PART AD	EC AC	SEC #	REA	SF 9/P
SYSTEMS DIAGRAMS						
SD011	BLOCK DIAGRAM - STORAGE ADJ	2196980	731676	E0013		2510220
SD012	PERSPECTIVE DIAGRAM	2196981	414308	E0001		2510220
SD013	SJ4 STORAGE ADJUSTMENT *5 PAGES*	250C256	731503A	E0006		2510220
SD021	REF PLUG CHART	2196982	414308	E0001		2510220
SD031	TIMING	2196983	731503	E0003		2510220
SD041	8K ARRAY ADDRESSING	2196984	414308	E0001		2510220
SD042	4K ARRAY ADDRESSING	2196985	414308	E0001		2510220
SD043	X-Y DRIVE READ	2196986	414309	E0001		2510220
SD044	X-Y DRIVE WRITE	2196987	414308	E0001		2510220
SD051	INHIBIT SENSE 4K	2196988	414308	E0001		2510220
SD061	SENSE CONNECTIONS 8K	2196989	414308	E0001		2510220
SD062	SENSE CONNECTIONS 4K	2196990	414308	E0001		2510220
SD071	8K BOTTOM BOARD SCHEMATIC *2 PAGE	2196991	731676	E0013		2510220
SD072	4K BOTTOM BOARD SCHEMATIC *2 PAGE	2196992	731676	E0013		2510220
SD081	8K DIODE BOARD SCHEMATIC *2 PAGES	2196993	731676	E0013		2510220
SD082	4K DIODE BOARD SCHEMATIC *2 PAGES	2196994	731676	E0013		2510220
SD101	SLDA SOCKET LISTING	2196645	731503	E0003		2510220
SD111	CONTROL CLOCK	2196650	731503	E0003		2510220
SD121	XY CURRENT CONTROL	2196651	731503	E0003		2510220
SD221	VOLTAGE DISTRIBUTION	2196653	731503	E0003		2510220
SD311	MAR INVERTERS 1 OF 3	2196654	731503	E0003		2510220
SD311 010	MAR INVERTERS 1 OF 3	251C216	731504	E0004		2510220
SD321	MAR INVERTERS 2 OF 3	2196655	731503	E0003		2510220
SD331	MAR INVERTERS 3 OF 3	2196656	731503	E0003		2510220
SD331 010	MAR INVERTERS 3 OF 3	251C217	731504	E0004		2510220
SD411	Y READ GATE WRITE DRIVER	2196657	731503	E0003		2510220
SD421	Y READ GATE WRITE DRIVER	2196658	731503	E0003		2510220
SD431	Y READ GATE WRITE DRIVER	2196659	731503	E0003		2510220
SD441	Y READ GATE WRITE DRIVER	2196660	731503	E0003		2510220
SD451	X WRITE GATE READ DRIVER	2196661	731503	E0003		2510220
SD461	Y WRITE GATE READ DRIVER	2196662	731503	E0003		2510220
SD471	X Y DRIVE ARRAY CONN Y DIM	2196668	414308	E0001		2510220
SD511	X READ GATE WRITE DRIVER	2196663	731503	E0003		2510220
SD521	X READ GATE WRITE DRIVER	2196664	731503	E0003		2510220
SD531	X WRITE GATE READ DRIVER	2196665	731503	E0003		2510220
SD541	X WRITE GATE READ DRIVER	2196666	731503	E0003		2510220
SD551	X AUX WRITE GATE READ DRIVER	2196667	731503	E0003		2510220
SD561	XY DRIVE ARRAY CONN X DIM	2196669	414308	E0001		2510220
SD611	DATA INPUT	2196670	731503	E0003		2510220
SD621	DATA INPUT	2196671	731503	E0003		2510220
SD621 010	DATA INPUT	251C218	731504	E0004		2510220
SD631	INHIBIT INPUT LESS THAN 4K	2196672	414308	E0001		2510220
SD641	INHIBIT INPUT MORE THAN 4K	2196673	414308	E0001		2510220
SD651	INHIBIT INPUT LESS THAN 4K	2196674	414308	E0001		2510220
SD661	INHIBIT INPUT MORE THAN 4K	2196675	414308	E0001		2510220
SD711	INHIBIT SENSE BIT 0 AND 1	2196676	731503	E0003		2510220
SD721	INHIBIT SENSE BIT 2 AND 3	2196677	731503	E0003		2510220
SD731	INHIBIT SENSE BIT 4 AND 5	2196678	731503	E0003		2510220
SD741	INHIBIT SENSE BIT 6 AND 7	2196679	731503	E0003		2510220
SD751	INHIBIT SENSE BIT 8 AND 9	2196680	731503	E0003		2510220
SD761	INHIBIT SENSE BIT 10 AND 11	2196681	731503	E0003		2510220
SD771	INHIBIT SENSE BIT 12 AND 13	2196682	731503	E0003		2510220
SD781	INHIBIT SENSE BIT 14 AND 15	2196683	731503	E0003		2510220
SD791	INHIBIT SENSE BIT 16 AND 17	2196684	731503	E0003		2510220
SD791 010	INHIBIT SENSE BIT 16 AND 17	251C219	731504	E0004		2510220

2196980

SJ-4 CPU INTERFACE

READ CYCLE
WRITE CYCLE

CLOCK & TIMING
SD111

TIMING PULSES

TO INHIBIT DRIVERS, SENSE AMPLIFIER
& SENSE CONTROL

CURRENT CONTROL
SD121

TO GATES & DRIVERS

ARRAY CAPACITIES

4K
MAIN = 4096 - 18 BIT WORDS
AUX = 256 - 18 BIT WORDS

8K
MAIN = 8192 - 18 BIT WORDS
AUX = 512 - 18 BIT WORDS

ADDR REG BITS 3 TO 15, AUX

(8)

ADDR REG BITS
3, 4, 5, AUX
SD321-331

X WRITE
GATE S
SD531-551

X READ
DRIVERS
SD531-551

(8)


Y WRITE
GATES
SD451-461

Y READ
DRIVERS
SD451-461

ADDR REG BITS
9, 10, 11
SD311-321

SIDE
A

SIDE
B



ADDR REG BITS
12, 13, 14, 15
SD311

Y
RD GT - WR DR
SD411-441

BOTTOM BOARD
SD071-072

SENSE CONNECTIONS
SD061-062

INHIBIT BIT DATA

INHIBIT
DRIVERS
SD711-791

(8)

X
RD GT - WR DR
SD511-521

ADDR REG BITS
6, 7, 8
SD321


SENSE
AMPLIFIERS
SD711-791

SENSE
CONTROL
SD211

SENSE BIT DATA
(TO CPU)

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHARGE NO.	DATE	CHARGE NO.	NOTE	DEVELOPMENT NO.
NAME SJ-4 BLOCK DIAGRAM		10 AUG 68	414308			NOTE X POINT TO ENG. SPEC. NO.	
DESIGN			200302				
CHECK			731503				
APPRO			731676				
MODEL SDOII							
DRAW KE BAUC							
CHECK							

2196980



NOTES:
 X ELECTRON FLOW PATHS SHOWN FOR READ AND WRITE THROUGH X LINE 111 010.
 XI INHIBIT ELECTRON FLOW PATH IS SHOWN FOR INHIBIT-SENSE LINE BIT 6 LESS THAN 4K.
 XII DRAWING IS NOT TO SCALE
 XIII ONLY 4 OF 18 CONTACT PIN ASM ARE SHOWN. * SDO43 & SDO44 FOR CIRCUITRY IN J3, H2, AND H3.

DATE	EC NUMBER	DATE	EC NUMBER	SJ-4 PERSPECTIVE	
19AUG65	4143CS			DIAGRAM	
		DATE	19AUG65	P/N	2196981
				TYPE	
				IDA	SD012

SJ-4 STORAGE ADJUSTMENT (SUMMARY)

I VOLTAGE ADJUSTMENT

1. SET STORAGE BOARD LOGIC VOLTAGES TO WITHIN 1% OF NOMINAL.
2. SPECIAL VOLTAGE (+12V) SHOULD BE WITHIN 11.16V TO 12.84V (A2D09).
3. THE "+8.3V GATE VOLTAGE" SHOULD BE WITHIN 8.0 TO 8.8V (A2D13).
4. MEASURE INTAKE TEMPERATURE AND RECORD TEMPERATURE ON THE LABEL.
5. SET V-REF TO WITHIN ±0.03V OF THE VALUE GIVEN IN FIGURE 1 (G2B02 REFERENCED TO G2B06). V-REF IS OPTIMIZED FOR THE SPECIFIC UNIT UNDER THE "V-REF ADJUSTMENT" SECTION.

II SENSE CONTROL ADJUSTMENT

1. STOP CLOCK. "EMITTER STROBE" SHOULD BE AT ITS -3V LEVEL.
2. ADJUST -3V TO GIVE -2.70V BETWEEN "EMITTER STROBE" AND GROUND: (G2B12 TO G2D08).
3. ADJUST "SENSE CONTROL VOLTAGE" TO 2.14V REFERENCED TO THE "OFFSET VOLTAGE (G2B07 TO G2B09).
4. RESTORE -3V TO NORMAL (G2B06 TO G2D08).
5. "SENSE CONTROL VOLTAGE" RANGE IS 2.24V ± 0.05V (G2B07 TO G2B09). RECORD ON LABEL.

III STROBE ADJUSTMENT

1. OBSERVE ONES ENVELOPE (E.G. BIT 6 LESS THAN 4K: B7B02 & B7D02).
2. SHORT N2B05 TO N2D08 AND PLACE PEAK OF READ ONES ENVELOPE ON CENTER VERTICAL LINE.
3. REMOVE SHORT AND COMPARE "+ STROBE LESS THAN 4K (H2B09) WITH "+ STROBE MORE THAN 4K" (H2B08).
4. SET LEADING EDGE OF STROBE AT THE 0.5V LEVEL 10 NANoseconds AFTER PEAK OF ONES ENVELOPE (H2B09).*
5. RECORD ON LABEL THE INTERVAL BETWEEN THE PEAK OF THE ONES ENVELOPE AND THE LEADING EDGE OF THE STROBE. (B7B02 & B7D02 TO H2B09).
6. RECORD ACCESS TIME ON LABEL (E1E11 TO C1C11 OR B7B04).

IV V-REF ADJUSTMENT

1. SET V-Z TO 6.36V OR 6.24V IF CPU CANNOT OPERATE OUTSIDE ±4% (G2B11 TO G2D08).
2. DETERMINE THE UPPER AND LOWER OPERATING LIMITS OF V-REF (G2B02 TO G2B06).
3. SET V-Z TO 5.64V OR 5.76V IF CPU CANNOT OPERATE OUTSIDE ±4% (G2B11 TO G2D08).
4. DETERMINE THE UPPER AND LOWER OPERATING LIMITS OF V-REF (G2B02 TO G2B06).
5. SET V-REF TO THE OPTIMUM OPERATING POINT. (SEE FIGURE 5), AND RECORD V-REF VALUE.
6. DETERMINE V-REF OPERATING RANGE (%) AND INSURE THAT THE REQUIREMENTS LISTED IN THE TABLE ARE MET, RECORD V-REF LIMITS AND PERCENTAGE ON LABEL.

SUMMARY OF TEST POINTS, VOLTAGE REFERENCE POINTS AND POTENTIOMETER LOCATIONS

NET NAME	LOCATION OR PIN	COMMENTS OR LEVEL
-3V LOGIC VOLTAGE	G2B06	-3.00V, ±0.03V (A), ±0.12V (B).
+3V LOGIC VOLTAGE	G2D03	+3.00V, ±0.03V (A), ±0.12V (B).
+6V LOGIC VOLTAGE	G2B11	+6.00V, ±0.06V (A), ±0.24V (B), ±0.36V (C).
BOARD LOGIC GROUND	G2D08	GROUND
+12V SPECIAL VOLTAGE	A2D09	+12.00 ±0.84V
+8.3V GATE VOLTAGE	A2D13	+8.3V -0.3V, +0.5V
VREF POTENTIOMETER	G2	(UPPER POT)
VREF	G2B02	(REFERENCE TO -3V)
-3V (0.7V) EMITTER STROBE	G2B12	(REFERENCE TO GND)
SENSE CONTROL POTENTIOMETER	G2	(LOWER POT)
SENSE CONTROL VOLTAGE (VSA)	G2B07	(REFERENCE TO OFFSET VOLTAGE)
OFFSET VOLTAGE	G2B09	0.8V ±0.2V
+ READ CYCLE	E1E11	(TO SYNCHRONIZE SCOPE)
+ STROBE LESS THAN 4K	H2B09	(REFERENCE POINT)
+ STROBE MORE THAN 4K	H2B08	(REFERENCE POINT)
STROBE POTENTIOMETER	N2	(ONLY POT)
X CURRENT REFERENCE VOLTAGE	M2B09	(TEST POINT)
Y CURRENT REFERENCE VOLTAGE	B2B09	(TEST POINT)
- SENSE BIT 6	C1C11 OR B7B04	(ACCESS REFERENCE)
+ SHORT TIME	N2B13	(REFERENCE POINT)

A WESTON 901 (1/4%) OR EQUIVALENT METER IS REQUIRED FOR ALL VOLTAGE ADJUSTMENTS. TIME MEASUREMENTS ARE TO BE WITHIN ± 10 NS. ABSOLUTE TIME MEASUREMENTS SHALL BE MADE WITH A CALIBRATED SCOPE. IN THE FIELD THIS CALIBRATION CAN BE DONE WITH THE CRYSTAL OSCILLATOR TIMING OUTPUT OF THE HOST MACHINE. GROUNDED PROBES MUST BE USED FOR MAKING TIME MEASUREMENTS.

TOLERANCE NOTES

- (A) - ADJUSTMENT SETTING TOLERANCE - APPLIES TO THE ADJUSTMENT PROCEDURE ONLY
- (B) - NORMAL OPERATING SUPPLY VARIATION MEASURED AT THE STORAGE UNIT BOARD PINS LISTED ABOVE.
- (C) - STORAGE OPERATING LIMITS HOWEVER, THE CPU MAY NOT OPERATE OUTSIDE OF ±4%, I.e. 6.00V ±0.24V.
- * - THESE ARE TO BE WITHIN 10 NS OF EACH OTHER.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME SJ-4 STORAGE		21 FEB 67	256302			X PRINT TO ENG. SPEC. NO.	2500256
ADJUSTMENT		11 JUN 67	731503A				
DESIGN	LEP/BJ	MODEL					
DETAIL		HII					
CHECK		DRAW	KE 11 JUN 67				
APPRO		CHECK					SD013

SJ-4 STORAGE ADJUSTMENT (DETAILED)

STORAGE ADJUSTMENT SHOULD NOT BE MADE UNLESS A CARD IN A2, B2, G2, M2, OR N2 IS REPLACED OR THERE IS A CLEAR INDICATION THAT THE STORAGE IS NOT ADJUSTED PROPERLY. A COMPLETE ADJUSTMENT INCLUDES 1) VOLTAGE ADJUSTMENT, 2) SENSE CONTROL ADJUSTMENT, 3) STROBE ADJUSTMENT, AND 4) VREF ADJUSTMENT.

IF THE CARD IN LOCATION N2 IS REPLACED, THE "STROBE ADJUSTMENT" SECTION MUST BE FOLLOWED. IF A CARD IN A2, B2, G2, OR M2 IS REPLACED, A COMPLETE ADJUSTMENT MUST BE MADE.

UPDATE "ADJUSTMENT SETTINGS" LABEL WHENEVER THE STORAGE IS READJUSTED.

I. VOLTAGE ADJUSTMENT

ALL VOLTAGES ARE MEASURED WITH RESPECT TO STORAGE UNIT GROUND EXCEPT WHERE NOTED OTHERWISE. A WESTON 901 (2/4%) OR EQUIVALENT METER IS REQUIRED FOR ALL VOLTAGE ADJUSTMENTS.

1. SET STORAGE BOARD LOGIC VOLTAGES AS FOLLOWS, MEASURED WITH RESPECT TO BOARD GROUND.

-3.00V ±0.03V	G2B06
+3.00V ±0.03V	G2D03
*+6.00V ±0.06V	G2B11
GROUND	G2D08

* NOTE: +6 IS ALSO V_Z

2. SPECIAL VOLTAGE (+12V), MEASURED AT A2D09, SHOULD BE WITHIN 11.16V TO 12.84V

+12.0V ±0.84V A2D09

3. THE "+8.3V GATE VOLTAGE" SHOULD BE WITHIN 8.0V TO 8.8V.

+8.3V GATE VOLTAGE: A2D13
(+8.3V-0.3V, +0.5V)


4. MEASURE THE TEMPERATURE OF THE INCOMING AIR AND RECORD THE TEMPERATURE ON THE LABEL.

THERMOMETER: P/N 5392366 (OR EQUIVALENT)

5. SET V-REF (MEASURED WITH RESPECT TO -3V) TO WITHIN ±0.03V OF THE VALUE GIVEN IN FIGURE 1. THIS IS AN INITIAL ADJUSTMENT. V-REF IS A TEMPERATURE TRACKING VOLTAGE. ONCE V-REF HAS BEEN SET IT WILL TRACK A LINE PARALLEL TO THAT SHOWN IN FIGURE 1. THIS LINE REPRESENTS THOSE SETTINGS OF V-REF AT WHICH THE STORAGE CAN BE EXPECTED TO OPERATE WITHOUT ERROR. IT DOES NOT REPRESENT OPTIMUM SETTINGS OF V-REF FOR A SPECIFIC STORAGE UNIT. THE ACTUAL TRACKING LINE MAY HAVE A SLOPE OF (-0.013V ±0.002V)/°C

VREF POT: G2(UPPER POT)
VREF: G2B02
-3V: G2B06

V-REF ↑



$$\text{SLOPE} = \frac{V\text{-REF AT } T_1 - V\text{-REF AT } T_2}{\text{TEMPERATURE } T_1 - \text{TEMPERATURE } T_2}$$

WHERE: T₁ - T₂ MUST BE AT LEAST 10° C.

SLOPE RANGE: -0.011V/°C TO -0.015V/°C.

FIGURE 1: VREF VS TEMPERATURE (T)

II. SENSE CONTROL ADJUSTMENT

1. STOP THE CLOCK. THE "-3V (0.7V) EMITTER STROBE" SHOULD BE AT ITS -3V LEVEL. THE TWO VOLTAGES (-3V & 0.7V) DEFINE THE SIGNAL LEVELS OF THIS NET.

2. ADJUST -3V TO GIVE -2.70V BETWEEN "-3V (0.7V) EMITTER STROBE" AND GROUND.

-3V (0.7V) EMITTER STROBE: G2B12
GROUND: G2D08

3. ADJUST THE LOWER POTENTIOMETER ON CARD G2 TO SET THE "SENSE CONTROL VOLTAGE" TO 2.14V REFERENCED TO THE "OFFSET VOLTAGE"

SENSE CONTROL POT: G2(LOWER POT)
SENSE CONTROL VOLTAGE: G2B07
OFFSET VOLTAGE: G2B09

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHARGE NO.	DATE	CHARGE NO.	NOTE	DEVELOPMENT NO.
NAME	SJ-4 STORAGE	21 FEB 67	256302			X PRINT TO ENG. DEPT. NO.	2500256
	ADJUSTMENT	12 JUN 67	731503A				
DESIGN	LER 10 JUN 67						
DETAIL							
CHECK		DRAW	KE 12 JUN 67				
APPRO		CHECK					SDO13

4. RESTORE -3V TO NOMINAL.

-3V G2B06

5. RESTORING -3V TO NOMINAL WILL CAUSE THE "SENSE CONTROL VOLTAGE" REFERENCED TO THE "OFFSET VOLTAGE" TO RISE TO $2.24V \pm 0.05V$ AT ROOM TEMPERATURE. THIS VOLTAGE CHANGES AT THE RATE OF $+0.01V/10^{\circ}C$. NOTICE THE $2.24V \pm 0.05V$ IS THE RANGE, BUT THAT THE CORRECT SETTING IS OBTAINED BY FOLLOWING STEPS 1 TO 4. RECORD THE FINAL VALUE OF "SENSE CONTROL VOLTAGE" REFERENCED TO THE "OFFSET VOLTAGE" ON THE LABEL. TOLERANCE FROM FINAL VALUE IS $\pm 0.02V - 0.01V/^{\circ}C$.

III. STROBE ADJUSTMENT

SYNCHRONIZE ON TO OR "+ READ CYCLE" (E1E11). THE BASIC REQUIREMENT TO BE MET IS THAT THE LEADING EDGE OF THE STROBE, H2B09 (MEASURED AT THE 0.5V LEVEL WITH RESPECT TO ITS BASELINE) MUST BE WITHIN 0 TO 30 NANoseconds (WITH A NOMINAL SETTING OF 10 NS) AFTER THE PEAK OF THE ONES ENVELOPE. THE UNIT SHOULD OPERATE AT NOMINAL VOLTAGES ON ALL PATTERNS WHEN THE STROBE IS DELAYED AT LEAST 30 NANoseconds FROM ITS FINAL SETTING.

NOTE: THE CLOCK CARD (5804683) IN N2 MAY BE OF A, B, OR C LEVEL, i.e. HAVE A 1K POTENTIOMETER. IN THIS CASE, IT MAY NOT BE POSSIBLE TO DELAY THE STROBE SUFFICIENTLY. IF THE STROBE CANNOT BE DELAYED AT LEAST 20 NS LATER THAN THE "FINAL" SETTING, THE CARD SHOULD BE REPLACED BY ONE HAVING A 2K POTENTIOMETER, i.e. A D (OR LATER) LEVEL CARD. THE FINAL SETTING MUST BE AT LEAST ONE FULL TURN FROM ITS MAXIMUM DELAYED POSITION.

1. WHILE RUNNING AN ALL ONES PATTERN IN ALL ADDRESSES, OBSERVE THE ONES ENVELOPE FOR A LESS THAN 4K BIT, e.g. BIT 6 < 4K, B7B02 AND B7D02, USING DIFFERENTIAL SCOPE LEADS (OR ALTERNATE) TO DIFFERENTIAL INPUTS OF SCOPE SUCH AS A 561S, 647, OR 453. A SCOPE HAVING A BANDWIDTH OF AT LEAST 20 MC IS REQUIRED, AND SCOPE SETTINGS OF 50 NS AND 20 MV PER CM ARE RECOMMENDED.

CABLE ASSEMBLY--DIFFERENTIAL SCOPE LEADS (PN 2182907).

ALTERNATE: DIRECT TWISTED PAIR TERMINATED ON EACH LINE BY A 150 OHM RESISTOR TO SCOPE GROUND.

e.g. - BIT 6 < 4K: B7B02 AND B7D02

2. SHORT N2B05 TO N2D08 TO REMOVE STROBE REFLECTION, THEN ADJUST THE CENTER OF THE ONES ENVELOPE AT READ TIME TO THE CENTER VERTICAL LINE. CENTER MAY BE DETERMINED BY ADJUSTING THE SCOPE TO PLACE THE RISE AND FALL OF THE ONES ENVELOPE AT ± 50 NS ON THE SAME HORIZONTAL LINE. SEE FIGURE 2. AT LEAST TWO BITS SHOULD BE OBSERVED TO DETERMINE THE AVERAGE TIME FOR THE CENTERS, e.g. BIT 6 < 4K: B7B02 AND B7D02 (4K), BIT 6 > 4K: A7B02 AND A7D02 (8K) OR BIT 14 < 4K: M7B02 AND M7D02 (4K) AND BOTH POSITIVE AND NEGATIVE CENTERS SHOULD BE OBSERVED.

- BIT 6 < 4K: B7B02 AND B7D02
- BIT 6 > 4K: A7B02 AND A7D02
- BIT 14 < 4K: M7B02 AND M7D02.

N2B05 SHORTED TO N2D08




FIGURE 2

3. REMOVE THE SHORT OF STEP 2 AND COMPARE (ON 8K UNITS) "+ STROBE LESS THAN 4K." WITH "+ STROBE MORE THAN 4K." THE LEADING EDGES OF THE STROBES (MEASURED AT THE 0.5V LEVEL) MUST BE WITHIN 10 NANoseconds. A 10-TO-1 PROBE SHOULD BE USED FOR THESE MEASUREMENTS.

- + STROBE LESS THAN 4K: H2B09
- + STROBE MORE THAN 4K: H2B08

4. ADJUST THE POTENTIOMETER ON CARD N2 TO PLACE THE LEADING EDGE OF THE "+ STROBE LESS THAN 4K" (MEASURED AT THE 0.5V LEVEL WITH RESPECT TO ITS BASELINE) 10 NANoseconds LATER THAN THE THE ONES ENVELOPE. SEE FIGURE 3.

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME: 50-4 STORAGE		12 JUN 67	731503A			A PRINT TO ENG. SPEC. NO.	2500256
ADJUSTMENTS							
DESIGNER: ER 10 JUN 67	MODEL:						
CHECK:	DRAW: KE 12 JUN 67						
APPRO:	CHECK:						SD103

STROBE POT: N2




FIGURE 3

5. RECORD ON THE LABEL THE INTERVAL BETWEEN THE CENTERS OF THE ONES ENVELOPE (FIGURE 2) AND THE LEADING EDGE OF THE STROBE (MEASURED AT THE 0.5V LEVEL WITH RESPECT TO ITS BASELINE - FIGURE 3).

6. MEASURE THE INTERVAL BETWEEN THE RISE OF "+ READ CYCLE" (E1E11) AND THE FALL OF "-SENSE BIT 6" (C1C11 OR B7B04) AT THE 0.5V LEVEL WITH RESPECT TO BASELINES. SEE FIGURE 4. RECORD THIS INTERVAL AS "ACCESS TIME" ON THE LABEL.

+ READ CYCLE: E1E11

- SENSE BIT 6: C1C11 OR B7B04

ACCESS TIME: 700 NS TO 950 NS (SPECIFICATION)

910 NS±30 NS (TYPICAL 8K) 880 NS±30 NS (TYPICAL 4K)




FIGURE 4

IV. VREF ADJUSTMENT

VREF OPERATING LIMITS ARE DETERMINED BY RUNNING WORST CASE PATTERNS THROUGH ALL ADDRESSES. THESE PATTERNS ARE SET UP BY A TESTER OR BY STORAGE ADJUSTMENT PROGRAMS PROVIDED BY THE USING SYSTEM. FAILURE POINTS WILL BE DETECTED BY COMPARISON CIRCUITRY OR PARITY ERROR INDICATION. A VREF -V_Z OPERATING RECTANGLE IS FORMED BY DEFINING THE UPPER AND LOWER BOUNDARIES AS +6±0.36V (V_Z). THE LEFT AND RIGHT BOUNDARIES ARE DETERMINED BY THE TWO INNERMOST V-REF LIMITS V_A AND V_B ON THE +6V±0.36V (V-Z) LINES. THE OPTIMUM (V-REF) OPERATING POINT IS THE POINT WHERE THE DIAGONALS OF THE RECTANGLE INTERSECT.




FIGURE 5 TYPICAL PLOT

1. SET V_Z TO 6.36V. (6.24V IF CPU CANNOT OPERATE OUTSIDE ±4% TOLERANCE ON +6V SUPPLY)

V_Z (LOGIC +6V): G2B11

2. DETERMINE THE UPPER AND LOWER VREF OPERATING LIMITS BY ADJUSTING THE UPPER POTENTIOMETER ON CARD G2. MEASURE VREF WITH RESPECT TO -3V.

VREF POT: G2(UPPER POT)
 VREF: G2B02
 -3V: G2B06

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME: SJ-4 STORAGE		2JUN67	731503A			X PRINT TO ENG. SPEC. NO.	2500256
ADJUSTMENT							
DESIGN: LER 20JUN67	MODEL						
CHECK: KE 12JUN67	DRAW: KE 12JUN67						
APPRO: []	CHECK: []						SD013

3. SET V_Z TO 5.64 V. (5.76V IF CPU CANNOT OPERATE OUTSIDE $\pm 4\%$ TOLERANCE ON +6V SUPPLY)

V_Z (LOGIC +6V): G2B11

4. DETERMINE THE UPPER AND LOWER VREF OPERATING LIMITS BY ADJUSTING THE UPPER POTENTIOMETER ON CARD G2. MEASURE VREF WITH RESPECT TO -3V.

VREF POT: G2(UPPER POT)
VREF: G2B02
-3V: G2B06

5. SET VREF TO OPTIMUM OPERATING POINT, SEE FIGURE 5 ABOVE, AND RECORD THE VALUE DETERMINED ON THE LABEL.

VREF: OPTIMUM OPERATING POINT

6. DETERMINE THE V-REF OPERATING RANGE (%). THE REQUIREMENTS ARE LISTED IN THE TABLE BELOW AND THE RANGE IS FOUND FROM:

a) FOR "OPTIMUM" CONDITION: $\pm R_o = \pm \left\{ \frac{V_A - V_B}{V_A - V_B} \right\} \times 100$. (R_o IS THE LIMIT PERCENTAGE FROM OPTIMUM OPERATING POINT.)

SEE FIGURE 5 FOR DEFINITIONS OF V_A AND V_B

b) FOR "TRACKING" CONDITION: $\pm R_T = \pm \left\{ \frac{|V_N - V_T|}{V_T} \right\} \times 100$. (R_T IS THE PERCENTAGE FROM V-REF TRACKING POINT)

V_T IS THE VREF TRACKING POINT AND V_N IS THE VALUE OF V_A OR V_B NEAREST TO V_T . RECORD THE V-REF LIMITS AND PERCENTAGE ON LABEL.

ENVIRONMENT		REQUIRED LIMITS OF ERROR FREE OPERATION	
CLASSIFICATION	TEMPERATURE RANGE	VREF	Vz
ROOM TEMP	20°C TO 30°C	OPTIMUM VALUE } $\pm 10\%$	NOMINAL $\pm 6\%$
CLASS C	10°C TO 43.3°C	TRACKING POINT VALUE } $\pm 6\%$	NOMINAL $\pm 6\%$
ABOVE AND BELOW CLASS C	4°C TO 10°C AND 43.3°C TO 52°C	TRACKING POINT VALUE } $\pm 4\%$	NOMINAL $\pm 6\%$



* NOTE: FOR "CLASS C" AND "ABOVE AND BELOW CLASS C" THE LIMITS APPLY OVER THE TEMPERATURE RANGE SHOWN FOR ANY COMBINATION OF V-REF AND V_Z (i.e. - VREF +6% & V_Z -6%).

THE $\pm 10\%$ VREF VALUE APPLIES ONLY FOR THE SPECIFIC ROOM TEMPERATURE AT WHICH V-REF IS OPTIMIZED. THUS, IF THE UNIT IS ADJUSTED AND TESTED AT A ROOM TEMPERATURE ONLY (i.e. A TEMPERATURE WITHIN 20°C TO 30°C) THE UNIT MUST OPERATE ERROR FREE WHEN V-REF IS VARIED $\pm 10\%$ FROM ITS OPTIMUM OPERATING POINT AND WHEN V_Z IS VARIED IN ANY COMBINATION (e.g. -V-REF +10% AND V_Z -6%).

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	SJ-4 STORAGE	21FEB67	256302			X PRINT TO ENR. SPEC. NO.	
	ADJUSTMENT	9JUN67	731503A				
DESIGNER	LER 20JUN67	MODEL					
DETAIL							
CHECK		DRAW	KE 9JUN67				
APPRO		CHECK					

ARRAY CONNECTOR BLOCK

STORAGE ADDRESS REGISTER




SLT BOARD (CARD SIDE)

DATE	19JUG65	EC NUMBER	411308	DATE	19JUG65	P/N	2196982	TYPE		SJ-4 REFERENCE	
PLUGGING CHART											
IBM											
S0021											

	A	B	C	D	E	F	G	H	J	K	L	M	N	
1	CONNECTOR 1		CONNECTOR 2			CONNECTOR 3			CONNECTOR 4					
2	V REG T A C T O R 3404	Y C C U N T R O L 3773	API & 9 A I INH BITS 0-8 * 3466	API & 9 A I INH BITS 0-8 3466	/	ADDR REG BITS INV 6-15 3132	P O T V REF & SEN CTRL 3491	LOGIC & ADDR REG BITS INV 3,4,5 0525	AUX RD DR & WR GT ** 3467	API & 9 A I INH BITS 9-17 3466	API & 9 A I INH BITS 9-17 * 3466	X C C U N T R O L 3773	P O T C L O C K S T R O B E 4683	
3	INH SEN BITS 7&9 * 3475	INH SEN BITS 7&9 3475	Y RD GT - WR DR			Y RD DR, WR GT		X RD GT-WR DR		X RD DR, WR GT		INH SEN BITS 100 001 010 011 * 3467	INH SEN BITS 100 001 010 011 * 3467	
4	INH SEN BITS 1&5 * 3475	INH SEN BITS 1&5 3475											INH SEN BITS 11&17 * 3475	INH SEN BITS 11&17 * 3475
5	INH SEN BITS 2&3 * 3475	INH SEN BITS 2&3 3475											INH SEN BITS 13&15 * 3475	INH SEN BITS 13&15 * 3475
6	INH SEN BITS 4&8 * 3475	INH SEN BITS 4&8 3475											INH SEN BITS 10&12 * 3475	INH SEN BITS 10&12 * 3475
7	INH SEN BITS 0&6 * 3475	INH SEN BITS 0&6 3475											INH SEN BITS 14&16 * 3475	INH SEN BITS 14&16 * 3475
8														




* BK ONLY
** AUX FEATURE ONLY



- NOTES:
- X BIT PLANE RELATIONSHIP
 BIT 0 - PLANE 1
 BIT 1 - PLANE 2
 ...
 BIT 16 - PLANE 17
 BIT 17 - PLANE 18
 - XI EVEN BIT SENSE LINES ARE ON ARRAY SIDE C. ODD BIT SENSE LINES ARE ON ARRAY SIDE A.
 - XII DIODES ARE ON DIODE BOARD (SD031).
 - XIII ADDRESS LINES GO THROUGH ALL 18 OF THE PLANES FROM THE DIODE BOARD TO BOTTOM BOARD.
 - XIV CONNECTION IS ON BOTTOM BOARD (SD071).
 - XV SEE BOTTOM LEFT.

NOTES (CONTINUED):
 XV THE CONNECTIONS BETWEEN DIODE BOARD AND ARRAY (OR ARRAY AND BOTTOM BOARD) ARE ACTUALLY ON ALTERNATE SIDES FOR ANY TWO ADJACENT ARRAY LINES.

DATE		EC NUMBER		SJ-4 8K ARRAY ADDRESSING		
19AUG65	414308			DATE	19AUG65	P.N. 2196964
					TYPE	
				ICM		SD041



3 4 5 6 7 8 9 10 11 12 13 14 15
 0 0 0 1 1 1 1 1 1 0 0 0 0 0


THE CORES SELECTED ARE AT THIS ADDRESS

BIT PLANE RELATIONSHIP			
SIDE D BIT	SIDE B BIT	PLANE	SENSE LINE SIDE
0	2	1	C
1	3	2	A
4	6	3	C
5	7	4	A
8	10	5	C
9	11	6	A
12	14	7	C
13	15	8	A
16	17	9	C


NOTES:

- XI DIODES ARE ON DIODE BOARD (SD082).
- XII X ADDRESS LINES FROM DIODE BOARD GO THROUGH THE ARRAY ON SIDE B, JUMPER ACROSS AT BOTTOM BOARD (SD072), AND RETURN VIA SIDE D TO DIODE BOARD FOR X COMMONING (SD082).
- XIII Y ADDRESS LINES GO THROUGH THE ARRAY FROM DIODE BOARD AND ARE COMMONED ON THE BOTTOM BOARD (SD072).

XIV THE CONNECTIONS BETWEEN DIODE BOARD AND ARRAY (OR ARRAY AND BOTTOM BOARD) ARE ACTUALLY ON ALTERNATE SIDES FOR ANY TWO ADJACENT ARRAY LINES.




DATE	EC NUMBER	DATE	EC NUMBER	SJ-4 4K ARRAY ADDRESSING	
13AUG65	414308			DATE 19AUG65	P.N. 2196985
				TYPE	
				FORM	SD042




NOTES:
 X HEAVY LINES INDICATE PRIMARY PATH OF ELECTRON FLOW.
 DASHED LINES INDICATE SECONDARY PATH OF ELECTRON FLOW.

DATE		EC NUMBER		SJ-4 X-Y DRIVE		
194 055				(READ CURRENT FLOW)		
414308				DATE	19AUG65	P/M
						2196986
						TYPE
						SD043

CURRENT CONTROL



DATE	EC NUMBER	DATE	EC NUMBER	SJ-4 X-Y DRIVE	
19AUG65	414308			(WRITE CURRENT FLOW)	
		DATE	19AUG65	P/N	2196957
				TYPE	
					S0044





NOTE:
X SYNC POINT: + READ CYCLE (H2J05).
XI SEE S0031.

DATE	EC NUMBER	DATE	EC NUMBER	SJ-4 INHIBIT SENSE (BIT 6 < 4K)	
19AUG65	414308			DATE	19AUG65 P/M 2196988
					TYPE
				IBM S0051	

ARRAY SIDE A

ARRAY SIDE C



170	178	159	158	13D	13C	11D	11B	9C	93	70	78	5D	53	3D	3B	1D	1B
C-525	C-525	C-453	C-453	C-435	C-435	C-375	C-375	C-255	C-255	C-195	C-195	C-165	C-165	C-105	C-105	C-075	C-075
J5013	J5012	J5009	J5013	J5012	J5013	J5010	J5013	F4009	F4009	F4011	F4013	F5010	F5011	F5013	F5013	E5013	E5013
J5013	J5012	J5009	J5013	J5012	J5013	J5010	J5013	F4009	F4009	F4011	F4013	F5010	F5011	F5013	F5013	E5013	E5013

BIT NOS. & ARRAY HALF
CONNECTOR TERMINAL NOS.
ARRAY CONTACT PIN NOS. NOTE XI

0B	00	2B	2D	4B	4C	6B	6D	8C	8A	10B	10D	12B	12D	14B	14D	16B	16D
C-015	C-045	C-075	C-105	C-135	C-165	C-195	C-225	C-255	C-285	C-315	C-345	C-375	C-405	C-435	C-465	C-495	C-525
D7009	D7011	D7012	D7013	E7011	E7013	F7009	F7011	F7012	F7013	H7011	H7013	J7011	J7012	J7013	K7011	K7012	K7013
D7009	D7011	D7012	D7013	E7011	E7013	F7009	F7011	F7012	F7013	H7011	H7013	J7011	J7012	J7013	K7011	K7012	K7013



BIT NOS. & ARRAY HALF
CONNECTOR TERMINAL NOS.
ARRAY CONTACT PIN NOS. NOTE XI

- NOTES:
 XI EACH ARRAY CONTACT PIN IS JUMPED TO A CONNECTOR TERMINAL VIA A PRINTED CIRCUIT (SEE S0012)
 XII EACH CONNECTOR TERMINAL IS JUMPED TO AN ARRAY TERMINAL VIA A DISCRETE WIRE (SEE S0012,) THE WIRES ARE GROUPED IN TWISTED TRIPLET.
 XIII ARRAY TERMINALS MARKED C ARE COMMONED, E.G. 38-40 OR 78-80
 XIV ARRAY TERMINAL MARKED S IS JUMPED TO EITHER CONNECTOR TERMINAL MARKED S FOR A GIVEN BIT AND ARRAY HALF.

DATE	EC NUMBER	DATE	EC NUMBER	SJ-4 BK	
AUG 65	414303			SENSE CONNECTIONS	
				DATE	AUG 65
				P/N	2196933
				TYPE	
				IDM	SD061

ARRAY SIDE A

ARRAY SIDE C




- NOTES:
- XI EACH ARRAY CONTACT PIN IS JUMPED TO A CONNECTOR TERMINAL VIA A PRINTED CIRCUIT (SEE SD012).
 - XII EACH CONNECTOR TERMINAL IS JUMPED TO AN ARRAY TERMINAL VIA A DISCRETE WIRE (SEE SD012.) THE WIRES ARE GROUPED IN TWISTED TRIPLETS.
 - XIII ARRAY TERMINALS MARKED C ARE COMMONED, E.G. 33-40 OR 78-80.
 - XIV ARRAY TERMINAL MARKED S IS JUMPED TO EITHER CONNECTOR TERMINAL MARKED S FOR A GIVEN BIT AND ARRAY HALF.

DATE	EC NUMBER	DATE	EC NUMBER	SJ-4 4K	
AUG 65	414305			SENSE CONNECTIONS	
		DATE	AUG 65	P.N.	2196997
				TYPE	
				IDM	SD062

STORAGE ADDRESS REGISTER



HIGH ORDER X				LOW ORDER				HIGH ORDER Y				LOW ORDER		
3	4	5	6	7	8	9	10	11	12	13	14	15		
RD	DR	RD	GT	RD	DR	RD	GT	RD	DR	RD	GT	DR		
WR	GT	WR	DR	WR	DR	WR	GT	WR	DR	WR	GT	DR		

AIR FLOW



JUMPERS TO DIODE BOARD NOTE XI

JUMPERS TO DIODE BOARD NOTE XI




(CONNECTOR TERMINAL NUMBERS)

(CONNECTOR TERMINAL NUMBERS)

(CONNECTOR TERMINAL NUMBERS)

- NOTES
- X THIS SCHEMATIC SHOWS THE COMMONING OF THE X AND Y ARRAY LINES
 - XI ALSO SHOWN ARE THE CONNECTOR TERMINALS FOR THE JUMPER WIRES WHICH RUN BETWEEN THE BOTTOM BOARD AND THE DIODE BOARD
 - XII TWENTY-SEVEN (27) INHIBIT-SENSE LINE TERMINALS ARE SHOWN IN EACH CORNER OF THE BOARD.
 - XIII FOR BOARDS NOT HAVING "S" CLIPS REFER TO SHEET 2 OF 2



IBM				DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME				19AUG65	414308			X PRINT TO ENG. SPEC. NO:	
SJ-4 8K BOTTOM BOARD SCHEMATIC				16NOV67	731518				
DESIGN	LD	MODEL		1FEB68	731676				
DETAIL	LD	16NOV67							
CHECK	KC	24-VG	DRAW						
APPRO	NEW	24-VG	CHECK						

STORAGE ADDRESS REGISTER

HIGH X				LOW X				HIGH Y				LOW Y			
ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER	ORDER
3	4	5	6	7	8	9	10	11	12	13	14	15			
RD	DR	RD	GT	RD	DR	RD	DR	RD	GT	RD	DR	RD	GT	RD	DR
WR	GT	WR	DR	WR	DR	WR	GT	WR	GT	WR	DR	WR	DR	WR	GT


AIR FLOW

NUMBERING SEQUENCE FOR SENSE CONNECTIONS

0	34
0	53
0	52
0	49
0	46
0	43
0	40
0	36
0	34
0	31
0	28

0	27
0	26
0	25
0	20
0	18
0	17
0	15
0	12
0	9
0	8
0	7
0	6
0	5
0	2
0	1

DETAIL A
DETAIL B





IBM		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME SJ-4 8K BOTTOM BOARD		19AUG65	414308			X PRINT TO ENG. SPEC. NO.	SD071
SCHEMATIC		16NOV67	731518				
DESIGN	MODEL	2FEB68	731676				
DETAIL LD 8NOV67							
CHECK RG 2 NOV 67	DRAW						
APPRO ASW 9 NOV 67	CHECK						

16664-7

AIR FLOW

STORAGE ADDRESS REGISTER

X				Y			
HIGH ORDER	LOW ORDER	HIGH ORDER	LOW ORDER	HIGH ORDER	LOW ORDER	HIGH ORDER	LOW ORDER
3	4	5	6	7	8	9	10
11	12	13	14	15			
RD DR	RD GT	RD DR	RD GT	RD DR	RD GT	RD DR	RD GT
WR GT	WR DR	WR GT	WR DR	WR GT	WR DR	WR GT	WR DR




- NOTES
- X THIS SCHEMATIC SHOWS THE COMMONING OF THE Y ARRAY LINES AND THE INTERCONNECTION OF THE X LINES BETWEEN THE R AND D HALVES OF THE ARRAY
 - XI ALSO SHOWN ARE THE CONNECTOR TERMINALS FOR THE JUMPER WIRES WHICH RUN BETWEEN THE BOTTOM BOARD AND THE DIODE BOARD
 - XII TWENTY FOUR (24) INHIBIT-SENSE LINE TERMINALS ARE ACTIVE ON SIDE A AND 30 ON SIDE C
 - XIII REFER TO SHEET 2 OF 2 FOR BOARDS NOT HAVING 'S' CLIPS

DATE		CHARGE NO.	DATE	CHARGE NO.	NOTE	DEVELOPMENT NO.
19AUG65		414308			X POINT TO DES. SPEC. NO.	
2FEB68		731676				
DESIGN	BOOK					
DETAIL	KYS 2FEB68					
CHECK	DRAW					
APPROV	CHECK					


SD072

STORAGE ADDRESS REGISTER

X				Y								
HIGH ORDER		LOW ORDER		HIGH ORDER		LOW ORDER						
3	4	5	6	7	8	9	10	11	12	13	14	15
RD DR	RD DR	RD GT	WR DR	RD DR	RD DR	RD DR	RD DR	RD GT	WR DR	RD GT	WR DR	RD DR




DETAIL A
DETAIL B
NUMBERING SEQUENCE FOR SENSE CONNECTIONS



IBM		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME SJ-4 4K BOTTOM BOARD		19AUG65	414308			X PRINT TO ENG. SPEC. NO.	
SCHEMATIC		2FFB68	731676				
DESIGN	MODEL						
DETAIL KTS 2FFB68							
CHECK	DRAW						
APPRO	CHECK						


SHEET 1 OF 2

STORAGE ADDRESS REGISTER



NOTE X


DIODE PACS





DETAIL "A"

DETAIL "B"


ARRAY Y LINE



NOTE XI



DATE	EC NUMBER	DA E	EC NUMBER	SJ-4 8X DIODE BOARD		
19AUG65	414308			SCHEMATIC		
17 FEB 67	256302			DATE	19AUG65	P M 2156993
11 MAY 67	731503					TYPE
25 SEP 67	730728					
1 FEB 68	731670			ICM		S0081




STORAGE ADDRESS REGISTER



HIGH ORDER				LOW ORDER			
X	Y	X	Y	X	Y	X	Y
3	4	5	6	7	8	9	10
11	12	13	14	15			
RD DR	RD DR	RD DR	RD DR	RD DR	RD DR	RD DR	RD DR
WR GT	WR GT	WR GT	WR GT	WR GT	WR GT	WR GT	WR GT

(NOTE X)

DIODE PACS



- NOTES**
- X USE SHEET 1 OF 2 FOR DIODE BOARDS HAVING "S" TYPE TERMINALS
 - XI TO LOCATE AN ARRAY LINE USE THE HIGH AND LOW BINARY NOTATION OF THE STORAGE ADDRESS REGISTER AS SHOWN ON THIS PAGE
 - XII LEAST SIGNIFICANT ADDRESS BIT IS ON RIGHT OR Y AND BOTTOM FOR X




INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME SJ-4 BK DIODE BOARD		19AUG65	414308			X PRINT TO ENG. SPEC. NO.	2196993
SCHEMATIC		17FEB67	256302				
DESIGN	MODEL	11MAY67	731503				
DETAIL		21SEP67	730728				
CHECK	APPRO	1FEB68	731676				

STORAGE ADDRESS REGISTER

X				Y			
3	4	5	6	7	8	9	10
RD DR	WR DR	RD DR	WR DR	RD DR	WR DR	RD DR	WR DR
HIGH ORDER				LOW ORDER			
ORDER				ORDER			

NOTE X


DIODE PACS



DETAIL "A"


DETAIL "B"

NOTE XI



NOTE XII


DATE	EC NUMBER	DATE	EC NUMBER	SJ-4	4x DIODE BOARD
19AUG65	414308	17 FEB 67	256302		SCHMATIC
11MAY67	731505				DATE 19A-665 P M 2195994
2FEB68	731676				ITEM
					ITEM 50082



AIR FLOW



"S" CLIP "L" CLIP
BOARD TERMINAL PROFILE
REFERENCE



(ARRAY TERMINAL NUMBERS)


(ARRAY TERMINAL NUMBERS)

(90) - Y WR GT 100
X RD GT-WR DR 000
X RD GT-LR DR 010
X RD GT-UR DR 100
X RD GT-UR DR 110
AUX WR GT
X RD GT-WR DR 111
X RD GT-WR DR 101
X RD GT-LR DR 011
X RD GT-LR DR 001
Y RD DR 011


JUMPERS FROM BOTTOM BOARD
HIGH - (160) - Y WR GT 111
(158) - Y WR GT 110
(156) - Y WR GT 101

JUMPERS FROM BOTTOM BOARD
LOW
0000
1100
1010
1000
0110
0100
0010
0000

JUMPERS FROM BOTTOM BOARD
LOW
0001
1111
1101
1011
1001
0111
0101
0011
0001




STORAGE ADDRESS REGISTER



(NOTE XI)

DIODE PACS




DETAIL "A"

DETAIL "B"

NOTES

- X TO LOCATE AN ARRAY LINE, USE THE HIGH AND LOW BINARY NOTATION OF THE STORAGE ADDRESS REGISTER AS SHOWN ON THIS PAGE
- XI THE X RD GT-WR DR (LOW ORDER X) COMMONING IS ON THE D HALF OF THE A AND C SIDES OF THE DIODE BOARD
- XII LEAST SIGNIFICANT ADDRESS BIT IS ON RIGHT FOR Y AND BOTTOM FOR X
- XIII USE SHEET 1 OF 2 FOR DIODE BOARDS HAVING "S" TYPE TERMINALS
- XIV USE SHEET 2 OF 2 FOR DIODE BOARDS HAVING "L" TYPE TERMINALS



NOTE XII

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME: 3J-4 4K DIODE BOARD SCHEMATIC		25	44308			X PRINT TO ENG. SPEC. NO.	
DESIGN	MODEL	17 FEB 67	25	202			
DETAIL		11 MAY 67	7	202			
CHECK	DRAW: KE	2 FEB 67	2	1676			
APPRO	CHECK						


SOLID LOGIC DESIGN AUTOMATION--SOCKET LISTING

A1	CONNECTOR E09 SD611AA4 E11 SD721AK4	C2	SD641 AA AB AC AD AE AF AG AH AJ AK	F4	SINGLE CARD CORE SD751	J5	SINGLE CARD CORE SD791	M4	5803475 3475 SD791 A1 A2 SD761 A3 A4
A2	SINGLE CARD 5803484 3484 SD221 A4	C3	SINGLE CARD 5803467 3467 SD411 AA AB AC AD AE AF AG AH AJ AK AL AM	F5	SINGLE CARD CORE SD731	J6	SINGLE CARD CORE SD561	M5	SINGLE CARD 5803475 3475 SD771 A1 A2 SD781 A3 A4
A3	SINGLE CARD BK 5803475 3475 SD751 A1 A2 SD741 A3 A4	D1	CONNECTOR A09 SD621AA4 A11 SD751AK4 E09 SD331AA4 E11 SD111BR4	F7	SINGLE CARD CORE SD731	J7	SINGLE CARD CORE SD781	M6	SINGLE CARD 5803475 3475 SD771 A1 A2 SD761 A3 A4
A4	SINGLE CARD BK 5803475 3475 SD731 A1 A2 SD711 A3 A4	D2	SINGLE CARD 5803466 3466 SD531 AA AB AC AD AE AF AG AH AJ AK	G1	CONNECTOR A09 SD311AA4 A11 SD311AC4 E09 SD331AA4 E11 SD111BR4	K1	CONNECTOR A09 SD311AA4 A11 SD311AC4 E09 SD621AB4 E11 SD771AK4	M7	SINGLE CARD 5803475 3475 SD791 A1 A2 SD781 A3 A4
A5	SINGLE CARD BK 5803475 3475 SD721 A1 A2 A3 A4	D3	SINGLE CARD 5803467 3467 SD421 AA AB AC AD AE AF AG AH AJ AK AL AM	G2	SINGLE CARD 5803491 3491 SD221 A1 SD121 B1 SD111 C1 C2	K2	SINGLE CARD 5803466 3466 SD651 AA AB AC AD AE AF AG AH AJ AK	N1	CONNECTOR A09 SD331AK4 A11 SD331AR4
A6	SINGLE CARD BK 5803475 3475 SD751 A1 A2 SD731 A3 A4	D5	SINGLE CARD CORE SD561	G3	SINGLE CARD 5803467 3467 SD451 AA AB AC AD AE AF AG AH AJ AK AL AM	K3	SINGLE CARD 5803467 3467 SD521 AA AB AC AD AE AF AG AH AJ AK AL AM	N2	DOUBLE CARD 5804683 4683 SD111 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE B1 B2 B3
A7	SINGLE CARD BK 5803475 3475 SD711 A1 A2 SD741 A3 A4	D6	SINGLE CARD CORE SD561	H1	CONNECTOR A09 SD311AA4 A11 SD331AP4 B09 SD321AJ4 B11 SD321AL4 C09 SD321AE4 C11 SD321AG4 D09 SD331AF4 D11 SD111BR4 E11 SD111BQ4	K5	SINGLE CARD CORE SD561	N4	SINGLE CARD BK 5803475 3475 SD791 A1 A2 SD761 A3 A4
B1	CONNECTOR A09 SD611AA4 A11 SD711AJ4 B09 SD611AB4 B11 SD711AK4 C09 SD611AC4 C11 SD721AJ4 D09 SD611AD4 D11 SD721AK4 E09 SD611AE4 E11 SD731AJ4	D7	SINGLE CARD CORE SD721	H2	SINGLE CARD 5800525 0525 SD111 A1 A2 A3 B1 B2 B3 C1 SD331 D1 E1 SD321 F1 G1	K6	SINGLE CARD CORE SD561	N5	SINGLE CARD BK 5803475 3475 SD771 A1 A2 SD781 A3 A4
B2	SINGLE CARD 5803773 3773 SD121 AA AB AC AD AE AF AG AH AJ AK AL AM SD111 BA	E1	CONNECTOR A09 SD331AA4 A11 SD331AP4 B09 SD321AJ4 B11 SD321AL4 C09 SD321AE4 C11 SD321AG4 D09 SD331AF4 D11 SD111BR4 E11 SD111BQ4	H3	SINGLE CARD 5803467 3467 SD461 AA AB AC AD AE AF AG AH AJ AK AL AM	K7	SINGLE CARD CORE SD791	N6	SINGLE CARD BK 5803475 3475 SD771 A1 A2 SD761 A3 A4
B3	SINGLE CARD 5803475 3475 SD731 A1 A2 SD741 A3 A4	E3	SINGLE CARD 5803467 3467 SD431 AA AB AC AD AE AF AG AH AJ AK AL AM	H4	SINGLE CARD CORE SD761	L1	CONNECTOR A09 SD621AB4 A11 SD761AJ4 B09 SD621AC4 B11 SD761AK4 C09 SD621AD4 C11 SD771AJ4 D09 SD621AE4 D11 SD771AK4 E09 SD621AF4 E11 SD761AJ4	N7	SINGLE CARD BK 5803475 3475 SD791 A1 A2 SD781 A3 A4
B4	SINGLE CARD 5803475 3475 SD731 A1 A2 SD711 A3 A4	E5	SINGLE CARD CORE SD721	H5	SINGLE CARD CORE SD761	L2	SINGLE CARD BK 5803466 3466 SD661 AA AB AC AD AE AF AG AH AJ AK		
B5	SINGLE CARD 5803475 3475 SD721 A1 A2 A3 A4	E6	SINGLE CARD CORE SD561	H7	SINGLE CARD CORE SD761	L3	SINGLE CARD 5803467 3467 SD531 AA AB AC AD AE AF AG AH AJ AK AL AM		
B6	SINGLE CARD 5803475 3475 SD751 A1 A2 SD731 A3 A4	E7	SINGLE CARD CORE SD731	J1	CONNECTOR A11 SD311AL4 B11 SD111BS4 C09 SD321AA4 C11 SD321AC4 D09 SD311AJ4 D11 SD311AL4 E09 SD311AE4 E11 SD311AG4	M1	CONNECTOR A11 SD791AK4 B09 SD621AG4 B11 SD781AK4 C09 SD621AH4 C11 SD791AJ4 D09 SD621AJ4 D11 SD791AK4 E09 SD331AH4 E11 SD331AQ4		
B7	SINGLE CARD 5803475 3475 SD711 A1 A2 SD741 A3 A4	F1	CONNECTOR A11 SD741AK4 A09 SD611AF4 B11 SD731AK4 C09 SD611AG4 C11 SD741AJ4 D09 SD611AH4 D11 SD741AK4 E09 SD611AJ4 E11 SD751AJ4	J2	SINGLE CARD AUX 5803467 3467 SD551 AA AB AC AD AE AF AG AH AJ AK AL AM	M2	SINGLE CARD 5803773 3773 SD121 AA AB AC AD AE AF AG AH AJ AK AL AM SD111 BA		
C1	CONNECTOR A11 SD741AK4 A09 SD611AF4 B11 SD731AK4 C09 SD611AG4 C11 SD741AJ4 D09 SD611AH4 D11 SD741AK4 E09 SD611AJ4 E11 SD751AJ4	F2	SINGLE CARD 5803132 3132 SD311 A1 B1 C1 D1 E1 F1 SD321 G1 H1 J1 K1	J3	SINGLE CARD 5803467 3467 SD511 AA AB AC AD AE AF AG AH AJ AK AL AM	M3	SINGLE CARD BK 5803467 3467 SD541 AA AB AC AD AE AF AG AH AJ AK AL AM		
S		F3	SINGLE CARD 5803467 3467 SD441 AA AB AC AD AE AF AG AH AJ AK AL AM			M4	SINGLE CARD		
D									
0									
100	SINGLE CARD BK 5803466 3466								

PLUG LIST

PART NO	ACC	TYPE	SOCKETS	TOTAL
5800525	0525	H2		01
5803132	3132	F2		01
5803466	3466	C2 K2		02
5803465 BK	3465	C2 L2		02
5803467	3467	C3 D3 E3 P3		09
		G3 H3 J3 K3		
		L3		
5803467 BK	3467	A3		01
5803467 AUX	3467	J2		01
5803475	3475	B3 B4 B5 B6		09
		B7 F4 A5 A6		
		A7		
5803475 BK	3475	A3 A4 A5 A6		09
		A7 N4 N5 N6		
		N7		
5803484	3484	A2		01
5803491	3491	G2		01
5803773	3773	B2 F2		02
5804683	4683	K2		01
		CONN A1 B1 C1 D1		13
		E1 F1 G1 H1		
		J1 K1 L1 M1		
		N1		
		CORE D5 D6 D7 E5		18
		E6 E7 F4 F5		
		F7 H4 H5 H7		
		J5 J6 J7 K5		
		K6 K7		


SOCKET LISTING
 DATE 04-26-67 PACH. SJ-4
 LOG 1164 BOARD 632-21
 PREV. ENGR. 03-15-67 256302
 PRES. ENGR. 04-25-67 731503
 P.N. 2195645 SDD
 IBM CORP. SDD BLK.



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE WZ011
 NOTE 2 FOR CONNECTION OF W2002 AND W2006 REFER TO ENG. SPEC. 878090 OR MAINTENANCE MANUAL
 NOTE 3 FOR STROBE ADJUSTMENT REFER TO S0013.
 NOTE 4 SYSTEM MAY PROVIDE GND LEVEL TO INHIBIT STROBE

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503

MEMORY CONTROL CLOCK			
DATE	04-27-67	TRCH.	SJ-4
LOG	1154	FRAGE	63
		P.N.	2196550
IBM CORP.	CD	ELK.	BUI




NOTE 2 V-REF
SPEC
5405V B02
3491B1
Z-21C2
1C-AD

1.4V
SPEC
T25SC
3773AC
Z-21B2
2L-AC

NOTE 1 FOR LOCATION OF 632-21
REFER TO PAGE W2011
NOTE 2 FOR V-REF ADJUSTMENT
REFER TO SD013.

11-20-64 414300
05-07-65 414302
08-19-65 414308
03-18-66 236302
04-25-67 731503

X Y CURRENT CONTROL			
DATE	04-27-67	DRAWN	SJ-A
LOG	115N	PRATE	63
		P.No	2195651
IBM CORP.	CD	BLX	BL



CLAMP TO +3 VOLTS Y DIMENSION-SD121BB4


CLAMP TO +3 VOLTS X DIMENSION-SD121BA3

NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE U2011
 S NOTE 2 FOR SENSE CONTROL VOLTAGE ADJUSTMENT REFER TO SD013
 D
 2 NOTE 3 DISTRIBUTION MAY BE BY MINI-BUS OR BY PRINTED OR YELLOW WIRE ON THE BOARD
 1
 000

11-20-64 414300
 05-07-65 414302
 03-15-66 256302
 04-15-67 731503

LOGIC VOLTAGE DISTRIBUTION		
DATE	04-27-67	MACH. SJ-4
LOG	117W FRAME	63
	P.N.	219653
IBM CORP.	CD	BLK.

5
 D
 2
 1
 000




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE WZ011

AA4 2-21G1A09	632-21J1D09
632-21K1A09	AL4 2-21F1D11
AC4 2-21G1A11	632-21J1D11
632-21K1A11	632-21F1A11
AE4 2-21F1E09	632-21J1A11
632-21J1E09	
AG4 2-21F1E11	
632-21J1E11	
AJA 2-21F1D09	

11-20-54 414300
 05-07-55 414302
 08-19-55 414308
 03-15-56 256702
 04-25-57 731503

MAR INVERTERS 1 OF 3		
DATE	04-27-67	FRAC. SJ-4
LOG	115N FRAME	63
		P.No. 2196654
IBM CORP.	CD BLK.	000




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 SYSTEM MAY REMOVE M3D09 TO J1D11 REFER TO W2021

AA4 Z-2101A09	632-21J1D09
AC4 Z-2101A11	632-21J1D11
AE4 Z-2101E09	632-21J1A11
AG4 Z-2101E11	632-21J1E11
AJ4 Z-2101A09	632-21J1D09

010
 SIR TO PN 2196654 EC 731503

04-26-67 731504

PAR INVERTERS 1 OF 3
 DATE 04-26-67 PACH. SJ-4
 LOG 117J FRAME 63
 Pch 2510216
 TBA CORP. CD BLK. 58




NOTE 1 FOR LOCATION OF 632-21
 REFER TO PAGE WZ011
 000

AA4 Z-21F1C09 632-21H1B09
 632-21J1C09 AL4 Z-21E1B11
 AC4 Z-21F1C11 632-21H1B11
 632-21J1C11
 AE4 Z-21E1C09
 632-21H1C09
 AG4 Z-21E1C11
 632-21H1C11
 AJ4 Z-21E1B09

11-20-64 414300
 05-07-65 414302
 03-15-68 256302
 04-25-67 731503

MAR INVERTERS 2 OF 3
 DATE 04-27-67 RACH. SJ-4
 LOG 115N FRAME 63
 P.No. 2196655
 IBM CORP. CD BLK. AN

000
 21




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 FOR CONNECTIONS REFER TO PAGE W2011.

AA4 2-21E1A09 632-21H1A11
 632-21H1A09 AQ4 2-21H1E11
 632-21D1E09 AQ4 2-21H1A11
 632-21G1E09
 AF4 2-21E1D09
 632-21H1D09
 AH4 2-21H1E09
 AK4 2-21H1A09
 AP4 2-21E1A11

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 01-15-66 256302
 04-25-67 731503

MAR INVERTERS 3 OF 3
 DATE 04-27-67 PACH. SJ-A
 LOG 115N FRAME 63
 P.No. 2196656
 IBA CORP. CD BLK. AT




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 FOR CONNECTIONS REFER TO PAGE W2011
 NOTE 3 SYSTEM MAY REMOVE W2502 TO M1A09 REFER TO W2021

AA4 2-21E1A09 632-21M1A11
 632-21M1A09 632-21R1E11
 632-21D1E09 632-21G1E09
 632-21G1E09 632-21G1E09
 632-21E1D09 632-21M1D09
 632-21M1D09 632-21M1E09
 632-21M1E09 632-21M1R09
 632-21M1R09 632-21E1R11

04-26-67 731504


PAR INVERTERS 3 OF 3
 DATE CA-26-57 TCH: SJA
 LOG 117J FRAME 63
 P.N. 231C217
 IBM CORP. CD BLK. 58



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 Y LOW 0000 TO 0011
 000

11-20-64 414300
 05-07-65 414302
 08-15-65 414308
 03-15-66 256302
 06-25-67 731503

Y READ GATE WRITE DRIVER		S D 1 1 000
LOW ORDER 1 OF 4		
DATE	04-27-67	PcNo 2196657
LOG	115N FRAME	
IDM CORP. CD BLK. CP		




NOTE 1 FOR LOCATION OF 632-21
REFER TO PAGE W2011
NOTE 2 Y LOW 0100 TO 0111

000

11-20-64 414300
05-07-65 414302
08-19-65 414308
03-15-66 256302
04-25-67 731503

Y READ GATE WRITE DRIVER		
LOW ORDER 2 OF 4		
DATE	04-27-67	PACH. SJ-A
LOC	115N FRAPE	63
	P.No	2196658
IBM CORP.	CD BLK.	AP


5
2
1
000



NOTE 1 FOR LOCATION OF 532-21 REFER TO PAGE W2011
 NOTE 2 Y LOW 1000 TO 1011
 000

11-22-64 414300
 05-07-65 414302
 08-19-65 414308
 03-13-66 255302
 04-25-67 731503

Y READ GATE WRITE DRIVER
 LOW ORDER 3 OF 4
 DATE 04-27-67 PACH. 5J-6
 LOG 115N FRAME 63
 P.No. 2196659
 IBA CORP. CD BLK. 000




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE M2011
 NOTE 2 Y LOW 1100 TO 1111

000

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503

Y READ GATE WRITE DRIVER		
LOW ORDER 4 OF 4		
DATE	04-27-67	PACH. SJ-6
LOG	115N FRAME	63
	PoNo	2196660
IBM CORP.	CD BLK.	AP


000



NOTE 1 FOR LOCATION OF 632-21
REFER TO PAGE W2011
NOTE 2 Y HI 000 TO 011

11-20-64 414300
05-07-65 414302
08-19-65 414308
03-15-66 256302
04-25-67 731503


Y WRITE GATE AND READ DRIVER
HIGH ORDER 1 OF 2
DATE 04-27-67 PACH. SJ-4
LOG 115N FRAME 63
P.No 2196661
IBN CORP. CD BLK. 000



NOTE 1 FOR LOCATION OF 632-21
REFER TO PAGE W2011
NOTE 2 Y HI 100 TO 111

11-20-64 414300
03-07-65 414302
08-19-65 414308
03-15-66 256302
04-25-67 731503


Y WRITE GATE AND READ DRIVER		3
HIGH ORDER 2 OF 2		
DATE	04-27-67 MACH. 5J-4	6
LOC	115N FRAME	
	Part No 2196662	1
IBM CORP.	CD BLK. AP	



NOTE 1 FOR LOCATION OF 63Z-21 REFER TO PAGE W2011
NOTE 2 REFER TO SD0710 SD0720
SD0810 AND SD082 FOR CONNECTIONS TO ARRAY BOTTOM AND DIODE BOARDS

11-20-64 414300
05-07-65 414302
08-19-65 414308


X Y DRIVE ARRAY CONNECTOR
Y DIMENSION
DATE 07-12-66 MACH. SJ-4
LOG 277F FRAME 63
P.No 2196668
IBN CORP. CD BLK. AX



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 X LOW 000 011
 090

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503


X READ GATE WRITE DRIVER
 LOW ORDER 1 OF 2
 DATE 04-27-67 PACH 5J-4
 LOG 115N FRAME 63
 P.No 2196463
 IBA CORP. CD BLK. RP



NOTE 1 FOR LOCATION GP 632-21
REFER TO PAGE M2011
NOTE 2 X LOW 100 TO 111

1-20-64 414300
03-07-65 414302
08-19-65 414308
03-15-66 236302
04-25-67 731503


X READ GATE WRITE DRIVER
LOW ORDER 2 OF 2
DATE 04-27-67 RACH SJ-0
LOG 115N FRAME 63
P.O. 2196664
IBM CORP. CD BLK. 000



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 X MI 000 TO 019

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503


X WRITE GATE AND READ DRIVER		3
HIGH ORDER 1 OF 2		
DATE	04-27-67 PACH. SJ-4	3
LOG	115N FRAME	3
	PcNo 2196665	1
IBR CORP. CD BLK. 20		000



NOTE 1 FOR LOCATION OF 632-23
REFER TO PAGE 12011
NOTE 2 X HI 100 TO 111

11-20-64 414300
05-07-65 414302
08-19-65 414308
03-13-66 256302
04-25-67 731503


X WRITE GATE AND READ DRIVER
HIGH ORDER 2 OF 2
DATE 04-27-67 PACH# SJ-A
LOG 115M FRAME 63
P.No 2196644
IBM CORP. CD BLK# 000



NOTE 1 FOR LOCATION 632-21
REFER TO PAGE W2011
NOTE 2 UNUSED CIRCUIT TIE DOWN
NOTE 3 THIS CARD PRESENT FOR
AUX STORAGE ONLY
NOTE 4 AUX IS X HI ORDER

11-20-64 414300
05-07-65 414302
08-19-65 414308
03-15-66 256302
04-25-67 731503


X AUX WRITE GATE READ DRIVER		
DATE	04-27-67	MACM. 5J-4
LOC	115N FRAME	63
	P.No	2196667
IBM CORP.	CD BLK.	AR



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 REFER TO SD0710 SD0720 SD0810 AND SD082 FOR CONNECTIONS TO ARRAY BOTTOM AND DIODE BOARDS

11-20-54 414300
 05-07-55 414302
 08-19-55 414308

X Y DRIVE ARRAY CONNECTOR		
X DIMENSION		
DATE	07-12-56	PACH. SJ-A
LOG	277F FRAME	63
	P.No	2196669
IBM CORP.	CD BLK.	AZ




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE UZ011
 NOTE 2 + TO WRITE ZERO

- AA 2-21B1A09 AJ 2-21C1E09
- AB 2-21B1B09
- AC 2-21B1C09
- AD 2-21B1D09
- AE 2-21B1E09
- AF 2-21C1B09
- AG 2-21C1C09
- AH 2-21C1D09

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 01-15-66 256302
 04-25-67 731503

DATA INPUT		3
1 OF 2		2
DATE	04-27-67	63
LOG	115N FRAPE	1
P.No 2196670		000
IBM CORP.	CB BLK.	AK




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE WZ011
 S NOTE 2 + TO WRITE ZERO

- AA 2-21D1A09 AJ 2-21M1D09
- AB 2-21L1A09
- 632-21K1E09
- AC 2-21L1B09
- AD 2-21L1C09
- AE 2-21L1D09
- AF 2-21L1E09
- AG 2-21M1B09
- AH 2-21M1C09

1-20-64 414300
 5-07-65 414302
 8-19-65 414308
 3-15-66 256302
 4-25-67 731503

DATA INPUT		3
2 OF 2		0
DATE	04-27-67	1
LOG	115N FRAME	63
PcNo 2196671		2
IBM CORP.	CD SLK	1
AL		009




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 S NOTE 2 + TO WRITE ZERO
 D NOTE 3 SYSTEM MAY REMOVE L2804 TO L1209 REFER TO W2041

AC4	Z-21D1A09	AJ4	Z-21R1D09
AB4	Z-21L1A09		
AC4	Z-21K1E09		
AD4	Z-21L1B09		
AE4	Z-21L1C09		
AF4	Z-21L1D09		
AG4	Z-21L1E09		
AH4	Z-21R1B09		
AI4	Z-21R1C09		

010
 SIR TO PH 2196671 EC 731503

04-26-67 731504

DATA INPUT		
2 OF 2		
DATE	04-26-67	PACH. SJ-4
LOG	117J PRAME	63
	P.No	2510218
IBA CORP.	CB	BLK. 58




NOTE 2

NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 THE -INHIBIT BIT LEVELS ARE APPROX. 0 AND 10.7V

11-20-64 414300
 05-07-65 414302
 08-19-65 414308


INHIBIT INPUT BIT 0-8 LESS THAN 4K		
DATE	07-12-66	MACH. SJA
LOG	277F FRAME	63
	PaNo	2196672
IBM CORP.	CD BLK.	AL



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 THE -INHIBIT BIT LEVELS ARE APPROX. 0 AND 10.7V

11-20-64 414300
 05-07-65 414302
 08-19-65 414308

INHIBIT INPUT BIT 0-8
 MORE THAN 4K
 DATE 07-12-66 PACH. 5-6
 LOG 277F FRAME 63
 P.No 2196673
 IBA CORP. CD BLK. AL




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 THE -INHIBIT BIT LEVELS ARE APPROX. 0 AND 70.7V

11-20-64 414300
 05-07-65 414302
 02-19-65 414308

INHIBIT INPUT BIT 9-17
 LESS THAN 4K
 DATE 07-12-66 PACH. SJA
 LOG 277F FRAME 63
 P. No. 2196574
 IBM CORP. CD BLK. AL

S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50


S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 THE -INHIBIT BIT LEVELS ARE APPROX. 0 AND 10.7V

11-20-64 414300
 01-07-65 414302
 08-19-65 414308


INHIBIT INPUT BIT 9-17 MORE THAN 4K		
DATE	07-12-66	FRAC. S-J-A
LOG	277F	FRAGE 63
P.No		2156575
IBM CORP.	CD	BLK. AL



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 REFER TO S061 AND S062 FOR LOGIC TO ARRAY CONNECTIONS.
 AJ4 Z-21B1A11
 AK4 Z-21B1B11

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503


INHIBIT SENSE BIT 0 AND 1			
DATE	04-27-67	PACH	SJ-4
LOG	115N	FRAME	63
		PoNo	2196676
IBR CORP.	CD	BLK	BQ



NOTE 1 FOR LOCATION OF 63Z-21 REFER TO PAGE W2011
 NOTE 2 REFER TO SD061 AND SD062 FOR LOGIC TO ARRAY CONNECTIONS.
 AJ4 Z-21B1C11
 AK4 Z-21B1D11
 63Z-21A1E11

11-20-64 414200
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503

INHIBIT SENSE BIT 2 AND 3
 DATE 04-27-67 PACH. SJA
 LOG 115N FRAME 63
 P.No 2196677
 IBM CORP. CD BLK. BL




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE WZ011
 NOTE 2 REFER TO SD061 AND SD062 FOR LOGIC TO ARRAY CONNECTIONS

AJ4 Z-21B1E11
 AK4 Z-21C1B11

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256306
 04-25-67 731503

INHIBIT SENSE BIT 4 AND 5		
DATE	04-27-67	MACM. SJ-A
LOG	115N PRAPE	63
		PaNo 2196678
IBM CORP.	CD BLK.	BQ




NOTE 1 FOR LOCATION OF 63Z-21 REFER TO PAGE W2011
 NOTE 2 REFER TO SD061 AND SD062 FOR LOGIC TO ARRAY CONNECTIONS

AJ4 Z-21C1C19
 AK4 Z-21C1D19
 63Z-21C1A19

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503

INHIBIT SENSE BIT 6 AND 7
 DATE 04-27-67 PACH SJ-4
 LOG 115N FRAME 63
 P.N. 2196679
 IBA CORP. CD BLK. BN




NOTE 1 FOR LOCATION OF 632-21
 S NOTE 2 REFER TO PAGE W2011
 D REFER TO SD061 AND
 S SD062 FOR LOGIC TO
 1 ARRAY CONNECTIONS.
 000

AJ4 Z-21C1E11
 AK4 Z-21D1A11

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503


INHIBIT SENSE BIT 8 AND 9			
DATE	04-27-67	PACH	SJ-4
LOG	115N FRAME	63	51
		PoNo	2196620
IBM CORP.	CD	BLK	BL



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 S NOTE 2 REFER TO SD061 AND SD062 FOR LOGIC TO ARRAY CONNECTIONS.
 AJ4 Z-21L1A11
 AK4 Z-21L1E11

11-20-64 414300
 03-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503

INHIBIT SENSE BIT 10 AND 11		3
DATE	04-27-67	5
LOG	115N FRAME	63
		6
		1
		000
IBN CORP.	CD BLK	85




NOTE 1 FOR LOCATION OF 632-21
 REFER TO PAGE W2011
 S NOTE 2 REFER TO SD061 AND
 D SD062 FOR LOGIC TO
 ? ARRAY CONNECTIONS.
 1
 000

AJ4 Z-21L1C11
 AK4 Z-21L1B11
 632-21K1E11

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503

INHIBIT SENSE BIT 12 AND 13		S
DATE	04-27-67 MACH. SJ-4	5
LOG	115N FRAME	63
		7
		1
		1
		000
IBM CORP.	CD BLK.	BJ




NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE W2011
 NOTE 2 REFER TO SD061 AND SD062 FOR LOGIC TO ARRAY CONNECTIONS.
 000

AJ4 Z-21L1E11
 AK4 Z-21R1B11

11-20-64 414300
 03-07-65 414302
 03-19-65 414308
 03-15-66 256302
 04-25-67 731503


INHIBIT SENSE BIT 14 AND 15		
DATE	04-27-67	MACH. SJ-4
LOG	115N FRAME	63
	P.No.	2196683
IBM CORP.	CD BLK.	BT



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE U2011
 S NOTE 2 REFER TO S0051 AND S0062 FOR LOGIC TO ARRAY CONNECTIONS
 9 NOTE 3 SYSTEM MAY REMOVE N4810 TO MID-1. REFER TO W2000

11-20-64 414300
 05-07-65 414302
 08-19-65 414308
 03-15-66 256302
 04-25-67 731503

INHIBIT SENSE BIT 16 AND 17
 DATE 04-27-67 PACH. SJ-4
 LOG 115N FRAME 63
 P.No 2196684
 IBA CORP. CD BLK. BJ



NOTE 1 FOR LOCATION OF 632-21 REFER TO PAGE U2011
 3 NOTE 2 REFER TO SDO61 AND SDO62 FOR LOGIC TO ARRAY CONNECTIONS
 9 NOTE 3 SYSTEM MAY REMOVE M4810 TO M1D11 REFER TO M2061

2J4 Z-21A1C14
 8K4 Z-21A1D11
 632-21A1A11

010
 SIR TO PN 2196884 EC 731503

04-26-67 731504

INHIBIT SENSE BIT 16 AND 17
 DATE 04-26-67 PACH. SJ-4
 LOG 117J FRAME 63
 P.No. 2510219
 IBA CORP. CD BLK. 5B