
13290A/2649A

Reference Manual

Part Number: 13290-90003 Printed: October 1977

DATA TERMINAL TECHNICAL INFORMATION






Printed in U.S.A.

13290A/2649A

Reference Manual

Part Number: 13290-90003 Printed: October 1977





This manual provides overview documentation for the HP 13290 Development/2649 Mainframe terminals. It serves as a guide to related documentation and contains techniques for modifying or adding to the basic terminal firmware. It also provides a brief description of the terminal hardware. Detailed descriptions of the terminal are contained in the Technical Information Package (13255A for hardware and Option 003 for 2645 firmware) and information on the firmware development process can be found in the Firmware Support Package (13256A).

The manual assumes that you are familiar with Intel 8080 assembly language or a similar microcode language. In addition it assumes that you are familiar with HP 2645 terminals and how they operate. Information on the 8080 Assembly language and the HP 2645 terminal can be found in the following reference documents:

- Intel 8080 Assembly Language Programming (MCS-482-0275/15K)
- HP 2645A User's Manual (02645-90001)
- HP 2645A Reference Manual (02645-90003)
- HP 2645A Service Manual (02645-90005)
- HP 13255A Technical Information Package (13255-91000)
- HP 2645A Operating System Microcode Listings (13255-90003)

This manual is made up of the following sections and appendices:

Section I – Introduction. This section describes the HP 13290 and 2649 terminals. In addition, a brief description of HP 2645 terminal architecture and firmware organization is presented. A list of related documentation is also provided.

Section II – Configuration and Turn-On. This section describes how boards are installed in the 2649A terminal and how to load firmware code into a 13290A terminal.

Section III – Firmware Development. This section describes the various techniques that can be used to develop custom firmware packages for the terminal.

Section IV – Hardware Development. This section describes briefly the techniques for developing additional hardware for use with the terminal.

Section V – Support Accessories. This section indicates the purpose and use of the 13291, 13292, 13293, and 13295 accessories.

Section VI – Main Code Module. This section describes the Main Code module and how it is interfaced.

Section VII – Keyboard Code Module. This section describes the Keyboard Code module and how it is interfaced.

Section VIII – Standard Device I/O. This section describes how to perform I/O using the GETIO/ PUTIO routines and the standard device drivers (left CTU, right CTU, display, and printer).

Section IX – Alternate I/O. This section describes the Alternate I/O Code Module and how it can be implemented.

Section X – Data Comm Module. This section describes the Data Communications Code module and how it is interfaced.

Appendix A – Program Reference Tables. This appendix provides programming reference information.

CONTENTS

Section	Page
INTRODUCTION	
HP 13290/2649 Standard and Optional Assemblies	 : 1-1
HP 13290/2649 Accessories	 1-2
Hardware Organization	 1-3
The Processor Board	 1-3
Instruction Set	 1-3
Address Space	 1-3
Top vs. Bottom Plane Memory Access	
ROM vs. RAM Access	
Memory-Mapped I/O	 1-4
Functions of the In/Out Instructions	
Vectored Interrupt	
Memory Modules	
DMA and Display Memory	
Firmware Organization	
Display Memory	
Fast RAM Memory	
Entry Vectors	

Section II	Page
CONFIGURATON AND TURN-ON	
2649A Mainframe Terminal	2-1
13290A Development Terminal	2-2
Terminal Self-Test	2-2
Loading Binary Object Code From Cartridge Tape	2-2
Loading Binary Object Code From Data Comm	

Section III	Page
FIRMWARE DEVELOPMENT	
Existing Code Modules	3-1
Modifications To Existing Code Modules	3-1
New Modules	3-2
Firmware Development	3-2

Section IV	Page
HARDWARE DEVELOPMENT	
Memory Module Design	
I/O Interface Design	
Cable Design	

Section V	Page
SUPPORT ACCESSORIES	
13291 4K PROM Board	5-1
13292 8K WCS Board	
13293 Diagnostic Board	5-2
13295 Keycap Kit	

CONTENTS (continued)

Section VI	Page
MAIN CODE MODULE	
Initialization	
Hard Reset	6-1
Soft Reset	6-2
The Wait Loop	6-2
Display Memory Organization	
Adding A Character To A Line	6-12
Display Memory Links	6-15
Rolling the Display Up Or Down	6-15
Insert/Delete Line	6-15
Swapping Display Lines	

Section VII **KEYBOARD CODE MODULE**

Keyboard Subsystem	7-1
Keyboard	7-2
Keyboard Interface	7-2
Keyboard Firmware	7-3
Monitor	7-3
Keyboard Input Processor (GTKEY)	7-5

Page

Page

Page

Section VIII **STANDARD DEVICE I/O**

Status Variable (BxSTAT)	8-2
Type Variable (BxTYPE)	8-2
Length Variable (BxLEN)	8-2
Using GETIO	8-3
Using PUTIO	

Section IX.	Page
ALTERNATE I/O	
Alternate I/O Device Drivers	9-1
Device Status	
SCNVEC and INTVEC	
Sample Alternate I/O Driver	

Section X

DATA COMM MODULE	•
Data Comm/Main Code Interface	0-1
General Operation	0-2
Receiving Data	
Transmitting Data10	

Appendix A Page PROGRAM REFERENCE TABLES.... . . A-1

ILLUSTRATIONS

Figure	Page
I/O Module Addressing Overall Memory Map Memory Allocation Map Firmware Code Modules Display Memory Allocation Map	
Effect of Additional Display Memory	
Fast RAM Memory Allocation Map	
Recommended 2649A Board Order	
Binary Loader Format	
ASCII Loader Format	
Example of Program Formatted for the ASCII Loader	
Microcomputer Development System	
Wait Loop Flow Chart	
First Block in a Line	
Remaining Blocks	
Last Block in a Line	
First Block in Last Line of Display List	
Memory Linkages for an 80 Character Line	
Interline Data Links	
Adding a New Character to a Block	
Adding a New Block	
Line Swapping Example	
Keyboard Subsystem	
Keyboard Layout	
State Tables and Transition Buffer	

TABLES

Table

Page

	•
Standard and Optional Assemblies	1-1
Accessories	1-2
Mode Latch Bit Definitions	1-5
Hardware Interrupt Addresses	1-6
2649A Code Storage Alternatives	
2645A Maincode Firmware Code Modules (ROM)	3-1
13290A/2649A Hardware Modules	
Display Enhancement Flags	6-10
Software Display Flags	
Keyboard Data Bus Bits	
Translation Tables	
Source and Object Codes	
ASCII-Hex-Octal Conversion	A-1
Main Routine Entry Vectors	A-3
Keyboard Routine Entry Vectors	A-4
Keyboard Control Routines (Firmware)	A-4
Alternate I/O Entry Vectors	A-5
Data Communications Entry Vectors	A-5
Keyboard Control Routines (Firmware)	A-4 A-5



HP 13290/2649 STANDARD AND OPTIONAL ASSEMBLIES

The HP 13290 terminal is designed to allow you to develop a custom terminal for specific applications. It uses RAM memory modules which allow you to selectively load and modify terminal firmware.

The standard and optional assemblies for the HP 13290A and HP 2649A terminals are given in table 1-1. Note that there is a total of 15 card slots available in both the 13290 and the 2649. The right hand column of table 1-1 tells how many slots are used by each assembly. The total card slots used by all assemblies in one 13290 or 2649 cannot exceed 15.

	Assembly	# of Slots Used
1 3 290A -013 -015	Development Terminal 5 Mini cartridges 50 Hz operation	13
13291A -001	4K PROM Module Zero insertion sockets	1
13292A -001	8K Writable Control Store (WCS) 5-Wide top plane connector	1
13293A	Diagnostic Module	1
13294A	5-Day Training Course	
13295A	Keycap Kit	
2649A -007 -100 -101 -200 -201 -400 -401 -402 -500 -501	Terminal Dual cartridge tape Upper case display ROM Lower case display ROM 2645A Keyboard and interface Simplified keyboard and interface 24K ROM module 8K ROM, 1K RAM module 16K ROM module 2645A Basic firmware Diagnostic/loader ROM	4 2 1 1 1 1 1 1
-600 -801	2645A Keyboard firmware Blank keyboard overlay	-

Table 1-1. Standard and Optional Assemblies	Table 1-1.	 Standar 	1 and	Optional	Assemblies
---	------------	-----------------------------	-------	----------	------------

HP 13290/2649 ACCESSORIES

The HP 13290A and HP 2649A terminals can use the same accessories as the standard HP 2645A terminal. A brief list of accessories is given in table 1-2.

	Accessory	# of Slots Used
13231A -201 -202 -203	Display Enhancements Math set Line drawing set Large character set	1
13234A	4K Byte Memory Module	1
13238A	Duplex Register	1
13245A	PROM Character Set Generation Kit	1
13255A -001 -002 -003	Technical Information Package (T.I.P.) 2640B Source listing 2644A Source listing 2645A Source listing	
13256A	Firmware Support Package	
13260A -002	Standard Asynchronous Communication Interface Delete ROM/overlay	1
13260B -002	Extended Asynchronous Communication Interface Delete ROM/overlay	1
13260C -001 -002	Asynchronous Multipoint Communication Interface Monitor mode Delete ROMs/overlay	1
13260D -001 -002	Synchronous Multipoint Communication Interface Monitor mode Delete ROMs/overlay	1

Table 1	-2. A	ccesso	ries
---------	-------	--------	------

Once you have developed new firmware or modified the existing firmware to suit your needs, the HP 2649 terminal can be used to execute the code. The HP 2649 terminal can be ordered in a variety of configurations. This allows you to use only those modules that are required for your application.

In addition to the basic HP 2645 terminal documentation (User Manual, Reference Manual, and Service Manual) the HP 13290 is supported by the following:

- HP 13255A Technical Information Package (T.I.P.)
- Firmware Support Package (F.S.P.)
- Firmware Listings (HP 2640B, 2644A, 2645A)

The remainder of this section describes the organization of the terminal firmware. The terminal hardware structure is described here only briefly. If you require more detailed information on terminal hardware refer to the appropriate terminal Reference Manual and the Technical Information Package (part number 13255-91000).

HARDWARE ORGANIZATION

The following topics present a brief general overview of the hardware organization of the 13290/ 2649 terminals.

The Processor Board

The processor board of the HP 2641, 2645, and 2648 terminals contains the Intel 8080 microprocessor that controls the operation of the terminal.

INSTRUCTION SET. The instruction set used by the HP 2641, 2645, and 2648 terminals is that of the Intel 8080 microprocessor. For information on the assembly language formats and how to write 8080 assembly language programs refer to the *Intel 8080 Assembly Language Programming Manual* (part number MCS-482-0275/15K).

ADDRESS SPACE. Because it uses 16 address lines, the processor can directly address up to 64K bytes of memory. 4K of these bytes are reserved for memory-mapped I/O which is discussed as a separate topic below.

TOP VS. BOTTOM PLANE MEMORY ACCESS. All of the boards in the terminal share a common bottom plane bus containing 16 address lines, 8 data lines, and various other signal lines. Access to the bus is granted on a priority basis. If two or more modules request access to the bus simultaneously, the module with the highest priority is granted access to it and the lower priority module(s) must wait.

The priorities are established by the physical location of the boards within the terminal. The one closest to the power supply has the highest priority and the remaining boards have progressively lower priorities, with the board furthest from the power supply having the lowest.

Because of the overhead involved in anticipating and resolving multiple requests for the bus, the average time for fetching an instruction over the bottom plane bus is 800 nanoseconds. This fetch time, while adequate for many of the modules, is much too slow for the execution of processor microprograms. For that reason, the terminal also includes a top plane bus that connects the processor board to the control memory board and three 8K RAM memory boards. The average time for fetching an instruction over the top plane bus is only 400 nanoseconds because there is no overhead for resolving priority conflicts.

When the processor board needs to fetch an instruction, it automatically accesses the top plane bus. If after 120 nanoseconds no acknowledgement signal is received, the processor reissues the fetch, only this time using the bottom plane bus.

ROM VS. RAM ACCESS. Typically the 13290 has 24K of memory devoted to code plus up to 12K of display memory.

Using a five-board top plane connector, the 13290 can accommodate the processor board, a ROM-based control memory board, and three 8K RAM memory boards. The control memory contains a 2K-byte binary loader ROM for reading microcode from the left cartridge tape unit into the 24K of RAM. At the conclusion of the loading process, the binary loader automatically disables the ROM-based control memory board. The contents of the three 8K RAM boards (just read in from the CTU) thus become the first 24K of the terminal's memory.



MEMORY-MAPPED I/O. The memory addresses 32K through 36K (decimal) are reserved for memory-mapped I/O, an addressing scheme whereby the processor can access any of the I/O modules residing in the terminal. The format of these addresses is shown in figure 1-1.

Address Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	MOD	ULE	ADDRE	SS		SUE	BCHAI	NEL	ADD	RESS		

I/O Module Address Assignments:

0001	:	Asynchronous Data Comm Interface
0011	:	Keyboard Interface
0101	:	Serial Printer Interface
0111	:	Display Memory Access
1011	:	Cartridge Tape Interface
1100	:	High-Speed Parallel Interface
1110	:	Multi-Point Data Comm Interface

Figure 1-1. I/O Module Addressing

The high-order four bits (15-12) are always set to 1000, bits 11-8 specify the desired module, and bits 7-0 can be used for addressing specific components, such as individual registers, within the particular I/O module. Although it does not affect the programmatic use of these addresses, you should be aware that bits 4 and 8 of these addresses are physically swapped on the bottom plane address lines (that is, if you take a probe and examine address lines 4 and 8 you will be reading bits 8 and 4, respectively).

For example, when the processor wants to transfer a byte from the keyboard interface to one of its registers, it issues the appropriate "move" instruction and specifies the hexadecimal address 8300 (1000 0011 0000 0000). By convention this memory address specifies the keyboard interface.

FUNCTIONS OF THE IN/OUT INSTRUCTIONS. The IN and OUT instructions of the 8080 instruction set are not used for transferring data to and from external devices. Instead the OUT instruction is used for setting the contents of the mode latch and the IN instruction is not used at all.

The mode latch is used for enabling, disabling, and resetting the 10 ms timer and for enabling and disabling certain interrupts. The mode latch bit definitions are shown in table 1-3.

Mode Bit	State	Meaning
0	1	10 Millisecond Timer On
1	0 1	Timer Interrupt Acknowledged Timer Reset for Next Interrupt
2	1	Firmware Interrupt Request
3	1	INT20 Interrupt Disabled
4	1	Data Comm Interrupts Disabled
5	1	Timer Interrupts Disabled
6	1	Poll Interrupts
7	1	Disable Top Plane ROM

Table 1-3	3. N	/lode	Latch	Bit	Definitions
-----------	------	-------	-------	-----	-------------

To disable the timer you issue an OUT instruction to clear bit 0 of the latch, making sure not to alter the remaining bits in the mode latch.

To reset the 10 ms timer you issue an OUT instruction to first clear bit 1 of the mode latch (i.e., set it to a zero) and then issue another OUT instruction to set it to a one.

To disable data comm interrupts, for example, you use an OUT instruction to set bit 4 of the mode latch to a one. In this case the data comm will still issue interrupt requests, but no action is taken as a result of them.

When setting or clearing a particular bit of the mode latch, care should be taken to ensure that the other bits in the latch are not disturbed.

VECTORED INTERRUPTS. The memory locations 10B through 70B are used for responding to interrupts. When an interrupt occurs, control transfers to the appropriate memory location as shown in table 1-4. The memory location, in turn, passes control to the particular segment of code that is designed to handle the interrupt. You will notice that the 10 ms timer has its own separate interrupt address.

Priority	Interrupt Address	Source
Lowest	10B	Firmware
	20B	(Not used)
:	30B	10 Millisecond Timer
	40B	Data Comm Cards (attention #1)
	50B	CTU Cards (attention #2)
	60B	(Not used)
Highest	70B	Test Point

Table 1-4. Hardv	are Interrupt.	Addresses
------------------	----------------	-----------

Memory Modules

After you have developed your code using the 13290, you have a variety of memory modules available for storing the code in a 2649. The various alternatives, along with certain criteria for choosing one over another, are shown in table 1-5. The overall memory layout of the terminal with regard to types of memory modules is illustrated in figure 1-2.

	Module Density	Minimum Quantity	Flexibility	Speed	Non- Volatile
Writable Control Store 13292A	8K bytes	None	High. (Can't be used for display storage).	High	No
Memory Module 13234A	4K bytes	None	Maximum	Low	No
PROM Module 13291A	4K bytes	None	Good. (PROMs can be reprogrammed)	Low	Yes
Fast ROM 2649A-400	24K bytes	~1000	Low	High	Yes
Slow ROM 2649A-401	8K bytes (plus 1K RAM)	~100	Low	Low	Yes
Slow ROM 2649A-402	16K bytes	~100	Low	Low	Yes

Table 1-5. 2649A Code Storage Alternatives




Figure 1-2. Overall Memory Map

DMA and **Display Memory**

Display memory consists of one to three 4K RAM boards and can be accessed only by way of the bottom plane bus. Control memory, on the other hand, may consist of any of the following and is accessed by way of the top plane bus:

- A ROM-based control memory board (containing up to 24K of read-only memory).
- Three 8K RAM boards.
- Two ROM-based control memory boards (each containing up to 24K of read-only memory).
- A ROM-based control memory board (containing up to 24K of read-only memory) and three 8K RAM boards.


The display memory access (DMA) board fetches data over the bottom plane bus from the display memory RAM boards to continually refresh the CRT screen. The DMA board contains two 80-character buffers. At any given time one of the buffers is being used for refreshing the CRT display while the other is being filled with the next line from display memory. When the contents of the first buffer have been displayed and the second buffer is filled, the two buffers reverse their roles and the process is repeated.

When filling one of its buffers from display memory, the DMA board can recognize "end-of-line" control codes. When it detects such a code the DMA board automatically fills the remainder of the current buffer with special "fill" codes, thus reducing some of its use of the bottom plane bus.

Display memory begins at the highest address (FFFF or 64K) and proceeds downward. The lower portion of display memory can be used for storing some of your own microcode or data (i.e., code or data that is to be used in execution, not displayed). You obtain such access to display memory by manipulating a "fence", named DSPBGN, within display memory. If you have 4K of display memory, DSPBGN is normally located at 60K. If you have 8K of display memory, DSPBGN is normally located at 56K. If you have 12K of display memory, DSPBGN is normally located at 52K. If you move DSPBGN up to 62, 58, or 54K, respectively, you have effectively converted the lower 2K bytes of display memory into additional code or data storage area.

FIRMWARE ORGANIZATION

The processor is capable of directly addressing up to 64K bytes of memory. In general, the first 48K of memory (0-48K) is used for code, the next 4K (48K-52K) is used for buffer space, and the last 12K (52K-64K) is used to store display data. The existing code takes up 24K and is located on the Control Memory PCA. The remaining 24K of code space is available for use in special application terminals (HP 2645S, HP 2641, etc), display memory, or custom terminal firmware. In order to use this additional code space a second Control Memory PCA can be used. (A RAM memory board can also be used.) Figure 1-3 provides a map of terminal memory.





The terminal firmware is organized into modules. Each module is responsible for controlling a major terminal function. The modules are assigned to a particular block of terminal memory and contain their own variable storage areas.

- Main Code Module
- Device Support Code Module
- Keyboard Code Module
- Data Communications Code Module
- Alternate I/O Code Module

The modules are oganized as shown in figure 1-4. The standard terminal uses only the first four modules. The Alternate I/O module is reserved for user defined I/O operations. Each of the modules is discussed in more detail in later sections.

In addition to the code modules, a portion of the RAM memory display storage area is used to hold pointers and variables for the various code modules. Figure 1-5 shows the assignment of display memory storage.

The standard firmware is divided into 2K partitions. Each partition is stored in a single ROM. This allows modification of individual partitions of code without affecting all of the ROMs.

Each partition is formatted as follows:

bytes 1 and 2 = code revision and chip # bytes 3 thru 3774 (octal) = code bytes 3775 through 3777 = data check characters

The first two bytes are used to identify the code version and to verify that the ROM chip is installed in the proper location. The first byte contains a value from "P" to "-" (0101 0000 to 0101 1111). The upper four bits are always 0101 and the lower four bits indicate version 0 to 15. The second byte is set to the most significant 8 bits of the memory address used to access the chip. This second byte is checked by the diagnostic to ensure that the ROM has been installed in its proper location.

The last three bytes in each partition (ROM) contain a 16-bit CRC-16 remainder and an 8-bit checksum for the bit pattern in the partition. The checksum is contained in the last byte.

DISPLAY MEMORY

The Display Memory area is used to store display data, variables, and pointers used by the firmware. Figure 1-5 shows the organization of display memory.

The upper portion of display memory (FE00-FFFF) contains code variables, the middle (FC00-FE00) contains I/O device buffers, and the remainder (52K-FC00) is used to hold display data. If there is no memory installed and configured as the data comm buffer space (48K-52K), the firmware will automatically allocate data comm buffers from the display area beginning at the lowest address of the display area. The remaining display area is used to store display data.




Figure 1-4. Firmware Code Modules

	FFFF	
Common Variables		by les)
Main Code Variables		bytes)
Keyboard Variables		bytes)
Data Comm Variables		bytes)
I/D Variables		bytes)
Alternate I/O Variables		bytes)
Message Buffer		by tes)
Device I/O Buffers (512 bytes)	IE FCOO	
Display Storage (Up to 12K bytes)	15	
L	DPBGN	

Figure 1-5. Display Memory Allocation Map

.

A minimum of 4K of display memory (60K-64K) is used in the base terminal configuration. Note that as additional memory is added to the terminal, each succeeding board is configured with a lower starting address. Figure 1-6 shows how additional display memory is allocated. The display area must be configured as one contiguous block.




Figure 1-6. Effect of Additional Display Memory

FAST RAM MEMORY

In addition to the code variables stored in the display memory area, the code modules use a small amount of fast RAM storage for frequently used data. This RAM is called "fast RAM" because it is accessed by the terminal's processor over the top plane connector without waiting for the bottomplane bus protocol. The RAM serves as a scratch pad memory.

This RAM storage is located begining at 9100 (base 16) and consists of at least one block of 256 bytes. The first 256 byte block of RAM memory (9100-91FF) is provided on the Control Memory PCA. Figure 1-7 shows the organization of the first fast RAM memory. If a second Control Memory PCA is used, its RAM contains addresses 9000-90FF. This second RAM is not used by the standard terminal code and is available for custom applications.





Figure 1-7. Fast RAM Memory Allocation Map

ENTRY VECTORS

Entry into each code module is made through vectors stored in the low address portion of the module. These vectors are usually "jumps" (JMP) to routines within the module.



Section II. CONFIGURATION AND TURN-ON

2649A MAINFRAME TERMINAL

The recommended order of the various boards within a 2649A is shown in figure 2-1.




Figure 2-1. Recommended 2649A Board Order

The display timing, display control, DMA, and display enhancements boards must be in contiguous slots because they are connected to one another by a prefabricated top plane connector. The video interface board, if present, must be next to the display timing board because the two boards are joined to one another by a short jumper cable. All top plane memory boards (whether ROM or WCS) must be installed in contiguous slots immediately to the right of the Processor board because they are connected to the Processor board by a prefabricated top plane connector. The two CTU boards must also be in contiguous slots because they, too, are joined to one another by a top plane connector. They are most often installed in the farthest two slots from the power supply.

13290A DEVELOPMENT TERMINAL

To turn on the 13290A, first make sure that the various boards and top plane connectors are properly installed and that all pertinent cable hoods (such as those for the keyboard or a data comm cable) are connected to the proper boards. Then plug the power cord into both the back of the power supply and an appropriate electrical outlet and set the power rocker switch on the back of the power supply to the "ON" position.

At this point the terminal is on, but for all practical purposes it is "dead". No "TERMINAL READY" or similar message appears on the screen and none of the alphanumeric, editing, mode control, or cursor control keys on the keyboard has any effect.

Terminal Self-Test

The single ROM chip on the 13293 diagnostic board contains a binary object program loader, an ASCII object program loader, and a terminal self-test program. When you press the TEST key this ROM-resident self-test program begins displaying full screens of characters (24 rows, 80 characters per row). Observe the screen for about 20 to 25 screensful of data and make sure that the characters seem recognizable and that the cursor is progressing systematically up the left side of the display. When you are satisfied that the terminal is working properly, press the RESET TERMINAL key. The display is cleared and the terminal is back in its "dead" state.

Loading Binary Object Code From Cartridge Tape

The binary loader residing on the 13293 diagnostic board is used to enter programs into the HP 13290A terminal after being powered up. This loader is accessed by pressing the RESET TERMI-NAL key and then the B key. Data on the left cartridge tape is then loaded into the terminal according to the format shown in figure 2-2.

Record #1:

0-80 bytes of ASCII characters (label)

Record #2 to n:

```
2 bytes = 377<sub>8</sub> = FF<sub>16</sub>
2 bytes = Starting Address MSB first
128 bytes of binary data
1 byte = 0
1 byte = checksum of preceding 133 bytes
```

Record #1

Label (0-80 ASCII characters)

Remaining Records

FF	IISB LSB	128 bytes of data	0	check	
-					

Figure 2-2. Binary Loader Format

Loading Binary Object Code From Data Comm

The ROM chip on the 13293 diagnostic board also contains an ASCII loader. This ASCII loader can be used to load programs and data into any RAM location in the 13290A terminal over a data comm line from a remote computer. If you attempt to load into a ROM location or a non-existent memory block the data will simply be ignored.

The ASCII loader is accessed by an escape sequence. The program and/or data follows the escape sequence. The format of the data to be loaded is shown in figure 2-3. The ASCII loader can be accessed through the terminal keyboard, data comm interface, or from one of the cartridge tape units. Figure 2-4 contains an example of a program loaded using the ASCII loader.

- & b Accesses the loader and displays LOADER on screen. (& & c performs the same function without the message.)
 - Causes the preceding octal address to be placed in the address register.
 - d Causes the preceding three octal digits to be loaded into the memory location stored in the address register. The address register is then incremented.

 - e Transfer control to the address contained in the address register.

The loader escape sequence is terminated when an upper case a, c, d, or e is received. The characters (CR>, (LF>, (DC3>, and (SPACE> are ignored. If any character other than the above is received, the loader will abort and the terminal will be reset.

Remember that your program is being loaded using an escape sequence. The escape processor sets various flags that may cause problems if your program calls any of the 2645 maincode routines. It is therefore strongly recommended that one of the first things your program does it to terminate the escape processor by calling the routine ESCEND.

Figure 2-3. ASCII Loader Format

LOC	OBJECT CODE			SOURCE	STATEMENTS
177700		CURROW	EQU	177700Q	CURRENT ROW POSITION OF CURSOR
103440		IDCCRW	EQU	103440Q	CURSOR ROW ADDRESS
044551		GTKEY	EQU	044551Q	SCAN KEYBOARD ROUTINE
013701		XPUTDC	EQU	013701Q	TRANSMIT CHARACTER ROUTINE
000015		CR	EQU	0150	CARRIAGE RETURN CODE
002225		ESCEND	EQU	002225Q	END OF ESCAPE SEQUENCE ROUTINE
000000			DRG	177000Q	
177000	072 300 377		LDA	CURROW	
177003	062 040 207		STA	IOCCRW	TURN ON DISPLAY
000000		LOOP	EQU	+	
177006	315 151 111		CALL	GTKEY	SCAN KEYBOARD
177011	302 000 000		JNZ	LOOP	CONTINUE SCAN IF NO KEY HIT
177014	365		PUSH	PSW	SAVE CHARACTER
177015	315 301 027		CALL	XPUTDC	XMIT CHARACTER
177020	361		POP	PSW	RETRIEVE CHARACTER
177021	376 015 .		CPI	CR	IS CHARACTER A CR?
177023	302 000 000		JNZ	LOOP	CONTINUE SCANNING IF NOT CR
177026	315 330 121		CALL	050730Q	FLUSH DATACOMM BUFFER
177031	303 225 004		JMP	ESCEND	EXIT TO WAIT LOOP
177034			END		

Escape sequence: <ESC>&b177000a 072d300d377d062d040d207d315d151d111d302d000d000d 365d315d301d027d361d376d015d302d000d000d315d330d 121d303d225d004d177000aE

Figure 2-4. Example of Program Formatted for the ASCII Loader

Section III. FIRMWARE DEVELOPMENT

This section describes techniques for developing firmware for the terminal. The firmware can be any combination of the following:

- Existing code modules
- Modifications to existing modules
- New modules

EXISTING CODE MODULES

In order to use the existing code modules simply select the desired code from table 3-1. This code is available in ROM or in the form of source code on a 9-track NRZ compatible magnetic tape as part of the 13256A Firmware Support Package. The ROM chips mount in the specified sockets on the 02640-60136 Control Memory board. The part number of each ROM is imprinted on the top of the chip.

Function	Board Number	Socket Number	Part Number
2645A Maincode	02640-60136	U17	1818-0203
2645A Maincode	02640-60136	U37	1818-0205
2645A Maincode	02640-60136	U47	1818-0206
2645A Maincode	02640-60136	U18	1818-0207
2645A Maincode	02640-60136	U27	1818-0287

Table 3-1. 2645A Maincode Firmware Code Modules (ROM)

MODIFICATIONS TO EXISTING CODE MODULES

Modifications to the existing code modules can be made by first studying the firmware descriptions and the code listings and then making the necessary code changes. The HP 2645 source code can then be assembled together with the changes to obtain the new code. If any of the original modules are unchanged they can be purchased in ROM from Hewlett-Packard. New blocks of code can be used in a variety of forms. Table 1-5 in Section I lists some of the considerations in deciding the form in which to store the new code.

NEW MODULES

New code modules are generated in the same manner as changed modules. In this case you are only interested in the interfacing between the new module and any standard modules. Table 1-5 can then be used to select the proper form of code storage for your application.

Firmware Development

One possible approach to developing your 13290 code is to use a microcomputer development system such as the Intellec* Microcomputer Development System. Debugging user-generated object code requires the use of commercially available tools such as the Intel* ICE-80. This in-circuit-emulator replaces the 13290's microprocessor chip and allows you to set break points, examine and modify RAM, and single-step program execution. A typical microcomputer development system configuration is illustrated in figure 3-1.

NOTE

This manual in no way recommends the Intel* system over any other. It is used here only as an example of a typical development system.




Figure 3-1. Microcomputer Development System



Another approach is to use a cross assembler on a conventional computer system. The HP 13256A Firmware Support Package includes a cross assembler that is compatible with both the RTE operating system and File Management Package of the HP 1000 Computer System. With this capability you can prepare, edit, and assemble 13290A source code on the HP 1000. Your terminal must be either a 2645A or a 13290A (running 2645A object code) because the object code produced by the cross assembler is output to cartridge tape.

Modification of this cross assembler to run on different systems would primarily involve the EXEC calls used for controlling input and output.

For information on how to use the cross assembler, refer to the documentation provided with the 13256A Firmware Support Package.



Section IV. HARDWARE DEVELOPMENT

The terminal is made up of hardware modules. These modules are listed in table 4-1. Normally only memory modules, I/O interfaces or special interface cables will need to be designed and fabricated. It is assumed that such major terminal hardware as the power supply, backplane, case, and display and control circuitry will seldom require modification.

MEMORY MODULE DESIGN

If it is necessary to design a new type of memory module, refer to the Technical Information Package for a discussion of bottom and top plane bus protocols and signal specifications. Using an existing similar module as a model is often helpful.

I/O INTERFACE DESIGN

When designing an I/O interface or special purpose PCA, refer to the Technical Information Package for a discussion of bottom plane bus protocol and signal specifications. Using an existing similar module as a model is often helpful.

CABLE DESIGN

If it is necessary to design or build a cable refer to the Technical Information Package for details on signal levels, propogation times, and material specifications.

Additional information on data communication cables is contained in the 2645A terminal reference manual.

<u> </u>	r	····	r		
Module Number	Module Nomenclature	13290A	2649A		
13255-91001	Backplane	S	S		
13255-91142	Power Supply	S	S		
13255-91018	Keyboard	S	S		
13255-91093	Processor (8080A-2)	S	S S		
13255-91095	Sweep	S	S		
13255-91112	Display Controller	S	S		
13255-91124	Extended DMA	S	S		
13255-91007	4K UV PROM	A	—		
13255-91024	Display Expansion	A	A		
13255-91031	Term Duplex Register	A	A		
13255-91032	Cartridge Tape Unit	0	0		
13255-91053	PROM Character	A	A		
13255-91063	Display Test	ĸ	к		
13255-91064	+2K Memory	A	A		
13255-91065	+4K Memory	SA	A		
13255-91069	Simplified Keyboard	_	0		
13255-91082	CTU Test	ĸ	к		
13255-91086	Asynch Data Comm	S	A		
13255-91089	GP Asynch Data Comm	A	A		
13255-91106	Asynch Multipoint	A	A		
13255-91107	Synch Multipoint	A	A		
13255-91119	Comp Video I/F	A	A		
13255-91123	Extended Kybd I/F	S	0		
13255-91136	Control Memory (AMD)	S	0		
13255-91137	Extended CTU I/F	0	0		
13255-91143	GP Asynch Data Comm	A	A		
LEGEND					
A=Accessory O=Option S=Standard K=Service Kit					

Table 4-1. 13290A/2649A Hardware Modules

Section V. SUPPORT ACCESSORIES

This section briefly describes the characteristics and use of the 13291, 13292, 13293, and 13295 support accessories.

13291 4K PROM BOARD

The 13291 is a 4K PROM board that contains two separately addressable 2K modules. The two modules can be configured as consecutive 2K blocks of memory or they can be configured with widely-separated starting addresses. The 13291 accommodates up to sixteen Intel 1702A UV-erasable PROMs (up to eight per 2K module) and the content of the PROMs can be accessed only by way of the bottom plane bus. Either 2K module can be enabled or disabled independently of the other.

You could use the 13291, for example, to replace a couple of the main code ROM chips with your own PROM-resident code (without disturbing the other main code ROM chips). To do this, you remove jumpers on the 02640-60136 Control Memory board to disable the particular ROM chips. Then you configure the two modules of the 13291 board to the appropriate starting addresses (such as 12K and 18K, respectively) and install your PROM chips at the start of each module. Thereafter, whenever a location between 12K and 14K is addressed the code in your first PROM block is executed instead of the corresponding ROM-resident code. The same is true for locations 18K to 20K and your second PROM.

NOTE

The 02640-60136 Control Memory PCA has two banks of jumper pins in the upper left corner of the component side (near the PCA label). The pin positions are labeled 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, +24, and RAM DISAB. When a jumper is installed in one of the slots labeled 0 through 22, the ROM for the specified 2K address range is enabled. To disable the 14-16K ROM chip, for example, remove the jumper from the slot labeled 14.

When the +24 jumper is installed, the ROM addresses are as labeled and lie within the range 0-24K. If the +24 jumper is removed, the specified ROM addresses are effectively incremented by 24K and lie within the range 24-48K. The RAM DISAB jumper is used for enabling or disabling the 256-byte fast RAM on the Control Memory PCA. When the jumper is installed, the fast RAM is enabled; when it is removed, the fast RAM is disabled.

The 13291 PCA (02640-60007) also contains two banks of jumper pins. The pin positions on each bank are labeled 2K, 4K, 8K, 16K, 32K, and DISABLE. When jumpers are installed in all the numbered slots, the module's starting address is 0. When a particular jumper is removed, add the labeled value to the starting address of the particular PROM module. For example, if you remove the jumpers from the slots labeled 4K and 8K, the starting address of the module is 12K. When the jumper is installed in the DISABLE slot, the particular PROM module is disabled; when it is removed, the module is enabled.

13292 8K WCS BOARD

The 13292 is a high-speed (400 nanosecond) 8K WCS board that can be accessed only by way of the top plane bus. If you specify option -001, the 13292 also includes a five-wide top plane connector. Because it is accessed by way of the top plane bus, the content of the WCS chips is fetched and executed at the same speed as the standard ROM-based control code of the other 2640-series terminals.

You would typically use three 13292 boards (connected to the Processor board and a 13293 Diagnostic board by a five-wide top plane connector) to house the first 24K of your terminal's main code.

NOTE

The 13292 8K WCS board also has a bank of jumper pins. The pin positions on the bank are labeled 2K, 4K, 8K, 16K, 32K and DISABLE. When jumpers are installed in all the numbered slots, the board's starting address is 0. When a particular jumper is removed, add the labeled value to the board's starting address. For example, if you remove the jumpers from the slots labeled 8K and 16K, the starting address of the board is 24K. When the jumper is installed in the DISABLE slot, the entire WCS board is disabled; when it is removed, the board is enabled.

13293 DIAGNOSTIC BOARD

The 13293 is a control memory board that contains a single ROM chip: the binary loader. As with the standard control memory board, it must be connected to the processor board by way of the top plane bus. It is referred to as a "diagnostic" board because it is meant to be used for loading standard firmware into 2649 terminals in the field so as to create a known firmware environment within which terminal malfunctions can more quickly and easily be diagnosed.

13295 KEYCAP KIT

The 13295 is a kit containing approximately 50 key caps (with clear plastic covers and blank key cap inserts) and a blank keyboard overlay. The keyboard overlay is painted and properly punched but contains no lettering. With the 13295, users can relabel individual keys and silkscreen their own lettering on the keyboard overlay to create prototype keyboards for specialized applications.

Section VI. MAIN CODE MODULE

INITIALIZATION

When the terminal's power is first turned on or when the TERMINAL RESET key is pressed, the processor performs either a hard or soft reset.

To determine which type of reset to perform, the processor examines the contents of location FFCD (177715B). If the location contains a JMP instruction to the "soft reset" code, the processor executes that instruction. If the location contains anything else, the processor passes control to the "hard reset" code.

One of the first things the terminal initialization code does when you turn on the power is to clear the contents of location FFCD. Thus, whenever you turn on the terminal's power the processor performs a hard reset.

One of the last things the "hard reset" code does is to store the proper JMP instruction in location FFCD, thus making it possible to subsequently perform a soft reset.

Pressing the TERMINAL RESET key causes a soft reset because location FFCD contains the proper JMP instruction. Pressing the TERMINAL RESET key twice in quick succession (i.e., within a half second) automatically clears location FFCD, and thus causes a hard reset.

HARD RESET

A hard reset consists of the following operations:

- a. Clear the common variable area in display memory.
- b. Determine the starting address of display memory (52K, 56K, or 60K). The firmware does this by first writing a bit pattern to location 63K and then reading the contents of that location. If the proper bit pattern is read back, the processor knows that there is RAM memory located at 63K-64K. It then does the same for locations 62K, 61K, 60K, and so forth, down to 52K.
- c. Determine whether or not there is RAM memory installed for locations 48K-52K. This is done in the same manner as described in step b, above.
- d. Pass control to the initialization routines for the keyboard, data comm interface (if present), and printer (if present).
- e. Determine if alternate I/O code is present. If it is, pass control to the alternate I/O initialization routine.
- f. Generate the free blocks list for display memory.
- g. Initialize the soft key definitions.
- h. Reset the keyboard, data comm interface (if present), and CTUs (if present).
- i. Enable all interrupts.

- j. Display the message "TERMINAL READY" in the upper left corner of the screen.
- k. Store the proper JMP instruction in location FFCD.
- I. Go to the wait loop.

SOFT RESET

A soft reset consists of the following operations:

- a. Reset the keyboard.
- b. Reset the data comm interface (if present).
- c. Reset the CTUs (if present). Tape motion, if any, is stopped and the cartridges are rewound to their load points.
- d. Restore the user's normal display.
- e. Enable all interrupts.
- f. Go to the wait loop.

THE WAIT LOOP

Whenever the terminal is not actually responding to a keystroke or an interrupt it executes what is referred to as the wait loop. Essentially this wait loop systematically checks the keyboard to determine if a key has been pressed and examines the data comm interface to see if one or more characters have been received from a remote computer or device. It also monitors the cartridge tape units (if present) to determine whether a cartridge has been inserted or removed.

The functions performed during the wait loop are detailed in figure 6-1 (these same flow charts also appear in the 13255A Technical Information Package).




Figure 6-1. Wait Loop Flow Chart




Figure 6-1. Wait Loop Flow Chart (Continued)

.






Figure 6-1. Wait Loop Flow Chart (Continued)


DISPLAY MEMORY ORGANIZATION

Display memory data is stored in 16-byte blocks. Each line of display data is made up of one or more of these blocks. The blocks make up a doubly linked list. Each block contains a pointer to the next sequential block. The first block in a display line contains pointers to the next and previous lines. The last block in a line contains a pointer to the first block of that line. Figures 6-2 through 6-5 illustrate the blocks used in the linked list.









Fil Charac	l ters	End Of Line		+	í	1 1	De	ata	
E	End Of	Line	-	314 8	=	00			
f	Fill		2	303 8	=	C3 15			

Figure 6-4. Last Block in a Line

••

+	Data	0	End Of	LSB	MSB
	1 1 1		Page		

End Of Page = 316 = CE 8 16

Figure 6-5. First Block in Last Line of Display List

When the terminal is turned on or a full reset is performed, the display memory is initialized and all blocks are returned to a "free list". As display data is entered into memory new blocks are assigned and formatted as required. This continues until all of the available free blocks are used. When this point is reached and additional data is entered, one of three actions is performed:

- 1. The first blocks in display memory are reassigned as new blocks. This causes the data at the beginning of the display list to be lost.
- 2. In Edit or Data Logging Mode the first blocks of display data are transferred to the "TO" device(s) before the blocks are reassigned.
- 3. If the terminal is in Memory Lock Mode the keyboard will be locked and the newly entered data will be lost.

Display memory is scanned by the display hardware in order of decreasing addresses. This is the reason that the display data is stored in reverse order. The display hardware is capable of using the points to display each line of data on the screen.

												-		
FFFE 7B FA70 BF		5 61	20	73	69	20	73	69	68	54	AB	F9	00	FA
	ח	а		5	1		5	ì	h	Т				
F9B0 CF	F9]2() 72 r		74 t			72 r		68 h	63 c	2D -	З0 0	38 8	20
						_						_		
F9C0 EF	<u>_F9_</u> 6'	i ec	70	73	69	74	20	66	6F	20	65	6E	69	6C
	a	1	Р	5	i	d		f	0		e	n	i	1
F9E0 DF	F9 60	20			61 a		20		61 a			64 d	20	79 Y
														-
FOR	EQ] 2	64	65	70	GE	74		20	70	<u> </u>	20	CE.	CE	
F9D0 FF	F9 2							20			20	65	6E	69
F9D0 FF	F9 2) 64 d	65 e		6F o			20	73 5	69 i	20	65 e	6E n	69 1
F9D0 FF F9F0 7D		d	e	r	0	t	5		5	1		e	n	1

This is an 80-character line of display data. Each line is stored independently.

Figure 6-6. Memory Linkages for an 80 Character Line

Several short lines are linked together in this manner

FFFE F320			68 h	73 5	20	6C 1	61 a	72 r	65 e	76 V	65 e	53 5	AB	E1	00	F3
E180	2D	FЗ	СЗ	СЗ	СЗ	СЗ	сс	73 5	65 e	6E n	69 i	6C 1	20	74 t	72 r	6F 0
E1A0	5F	E1	64 d	65 e	6B k	6D n	69 i	6C 1	20	65 e	72 r	61 a	BB	E1]2C	F3
E150	AD	E1	СЗ	¢З	СЗ	сз	СЗ	СЗ	сз	cc						
E1B0	BD	E1	СЗ	сс	72 r	65 e	68 h	74 t	65 e	67 9	6F o	74 t	6B	E1]ac	E1
etc.																



Note that display data characters are limited to values 0-177. This means that the high order bit (bit 6) of a display character is always 0. Included as data are all the ASCII characters and display enhancement flags. Table 6-1 contains a list of display enhancement flags. Bytes with values 300-317 are interpreted as software flags. A list of software flags is given in table 6-2. Bytes with values 320-377 are interpreted as the MSB (most significant byte) of a block pointer. The byte following a MSB is interpreted as the least significant byte of the block pointer.

Table 6-1. Display Enhancement Flags

·
Bit 76543210 10cceeee
character set enhancement
Character Set (cc) Codes
00 = モ) ● = Base set 01 = モ) A = Alternate set #1 10 = モ) B = Alternate set #2 11 = モ) C = Alternate set #3
Enhancement (eeee) Codes
 0 - End Enhancement (@) 1 - Blinking (A) 2 - Inverse Video (B) 3 - Blinking, Inverse Video (C) 4 - Underline (D) 5 - Underline, Blinking (E) 6 - Underline, Inverse Video (F) 7 - Underline, Inverse Video, Blinking (G) 8 - Half-Bright (H) 9 - Half-Bright, Blinking (I) A - Half-Bright, Inverse Video (J) B - Half-Bright, Inverse Video, Blinking (K) C - Half-Bright, Underline (L) D - Half-Bright, Underline, Blinking (M) E - Half-Bright, Underline, Inverse Video (N) F - Half-Bright, Underline, Inverse Video, Blinking (O)
Examples: 81 = Base set, blinking 95 = Alternate set #1, underline, blinking AA = Alternate set #2, half-bright, inverse video BD = Alternate set #3, half-bright, underline, blinking

.

.

Table 6-2. Software Display Flags

Bit 76543210 11005555
software display code
Software Display (ssss) Codes 0 - End of Unprotected or Transmit Only Field 1 - Begin Unprotected Field 2 - Begin Transmit Only Field 3 - Fill character 4 - Non-displaying Terminator 5 - Alpha Field 6 - Numeric Field 7 - Alphanumeric Field 8 - Soft key attribute field 9 - (not used) A - (not used) B - (not used) C - End of Line D - (not used) E - End of Page F - (not used)
Examples:
C1 = Begin unprotected field C3 = Fill character CC = End of line
NOTE
The hex codes D0 through FF are interpreted as the most significant byte (MSB) of a display memory pointer. The next higher byte (next byte to the left) is interpreted as the least significant byte (LSB) of the display memory pointer.

The End Of Line (EOL) code is used to indicate that the last display data in a line has been reached. The EOL code (CC) is followed with fill characters (C3) to fill up any unused bytes in the block.

The End Of Page (EOP) code is used to mark the end of the display list. Note that this is not necessarily the end of the current screen. The EOP code (CE) is stored in the MSB part of the Next Line pointer of the last line of the display list.

Adding A Character To A Line

A new line is started with a single display block. The next block pointer points to the MSB of the next line pointer. Next and previous line pointers are set as required. The first data byte is an EOL (CC) followed by nine fill characters (C3). See figure 6-8.





Figure 6-8. Initializing A New Line

When a character is added to the block an EOL (CC) is first written over the first fill character. This prevents the possibility of displaying a line with no end of line marker. The new character then replaces the old EOL byte. See figure 6-9.

(1) F320	2D	F3	СЗ	СЗ	СЗ	æ	aa	за	aa	aa	aa	aa	уу	уу	2 Z	2 Z	
(2) F320	2D	F3	СЗ	C3	ßE	EC	aa	aa	aa	aa	aa	aa	УУ	уу	zz	zz	
(3) F320	2D	FЗ	СЗ	СЗ	NE		āā	aa	aa	28	23	aa	уу	уу	z z	ΖZ	
						ing cter										·	

Figure 6-9 Adding A New Character To A Block

When the current block is full, a new block is allocated from the free block list. The new block is loaded with an EOL (CC hex) and fill characters (C3 hex) and the next block pointer is copied from the previous block. The next block pointer of the previous block is updated to point to the beginning of the new block. The new character is then written over the EOL character in the previous block. See figure 6-10.





When 80 displayable characters have been entered in a line and the last character takes up the last byte of the display block, no EOL byte is required. The terminal assumes an EOL and begins a new line.

In addition to the display characters, software flags are also stored as display data. These flags define special fields and alternate character sets. A maximum of about 100 software flags can be stored in a line. These are in addition to the 80 displayable characters. This is the maximum that can be processed by the display hardware during the refresh cycle.

Display Memory Links

The display hardware detects the end of a display block by reading a byte in the range D0-FF. When such a byte is read it is interpreted as the MSB of a two byte pointer to the next display block. The standard terminal uses a 16 byte block format. If you have an application where the display data can be more efficiently stored using a different block size — or no blocks at all, you can do this by changing the positions of the link pointers.

Rolling the Display Up Or Down

Rolling up or down is done by changing the display start pointer. To roll up, the next line pointer of the current top display line is copied into the display start pointer (FFFE). To roll down, the previous line pointer minus one in the current top display line is copied into the display start pointer.

Insert/Delete Line

Inserting a line is done by getting a block from the free list and formatting the block into a new line. The next line pointer for the new line is copied from the previous line and the previous line pointer for the new line is copied from the next line. The pointers in the lines preceding and following the new line are set to point to the new line.

Deleting a line is done by copying the previous line pointer of the line to be deleted into the following line and the next line pointer of the line to be deleted into the preceding line. The blocks of the deleted line are then added to the free block list.

Swapping Display Lines


Figure 6-11 contains an example of the code required to perform a line swap. Note the order in which the block pointers are changed. A variety of similar display manipulations can be performed in this manner.

XLINE	CALL RCADRA LHLD LSTLIN MOV E,M INX H MOV D,M	SET DISPLAY CONTEXT TO CURRENT LINE GET ADDRESS OF CURRENT LINE PUT ADDRESS OF NEXT LINE IN REGISTERS D AND E PUT ADDRESS OF PREVIOUS LINE IN REGISTER B AND C
* B,C * D,E	= NEXT LINE POI = ADDRESS OF MS XCHG	PUINTER VALUE OF CURRENT LINE NTER VALUE OF CURRENT LINE B PART OF PREVIOUS LINE POINTER FOR CURRENT LINE SET REGISTERS D AND E TO ADDRESS OF FIRST CHARACTER IN CURRENT LINE
	MOV A,M MOV M,E MOV E,A INX H MOV A,M MOV M,D	H,L = ADDRESS OF NEXT LINE POINTER IN NEXT LINE PUT NEXT LINE POINTER VALUE OF CURRENT LINE INTO NEXT LINE POINTER OF NEXT LINE AND PUT VALUE OF NEXT LINE POINTER OF NEXT LINE INTO REGISTERS D AND E
	MOV D,A INX H MOV M,C INX H MOV M,B	PUT PREVIOUS LINE POINTER VALUE OF CURRENT LINE INTO PREVIOUS LINE POINTER OF NEXT LINE

Figure 6-11. Line Swapping Example

*			
	B,C	= PREVIOUS L	INE POINTER VALUE OF CURRENT LINE
*	D,E	= ADDRESS OF	FIRST CHARACTER IN LINE FOLLOWING NEXT LINE
*		= ADDRESS OF	MSB PART OF PREVIOUS LINE POINTER FOR NEXT LINE
*			
		DCX H	PUT ADDRESS OF FIRST CHARACTER IN NEXT LINE
		рсх н	INTO NEXT LINE POINTER OF PREVIOUS LINE
		DCX H	
		DCX H	
		MOV A,L	
		STAX B	
		INX B	
		MOV A,H	
		STAX B	
		MOV B,H	
		MOV C.L	
		LHLD LSTLIN	
*			
*	Б,C	= ADDRESS OF	FIRST CHARACTER IN NEXT LINE
*			FIRST CHARACTER IN LINE FOLLOWING NEXT LINE
*			LSB PART OF NEXT LINE POINTER FOR CURRENT LINE
*			
		MOV M,E	SET NEXT LINE POINTER OF CURRENT LINE TO
			ADDRESS OF FIRST CHARACTE IN LINE FULLOWING
		MOV M,D	NEXT LINE
		INX H	
		INX B	SET PREVIOUS LINE POINTER OF CURRENT LINE
		MOV M,C	TU ADDRESS OF LSB PART OF NEXT LINE POINTER
		INX H	FOR NEXT LINE
		MOV M,B	
		XCHG	
		DCX D	
		DCX D	
		DCX D	
		INX H	
		INX H	
		INX H	
		MOV M,E	SET PREVIOUS LINE POINTER OF LINE FOLLOWING
		INX H	NEXT LINE TO ADDRESS OF LSB PART OF NEXT
		MOV M,D	LINE PUINTER FOR CURRENT LINE
		MOV L,C	SET CURRENT LINE POINTER TO ADDRESS OF LSB
		MOV H,B	PART OF NEXT LINE POINTER FOR NEXT LINE
		SHLD LSTLIN	TANT OF NEXT DING FUINTER FUR NEXT DINE
		MVI A,80	SET LAST COLUMN PROCESSED TO 80 TO FORCE
		STA LSTCOL	LINE RE-SCAN
		RET	RETURN
			NET O KN

Figure 6-11. Line Swapping Example (Continued)




Section VII. KEYBOARD CODE MODULE


The keyboard code module controls all keyboard subsystem functions. The module detects key hits, sets indicators on the keyboard, and performs the alpha and numeric field checking operations. The keyboard code occupies memory locations 4800 to 5000 (base 16).

KEYBOARD SUBSYSTEM

As shown in figure 7-1, the keyboard subsystem consists of the following three sections:

- Keyboard
- · Keyboard interface
- · Keyboard code module







Keyboard

The keyboard contains most of the operator controls (keys, data communication switches, etc.). The keyboard is available in several configurations with different key arrangements and labeling. It accepts the basic mechanical input from the terminal operator. A detailed discussion of the keyboard together with schematics and signal lists is given in the 13255A Technical Information Package.

Figure 7-2 shows the layout of the keyboard. Each key (whether present or not) is assigned to a matrix position. When a key is pressed or released, its row and column positions are sent to the keyboard interface.



NOTE: ALL SWITCHES AND LEDS ARE SHOWN AS THEY ARE LOADED ON THE PCA.



Keyboard Interface

The keyboard interface accepts input (key and switch action) from the keyboard for use by the keyboard code. It also interprets commands from the code and controls the keyboard (sets indicators, transmits status, rings the bell, etc.).

In addition, the keyboard interface contains 24 switches that can be used by the operator to affect terminal operation. These switches can be controlled programmatically. Since most terminal operations use only a few of these switches, they can often be used by special application firmware.

Programming information for the keyboard interface is provided later in this section. Detailed information on the operation of the keyboard interface PCA is contained in the 13255A Technical Information Package.

Keyboard Firmware

The keyboard firmware performs most of its functions using subroutines. The 13255A Technical Information Package (T.L.P.) contains detailed descriptions of each of the routines and their parameters. You can access these routines to perform most keyboard tasks

The keyboard module provides a flexible structure for creating alternate keyboard layouts or foreign language terminals. In addition, special functions can be assigned with a minimum of change to the terminal code. The keyboard module is made up of the following sections.

- Monitor (KBMON)
- Input processor (GTKEY)
- Subroutines
- Utilities

Monitor

The monitor scans the keyboard for changes in key state. For this purpose the keyboard is divided into a matrix of 14 columns of 8 keys each

The monitor routine maintains the current state of the keyboard in a 14 byte table. Each bit represents the current state of a key (1 = pressed or set, 0 = up or clear). A 40 byte transition buffer is also used to hold up to 20 state changes. Each time the monitor routine is called, it scans two columns of the keyboard. Table 7-1 shows how key information is returned on the bus lines.

If a key transition is detected, an entry is made in the transition buffer and the current state table is updated. The formats of the current state table and the transition buffer are shown in figure 7-3.

				ł	KEYBOA	RD CO	LUMNS				
	Coli	រពារា					Data E	Bus Bit			
A3	A2	A1	AO	B 7	B6	B5	B4	В3	B2	B1	BO
0	0	0	0	007	006	005	004	003	002	001	000
0	0	0	1	017	016	015	014	013	012	011	010
0	0	1	0	027	026	025	024	023	022	021	020
0	0	1	1	037	036	035	034	033	032	0.31	030
0	1	0	0	047	046	045	044	043	042	041	040
0	1	0	1	057	056	055	054	053	052	051	050
0	1	1	0	067	066	065	064	063	062	061	060
0	1	1	1	077	076	075	074	073	072	071	070
1	0	0	0	107	106	105	104	103	102	101	100
1	0	0	1	117	116	115	114	113	112	111	110
1	0	1	0	127	126	125	124	123	122	121	120
1	0	1	1	137	136		134	133	132	131	130
1	1	0	0	147			144		142	141	140
1	1	0	1	157			154		152	151	150

Table 7-1 Keyboard Data Bus Bits




Figure 7-3. State Tables and Transition Buffer

The transition buffer is made up of 2 bytes for each transition. The first byte contains the column number in which the transition occurred and the second contains the new state of the column.

Keyboard Input Processor (GTKEY)

The keyboard input processor takes input from the transition buffer and performs the necessary action. This may be the return of a character code to the routine that called the input processor or the performance of an internal function. The keyboard input processor maintains an alternate state table containing the transitions that have been processed.

The row and column position of a pressed key is used to select an entry from one of two tables. The table selected depends on the state of the SHIFT keys. Each table entry consists of a single byte. If the high order bit of the entry is a 0, then the entry is an ASCII character which is simply returned to the calling routine. Entries with higher values indicate that more complex actions are to be performed.

Translation Tables (Unshift/Shift)

- 000-177 ASCII character to be returned.
- 200-207 Latching key functions (MEMORY LOCK, etc) returns no character or a character in the range 260-377.
- 210-227 Reserved for new keyboard functions.
- 230-237 Defined terminal functions (READ, RECORD, etc.).
- 240-257 Reserved for terminal functions.
- 260-357 Generates escape sequences for external functions (Home Up, Home Down, etc.).
- 360-367 Generates sequences for F1-F8 keys. Normally a two byte escape sequence. The second byte is obtained by masking the high order bit.
- 370-376 Reserved for special functions.
 - 377 Display Enhancements (CNTL F1).

TRANSLATION TABLES

Pointer = (col * 8) + row + Trans Table Base Address

 0
 00
 1B
 09
 00
 00
 31
 34
 08

 1
 86
 31
 71
 7A
 0D
 32
 35
 5C

 2
 83
 32
 77
 78
 5D
 33
 36
 F4

 3
 80
 33
 65
 63
 3A
 C4
 D3
 F5

 13
 99
 5E
 5F
 00
 61
 00
 00
 F0

Lower Case Table

Upper Case Table (UPRASC)

0	0	1 B	09	00	00	31	34	08
8	6	21	51	5A	0 D	32	35	7C
8	3	22	57	58	7D	33	36	F4
8	0	23	45	43	2A	C4	DЗ	F5
	_							_
L _a	9	7E	7F	00	41	00	00	F0

Y

Section VIII. STANDARD DEVICE I/O

Your own firmware can perform inputioutput operations to and from the display, the left or right cartridge tape unit, a printer device, or an alternate FO device by making calls to the routines GETIO or PUTIO.

GETIO, which resides at location 40603 (octal) or 4183 (hex) is used for accepting input from the display cartridge tape units, or an alternate input device

PUTIO, which resides at location 40631 (octal) or 4199 (hex) is used for transferring output to the display, the cartridge tape units a printer device or an alternate output device.

THE I/O BUFFERS

Data is passed to and from LO devices one record at a time. Each record is passed via one of the two LO buffers. Each buffer is 256 bytes rong and that three variables (status, type) and length) associated with it. The locations of the buffers and their associated variables are as follows.

Loca	ation		
Octal	Hex	Name	Description
176000 176377 177472 177471	FCDO FCFF FFBA FFBA	IOBUL ENSTAT BUT OF	an a
177470	EF 38	BLEN	softer O
176400 176777 177467 177466 177466	ED00 EDEE EE37 EE36 EE35	BUSTAT BUSTAT BUSTAT BUSTEN	Status of a statistical for office Notatus of statistical and LO buffer Notes of statistical O buffer Notes of statistical O buffer

Data (IOBUFx)

One to 256 bytes of data are placed in the butter, either by a device driver (for input) or by your firmware (for output) starting at address IOBUEx. There are no restrictions on the data



Status Variable (BxSTAT)

The five low order bits are assigned to individual devices as follows (note that bits 5-15 are reserved):

Bit	Device Selected When Bit Set
0	Left cartridge tape unit.
1	Right cartridge tape unit.
2	Display.
3	Printer.
4	Alternate I/O device.

A buffer is free if its status is zero; otherwise it is owned by all devices whose bits are set.

Type Variable (BxTYPE)

There are basically three types of records: data records, end-of-file marks, and end-of-data marks. The content of BxTYPE specifies what type of record has been received (for input) or is to be transmitted (for output).

Minus one (-1 or 377 octal) specifies a data record, zero specifies an end-of-file mark, and plus one specifies an end-of-data mark. When reading from the display using GETIO, a BxTYPE of +2 specifies the end of the display page and +3 specifies the end of display memory.

Length Variable (BxLEN)

When transmitting or receiving a data record, the content of BxLEN specifies the number of valid data bytes in the I/O buffer. Note that a BxLEN of zero specifies a record size of 256 bytes (i.e., there are no "zero length" records).

When transmitting or recieving an end-of-file or end-of-data mark, BxLEN has no significance except when writing an end-of-file mark to one of the CTUs; in that particular case, BxLEN must be set to +1.

USING GETIO

To use GETIO you must first load some parameters into the following named locations:

Name	Octal Address	Hex Address
INPDEV	177516	FF4E
XFRLIM	177507	FF47

INPDEV specifies the input device from which data is to be read, as follows:

Bit	Device Selected When Bit Set ("1" or On)					
0	Left cartridge tape unit.					
1	Right cartridge tape unit.					
2	Display.					
4	Alternate input device.					

XFRLIM specifies how much data is to be read, as follows:

Value	Meaning
-1	Read one record.
0	Read one file.
+1	Read until end-of-data.

The only use of XFRLIM is to control double buffering on CTU input. When XFRLIM is set correctly, the CTU input routine can determine (after reading a record) whether additional records must be read to satisfy the input request. If XFRLIM is set to 0 or +1 and an end-of-file or end-of-data mark has not yet been encountered, the CTU driver will start reading the next record from the cartridge tape to the other I/O buffer (under interrupt control) while your program is processing the current record.

The significance of XFRLIM when reading from an alternate input device depends entirely on the design of the particular alternate I/O driver.

Once INPDEV and XFRLIM have been properly set, you issue a call to the GETIO routine. GETIO obtains one of the I/O buffers and then reads a data record from the specified device into the buffer.

NOTE

If you are reading a record from the display, you should issue a call to the INTDSP routine before calling GETIO.

When control returns to your program the Carry flag indicates whether or not a read error occurred. If Carry is set, an error occurred; if it is reset, the record was transferred from the device to the I/O buffer successfully.

After testing the Carry flag, your program should check to see what the I/O buffer contains. Upon return from GETIO, the D and E registers contain a pointer to the first of the three status bytes associated with the particular buffer.

The first of these bytes (BxSTAT) contains the device parameter supplied via INPDEV; the second (BxTYPE) contains a record type parameter that specifies whether the buffer contains a valid data record, an end-of-file mark, or an end-of-data mark; the third (BxLEN) contains a byte count specifying the length (in bytes) of the record contained in the buffer.

BxTYPE is the byte you should examine first. Decrement the D register, load the contents of the specified location into the A register, OR the contents of the A register to itself, and then test the A register for -, 0, or +1. Minus indicates that the I/O buffer contains a valid data record; zero indicates that it contains an end-of-file mark; plus one indicates that it contains an end-of-data mark.

If the buffer contains a valid data record, examine the content of BxLEN to determine the size of the data record and then issue a call to the GETPTR routine. GETPTR uses the address of the status bytes (still contained in the D and E registers) to determine which I/O buffer is being used and then returns the address of that buffer to your program via the H and L registers. You then move the data from the buffer to where you want it stored.

After you have removed the data record from the I/O buffer you must clear BxSTAT (all zeros) to make the buffer available for other I/O operations.

You perform the above sequence of events once for each valid data record that is transferred from the specified device to the I/O buffer (note, however, that INPDEV and XFRLIM need to be initialized only the first time through the loop).

The following code illustrates the use of GETIO to read a file from the right cartridge tape unit.

	EQU	40603Q 177516Q 177507Q	
READ	MVI STA CALL JC PUSH DCX LDAX ORA JZ	A,0 XFRLIM GETIO ERROR D D D A EOF EOF GETPTR	INPDEV - RIGHT CTU XFRLIM - TRANSFER ONE FILE CALL THE GETIO ROUTINE JUMP TO ERROR ROUTINE IF CARRY SET SAVE STATUS POINTER CHECK FOR VALID DATA RECORD, EOF, OR END-OF-DATA END-OF-FILE END-OF-DATA VALID DATA RECORD - GET BUFFER ADDRESS
	POP XRA STAX JMP		TURNED IN H,L) ATA FROM BUFFER GET STATUS POINTER RELEASE THE BUFFER READ NEXT RECORD

USING PUTIO

To use PUTIO you must first load a parameter into the variable named OUTDEV OUTDEV, which resides at location 177515 (octal) or FF4D (hex), specifies the output device(s) to which data is to be sent, as follows (note that bits 5 through 15 are reserved).

Device Selected When Bit Set (`1`` or On)						
Left carindge tape unit						
Right cartridge tape unit						
Display						
Printer						
Alternate output device						

Once OUTDEV has been properly set, you issue a call to the GTIOB0 routine. GTIOB0 locates a free LO buffer and then returns the address of the first of the buffer's three status bytes (BxSTAT) to your program via the H and L registers.

You must then claim the LO buffer by setting BxSTAT to a non-zero value szero indicates that the buffer is available for any program to use) and set BxTh PE to specify the type of record to be transmitted and BxLEN to specify the size on by each of the record.

BxTYPE specifies what type of record is by philippistement us follows.



When writing to the display: a BxTYPE of D or 1 class to effect (BxLEN is also ignored). When writing to a printer device, a BxTYPE of 0 or 1 classes a form feed (BxLEN is ignored). When writing to an alternate output device, the effect of BxTYPE and BxLEN depends entirely on the design of the particular alternate I O driver. When writing to an CTU is BxTYPE of 0 classes an end of file mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 1 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 0 classes an end-of-data mark to be written on the particular cartridge tape (BxLEN must be sert oil) and a BxTYPE of 0 classes an end-of-data mark

NOTE

PUTIO automatically moves the contents of OUTDEV into BxSTAT. When writing to the display, a printer, or an alternate output device, you may claim the I O buffer by setting BxSTAT = OUTDEV. Because of the way the CTU interrupt handler operates, however, this practice could cause the buffer to be prematurely written to the tape. To be safe, it is recommended that you always set BxSTAT to octal 200 when claiming an I/O buffer.

Next you must determine the address of the buffer itself. You do this by moving the contents of H and L to the D and E registers and then issuing a call to the GETPTR routine. GETPTR uses the address of the status bytes (in D and E) to determine which buffer is being used and then returns the address of the buffer to your program via the H and L registers. You then use the buffer address to transfer the record from your program to the I/O buffer.

Once the data record is in the I/O buffer you issue a call to PUTIO. PUTIO, which expects the address of BxSTAT to be in the D and E registers, transfers the record to the specified output device(s) and then returns control to your program. Upon return from PUTIO, the Carry flag specifies whether or not a write error occurred. If Carry is set, an error occurred; if it is clear, the record was successfully transferred from the I/O buffer to the specified device(s). Note that a write operation to a cartridge tape will always end successfully unless the tape stalls or is removed.

*** IMPORTANT ***

Upon return from PUTIO, your program must ensure that the buffer is freed (BxSTAT=0). PUTIO automatically clears the device bits (0-4) but will not clear bit 8 which is set by the octal 200 you used in claiming the buffer. If you leave bit 8 set, the buffer will no longer be available for use by any program.

You perform the above sequence of events once for each data record that is transferred from your program to the specified device (note, however, that OUTDEV and XFRLIM need be initialized only the first time through the loop).

The following code illustrates the use of PUTIO to transfer a 72-byte record from your program to the display.

PUTIO OUTDEV XFRLIM	EQU	1775150	
	•		
	•		
	MVI	A,4	
	STA		SELECT DISPLAY AS DUTPUT DEVICE
WRITE		GTIOBO	GET A BUFFER
	MVI		CLAIM IT
	PUSH	H	SAVE STATUS POINTER
	DCX	н	
	MVI	M,377Q	SET BXTYPE TO -1
	DCX	н	
	MVI	M,72	SET BxLEN TO 72
	XCHG		SWAP H, L AND D, E
	CALL	GETPTR	GET BUFFER ADDRESS
			(ADDRESS RETURNED IN H,L)
	•		
	•		MOVE DATA RECORD TO BUFFER
	POP	D	RESTORE STATUS POINTER
		PUTIO	RESTURE STRIUS FUIRIER
	XCHG	10110	SWAP H, L AND D, E
	MVI	м,0	FREE THE BUFFER (BxSTAT=0)
	JNC	WRITE	IF NO ERROR, WRITE NEXT RECORD
	0110		(ERROR HANDLING CODE)

Section IX. ALTERNATE I/O

The standard 2645A main code firmware already includes the mechanisms for selecting, either from the keyboard or programmatically using escape sequences, an input ("from" or 5s) device other than the CTUs or display and an output ("to" or 5d) device other than the CTUs, display, or printer. These two devices are known as alternate I/O devices.

When you press the gold key followed by the INSERT LINE key, the main code firmware recognizes that you have selected the alternate input device as the "from" device. Similarly, when you press the gold key followed by the INSERT CHAR key, the main code firmware recognizes that you have selected the alternate output device as the "to" device.

Try it. Press the gold key followed by the INSERT LINE key followed by the DISPLAY key. This selects the alternate input device as the "from" device and the display as the "to" device. Now press the READ key. The message "ND DEVICE DRIVER" appears on the screen. What does this mean? It means that the main code firmware recognized your device selections as being valid, but that when you tried to read from the "to" input device it branched to a location in memory where it expected to find the device driver for the alternate input device and found no driver. The capability is all there. You just have to write an appropriate device driver and load it into the memory area where the main code firmware expects to find it.

The same will happen when you use escape sequences. Load the sequence $f_{4} p 5_{5} 3d 4R$ into one of the function keys and then press it.

Now let's select an alternate output device as the "to" device. Press the gold key followed by the DISPLAY key followed by the INSERT CHAR key. This selects the display as the "from" device and the alternate output device as the "to" device. Now type something using the alphanumeric keys and then press the RECORD key. We get the same result: "ND DEVICE DRIVER". Again the capability is all there. We merely have to supply a driver.

Again the same will happen when you use escape sequences. Load the sequence $\pounds a p 3 \pm 5 d 4R$ into one of the function keys, type something using the alphanumeric keys, and then press the function key.

ALTERNATE I/O DEVICE DRIVERS

If you'll think back to the memory map illustrated in figure 1-3, the area from 24K to 26K (decimal) is allocated to alternate I/O. When you are supplying alternate I/O code, the first location of this area (60000 octal) must contain the code for the ASCII character "P" to tell the main code firmware that a device driver is present. The second location must contain the value 24K/256. This value is used as an address check by the main code firmware to pass control to the various routines in your driver. All access from the main code modules to your driver routines is achieved by CALLs to the appropriate entry point in this vector table. Control returns from your routines to the main code via subroutine RETurn calls.

Each entry in the vector table consists of three bytes. The first byte contains a JMP instruction (303 octal or C3 hex) and the next two bytes contain the address of the particular driver routine. If you do not need to use a particular routine, you must issue a RETurn instruction instead of a JMP in the vector table. The main code firmware expects the various entries in the vector table to be as follows:

Location	Driver Routine
060002	Initialization Routine
060005	Initialization Continuator
060010	Interrupt Processor
060013	Monitoring Routine
060016	Input Routine
060021	Output Routine
060024	Control Routine
060027	Status Routine
060032	Device Name Message

Descriptions of all of these routines, including the register contents when the routine is called and the expected register contents when control is returned to the main code, are presented under alternate I/O in the firmware portion of the 13255A Technical Information Package.

DEVICE STATUS

When you have alternate I/O code loaded into the terminal you can issue a device status escape sequence for device 5 and receive the status of the alternate I/O device. When you issue the escape sequence $f_c + p = 5$ control passes to the Status Routine (location 060027 in the Alternate I/O entry vector table) and this routine passes back three bytes of status information. As with the CTU and printer drivers, bits 8 through 5 of each byte always contain 0011. The remaining four bits of each byte are set at the discretion of the Alternate I/O Status Routine. (Note: The Status Routine always sets bits 8-5 of each byte to zeros; these bits are automatically set to 0011 by the terminal's main code).

SCNVEC AND INTVEC

There are two locations, named SCNVEC (9168 hex) and INTVEC (9165 hex), which are of particular interest to you when coding an alternate I/O module.

Control passes to SCNVEC from the wait loop. If SCNVEC contains a JMP instruction (303 octal or C3 hex) to one of your own routines, then your routine will be called once every time the terminal executes that portion of the wait loop.

Similarly control passes to INTVEC every time any type of interrupt occurs. If INTVEC contains a JMP instruction to one of your own routines, then your routine will be able to perform its functions based on the occurrence of a particular interrupt. When control passes to INTVEC, the A-register contains a code specifying what type of interrupt occurred. When your routine issues a RETurn instruction, the interrupt is then processed normally.

SAMPLE ALTERNATE I/O DRIVER

The source and object code for two alternate I/O drivers are presented on the next few pages.

3		*======				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	ITEM	LOC	OBJECT			IRCE STATEMENTS PAGE 1
	====		222 J#8			
	1	665990		•		ASB BIN ALEXI - BUFFRD IN, OUT, CONTRL
	2	006666	•	•	*	
	3	Merede			*	A PROVIDE THE EVERATOR AS LIGHTER ROUTINED TO
	4	1000000	•	•	*	ALTERNATE I/O EXERCISE 1; WRITE ROUTINES TO
	5	RELARD	•	•	*	INPUT AND OUTPUT LINES OF TEXT FROM AN RS-232 Device at 9600 baud, Also, write a routine
	6	000000		• •	*	THAT WILL ALLOW THE USER TO SEND A STRING OF
	7	0000000	•	• •	*	ASCII ONE'S TO THE DEVICE. DO NOT USE
	8 9	NODDOD DODDOD	•		*	INTERRUPTS.
	10	CECARE		•	*	INTERPORTO.
	11	1000000	•	•	*	THIS CODE TALKS TO THE GP ASYNC DATACOM CARD
	12	2000000			#	STRAPPED FOR MODULE 17, 9600 BAUD.
	13	HODADOC		, ,	4	
	14	0000003			*	STRAPPING:
	15	036063			*	IAT CLUSED (INHIBIT INTERRUPTS)
	16	CORRAD			*	ALL OTHERS OPEN
	17	1000000			*	
	18	1102020			*	THE CONTRUL OPERATION IS INVOKED BY
	19	UBURFU			4	"REWINDING" THE ALTERNATE I/O DEVICE, THE
	20	606060		•	*	OPERATION MAY BE INVOKED VIA ESCAPE SEQUENCE,
	21	0000000	•	•	*	I,E, ESC & P 5U OC (LOWER-CASE P AND U)
	55	936966			*	OP FROM THE KEYBOARD, I.E. <gpeen> <rewind></rewind></gpeen>
	23	NORDER		• •	5	<insert char="">, THE NUMBER OF ASCII ONE'S TO</insert>
	24	LERGEB		, a	4	BE SENT MAY BE SPECIFIED AS AN UNSIGNED
	25	UCRACE	9 (9 6	-7	PARAMETER IN AN ESCAPE SEGUENCE, OR MAY BE
	26	000000	9	P	<i>\$</i> :	SUPPLIED FROM THE KEYBOARD IN RESPONSE TO A
	27	HJEADE	•		÷.	PROMPT FROM THE CONTROL ROUTINE.
	28	9990au	•	4	de la	ANTE TE FRANKLAS DOED NOT LIKE DECORDS
	29	9409484	•		4	NOTE: THE FIRMWARE DOES NOT LIKE RECORDS
	30	495465 495465	•		*	BEGINNING WITH A LF. IF A TERMINAL IS THE ALTERNATE I/O DEVICE, AND TAPES ARE BEING USED
	31 32	NUMBER	-		*	FOR INPUT FROM THE ALTERNATE I/O TERMINAL,
	33	MARAAR		•	e. 4	STRAPS E, G, AND H SHOULD BE OPEN ON THE
	34	CONCINE	•		и ф	ALTERNATE IZO TERMINAL.
	35	0000000	•	•	*	ARTENCATE IN TRACE
	50	CLE DALL C	•	•	-	

	EM	LOC	OBJECT		SOURCE STATEMENTS PAGE
¥ = =	a = =	*======			
	37	996966		• •	*************
	38	N00000	•	• •	* USEFUL VARIABLES, ENTRY POINTS *
	39	906906	•	• •	**********
	49	000000			*
	41	900000	•	• •	* I/O BUFFERS
	42	000000	•	• •	•
	43	176000	•	• •	IOBUF1 EQU 176000B
	44	177472	•		BISTAT EQU 177472B
	45	177471		• •	B1TYPE EQU 1774718
	46	177470		• •	81LEN EQU 1774708
	47	000000	•	• •	*
	48	176400	•	• •	IOBUF2 EQU 176400B
	49	177467			B2STAT EQU 177467B
	50	177466	•	• •	B2TYPE EQU 177466B
	51	177465	•		B2LEN EQU 177465B
	52	360096			+
	53	000000		• •	* ERROP RETURN VARIABLE
	54	000000		• •	*
	55	177517	•		IOCERR EQU 1775178
	56	000000	•		*
	57	NGGGGGG		• •	* INFORMATION FOR CONTROL ROUTINE
	58	RGRADG			*
	59	177730	•		IOCTYP EQU 1777308 TYPE OF CONTROL OPERATION
	60	177725	•		IOCONT EDU 177725B PARAMETER VALUE
	61	177734			IOPSGN EQU 177734B PARAMETER SIGN
	62	000000		• •	+ · · · · · · · · · · · · · · · · · · ·
	63	000000	•		* MAIN CODE ROUTINES
	64	000000			<u>ب</u>
	65	000100		• •	DSPMSG EQUI 100B DISPLAY CHARACTER STRING
	66	177761		• •	MSGPT1 EQU 1777618 POINTER TO STRING
	67	000202	•	• •	CHINT EQU 2028 PROCESS CHARACTER
	68	600106	,		DONUM EQU 106B ACCUMULATE NUMERIC INPUT
	69	177724			RADIX EQU 177724B BASE FOR ACCUMULATION
	70	177736			IODATA EQU 1777368 ACCUMULATOR
	71	177610			CHAR EQU 1775106 NEXT NUMERAL
	72	N0000N	•		*
	73	000000	•	• •	+ KEYBOARD ROUTINES
	74	900900	•		*
	75	044005			ZGETKY EQU 44005B GET KEYBOARD INPUT
	76	144024			ZBELL EQU 44024B RING BELL

			-						***********************		
33	EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE	LOC		CT (TODE	SOURCE				PAGE	3
										******	*****
	78	AANAAS					ORG	60000B			
	79	160000		-		ALSTRT	EQU	*			
	80	160000	120				DEF	1208	VERSION, CODE PR		FLAGE
	81	060001	140				DEF	ALSTRT/256		LAG	
	82	060002	303	043	140		JMP	INIT	INITIALIZATION		
	83	160005	303	032	146		JMP	INIT2			
	84	060010	303	034	140		JMP	INTRET	NO INTERRUPTS		
	85	060013	303	940	140		JMP	RETURN	NO MONITOR		
	86	060616	303	161	140		JMP	GETBUF	INPUT ROUTINE		
	87	066921		106			JMP	PUTBUF	OUTPUT ROUTINE		
	88	060924		303			JMP	CONTRL	CONTROL		
	89	060027	303	041	140		JMP	DUMMY	NO STATUS		
	90	060032	•		٠	*					
	91	060032			•	* DUMI	AY INI	TIALIZATIO	IN ROUTINES		
	92	060032		•	•	*					
	93	060032	•			INIT2	EQU	*			
	94	060632	267	•	•		ORA	Α	NC => NO ERROR		
	95	666433	311	•	•		RET				
	96	660834		٠	٠	*					
	97	060034		•	•	+ DUM	AV INT	RRUPT ROUT	INE		
	98	060934	•	•	•	*					
	99	060034	•	٠	•	INTRET		*			
	100	(161934	341	•			POP	H			
	131	960935	361	٠	•		POP	PSW			
	102	466936	373	٠	٠		EI				
	103	868937	311	•	٠		PET				
	104	966046	٠	•	•						
	125	060940	•		•		YY MON	ITOR			
	106	062940	٠	•	٠	+ DETUDU	E 011				
	107	060940			•	RETURN		*			
	108	060040	311	٠	•		RET				
	109	060041	•	•		*		THE CONTEN			
	110	060041	•			* DUMI	11 514	TUS ROUTIN			
	111	060041	•	•	•	* DUMMY	EQU	*			
	112 113	060041 060041	067	•			STC	=	C => SEND ALL Ø'	\$	
	113	162041	311	٠	٠		RET		C - DEND ALE W	0	
	114	108142	211	•	•		NE I				

						*********		*************
ITEM		OBJECT	CODE	SOURCE	STAT	EMENTS		PAGE
			23183		23555			
116	107440			IOSTAT	EQU	1074408	I/O CARD STATUS	
117	N00001			DATPRS	EQU	1	DATA PRESENT	BIT
118	000002			RDYSND		2	READY TO SEND	BIT
119	107400			IOINPT		197400B	I/O INPUT ADDRE	SS
120	107540			ICOUTP	EQU	1075408	I/O OUTPUT ADDR	ESS
121	107590			IOCNTL		1075008	SET PARITY, BAU	D, ETC.
122	060043			*				
123	060043			* * * *	* * *	* * * * *		* * * * * *
124	060043			*				
125	060943			*	INIT	- SET UP	CARD	
126	060043			*				
127	160043			INIT	EQU	*		
128	062243	076 077			MVI	A,77B	SELECT NO PARIT	Y, 9600
129	960945	062 10P	217		STA	IOCNTL		
130	060050		000		LXI	Β, Θ	NO BUFFER NEEDE	D
131	060053	311 .			RET			
132	166054		•	*				
133	660054		•	* * * *	* * *	* * * * *	* * * * * * * *	* * * * * *
134	066054	• •		*				
135	660054	• •		*	GETC	HR - GET C	DNE CHARACTER FRO	MTHE
136	162954			*		ALTERNATE	I/O PORT	
137	060054			+				
138	160954			*	ENTR	Y: DON'T	CARE	
139	960054			*				-
140	060954			*	EXIT	: A = CH	ARACTER	
141	166054			*				
142	060054		•	GETCHR	ភូល	*		
143	860054	072 040	217		LDA	IOSTAT	GET CARD STATUS	
144	160057	346 001			ANI	DATPRS	DATA PRESENT?	
145	062061	312 054	140		JZ	GETCHR	NO - WAIT	
146	160164	672 300	217		LDA	ICINPT	YES - GET DATA	
147	060067	311 .			RET			
148	060070			*				
149	060070			* * * *	* * *	* * * * *	****	* * * * * *
150	060070			*				
151	066976			*	PUTCI		IT ONE CHARACTER	TO THE
152	160070	• •		*		ALTERNATE	I/O PORT	
153	369070	• •		*				
154	060070	• •	•	*	ENTR	Y: A = CH	IARACTER	
155	660070		•	+				
156	960079	• •	•	*	EXIT	: NO CHA	NGES	
157	060070	• •	•	*				
158	066070	• •	•	PUTCHR		•		
159	960070	365 .	٠	Devete	PUSH		SAVE CHAR	
160	060071		o. +	PCHØ10		*		
161	060071		217		LDA	IOSTAT	GET CARD STATUS	
162	060074	346 002			AHI	RDYSND	READY TO SEND?	
163	060076	312 071	146		JZ	PCH010	NO - WAIT	
164	60101	361	217		POP	PS#	YES - OUTPUT CH	AR
165	N60102	062 140	<1/		STA	IQOUTP		
166	060105	311 .	•		RET			

						_ #		
ITEM	LOC	OBJ	ECT	CODE	SOURCE	STAT	EMENTS	PAGE 5
=====							********	
168	062196				*			
169	260106				* * *	* * *	* * * *	* * * * * * * * * * * * * * * *
170	160106	,			*			
171	060106	,	•		*	PUTB		UT A BUFFER TO THE ALTERNATE
172	962106				*		I/O PORT	
173	060106			2	*			
174	060166		•		*	ENTR	Y: D,E -	> BUFFER STATUS
175	060106				*			
176	100186				÷	EXIT		> BUFFER STATUS
177	160126				*			/O BIT (20B) CLEARED IN STATUS
178	360106		•	•	*		IJCER	
179	960106		•		*		NC (N	O EPRORS POSSIBLE)
180	060106	•			×			
181	066166		•		PUTBUF		*	
182	162196	033	-	•		CCX.	D	WHAT TYPE OF RECORD?
183	360187	132	•	۰		LUAX		1 => EVD (JUST RETURN)
184	060116	267		0		DRA	A	Ø => EOF (JUST RETURN)
185	060111	362	145	14[1		JP	PT8130	-1 => DATA (OUTPUT DATA)
186	061114	•		٠	4			
187	060114		ę			A RELI	URD - OUTI	PULIT
186	060114	a 2 2		•	¢	Dev	~	
189	060114	033	¢	•		DCX	0	GET LENGTH
190	062115	032		e		LDAX		
191	660116	137	۰	0		MOV	BFA	B = COUNTER
192	P60117	173					AJE	GET POINTER TO BUFFER
193	169122		070	274		CFI	BILEN	
194	160122	141		374		LXI	H, 1089F1	
195	160125		133			32	PTB010	
196	362132	041	8499 to	375		ĻΧΪ	H, IOBUF2	
197 198	162133 162133	•	•	q	*)		01110
199	162133	•	•	9		0.11	PUTS EACH	LHAR
200	160133	•	•		* РТВ010	E .5.0		
201	064133	17ć	•	5	LIDUTA	MGV	*	GET CHAR
202	06,134	054	•			INR	A , '1	-
203	16L135		070	140			L PUTCHR	UPDATE POINTER Output IT
204	160140	025	07	14,			B	LAST CHAR?
2.15	062141		133	140			РТВИ1И	NO - DO NEXT
2.16	062144		• • •		*	2112	L I DAITH	NU - NU NEXI
227	066144	•			+ BUFF	TER ET	NISHED -	CLEAR ALT I/O BIT IN STATUS
2:18	060144				+ AND	RETH	N SUCCESS	CLEAR ALL IND DIT IN STATUS
209	100144	:			*			0
210	101144	023				INX	D D	D, E -> TYPE
211	164145			•	PTB100		*	(ENTRY PUINT FOR EOF, EVD)
212	160145	23		-		INX	2	D,E -> STATUS
213	061146	232		•		LDAX		
214	060147	346	357			ANI	-1-208	TURN OFF BIT
215	060151	222				STAX		and a second state of the
216	060152	17€	123			MVI	A,123B	SET IDCERR = S
217	H6C154	662	117	377		STA	IUCERR	
218	J6@157	267				ORA	A	NC => NO ERRUR
219	062160	311	٠	٠		RET		

TTPU		EIIIIE	2223222	
ITEM	1.00			SOURCE STATEMENTS PAGE 6
221	5555555 A60161	CKCZIJ		· · · · · · · · · · · · · · · · · · ·
222	060161		• •	*
223	060161	•	• •	*******
	060161	•	• •	GETBUF - GET A BUFFER OF DATA FROM THE
224 225	060161	•	• •	* ALTERNATE I/O PORT
220	060161	•	÷ •	
	060161	*	е т	• ENTRY: DON'T CARE
227	060161	•	• •	ENTRIA DUN'T CARL
228	060161		• •	EXIT : D,E -> BUFFER STATUS
229	060161	•		+ EXIT : D,E => BUFFER STATUS + STATUS = 20B (FOR ALTERNATE I/O)
230	060161	•	• •	
231	N60161	•	• •	
232	060161	٠	• •	* NC (NO ERROR RETURN)
233	060161	•	• •	GETBUF EQU +
234	060161	•		
235	060161	•	• •	* SEE WHETHER USER HIT RETURN (USER INTERRUPT)
236	060161		• •	* SEE WHETHER USER HIT RETURN (USER INTERRUPT) *
237	060161	7/5 0	1 1 05 110	
238	060161		05 110 03 140	
239	068164		03 140	
240	060167	376 0		CPI 15B YES - IS IT RETURN? JNZ GETBUF NO - CHECK FOR MORE KEYS
241	060171	202 I	61 140	JMZ GEIDUR NU - UNEUN FUR MURE NETS
242	062174	•	• •	
243	060174	•	• •	+ USER HIT RETURN - ABORT
244	666174	076 1		
245	860174	076 1		MVI A,125B SET IUCERR = U
246	060176		17 377	STA IOCERR
247	060201	067	• •	STC RETURN C => ERROR
248	060202	311	• •	RET
249	¥60203	•	• •	* NO HERD THTEDOUDT - ETAID AN EMPTY DUEECD
250	060203	•	• •	NO USER INTERRUPT - FIND AN EMPTY BUFFER
251	160203	•	• •	
252	060203			GTBØ10 EQU +
253	1166.503		72 377	LDA BISTAT IS BUFFER 1 FREE?
254	064266	267		
255	060207		23 149	JNZ GTB020 NO - CHECK BUFFER 2
	060212			LXI D, BISTAT YES - SET D, E -> STATUS
257	060215		00 374	LXI H, IOBUF1 SET H, L -> FIRST BYTE OF BUF
258	1160220	303 2	40 140	JMP GTBØ30
259	460223			GTB020 EQU * IS BUFFER 2 FREE?
260	060223		67 377	LDA B2STAT
261	060226	267		ORA A
262	C60227	302 1		JNZ GETBUF NO - WAIT
263	060232		67 377	LXI D, B2STAT YES - SET D, E -> STATUS
264	060235	041 0	ØG 375	LXI H, IOBUF2 SET H, L -> FIRST BYTE OF BUF
265	060240	•	• •	
266	060240	•	• •	* EMPTY BUFFER FOUND - CLAIM IT
267	060240	•	• •	
268	060240	a76 a		GTBØ30 EQU * ALTERNATE I/O BIT (208)
269	160240	076 Ø	20 .	MVI A,20B CLAIMS BUFFER
270	464242	022	• •	STAX D
271	060243	•	• •	- FTH DIFFER HATTE AND OUTDO DECTO OF LE DECLO
272	060243	٠	• •	* FILL BUFFER UNTIL 100 CHARS REC'D OR LF REC'D

									· .
	==== ITEM	LOC	OBJE	:##=# ECT (∎#z≃≡ CODE	SOURCE	STATE	EMENTS	PAGE 7
	=====	********	=====	. = = = 1			*****		***************************************
	273	066243				*			
	274	060243				GTB100	EQU	*	
	275	668243	315	054	140		CALL	GETCHR	GET A CHARACTER
	276	N60246	167				MQV	MrA	PUT IN BUFFER
	277	1160247	654				INR	L	INCREMENT POINTER
	278	060250	376	012			CPI	128	IS CHARACTER A LINE FEED?
	279	464252	312	263	149		JZ	GTB120	YES - QUIT
	280	060255	175		,		MOV	ArL	NO - 100 CHARS REC'D
	281	660256	376	144			CPI	100	
	282	060260	302	243	140		JNZ	GTB100	NO - CONTINUE FILLING BUFFER
	283	160263		•	•	*			-
	284	066563				* BUFF	FER FL	JLL - SET	LENGTH, TYPE
	285	U6U263		•	•	+			
	286	060263			•	GTB120		*	
	287	060263	033				DCX	D	
	288	062264	033				DCX	D	D,E -> LENGTH
	289	060265	175	•	,		MOV	ALL	STORE LENGTH
	290	569266	622	•	•		STAX	D	
	291	060267	023				INX	D	D,E -> TYPE
	292	1260270	07 E	377			MVI	A, -1	-1 => DATA
	293	260272	022				STAX	D	
	294	060273	023				INX	D	D,E -> STATUS FOR EXIT
	295	060274	076	123	•		MVI	A,123B	SET IDCERR = S
-	296	060276	062	117	377		STA	IUCERR	
	297	060301	267				ORA	A	NC => NO ERROR
	298	Ø6Ø302	311	٠	•		RET		

ITEM	191111111 LOÇ		1年3月月1 10日 (- 0 D E	SOURCE	16779 17779	2300399 26 FMFN T 0	
	ESESSES LOC							
300	060303				*			
301	066303	•			* * *			
302	060303		•		*			
303	060303	•	•	•	*	CONT		E CONTROL OPERATIONS
304	060303		•	:	*	~~		
305	960303		•	;	*	ENTR	Y: IOCTYP	OPERATION TYPE
306	060303				*			OUTPUT <p> 1'S</p>
307	969303		,	-	*			HING ELSE => DO NOTHING
308	060303			,	*			
309	060303		•		*	EXIT	: IOCERR	≖ S
310	460303				*			ERROR POSSIBLE)
311	060303	-	,		*			
312	060303		,		CONTRL	EQU	*	
313	660303	072	330	377		LDA	IOCTYP	WHAT TYPE OPERATION?
314	1160306	267		•		ORA	A	
315	06030 7	302				JNZ	CNT200	ANYTHING BUT Ø = QUIT
316	060312	072	334	377		LDA	IDPSGN	PARAM SUPPLIED (NO SIGN)?
317	966315	376	200	•		CPI	2008	
318	060317	312	053	141		JZ	CNT100	YES - DO OUTPUT
319	060322			•	*			
320	Ø60322				* GET	PARA	METER FROM	KEYBOARD
321	060322		•	•	*			
322	060322	076	Ø15			HVI	A,15B	SEND CR TO DISPLAY
323	060324	117	•			MOV	C,A	
324	060325	315		000			CHINT	
325	A69330	076	Ø12	•		MVI	A,12B	SEND LF TO DISPLAY
326	860332	117	•	•		MOV		
327	060333	315					CHINT	
328	064336	041				LXI	H, PARMSG	DISPLAY PARAMETER REQUEST
329	660341	042	361	377			MSGPT1	
330	060344	267				ORA	A	ADD TO DISPLAY
331	060345	315					DSPMSG	
332	060350	041				LXI	H.Ø	CLEAR ACCUMULATOR
333	060353	042		311			IODATA	
334 335	060356 060360	076				MVI	A,10	SET RADIX FOR DECIMAL
336	260360 260363	062	524	3//		SIA	RADIX	
330	060363 060363	•	•	•				
338	060363	•	•	•		- COS /	NUMERIC IN	PUT UNTIL CR
339	000303 1160363	•	•	•	* CNTØ10	COL	.	
340	060363	315	a24	110	CNIDIO		* ZBELL	DTNO DELL
341	060366	0 I V		A A 77	CNTØ20		*	RING BELL
342	060366	315	005	110	CHIPED		ZGETKY	
343	160371	302				JNZ	CNTØ20	KEY HIT?
344	660374	376		• = 12		CPI	15B	NO - WAIT TS TT PETUDNA
345	и69 37 6	312		141		JZ	CNT040	IS IT RETURN?
346	060401	376				CPI	60B	YES - ECHO CR, DO OUTPUT
347	066403	332				JC	CNTØ1Ø	IS IT LESS THAN ASCII 0?
348	060406	376				CPI	726	YES - RING BELL, WAIT IS IT GREATER THAN ASCII 97
349	060410	322		140		JNC	CNTØ10	YES - RING BELL, WAIT
350	060413	062				STA	CHAR	DIGIT RECEIVED -
351	060416	315					DCNUM	ACCUMULATE VALUE
-								AUGUNEATE VALUE

			*********		5 X X 3 7		
ITE	EM LOC	OBJECT (ODE SOI	URCE	STATE	MENTS	PAGE 9
h ==3				33855			
35	52 160421	072 210	377		LDA	CHAR	ECHO TO DISPLAY
35	53 160424	117 ,			MGV	C,A	(CHINT WANTS CHAR IN C, A)
35	54 060425	315 202	200		CALL	CHINT	
35	55 663432	303 366	140		JMP	CN1020	WAIT FOR MORE INPUT
35	56 161433		• *				
35	57 060433		o *	ЕСНО	CR 1	O DISPLAY	
35	58 166433	• •	• *				
	59 (60433		• CN.	T040		‡	
3F	50 066433	117 .				C # A	CHINT WANTS CHAR IN C AND A
36	-	315 202	ଜଡାନ			CHINT	
	52 66437	07h 012	4			A,12B	SEND LF TO DISPLAY
	53 064441	117 .	•		MOV		
36		315 202			CALL	CHINT	
36		p e	• 4	HOVE			O DEDENTED LOCATION
36		• •	• *	MUVE	ALLI	LA CIR I	O PARAMETER LOCATION
36		1250 376	377			IUDATA	
36		142 336 142 325				IUCONT	
37		147 JC-			17 1 17	LUCCAI	
37		• •	् प र		METER	REFERVED	- Ομτρίιτ 1's
37		e 0 0 0	, ¢		in the		- 0 F. 51 I 5
37		0 0		T100	F .	\$	
37		272 325					USE LOW BYTE OF IDCONT
37		107					B IS COUNTER
37	6 360457	076 461	0		14 y Î	4,015	A = ASCII 1
- 37	7 162461	e 0	• CN	1123	Ē,	÷	
37	8 UDV461	315 370	141		CALL	PLICHA	047P171
37		305 .	e			0	ALL FINISHED?
38		322 961	141		1 . 1	017:20	
38		0 0	• •				
35			• 4	OPER	古王白西	FINISHED	→ RETJAN SUCCESS
38		• •	₽ ⁴				
38			• C * .				
	35 ver 473	176 123				A,123P	SET IDCERR = S
36		62 117				INCERR	
	87 H60475		•		054 057	4	NC => SUCCESS
38 78	38 -160470 39 -060477	311 .	•		PET		
	000477	• •	*	MSC		STIL DAD.	AMETER: 2028 = INVERSE VIDEU
30		• •	• •			UTING FARA	WHELER: 2020 - INVERSE VIDEU
	2 06-477	202 105	116 PAL	RMSG	DEF	2028, FNT	ER NUMBER OF ONES:
39		316			0 E F	316B	
	94 060526		•		END		The second of the
	Ø ERRORS	FOULD IN	ASSEMBL				



SYMBOL	VALUE	REFEREN	CED ON						
			******		****		******	*,3 # # 6 2 4 8	
ALSTRT	060000	79,	81						
31LEN	177470	46,	193						
BISTAT	177472	44,	253,	256					
BITYPE	177471	45							
B2LEN	177465	51							
	177467	49,	260,	263					
	177466	50							
CHAR	177610	71,	350,	352					
CHINT	000202	67,	324,	327,	354,	361	, 364		
CNT010	060363	339,	347,	349	·				
CNT020	060366	341,	343,	355					
CNT040	666433	359,	345						
	160453	373,	318						
CNT120	160461	377,	380						
	060470	384,	315						
	060303	312,	88						
DATPRS		117,	144						
DCNUM	000106	68,	351						
DSPMSG		65,	331						
DUMMY	060041	112,	89						
GETBUF	060161.	234,	86,	241,	262				
	060054	1.42,	145,	275	200				
GTB010	960203	252,	239	270					
GTBØ2Ø	060223	259,	255						
	060240	268,	258						
	060240 060243	274,	282						
		286,	279						
JTB120 INIT		127,	82						
	060043	93,	83						
INIT2	060032	99,	84						
INTRET		43,	194,	257					
	176000	48,	196,	264					
	176400	60,	369,	374					
	177725		217,	246,	296,	386			
	177517	55,	129	2401	2301	500			
	107500	121,	313						
	177730	59, 70		368					
	177736	70,	333,	500					
IOINPT		119,	146 165						
	107540	61,	316						
		116,	143,	161					
IOSTAT MSGPT1		66,	329	101					
PARMSG	177761	392,	328						
PCH010		160,	163						
		230,	195,	205					
PTB010 PTB100	060135	211,	185	200					
PUTBUE		181,	87						
PUTCHR	4601P6 460970	158,	203,	378					
	177724	69,	335	5,0					
RDYSND		118,	162						
RETURN		107,	85						1
ZBELL	044024	76,	340						1
ZGETKY		75,	238,	342					
FACING	신제비행전상								
53	SYMBOLS	. 127	REFEREN	CES.	2	WORK	TRACKS		
55				/	••	• •••••	Innono		

======		222222648	22223	=====				22222				*****
ITEM	LOC	OBJECT C	ODE	SOURCE	STA'	TEMENT	S				PAGE	1
				c 2 2 7 7 7 7			= = = = =		*****		******	*****
1	006469	• •	•		ASB	BIN		ALEX	2 - IN	ITERRU	PTING I	NPUT
2	1001000		•	*								
3	1066660		e	*								
4	0000000										A ROUTI	
5	100100					-		AN R	\$ - 232	PORT	AT 9600	BAUD.
6	Necaes		•	* US	SE IN	TERRUP	TS,					
7	0000000			t								
8	BOVADO		•								IPOINT	CARD
9	HOUGOK		•	+ ST	RAPP	ED FOR	MODU	LE 17	, 9600	BAUD	•	
10	000000		•	*								
11	ncenkr			* ST	RAPPI							
12	000000		•	*		CLOS			RUPT C			
13	002002			*		5 CLOS					ON BIT	6)
14	0000000	. .		*		S CLOS			TOP BI	T)		
15	HONDRY		•	*	ALL	OTHE	R STR	APS D	PEN			
16	000000			*								
17	9069069		•								TO THE	
18	101000		•		-						DR THE	
19	0000000	• •	•								ER INTE	
5.6	ORENGA		•		UTINE						S COULI	
21	resees	• •	•								INTERR	· ·
22	1169066										BE RESI	
53	000000	- ,							NCORRE			· · · •
24	UNFUGE								RS, ET		NSTEAD,	THE
25	030000	• •	•								INTO A	
26	COLCOR	• •	•			R BUF					(MONIT	-
27	NNUDCC	• •	•					-	PVIA			
28	000900	• •	•	* СН	ARACT	ERSF	ROM TI	HE BUI	FFER 1	O THE	DISPLAY	Y.
29	DEDEER	• •	•	ir i								

	========			
ITEM	LOC	OBJECT CODE	SOURCE STATEMENTS P	AGE 2
1=====				
31	000000		******	-
32	000000		* USEFUL VARIABLES, ENTRY POINTS *	
33	000000		******	
34	OONNOO		*	
35	000000		* ERROR RETURN VARIABLE, NESSAGE POINTER	0.000
36	0000000		÷	
37	177517		IUCERR EUU 1775178	
38	177761		MSGPT1 EQU 177761B POINTER TO STRING	ì
39	0000000		*	
40	400000		MAIN CODE ROUTINES	
41	000000		*	
42	00020 2		CHINT EQU 2026 PROCESS CHARACTER	
43	0000000		*	
44	NENCER		 VECTOR CALLED BY WAIT LOOP 	
45	000000		*	
46	110550		SCNVEC EQUI 110550B	
47	000000		*	
48	000000		* ALTERNATE I/O VARIABLES	
49	000000		*	
50	177146		BUFADR ENU 177146B ADDRESS OF CIRCULAR	BUFFER
51	177144		FILLPT EQU 177144B FILL POINTER	
52	177142		EMPTY EQU 1771428 EMPTYING POINTER	
53	000000		*	
54	000000		* ADDRESS FOR ASYNC MULTIPOINT CARD	-
55	0000000		*	
56	107400		IUINPT EQU 107400B INPUT DATA	
57	107446		IOCMND EQU 1074408 OUTPUT CONTROL	

	TEM	LOC	OBJE		ODE	SOURCE	STATE	MENTS		PAGE 3
	==== 59	600000					ORG	60000B	***************	
	60	060000				ALSTRT	EQU	*		
	61	060000	120				DEF	120B	VERSION, CODE PRES	SENT FLAGS
	62	060001	140				DEF	ALSTRT/256	CODE PRESENT FL	AG [™]
	63	060002	303	101	140		JMP	INIT	INITIALIZATION	
	64	061005	303	105	140		JMP	INIT2		
	65	960010	303	141	140		JMP	INTRPT	INTERRUPTS	
	66	060613	303	032	140		JMP	RETURN	NO MONITOR	
	67	666616	303	033	140		JMP	DUMMY	NO INPUT ROUTINE	
	68	060021	303	033	140		JMP	DUMMY	NO OUTPUT ROUTINE	
	69	666024	303	033	140		JMP	DUMMY	NO CONTROL	
	70	@6¢0 27	303	033	140		JMP	DUMMY	NO STATUS	
	71	060032		•		*				
	72	060032			•	+ DUMM	IY MON	ITOR		
	73	060032	•			*				
	74	P60032		•		RETURN	EQU	*		
	75	N60032	311	•			RET			
	76	060033	•			*				
	77	666633	•	•	•	+ DUMM	Y INP	UT, OUTPUT	, CONTROL, STATUS	
	78	666033	,			*				
	79	060033		•		DUMMY	EQU	*		
	80	060033	641	050	149		LXI	H, NODRVR	SET ERROR MESSAGE	
	81	¥60036		361	377		SHLD	MSGPT1		
-	82	060041	07E	106			MVI	A,106B	SET IOCERR = F	
	83	060043	062	117	377		STA	IOCERR		
	84	U60046	067				STC		C => ERROR	
	85	060047	311				RET			
	86	060050	116	117	040	NOPRYR	DEF	INO DEVICE	DRIVER ROUTINE';	3168

		************		= E E E E E E		
ITEM	1.0C	OBJECT CODE	SUURCE	STATI	EMENTS	PAGE
			* = = = = * =	= = = = = = =	=================	
88	060101		*			•
89	060101		* * *	* * *	* * * * *	* * * * * * * * * * * * *
90	060101		*			,
91	060101		*	INIT	, INIT2 - 1	INITIALIZATION
92	Ø60101		*			
93	060101		*			IZE 256-BYTE CIRCULAR BUFFER
94	060101		*	SET I	UP MONITOR	ROUTINE
95	A60101		*			
96	050101		*			
97	060101		INIT	Ean	*	
98	460101	001 004 001		LXI	B,256	ASK FOR 256-BYTE BUFFER
99	060104	311		RET		
100	960105		INIT2	EQU	*	
101	060105	353		XCHG		H,L => BUFFER
102	060106	042 146 376			BUFADR	SAVE BUFFER ADDRESS
103	960111	042 144 376			FILLPT	INIT FILL POINTER
104	862114	042 142 376			EMPTY	INIT EMPTY POINTER
105	ព6៤117	076 303		MVI	A,303B	SET UP MONITOR ROUTINE
106	960121	062 150 221		STA	SCNVEC	
107	966124	041 174 140		LXI	H, MONITR	
108	060127	042 151 221		SHLD	SCNVEC+1	OFT DAUD DATE DADITY
109	060132	076 377		MVI	A, 3778	SET BAUD RATE, PARITY
110	060134	062 040 217		STA	IOCMND	
111	662137	267		ORA	Α	NC => NO ERROR
112	060140	311		RET		

33222				********				5
ITEM	LOC	OBJECT	CODE	SOURCE	STATE	EMENTS	PAGE 5	_
114 115 116 117	060141 060141 060141 960141			* * * *	* * * INTE	* * * * * *	* * * * * * * * * * * * * * *	•
118 119 120	060141 060141 060141			*	ENTRY	(: PSW, H	& L PUSHED	
121 122 123 124	060141 060141 060141 060141	052 144	376	* * INTRPT		+ FILLPT IOINPT	JPT CLEARED, RET FROM INT GET FILL POINTER GET CHARACTER	
125 126 127 128	060144 060147 060151 060152	346 177 167 043	217		LDA ANI Mov INX	177Р Муд Н	CLEAR HIGH BIT PUT INTO CIRCULAR BUFFER INCREMENT FILL POINTER	
129 130 131 132	062153 060156 060157 060162	072 146 275 302 165 052 146			LDA CMP JNZ LHLD	BUFADR L INTØ2Ø BUFADR	REACHED END OF BUFFER? NO - YES - POINT TO BEGINNING	
133 134 135 136	060165 060165 060170 060171	042 144 341 361	376	IN T 020	EQU SHLD POP POP	* Fillpt H Psw	STORE NEW FILL POINTER Return from interrupt	
137	060172 060173	373 311			EI Ret			

ITEM	LOC	OBJECT CODE \$C	URCE	E STATEMENTS PAGE
	******	*****************	***	***************************************
140	060174			
141	и <u>6</u> 0174	*	* *	* * * * * * * * * * * * * * * * * * * *
142	060174	*		
143	060174	*		MONITR - DISPLAY ANY CHARACTERS REC'D
144	60174			
145	060174			ENTRY: DON'T CARE
146	066174	*		
147	060174			EXIT : EMPTY POINTER = FILL POINTER
148	960174			
149	060174	мс	NITR	REQU *
150	060174	Ø52 142 376		LHLD EMPTY GET EMPTY POINTER
151	060177	072 144 376		LDA FILLPT SAME AS FILL POINTER?
152	060202	275		CMP L
153	060203	310 .		RZ YES - QUIT
154	1160204	176		MOV A, M NO - DISPLAY CHARACTER
155	H60205	117		MOV C,A
156	060206	345		PUSH H (SAVE EMPTY POINTER)
157	060207	315 202 000		CALL CHINT
158	260212	341		POP II
159	060213	043		INX H INCREMENT EMPTY POINTER
160	060214	Q72 146 376		LDA BUFADR HIT END OF BUFFER?
161	960217	275		CMP L
162	260220	302 226 140		JNZ MON020
163	060223	052 146 376		LHLD BUFADR YES - POINT TO BEGINNING
164	060226	МС	NØ2Ø	
165	060226	042 142 376		SHLD EMPTY STORE NEW EMPTY POINTER 🔍
166	060231	303 174 140		JMP MUNITE AND CHECK FOR ANY MORE CHARS
167	060234			END
Ø	ERRORS	FOUND IN ASSEMBL	Y CO	

.

SYMBOL	VALUE	REFEREN	CED ON								
ALSTRT	81138118: 060000	18653854 60,	••••••• 62					*****	234568	1 3 4 5 1 5	
JUFADR		50,	102,	129,	132,	160,	163				
CHINT	000202	42,	157								
DUMMY	060033	79,	67,	68,	69,	70					
EMPTY	177142	52,	104,	150,	165						
FILLPT	177144	51,	103,	124,	134,	151					
INIT	066101	97,	63								
INIT2	060105	100,	64								
INT020	66165	133,	131								
INTRPT	660141	123,	6 5								
IOCERR	177517	37,	83								
IDCMND	107440	57,	110								
IDINPT	107400	56,	125								
WON050		164,									
MONITR		149,		166							
MSGPT1	177761	38,									
NODRVR	-		80								
RETURN		74,									
SCNVEC	110550	46,	106,	108							
19	SYMBOLS	53	REFERE	NCES,	1	WURK	TRACKS				





Section X. DATA COMM MODULE

The 2640 Series terminals offer both multi-point and basic point-to-point data communications capabilities. The data comm firmware is separate from the other main code modules and normally resides in locations 20K-24K. This physical independence from the other main code modules means that you may alter or expand the data comm code without affecting the operation of the terminal's other main code firmware.

Before you consider doing so, however, you should become thoroughly familiar with the existing data comm capabilities by studying chapter five of the 2645A/S Reference Manual (part number 02645-90005).

DATA COMM/MAIN CODE INTERFACE

If you'll think back to the memory map illustrated in figure 1-3, the area from 20K to 24K (decimal) is allocated to data comm code.

The first location of this area (50000 octal) must contain the code for the ASCII character "P" to tell the main code firmware that a data comm code module is present.

The second location must contain the value 20K/256. This value is used as an address check by the main code firmware.

The next six locations are used for defining certain control characters (such as the transfer trigger, record separator, and block separator) and for inhibiting the programmatic alteration of keyboard I/F jumpers S through Z.

The 33 bytes starting at location 050010 (octal) are used as an entry vector table that allows the main code firmware to pass control to the various routines in the data comm module. All access from main code to the data comm routines is achieved by CALLs to the appropriate entry point in this vector table. Control returns from the data comm routines to the main code via subroutine RETurn calls.

Each entry in the vector table consists of three bytes. The first byte contains a JMP instruction (303 octal or C3 hex) and the next two bytes contain the address of the particular data comm routine. If a certain data comm environment does not need to use a particular routine, you must issue a RETurn instruction instead of a JMP in the vector table. The main code firmware expects the various entries in the vector table to be as follows:

Data Comm Routine
Initialization Routine
Initialization Continuator
Monitoring Routine
Control Routine
Data Comm Self-Test Routine
Character Input Routine
Character Output Routine
Binary Input Routine
Start Binary Output Routine
End Binary Output Routine
Data Comm Interrupt Handler

Descriptions of all of these routines, including the register contents when the routine is called and the expected register contents when control is returned to the main code, are presented under data communications/main code interface in the firmware portion of the 13255A Technical Information Package.

GENERAL OPERATION

To give you a general feel for how the existing data comm firmware operates in conjunction with the other main code modules, let's look at a typical input (receive) and output (transmit) operation.

Receiving Data

When the data comm interface receives one or more characters from the remote device it causes an interrupt. In response to the interrupt, the main code passes control to location 40B (refer to table 1-4 in Section I). This location contains a JMP instruction to location 050046B which is the entry point for the data comm interrupt handler in the data comm module's entry vector table. This interrupt routine accepts the incoming characters directly from the data comm interface board and stores them in the data comm buffer (updating certain buffer pointers in the process). When all the incoming characters have been stored, the routine sets a context flag to specify that there is data in the buffer and then issues a RETurn instruction.

The data comm input routine is called regularly from the wait loop. This routine examines the context flags to see if there is any incoming data in the data comm buffer yet to be processed. If a context flag indicates that there is, then the data comm input routine processes the data appropriately.

The Character Input Routine (entry location 050027B) fetches 8-bit characters from the data comm buffer, masks out the 8th bit, and passes on a 7-bit character code. The Binary Input Routine (entry location 050035B) fetches an 8-bit character from the data comm buffer and passes on the full 8-bit code. Like the interrupt handler routine, these two routines also manipulate the buffer pointers and context flags appropriately. Each time one of these input routines is called, one character is removed from the data comm buffer and passed back to the main code. Thus, each time through the wait loop, one incoming character from the data comm buffer can be processed. When all the data has been extracted from the data comm buffer, the input routine resets the context flags to indicate that the buffer is empty.

Transmitting Data

When a main code module wants to transmit a character via the data comm interface, it places the character in the A-register and transfers control to the Character Output Routine (entry location 050032B). The calling routine uses the Carry Bit to indicate whether or not the character is the last one in the block. The Character Output Routine extracts the character from the A-register, sends it directly to the data comm interface board and then issues a RETurn instruction. (If the character was specified as being the last one in a block, the routine transmits the appropriate record and/or block separator characters before returning control to main code.)

Appendix A. PROGRAM REFERENCE TABLES

ASCII-Hex-Octal Conversion

ASCII	нх	DCT	ASCII	нх	OCT	ASCII	нх	ОСТ	ASCII	нх	ОСТ
NULL STH STX ETX EDT ENQ ACK BELL BS HT LF VT FF CR SD SI	00 01 02 03 04 05 06 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 08 07 07	000 001 002 003 004 005 006 007 010 011 012 013 014 015 016 017	e A B C D E F G H I J K L M N O	40 41 42 43 44 45 46 47 48 46 40 40 40 42 40 42 45 47 48 46 40 47 48 40 48 40 48 40 40 40 40 40 40 40 41 42 43 44 45 40 41 45 40 41 45 40 40 41 45 40 40 41 45 40 40 40 40 40 40 40 40 40 40 40 40 40	100 101 102 103 104 105 106 107 110 111 112 113 114 115 116 117		80 81 82 83 84 85 86 87 88 88 88 88 80 88 80 88 80 88 80 88 80 88 80 88 80 88 80 80	200 201 202 203 204 205 206 207 210 211 212 213 214 215 216 217	HSUIT	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF	300 301 302 303 304 305 306 307 310 311 312 313 314 315 316 317
DLE DC1 DC2 DC3 DC4 NACK SYN ETB CAN ETB CAN EM SUB ESC FS GS RS US	10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F	020 021 022 023 024 025 026 027 030 031 032 033 034 035 036 037	P G R S T U V W X Y Z [\] -	50 51 52 53 55 56 57 58 57 58 57 58 57 58 57 58 50 50 50 50 50 50 50 50 50 50 50 50 50	120 121 122 123 124 125 126 127 130 131 132 133 134 135 136 137		90 91 92 93 94 95 96 97 98 99 98 99 98 99 92 90 92 95	220 221 222 223 224 225 226 227 230 231 232 233 234 235 236 237		D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D4 D9 D4 D5 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D1 D2 D3 D3 D3 D3 D3 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	320 321 322 323 324 325 326 327 330 331 332 333 334 335 336 337
Space ! * * * * * * * * * * * * *	20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2E 2F	040 041 042 043 044 045 046 047 050 051 052 053 054 055 056 057	e b c d e f 9 h i j k l m η ο	60 61 62 63 64 65 66 67 68 69 68 69 60 60 60 60 60 60 60 60 60 60 60 60 60	1 40 1 41 1 42 1 43 1 44 1 45 1 46 1 47 1 50 1 51 1 52 1 53 1 54 1 55 1 56 1 57		A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF	240 241 242 243 244 245 246 247 250 251 252 253 254 255 256 257		E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA E0 E0 EF	340 341 342 343 344 345 346 347 350 351 352 353 354 355 356 357

ASCII	нх	ОСТ	ASCII	нх	ост	ASCII	нх	OCT	ASCII	нх	ост
0	30	060	Р	70	160		B0	260		FO	360
1	31	061	q	71	161		B1	261		F 1	361
2	32	062		72	162		B2	262		F2	362
3	33	063	5	73	163		B3	263		F3	363
4	34	064	t	74	164		B4	264		F4	364
5	35	065	u	75	165		B5	265		F5	365
6	36	066	V	76	166		B6	266		F6	366
7	37	067	w	77	167		B7	267		F7	367
8	38	070	x	78	170		B8	270		F8	370
9	39	071	У	79	171		B9	271		F9	371
1 :	ЗA	072	z	7A	172		BA	272		FA	372
;	ЗB	073	₹	7B	173		BB	273		FB	373
< <	30	074	1	70	174		BC	274		FC	374
-	ЗD	075	}	7D	175		BD	275		FD	375
>	ЗE	076	~	7E	176		BE	276		FΕ	376
?	ЗF	077	DEL	7F	177		BF	277		FF	377
			l						<u> </u>		

Main Routine Entry Vectors


Name	Description	Entry Location
DSPMSG	Display message	40
RSTDSP	Restore normal display	43
DCNUM	Accumulate digit for escape sequence	46
DCPLUS	Add plus sign to parameter	49
DCMNUS	Add minus sign to parameter	4C
ESCEND	Terminate escape sequence	4F
CHKLIM	Check parameter limits	52
CLBLXF	Clear pending multi-character transfer flag	55
SBLXF0	Set pending flag for escape sequence initiated multi-character transfer	58
SBLXFA	Set pending flag for non-block mode keyboard initiated multi- character transfer	5B
STRTBL	Initialize for display transmission	5E
CURPH	Home cursor (exclude transmit-only fields)	61
CURPHD	Home down cursor	64
FRECNT	Check number of free display blocks	67
PTBLK	Add display block to free list	6A
CLEARL	Clear line	6D
CLEARS	Clear display	70
FNDTB2	Set bit in byte	73
SDTERM	Send block terminator and end transfer	76
SDTRM1	Send block terminator only	79
XPUTDC	Transmit character	7C
TRMTST	Perform terminal self-test	7F
CHINTO	Perform character function	82
INITDO	Initialize for display tear-apart	85
GETDSP	Get next display character for output	88
LNFEED	Perform Line-Feed	8B
EXPAND	Expand display control byte	8E
NXTCHR	Get next display character in display chain	91
GETDCM	Process data communications input	94
MLKSC0	Locate first unlocked row	97
MLKOF0	Turn off MEMORY LOCK	9A
HANGUO	Hang terminal on fatal error	9D
BUFMSG	Pointer to buffer overflow message	A0
DCTEST	Perform data communications self-test	A2
IORMGO	Execute code in optional ROM	A5
BN2DEC	Convert 16-bit binary to decimal	A8
BN2DE0	Convert 8-bit binary to decimal	AB
RCADRA	Locate current cursor position	AE
GIMODE	Check for page mode	B1

A-3

Keyboard Routine Entry Vectors

Name	Description	Entry Location
INITKB	Initialize keyboard	4802
GTKEY	Get keyboard input	4805
KBCTL	Keyboard control	4808
KBMON	Monitor keyboard	480B
SETMD1	Set terminal Mode 1 flags	480E
CLRMD1	Clear terminal Mode 1 flags	4811
BELL	Sound the keyboard bell	4814
SETXMT	Turn on the TRANSMIT indicator	4817
CLRXMT	Turn off the TRANSMIT indicator	481A
STJMPR	Set the Jumper Escape Sequence processor	481D
STLKYS	Set the Latching Key Escape Sequence processor	4820
ALPCHK	Alpha field check	4823
NUMCHK	Numeric field check	4826

Keyboard Control Routines (Firmware)



- 5 = Set Self-Test start mode
- 6 = End Self-Test start mode
- 7 = Reset keyboard
- 12 = Set foreign mode
- 13 = Set bi-lingual mode
- 14 = Set foreign mode 1



Alternate I/O Entry Vectors

Name	Description	Entry Location
IN1ALT	Initialization routine	6002
IN2ALT	Initialization continuator	6005
ALTINT	Interrupt processor	6008
ALTMON	Monitoring routine	600B
ALT2BF	Input routine	600E
BF2ALT	Output routine	6011
ALTCTL	Control routine	6014
STAALT	Status routine	6017
MSGALT	Device name message	601A

Data Communications Entry Vectors

Name	Description	Entry Location
INITDC	Initialization routine	5008
INI2DC	Initialization continuator	500B
DCMON	Monitoring routine	500E
DCCTL	Control routine	5011
DCTST	Self-test routine	5014
GETDC	Character input routine	5017
PUTDC	Character output routine	501A
GETBIN	Binary input routine	501D
STBIN	Start binary output routine	5020
ENDBIN	End binary output routine	5023
DCINTR	Data comm interrupt handler	5026



