# National Semiconductor

# **COP402/COP402M ROMIess N-Channel Microcontrollers**

# **General Description**


The COP402/COP402M ROMless Microcontrollers are members of the COPS™ family, fabricated using N-channel silicon gate MOS technology. Each part contains CPU, RAM, and I/O, and is identical to a COP420 device, except the ROM has been removed; pins have been added to output the ROM address and to input ROM data. In a system, the COP402 or 402M will perform exactly as the COP420; this important benefit facilitates development and debug of a COP420; this important benefit facilitates development and debug of a COP420 program prior to masking the final part. These devices are also appropriate in low volume applications, or when the program may require changing. The COP402M is identical to the COP402, except the MICRO-BUS™ interface option has been implemented.

The COP402 may also be used to emulate the COP410L, 411L, or 420L by appropriately reducing the clock frequency.

## Features

- Extended temperature (-40°C to +85°C) COP302/ COP302M, available as special order
- Low cost
- Exact circuit equivalent of COP420
- Standard 40-pin dual-in-line package
- Interfaces with standard PROM or ROM
- . 64 x 4 RAM, addresses up to 1k x 8 ROM
- MICROBUS compatible (COP402M)
- Powerful instruction set
- True vectored interrupt, plus restart
- Three-level subroutine stack -
- 4.0 µs instruction time
- Single supply operation (4.5V to 6.3V)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRETM serial I/O capability
- Software/hardware compatible with other members of COP400 family





# COP402/COP402M and COP302/COP302M

# Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Voltage at Any Pin	-0.3V to +7V
Operating Temperature Range	
COP402/COP402M	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 sec.)	300°C

Package Power Dissipation	750 mW at 25°C
•	400 mW at 70°C
	250 mW at 85°C
Total Sink Current	50 mA
Total Source Current	70 mA
N	

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

# $\label{eq:COP402} COP402M \\ \mbox{DC Electrical Characteristics} \ 0^\circ C \le T_A \le 70^\circ C, \ 4.5V \le V_{CC} \le 6.3V \ \mbox{unless otherwise noted} \\ \label{eq:COP402M}$

Parameter	Conditions	Min	Max	Units
Operation Voltage		4.5	6.3	v
Power Supply Ripple	Peak to Peak (Note 3)		0.4	V
Supply Current	All Outputs Open $V_{CC} = 5V$		40	mA
Input Voltage Levels CKI Input Levels Crystal Input Logic High		2.4		v
Logic Low Schmitt Trigger Input RESET		-0.3	0.4	v
Logic High Logic Low All Other Inputs		0.7 V <sub>CC</sub> -0.3	0.6	
Logic High Logic High Logic Low	$V_{CC} = Max$ $V_{CC} = 5V \pm 5\%$	3.0 2.0 0.3	0.8	V V V
Input Load Source Current	$V_{CC} = 5V, V_{IN} = 0V$	- 100	-800	μΑ
Input Capacitance			7	pF
Hi-Z Input Leakage	$V_{CC} = 5V$	-1	+1	μΑ
Output Voltage Levels D, G, L, SK, SO Outputs TTL Operation Logic High Logic Low IPO-IP7, P8, P9, SKIP, CKO, AD/DATA	$V_{CC} = 5V \pm 10\%$ $I_{OH} = -100 \mu A$ $I_{OL} = 1.6 m A$	2.4 0.3	0.4	V V
Logic High Logic Low CMOS Operation (Note 1) Logic High	I <sub>OH</sub> = -75 μA I <sub>OL</sub> = 400 μA I <sub>OH</sub> = -10 μA	2.4 0.3 V <sub>CC</sub> 1	0.4	v v v
Logic Low	$I_{OL} = 10 \mu \text{A}$	-0.3	0.2	v
Output Current Levels LED Direct Drive (COP402) Logic High	$V_{CC} = 6V$ $V_{OH} = 2.0V$	2.5	14	mA
TRI-STATE® (COP402M) Leakage Current	$V_{CC} = 5V$	- 50	+50	μΑ
Allowable Sink Current Per Pin (L, D, G) Per Pin (All Others) Per Port (L) Per Port (D, G)			10 2 16 10	mA mA mA mA
Allowable Source Current Per Pin (L) Per Pin (All Others)			15 1.5	mA mA

# $\label{eq:COP402} COP402M \\ \textbf{AC Electrical Characteristics} \ 0^\circ\text{C} \le T_A \le 70^\circ\text{C}, 4.5\text{V} \le \text{V}_{\text{CC}} \le 6.3\text{V} \ \text{unless otherwise noted} \\ \textbf{AC Electrical Characteristics} \ 0^\circ\text{C} \le T_A \le 70^\circ\text{C}, 4.5\text{V} \le \text{V}_{\text{CC}} \le 6.3\text{V} \ \text{unless otherwise noted} \\ \textbf{AC Electrical Characteristics} \ 0^\circ\text{C} \le T_A \le 70^\circ\text{C}, 4.5\text{V} \le \text{V}_{\text{CC}} \le 6.3\text{V} \ \text{unless otherwise noted} \\ \textbf{AC Electrical Characteristics} \ 0^\circ\text{C} \le T_A \le 70^\circ\text{C}, 4.5\text{V} \le \text{V}_{\text{CC}} \le 6.3\text{V} \ \text{unless otherwise noted} \\ \textbf{AC Electrical Characteristics} \ 0^\circ\text{C} \le T_A \le 70^\circ\text{C}, 4.5\text{V} \le \text{V}_{\text{CC}} \le 6.3\text{V} \ \text{unless otherwise noted} \\ \textbf{AC Electrical Characteristics} \ 0^\circ\text{C} \le T_A \le 70^\circ\text{C}, 4.5\text{V} \le 10^\circ\text{C} \le 10^\circ\text{C} \ \text{C} \le 10^\circ\text{C} \ \text{C} \ \text{C} \le 10^\circ\text{C} \ \text{C} \ \text{C} \ \text{C} \le 10^\circ\text{C} \ \text{C} \ \text{C} \ \text{C} \ \text{C} \le 10^\circ\text{C} \ \text{C} \$


Parameter	Conditions	Min	Max	Units
Instruction Cycle Time		4	10	μs
Operating CKI Frequency	÷16 Mode	1.6	4.0	MHz
CKI Duty Cycle (Note 1)		40	60	%
Rise Time	Frequency = 4 MHz		60	ns
Fall Time	Frequency = 4 MHz	ł	40	ns
Inputs:		· ·		
SI				
<sup>t</sup> SETUP		0.3		μS
tHOLD		250		, ns
All Other Inputs				
<sup>t</sup> SETUP		1.7		μS
tHOLD		300		ns
Output Propagation Delay	Test Conditions:			
	$R_L = 5k, C_L = 50 \text{ pF}, V_{OUT} = 1.5V$	1		
SO and SK				
t <sub>pd1</sub>			1.0	μs
t <sub>pd0</sub>		1	1.0	μs
СКО				
t <sub>pd1</sub>			0.25	μs
t <sub>pd0</sub>			0.25	μs
AD/DATA, SKIP			[	
t <sub>pd1</sub>			0.6	μs
t <sub>pd0</sub>			0.6	μs
All Other Outputs				
t <sub>pd1</sub>			1.4	μs
<sup>t</sup> pd0		ļ	1.4	μs
MICROBUS Timing	$C_{L} = 100 \text{ pF}, V_{CC} = 5V \pm 5\%$	1		
Read Operation (Figure 4)				
Chip Select Stable before RD—t <sub>CSR</sub>		65		ns
Chip Select Hold Time for RD—t <sub>RCS</sub>		20		ns
RD Pulse Width—t <sub>RR</sub>		400		ns
Data Delay from RDt <sub>RD</sub>		1	375	ns
RD to Data Floating—t <sub>DF</sub>			250	ns
Write Operation (Figure 5)				
Chip Select Stable before WR—t <sub>CSW</sub>		65	1	ns
Chip Select Hold Time for WR-twcs		20		ns
WR Pulse Widtht <sub>WW</sub>		400	1	ns
Data Set-Up Time for WR—t <sub>DW</sub>		320		ns
Data Hold Time for WR—t <sub>WD</sub>		100		ns
INTR Transition Time from WR—tWI		1	700	ns

Note 1: Duty Cycle =  $t_{Wi}/(t_{W1} + t_{W0})$ .


Note 2: See Figure 9 for additional I/O characteristics.

Note 3: Voltage change must be less than 0.5V in a 1 ms period.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.



1



# **Functional Description**

A block diagram of the COP402 is given in *Figure 1*. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2V). When a bit is reset, it is a logic "0" (less than 0.8V).

### PROGRAM MEMORY

Program Memory consists of a 1,024-byte external memory (typically PROM). Words of this memory may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binay value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential **10-bit binary count** value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instruction based upon the 6-bit

contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

### INTERNAL LOGIC

The 4-bit **A register** (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A **4-bit adder** performs the arithmetic and logic functions of the COP402/402M, storing its results in A. It also outputs a carry bit to the 1-bit **C register**, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four **general-purpose inputs**,  $IN_3-IN_0$ , are provided;  $IN_1$ ,  $IN_2$ , and  $IN_3$  may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUS applications.

The **D** register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The **G register** contents are outputs to 4 general-purpose bidirectional I/O ports.  $G_0$  may be mask-programmed as a "ready" output for MICROBUS applications.

The **Q register** is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.) With the MICROBUS option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.

# Functional Description (Continued)

The **8 L drivers**, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUS option allows L I/O port data to be latched into the Q register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The **SIO register** functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The **XAS Instruction** copies C into the SKL latch. In the counter mode, SK is the output of SKL. In the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The **EN register** is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $EN_3-EN_0$ ).

- 1. The least significant bit of the enable register, EN<sub>0</sub>, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN<sub>0</sub> set, SIO is an asynchronous binary counter, *decrementing* its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN<sub>3</sub>. With EN<sub>0</sub> reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- 2. With  $EN_1$  set the  $IN_1$  input is enabled as an interrupt input. Immediately following an interrupt,  $EN_1$  is reset to disable further interrupts.
- 3. With EN<sub>2</sub> set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN<sub>2</sub> disables the L drivers, placing the L I/O ports in a high-impedance input state. If the MICROBUS option is being used, EN<sub>2</sub> does not affect the L drivers.
- 4. EN<sub>3</sub>, in conjunction with EN<sub>0</sub>, affects the SO output. With EN<sub>0</sub> set (binary counter option selected) SO will output the value loaded into EN<sub>3</sub>. With EN<sub>0</sub> reset (serial shift register option selected), setting EN<sub>3</sub> enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN<sub>3</sub> with the serial

shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." The table below provides a summary of the modes associated with EN<sub>3</sub> and EN<sub>0</sub>.

### INTERRUPT

The following features are associated with the  $IN_1$  interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC + 1  $\rightarrow$  SA  $\rightarrow$  SB  $\rightarrow$  SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN<sub>1</sub> is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
  - 1. EN1 has been set.
  - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the  $\ensuremath{\mathsf{IN}_1}$  input.
  - 3. A currently executing instruction has been completed.
  - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon the popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and the LQID instruction should not be nested within the interrupt servicing routine since their popping of the stack enables any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. An LEI instruction can be put immediately before the RET to re-enable interrupts.


EN <sub>3</sub>	EN <sub>0</sub>	SIO	SI	SO	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = SYNC If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = SYNC If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1 If SKL = 0, SK = 0
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1 If SKL = 0, SK = 0


#### TABLE I. Enable Register Modes-Bits EN<sub>3</sub> and EN<sub>0</sub>

# Functional Description (Continued) MICROBUS INTERFACE

The COP402M can be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor (µP). IN1, IN2, and IN3 general purpose inputs become MICROBUS compatible read-strobe, chip-select, and write-strobe lines, respectively. IN1 becomes RD-a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the  $\mu$ P. IN<sub>2</sub> becomes  $\overline{CS}$ —a logic "0" on this line selects the COP402M as the µP peripheral device by enabling the operation of the RD and WR lines and allows for the selection of one of several peripheral components. IN<sub>3</sub> becomes WR-a logic "0" on this line will write bus data from the L ports to the Q latches for input to the COP402M. Go becomes INTR, a "ready" output reset by a write pulse from the µP on the WR line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the COP402M.


This option has been designed for compatibility with National's MICROBUS—a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS, National Publication.) The functioning and timing relationships between the COP402M signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (*Figures 4* and *5*). Connection to the MICROBUS is shown in *Figure 6*.





### INITIALIZATION

The Reset Logic will initialize (clear) the device upon powerup if the power supply rise time is less than 1 ms and greater than 1  $\mu$ s. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V<sub>CC</sub>. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least two instruction cycle times. Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, G, and SO are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. *Data Memory (RAM) is not cleared upon initialization.* The first instruction at address 0 must be a CLRA.






#### OSCILLATOR

There are two basic clock oscillator configurations available as shown by *Figure 8*.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16.
- b. External Oscillator. CKI is driven by an external clock signal. The instruction cycle time is the clock frequency divided by 16.



TL/DD/6915-9

Crystal	C	omponent V	alues
Value	R1	R2	С
4 MHz	1k	1M	27 pF
3.58 MHz	1k	1M	27 pF
2.09 MHz	1k	1M	56 pF

FIGURE 8. COP402/402M Oscillator

### EXTERNAL MEMORY INTERFACE


The COP402 and COP402M are designed for use with an external Program Memory. This memory may be implemented using any devices having the following characteristics:


- 1. random addressing
- 2. TTL-compatible TRI-STATE outputs
- 3. TTL = compatible inputs
- 4. access time = 1.0  $\mu$ s, max.

Typically these requirements are met using bipolar or MOS PROMs.

# Functional Description (Continued)

During operation, the address of the next instruction is sent out on P9, P8, and IP7 through IP0 during the time that AD/DATA is high (logic "1" = address mode). Address data on the IP lines is stored into an external latch on the high-to-low transition of the AD/DATA line; P9 and P8 are dedicated address outputs, and do not need to be latched. When AD/DATA is low (logic "0" = data mode), the output of the memory is gated onto IP7 through IP0, forming the input bus. Note that the AD/DATA output has a period of one instruction time, a duty cycle of approximately 50%, and specifies whether the IP lines are used for address output or instruction input. A simplified block diagram of the external memory interface is shown in *Figure 9*.





# INPUT/OUTPUT

COP402 outputs have the following configurations, illustrated in *Figure 10*.

- a. Standard—an enhancement-mode device to ground in conjunction with a depletion-mode device to  $V_{CC}$ , compatible with TTL and CMOS input requirements.
- b. High Drive—same as a. except greater current sourcing capability.
- **c.** Push-Pull—an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to  $V_{CC}$ . This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
- d. LED Direct Drive—an enhancement-mode device to ground and to V<sub>CC</sub>, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
- e. TRI-STATE Push-Pull—an enhancement-mode device to ground and V<sub>CC</sub> intended to meet the requirements associated with the MICROBUS option. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.
- f. Inputs have an on-chip depletion load device to  $V_{CC}$  as shown in Figure 10f.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1–6, respectively). Minimum and maximum current ( $I_{OUT}$  and  $V_{OUT}$ ) curves are given in *Figure 10* for each of these devices.

The SO, SK outputs are configured as shown in *Figure 10c.* The D and G outputs are configured as shown in *Figure 10a.* 


# Functional Description (Continued)


Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs are configured as in *Figure 10d* on the COP402. On the COP402M the L outputs are as in *Figure 10e*.


An important point to remember if using configuration d with the L drivers is that even when the L drivers are disabled,

the depletion load device will source a small amount of current. (See *Figure 11*.)

IP7 through IP0 outputs are configured as shown in *Figure 10c*, P9, P8, SKIP, and AD/DATA are configured as shown in *Figure 10b*.







1-264

Table II is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table III provides the mnemonic, operand, machine code, data flow, skip conditions and description associated with each instruction in the COP402/402M instruction set.

Symbol	Definition	Symbo	I Definition			
INTERN	AL ARCHITECTURE SYMBOLS	INSTRUCTION OPERAND SYMBOLS				
A	4-bit Accumulator	d	4-bit Operand Field, 0–15 binary (RAM Digit Select)			
в	6-bit RAM Address Register	r	2-bit Operand Field, 0-3 binary (RAM Register			
Br	Upper 2 bits of B (register address)		Select)			
Bd	Lower 4 bits of B (digit address)	а	9-bit Operand Field, 0-511 binary (ROM Address)			
С	1-bit Carry Register	у	4-bit Operand Field, 0-15 binary (Immediate Data)			
D	4-bit Data Output Port	RAM(s)	Contents of RAM location addressed by s			
EN	4-bit Enable Register	ROM(t)	Contents of ROM location addressed by t			
G	4-bit Register to latch data for G I/O Port	OPERATIONAL SYMBOLS				
IL	Two 1-bit Latches Associated with the IN3 or	OPERATIONAL STMBOLS				
	IN <sub>0</sub> inputs	+	Plus			
IN	4-bit Input port	-	Minus			
L	8-bit TRI-STATE I/O Port	$\rightarrow$	Replaces			
м	4-bit contents of RAM Memory pointed to by B	$\leftrightarrow$	Is exchanged with			
	Register	=	Is equal to			
Р	2-bit ROM Address Port	Ā	The one's complement of A			
PC	10-bit ROM Address Register (program counter)	θ	Exclusive-OR			
Q	8-bit Register to latch data for L I/O Port	:	Range of values			
SA	10-bit Subroutine Save Register A					
SB	10-bit Subroutine Save Register B					
SC	10-bit Subroutine Save Register C					
SIO	4-bit Shift Register and Counter					
SK	Logic-Controlled Clock Output					

### TABLE II. COP402/COP402M Instruction Set Table Symbols

### TABLE III. COP402/COP402M Instruction Set

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETI	C INSTRUC	TIONS				
ASC		30	0011 0000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	0011 0001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	0100   1010	$A + 10_{10} \rightarrow A$	None	Add Ten to A
AISC	У	5-	[0101 y	$A + y \rightarrow A$	Carry	Add Immediate, Skip on Carry (y $\neq$ 0)
CASC		10	0001 0000	$\overline{A} + RAM(B) + C \rightarrow A$ Carry $\rightarrow C$	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	$0 \rightarrow A$	None	Clear A
COMP		40	0100 0000	$\overline{A} \rightarrow A$	None	One's complement of A to A
NOP		44	0100 0100	None	None	No Operation
RC		32	0011 0010	"0" → C	None	Reset C
SC		22	0010 0010	"1" → C	None	Set C
XOR		02	0000 0010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A

#### Π. 0 ....

Mnemonic	Operand	Hex Code	Machine Language Code	Data Flow	Skip Conditions	Description
TRANSFER		BOLI	(Binary)	L		
JID		FF	[1111]1111]	ROM (PC <sub>9:8</sub> , A,M) → PC <sub>7:0</sub>	None	Jump Indirect (Note 3)
JMP	a	6- 	0110 00 a <sub>9:8</sub>   a <sub>7:0</sub>	$a \rightarrow PC$	None	Jump
JP	а		1 a <sub>6:0</sub> (pages 2,3 only)	$a \rightarrow PC_{6:0}$	None	Jump within Page (Note 4)
			or   <u>11  a<sub>5:0</sub>  </u> (all other pages)	$a \rightarrow PC_{5:0}$		
JSRP	a	^	10  a <sub>5:0</sub>	$\begin{array}{l} PC + 1 \rightarrow SA \rightarrow \\ SB \rightarrow SC \\ 0010 \rightarrow PC_{9:6} \\ a \rightarrow PC_{5:0} \end{array}$	None	Jump to Subroutine Page (Note 5)
JSR	a	6- 	0110 10 a <sub>9;8</sub> ]	$\begin{array}{c} PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC \\ a \rightarrow PC \end{array}$	None	Jump to Subroutine
RET		48	0100 1000	$sc \rightarrow sb \rightarrow sa \rightarrow pc$	None	Return from Subroutine
RETSK		49	0100 1001	$sc \rightarrow sb \rightarrow sa \rightarrow pc$	Always Skip on Return	Return from Subroutine then Skip
MEMORY F	REFERENC	E INS	RUCTIONS			
CAMQ		33 3C	0011 0011 0011 0011 1100	$\begin{array}{c} A \rightarrow Q_{7:4} \\ \text{RAM(B)} \rightarrow Q_{3:0} \end{array}$	None	Copy A, RAM to Q
CQMA		33 2C	0011 0011 0010 0010 0010 0010 0010	$\begin{array}{c} Q_{7:4} \longrightarrow RAM(B) \\ Q_{3:0} \longrightarrow A \end{array}$	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	RAM(B) → A Br⊕r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23 	0010 0011 00 r d	$RAM(r,d) \rightarrow A$	None	Load A with RAM pointe to directly by r,d
LQID		BF	[1011]1111]	$\begin{array}{l} ROM(PC_{9:8},A,M) \to Q \\ SB \to SC \end{array}$	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0100 1100 0100 0101 0100 0010 0100 0011	$\begin{array}{l} 0 & \rightarrow & RAM(B)_0 \\ 0 & \rightarrow & RAM(B)_1 \\ 0 & \rightarrow & RAM(B)_2 \\ 0 & \rightarrow & RAM(B)_3 \end{array}$	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 0111 0100 0110 0100 1011	$\begin{array}{l} 1 \rightarrow \operatorname{RAM}(B)_0 \\ 1 \rightarrow \operatorname{RAM}(B)_1 \\ 1 \rightarrow \operatorname{RAM}(B)_2 \\ 1 \rightarrow \operatorname{RAM}(B)_3 \end{array}$	None	Set RAM Bit
STII	У	7-	0111 y	$y \rightarrow RAM(B)$ Bd + 1 $\rightarrow$ Bd	None	Store Memory Immediat and Increment Bd
x	r	-6	00   r   0110	RAM(B) ↔ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23	0010 0011  10  r   d	RAM(r,d) ←→ A	None	Exchange A with RAM pointed to directly by r,d

Instru	Instruction Set (Continued)						
			TABLE III. COP	402/COP402M Instruction Se	et (Continued)		
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description	
MEMORY R	EFERENCE	INSTRU	JCTIONS (Continue	d)			
XDS	r	-7	00 r 0111	$\begin{array}{l} RAM(B) \longleftrightarrow A \\ Bd - 1 \longrightarrow Bd \\ Br \oplus r \longrightarrow Br \end{array}$	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r	
XIS	r	-4	00 r 0100]	$\begin{array}{rcl} RAM(B) &\longleftrightarrow A \\ Bd + 1 & \longrightarrow Bd \\ Br \oplus r & \longrightarrow Br \end{array}$	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r	
REGISTER	REFERENC	E INSTR	RUCTIONS				
CAB		50	0101 0000	$A \rightarrow Bd$	None	Copy A to Bd	
CBA		4E	0100 1110	$Bd \rightarrow A$	None	Copy Bd to A	
LBI	r,d		$\frac{ 00 r (d-1) }{(d=0, 9:15)}$	r,d → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)	
		33 	0011 0011 10 r d (any d)				
LEI	У	33 6-	0011 0011 0110 y	y → EN	None	Load EN Immediate (Note 7)	
XABR		12	0001 0010	$A \longleftrightarrow Br (0, 0 \rightarrow A_3, A_2)$	None	Exchange A with Br	
TEST INSTR	RUCTIONS						
SKC		20	0010 0000		C = "1"	Skip if C is True	
SKE		21	0010 0001		A = RAM(B)	Skip if A Equals RAM	
SKGZ		33 21	0011 0011 0011 0010 0010		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)	
SKGBZ	0 1 2 3	33 01 11 03 13	0011 0011 0000 0001 0001 0001 0000 0011 0001 0011	1st byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	Skip if G Bit is Zero	
SKMBZ	0 1 2 3	01 11 03 13	0000 0001 0001 0001 0000 0011 0001 0011		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero	
SKT		41	0100 0001		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)	

# Instruction Set (Continued)

TABLE III. COP402/COP402M Instruction Set (Continued)								
Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description		
INPUT/OUT	PUT INSTR	UCTION	S					
ING		33 2A	0011 0011	$G \rightarrow A$	None	Input G Ports to A		
ININ		33 28	0011 0011 0010 0010 1000	$IN \rightarrow A$	None	Input IN Inputs to A (Notes 2 and 8)		
INIL		33 29	0011 0011	IL <sub>3</sub> , "0", IL <sub>0</sub> → A	None	Input IL Latches to A (Note 3)		
INL		33 2E	0011 0011	$L_{7:4} \rightarrow RAM(B)$ $L_{3:0} \rightarrow A$	None	Input L Ports to RAM,A		
OBD		33 3E	0011 00011 00011 00011 00011 00011 00011 00011 00011 00011 000000	Bd → D	None	Output Bd to D Outputs		
OGI	У	33 5-	0011 0011 0101 y	y → G	None	Output to G Ports Immediate		
OMG		33 3A	0011 0011	RAM(B) → G	None	Output RAM to G Ports		
XAS		4F	0100 1111	$A \leftrightarrow SIO, C \rightarrow SKL$	None	Exchange A with SIO (Note 3)		

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A<sub>3</sub> indicates the most significant (left-most) bit of the 4-bit register.

Note 2: The ININ instruction is not available on the 24-pin COP421 since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001<sub>2</sub>), the lower 4 bits of the LBI instruction should equal 15 (111<sub>2</sub>).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register.)

Note 8: The COP402M will always read a "1" into A1 with the ININ instruction.

# Description of Selected Instructions

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing programs.

### **XAS INSTRUCTION**

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register.

The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once evey 4 instruction cycles to effect a continuous data stream.


### JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 10-bit word, PC<sub>9:8</sub>, A, M. PC<sub>9</sub> and PC<sub>8</sub> are not affected by this instruction.

Note that JID requires 2 instruction cycles.

### **INIL INSTRUCTION**

INIL (Input IL Latches to A) inputs 2 latches, IL3 and IL0 (see Figure 12) and CKO into A. The IL<sub>3</sub> and IL<sub>0</sub> latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL<sub>3</sub> and IN<sub>0</sub> into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN<sub>3</sub> and IN<sub>0</sub> lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN<sub>3</sub>-IN<sub>0</sub> are input to A upon the execution of an ININ instruction. (See Table III, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.



TL/DD/6915--19

FIGURE 12. IN<sub>0</sub>/IN<sub>3</sub> Latches

## LQID INSTRUCTION

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1  $\rightarrow$  SA  $\rightarrow$  SB  $\rightarrow$  SC) and replaces the least significant 8 bits of PC as follows: A →  $PC_{7:4}$ , RAM(B)  $\rightarrow$   $PC_{3:0}$ , leaving  $PC_9$  and  $PC_8$  unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC  $\rightarrow$  SB  $\rightarrow$  SA  $\rightarrow$  PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB  $\rightarrow$  SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB  $\rightarrow$  SC). Note that LQID takes two instruction cycle times to execute.

### SKT INSTRUCTION

The SKT (Skip on Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction is tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the controller to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency  $\div$  16) and the binary counter output pulse frequency will be 128 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

### INSTRUCTION SET NOTES

- a. The first word of a program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed, except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, or 15 will access data in the next group of 4 pages.


# **Typical Application: PROM-Based System**

The COP402 may be used to exactly emulate the COP420, *Figure 13* shows the interconnect to implement a COP420 hardware emulation. This connection uses two MM5204 EPROMs as external memory. Other memory can be used such as bipolar PROM or RAM.

Pins IP7–IP0 are bidirectional inputs and outputs. When the AD/DATA clocking output turns on, the EPROM drivers are disabled and IP7–IP0 output addresses. The 8-bit latch (MM74C373) latches the addresses to drive the memory.

When AD/DATA turns off, the EPROMs are enabled and the IP7-IP0 pins will input the memory data. P8 and P9 output the most significant address bits to the memory. (SKIP output may be used for program debug if needed.)

The other 28 pins of the COP402 may be configured exactly the same as a COP420. The COP402M chip can be used if the MICROBUS feature of the COP420 is needed.



# **Option List**

# COP402 MASK OPTIONS

The following COP420 options have been implemented in this basic version of the COP402. Subsequent versions of the COP402 will implement different combinations of available options; such versions will be identified as COP402-A, COP402-B, etc.

etc.			
Option Value	Comment	Option Value	Comment
Option 1 = 0	Ground Pin-no option available	Option 15 = 2, 3	L0 same as L7
Option $2 = 0$	CKO is clock generator output to	Option 16 = 0	SI has load device to V <sub>CC</sub>
	crystal	Option 17 = 2	SO has push-pull output
Option $3 = 0$	CKI is crystal input ÷16	Option 18 = 2	SK has push-pull output
	(may be overridden externally)	Option 19 = 0	IN0 has load device to V <sub>CC</sub>
Option $4 = 0$	RESET pin has load device to V <sub>CC</sub>	Option 20 = 0 (402)	IN3 has load device to V <sub>CC</sub>
• • • •	L7 has LED direct-drive output L7 has TRI-STATE push-pull output	= 1 (402M)	HiZ
		Option $21 = 0$	G0 has standard output
, ,	L6 same as L7	Option $22 = 0$	G1 same as G0
• •	L5 same as L7	Option $23 = 0$	G2 same as G0
•	L4 same as L7	Option 24 = 0	G3 same as G0
Option 9 = 0 (402) = 1 (402M)	IN1 has load device to V <sub>CC</sub>	Option $25 = 0$	D3 has standard output
	IN2 has load device to V <sub>CC</sub>	Option 26 = 0	D2 same as D3
= 1 (402M)		Option 27 = 0	D1 same as D3
Option $11 = 0$	V <sub>CC</sub> pin-no option available	Option $28 = 0$	D0 same as D3
	L3 same as L7	Option 29 = 0 (402)	normal operation
•	L2 same as L7	• •	MICROBUS operation
Option $14 = 2, 3$	L1 same as L7	Option $30 = N/A$	40-pin package