(For corrections)

LID


Nano Processor

User's Guide

Drawing Number A-5955-0331-1




LID NANOPROCESSOR



Users Guide





PREFACE

59 60 The Loveland Instrument Division Nano Processor is a control oriented device designed for instrument applications. The Nano Processor is not arithmetic oriented. The motivation for such a design was three fold. First, it was felt that ASM designs were too limiting; second, "off-the-shelf" microprocessors had too many "real time" limitations; and finally, there was a need for a common building block among LID designs. Thus the two major objectives for the Nano Processor were the design of a general purpose LSI device optimized for instrument control and to provide a software method of implementing complex control algorithms.

Some of the key features of the Nano Processor are an internal data base of sixteen 8-bit registers, seven direct control I/O lines, fixed time high speed instructions, high speed vectored interrupt, and bit oriented control instructions. The Nano Processor can operate at speeds up to 500 nanoseconds per any of its 42 instructions, while dissipating less than one watt from a ceramic 40 pin package. The factory cost of this device is less than \$20 or less than \$27 with an ALU.

TABLE OF CONTENTS

								F	age
1.	INTRODUCTION								1
11.	HARDWARE STRUCTURE								1
III.	PROCESSOR TIMING								5
	PROGRAM ADDRESSING								
V.	NANO PROCESSOR INSTRUCTIO	N:	SE	Τ.					9
VI.	INTERFACING THE NANO PROC	ES	SO	R			•	٠	14
AP	PENDICES								
A.	SPEC. SHEET								
B.	ROM-RAM SIMULATOR								
C.	NANO PROCESSOR DESIGN EXAM	MP.	LE	S					
D.	SOFTWARE								
E	CENERAL INFORMATION								

Ranning Liet

I. INTRODUCTION.

The -hp- Nano Processor (NP) is a single chip, N-channel MOS, 8 bit parallel, control oriented central processing unit designed by the Loveland Instrument Division for internal control and interfacing of instruments.

The NP coupled with a program ROM forms the minimum nano processor control computer. The NP can directly address up to 2048 8-bit bytes of program memory, and with simple block switching techniques, up to 512 K of 8-bit bytes.

All instructions and data are transferred in and out of the NP with the bidirectional 8-bit parallel data bus (DØ through D7).

The NP allows data transfers with up to 15 input and 15 output ports addressed by a 4-bit device select code and an I/O read/write control line.

The normal program may be interrupted by use of the interrupt request control line. This interrupt is a fully vectored interrupt with 256 possible vectors.

The NP can control external circuits and check their status through the use of the 7 direct control lines (DCØ through DC7).

All inputs and outputs are TTL compatible. Each output will sink one standard power TTL load. Each input has an internal pull-up device.

The NP instruction set numbers 42 including data transfers, bit manipulation, magnitude comparisons, jump, and jump to subroutine.

II. HARDWARE STRUCTURE.


The NP contains:


- A. One 8-Bit Accumulator (ACC)
- B. One Control Logic Unit (CLU)
- C. One 1-Bit Extend Register (E)
- D. Sixteen 8-Bit Storage Registers (RØ R17)
- E. One 8-Bit Magnitude Comparator (CMP)
- F. Seven Bidirection Direct Control I/O Lines (DCØ 6)
- G. One 11-Bit Program Counter (PC)
- H. One 11-Bit Subroutine Return Register (SRR)
- One 11-Bit Interrupt Return Register (IRR)

3 2 1 1: -

61

MARKETS MECC.





Accumulator.

The 8-bit accumulator may be loaded from or output to the 8-bit data bus.

Control Logic Unit.

The CLU is the heart of the NP. It provides the following functions:

- Test, set or clear any bit of the accumulator or the extend register.
- 2. Set or clear any of the command flip-flops.
- 3. Test any of the flag inputs.
- 4. Clear the accumulator.
- 5. Increment or decrement the accumulator in binary.
- 6. Increment or decrement the accumulator in decimal.

(Note: Two Binary Coded Decimal (BCD) digits are assumed and the output is two BCD digits and overflow/carry.)

7. Complement accumulator (1's complement)

Extend Register.

The 1-bit extend register is used to indicate overflow (carry) from or underflow (borrow) to the accumulator, or it may be used as an internal flag.

Storage Registers.

The sixteen 8-bit storage registers are for general data use. They may be recalled to the accumulator. They may be loaded from the accumulator or directly from the program ROM. RØ may be used for comparisons and indexing.

Magnitude Comparator.

The magnitude comparator compares the 8 bits of the accumulator to the 8 bits of the RØ for greater than, less than or equal to.

Direct Control I/O Lines.

The direct control I/O lines are 7 lines (DC \emptyset – DC6) that may be used for output with set and clear functions on their controlling flip-flops. The status of the output may be directly tested as inputs for feedback flags.

Program Counter.

The 11-bit program counter provides direct addressing of the control program up to 2048 bytes.

Subroutine Stack Register.

The 11-bit subroutine stack register provides for a single level of subroutining within the control program.

Interrupt Stack Register.

The 11-bit interrupt stack register provides for a single level of interruption.

III. PROCESSOR TIMING.

The NP is designed with a quasi static structure. The clock may be stopped in the low state with no loss of data.


The maximum clock rate is 4 MHz for the fast (A series) chips. All instructions are executed in two clock periods or 500 ns with this clock rate.


To obtain a 500 ns cycle time the program ROM must have < 85 ns access from address to output and < 65 ns access from output enable to output. (A list of possible ROM's to be used with the NP is liated in Appendix A.)

5

A control to

(st)





IV. PROGRAM ADDRESSING.

For ease of discussion the program address (11 bits) will be looked at as a 3-bit page number (PA $1\emptyset$ – PA 8) and an 8-bit page offset (PA 7 – PA \emptyset).

In all instruction except jump and skip instructions, the program address is incremented. It is incremented once in one byte instructions and twice in two byte instructions.

In a JUMP (JMP) or JUMP TO SUBROUTINE (JSB) instruction, the page number from the first byte and the page offset from the second byte of the instruction are loaded into the program counter during the execute phase.

In the JUMP INDIRECT INDEXED (JAI) and the JUMP INDIRECT INDEXED TO SUBROUTINE (JAS) instructions, the page number is formed the same as an indexed register address (but only the bottom 3 bits are used) and the page offset is taken from the accumulator.

CAUTIONS:

These two instructions allow great addressing power but they also have great dangers.

- 1. Due to the indexing structure, a JAI instruction executed with RØ3 set will be executed as a JAS instruction.
- Due to the subroutine return address storage system, the byte after a JAS instruction will not be executed upon return from the subroutine.
- Remember that this is an OR FUNCTION not an ARITHMETIC ADD.

All branching in the NP is done with the skip instructions. The skip instruction causes two bytes of program to be skipped if the condition being tested is true.

Example:

	Program Address	Instruction
After the skip instruction	N	SBS 3 Skip if accumulator bit 3 is set.
This instruction is executed \rightarrow	N+1	JMP EXIT (Jump instructions require two bytes.)
if Bit 3 is zero This instruction is executed → if Bit 3 is Set	N+2 N+3	CBN 3 Clear accumulator bit 3

V. THE NANO PROCESSOR INSTRUCTION SET.

The NP instruction set is divided into groups:

- 1. Accumulator group
- 2. Register transfer group
- 3. Input/output group
- 4. Comparator group
- 5. Program control group

Instruction Listing Format.

000010 N N SBS Operand Instruction Operand(s) Operation Mnemonic Code Code

Register Addressing.

The sixteen internal 8-bit registers may be directly addressed with LOAD (LDA), STORE (STA) and STORE ROM DATA (STR) instructions or indexed address may be used with LOAD INDEXED (LDI) and STORE INDEXED (STI).

The effective indexed address is the "or" function of the bottom $(I_0 - I_3)$ 4 bits of the instruction with the bottom 4 bits of $R\emptyset(R\emptyset\emptyset - R\emptyset3)$.

Example:

1001 $I_0 - I_3$ RØØ - RØ30101 Effective Register 1101

Address

Note: This is an "or" function instead of an add, therefore, no carry takes place.

***Note: Since RØ is used as the index, caution should be used so that RØ is not the effective destination of a Store instruction. ***

V - A. ACCUMULATOR GROUP.

SBS N		(0	0 () 1	()	N	
	Skip on accumulator bit #N Set (1)								
SBZ N	Skip on accumulator bit #N zero (0)	() () 1	1 1	()	N	
SBN N	Set accumulator bit #N	() () 1	1) (,	N	
CBN N	Clear accumulator bit #N	1	() 1	0	0)	N	
INB		0) (), 0	0	0	0	0	0
	Increment accumulator as an 8-bit binary number. The extend register is set if overflow occurs.								
IND		0	0	0	0	0	0	1	0
.*	Increment accumulator as two BCD code decimal numbers () (). Carry between digits is automatically handled. The extend register is set if overflow occurs.								
DEB		0	0	0	0	0	0	0	1
	Decrement accumulator as an 8-bit binary number. The extend register is set if underflow occurs.								
DED		0	0	0	0	0	0	1	1
	Decrement accumulator as two BCD coded decimal digits. Borrow between digits is automatically handled.								
CLA	The extend register is set if underflow occurs.	1.0							
CLA	Clear accumulator. Does not affect the extend register.	0	0	0	0	0	1	0	0
CMA		0	0	0	0	0	1	0	1
	Complement accumulator The accumulator is treated as an 8-bit binary number and one's complement is performed.								
LSA		0	0	0	0	0	1	1	1
0	Left shift accumulator 1-bit shift with zero (Ø) fill. Does not affect extend register.								
RSA		0	0	0	0	0	1	1	0
	Right shift accumulator 1-bit shift with zero (Ø) fill. Does not affect extend register.								
SES		0	0	0	1	1	1	1	1
	Skip on extend register set (1).								
SEZ		0	0	1	1	1	1	1	1
	Skip on extend register Zero (0).								
LDR		1	1	0	0	1	1	1	1
	ROM Data. Load accumulator with ROM data. (ROM data is the second byte of this instruction)								

1,5

V - B. REGISTER TRANSFER GROUP.

LDAR

Load accumulator with data from register #R.

STAR

Store accumulator at register #R.

LDIZ

Load accumulator with data from register addressed by (Z)v(RØ). (See description of indexing.)

STIZ

Store accumulator at register addressed by (z) v (RØ).

STR R,

ROM Data.

Store ROM data at register #R.

ROM Data.

Store ROM data is the second byte of this instruction.

V - C. EXTEND REGISTER GROUP.

STE 1 0 1 1 0 1 0 0

Set extend register. 1 0 1 1 0 1 0 1

Clear extend register.

V - D. INTERRUPT GROUP.

Enable the interrupt.

DSI 1 0 1 0 1 1 1 1 1 Disable the interrupt.

ENI 0 0 1 0 1 1 1 1 1

. .

MARGINALOUS

Kummg-ket

V - E. COMPARATOR GROUP.

All comparisons are made based on $R\phi$ and the accumulator containing 8-bit unsigned binary numbers.

SLT		0	0	0	0	1	0	0	1
	Skip on accumulator less than RØ.								
SEQ		0	0	0	0	1	0	1	0
	Skip on accumulator equal to RØ.								
SAZ .		0	0	0	0	1	0	1	1
	Skip on accumulator equal to zero (0).								
SLE	•	0	0	0	0	1	1	0	0
	Skip on accumulator less than or equal to RØ.								
SGE		0	0	0	0	1	1	0	1
	Skip on accumulator greater than or equal to R0.								
SNE			0	0	0	1	1	1	0
	Skip on accumulator not equal to R0.								
SAN		0	0	0	0	1	1	1	1
	Skip on accumulator not equal to zero (0).								
SGT			0	0	0	1	0	0	0
	Skip on accumulator greater than RØ.	31							
-									

V - F. INPUT/OUTPUT GROUP.

INA DS		0 1 0 0 DS
	Input data from device #DS to accumulator.	
OTA DS		0 1 0 1 DS
	Output accumulator data to device #DS.	
OTR DS, F	ROM DATA	1 1 0 0 DS ROM DATA
	ROM Data.	NOM DATA
	Output ROM data to device #DS ROM data is the second byte of this instruction.	
STC K		00101 K
	Set direct control. Bit #K	
CLC K	1	10101 K
	Clear direct control.	
SFS J	1	00011 J
	Skip on direct control. Flag #J Set (1).	
SFZJ		00111 J
	Skip on direct control flag #J zero (0).	

10010000 RTI Return from interrupt. An unconditional jump to the location stored in the interrupt stack register is performed. The interrupt control bit is not affected. 10110001 RTE Return from interrupt and enable interrupt. Same as RTI instruction except that the interrupt control bit is set allowing future interrupt. 01011111 NOP NO Operation. 10010 JAI Jump indirect (through accumulator) indexed. The page number is the indexed value (Z) v (RØ). The page offset is the accumulator. An uncondition jump to the address formed from the page number and page offset. 10011 JAS Jump indirect (through accumulator) indexed to subroutine. Same as JAI with the addition that the location of the JAS instruction Plus 2 is stored in the subroutine stack register.

CAUTIONS:

These two instructions allow great addressing power but they also have great dangers.

- Due to the indexing structure, a JAI instruction executed with 1. RØ3 set will be executed as a JAS instruction.
- Due to the subroutine return address storage system, the byte after a JAS instruction will not be executed upon return from the subroutine.

-14 60

V - G. PROGRAM CONTROL GROUP.

JMP

ADDRESS

Page Number

1 0 0 0 0 Page Offset

The address is broken into two section page number and page offset.

The first byte contains operation code and page

number.

The second byte contains the page offset.

An unconditional jump to the address is performed.

Page Number

JSB

ADDRESS

1 0 0 0 1 Page Offset

(See jump for address format)
An unconditional jump to the address is performed and the address of the next ROM location after the page offset is stored in the subroutine stack register. Note: Since the subroutine stack register is a single level deep, subroutines cannot be nested.

RTS

10111000

Return from subroutine.
An unconditional jump to the location stored in the subroutine stack register is performed.
The location of the RTS instruction Plus 2 is stored in the subroutine stack register, thus co-routine linkages may be performed.

RSE

10111001

Return from subroutine and enable interrupt.

Same as RTS instruction except that the interrupt control bit is set allowing future interrupt.

VI. INTERFACING THE NANOPROCESSOR.

The interface of the NP is divided into five sections:


- 1. Program Access
- 2. I/O Port
- 3. Direct Control Lines
- 4. Interrupt System
- 5. Power Supplies and Clock

Program Access.

The NP accesses its program through the use of the 11 program address lines $(PA\phi - 1\phi)$ and the program and gate line.

When the program gate is high the program source should supply the program data referenced by the program address onto the data bus.

2



PIN OUT

I/O Ports.

The NP can address up to 16 input and 15 output data ports through the use of its device select and I/O Read/Write lines.

The external devices may be numbered Ø through 17 in octal, OTA 17 is used as the NOP instruction.

Direct Control Lines.

The seven bidirectional direct control lines may be used in one of four modes for each line.

- 1. As a dc static output line with set/clear program control.
- As an input flag (internal flip-flop must be set this is the turn-on condition)
 with direct testing by the program.
- As a bidirectional control line.

Example:

The NP puts DC Line 2 low to signal an external device to start and the external device holds the line low until finished. Thus, the NP (after setting dc lines again) can determine the end of the external devices cycle.

4. As an internal program flag with set/clear and direct testing by the program.

Interrupt System.

The NP's interrupt system is controlled by three lines: Interrupt Request, Interrupt Acknowledge, and Interrupt Enable.

During the execute phase of every instruction (except an interrupt disable — clear control #7) the status of the interrupt request line is checked. If that line is low, an interrupt phase will follow regardless of the state of the interrupt enable. The interrupt phase is indicated by the interrupt acknowledge line going high. Daisy chaining of the interrupt acknowledge line can be used for interrupt priority.

During the interrupt phase the interrupt enable is automatically turned off; the vector address is input and the return address is stored in the interrupt stack register.

The interrupt request line input is always active. The interrupt enable output may be used externally to gate this input if interrupt enable/disable capability is required. See Interrupt System Timing.


Power Supply And Clock.


Three power supplies are required by the NP: + 12 or + 9 volts and + 5 volts for the main logic and - 2 to - 5 volts for backgate bias.

The clock input is (as all inputs are) TTL compatible. That is, no external pullup resistors are normally required. (But see "Data Bus Application Hints" for special cases.) It should be noted that to provide a fast clock edge, the internal clock is pulled up with a current of approximately 3 mA.


Power supplies must turn on as shown in the Nano Processor Turn-On Valid Start-Up Sequence Diagram.

INTERRUPT SYSTEM TIMING





APPENDIX




NANOPROCESSOR SPECIFICATIONS Revision Date 11/10/75

		1	820-169 2	NP-A	18.00	1320-16	SOI NP-B	13.00
•			MIN	TYP	MAX	MIN	(750ns TYP	MAX
		V _{GG} (mA) ¹²	11	+12 30	12.5	8.5	+9 20	26
0		V _{GG} I _{DD} (mA) ¹³	4.75	+5	5.5	4.5	+5	5.5
	I.C. will → be marked	V _{BG} Pd(mW)	-2	-3 800	-5 1000 .	-2	-3 5 50	-5 650
	100 V AT	I _{BG} (µA)	100ns	100 ns	500 1μsec.	135ns		350 1μsec
	TYP. VOLTAGES		100ns 250ns 25ns		ω ω	175ns 375ns 25ns		8
		T _{PA1} T _{PA2} T H	60ns 15ns	95ns 20ns	125ns 30ns	15ns	140ns 27ns	180ns 45ns
	PROG.	T _{PG} H T _{PG} L	5ns	15ns	25hs.	5ns	2,113	30ns
	*	T _{IP} 8 T _{AA} T _{EA}	35ns 90ns 35ns			50ns 145ns 60ns		
D	0010	TDC	40ns	90ns	150ns	40ns	110ns	225ns
D	OS & R/W	T _{DS2}	30ns /		85ns 85ns	30ns		120ns 120ns
D	DATA IN-	T _{DI}	40ns		150ns	60ns		215ns
D	DATA OUT-	T _{DV}	40ns			50ns		
I	INTERRUPT	T _{IV} 14 T _{IRR} 14	30ns 30ns			40ns 40ns		
a	cknowledge	T _{IAH}			115ns 100ns			160ns 140ns
		T _{VA} 9	95ns 40ns			155ns 60ns		
		TIE .			250ns		Tue _l	375 n:
	AMBIENT FEMPERATURE	Moving air Still air			80°C 70°C			80°C 70°C

- 1. All outputs can sink 1.6ma at 0.6 volts or less.
- Inputs have own pull-ups and may require up to 1.6ma to be sinked when input low is 0.4 volts. See MCLK for an exception.
- MCLK may require up to 3.0ma to be sinked when low (0.4 volts) and external ckt may have to provide a pull-up capability to 5.0 volts for high speed operation.
- 4. Data bus speed vs. capacitance must be treated in accordance with data bus application hints.
- It is preferred that other outputs drive less than 20pF for max. speed; however, 30pF is usually acceptable.
- All input levels must equal or exceed 4.0 volts bilevel and < 0.4 volts low levels.</p>
- 7. Turn-on must be in accordance with "Turn-on Methods".
- 8. TEA = CLK off TIP TPGH; TAA = CLKT TIP TPA2.
- 9. TVA = CLKT TIAH TVI.
- Max. pulse r.t. 50nsec. up to 4.0V; Max. pulse f.t. 100nsec. down to 0.8V.
- 11. Pulse ht. = 5V; approx. rise & fall times 10nsec. (test).
- 12. At VGG = 12.0 volts.
- 13. At VDD = 5.0 volts.
- 14. Min. & max. delay times from Interrupt Request Input till fetch phase of first instruction (vector has already been serviced) is: min. = TIV + CLK PW + CLKT and max. =TIV + CLK PW + 3 CLKT.

APPENDIX



ROM-RAM SIMULATOR

NOTE

DUE TO THE COMPLETION OF THE NANO PROCESSOR PROJECT, LID WILL NO LONGER SUPPORT OR PROVIDE ADDITIONAL INFORMATION ON THE ROM-RAM SIMULATOR AFTER JAN. I, 1976.

ROM - RAM SIMULATOR

ROM - RAM Simulator is a block of memory that simulates a ROM. A block diagram of the ROM - RAM is provided.


As the block diagram indicates ROM - RAM can be addressed in three ways:

- Through address switches
- 2. By an HPIB connector and
- 3. By a processor
 The contents of each memory location can be entered in two ways:
- 1. By the contents switches
- 2. Through the HPIB Connector

The following is a brief description of the above options.

SWITCHES

Set the I/O Selector on "SW". Set the address swithces to desired address location. The designated location and the contents of that location will be shown on the displays. If change of contents is desired, set the contents switches to the new contents and press the "WRITE" button. The new contents will be displayed on the contents display.



OUTPUT

To output the contents of the memory to other devices such as a processor, set the I/O Selector on "OUT" Provide a 10 bit high true signal on the edge connectors PAO through PA9 address lines.

A high enable signal will cause the ROM-RAM to output the contents of the addressed location on the output bus.

HPIB CONNECTOR


ROM - RAM Simulator is HPIB compatable, that is: the address and contents can be given to the ROM -RAM Simulator through the HPIB. Normally the listen address is set to "3", however; this can be changed to "2" by changing the jumper wire on the board. The following is an example program for writing in the ROM - RAM Simulator from a 9830 calculator.


- 10 CMD"?U3"
- 20 WRITE (13,30) A,B,C;
- 30 Format 3B
- A is the two most significant bits of the address.
- B is the eight least significant bits of the address.
- C is the contents.
- A, B, and C are the decimal equivalant of the binary code.


Example:


Utilizing a 9830 calculator, the following program could be used to write individual codes on the ROM - RAM Simulator.

10	DISP "ENTER ADDRESS";
20	INPUT I
30	DISP "ENTER CONTENTS";
40	INPUT C
50	A = BIAND (ROT (1,8),3)
60	B = BIAND (I, 255)
70	CMD "'?U3"
80	WRITE (13,90)A,B,C;
90	FORMAT 3B
100	GO TO 10









6


.


ROM-RAM SIMULATOR COMPONENTS

IC#	DESCTRIPTION	HP PART NO
1-8	2102 INTEL RAM	1820-1078
9-13	74153 4-1 MULTIPLEXER	1820-0620
14,15	74157 2-1 MULTIPLEXER	1820-0839
16,17	74175 HEX D, FF	1820-0839
18	7474 D-FF	1826-0077
19	· 74107 J-K FF	1820-0281
20,21	7474 D-FF	1826-0077
22	74155 2-4 DECODER	1820-0738
23-25	7404 HEX INVERTOR	1820-0174
26,27	7430 8INPUT NAND	1820-0070
28	7438 O.C. 21 NAND	1820-0621
29	7400 2I NAND	1820-0054
30	7413	1820-0537
31	7410 3 INPUT NAND	1820-0068
32	7400 2I NAND	1820-0054
33,34	7408 2I AND	1820-0511
35,36	7438 O.C. 2I NAND	1820-0621
37,38	7404 HEX INV	1820-0174


1/0 SW	DPDT SWITCH 7203	3101-0939
ADD CONT. SW	SPDT SWITCH 7101	3101-1258
WRITE SW	SPST PUSH BUTTON	3101-0063
C ₈ , .	4.7 UF CAPACITOR	0180-0097
C2-C7	.47 UF CAPACITOR	0160-0174
	RESITOR-PACK	1810-0136
R ₁	330 Ω RESISTOR	0683-3315
R2-R4	1K RESISTORS	0683-1025
	7300 LED DISPLAY	5082- 7300
	24 PIN ASCII CONNECTOR	1251-3283
C ₁	.01 UF CAPACITOR	0150-0093

HP JB CONNECTOR





APPENDIX




AN ARITHMETIC CAPABILITY FOR THE NANO PROCESSOR.


Let


By using 4 or 5 I/O parts and minimum external hardware, the capacity of the Nano Processor for data manipulation and storage is greatly increased. Choose a RAM size (minimum one word) and an ALU capability to suit your needs.

ADDR be the select code of the Address Storage Latch.

	DATA	be the select code of the Data Storage.
-	ALU	be the select code of the Arithmetic Unit.
	FN	be the select code of the Function Storage.
and	RAM	be the WRITE ENABLE line of the RAM.
ADDR	*	ADDRESSES RAM LOCATION A
DATA	*]	Lets A be one argument of the Arith/Logic Unit
FN, "+"	*	Selects function "+" for the ALU
ALU		Puts the result in A Maybe it also puts the result in DATA
RAM	*]	Puts DATA in RAM Location (ADDR)
	ADDR DATA FN, "+" ALU	ALU FN and RAM ADDR * DATA * FN, "+" * ALU * *









- 1. Use one quad tristate latch for 16K memory.
- 2. The new block may be set at any time.
- No need to disable interrupts.
- 4. AlØ is used as the "current block" indicator. AlØ = ϕ .
- Subroutines may be in block H or current block.
 Return is to current block.
- 6. Interrrups are to block H. Return is to current block.
- 7. Blocks are 1024 words each.

NANO PROCESSOR BLOCK SWITCHING (II)

APPENDIX



THIS APPENDIX CONTAINS INFORMATION
ON THE USE OF THE NANO PROCESSOR
EDITOR, ASSEMBLER, AND LOADER FOR
A 9830A CALCULATOR. ALSO THE
ASSEMBLER AND LOADER FOR A 2100 DOS
III SYSTEM FOR THE NANO PROCESSOR
IS COVERED. TO OBTAIN THESE
PROGRAMS SEE GENERAL INFORMATION
IN APPENDIX E.



HP PRIVATE


H P PRIVATE

THE FOLLOWING IS A DOCUMENTATION OF THE NANO PROCESSOR SOFTWARE

FOR FURTHER INFORMATION, RECOMMENDATIONS, OR IN CASE OF DIFFICULTY PLEASE CONTACT KAMRAN FIROOZ AT

303-667-5000 Ext. 2873

OCTOBER/1974



NANO PROCESSOR EDITOR A NEW EDITOR FOR THE 9830 CALCULATORS

PURPOSE: To generate or edit a source program on the 9830 calculators.

ROM REQUIREMENTS: ADVANCE PROG. #11279B, STRING VARIABLE #11274B

MEMORY REQUIREMENTS: 8K

OBJECTIVE: At the present time the programs stored on the cassette tapes of the 9830 calculators cannot be accessed by any program as a data file. In many applications it is quite desirable to be able to edit a program in whatever programming language desired, and store the generated source program as a data file on the cassette tapes. These programs can then be 'called in " by an assembler or a similar processor to be assembled.

The primary objective of this editor is to generate source programs for the Nano Processor Assembler; however, the program is versatile enough so that it can produce source program for other Micro Processor Assemblers as well.

Kamran Firooz August 1974 SYNTAX:

The editor operates in two separate modes
"FILE EDIT" and "LINE EDIT". The FILE EDIT"
is used to edit the entire file;
the "LINE EDIT" is used to edit individual lines.

The commands shown on the lower portion of the "SPECIAL FUNCTION CARD" are executed during the "FILE EDIT" mode, and the commands shown on the upper portion are executed during the "LINE EDIT" mode. All of the commands shown on the card are immediately executable. The shift key is not needed to execute any of the commands in either mode.

A maximum of 140 lines can be edited on each file. The program will notify the user if this limit is exceeded. The maximum length of each line is 32 characters. Any character past this limit will be ignored. a "/" is used to designate the physical end of a line. If "/" is not found in each line, the editor will insert a "/" in the 32nd character. For a more efficient use of line length, a ":" is used as the "PSEUDO-END of LINE" character. This character will be recognized by the Nano Processor Assembler.

CLA /
TAG STA 12 /
JMP FAST /
is equivalent to:
CLA :TAG STA 12 : JMP FAST /

The physical file length is determined by the "EOF" statement. If such a statement is not found, the file length is taken as 140 lines.

The LOAD and STORE commands require a cassette file length of at least 2240 words.

After each command is entered, any negative number that is typed will cause the program to go back to the "FILE EDIT" mode without executing the requested command.

LIST OF COMMANDS OF "FILE EDIT" MODE

INPUT: To generate a new file or replace certain lines of a previously generated program. "EXIT" command will terminate the INPUT command.

STORE: To store the generated source program in a desired file on cassette tapes.

LOAD: To load a previously stored program into the editor.

DELETE: To delete line no. N_1 to N_2 of the generated program.

INSERT: To insert N lines after line N_1 of the generated program.

XREF: To list a cross reference table of a character string.

LIST: To list the entire program.

LIST N_1 : To list line no. N_1 to the end of the program.

LIST N_1, N_2 : To list line no. N_1 to N_2 of the program.

LINE EDIT: To edit an individual line.

HELP: To help the user with the different commands and their syntax.

LISTP; LISTP N_1 ; LISTP N_1 , N_2 : To perform the same function as LIST; LIST N_1 ; and LIST N_1 , N_2 , except that all the statements separated by the "PSEUDO-END OF LINE" character (:) will be listed on seperate lines.

LABEL: To list all of the labels used throughout the source program.

CHANGE: To change a character string throughout the source program.

NOTE 1: The line numbers are only generated during the print period; they are not stored with the program.

NOTE 2: To delete or list a single line set $N_1 = N_2$.

NOTE 3: The total length of the file will be printed after each LIST or LISTP command.

NOTE 4: If as a result of an unacceptable command such as wrong file length an error occurs which stops the calculator, the program can be restarted without losing the current file by "CONT 100".

LIST OF COMMANDS OF "LINE EDIT" MODE

FORWARD: To move the visible pointer one character space to the right each time it is pressed.

BACK: To move the visible pointer one character to the left each time it is pressed.

INSERT: To open up a character space immediately at the visible pointer.

DELETE: To delete the character space where the visible pointer is located.

To store the edited line and edit the next line.

To store the edited line and edit the line immediately before the present line.

EXIT: To store the edited line and return to the "FILE EDIT" mode.

NO EDIT: To return to the "FILE EDIT" mode. All of the changes on the edited line will be ignored.

NOTE 5: To replace the strings followed by the visible pointer, just enter the new string.

NOTE 6: If line one is being edited and command "+" is executed the program will return to the "FILE EDIT" mode.

NOTE 7: The visible pointer cannot pass the end of line character (/).

The following example is provided in an attemt to familiarize the user with some of the features of the Nano Processor Editor. All of the commands given by the user are underlined

EXAMPLE:

Load the editor program in the 9830 calculator and press RUN. EXECUTE. At the beginning of the execution the program loads the special function keys from the file following the editor program. Then the calculator will display

"FILE EDIT?"

Press INPUT

"STARTING LINE?"

1

"ENTER LINE 1 ?"

Then the following program is typed in:

* EXAMPLE PROGRAM/

*THIS PROGRAM READS A NUMBER IN/

* BCD- AND CONVERTS IT TO BIN./

START INA DS0 *INPUT THE BCD #/
STA R5 *STORE THE # IN R5/

\$\int 6.0 *CLEAR R0:LOOP LDA 5/
SAN *SKIP IF ACC#0: JMP OUT/
DED *DECREMENT IN BCD: STA 5/
LDA 0: 1NB *INCREMENT IN BIN./
STA 0: JMP LOOP:OUT LDA 0/
OTA DS1 *OUTPUT THE BIN. #/
JMP START *READ ANOTHER NUMBER/
DS0 UCT 0:R5 OCT 5: END: EOF/

After the last line is entered press

EXIT

"FILE EDIT?"

LIST

EXAMPLE PROGRAM/ *THIS PROGRAM READS A NUMBER IN * BCD, AND CONVERTS IT TO BIN./ START INA DSØ *INPUT THE BCD #/ STR R5 #STORE THE # IN R5. STR 0.0 *CLEAR RO: LOOP LDA 32 9 SAN *SKIP IF ACC#0: JMP OUT/ DED *DECREMENT IN BCD: STA 5/ 10 11 LDR 9: INB *INCREMENT IN BIN. / STA 8: JMP LOOP:OUT LDA 0/ OTA DS1 *OUTPUT THE BIN. #/ 13 JMP START ≭READ ANOTHER NUMBER/ 14 DOW OCT 0:R5 OCT 5: EMD: EOF/ 15 TOTAL LINE NUMBER= 15

To list the lines separated by ":" individually type:

LISTP

```
FALLE
* EXAMPLE PROGRAM/
         *THIS PROGRAM READS A NUMBER IN/
         * BCD, AND CONVERTS IT TO BIN./
    4
    5
    6
         START INA DS0 *INPUT THE BCD #/
    7
          SIA R5 *STORE THE # IN R5/
          STR 0:0 *CLEAR RO
    8
         LOOP LDA 52
    9
          SAN *SKIP IF ACC#0
          JMP OUT/
          DED *DECREMENT IN BCD
   10
          STA 5/
   11
          LDA 0
          INB *INCREMENT IN BIN. /
   12
          STH 0
           JMP LOOP
         OUT LDA 0/
   13
          OTA DS1 *OUTPUT THE BIN. #/
          JMP START *READ ANOTHER NUMBER/
   14
         USB OCT 0
   15
         R5 OCT 5
          END
          EOFZ
 TOTAL LINE HUMBER= 15
```

Suppose it is desired to output the binary equivalent number to some other devices besides device (DSI). Then press

INSERT

"INSERT AFTER LINE?"

13

"HOW MANY LINES BE INSERTED?"

1

"ENTER LINE 14 ?"

OTA 2/

"FILE EDIT?"

Note that operand DS1 used in line 13 is not defined. This definition could be achieved by inserting a new line or addition to one of the existing lines.

LINE EDIT

"WHICH LINE?"

14

"OTA 2 /"

Press the "BACK" on Special Function Keys, the pointer will be pointing at;

"OTA 2 / "

Then type:

DS1 OCT 1 /

"OTA 2 :DS1 OCT 1 / "

Since no further changes are required press

EXIT

"FILE EDIT?"

To observe the changes type;

LISTP 10, 15

PAGE DED ADECKEMENT IN BCD 10 STA 5 11 LDA 0 INS *INCREMENT IN BIN. / 12 STA 0 JMP LOOP DUT LDA 0/ 13 OTA DS1 *OUTPUT THE BIN. #/ 14 OTA 2 DS1 OCT 1/ JMP START *READ AHOTHER NUMBER/ TOTAL LINE NUMBER= 16

If no further changes are necessary and you wish to store the program on a cassette file press;

STORE

"STORE THE PROGRAM ON FILE?"

1

After the program is stored on the tape, calculator will print;

PROGRAM WAS STORED ON FILE 1

"FILE EDIT?"

Note that if a negative number was entered as the file number, the editor would ignore the STCRE command and return to the "FILE EDIT?" mode.

To terminate program press;

END

EXIT		+	1	no
				no Change
EXIT	LABEL	XREF	CHANGE	lin e dit
BACK	FORWARD		DELETE	INSERT

	EXIT		+	+	no Change
l	EXIT	LABEL	XREF	CHANGE	line _{dit}
	BACK	FORWARD		DELETE	INSERT

USER DEFINABLE KEY OVER LAYER

NANO PROCESSOR ASSEMBLER

SECTION I

USER GUIDE TO THE NANO PROCESSOR ASSEMBLER

PURPOSE: To assemble a source program for the NANO PROCESSOR using a 9830 calculator.

MEMORY REQUIREMENTS: 8K

ROM REQUIREMENTS: Advanced programming #11279B.

String Variables #11274B, and Extended
I/O #11272B

SOFTWARE REQUIREMENTS:

The Nanoprocessor EDITOR must be used to generate the source files.

Kamran Firooz August, 1974

16

absolute assembler designed to assemble source programs (generated by the Nano Processor Editor) stored on cassette tapes and to generate equivalent object code files. A loader program can then be used to load these binary files into a ROM-RAM Simulator, or a PROM. The assembling is performed in two passes. Pass one searches for user defined symbols, and pass two translates the mneumonic source program statements to their equivalent binary codes.

These binary codes are stored in an array called object file. At the end of pass 2 the object file is stored on the cassette tape. The file number where this array will be stored is requested at the beginning of the program.

The assembler program is written as a "conversational" program: that is, the different options of the assembler are asked at the beginning of the program. If the answer "Y" is not encountered the option will be voided. The following is a brief description of these options.

OPTION I "SYMBOL TABLE"

For this option the calculator will ask:

"PRINT THE SYMBOL TABLE?"

If the reply is "Y" the symbol table will be printed

OPTION 2 "PROGRAM PRINTOUT"

The second option provides a listing of the source program and its equivalent code. In regard to this option the calculator will ask; "PRINT THE PROGRAM?"

If the answer is "Y" each line of the assembled program will be printed during pass two.

PERMANENT SYMBOL TABLE:

The permanent symbol table is an array consisting of all the op-codes and their binary equivalents. Permanent symbol table is stored on a file following the assembler file. At the beginning of execution this file is loaded into the calculator.

USER DEFINED TABLE:

User difined table is an array that holds the numerical value or the address of the labels. During the pass 1 all the labels are stored in this array. At the end of pass 1 this array is sorted in alphabetical order. The alphabetical arrangement of the labels make it possible to perform algorithmic search instead of a linear search. During pass 2 everytime an alphabetical operand is found, the assembler performs a logarithmic search into the user defined table to find the value or the address of the operand.

Maximum length of user defined table is <u>140</u> labels. Exceeding this limit would cause an error which stops the program.

OBJECT FILE:

Object file is an array that holds the hinary codes of the assembled source program. At the end of pass II this file is stored on a cassette Tape. A loader program can then be used to load the object file to a ROM-RAM Simulator, or a ROM.

Object file is a 1024X1 array. Each location of this file will hold the object code for that location. For example; location 16 will hold the code that must be stored on location 17 of the ROM. (Due to the fact that array starts from 1 and not \emptyset . All locations are decremented by one by the "LOADER")

Since object file has only 1024 location, caution must be taken not to exceed location 1777 octal. For example; the code that must be stored on location 2150 octal will be stored on location 150 octal. (11'th bit is truncated).

At the beginning of the assembling all of the locations of the object file are initialized to -\ During the assembling -\ is over written by other codes, however the locations not used will remain as -\ This feature is used by the loader for "PATCH ASSEMBLING". For further information refer to "NANO PROCESSOR LOADER".

PROGAM SOURCE FILES:

Progam source files are cassette files that contain the source program. These files are generated through the Nano Processor Editor. Up to 10 files can be assembled at one time. If more than one file is used, an EOF statement must designate the termination of each file.

The maximum length of each file is 140 lines, and Each line is 32 character spaces wide.

A "/" is used to designate the end of line,
For example:

LOOP LDA REG5 * LOAD ACC from R5 /

For more efficient use of the source files, another character called the PSEUDO END OF LINE CHARACTER (":") is used to tell the assembler that the statement has terminated and that more statements follow on the same physical line For example:

CLA: LDA REG5 : BACK STA R16 /

This line will occupy only one physical line of the program source file: However, it will be accepted as three individual lines by the assembler. i.e. This one physical line as far as the assembler is concerned is equivalent to the followint lines:

> CLA / LDA REG5 / BACK STA R16 /

GENERAL FORMAT:

Each line of the program consists of one or more separate fields. These fields are: Label, Opcode, Operand, and Comments. For the convenience of the user these fields are separated by one or more blank spaces. The following is a brief description of each one of these fields.

LABEL:

Label is a symbolic name that provides the ability to refer to the instruction or the value generated by the instruction, for example; in the instruction:

START LDA REG17 /

START is the label, and it holds the address of the location where this instruction is stored on the ROM.

But in the instruction:

REG17 OCT 17 /

REG17 is a label that holds the numerical value assigned to it by the OCT instruction.

The first letter of a label must be alphabetical, and the total length of the label cannot exceed 6 characters. If the first character of an instruction is blank the assembler assumes that there is no label present. Repeated labels cause the assembler to print an error message.

OPCODE:

Opcodes are mnemonic operation codes stored in the permanent symbol table that are recognized by the assembler and translated as machine instructions or Pseudo-instructions.

MACHINE INSTRUCTIONS:

Machine instructions are those instructions that the Nano Processor can execute to perform a specific task. The assembler translates these instructions to their binary codes. There are three types of machine instructions:

Type 1:

Single byte instructions that are selfdefined and do not require an operand.

For example:

CLA * CLEAR ACC

STE * Set extend register

RTS * Return from Subroutine

ENI * Enable the Intrupt

INB * Increment the ACC in Binary

SLE * Skip if ACC ≤ to register 0

Type 2:

Single byte instructions that require an Operand.

For example:

SBS 5 * Skip if Bit 5 of the ACC is set

CBN BIT4 * Clear BIT4 of the ACC

INA DS5 * Input to ACC from Device 5

Type 3:

Double byte instructions that must be accompanied by an Operand -

For example:

OTR 2,DATA * Output ROM Data to Device 2

STR R5, FOUR * Store FOUR Into Register 5

JMP GOOD * Jump to Location GOOD

JSB ADD * Jump to Subroutine ADD

PSEUDO INSTRUCTION:

Pseudo instructions performs two types of tasks,

Type 1:

They provide information to the assembler about the program being assembled, such as ORG, EOF, END

Type 2:

They allow the definition of constants, such as OCT, DEC, BCD. Obviously type 2 of the Pseudo Instruction must be accompanied by a label and an Operand, since it is assigning the numerical value of the Operand to the label.

OPERAND:

Some instructions require the designation of an Operand. This Operand could be a destination address in a JUMP instruction or the numerical value of a label in an assign instruction. There are three types of Operands, they are:

Type 1 - NUMERICAL VALUE:

This type of Operand is used in a type two instruction code, or in a Constant Define Pseudo-instruction.

(Type 2 Pseudo instruction).

NOTE: ALL NUMERIC VALUES ARE THREN AS OCTAL EXCEPT IN BCD OR DEC. PSEUDO INSTR.

For example:

LDA 5	* LOAD ACC FROM REGISTER 5
SFZ 4	* SKIP IF FLAG 4 IS ZERO
REG14 OCT 14	* ASSIGN VALUE OF 14 TO THE
	LABEL REG14
JMP 377	* JUMP TO LOCATION 377
LDR 20	* LOAD ACC FROM ROM DATA 20

This type cf Operand has to be numerical. If they are being used in a type two instruction they cannot exceed 7 or 17 (OCTAL), if they are being used in a constant instruction their octal value should not exceed 377.

The following Operands are acceptable:

3N 5		*	CLEAR	BIT	5 OF AC	CC	
TA 16		*	STORE	ACC	IN REGI	STER	16
OCT	167	*					
DEC	250						
BCD	89						
	OCT DEC	OCT 167 DEC 250	TA 16 * OCT 167 * DEC 250	TA 16 * STORE OCT 167 * DEC 250	TA 16 * STORE ACC OCT 167 * DEC 250	TA 16 * STORE ACC IN REGION * OCT 167 * DEC 250	TA 16 * STORE ACC IN REGISTER OCT 167 * DEC 250

However the following Operands will cause error messages.

S	BN 20		SET BIT 20 OF ACC
SI	FS 14		(Accumulator has only 8 bits.) SKIP IF FLAG 14 IS SET
			(There are only 8 flags.)
DD	OCT	19	(Unacceptable octal numbers.)
EE	DEC	340	(Exceed 377 octal.)
EE	BCD	140	(Exceed 377 octal.)

Type 2 - SYMBOLIC ADDRESS OR SYMBOLIC VALUE:

This type of Operand is used in jump and jump to subroutine instructions or in a type two opcode instruction.

Example:

JMP LOOP

JSB ADDING

JBN BIT4

LDA RIZ

STA R6

JAI INDI

This type of Operand follows the same Syntax rules as the label, that is; it must begin with an alphabetical character and must be less than or equal to 6 characters long. These Operands must be defined somewhere in the program as an address or a constant.

Type 3 - SYMBOLIC OR NUMERICAL VALUE

This type of Operand is a mixture of type 1 and type 2 Operands, and it is used in type 3 instructions.

For example:

STR R4, FORTY

STR 4, FORTY

STR R4,40

STR 4,40

As the above example indicate, this type of Operand consists of two separate fields. Either one of these fields are separated from each other by a ",", and there should be no blank space anywhere in the Operand Field. The symbolic portion of Operand follows the same rules as type one of the Operands.

COMMENTS

The comment field allose the user to transcribe comments on the list output produced by the assembler. The comments field must begin with an asterisk. This field could start at the beginning of a line such as:

* THIS IS ONLY A COMMENT /

or after a type one Opcode

AGAIN CLE * CLEAR EXTEND REGISTER /

Comments are ignored during pass one.

If an * occurs at the beginning of a line, the entire line is assumed to be a comment.

PSEUDO OPCODES:

ORG:

ORG is a Pseudo Opcode that provides absolute program origin or starting address of a segment of a program. The operand of the ORG must be an octal number. If no ORG is encountered the assembler assumes the starting address to be zero.

EOF:

An EOF statement notifies the assembler that the physical end of file has reached which causes the assembler to load the next source file.

END:

Terminates the source language program.

Note that ORG, EOF, and END are not executable statements; therefore any jump or jump subroutine to these instructions would cause an error.

OCT:

OCT is a defining opcode that equates the numerical value of the operand to the label. Obviously the operand needs to be an octal number.

DEC:

DEC Pseudo Opcode is another defining statement that converts the numerical value of the operand to octal and equates the converted number to the label. BCD:

BCD is a pseudo opcode that converts the numerical value of the operand from BCD to octal equivalent. Each digit of the operand is taken as a 4 bit BCD number.

For example in the following statement: TAG BCD 38

The assembler separates the number 38 to 3 and 8 as 0011 1000.

This number is then converted to octal 00 111 000 (\emptyset 7 \emptyset). Note that the operand

cannot exceed two digits.

SECTION II


A BRIEF DESCRIPTION OF THE ASSEMBLER PROGRAM AND A FLOW CHART FOR BOTH PASSES

THE PROGRAM:

NANO PROCESSOR ASSEMBLER program is written in the 9830 BASIC language. The source files are stored in an integer array and converted to string variable by the use of "TRANSFER" statement for assembling. The program consists of two passes, in pass one the assembler searches for labels and checks the syntax of opcodes. Labels or the addresses associated with them are stored in an array called "USER DEFINED TABLE". At the end of the pass one, this file is sorted in alphabetical order. This arrangement makes it possible to perform a logarithmic search for the labels rather than a linear search.

In pass 2 the assembler converts all of the statements to their equivalent binary codes, and stores the converted codes in an array called "OBJECT FILE". At the end of the assembling, the "OBJECT FILE" will be stored on a cassette tape.


The following pages include a simplified flowchart of both passes.



FLOW CHART OF PASS I

NANO PROCESSOR ASSEMBLER

KAMRAN FIROOZ SIRT. 1974



FLOW CHART OF PASS II NANO PROCESSOR ASSEMBLER

KAMRAN FIRODZ SEPT 1974

33

EXAMPLES

The following examples are given in an attempt to familiarize the user with the Nono Processor ASSEMBLER.

EXAMPLE I

The following program will add the contents of Register 5 and Register 6 and store the result on Register 6. Source program was generated by the "NANO PROCESSOR EDITOR", and stored on file 2 of a cassette tape.

PAGE

```
* NANO PROCESSOR ASSEMBLER /
             EXPMPLE ONE
       *: *: */
       * ADD THE CONTENTS OF REG. 5/
       * TO THE CONTENTS OF REG. 6

→ AND STORE THE RESULT IN REG.6/
       *: *: *: */
       LOOP LDA R5 *LOAD ACC FROM R5/
 9
        DED *DECREMENT IN DECIMAL/
10
        SAN *SKIP IF ACC #0/
 11
        JMP OUT: STA R5/
 12 -
        LDA R6 *LOAD ACC FROM R6/
13
       IND *INCREMENT IN DECIMAL/
14
           R6 *STORE ACC AT R6 /
15
        JMP LOOP: OUT LDA R6/
 16
        IND: STA R6 *R6 HAS THE RESULT/
 17
       R5 OCT 5 *R5 IS OCTAL 5/
 18
       R6 OCT 6: END/
 19
        E0F/
```

TOTAL LINE NUMBER=

Load the assembler into the 9830 and press RUN, FXECUTE. After the Permanent Symbol Table is loaded into the Calculator, Calculator will display;

PRINT SYMBOL TABLE ?

Y

PRINT THE PROGRAM ?

Y

STORE THE OBJECT FILE ONFILE NO. ?

MOWMANY SOURCE FILES ?

1

FILE NO. ?

2

At this point sorce program stored on file 2 is loaded and the following pages are printed on the printer.

)	*SYMBOL TA	BLE*
)	SYMBOL	HDDRESS (VALUE)
	2 2222	CHARLES OF THE PARTY OF THE PAR
	LOOP	и
	OUT	13
	R5	5
* *	R6	6

HUMBER OF ERRORS FOR PASS 1= 0

1		O PRUCESSO		ER		
-	*	EXAMPLE	UNE			
ĭ	÷					
,	*					
-54	*					
+	* ADD	THE CONTE	NTS OF RE	G. 5		
5	* TO	THE CONTEN	TS OF KEG	. 6		
6	* AND	STORE THE	RESULT I	N REG.	6	
7	*					
7	*					
7	*					
7	*					
456777789	Ø	145	LOUP	LDA	R5	ALDOD DEC COOM DE
9	1	003		DED	17.0	*LOAD ACC FROM R5
10	2	017		SAN		*DECREMENT IN DECIMAL
11	3	200		JMP	OUT	∗SKIP 1F ACC#0
11		013			001	
11	+ 567	165		STA	R5	
12	Ř	146		LDA	R6	at one one many and
13	ž	992		IND	KO	*LOAD ACC FROM R6
14	10	166			D.C	*INCREMENT IN DECIMAL
15	11	200		STA	R6	*STURE ACC AT R6
15	iż	000		JMP	LOOP	
15	13	146	OUT	1.00	D.C.	
16	14	992	OUT	LDA	R6	
16	15			IND		
	1 🛶	166		STA	R6	*R6 HAS THE RESULT
17			R5	OCT	5	*R5 IS OCTAL 5
18			R6	OCT	6	
)	12			END		

NUMBER OF ERRORS FOR PASS 2= 0

EXAMPLE II

The following program examines 2 Direct Control lines (DCØ -DCl) and based on their conditions displays a different message on an external display.

The editor listing and the assembler listings are provided in the following pages.

ቅ ላይ ዘር የመውቀት ላይ ለመጠቀም እና መመው እና ተመመመ ከተመመመው እና መመመመው እና ተመመመው እና ተመመመው እና ተመመመው እና ተመመመው እና ተመመመው እና ተመመመው እና የመመመው እና ተመመመው እና ተመ

```
DISPLAY ROUTINE: *: *: * *
 1
         JP R1,0 +CLEAR REGISTER 1.
       PEAD STR PO-0 *CLEAR RO
        SES FLAGO *SKIP IF DOO IS SET?
 1
         UMP DISPA *DISPLAY MESSAGE A.
 5
        SFS FLAG1 +SKIP IF DO1 IS SET
         JMP DISPR *DISPLAY MESSAGE B/
        THI *ENABLE THE INTERRUPT/
...
        JMP READ *BOTH FLAGS ARE CLEAR/
 14
       5/SPA STR R0,40 *REG0=40/
111
! 1
        LDA R1 *LOAD ACC FROM POINTER/
12
        SLT *SKIP IF ACC < 40/
        STR 1:0 *CLEAR THE PONTER/
13
        ENI : JMP READ /
14
15
       DiSPB STR R0,40 * REG0=40
        LDA R1 *LOAD ACC FROM POINTER/
16
        SGE *SKIP IF ACC>=40/
17
        STR R1,40 *POINTER=40/
        ENI: JMP READ/
211
        ORG 377 *INTERRUPT ROUTINE/
        STA R2 *STORE THE ACC DURING/
21
32
       * THE INTERRUPT PERIOD: */
33
        LUA R1 *LOAD ACC FROM POINTER/
24
        UTA DS0 *OUTPUT ACC TO ADDRESS/
· c.
       # LATCH (DEVICE SELECT 0):*;*/
)
        JAI 2 *JUMP INDIRECT TO LOC.
       ★ 010, AND 8 BITS OF ACC/
20
       BL OTR DS2,40 *OUTPUT BLANK /
29
        JMP DISP/
30
       A OTR DS2,101 *OUTPUT 'A' CODE /
31
        JMP DISP/
32
       D OTR DS2,104 * OUTPUT 'D' CODE/
33
         JMP DISP/
34
       E OTR DS2,105 *OUTPUT 'E' COMEZ
35
        JMP DISP/
36
       I OTR DS2,111 *OUTPUT 'I' CODE/
37
         JMP DISP/
38
       K OTR DS2,113 *OUTPUT K
:9
        JMP DISP/
46
       L OTR 2,114 *OUTPUT L: JMP DISP/
41
       N OTR 2,116 *OUTPUT N: JMP DISP/
42
       0 OTR 2,117 *OUTPUT 0:
                                    DISP/
                                JMP
43
         OTR 2,120 *OUTPUT P:
                                JMP DISP/
44
       R OTR 2,122 *OUTPUT R: JMP DISP/
45
       S OTR 2,123 *OUTPUT S: JMP DISP/
46
       Y OTR 2,131 ∗OUTPUT Y: JMP DISP/
47
       DISP OTR DS1,40 *OUTPUT CODE >
48
       * FOR BLANK TO DEVICE 1:*/
49
        OTA DS3 *START THE DISPLAY/
50
        INB/
51
         INB *DOUPLE INCREMENT THE
)52
       → POINTER: *: */
        STA 1: LDA 2 *RELOAD THE ACC/
54
       * BY ITS VALUE BEFORE THE
55
       * INTERRUPT OCCURED: *: */
       MIDD ENI *ENABLE THE INTERRUPT>
56
```

39.

PAGE 2

```
*BEFORE RETURN: *: */
        RIT *RETURN FROM INTERRUPT/
58
       PESETA STR R1,0 *RESET POINTER/
59
        JMP MIDD/
GЙ
       RESETB STR R1,40 *RESET POINTER/
61
        JMP MIDDA
62
        ORG 1000 *DISPLAY: *: * /
63
       : DISPLAY IS OK:*:*/
64
        IMP BL *DISPLAY BLANK/
65
66
        JMP D *DISPLAY D/
        JMP I *DISPLAY I/
67
        JMP S *DISPLAY S/
68
        JMP P: JMP L: JMP A: JMP Y/
69
        JMP BL: JMP I: JMP S: JMP BL/
70
        JMP 0: JMP K: JMP RESETA/
71
        ORG 1040 *DISPLAY: *: */
72
       + ERROR IN DISPLAY: *: */
73
        JMP E: JMP R: JMP R/
74
75
        JMP O: JMP R: JMP BL: JMP I/
        JMP N: JMP BL: JMP D: JMP I/
76
        JMP S: JMP P: JMP L: JMP A/
77
        JMP Y: JMP RESETB/
78
79
       R8 OCT 0:R1 OCT 1:R2 OCT 2/
       DS0 OCT 0:DS1 OCT 1/
80
       DS2 OCT 2: DS3 OCT 3/
81
       FLAGO OCT 0:FLAG1 OCT 1: END/
82
83
        E0F/
```

TOTAL LINE NUMBER= 83

).	€S7MBOL S7MBOL	TABLE# ADDRESS	(VALUE)
	REHD	2 15	
	DISPA	15	
	DISPB	26	
	BL	403	
	Ĥ -	497	
	D	413	
	E	417	
	I	423 427 433	
	K	427	
	L:	433	
	0 H F:	4:37	
	0	443	
	P	447	
	R S V	453	
	3	457	
	٧.	463	
	DiSP	467	
	MIDD	476	
	RESETA	500	
	RESETB	504	
3	RØ	Ø	
	R1	1	
)	R2	2	
"	ns0	ดิ	
	DS1	ī	
	DS2	õ	
	ns3	ā	
	FLAG0	0 1 2 0 1 2 3 0 1	
	FLAG1	ĭ	
	FLIGI	1	

HUMBER OF ERRORS FOR PASS 1= 0

1	 b13P 	LAY ROUT	INE			
1	*					
)						·
1	•					
	11	3≧1		STR	R1,0	*CLEAR REGISTER 1
. *	1	ивы	SHAVON VANDA			
-2	**	320	READ	STR	R0,0	+CLEAR RØ
1		กออ				
1	4	030		SES	FLAG0	*SKIP IF DOO IS SET
474	E.	200		JMP	DISPA	*DISPLAY MESSAGE A
	E.	@15				
	**	031		SFS	FLAG1	#SKIP IF DC1 IS SET
1	G 18	250		JMP	DISPB	*DISPLAY MESSAGE B
(*)	11	w26				
1.	4.2	057		ENI		*ENABLE THE INTERPUPT
1.1	.3 .4	200		JMP	READ	*BOTH FLAGS ARE CLEAR
	. 4	902			4	
1.9	EC.	320	DISPA	STR	R0,40	*REG0≃40
1.6	16	040				
	7	1 4 1		LDA	R1	*LOAD ACC FROM POINTER
1.2	30	011		SLT	.,	*SKIP IF ACC < 40
	23	321		STR	1,0	≠CLEAR THE PONTER
4.0	22	000			- 1 -	veems me roman
14	23	657		ENI		
. 4	. 4	200		JMP	READ	
	34	862			15.2.1.12	
4 *** 1 **;	25/	320	DISPB	STR	R0,40	* REG0=40
		040		J 1.14	1,07,40	* KEG0-40
)	13	141	-مهند	LDA	R1	*LOAD ACC FROM POINTER
,	7.1	615		SGE	13.1	*SKIP IF ACC>=40
1.1	12	321		STR	R1,40	*POINTER=40
1	19.61	040		211	1/1740	*LOTH! EK-40
1.3 1.8 1.9 1.3	21 54	057		ENI		
	.5	200		JMP	READ	
1 -	36	995		JHF	KEND	
_10		1000		ORG	377	*INTERDUPT DOUTING
- i	200	162		STA	R2	*INTERRUPT ROUTINE
2		HTERRUPT	DEDION	OIL	R.C.	*STORE THE ACC DURING
	9 1132 3	HICKKOLI	FERTOD			
22		141		LDA	R1	ALOOD OCC PROM DOTATED
	490 481	120				*LOAD ACC FROM POINTER
. 1			SELECT 0)	OTA	DS0	*OUTPUT ACC TO ADDRESS
. 5	7 LMILTI	DEVICE	SELECT 0)			
5						
.5	1000	222		10.7		
• ';	465	222	TO OF OOG	JAI	2	*JUMP INDIRECT TO LOC.
2.8			TS OF ACC	OTB	DOC 45	
	403	302	BL.	OTR	DS2,40	*OUTPUT BLANK
	404	940				
-144	405	201		JMP	DISP	
29	496	967	4.			
36	407	395	н	OTR	DS2,101	≠OUTPJT 'A' CODE
161	419	101				
31	411	261		JMP	DISP	
)	412	067				N. Kerkharangania, Panasan and Panasan
)	413	302	D	OTR	DS2,104	* OUTPUT 'D' CODE
32 33	414	104				*
33	415	201		JMP	DISP	

100	HIS		- 55
	H1.	-	

33	416	967 302	E	nip	ngo. (as	*OUTPUT 'E' CODE
34 45 55 56 36 37	420	105	I-	OIK	D323193	*OOLLOL E. CUDE
2	421	201		JMP	DISP	
, - ,	422	557		35,440		
16	425	502	ţ	OTR	DS2,111	*OUTPUT 'I' CODE
36	424	111				
37	425	201		JMP	DISP	
37	426	967				
18	427	302	K	OTR	DS2,113	*OUTPUT k
48	436	113		1.0%(16/08/4/50)		
. 4	a::1	301		JMP	DISP	
49	435	067				
(6)	433	302	L	OTR	2,114	*OUTPUT L
40	434	114		IMP	DIOD	
40	435	201 067		JMP	DISP	
40 41	436 437	302	И	OTR	2-116	*OUTDUT N
+11	440	116	И	OIK	2,116	*OUTPUT N
41	441	201		JMP	DISP	
4!	442	967		2111	DIO	
	443	302	0	OTR	2,117	*OUTPUT 0
+2 +2	444	117		- 1.13		
42	445	201		JMP	DISP	
42	446	067				2
43	+4.	582	P	OTR	2,120	*OUTPUT P
43	456	120				
1	151	201		JMP	DISP	
)	452	967				
74	453	302	R	OTR	2,122	*OUTPUT R
44	454	122		10322		
44	455	201		JMP	DISP	
44	456	967	-			2001 I
45	457	302	9	OTR	2,123	*OUTPUT S
45		123		IMD	DICE	
45 45	461 462	201 067		JMP	DISP	
46	465	302	Y	OTR	2.121	*OUTDUT V
46		131		OIK	2,131	*OUTPUT Y
46		201		JMP	DISP	
46		967	1	0111	17101	
47		301	DISP	OTR	DS1.40	*OUTPUT CODE
47		849				
48		BLANK TO	DEVICE 1			
48	*					
49	471	123		OTA	DS3	*START THE DISPLAY
6 E	472	000		INB		
51		888		INB		*DOUPLE INCREMENT THE
.1	* POIr	TER				
52	÷					
52	*					
03	474			STA	1	
03 64	475		DEFONC THE	LUA	2	*RELOAD THE ACC
52 52 52 53 53	* B1 .	ITS VHLUE ERFUPT OCC	BEFORE THE			
11	2 [141]	TREADLY OCC	UKED			
JJ						

P'HI P	

5		957 RETURN	MIDD	ENI		*ENABLE THE INTERRUPT
7	*					
5	4	260		RTI		*RETURN FROM INTERRUPT
Ð	SOC	321	RESETA	STR	R1.0	*RESET POINTER
9	501	000				
Ď.	502	201		JMP	MIDD	
Ø	503	076				
1		221	RESETB	STR	R1,40	*RESET POINTER
1	505	640				
Ž	'-(1 <u>+</u>	201		JMP	MIDD	
2	107	076		A202 040	VVIII VEE	esterococci por su
1	0			ORG	1000	≠DISPLAY
	4					
9	9: - 1:15 for	AY IS OF				
4 4		H) 15 UF				
4	+					
5	1660	201		JMP	BL	*DISPLAY BLANK
5	1061	003		Sin	DL	±D19LFU1 PFUNV
ř.	362	201		JMP	D	*DISPLAY D
Š	1003	013	20	2111	ь	*DISICHT D
	1204	201		JMP	I	*DISPLAY [
7	1065	923			•	*BISI LIII L
6	Laec	00:		JMP	S	*DISPLAY S
9	1007	057		3100/14	-	
÷	:010	201		JMP.	P	
,	101:	947				
9	1013	201		JMP	L	
9	1013	033				
7	1014	201		JMP	Ĥ	
•	1015	007				
9	1016	201		JMP	Y	
9	1017	063		0.45	61	
9	1026	201		JMP	BL	
3	1021	003 201		IMD	*	
Ø Ø	1022 1023	201 023		JMP	I	
ð	1025	201		JMP	S	
Ö	1025	057		2111	3	
ø	1026	201		JMP	BL	
ā	1027	003		W.C.11	UL	
1	1030	201		JMP	0	
1	1031	043		with:	0	
1	1032	201		JMP	K	
1	1033	027		500000	A.S.	
1	1004	201	47	JMP	RESETA	
1	1035	100		F-12/2016	ASSESSED TO THE PROPERTY OF TH	
40000g				ORG	1040	*DISPLAY
2	*					
2	÷					
3		: IN DISPLAY				
3	*					
	*				_	
4	1646	01	**	JMP	E	
4	1041	017				

-	-	-	-	_
P	н	١.	-	-
		•	-	

_								
0.0	74	1042	201			JMP	R	
	\mathbf{X}^4	1043	053			1145		
)4 14 15 15 15 15 15 15 15 15 15 15 15 15 15	1044	301			JMP	R	
	1.4	1045	053			1545		
	(5	1046	201			JMP	0	
	75	1047	043			1145	•	
	75	1050	201			JMP	R	
	75	1051	053					
	75	1052	201			JMP	BL	
	75	1053	003					
	75	1054	201			JMP	I	
	75	1055 .	023			12210-224		
	76	105€	201			JMP	N	
	76	1057	037					
	76	1060	201			JMP	BL	
	76	1061	003					
	76	1062	201			JMP	D	
	76	1063	013					
	76	1064	201			JMP	I	
	76. 7	1065	023					
	7	1066	201	•		JMP	S	
	7	1067	057					
	77	1070	201			JMP	P	
	77	1071	047					
	77 77 77 -77 -77	1072	201			JMP	L	
	-77	1073	033					
	77	1974	201			JMP	A	
	77	1075	007					
		1076	201			JMP	Υ	
	78	1077	063			30,77	,,	
	78	1100	201			JMP	RESETB	
	78 78	1101	104					
	79				RØ.	OCT	0	
	79				R1	OCT	1	
	79				R2	OCT	2	
	80				DSØ	OCT	2 0	
	80				DS1	OCT	1	
	81				DS2	OCT	ž	
	81				DS3	OCT	1 2 3	
	82				FLAGO	OCT	0	
	82				FLAG1	OCT	ĭ	
						END		

NUMBER OF ERRORS FOR PASS 2= 0

EXAMPLE III

The following example will demonstrate the "PATCH ASSEMBLING" feature of the NANO PROCESSOR ASSEMBLER and LOADER.

Suppose it is desirable to change the message B of the example 2

"ERROR IN DISPLAY"

TO:

"ERROR IN DEVICE"

A short program such as the one following could accomplish the desired change.

PAGE 1

```
$ £ $ + \(\dagger 6 + \dagger 6 + \dagger 8 + \dagger 7 + \dagger 
                             1
                                                               * PATCH PROGRAM FOR DISPLAY/
                                                                     00G 51u
                                                                £ 01R 29100 *001PUT 103 TO 22
                                                                       UMP 467 JUMP TO DISPA
                                                                7 OTR 2,126 *OUTPUT 127 TO 2/
                                                                       JMP 467 *JUMP TO DISP/
                                                                       ORG 1060/
                           8
                                                                       JMP 403 *JUMP TO BL/
                                                                     JMP 413 *JUMP TO D/
                          9
                       10
                                                                      JHP 417 *JUMP TO E/
                                                                      JMP VZ
                       11
                      12
                                                                      JMP 423 *JUMP TO I/
                      13
                                                                       JMP C/
                                                                       JMP 417 *JUMP TO E/
                      14
                                                                       JMP 504 * JUMP TO RESETB/
                     15
                      16
                                                                      END: EUF/
```

THE LINE HUMBER= 16

		SYMBOL SYMBOL	TABLE ADDRESS	(VALUE)
***	-			
		C	510	
		٧	514	

HUMBER OF FERRORS FOR PASS 1= 0

gen, and	-	-	-
PĤ	1_	-	
	u	_	-

T 73		THE RESIDENCE				
1 2	* PATC	I FROGRA	M FOR DIS			
4				ORG	510	
1	516	303	L.	OTR	2,103	*00TPUT 103 TO 2
,	511	103				Account to the state of the sta
	512	⊒91		IME	467	*JUMP TO DISP
	513	067				2.01
	514	302	V	OTR	2:126	*OUTPUT 127 TO 2
	515	126				2011 01 1E1 10 E
•	51-	201		JMP	467	*JUMP TO DISP
	1.1	967		3917,23		- 50m 10 D151
•				ORG	1060	
		20.		JMP	403	*JUMP TO BL
;	1061 -	003				Som to be
	146	201		JMP	413	*JUMP TO D
1	1003	613			1.0	~56th TO B
1	1064	201		JMP	417	÷JUMP TO E
6	1065	017				ASSIT TO E
1	1066	201		JMP	V	
1	1067	114				
	1076	301		JMP	423	*JUMP TO I
2'	1071	023		O.H	723	*30MF 10 1
3	194703	201		JMP	C	
3	1070	110		2111		
-4	1979	201		JMP	417	* UMD TO E
4	1075	917		5111	411	*JUMP TO E
5	1076	261		JMP	504	* UNG TO DESERT
5	1077	104		2111	304	* JUMP TO RESETB
=	*.541	101		END		
				CHD		

HUMBER OF ERRORS FOR PASS 2= 0

ASSEMBLY LANGUAGE INSTRUCTIONS

ACCUMULATOR INSTRUCTIONS:

Skip on Bit N=1	SBS N	ØØ	Ø10	. N .
Skip on Bit N=∅	SBZ N	20 10	110	
Set Bit N	SBN N		100	
Clear Bit N	CBN N		100	
Increment ACC (Binary)	INB	- 55	000	
Increment ACC (Decimal)	IND	ØØ	øøø	Ø1Ø
Decrement ACC (Binary)	DEB	ØØ	ØØØ	ØØ1
Decrement ACC (Decimal)	DED	ØØ	ØØØ	Ø11
Clear ACC	CLA	ØØ	Ø Ø Ø	100
Complement ACC	CMA	ØØ	ØØØ	101
Left Shift ACC	LSA	ØØ	ØØØ	110
Right Shift ACC	RSA	ØØ	ØØØ	111
Load ACC with ROM DATA *	LDR DATA		ØØ1	
Chin - F-1	CEC		DATA_ Ø11	
Skip on E=1	SES	20020	1,5	
Skip on $E=\emptyset$	SEZ	ØØ	111	111
Set E	STE	10	110	100
Clear E	CLE	10	110	101

REGISTER AND I/O INSTRUCTIONS:

Load ACC From Register R	LDA	R	Ø1 1Ø, R,
Load ACC Indexed	LDI	Z	11 10, 7.
Store ACC At Register R	STA	R	Ø1 11, R
Store ACC Indexed	STI	Z	· 11 11. R ,
Input To ACC From DS	INA	DS	Ø1 ØØ. DS:
Output ACC To DS	OTA	DS	Ø1 Ø1, DS,
Store ROM DATA At Register R*	STR	R.DATA	11 01 R
3			DATA
Output ROM DATA To DS*	OTR	DS.DATA	11 ØØ DS
	7.7.7	TOTAL PROPERTY.	DATA

Set Control K	STC	K	ØØ 1Ø1 ,_K,
Clear Control K	CLE	K	10 101 K
Skip On Flag J=1	SFS	J	ØE Ø11 (_J .
Skip On Flag J=∅	SFZ	J	ØØ 111 , J ,

COMPARATOR INSTRUCTIONS:

Skip	On	ACC	>	RO	SGT	ØØ	ØØ1	000
Skip	On	ACC	<	RO	SLT	ØØ	ØØ1	$\emptyset\emptyset1$
Skip	on	ACC	=	RO	SEQ	ØØ	ØØ1	Ø1Ø
Skip	0n	ACC	3	RO	SGE	ØØ	ØØ1	101
Skip	On	ACC	<	RO	SLE	ØØ	ØØ1	100
Skip	On	ACC	#	RO	SNE	ØØ	ØØ1	110
Skip	On	ACC	=	0	SAZ	ØØ	ØØ1	Ø11
Skip	On	ACC	#	0	SAN	ØØ	ØØ1	111

PROGRAM CONTROL INSTRUCTIONS:

JMP ADDRESS	10 000 PN TO
JAI U	10 010 U
JSB ADDRESS	10 001 PN+ OFFSET
JAS U	10 011 U
RTS	10 111 000
RTE	10 110 001
RTI	10 110 000
NOP	Ø1 Ø11 111
DSI	10 101 111
ENI	ØØ 1Ø1 111
	JAI U JSB ADDRESS JAS U RTS RTE RTI NOP DSI

^{*} Double Byte Instructions

. 13

Kamran Firooz October 2I., 1974

⁺ PN = Page no.

NANO PROCESSOR LOADER

Nano Processor loader is a program that loads the object files produced by the Nano Processor Assembler and stored on cassette tapes into the ROM-RAM Simulator. At the beginning of the execution the calculator questions the file number where the object file is stored. Then it askes;

"PATCH LOADING?"

If the reply is negative all of the unused locations of the object file will be loaded by the code for instruction NOP (137). If patch loading was requested; only the assembled codes will be loaded.

Kamran Firooz Sept. 1974

Example:

Consider the program given on the following page. In order to load the object file of this program into ROM-RAM Simulator, load the Loader program into the calculator and RUN EXECUTE.

"FILE NO.?"

6

"PATCH LOADING"

N

Since the answer to the latter question was negative locations \emptyset to 507, and 520 to 1057 and 1100 to 1777 will be filled by the code for NOP. (137 oct.)

However, if the reply was "Y" the only locations effected in the ROM-RAM would be 510 to 517 and 1060 to 1077. Rest of the memory would remain unchanged.

This feature of the loader can be used to combine (PATCH) object files of different source programs.

53

	1	firite.	e MaligReM	FOR DIS	PLAY		
1					086	510	
		5:0	302	1.	OTE	2,103	*OUTPUT LOS TO 2
9		51'	103				
	i.	512	201		HI-IF-	-11.7	*JUMP TO DISP
	4.5	513	067				
		5 4	30.2	٧	910	2,126	+0UTPUT 127 10 2
	ž.	1:5	126				
	1.	516	201		JMP	467	≠JUNP TO DISP
•	r	517	067				
	11.70		038.74		ORG	1060	
	4	1115	201		JMP	403	*JUMP TO BL
		105.	ผอง				
	++1	_06.0	201		JMP	413	*JUMP FO D
	191	1060	0113				
6	10	1064	201		JMP	417	*JUMP TO E
	1.0	1905	017			.0,0014	
	11	. De	201		UMP	٧	
	11	1067	114				
	1	1970	201		JMP	423	*JUMP TO I
	13	1:17 1	623				
ì	1 :	1472	291		JMP	C	
	10	3	114				
	14	4	201		JMP	417	*JUMP TO E
	1.4	1675	017				
	15	1.1.6	201		JHP	504	
	15	277	104			- T .	
			2.7		END		
)						

		_
		•
		•
		•
		•
		•
		•
		_

H P PRIVATE

1.

H PRIMAR


THE FOLLOWING IS A DOCUMENTATION OF THE NANO PROCESSOR ASSEMBLER AND LOADER WRITTEN FOR H.P. 2100 COMPUTERS. Two PROGRAMS FOR TRANSFERRING SOURCE PROGRAMS FROM 9830 TO 2100, AND TRANSFERRING OBJECT FILES FROM 2100 TO 9830 ARE ALSO INCLUDED.

PLEASE BEAR IN MIND THAT NANO PROCESSOR MATERIALS ARE H.P. PRIVATE.

FOR FURTHER INFORMATION, RECOMMENDATIONS OR IN CASE OF DIFFICULTY PLEASE CONTACT KAMRAN FIROOZ AT

303-667-5000 Ext. 2873

DECEMBER/1974



NANO PROCESSOR ASSEMBLER

PURPOSE: To assemble a source program for the

Nano Processor using an HP 2100 Computer

MEMORY REQUIREMENTS: 16K

SYSTEM REQUIREMENT: DOS III

Kamran Firooz December, 1974 DESCRIPTION: The Nano Processor Assembler is an absolute assembler designed to assemble source programs stored on a disk and to generate equivalent object code files. A loader program can then be used to load these binary files into a ROM-RAM Simulator, or a PROM. The assembling is performed in two passes. Pass one searches for user defined symbols, and pass two translates the mnemonic source program statements to their equivalent binary codes.

These binary codes are stored in an array called the object file. At the end of pass 2 the object file is stored on the disk. The file name where this array will be stored is requested at the beginning of the program. ASSEMBLER OPTIONS: The following questions are asked at the beginning of execution:

"LISTING?"

If the response to this option is "YES" the Logical Unit where the listing must be done is requested; otherwise, listing of both passes will be suppressed. In this case all of the assembly and error messages will be listed on Logical Unit 1 (CRT).

Next question is:

"OBJECT FILE NAME?"

Object file must be a binary file of at least 8 sectors. These files can be created prior to the execution of the assembler ly using the following command:

:ST,B,name,8

If the number of sectors in the file is less than 8, the computer will display:

"FILE name IS TOO SMALL"

"OBJECT FILE'S NAME?"

Note that the type of file is not searched by the assembler, any type of file other than Binary File will result in an error at the time of storing the object codes into the object file (at the end of Pass II).

The following questions are asked next:

"HOW MANY SOURCE FILES?"

"ENTER SOURCE FILE'S NAME?"

Up to five source files can be given. The assembler will assemble the source files in the order that file names are entered. Only one file name should be given at a time. If more files are needed the computer will display:

"ENTER SOURCE FILF'S NAME?"

If any of the Source Files are not found on the disk, the computer will display:

"FILE name NOT FOUND"

"ENTER SOURCE FILE'S NAME?"

After all of the Source Files are entered, the assembler starts to assemble the given Source Files.

OBJECT FILE: Object file is an array that holds the binary codes of the assembled source program. At the end of pass 2 this file is stored in a binary file of the disk. A loader program can then be used to load the object file to a ROM-RAM Simulator, or a ROM.

Object file is a 1024 X 1 array. Each location of this file will hold the object code for that location. For example; location 16 will hold the code that must be stored on location 15 of the ROM.

(Due to the fact that the array starts from 1 and not Ø, all locations are decremented by one by the "LOADER").

Since object file has only 1024 locations, caution must be taken not to exceed location 1777 octal.

For example; the code that must be stored on location 2150 octal will be stored on location 150 octal. (11'th bit is truncated); however the address would appear as 2150 in the assembler listing.

At the beginning of the assembling all of the locations of the object file are initialized to the locations of the object file are initialized to written by other codes; however, the locations not used will remain as 157. This feature is used by the loader for "PATCH ASSEMBLING". For further information refer to "NANO PROCESSOR LOADER".

PROGRAM SOURCE FILES: As the name implies, program source files are files stored on the disk that contain the source programs. These files can be generated or edited using standard HP 2100 editor or any other available editors (CRTED for example).

Up to five files can be assembled at one time. If more than one file is used, an EOF statement <u>must</u> designate the termination of each file.

USER DEFINED TABLE: User defined table is an array that holds the numerical value or the address of the labels. During pass 1 all the labels are stored in this array. In pass 2, everytime an alphabetical operand is found, the assembler performs a linear search into the user defined table to find the value or the address of the operand.

Maximum length of the user defined table is <u>256</u> labels. Exceeding this limit would cause the assembler to print error messages, and any label encountered will be ignored.

During the second pass, if any of the ignored labels are referenced, the assembler will print "Undefined Label" error message.

GENERAL FORMAT: Each line of the program consists of one or more separate fields. These fields are: <u>Label</u>, <u>Opcode</u>, <u>Operand</u>, and <u>Comments</u>. For the convenience of the user these fields are separated by <u>one</u> or more blank spaces. The following is a brief description of each one of these fields.

LABEL: Label is a symbolic name that provides the ability
to refer to the instruction or the value generated
by the instruction. For example, in the instruction:

START LDA REG17

START is the label, and it holds the address of the location where this instruction is stored on the ROM.

But in the instruction:

REG17 OCT 17

REG17 is a label that holds the numerical value assigned to it by the OCT instruction.

The first letter of a label must be alphabetical, and the total length of the label cannot exceed 5 characters. If the first character of an instruction is blank the assembler assumes that there is no label present. Repeated labels cause the assembler to print an error message.

OPCODE: Opcodes are mnemonic operation codes stored
in the permanent symbol table that are recognized
by the assembler and translated as machine instructions or Pseudo-instructions.

MACHINE INSTRUCTIONS: Machine instructions are those instructions that the Nano Processor can execute to perform a specific task. The assembler translates these instructions to their binary codes.

There are three types of machine instructions:

Type 1:

Single byte instructions that are selfdefined and do not require an operand.

For example:

CLA * CLEAR ACC

STE * Set extend register

RTS * Return from Subroutine

ENI * Enable the intrupt

INB * Increment the ACC in Binary

SLE * Skip if ACC \(\frac{1}{2} \) to register 0

Type 2:

Single byte instructions that require an Operand.

For example:

SBS 5 * Skip if Bit 5 of the ACC is set

CBN BIT4 * Clear Bit4 of the ACC

INA DS5 * Input to ACC from Device 5

Type 3:

Double byte instructions that must be accompanied by an Operand -

For example:

OTR 2,DATA * Output ROM Data to Device 2

STR R5, FOUR * Store FOUR Into Register 5

JMP GOOD * Jump to Location GOOD

JSB ADD * Jump to Subroutine ADD

PSEUDO INSTRUCTION: Pseudo instructions perform two types of tasks:

Type 1:

They provide information to the assembler about the program being assembled, such as ORG, EOF, END

Type 2:

They allow the definition of constants, such as OCT, DEC, BCD. Obviously, type 2 of the Pseudo Instruction must be accompanied by a label and an Operand, since it is assigning the numerical value of the Operand to the label.

OPERAND: Some instructions require the designation of an Operand. This Operand could be a destination address in a JMP instruction or the numerical value of a Label in an assign instruction. There are three types of Operands:

Type 1 - NUMERICAL VALUE:

This type of Operand is used in a type 2 instruction code, or in a Constant Define Pseudo instruction.

Note: all numericalus are taken as OCTAL except in BCD on DEC previdor unit For example:

* LOAD ACC FROM REGISTER 5

SFZ 4 * SKIP IF FLAG 4 IS ZERO

REG14 OCT 14 * ASSIGN VALUE OF 14 TO

* THE LABEL REG14

JMP 377 * JUMP TO LOCATION 377

LDR 20 * LOAD ACC FROM ROM DATA 20

This type of Operand has to be numerical. If they are being used in a type 2 instruction they cannot exceed 7 or 17 (OCTAL); if they are being used in a define constant instruction their octal value should not exceed 377.

The following Operands are acceptable:

* CLEAR BIT 5 OF ACC CBN 5 * STORE ACC IN REGISTER 16 STA 16 * OCTAL 167 167 OCT AA * OCTAL 372 BB DEC 250 * OCTAL 231 BCD 89 CC

However the following Operands will cause error messages:

SBN 20 SET BIT 20 OF ACC

(Accumulator has only 8 bits.)

S	FS 14		SKIP IF FLAG 14 IS SET
			(There are only 8 flags.)
DD	OCT	19	(Unacceptable octal numbers.)
EE	DEC	340	(Exceed 377 octal.)
FF	BCD	140	(Exceed 377 octal.)

Type 2. SYMBOLIC ADDRESS OR SYMBOLIC VALUE:

This type of Operand is used in jump to subroutine instructions or in a type 2 opcode instruction.

For example:

JMP LOOP

JSB ADDNG

JBN BIT4

LDA RIZ

STA R6

JAI INDI

This type of Operand follows the same Syntax rules as the Label; that is, it must begin with an alphabetical character and must be less than or equal to 5 characters long. These Operands must be defined somewhere in the program as addresses or constants.

Type 3 - SYMBOLIC OR NUMERICAL VALUE:

This type of Operand is a mixture of type 1 and type 2 Operands, and it is used in type 3 instructions.

For example:

STR R4, FORTY

STR 4, FORTY

STR R4,40

STR 4,40

As the above examples indicate, this type of Operand consists of two separate fields. These fields are separated from each other by a ",", and there should be <u>no</u> blank space anywhere in the Operand Field. The symbolic portion of Operand follows the same rules as type 1 of the Operands.

COMMENTS: The comment field allows the user to transcribe comments on the list output produced by the assembler. The comments field must begin with an asterisk. This field could start at the beginning of a line, such as:

* THIS IS ONLY A COMMENT

or after the Opcode or Operand

AGAIN CLE * CLEAR EXTEND REGISTER

Comments are ignored during pass one.

If an "*" occurs at the beginning of a line, the entire line is assumed to be a comment.

If a comment starts at the beginning of a line, up to 64 characters can be used in each line. If a comment begins after an Opcode or Operand, up to 28 characters will be printed and remainder will be truncated.

ERROR MESSAGES: For the convenience of the user, the assembler will print error messages if any error are encountered. Along with the message, the line number where the error occured is printed.

PSEUDO OPCODES:

ORG:

ORG is a Pseudo Opcode that provides absolute program origin or starting address of a segment of a program.

The operand of the ORG <u>must be an octal</u> number. If no ORG is encountered the assembler assumes the starting address to be zero.

EOF: An EOF statement notifies the assembler that the physical end of file has been reached. This causes the assembler to load the next source file.

END: End terminates the source language program.

Note that ORG, EOF, and END are not executable statements; therefore, any reference to these instructions would cause an error.

OCT: OCT is a defining opcode that equates
the numerical value of the operand to
the label. Obviously, the operand needs
to be an octal number.

DEC: DEC Pseudo Opcode is another defining

statement that converts the numerical value of the operand to octal and equates the converted number to the label.

BCD: BCD is a pseudo opcode that converts the numerical value of the operand from BCD to its octal equivalent. Each digit of the operand is taken as a 4 bit BCD number.

For example, in the following statement:

TAG BCD 38

The assembler separates the number 38 to 3 and 8 as 0011 1000.

This number is then converted to octal $\emptyset\emptyset$ 111 $\emptyset\emptyset\emptyset$ ($\emptyset7\emptyset$). Note that the operand cannot exceed two digits.

EXAMPLES

The following examples are given in an attempt to familiarize the user with the NANO PROCESSOR ASSEMBLER.

EXAMPLE I

The following program will add the contents of Register 5 and Register 6 and store the result on Register 6.

The source program was generated by the "CRTED EDITOR" and stored on File NPEX1 of a disk.

PHGE 0001

```
1001
            HAND PROCESSOR POSEMELER
0002
                 EXAMPLE I
dhii.
0004
0005
           THIS PROGRAM HDDS THE CONTENTS OF REGISTER 5 TO THE
0005
0007
           CONTENTS OF REGISTER 6 AND STORE THE RESULT IN REGISTER 6.
0008
0009
0010
0011
     LOOP LDA R5 *LOAD ACC FROM REG. 5
0012
      DED *DECREMENT IN DECIMAL
9913
       SAN #SKIP IF ACC #0
       JMP OUT *(END OF ROUTINE)
0014
       STA R5 #STORE THE ACC IN R5
0015
0016
       LDA R6 *LOAD ACC-FROM REG. 6
0017
       IND *INCREMENT IN DECIMAL
0018
       STA R6 *STORE ACC AT REGISTER 6
0019
       JMP LOOP
0020
           PEPLAT THE DECREMENT AND INCREMENT ROUTINE
0021
      UUT LUA R6
0022
       IND
0023
       STA RE ERE HAS THE SUM
0024
      R5 OCT 5 *DEFINE R5 As of TAL 5
0025
      PE DITE
0026
       LIID
0027
       EOF
```

Load the assembler into the 2100 as follow;

:PR,NPA

After the program is loaded the computer will display;

YES

A CT FOR COTPUT 9

6

and Marie

OBJ1

MUNCE FILES O

1

IT THE COURSE FILE'S NAME

NPEX1

At this point the source program stored on File NPEX1 is loaded and the following pages are printed on the printer (Logical Unit 6).

is agent. This Lee

SHIPA	CORRECT OF ASSIDE
- will	Enthul
(B) I	015 (3
E A	S. E. J. C. C.
1514	1(11)15/5

un of Ethors FOR PASS 1 = 0

Marine State of

```
Minute Promit Stor Hessiells, ER
               Friedlit E I
 4
         THE CHARGE AND ADDRESS OF THE CONTROL OF PEGISTER 5 TO THE
         CONTENTS OF REGISTER & AND THE RESULT IN REGISTER 6.
 9;
 9
111 1
                                               *LOAD ACC FROM REG. 5
    11111111
           145: LUOP
                         1.19
11
                                               *DECREMENT IN DECIMAL
    EITH
           des
                         III- II
13 / 6002
14 / 6003
           017
                                               +SKIP IF ACC #0
                         Sith
                         JMP
                               OUT
                                               *(END OF ROUTINE)
           110
14
    Dans
           013
                                               *STORE THE ACC IN R5
                         STA
                               1000
15
    19113
           165
                                               *LOAD ACC FROM REG. 6
           146
                         LDA
                              R.B.
16
    Pattir.
                                               *IMCREMENT IN DECIMAL
17
   Light?
           : 1111-
                         THD
                                               *STORE ACC AT REGISTER S
18
    etti i ti
           100
                         STA
                               166
    0911
                         JMP
                               LINE
           200
9
    0012
          ullid
       REPEAT THE DECREMENT HAD INCREMENT ROUTINE
20 ±
21
    0013
          146
                 GUT
                         LEFF
                              Po
22
                         IND
    0014
           DHO.
23
    0015
           1600
                         STA
                              176
                                               *R6 HAS THE SUM
                 775
14
                         131
                                               *DEFINE R5 AS OCTAL 5
25
                         CICT
                               1
                         EHU
26
```

HO OF ERLORS FOR PRISS 2 = 0

EXAMPLE II

The following program examines 2 Direct Control lines (DCØ - DCl) and based on their conditions displays a different message on an external display.

The editor listing and the assembler listings are provided on the following pages.

```
NAME PROCESSOR ASSEMBLER
0001
                  EXHIPLE 2
0000
CHME
0004
            PILILIAY ROUTINE
0005
HHUS
MMH
       SIR FILE #CLEAR REGISTER !
District
      ELAB SIE KO.O *CLEAR EO
1111111
       SEC FLAGO *SKIP OF DCG IS SET
0010
        JMP 1915PH FDISPLHY MESSAGE A
0011
       SES SLAG1 #SKIP IF DCI IS SLI
HITT 12
        MP DISPE *DISPLAY MESSAGE B
10013
       FILL *EMBBLE THE INTERRUPT
0014
       IMP READ *NEITHER FLAG IS SET
0015
      DISPH STE ROVAD *STORE 40 IN RO
HIT VIS
       LDH R1 *LOHD ACC FROM R1
0017
       SLT ESKIP IF HOD (40
1011111
       THE 1.0 ECLERR THE POINTER
1101 19
00, 1
      F111
       JULY BEND
1313
      DISPE STR R0:40
OF: :
 J23
       Line Li
            *SKIP IF ACC > POINTER
1024
       SGE
       STR P1.40 #SET THE PUINTER FOR B
0025
MALE
       F141
002.
       HIF CERT
aa28
       OBL SEZ *IMSERPHET ROUTINE
       41H R2
3029
      +W. HOLDS THE CONTEHTS OF ACC DURING INTERRUPT ROUTINE
BBBB
       LDA DI «LOAI ACC FROM POINTER
0031
       OTA DSB
0032
      *AUTHOR ACC TO ADDRESS LATCH (DEVICE SELECT 0)
0033
0034
       JH1 2
      BL OTR D52,40 ≪OUTPUT A BLANK
0035
       JMP DISP
0006
      A OTR DS2,101 *OUTPUT "A" CODE
0037
       JMP DISP
0038
      D OTR DS2,104 @CUTPUT "D" CODE
0039
       JMP DISP
0040
      E OTR DS2,105 #OUTPUT "E" CODE
0041
       JMP DISP
0042
      [ OTR DS2,111 *0UTPUT "I" CODE
0043
       JMP DISP
0044
      K OTP DS2,114 *OUTPUT "K" CODE
0045
MILLE
       JMF DISP
      L OTR DS2,115 #OUTPUT "L" CODE
0047
0048
        JHP DISP
      N OTE DS2.116 *COTEUT "H" CODE
0049
DEFE
       JET 1:15P
      0 0TP 2/117 *OUTPUT "0" CODE
2051
0052
        JMF DISP
      P 64F 2:120 *OUTPUT "P" CODE
0053
0054
        JHF DISE
      R OTE 2:122 *OUTPUT "R" CODE
0055
0056
       JMP 1015F
      S OTE 1933-123 WOUTPUT "S" CODE
0057
0058
       JHE DISE
      N OTR 2:101 *OUTPUT "Y" CODE
0059
      DISP OTR DS1,40 *OUTPUT A BLANK
0060
```

```
0061
       OTA DSS *START THE DISPLAY
0062
       THE
2063
       THE * DUODELE THEREMENT THE POINTER
0064
0065
       STA ! «BITHHIE THE POLITER
0066
0067
       Liff &
      SLOOP HET MITH ITS VALUE BEFORE THE INTERRUPT OCCURED
0068
      MIDD BUT *FNABLE THE INTERSUPT
99n9
       RT1 = RETURN FROM INTERRUPT
0070
0071
      SLIM SIR RIVE *RESET POINTER FOR A
0072
       JMF BILDI
      SETE SIR R1,40 *RESET POINTER FOR B
0073
0074
       JMF MIDD
0075
       OHE 1000 THESSALE A
       THE BL -DISPLAY A BLANK
OUT.
       JMP D *DISPLAY D
0077
        111F I
9978
               *DISPLAY
0079
       1111-
               anistlay 8
BRIGH
        JHP F
               *DISPLEY P
        MH ..
               *BISPLEY L
Date
      - IPH FI
               ±DISPLAY H
9983
        July Y
               ⇒DISPLEY Y
0080
       JUF EL
0084
0085
       JMF I
0086
       JIMP S
0097
        JHP BL
0032
        MP D
3089
        JMF K
        THE SETA *RESET THE POINTER
0090
0091
       URG 1840 - MESSAGE B
0092
       JMP E
0093
       JMP P
0094
       JHP R
       JHP U
0095
BRIDE
        THIP IS
0097
       JMP BL
0098
       JMF I
       IMP H
0099
       JMP BL
0100
0101
       IMP D
0102
       JHP I
0103
       JMP 9
0194
        IMP F
0105
       JHF L
0106
       JMP A
       JMP Y
0107
0108
        JMP SETB
0109
      EN DULL B
0110
      RI DET 1
      RC OCT 2
0111
0112
      DEM OUT 0
0113
      DSI OCT
0114
      DS2 OCT 2
9115
      DS3 OUT
0116
      FLAGO OUT 0
0117
      FLAGI OUT 1
0118
       EHD
```

COMBUL THEY CO

71,52111	0.00000	NU DE
100000000		
-1.Bh	KINET.	
HISPH	Link Jan	
WEST-	(113.2)	
1.1	01.111.	
1.5	(1-1+1).	
31	5410	
1.	041	
í.	0423	
E E L	0427	
1.	0433	
11	0437	
11	0443	
1	0447	
1-	0453	
4	0457	
E V	0450	
D15F	0465	
16 f D D	0474	
SETA	0476	
SETB	0502	
1-1-1	0000	
h	140001	
R2	and2	
DSO	9903	
DS1	2001	
DS2	9992	
033	0003	
FLAGO	0000	
FLHGI	0001	

HO OF ERRORS FOR PASS $1 = \theta$

	1	*	Imilo	PROCESS	DE H	SSEMBLER	
		*		MARLE			
		<i>y.</i>					
		**					
		+ 1)	ISPLH'	ROUT!	ME		
	E	X.					
	7'	-Mr.					
	E	(10)30	3-1		51P	K1 e8	±CLEAR REGISTER 1
	8	0031	THE P	Virginia Carrago			TARGET ANALYSIS AND ANALYSIS
	(3)	0002	320	READ	STR	RG*O	*CLEAR RØ
	9	0003	000			\$641.800454	
	10	វាញព្រះ	939		SES	FLHGO	*SKIP IF DCO IS SET
	1 1.	0005	200		JMF	DISPH	*DISPLAY MESSAGE A -
	11	9996	015		men	CL NC s	VOLUME TE DET TO CET
	12	0007	031		SFS	FLACI	∗SKIP IF DC1 IS SET ∗DISPLAY MESSAGE B
	13	0010	200		JMP	F1SPB	*DISTLAT HESSAGE B
	13 14	0011 0012	026 057		EMI		*ENABLE THE INTERRUPT
	15	0013	200		JMP	READ	*NEITHER FLAG IS SET
	15	0014	862		2111	PLUD	ANEITHER LENG TO SET
	16	0015	320	DISPA	STR	R0 - 40	
	16	0016	040	2727111	56.1.15	15/2017 11/66	
	17	0017	141		LDA	Ri	*LOAD ACC FROM R1
	18	0020	011		SLT		*SKIP IF ACC <40
	19	0021	221		STR	1 * 13	*CLEAR THE POINTER
)	19	0022	ene				
	20	0023	057		EHI		
	21	0024	200		JMP	READ	
	21 22	0025	002				
	22	0026	320	DISPB	STR	RO:40	
	22	0027	040				
	23	0030	141		LDA	₹1	
	24	0031	015		SGE		*SKIP IF ACC > POINTER
	25	0032	321		STR	R1,40	
	25	0033	040		1-117		
	26	0034	057		ENI	prop	
	27	0035	200		JMF	READ	
	27 28	0036	802		ORG	377	+INTERRUPT ROUTINE
	29	0377	162		STA	R2	THIERROFT ROOTINE
	30	482 HO	I DS TI	IE CONT	ENTS		INTERRUFT ROUTINE
	31	0400	141	Ham San San I I I	±DA	R1	*LOAD ACC FROM POINTER
	32	0401	120		OTA	DS0	
	33			TO ADD		LATCH (DEVICE	SELECT 0)
	34	0432	222		JHI	2	
	35	0403	3612	BL	OTR	JIS2:40	
	35	0407	040				
	36	0405	201		THE	DISF	*
	36	9496	1005				
	37	040.	302	A	OTR	DS2,101	*OUTPUT "A" CODE
	37	0410	101			Sec. 161 205 gift	
,	38	0411	201		JMP	DISF	
	38	0412	065		property.	20000 4 004	COUTDUE NOW CODE
	39	0413	302	D	OTR	DS2:104	*OUTPUT "D" CODE
	39	0414	1134		TEACS	DISP	
	40	0415 0416	201 965		JMP	11.1.51	
	40	0415	660				

	41	0417	77	12	HITE.	162-185		*OUTPUT	· E	CODE		
	41	0420	111									
	42	0021	61.1		tite.	111.41						
	4.3	0422	tot pri i									
	43	0423	53.5	Ť	0.132	182:111		*OUTPUT	I	CODE		
	43	. 6424	11.									
	44	0425	1.01		JI P	DISP						
	44	0425	.1.55									
	15	114.27		<u> </u>	UTR	DS2:114		*OUTPUT	"K"	CODE		
	45	6429	1 ! 4									
	46-	0431	201		JMP	DISP						
	16	04.321	16.17,									
	474	0433	515.	1.	UTR	1002 - 115		*OUTFUT		CODE		
	47	19-4-55	+ + 5									
	451	(4-1-5)	. 44		J1415	DISP.						
	45	34 31	1 .									
	43	114		1-1	OTE	1052:116		#OUTPUT	" N "	CODE		
	40	4440	.15									
	450	0441			JMF	DISP						
	Ē	044.3	(165									
	51	1144 3	4612	Ū	OTE	2:117		*OUTPUT	"0"	CODE	20	
	51	0444	:17	-								
	52	0445	24.4		JMP	1(ISF						
	52	0446	(-, ¢,		TE		*					
	53	19447	113/2	P	OTR	2,128		*OUTPUT	Fin	CODE		
	55	3450	4 744		280.2					and an installant		
	5.4	04:	. No Î		_iPiF'	DISF						
	54	6452	955									
	55	0450	302	E	Olk	2,122		*OUTPUT	"F"	CODE		
	55	0454	122									
	50	9455	[11]		1111-	DISP						
	55	3456	-165			4.4.0.						
	57	11457	30.2	S	OTE	DS2,123		*OUTPUT	"5"	CODE		
	57	0468	123		300	the party of the party of			-			
	58	0461	2531		JHF	DISP						
	58	0462	n65			and the second						
	59	0463		Y	OTR	2:131		*GUTPUT	47"	CODE		+
	59	0454	131		9.15				3.5			
	60	9465		DISF	OTE	DS1:40						
	60	0466	040	24.01	A. 1. C.							
	61	0467	123		DIA	DS3		*START I	HE I	ISPLAY		190
	63	0470	000		IHE							
	53	0471	999		THE			*DOUBLE	THUE	EMENT	THE	POINTE
	64							77.5				
	65	+										
	b.t.	847 C	17.1		STH	1		*UPDATE	THE	POINTE	le .	
	67	U470	142		LDH	1.						
	6.0	- 000	FIGURE 143	TH TTS	VOI 116	BEFORE	THE	INTERRUPT	OCCL	RED		
	69	0474		MIDD	EHI		3,7,5,82	*ENABLE	THE	INTERR	UPT	
	70	0475	(1.1)	117 1.7.	119			*RETURN				
	71	0476	321	SETA		F1.0		*RESET F				
	71	04.7	DER	W. 1.1	2.115	A SC OF LIBERTY						
	72	0500	281		Jillia	MIDD						
	77.	0501	074		24.11	1 4 40 60						
*	72 73	850E	3.21	SETE	SIP	E1:40						
	7.0	8503	040	D. C. T. L.	~ Hr	1-1-7-1-2		12				
	74	H504	201		1011-	MIDU						
	1.4	11004	2.111		.1.48	TANK GENERAL						

P							
	74 75	6565	2-1	Fig. 1	1000	*MESSAGE	Ĥ
	78	1000	1	1,45	1:1	*DISPLAY	
	76	1011	gen	-			
	77	100.3	1011	19*1F	D	*DISPLAY	Ď.
	1 4 -4	1803	111				
	1.7.	121114	10:	JHP	1	*DISPLAY	T
	76	1500	11.	NACTOR OF			
127	79	100.	2121.1	WE	+ 50	*DISPLAY	5
	79	1007	057				
	88	1610	201	JMP	P	*DISPLAY	P
	80	1011	6)4)7	-2.11.			
	24 1 r.	1013	201	3117	1	*DISPLAY	L.
0	81	1013	1333	34.11			
	ã2	ili ju	- 111	11:15:	Ħ	*DISPLAY	Fi
1	82	141. 1	ing.		(8)	me and and	
	3	111	1201	JMP	Y	*DISPLAY	Υ.
	9.5		E PV	371.11			77.
	514	1026	201	11111	BL.		
0		10.71	2013	3,114	Lat. See		
)	84 85			JHP	ĭ		
		1022	291 823	-211.	1		
	85	1983	201	JMF	9		301
	Pro Pro	1024	857	5111			
	86	1625		1010	61_		
-	- 87	1606	291	-111	DL		
٦	107	1037	1)24-2	114C+	0		
	88	1630	F11	1111.	C		
	88	1031	943	0.00	K		
	89	1082	2111	JMP	3%		
	89	1033	6627	11.47	C.C. T.C.	ADD SET TH	IE PUINTER
	914	1034	261	THE	SETH	ELECT OF 1 IL	IL PULLIFICA
	96	1.035	07€	200	1.65.4.65	MESSAGE	D
	91	4 34 340	CHI, 1811 2	048G	1048	KUEDOUGE	D.
	0 2	10:10	201	11415	E		
	92	11341	017	14415	65		
	93	1042	201	JMP	R		
-	93	1043	053	TEUS	100		
0	94	1944	201	11:115	R		
	94	1045	953	74.44%	21.0		
	95	1046	201	-JPIP	()		
	95	1047	043	7000	Design		
	96	1050	201	IMP	F:		
	96	1051	053	16.179	Ed		
	97	1652	591	JHP	BL.		
	97	1953	(100)	7.05	r		
	413	1654	.7304	11-11-	I		
	98	1055	173	10.42*	1.1		
	99	1050	.311	JMF	И		
	99	11157	od7	44.430	151		
9	100	10000	19.1	71415	BL		
	100	1061	0.03		D.		
f	01	166.	. 11-1-1	JMP	D		
•	101	1063	0.13	ADDAY OF THE			
	102	1064	. 10.1	JMP	I		
10	102	1065	112	1,75,0,75			
0	103	1066	201	JMF.	S		
1	103	1067	1957				

						-						
	PAGE-	ϵ_{j}	NEEK2			HANO	POCESOR	ASSEMBLER	196.19	HOV	1974	
							(a) (a) (a) (a) (a) (b) (b) (b)					
104		201		Irli	P							

104	1070	201		IFIF	F
104	1071	0.17			
105	1072	. 01		JhiP	L
105	1073	0.33			
106	1074	2411		JHP	Ĥ
196	1075	13137			
107	1076	.201		JMP	Y
107	1077	130 3			
198	1100	2011		31412	SETE
103	1100	102			
109			RØ	OCT	E)
110	×		R1	OCT	1
111.			F Z	DCT	2
112			DSG	UCL	Ę.
113			1031	THET	1
114			$D \in \mathcal{Z}$	1101	
115			DSB	OCT	3
11.			FLAGU	CICT	Ēt.
1-1			FLAGI	OCT	1
8.				EHD	
1.8				EHD	

NO OF ERRORS FOR PASS 2 = 0

EXAMPLE III

The following example will demonstrate the "PATCH ASSEMBLING feature of the NANO PROCESSOR ASSEMBLER and LOADER.

Suppose it is desirable to change the message B of the example $\ensuremath{\text{2}}$

"ERROR IN DISPLAY"

TO:

"ERROR IN DEVICE"

A short program such as the one following could accomplish the desired change.

	.6	Henry	, 200.1.55	Dur 1.6	SCHOOL ED	
- į	à	1111111	L.Bridli-Li		DIETHILLEN	
3	2					
4	*					
Ε,	7	FH: H	TRULEAM	FOR	DI SPLAY	PROGRAM GIVEN ON EMAMPLE 2
	*					A STATE OF THE STA
6789	*					
8				HEL,	1111	
9	9510		C	UTE	2.103	*OUTPUT CODE FOR "E" TO DS2
9	0511					
10	0512			JMP	467	*JUMP TO DISP
10	0510			5		
1.1	, 0514		Λ,	OTR	2 - 126	*OUTPUT CODE FOR "V"
1.1	9515					
12	METE			JHF	467	
12	1.5	06.7		Decree Code	201240042000	
13 13	4.04	100		ORG	1969	TO AND THE PROPERTY AND
1.0	TEIGE			JHF	405	*JMP TO BL
1.3	1061			1615	42.5	- 185 TO B
15	1062			JMP	413	*JMP TO D
16	1063 1064			JMP	417	*JMP TO E
16	1065		*	Trutt.	51.17	*JNF 10 E
17	1005			JHP	9	
17	1067			01111		
	1070			JMF	423	*JNP TO I
18	1071			21.11	1 14 12	
19	1072			JMP	ř.	
19	1075			25.4 4.5		
26	1974			JHF	417	*JMP TO E
20	1075					
21	1076	201		JHP	564	*JMP TO SETE
21 21	1077	1 (2.4)				
22				EHD		

NO OF ERRORS FOR PASS 2 = 0

ASSEMBLY LANGUAGE INSTRUCTIONS

ACCUMULATOR INSTRUCTIONS:

Skip on Bit N=1	SBS N	ØØ Ø1Ø .N.
Skip on Bit N=9	SB2 N	ØØ 11Ø N
Set Bit N	SBN N	99 199 N.
Clear Bit N	CBN N	10 100 N
Increment ACC (Binary)	INB	na aba bba
Increment ACC (Decimal)	IND	pp ppp p1p
Decrement ACC (Binary)	DEB	pp ppp pp1
Decrement ACC (Decimal)	DED	/ APP 011
Clear ACC	CLA	an and 140
Complement ACC	CMA	no non ini
Left Shift ACC	LSA	BB BBB 119
Right Shift ACC	RSA	BB BBB 111
Load ACC with ROM DATA *	· LDR DATA	11 881 111
Skip on E=1	SES	DATA .
Skip on E=∅	SEZ	99 111 111
Set E	STE	19 119 199
Clear E	CLE	19 119 191

REGISTER AND I/O INSTRUCTIONS:

Load ACC From Register R	LDA	R	\$1	19,	R
Load ACC Indexed	LDI	Z	11	10.	7. ,
Store ACC At Register R	STA	R	31	11,	R i
Store ACC Indexed	STI	Ζ	1.1	11	R _
Input To ACC From DS	INA	DS	91	nn	DS ;
Output ACC To DS	OTA	ns	$\beta 1$	91,	DS;
Store ROM DATA At Register R*	STR	R,DATA	11	01	R
			1	DATA	
Output ROM DATA To DS*	OTR	DS, DATA	11	99	DS
and the same and the same		T. W. C.	1	DATA	1

Set Control K	STC	K	P +
Clear Control K	CLC	K	1:
Skip On Flag J=1	SFS	J	P. 11
Skip On Flag J=∅	SFZ	.J	g: s
COMPARATOR INSTRUCTIONS:			
Skip On ACC >RØ	SGT		88
Skip On ACC <rø< td=""><td>SLT</td><td></td><td>P.F</td></rø<>	SLT		P.F
Skip on ACC = RØ	SEQ		y , ;,
Skip On ACC ∍RØ	SGE		P i'
Skip On ACC ≼RØ	SLE		PY
Skip On ACC #RØ	SNE		P 1
Skip On ACC = Ø	SAZ		ř.
Skip On ACC # Ø	SAN		FP
PROGRAM CONTROL INSTRUCTIONS:			
Jump To Address	JMP	ADDRESS	- 7
Jump Indirect To Address	JAI	U	17
Jump Sub To Address*	JSB	ADDRESS	17 .
Jump Indirect Sub To Address	JAS	U	-7
Return From Subroutine	RTS		21
Return From Interrupt and Enable Interrupt	RTE		11 2
Return From Interrupt	RTI		17 1.
No Operation	NOP		f: +
Dissable The Interrupt	DSI		:7
Enable The Interrupt	ENI		£7. 1
* Double Byte Instructions			

Kamran Fires: October 21, 18

PN = Page no.

NANO PROCESSOR LOADER (NPL) (Using H.P. 2100 Computer)

- 1 -

Nano Processor Loader is a program that loads the object codes produced by the Nano Processor Assembler and stored on a Binary File of a disk into a ROM-RAM Simulator. At the beginning of the execution the computer questions the I/O slot where the ASCII Card is placed, and then the file name where the object file is stored is asked:

Next question is;

"PATCH LOADING?"

If the reply is negative, all of the unused locations of the object file will be loaded by the code for instruction NOP (137 octal). If patch loading was requested; only the assembled codes will be loader and all usused locations will remain unchanged.

Kamran Firooz December/1974 Example:

Consider the program given on the following page. In order to load the object file of this program into ROM-RAM Simulator, load the Loader program into the computer and RUN EXECUTE.

"OBJECT FILES'S NAME"

OBJ1

"PATCH LOADING?"

NO

Since the answer to the latter question was negative, locations \emptyset to 507, and 520 to 1057 and 1100 to 1777 will be filled by the code for NOP.

However, if the reply were "Y" the only locations affected in the ROM-RAM would be 51% to 517 and 1060 to 1077. The rest of the memory would remain unchanged.

This feature of the loader can be used to combine (PATCH) object files of different source programs.

Kamran Firooz December/1974 MILES THE ESSOR DE-L'HBLER TOTAL S

FALL PROGRAM FOR DISPLAY PROGRAM GIVEN ON EXAMPLE 2

3.7									5.				
Ė				ari.	1510								
**	- 44					20 F1 F1F F	1111	cone	mor.	11 ,- 11	70	nee	
	ut u		4	1,1,1,1	2 • 163	7111111	1.11	DODE	1.734	*mil	1 11	DSZ	į.
9	0511	103			a state	- aparst			5				
10	0512	201		71415	467	* JUM	5 TO	DIS					
141	5513	116.7											
11	1.513	361.2	5,7	UIE	2,126	+OUTF	TUF	CODE	FOR	atta			
111	11515	13.5											
12	€. .	1,12		11(1)	457								
7.5	7,6,1	14 5											
13				URG	1060								
14	1117.11	. 51		1016	483	$\pm JMP$	T11	E!					
1.4	Tels."	1.443		14.64	T. 75-2	9 (11)	1.54	San't Inc.					
				JM	413	*JMP	TO	13					
15	1962	7.01		-DE-11	41.5	S. WILL	1.43	13					
15	14053	til 3		14475	4.4.100	o delm	T-75	pro-					
15	1050	201		11.112	417	+ JMP	10	-					
16	i fitti	1417											
17 17	10000	201		71415	4.7								
17	1 1112.	11:											
113	107711			3141	423	TML	111	7					
18	10. 1	311,27											
19	11.72	301		11/12	C								
19	1970	1.13											
204	1074	2611		HHL.	-117	*JMP	TO	F					
20	1075	017		7-2-1-1		44.4.20	5,4575667	,					
21	111.6	261		1111	504	* 11/11	70	SETB					
				621.11	21.11	× 751.11	1.0	OFID					
21	161-1	194		= 11D									
20				= i (D									

HO OF EREORS FOR PASS 2 = 0

0 • • • • 0 • This program enables the user to transfer his binary liles from 2100 to a 9830 calculator. The object files produced by 2100 Nano Processor Assembler are first punched on paper tape as follows:

:Dil,4,name

The punched binary tape can then be read by this program using a paper tape reader and stored on cassette tapes. The files stored by this program are compatable to the files produced by the 9830 Assembler, therefore, they can be loaded into a ROM-RAM Simulator using the 9830 Nano Processor loader program.

Kamran Firooz December/1974

```
Fig RLL -- 2100 TO 9630 ---
to REC 50 LORANG FIRDOZ DECEMBER 1974
20 [[1]
30 Ft F
40 111
       THE PROGRAM READS AN OBJECT FILE PRODUCED BY THE 2100 NAME PROCESSOR
50 FOR A STANDARD OND STORES THE FILE ON A CASSETTE TAPE.
50 PTHOUGH FILES ARE COMPATABLE TO THE FILES PRODUCED BY THE 9830 ASSEMBLER
70 FUN INLEGEDREA THEY CAN BE LOADED INTO A ROM-RAM SIMULATOR USING THE LOADER
88 SEA THOFFAM.
90 DIM 0114 2561
GB 1 = 01
10 DISH TO DOT COME NUMBER";
20 Tribit
190 LOF THE THE HOLTS
40 INFUR -
51 FOR 1=1 TO 5(n)
E. HERBYTEL
TO IF MAD THEY SOO.
'SO MEXT I
120 GUTO 2744
THE MESSAGE THE STORY
   1-15,0
Zu FUR Jet 10 4
30 FOR Jul 10 256
JO Pakin
SE KERF THE
FIT HEPETER
70 IF P 256 THEN 390
00 Fe- L
.90 at 13 J 1=P
AMM MEMI 1
16 MEZT -1
20 STORE DATA LAN
30 EMD
```

This program punches a source file generated by the Nano Processor Editor on paper tape using a paper tape punch. The paper tape can then be stored on a disk of 2100 computer as follows:

:SI,S,5, name

The stored program can be assembled using the 2100 Nano Processor Assembler (NPA).

In addition to this program, one may use the Terminal mode of a 9830 calculator to create or edit his programs, and then by using:

LISTX #select code number for punch.

Transfer the source program onto parer tape and then into a 2100.

Transfer of Source Programs from 9830 to 2190 can also be done by use of 9830 ASCII card interfaced to an HPIB card of a 2100 or the teletype plug.

Kamran Firooz December/1974

```
---- 9830 TO 2100 ---
 Lind ...
 :10 Mile ... 1 MINUS FIE00Z DECEMBER 1974.
 120 Feb.
 130 550
 149 IT 1 THE PROCESS A SOURCE FILE GENERATED BY THE NAMO PROCESSOR
 150 Mai racks OH PAPER TOPE USING A PAPER TAPE PUNCH.
 100 2119
 110 KER 14.1 PAPER THPE CAN THEN BE STORED ON A DISK OF A 2100 COMPUTER.
 ISB SEM 195 -TORED PROGRAM CAN BE ASSEMBLED USING THE 2100 NANO PROCESSOR
 190 & H GOSEMBLER (HPA).
200 REL
 210 JTM PH (149) 15 D PH 32 J N#[ 60 ]
 220 DISC "TELECT CODE NO.";
 230 INFILL (
 24r 6 3F 7/1.5 he.';
 2°2 Hift I
 . ad LUMB DY A LA
 ~70 50SUB *31
 280 Fuk I=1 /1 140
 290 TPAHSELF AFT+11 TO M≇
 300 F=P65./==":"
 310 IF Patrick 370
  YU 142 -15 T
  30 TI SUB 146
 340 111=" "
 350 MF-Williaf+W21
 360 6610 530
 370 P=P05(A+, '/")
 380 IF P=0 THEN 410.
 390 N4=M#
 400 G03UB 440
 410 MEXT 1
 420 GOSUB 500
 430 END
 440 N=P-1HT((P/2)*2)
 450 IF 190 THEN 480
460 KILFIFIF
 470 P=P+1
- 480 MRITE - - - - - - - - 1 |
 190 IF POSCHIE "EOF" NO THEN 420
506 Tr Hatt MHR 520
510 F P ;
520 RETURN
530 100 1=1 10 200
540 MRITE TO OMEYTED!
550 HEZ3 1
560 RLTU/N
```

APPENDIX

209

6 4.5

GENERAL INFORMATION

Nano Processor support materials may be ordered from LID at no charge. The Nano Processor User's Guide may be obtained by asking for drawing number A-5955-0331-1. Also a limited quanity of software material, ie 9830A EDITOR, ASSEMBLER, LOADER CASSETTE. and 2100 DOS III paper tape are available at no charge.

When ordering, specify one of the following; 9830A NANO PROCESSOR SOFTWARE CASSETTE P/N 5061-0768

> 2100 NANO PROCESSOR SOFTWARE PAPER TAPE P/N 5061-0769

These materials are limited, and when the supply is exhausted no more will be available. You may be able to check around your division for others who have these software materials.

NANO PROCESSOR

George Latham 7/29/75

"DATA BUS APPLICATION HINTS"

- I. Data bus rise time equations where "CD" is the total data bus capacitance external to the Nano Processor package.
 - A. "A" Chips Rise time = $7.7(C_D + 7)$ ns (C_D in pF)
 - B. "B" Chips Rise Time = $9.6(C_D + 7)$ ns (C_D in pF)
 - C. "C" Chips (NO CONGER AVAILABLE)
 Rise Time = 11.5(CD +7)ns (CD in pF)
 - D. We will define data bus rise time as: r.t. (data). (to a 4.0 Volt level)
 - E. A max. loading of one T²L input (1.6mA) is allowed.
 - F. The data bus rise time is measured from the last data output low ("0") or from the last moment the ROM applies a zero on the data bus. It is therefore important to watch the time between TPA2 valid and TpGH (program gate) to be sure that the ROM does not glitch the data bus low just before a valid high ("1") is output by the ROM. It is reasonable to use maximum values of both TPA2 and TPGH at the same time.
 - G. The equations for interrelating these parameters are:
 - CiKτ > r.t. (data) + T_{IP} +T_{DV} max.
 - 2. C1K $\tau \ge \min$. spec.
 - C1K T > TpA2 + TAA + TIP
 Note: TAA include r.t.(data) to 4.0 Volts
 - 4. CIKT ≥ TPGH max.+ TEA + TIP

Reasonable values to use for T_{DV} max. (not speced) are: "A" Chip, 110ns; "B" Chips, 140ns; "C" Chips, 170ns.

- II. Other suggested Data Bus Pull-Up Methods.
 - A. The most simple pull-up method for greater data bus speeds is to connect a 10K resistor from each data bus to 12V or 9V for "A" or "B" & "C" chips respectively. This is permissible providing that the circuits on the data bus have a maximum voltage rating of at least 7.0 volts. One LS input is assumed (0.36mA). The principle of operation is that then N.P. output pull-up FETS will self-clamp the data bus to approximately 6.5 Volts using 10K ohm resistors. Design contants for this method are:

"A" Chips: r.t.(data) = 2.4 (CD + 7)ns

"B" Chips: r.t.(data) = 3.6 (Cp + 7)ns

"C" Chips: r.t.(data) = 3.9 (Cp + 7)ns (Cp IN pF)

B. A faster yet method which yields a lower clamp voltage (=5.5 Volts max.) uses 7.5K ohm resistors connected as in part A, but also connects clamping Schottky diodes between the data bus and the 5 volts supply. Design contants for this method are:

"A" Chips: r.t.(data) = 2.2 (Cp + 7)ns

"B" Chips: r.t.(data) = 3.1 (Cp + 7)ns

"C" Chips: r.t.(data) = 3.4 (CD + 7)ns (CD in pF).