




# Logic Timing/Hardware Analyzer

MODEL 64600S

TECHNICAL DATA | SEP 83


## Description

Model 64600S Logic Timing Analyzer subsystem offers powerful, high-resolution, asynchronous analysis with extensive postprocessing capabilities in the HP 64000 Logic Development System. The 64600S, consisting of a control card (64601A) and acquisition card (64602A) with a probe, provides eight input channels; option 010 adds a second acquisition card and probe for a total of 16 channels. Many triggering modes allow precise positioning of the display window to locate timing margin and interaction problems. The analyzer's resources can be allocated to provide wide, fast, glitch, or dual-threshold measurements. Postprocessing adds another dimension to timing analysis with the ability to perform operations on acquired data, such as statistical analysis of raw timing data.




## Features

- Modular architecture allows optimum system configuration for each application environment.
  - Sample rates from 2 Hz to 400 MHz for excellent resolution.
  - Memory depth of 4060 samples in wide sample mode and 8140 samples in fast sample mode for long, time measurement windows.
  - Glitch capture and trigger for glitches as narrow as 3 ns to quickly locate problem-causing transients.
  - Dual-threshold mode provides three-state analysis for checking transition times, loading problems, and noise margins.
  - Low interchannel skew, less than 1.5 ns within an 8-channel pod and less than 3.0 ns between pods, minimizing errors in timing measurements.
  - Extensive selection of powerful triggering specifications allows fast and precise definition of pertinent timing measurements.
    - Patterns that exceed or fall short of specified time duration
    - Transition into, or out of, specified state
    - Glitch
- Boolean NOT condition
  - Intermediate signals between logic 1 and logic 0 voltages
  - Combined level and transition or sequence triggering with the 16-channel analyzer option
  - Friendly user interface and symbolic triggering decrease learning time and increase convenience and simplicity of use
  - Powerful interactive analysis when state/timing analyzers are installed streamlines integrating hardware and software
  - Trigger the emulation subsystem from timing triggers for powerful interactive measurement techniques
- Postprocessing of collected data for correlation and off-line analysis frees analyzer for use in other measurements
  - Compensated probing with convenient connection alternatives for quicker set-up and reliable measurements



**Architecture**


A 64000 development station with two available card slots can be configured, with Model 64600S, as an 8-channel timing analyzer (figure 1). Model 64600S Option 010 uses a third card slot to add a second data acquisition card to increase the subsystem input to 16 channels. Depending on measurement needs, and available card slots, timing analysis subsystems can be added to create a multiple analysis system in a single development station.



**Figure 1.** Timing Analysis subsystem combines a control card and a single data acquisition card for 8-channel input or a control card and two data acquisition cards for 16-channel input.


**Measurement Modes**

Measurements with the Timing Analyzer are made in four different modes: wide sample, fast sample, glitch capture, or dual threshold. Each mode offers a different view into the system under test. Selection of the desired mode is under software control and is made using the softkeys.



**Figure 3.** Fast Sample mode is used for sampling rates up to 400 MHz. Memory depth is 8140 samples.

**Fast Sample Mode** (figure 3) increases the time resolution by using a 2.5 ns sample period (400 MHz). This increase in resolution is accomplished by allocating two samplers to each input with a 2.5 ns time separation between the samplers. Memory depth is increased to 8140 samples. The number of inputs to each probe that can be sampled is reduced by half (four or eight channels). However, this fast sample rate is generally only needed to compare data on a small number of channels. Measurement resolution between channels within a single pod (one clock period plus skew) is 4 ns.



**Figure 2.** Wide Sample mode measurements are used for sampling rates from 2 Hz to 200 MHz.

**Wide Sample Mode** (figure 2) is used to gather 4060 bits of data from each of eight inputs on each probe pod at sample rates from 2Hz to 200 MHz (0.5 s to 5 ns periods). Depending on the analyzer configuration, there can be one or two probe pods with the ability to monitor 8 or 16 test points. Measurement resolution is 6.5 ns including 1.5 ns of skew and memory depth is 4060 samples.

```

Format Specification      Timing 3, 16 channels, 200/400MHz module
GLITCH_CAPTURE MODE

Threshold:               Pod_2      Pod_1      polarity
Label                   3 2 1 0    3 2 1 0
CLK                      *
IO_M                     *
R_D                      *
W_R                      *
ADDRESS_A                * * * *
ADDRESS_B                * * * *
DATA_S                   * * * *
pos_true
neg_true
neg_true
neg_true
pos_true
pos_true
neg_true

STATUS: Awaiting timing command - userid TIMING _____ 12:29

_define_ _modify_ _threshold_ _mode_ _____ _show_ _execute_ ---ETC---

```

**Figure 4.** Glitches as narrow as 3 ns are detected and displayed with the Glitch Capture measurement mode.

**Glitch Capture Mode** (figure 4) captures and displays glitches as narrow as 3 ns on 4 or 8 channels, depending on the system configuration. The glitch capture mode monitors edges on incoming data while sampling data over a 2 Hz to 100 MHz range. When more than one edge occurs between two adjacent sample times, the event is recorded in a separate memory as a glitch. Since separate circuits and memory are used for detection and recording, glitches do not distort normal edge locations and glitches that are close to or on edges are captured and displayed separately.

```

Format Specification      Timing 3, 16 channels, 200/400MHz module
DUAL_THRESHOLD MODE

Threshold: upper         Pod_2      Pod_1      polarity
              lower      tt1 +2.0V  tt1 +2.0V
              tt1 +0.8V  tt1 +0.8V
Label                   3 2 1 0    3 2 1 0
CLK                      *
IO_M                     *
R_D                      *
W_R                      *
ADDRESS_A                * * * *
ADDRESS_B                * * * *
DATA_S                   * * * *
pos_true
neg_true
neg_true
neg_true
pos_true
pos_true
neg_true

STATUS: Awaiting timing command - userid TIMING _____ 12:25

_define_ _modify_ _threshold_ _mode_ _____ _show_ _execute_ ---ETC---

```

**Figure 5.** For Dual Threshold measurements, upper and lower thresholds are specified. This mode is valuable in analyzing tristating and rise and fall times.

**Dual Threshold Mode** (figure 5) offers more voltage resolution than is available with a basic timing analyzer measurement. This mode allows the specification of upper and lower thresholds for the signals being tested. Signals are displayed as the transition across the defined thresholds in three-level waveforms. By setting thresholds at a minimum acceptable high and maximum acceptable low, you can isolate marginal signal levels caused by excessive fan-out, defective components, weak pull-downs, etc.

In the dual threshold mode, marginal conditions are detected at sample rates from 2 Hz to 200 MHz. As with the preceding two modes, one-half of the available channels (4 or 8) can be monitored because twice the information is stored in memory for each input channel.

### Format Specification

Softkeys and symbolic triggering greatly simplify timing analysis by allowing the definition of measurement commands, specifications, displays, and recorded data in terms of signal names. Basic set-up is accomplished in the Format Specification where labels and names are assigned individual bits, input channels, or groups of channels. These assigned names are stored in a table and become part of the softkey command structure for building trace specifications.

The desired format display is called using softkeys (figures 2 through 5) which list the current data acquisition modes and the number of channels available. For example, the format specification in figure 3 is for a fast sample mode with a 16-channel system. Because system resources may be assigned as needed, the sampling rate is doubled to 400 MHz by halving the number of input channels. Therefore, the display shows eight channels, four for each of the two pods. Thresholds are defined on sets of four channels and displayed above the related channels. Logic polarity can be set for individual channels or labels. Labels, up to nine characters long, may be assigned to channels or group of channels (figure 5). In the Format Specification, labels may overlap: i.e., two or more labels may be assigned to the same input channel, allowing you to define labels for several different measurements.

## Trace Specification

Sophisticated triggering allows you to take full advantage of the hardware analyzer's powerful measurement modes. These advanced triggering functions let you position the measurement window exactly where it is needed to solve difficult timing margin and system interaction problems. Complex measurements are set up easily using the softkeys with directed syntax.

There are five types of pattern triggering to qualify data capture in ways not possible with a simple occurrence trigger.

- Trigger upon entering a pattern
- Trigger upon leaving a pattern
- Trigger on greater than a specified duration of a pattern (including a middle level in the dual threshold mode)
- Trigger on less than a specified duration of a pattern (including a middle level in a dual threshold mode)
- Trigger on combinations of patterns and glitches.

**Pattern Triggering** is used in all measurement modes; an example trace specification of a wide sample mode is shown in figure 6. A trigger pattern (which may be entered in binary, octal, decimal or hexadecimal) is specified for the selected label and the occurrence of that pattern triggers the analyzer to collect a trace. The pattern may also include "don't care" entries where information on that line is captured in relation to selected points on other input lines. The Boolean NOT condition of a pattern may also be used as a trigger.

**Transition Triggering** sets a trigger on the condition of a set of signals (or single signal) "entering" or "leaving" a defined pattern (figure 7).

**Time Interval Triggering** (figure 8) can be used in two ways: a trigger can be specified for a pattern that persists too long or a pattern that does not persist long enough to meet a specification.

**Glitch Triggering** on one or more channels can be specified as trigger points. The occurrence of a glitch may be ANDed with a pattern, transition, or time duration specification to allow isolation of a glitch in proximity to a critical operation.

Additional cross-pod triggering in a 16-channel subsystem allows conditional OR triggering, conditional duration triggering, and sequential triggering.

For example, it is possible to trigger on a pattern detected on one probe pod with its associated time

```

Trace Specification      Timing 3, 16 channels, 200/400MHz module
WIDE_SAMPLE MODE
TRIGGER
  on
  entering              DATA_S = 3H
  position_is start_of_trace
SAMPLE
  period_is 10 nsec
  rate_is 100 MHz

STATUS: Awaiting timing command - userid TIMING _____ 12:25
-
_trigger_ _sample_ _____ _mode_ _____ _show_ _execute_ ---ETC---

```

**Figure 6.** Pattern triggers can be specified for any of the four measurement modes. The patterns may be defined in binary, octal, decimal, or hexadecimal, and assigned to input lines or to a label.

```

Trace Specification      Timing 3, 16 channels, 200/400MHz module
WIDE_SAMPLE MODE
TRIGGER
  on
  entering              ADDRESS_A = 0101B
  followed_by leaving  STATUS = 00B
  position_is start_of_trace
SAMPLE
  period_is 5 nsec
  rate_is 200 MHz

STATUS: Awaiting timing command - userid TIMING _____ 12:25
-
_trigger_ _sample_ _____ _mode_ _____ _show_ _execute_ ---ETC---

```

**Figure 7.** Trigger conditions may be set for one or more signals entering or leaving a defined state in transition triggering.

duration specification followed by the pattern and a second time specification on the second probe. Another example is to set the first pod in a level-trigger mode (pattern plus duration), and the second pod in a transition-trigger mode where the trigger occurs when both conditions are met.

Measurement data can be displayed in the form of either a timing diagram or a trace list. The timing diagram presents up to sixteen channels of measurement data. Channel ordering and spacing can be set by entering labels or default channel numbers. By selecting appropriate labels, data can be presented in a form that gives a clear display of what has been measured (figure 9).

Magnification, time cursors, and memory indicators are important features for study of the timing diagram. Magnification along the time axis allows the fine detail of a portion of the timing diagram to be expanded. Expansion ranges are X1, X10, and X100. An intensified region that can be positioned over areas of interest defines the expansion window for the next higher magnification factor.



## Interactive Measurements

Simultaneous, interactive timing and state measurements are powerful techniques for logic analysis in a microprocessor system. These measurements are made with an HP 64000 station configured with both a Timing Analyzer (Model 64600S) and Logic State/Software Analyzer (Model 64620S) connected by an Intermodule Bus (IMB). Either subsystem can enable or trigger the other subsystem in several functional combinations:

State triggers state and timing.

Timing triggers state and timing.

State enables timing, timing triggers both.

Timing enables state, state enables timing.

State triggers state, state enables timing.

Timing triggers timing, timing enables state.

Feedback-restart loops, where state trigger enables state trace and simultaneously enables timing:

Timing then:

finds timing trigger and runs.

State then finds another condition, causing either

- (1) timing to retain data, or,
- (2) timing to reset and rerun, initiating a new trigger search.

Figure 12 is an example of enabling the timing analyzer by another subsystem in the station; i.e., "enable received" is the first condition for the trigger specification.

The IMB is not restricted to software analyzer/timing analyzer interfaces. It can be used to connect two or more timing analyzers, or two or more software analyzers, or analyzer and emulator analyzer subsystems. The emulator/analyzer combination is of particular value for developing multiprocessor-based systems.

One line of the IMB is a delay clock that can be used to define triggering and arming conditions in combination with delays. The display in figure 13 shows an "enable received" from another module; the timing module drives the trigger line 40 delay clocks after the specified trigger is satisfied.

Other forms of interactive measurements with external instruments are driven by the timing analyzer through a BNC connector on the rear panel of a 64000 station. Commonly, this mode can be used to trigger an oscilloscope, trigger a serial data analyzer, or provide a stimulus to user system hardware.

```

Trace Specification      Timing 3, 16 channels, 200/400MHz module
WIDE_SAMPLE MODE
TRIGGER
  enable received
  on
  entering
    ADDRESS_S = 00001000B
  followed by leaving
    STATUS = 01B
  position_is start_of_trace
SAMPLE
  period_is 5 nsec
  rate_is 200 MHz

STATUS: Awaiting timing command - userid TIMING _____ 12:25
-
_trigger_ _sample_ _____ _mode_ _____ _show_ _execute_ ---ETC---

```

Figure 12. The statement "enable received" shows that this trace specification is to be initiated after another analysis subsystem sends a signal on the Intermodule Bus (IMB).

```

Trace Specification      Timing 3, 16 channels, 200/400MHz module
GLITCH_CAPTURE MODE
TRIGGER (sampled)
  enable received
  driven 40 delay_clocks_after
  any_glitch on
    CLK or on
    W_R or on
    R_D
  position_is center_of_trace
SAMPLE
  period_is 10 nsec
  rate_is 100 MHz

STATUS: Awaiting timing command - userid TIMING _____ 12:25
-
_trigger_ _sample_ _____ _mode_ _____ _show_ _execute_ ---ETC---

```

Figure 13. After a signal from another subsystem in the station is received via IMB, delay is added to the trace specifications of the Timing Analyzer.

```

Trace List
WIDE_SAMPLE MODE
Timing 3. 8 channels, 200/400MHz module
5 nsec/sample Marks x_o 24.0
Runs=1 Max=24.0 Min=24.0
Label: CLK IO_M R_D W_R ALE S0 S1 TRAP mark names
Base: bin bin bin bin bin bin bin bin
-0011 1 0 0 0 0 1 0 0
-0010 1 0 0 0 0 1 0 0
-0009 1 0 0 0 0 1 0 0
-0008 1 0 0 0 0 1 0 0
-0007 1 0 0 0 0 1 0 0
-0006 1 0 0 0 0 1 0 0
-0005 1 0 0 0 0 1 0 0
-0004 1 0 0 0 0 1 0 0
-0003 1 0 0 0 0 1 0 0
-0002 0 0 0 0 0 1 1 0
-0001 0 0 0 0 0 1 1 0
trigg_x 0 1 0 0 0 1 1 0 START
+0001 0 1 0 0 0 1 1 0
STATUS: Awaiting timing command - userid TIMING _____ 12:25

```

Figure 14. Recalled data from a file named "Test 1" reformatted and displayed in trace list form can be analyzed at your convenience.

```

Trace List
WIDE_SAMPLE MODE
Timing 3. 8 channels, 200/400MHz module
5 nsec/sample Marks x_o 2.0
Runs=1 Max=2.0 Min=2.0
Label: CLK IO_M R_D W_R ALE S0 S1 TRAP mark names
Base: bin bin bin bin bin bin bin bin
+0587 1 1 0 1 1 1 0 1
+0588 1 1 0 1 1 1 0 1
+0589 1 1 0 1 1 1 0 1
+0590 1 1 0 1 1 1 0 1
+0591 1 1 0 1 1 1 0 1
+0592 1 1 0 1 1 1 0 1
+0593 1 1 0 1 1 1 0 1
+0594 1 1 0 1 1 1 0 1
+0595 1 1 0 1 1 1 0 1
+0596_d 1 1 0 1 1 1 1 1 STATUS
+0597 1 1 0 1 1 1 1 1
+0598 1 1 0 1 1 1 1 1
+0599_o 1 0 0 1 1 1 1 1 FINISH
STATUS: Awaiting timing command - userid TIMING _____ 12:25

```

Figure 15. Automatic search through deep memory for a particular bit pattern simplifies analysis. The cursor "o" identifies the location in memory of the bit pattern of interest. If the pattern exists more than once in memory, it can be located again by executing the same command.

```

Post_process Specification
WIDE_SAMPLE MODE
Timing 3. 8 channels, 200/400MHz module
5 nsec/sample
MARK STATUS on_first_occurrence_of NAME
x on entering IO_M = 1 START
o on leaving IO_M = 1 after mark_x FINISH
MARK STATUS on_all_occurrences_of NAME
a on entering CLK = 1 after mark_x CLOCK
b on entering R_D = 1 after mark_x READ_PORT
c on entering ALE = 1 after mark_x ADDR_LATC
d on entering S0 = 1 and S1 = 1 after mark_x STATUS
PROCESS_FOR_DATA
marked
HALT_REPETITIVE_EXECUTION (statistics forces halt when_runs_equals 1000)
STATUS: Awaiting timing command - userid TIMING _____ 12:25

```

Figure 16. The postprocess specification displays the conditions that have been identified and marked along with other processing specifications. These specifications are displayed even when the conditions were setup in other specifications.

## Postprocessing

An extensive software package offers sophisticated, on-board, postprocessing capabilities of timing information. Postprocessing offers detailed analytical manipulation and statistical analysis of captured data without using external computers. There are seven major postprocessing functions:

- Storing and retrieving measurements
- Finding specific timing conditions
- Marking timing events
- Statistics on marked timing events
- Extended triggering conditions
- Processing asynchronous input as state listings
- Comparing stored and current measurements

## Storing and Retrieving Measurements

Measurement results can be stored on disc and recalled for display and analysis at a later, more convenient time. Recalled data can be operated on as though it were just acquired, which allows sequential measurements to be acquired and detailed analysis accomplished with the analyzer off-line of the target system. The ability to store measurements on flexible disc means that analysis can be accomplished on other 64000 stations that did not initially acquire the data. An example of a recalled measurement displayed in trace list form is in figure 14.

## Finding Specified Timing Conditions

Timing analyzers store data asynchronously without storage qualification, which means that a deep memory is important. With a memory depth of 4k bits, or 8k bits in fast sample mode, searching for a particular bit pattern 16-lines wide is not a trivial task. The postprocessing capability will automatically locate a particular machine state, each time that state occurred. The analyzer can also be directed to collect the occurrences of a bit pattern only when it exists longer or shorter than defined or, on entering or leaving a specified pattern. For example, figure 15 contains a trace list that was defined to locate a bit pattern upon entering CLK=1, IOM=0, etc. A cursor is placed at the desired location in either the trace list or timing diagram.

## Marking Timing Events

Timing events can be marked using x and o markers along with four other markers labeled a, b, c, and d. The x and o markers are used to set start and end points of interest. In all cases, the markers can be set using specifications rather than manual positioning (figure 16).




Figure 17. Status information for statistical measurements, number of runs, maximum and minimum times, etc., is displayed in the upper right of the display.




Figure 19. The mean and standard deviation can be automatically calculated and displayed to aid in system characterization.




Figure 18. The number of times a particular bit pattern occurred, mark b, between the marks x\_o can be selected for display with extraneous information omitted. This makes it easier to characterize system operation under known conditions.




Figure 20. A post processing specification can be set up to identify conditions that occur more times than expected by directing the system to perform repetitive measurements.

One example of the a, b, c, and d markers could be to indicate the bit pattern that identifies service interrupts. By marking the interrupt with an "a", it is much easier to locate the interrupts in a trace than searching for the handshake that defines the interrupt.

**Statistics on Marked Timing Events**

The ability to define specific boundaries and parameters allows statistical measurements on those conditions. Statistical measurements can be run on time intervals or event counts by setting the analyzer for repetitive runs with the measurement made and accumulated on each run. A display of the maximum time, minimum time, mean time, standard deviation, and number of runs is updated with each run (figure 17). This measurement can be executed up to 1000 times to get a time interval measurement population for a circuit under test.




Figure 21. A repetitive measurement may be directed to halt execution when the time between two particular patterns in a program is too long. The captured data can then be analyzed to determine why the defined time span was exceeded.

In addition to the time interval statistical measurements, the occurrences of other marked conditions within a defined time interval (x and o) can be counted. For

example, to determine the number times an I/O port is read, that condition can be identified as mark "b" (figure 16). The specification is then set to display the number of times mark "b" occurred between the time interval (x and o) on each run, including the maximum



```

Post_process Specification      Timing 3: 8 channels, 200/400MHz module
WIDE_SAMPLE MODE              5 nsec/sample

MARK STATUS on_first_occurrence_of      NAME
x on entering IO_M = 1                  START
o on leaving IO_M = 1 after mark_x      FINISH

MARK STATUS on_all_occurrences_of      NAME
a off entering CLK = 1 after mark_x     CLOCK
b on entering R_D = 1 after mark_x     READ_PORT
c off entering ALE = 1 after mark_x     ADDR_LATC
d off entering S0 = 1 and S1 = 1 after mark_x STATUS

PROCESS_FOR_DATA
marked

HALT_REPETITIVE_EXECUTION (statistics forces halt when_runs_equals 1000)
When_sequence_x_o mark_a then mark_b then_not mark_c then mark_d

STATUS: Awaiting timing command - userid TIMING _____ 12:25

halt_rept _process_ _compare_ _____ _mark_ _show_ _execute_ ---ETC---
    
```

Figure 22. A repetitive measurement may be directed to halt repetitive execution when a defined sequence does not occur. The data acquired at that time can then be analyzed to determine what caused the program to change its sequence.

```

Trace List                    Timing 3: 8 channels, 200/400MHz module
WIDE_SAMPLE MODE              5 nsec/sample
Processed                      Runs=15 Mean=3.9 Stdv=0.3
Label: CLK IO_M R_D W_R ALE S0 S1 TRAP mark names
Base:  bin bin bin bin bin bin bin bin
trigg_x 0 1 0 0 1 1 1 0 START
+0046_a 1 1 0 0 1 1 1 0 CLOCK
+0101_b 0 1 1 0 0 1 1 0 READ_PORT
+0146_a 1 1 1 0 0 1 1 0 CLOCK
+0246_a 1 1 1 0 0 1 1 0 CLOCK
+0346_a 1 1 0 0 0 1 1 0 CLOCK
+0396_c 1 1 0 0 1 1 1 0 ADDR_LATC
+0446_a 1 1 0 0 1 0 1 0 CLOCK
+0500_b 0 1 1 0 0 0 1 0 READ_PORT
+0546_a 1 1 1 0 0 0 1 0 CLOCK
+0646_a 1 1 1 0 0 0 1 0 CLOCK
+0696_c 1 1 0 0 1 0 1 0 ADDR_LATC
+0746_a 1 1 0 0 1 0 1 0 CLOCK

STATUS: Awaiting timing command - userid TIMING _____ 12:25

_display_ _process_ _____ _find_ _mark_ _show_ _execute_ ---ETC---
    
```

Figure 25. Data in memory can be processed so that only the marked conditions (a,b,c) are displayed to eliminate long searches through memory.

```

Trace List                    Timing 3: 8 channels, 200/400MHz module
WIDE_SAMPLE MODE              5 nsec/sample
Processed                      Runs=15 Mean=3.9 Stdv=0.3
Label: CLK IO_M R_D W_R ALE S0 S1 TRAP time count
Base:  bin bin bin bin bin bin bin bin rel
+0046 1 1 0 0 1 1 1 0 0.0 nsec
+0100 0 1 1 0 0 1 1 0 270.0 nsec
+0446 1 1 0 0 1 0 1 0 1.7300 usec
+0499 0 1 0 0 0 0 1 0 265.0 nsec
+0746 1 1 0 0 1 0 1 0 1.2300 usec
+0799 0 1 0 0 0 0 1 0 265.0 nsec
+1045 1 1 0 0 1 1 1 0 1.2300 usec
+1099 0 1 0 0 0 1 1 0 270.0 nsec
+1445 1 1 0 0 1 0 1 0 1.7300 usec
+1499 0 1 0 0 0 0 1 0 270.0 nsec
+1745 1 1 0 0 1 0 1 0 1.2300 usec
+1799 0 1 0 0 0 0 1 0 270.0 nsec
+2045 1 1 0 0 1 1 1 0 1.2300 usec

STATUS: Awaiting timing command - userid TIMING _____ 12:25

_display_ _process_ _____ _find_ _mark_ _show_ _execute_ ---ETC---
    
```

Figure 23. Stored information can be postprocessed to display only the data that existed longer than a defined time period. This automatically provides only the information of interest by removing transition and duplicate states.

```

Trace List                    Timing 3: 8 channels, 200/400MHz module
WIDE_SAMPLE MODE              5 nsec/sample
Processed                      Runs=15 Mean=3.9 Stdv=0.3
Label: CLK IO_M R_D W_R ALE S0 S1 TRAP time count
Base:  bin bin bin bin bin bin bin bin rel
-0003 1 0 0 0 1 1 0 0 0.0 nsec
+0045 0 1 0 0 1 1 1 0 240.0 nsec
+0097 1 1 0 0 0 1 1 0 260.0 nsec
+0145 0 1 1 0 0 1 1 0 240.0 nsec
+0197 1 1 1 0 0 1 1 0 260.0 nsec
+0245 0 1 1 0 0 1 1 0 240.0 nsec
+0297 1 1 0 0 0 1 1 0 260.0 nsec
+0345 0 1 0 0 0 1 1 0 240.0 nsec
+0397 1 1 0 0 0 1 1 0 260.0 nsec
+0445 0 1 0 0 0 1 1 0 240.0 nsec
+0497 1 1 0 0 0 1 1 0 260.0 nsec
+0545 0 1 1 0 0 0 1 0 240.0 nsec
+0597 1 1 1 0 0 0 1 0 260.0 nsec

STATUS: Awaiting timing command - userid TIMING _____ 12:25

_display_ _process_ _____ _find_ _mark_ _show_ _execute_ ---ETC---
    
```

Figure 24. Data can be processed relative to another signal which provides information synchronous to that signal. At a 200 MHz sample rate, this effectively gives you 66 MHz synchronous analysis.

and minimum port accesses (figure 18). In addition to the maximum and minimum occurrences, the mean and standard deviation of the marks for the defined number of runs can also be displayed (figure 19).

### Extended Triggering

Extended triggering adds another capability to the analyzer. The analyzer can be directed to make repetitive measurements until the number of marks exceed a given amount and then stop the measurement (figure 20). This capability allows the analyzer to capture the data present when there are more mark conditions than expected.


The analyzer can also be directed to trigger when the time interval from point x to point o exceeds a specified time duration (figure 21). This makes it very easy to monitor system operation over many runs and captures any timing violations.

Another powerful aspect of extended triggering is the ability to define sequences as part of a trigger. Up to five marks can be used in a trigger sequence. The mark sequence is set up in the Post\_process Specification (figure 22) and when the sequence is detected during a run, it triggers the analyzer to hold the captured information.

### Processing Timing Display for State Listing

The ability to translate a timing display to a state listing allows additional measurements to be performed on stored information. Data may be processed for conditions or patterns lasting longer than a specified time, removing transition or duplicate states not needed for analysis (figure 23). Additionally, stored data can be processed in relation to a sampled signal that can be defined as a clock with the data synchronized and displayed in relation to the clock (figure 24).

Data can also be processed for all marked conditions. This allows the study of only the areas of interest without extraneous information (figure 25).



**Figure 26.** Stored timing diagrams can be recalled for comparison to current measurements. The stored waveforms are labeled with an x for easy differentiation from the current waveform.


### Comparing Stored and Current Measurements

There are times when it is useful to visually compare stored and current timing waveforms. The postprocessing specification allows designation of a compare file where a timing waveform can be stored, another measurement executed, and then both displayed simultaneously (figure 26). Displayed waveforms are differentiated by labeling the compare file waveform with an x.

### Probes

The timing probe consists of a cable connected to the acquisition board in the station, a detachable probe pod (figure 27) containing a hybrid circuit with an active comparator, and eight detachable coaxial probe inputs. The probe leads are similar to HP 10017A miniature oscilloscope probes which allows all the accessories (tips, clips, etc.) to be used with the timing probe. A Model 10211A dual-in-line package clip, supplied with the timing probe, allows easy connection to most 0.3, 0.4, 0.6, and 0.9-inch wide IC packages. The 10211A clip is also stackable, end-to-end, to allow probing all pins on 40 or 60-lead packages.

Probe inputs are compensated to provide the comparator in the pod a high fidelity reproduction of the signal at the probe tip, avoiding the ringing and resulting uncertainty associated with open-wire probes and fast edges. The input impedance at the tip is 100k $\Omega$  in parallel with 6 pF capacitance.



**Figure 27.** A variety of probe tips and clips simplify connection of the timing analyzer to your system. The miniprobe tip on the timing probe can be used with a variety of accessories including pincer tips, ground leads, and IC test clips.

The probe has two comparison thresholds, one for channels 0 through 3 and one for channels 4 through 7. The thresholds are set by software from -10 V to +10 V in 0.1 V steps. The dynamic range of the probe is specified as  $\pm 10$  V. Exceeding this value, as might happen with CMOS circuits using 15 V supplies, causes less than 1 ns of additional skew as the input clamps are activated, and essentially no change in loading.

### Hard Copy Output

Printouts of timing displays for records are available by adding a Model 64050A Graphics Output Card. HP-BB compatible printers can be used directly without the need for an additional external interface. The graphics output card transmits both text and graphics.

Graphics information is transmitted using raster graphics consisting of 720 dots scanned left to right in 90 8-bit bytes. Model 2631G Option 200 Graphics Printer and Model 2673A Intelligent Graphics Printer are compatible with the 64050A graphics output card. For more information about the compatibility of other HP graphics printers, please consult with your local HP Instrumentation Field Engineer.

## Specifications

### RESOLUTION

**Total Skew from Probe Tip:** within pod,  $\pm 1.5$  ns; pod to pod:  $\pm 3.0$  ns. These specifications are true for input signal,  $V_H = -1.0$  V,  $V_L = -1.6$  V,  $V_{TH}$  at 1.3 V, slew rate 0.25 V/ns; for skew specifications under other conditions, refer to the Operating Manual.

**Sample Rate Accuracy:** approx  $\pm 0.002\%$ , rate adjustable from 2 Hz to 400 MHz (in fast-sample modes) in a 1, 2, 4 sequence.

### MEMORY DEPTH

**Wide Sample, Glitch, and Dual**

**Threshold Modes:** 4k.

**Fast Sample Mode:** 8k.

### PROBE CHARACTERISTICS

**Input Z:**  $100k\Omega \pm 2\%$  shunted by  $< 6$  pF.

**Dynamic Range:**  $\pm 10$  V.

**Maximum Input:**  $\pm 40$  V.

**Threshold Accuracy:**  $\pm 50$  mV or  $\pm 2\%$ , whichever is greater.

**Hysteresis:** approx 50 mV.

#### Drive Requirements

**Minimum input amplitude:** 600 mV, P-P.

**Minimum input overdrive:** 200 mV or 25% of input amplitude, whichever is greater

**Minimum pulse width:** 3 ns at threshold.

#### Glitch Mode

**Maximum Sample Rate:** 100 MHz.

**Minimum Width:** 3 ns at threshold.

**Maximum Width:** sample period less 4 ns.

### TRIGGERING

**Time Duration Accuracy:**  $\pm(20\% + 2ns)$ .

**Minimum Width for "Narrower than"**

**Trigger:** approx 6 ns.

**Minimum Width for Transition Trigger:** approx 6 ns.

**Displayed Position Accuracy:**  $\pm 4$  samples;  $\pm 8$  samples in Fast Sample mode.

**Delay from Input to External BNC Drive:** approx 60 ns.

**Delay from Input to Internal IMB Drive:** approx 55 ns.

**Dead Time for Restart Measurement Reset:** approx 50 ns + the time required to fill the memory with the selected amount of pretrigger information.

**Time Duration Restart:** for accurate restarts, pattern must go false for at least 1.5 times the selected time duration.

### BNC DRIVE

**Output Signal Swing in Transition**

**Trigger Mode**

**Amplitude:** approx 2.0 V with 50 $\Omega$  load.

**Width at 50%:** approx 10 ns.

**Output Signal Swing in "Width Greater than"**

**Trigger Mode**

**Amplitude:** approx 2.5 V.

**Width:** input trigger width less selected duration.

**Output Signal Swing in "Width Less-than"**

**Trigger Mode**

**Amplitude:** same as in transition trigger mode.

**Width:** same as in transition trigger mode.

**Position:** occurs when trigger pattern

disappears before selected duration times out.

### Power Requirements

Current Required for Timing Analysis Subsystem Components

**Note:** Refer to the HP 64000 Logic Development System Selection and Configuration Guide for power requirements. The chapter on Configuration Requirements contains data for calculating current required for subsystems to be installed, and currents available in development stations. Model 64100A Development Station, serial number prefix 2136 and below, can be retrofitted to accommodate new subsystems if required. Please contact your Hewlett-Packard Logic Systems Field Engineer or System Engineer for further information.

#### DEVELOPMENT STATION

SUPPLY	+5V	+12V	+17V	-3.25V	-5.2V
--------	-----	------	------	--------	-------

#### TIMING MODULE

Timing Control	1.4A	-	-	1.5A	1.7A
----------------	------	---	---	------	------

Timing Acquisition	3.6A	-	-	2.5A	0.8A
--------------------	------	---	---	------	------

Timing Probe	0.04A	-	-	-	0.24A
--------------	-------	---	---	---	-------

### ENVIRONMENTAL

Conforms to environmental specifications of Model 64100A or 64110A Development Station.

### ACCESSORIES SUPPLIED

**Model 64600S:** one Model 64601A Control Card, one Model 64602A Data Acquisition Card, one Model 64604A Timing Probe, one 2-position 8-channel Timing Bus Cable (P/N 8120-4094), two coaxial cables (P/N 64600-61601), one Timing Cable (P/N 64604-61601), Operating Software on flexible disc, and Operating and Service Manuals.

**Model 64600S Opt 010:** one Model 64601A control card, two Model 64602A Data Acquisition Cards, two Model 64604A Timing Probes, one 3-position 16-channel Timing Bus Cable (P/N 8120-4093), four coaxial cables (P/N 64600-61601), two Timing Cables (P/N 64604-61601), Operating Software on flexible disc, and Operating and Service Manuals.

The following accessories are supplied with each Model 64604A Timing Probe: eight ground leads (P/N 10006-61301), eight probe holders (P/N 10017-62302), eight IC probe tip adapters (P/N 10017-69501), eight timing probe leads (P/N 64604-62101), eight split rings (P/N 64604-23201), one Model 10211A 20-pin dual in-line package clip with one interconnecting ground wire (P/N 10211-61601) and two insulated circuit interface pins and one Model 10024A IC Test Clip with four insulated circuit interface pins.

### ORDERING INFORMATION

**Model 64600S** 8-channel Timing Analyzer

with one timing probe

**Model 64600S Opt 010:** 16-channel Timing Analyzer

with two timing probes

### COMPONENTS

**Note:** Order replacement items from the following listing.

**Model 64601A** timing analysis control card

**Model 64602A** 8-channel timing card

**Model 64604A** 8-channel timing probe

**Model 64963A** 2-position timing bus cable

**Model 64963A Opt 010:** 3-position timing bus cable

**Model 64050A** Graphics Output Card

**Note:** When expanding an existing station to include another measurement system, IMB cables must be ordered separately. IMB cables are supplied on initial order of a complete development station with two or more subsystems.

**Model 64964A** 2-position IMB cable

**Model 64964A Opt 001:** 4-position IMB cable

**Model 64964A Opt 002:** 6-position IMB cable

**Model 64964A Opt 003:** 8-position IMB cable



5953-9224

Data subject to change.

PRINTED IN USA

For more information, call your local HP Sales Office or nearest Regional Office: Eastern (301) 258-2000; Midwestern (312) 255-9800; Southern (404) 955-1500; Western (213) 877-1282; Canadian (416) 678-9430. Ask the operator for Instrument Sales. Or, write: Hewlett-Packard, 1501 Page Mill Road, Palo Alto, CA 94304. In Europe: Hewlett-Packard S.A., 7, rue du Bois-du-Lan, P.O. Box CH-1217 Meyrin 2, Geneva, Switzerland. In Japan: Yokogawa-Hewlett-Packard Ltd., 29-21, Takaido-Higashi 3-chome, Suginami-ku, Tokyo, 168.