

HEWLETT  PACKARD

DETAILED DIAGRAMS MANUAL

HP 3000 COMPUTER SYSTEM

LIST OF EFFECTIVE PAGES

Changed pages are designated by a change date in the lower corner of the page. Original pages do not indicate a change date. Insert latest changed pages and destroy superseded pages.

PAGE NUMBER	ISSUE	PAGE NUMBER	ISSUE
Title	9 Feb 1973	2-7 thru 2-10	Original
ii	9 Feb 1973	2-11	15 Dec 1972
iii	Original	2-12 thru 2-19	Original
iv Blank	Original	2-20 Blank	Original
1-1	Original	3-1 thru 3-5	Original
1-2 Blank	Original	3-6 Blank	Original
2-1 thru 2-5	Original	4-1	9 Feb 1973
2-6	15 Dec 1972	4-2 Blank	Original

TABLE OF CONTENTS

Section	Page	Section	Page
I GENERAL INFORMATION		2-61. Schmitt Trigger	2-4
1-1. Introduction	1-1	2-65. One-Shot	2-4
1-5. Scope	1-1	2-69. Free-Running Multivibrator	2-4
1-7. System Configuration	1-1	2-74. Amplifier	2-4
1-9. Updating	1-1	2-77. Multipurpose Logic Symbol	2-4
II LOGIC SYMBOLOGY		III WIRING INFORMATION	
2-1. Introduction	2-1	3-1. Introduction	3-1
2-3. Logic States	2-1	3-3. Input/Output Bus Wiring	3-1
2-6. Inversion	2-1	3-7. Backplane Wiring	3-1
2-8. Logic Symbology	2-1	3-9. Power Supply Wiring	3-1
2-11. Gates	2-1	3-11. Cabinet and Intermodule Wiring	3-1
2-14. "And" Gate	2-1	IV DIAGRAMS	
2-16. "Or" Gate	2-1	4-1. Introduction	4-1
2-18. "Nand" Gate	2-1	4-4. Schematic Diagrams	4-1
2-20. "Nor" Gate	2-1	4-8. Signal Indexes	4-1
2-22. "Exclusive Or" Gate	2-1	4-11. Part Location Diagrams	4-1
2-24. Expander Gate	2-2	4-13. Integrated Circuit Indexes	4-1
2-27. Strobe Lines	2-2		
2-29. Encoding Gates	2-2		
2-32. Multivibrators	2-2		
2-35. Flip-Flop	2-2		

LIST OF TABLES

Table	Title	Page
3-1.	Input/Output Bus Wiring	3-1
3-2.	Backplane Wiring List	3-2
4-1.	Detailed Diagrams Index	4-1

LIST OF ILLUSTRATIONS

Figure	Title	Page	Figure	Title	Page
1-1.	Hewlett-Packard 3000 Computer System	1-1	2-16.	Logic Symbol for Clocked R-S Flip-Flop with Direct Set and Direct Clear Inputs	2-3
2-1.	Gate Symbols	2-1	2-17.	Toggle Flip-Flop Logic Symbol and Switching Waveforms	2-3
2-2.	Three-Input "And" Gate Logic Symbol and Truth Table	2-1	2-18.	Toggle Flip-Flop with Inverted Input, Logic Symbol, and Switching Waveforms	2-3
2-3.	Three-Input "Or" Gate Logic Symbol and Truth Table	2-1	2-19.	J-K Flip-Flop Logic Symbol	2-3
2-4.	Three-Input "Nand" Gate Logic Symbol and Truth Table	2-1	2-20.	Clocked J-K Flip-Flop Logic Symbol and Truth Table	2-3
2-5.	Three-Input "Nor" Gate Logic Symbol and Truth Table	2-1	2-21.	Latch Flip-Flop Logic Symbol and Switching Waveforms	2-3
2-6.	Three-Input "Exclusive Or" Gate Logic Symbol and Truth Table	2-1	2-22.	Delay Flip-Flop Logic Symbol and Switching Waveforms	2-3
2-7.	Expander Gate Logic Symbol	2-2	2-23.	"Nand" Gate Flip-Flop, Logic Symbol	2-3
2-8.	Strobe Controlled Gate and Amplifier Symbols	2-2	2-24.	"Nor" Gate Flip-Flop Logic Symbol	2-4
2-9.	Three-Input Encoding Gate, Logic Symbol	2-2	2-25.	Schmitt Trigger Circuit Logic Symbol	2-4
2-10.	Typical Encoding Gate Circuit	2-2	2-26.	One-Shot Multivibrator Logic Symbol	2-4
2-11.	Basic Logic Symbol Multivibrator	2-2	2-27.	Free-Running Multivibrator Logic Symbol	2-4
2-12.	General Flip-Flop Logic Symbol	2-2	2-28.	Input and Output Waveforms of Controlled Free-Running	2-4
2-13.	R-S Flip-Flop, Logic Symbol, and Truth Table	2-2	2-30.	Differential Amplifier Logic Symbol	2-4
2-14.	Clocked R-S Flip-Flop, Logic Symbol, and Switching Waveforms	2-2	2-31.	Multipurpose Logic Symbol	2-4
2-15.	R-S Flip-Flop with Inverted Clock Input, Logic Symbol, and Switching Waveforms	2-3	2-32.	Nonstandard Logic Symbols	2-4

1-1. INTRODUCTION.

1-2. This Detailed Diagrams Manual, part no. 03000-90023, is one of a set of manuals that document the Hewlett-Packard 3000 Computer System (figure 1-1). This manual provides wiring and schematic diagrams for the CPU /IOP, memory, power supply, and device controllers. Other system components and accessories such as the maintenance panels are documented in separate manuals.

1-3. This manual contains an explanation of the logic symbology used to document the HP 3000 Computer System. Operating characteristics for integrated circuits used in the system are also provided.

1-4. Each manual is configured to match the hardware composition of the computer system. Information contained in this manual applies only to the HP 3000 system shipped with the manual.

1-5. SCOPE

1-6. This manual is intended for use by maintenance personnel who are familiar with system theory and maintenance procedures for the HP 3000. A thorough understanding of the information presented in the system reference and maintenance manuals is essential in using the material in this manual.

1-7. Sections II, III, and IV of this manual contain the following information:

- a. Section II, Logic Symbology. Section II describes the logic symbology used in this manual. It also provides integrated circuit diagrams and descriptions of the operation of complex logic elements.
- b. Section III, Wiring Information. Section III contains cable wiring information and a wire list for the CPU/IOP interconnection wiring.
- c. Section IV, Diagrams. Section IV contains a complete list of active drawing sets for the HP 3000. Additional drawings, not assigned to a drawing set, are documented separately in the maintenance manuals. The drawing sets required for this particular system are arranged in set number order following the list of sets. The drawing sets contain schematic, part location, signal, and part number information for the printed circuit assemblies (PCA's) used in the system.

1-7. SYSTEM CONFIGURATION.

1-8. This diagram manual contains the drawing sets required to document one computer system configuration. Therefore it should not be used when servicing a system other than that shipped with the manual.

1-9. UPDATING.

1-10. This manual is maintained current by updating supplements. These supplements are used to correct errata and to make the manual applicable to computer systems which have been modified at the system site.



Figure 1-1. Hewlett-Packard 3000 Computer System

2-1. INTRODUCTION.

2-2. This section covers basic logic information and symbology as used in this and related manuals. Following the description of symbology is a table of integrated circuits containing diagram symbols for most circuits and descriptions of operation for complex logic functions.

2-3. LOGIC STATES.

2-4. The logic signals are always in one of two possible states, a "1" or a "0." These two states are also referred to as high (H) or low (L). The high and low states reflect the relative voltage levels of the signals; the high state is always relatively more positive than the low state. Note that both states may have actual voltage values that are positive, or both may be absolutely negative; the significance is in the relative levels of the two states. In the text of the manuals, logic states are normally described as "high" or "low."

2-5. The "not" bar associated with signal names is used to indicate whether the "active" state of the signal is high or low. For example, if the presence of data on a signal line is represented by a low signal, the signal name for the line might be "not" Data 1; if a signal clears the output register when the signal is low, the signal might be described as "not" Clear Output Register ($\overline{\text{COR}}$). The "not" bar must be considered an integral part of the signal name; this means that there are high states for "not" signals and low states for "not" signals, just as there are high and low states for signals without the "not" bar.

2-6. INVERSION.

2-7. Logic inversion is indicated by an inversion dot at the input or output of a logic symbol. When this dot appears at the input of a logic symbol, the input will be effective when the input signal is low. When the dot appears at the output of a logic symbol the output will be of the opposite state to what would be delivered if the dot were not present.

2-8. LOGIC SYMBOLLOGY.

2-9. Three basic symbol shapes distinguish the major classes of logic circuits depicted in this manual. These are gates, regenerative switching elements, and amplifiers. Each symbol and a brief explanation of its operation is given in the following paragraphs.

2-10. In addition to the basic symbols, a general multi-purpose symbol is used wherever a standardized logic symbol does not exist. A brief explanation of this multipurpose symbol is included.

2-11. GATES.

2-12. A gate is a circuit that produces a binary output when certain input conditions are met. The gate symbol has input lines connecting to one side of the symbol, and output lines connecting to the other side, as shown in figure 2-1. Since the inputs and outputs are easily identifiable, the symbol can be shown left-facing, right-facing, or facing up or down.

2-13. There are four basic types of gates: "and," "or," "nand," and "nor," each named for the logic function that it performs. Each of these gates is described in the following paragraphs. In addition, a brief explanation of an "expander" gate is given following the descriptions of the basic logic gates.




Figure 2-1. Gate Symbols

2-14. "AND" GATE.

2-15. The "and" gate shown in figure 2-2 performs a logical "and" function. It will produce a high output only when all of the input lines are high. Input A and input B and input C must be high for a high output to be generated.




Figure 2-2. Three-Input "And" Gate Logic Symbol and Truth Table

2-16. "OR" GATE.

2-17. The "or" gate performs a logical "or" function. It produces a high output when one or more inputs are high. The truth table in figure 2-3 shows the various states of a three-input "or" gate.




Figure 2-3. Three-Input "Or" Gate Logic Symbol and Truth Table

2-18. "NAND" GATE.

2-19. The "nand" gate is similar to the "and" gate described previously, except that its output is inverted. The gate generates a low output when all inputs are high. The various states of a three-input "nand" gate are shown in the truth table in figure 2-4.




Figure 2-4. Three-Input "Nand" Gate Logic Symbol and Truth Table

2-20. "NOR" GATE.

2-21. The "nor" gate is identical to the "or" gate described previously, except that its output is inverted. The gate generates a low output when one or more inputs are high. The various states of a three-input "nor" gate are shown in the truth table in figure 2-5.




Figure 2-5. Three-Input "Nor" Gate Logic Symbol and Truth Table

2-22. "EXCLUSIVE OR" GATE.

2-23. The "exclusive or" gate is a variation of the basic "or" gate. It has two or more input signals. The output is high when only one input is high. The truth table in figure 2-6 shows the functioning of a three-input exclusive "or" gate.




Figure 2-6. Three-Input "Exclusive Or" Gate Logic Symbol and Truth Table

2-24. EXPANDER GATE

2-25. Some logic gates have additional input lines which may be used to increase or "expand" the number of input signals. These expanding input lines use different signal levels than the normal gate input. The expander gate provides these special signal levels. The expander gate may provide one or two output lines to drive the expanded gate.

2-26. An expanded input will normally be indicated by the letter "E". Figure 2-7 shows both single and double line expanded inputs. When more than one expander gate is used the expanded inputs are connected together.




Figure 2-7. Expander Gate Logic Symbol

2-27. STROBE LINES.

2-28. Strobe lines may be used to enable the output lines of tri-state logic elements. The strobe inputs are shown connected at right angles to the normal signal flow. Examples of a strobe controlled gate and amplifier are shown in figure 2-8.




Figure 2-8. Strobe Controlled Gate and Amplifier Symbols

2-29. ENCODING GATE.

2-30. The encoding gate (figure 2-9) has one input and multiple outputs. When the input is high, all outputs (B, C, and D) are high. When the input is low, the outputs are all low.




Figure 2-9. Three-Input Encoding Gate, Logic Symbol

2-31. A typical circuit for an encoding gate is shown in figure 2-10. With A high, all diodes conduct and all outputs are clamped high. With A low, each diode is practically an open circuit, and points B, C, and D assume the voltage level of the circuit to which each is connected.




Figure 2-10. Typical Encoding Gate Circuit

2-32. MULTIVIBRATORS.

2-33. The multivibrators described here are of four main types: flip-flops, Schmitt trigger circuits, one-shot multivibrators, and free-running multivibrators. All furnish a binary output. However, unlike gate circuits, the duration of a multivibrator output signal is not dependent on the duration of an input signal.

2-34. The basic logic symbol for a multivibrator is a rectangle as shown in figure 2-11. Letters in the symbol indicate the type of multivibrator. The rectangle is divided horizontally, with the upper portion representing the "set side" and the lower portion representing the "clear side." The multivibrator is considered set when the output from the set side is high. It is considered cleared when the output from the clear side is high. To avoid confusion, the symbol is always oriented as shown in figure 2-11; inputs on the left, outputs on the right.




Figure 2-11. Basic Logic Symbol Multivibrator

2-35. FLIP-FLOP.

2-36. The symbol for a flip-flop is shown in figure 2-12. The letters "FF" preceded by the name of the flip-flop distinguish this symbol from other types of multivibrators. Additional identification, described later, identifies the particular type of flip-flop.

2-37. A flip-flop is a bistable switching device; an external signal is required to set the flip-flop and another to clear it. The flip-flop remains in its current state until switched to the opposite state by the appropriate external signal. Various forms of flip-flops exist, of which seven are described here: the R-S (reset-set), clocked R-S, J-K, clocked J-K, toggle, latch, and delay flip-flops.




Figure 2-12. General Flip-Flop Logic Symbol

2-38. R-S FLIP-FLOP. The symbol for the R-S flip-flop as shown in figure 2-13 can be recognized by the fact that there is no information in the symbol identifying it as one of the other six types. The R-S flip-flop has a minimum of two input terminals (A and B in figure 2-13) and one or two output terminals Q and Q-bar. One or two additional input terminals, C and D, may be used.

2-39. The R-S flip-flop is set by a high input at A (assuming no inverting dot at this point). It can also be set by a high input at C, if this input terminal is present. The flip-flop is cleared by a high input at B or D. Figure 2-13 includes a truth table, showing the flip-flop outputs resulting from various input conditions.




Figure 2-13. R-S Flip-Flop, Logic Symbol, and Truth Table

2-40. After being set or cleared, the R-S flip-flop remains in that condition after termination of the set or clear pulse. If the flip-flop is either set or clear and it receives an input to place it in the existing state no change takes place in the state of the flip-flop.

2-41. Simultaneously high set and clear input signals normally are not permitted, and circuit design usually prevents occurrence of this condition at a time when the flip-flop outputs are used. If simultaneous set and clear inputs are received, both outputs of the flip-flop are high for the duration of the simultaneous inputs. The eventual state of the flip-flop is determined by the input that remains high longest.

2-42. CLOCKED R-S FLIP-FLOP. The clocked R-S flip-flop is similar to the R-S flip-flop, but it has a clock pulse input as shown in figure 2-14. The logic symbol can be recognized by the letter "C" at this input terminal. At the positive-going transition of the clock pulse, the flip-flop becomes set if input A is high, or it becomes clear if input B is high (assuming no inverting dot at the clock pulse input terminal). If inputs A and B are both low during the clock pulse, the flip-flop does not change state. It is not permissible that A and B both be high when the positive-going clock pulse transition takes place.




Figure 2-14. Clocked R-S Flip-Flop, Logic Symbol, and Switching Waveforms

2-43. When the clocked R-S flip-flop has an inverting dot at the clock pulse input (figure 2-15), the negative-going transition of the clock pulse is the transition that is effective in setting or clearing the flip-flop.




Figure 2-15. R-S Flip-Flop with Inverted Clock Input, Logic Symbol, and Switching Waveforms

2-44. In some cases the clocked R-S flip-flop has a set and clear input at the top and bottom of the logic symbol (inputs D and E, figure 2-16). These inputs are independent of the clock pulse, and are referred to as the direct set and direct clear inputs. They function as a result of a high or low level, rather than a positive- or negative-going transition. An inverting dot at the direct set or clear input indicates that a low level is required to set or clear the flip-flop. No dot indicates that a high level is required. The direct set and clear inputs are also used on other types of flip-flops.




Figure 2-16. Logic Symbol for Clocked R-S Flip-Flop with Direct Set and Direct Clear Inputs

2-45. TOGGLE FLIP-FLOP. The symbol for the toggle flip-flop as shown in figure 2-17 can be recognized by the letter "T" in the symbol. This flip-flop has a single input. If there is no inverting dot at this input, each time the input signal becomes high, outputs Q and Q-bar change state. Since two inputs are required to produce one complete cycle of the output, the toggle flip-flop functions as a divide-by-two element, and is commonly used in groups in counting circuits, with the output of one flip-flop driving the next. Figure 2-17 shows the switching waveforms for one flip-flop.




Figure 2-17. Toggle Flip-Flop Logic Symbol and Switching Waveforms

2-46. If a toggle flip-flop symbol has an inverting dot at the input connection, the flip-flop changes state at the negative-going transition of the input. The symbol and waveforms for this type of flip-flop are shown in figure 2-18.




Figure 2-18. Toggle Flip-Flop with Inverted Input, Logic Symbol, and Switching Waveforms

2-47. J-K FLIP-FLOP. In the J-K flip-flop, simultaneous high inputs for both set and clear will reverse the existing state of the flip-flop. This requires some method of storing two conditions, the previous output state and the new output state, until the clock pulse time. The set and clear inputs are labeled J and K respectively. In order to provide the necessary output storage the flip-flops are combined in a dual-rank configuration, together with the necessary gates to form a single logic element. For simplicity the internal dual-rank arrangement of the flip-flop is not usually shown. (See figure 2-19.)




Figure 2-19. J-K Flip-Flop Logic Symbol

2-48. CLOCKED J-K FLIP-FLOP. The clocked J-K flip-flop as shown in figure 2-20 is similar to the clocked R-S flip-flop. However, simultaneous set and clear inputs to the J-K flip-flop are permissible. Under these conditions, the J-K flip-flop changes its state at the occurrence of each positive-going clock pulse transition. With an inverting dot at the clock pulse input, the flip-flop changes state at the negative-going clock pulse transition. If both J and K inputs are high, the flip-flop will toggle when a clock pulse is received.

2-49. The J-K flip-flop can also be operated with one high input and one low input. It then functions in the same manner as the clocked R-S flip-flop.

2-50. Figure 2-20 includes a truth table showing operation of the J-K flip-flop. Note that with both inputs high at the time of clock pulse transition, the final state of the flip-flop (after clock pulse transition) depends on the state before the transition. With only one input high, the initial state of the flip-flop is immaterial.

2-51. In some cases the J-K flip-flop consists of two separate flip-flops, with the output of one applied to the input of the other. Usually, a single flip-flop logic symbol is used to illustrate this circuit. The clock pulse inverting dot, or the lack of it, indicates the clock pulse transition that affects the output flip-flop of the pair.




Figure 2-20. Clocked J-K Flip-Flop Logic Symbol and Truth Table

2-52. LATCH FLIP-FLOP. The latch flip-flop shown in figure 2-21 can be recognized by the letter "L" in the symbol. The flip-flop has a clock input and a data input. Although the logic symbol shows one input-signal connection to the flip-flop, this separates inside the integrated circuit package to form two inputs to the pack. After separation, one input is inverted (indicated by the inverting dot) before application to the flip-flop.




Figure 2-21. Latch Flip-Flop Logic Symbol and Switching Waveforms

2-53. The set-side input is responsive to high signal levels at A in figure 2-22, and the clear input is responsive to low signal levels at A. If there is no inverting dot at the clock input, this response takes place when the clock pulse is high. While the clock pulse remains high, the outputs follow any changes in the logic level at A as these changes take place. When the clock pulse becomes low, the flip-flop retains its current state, and no longer responds to changes of the input signal.

2-54. If the clock input connection of a latch flip-flop has an inverting dot, the flip-flop responds to the input signal while the clock pulse is low.

2-55. DELAY FLIP-FLOP. The delay flip-flop shown in figure 2-22 is identified by a letter "D" inside the flip-flop symbol. This type of flip-flop is similar to the latching flip-flop, except that it responds to the input signal only at the transition of the clock pulse. The delay flip-flop thus does not follow changes in the input signal as these changes take place.




Figure 2-22. Delay Flip-Flop Logic Symbol and Switching Waveforms

2-56. GATE FLIP-FLOP. The gate flip-flop is made up of two logic gates, connected as shown in figure 2-23. The number of inputs to each gate can vary from that shown. The flip-flop can also be made up of two "nor" gates. The circuit may have a set output, a clear output, or both.

2-57. The gate flip-flop functions like an R-S flip-flop, but it has the advantage that it can "or" inputs without the addition of a separate "or" gate. Another reason for use of the gate flip-flop is that if two spare gates are available in integrated circuits on a circuit card, they can be employed as an R-S flip-flop without the need to add another integrated circuit to the card.

2-58. If the flip-flop is made up of two "nand" gates, as in figure 2-23, it is set by a low input at either A or B. Similarly, it is cleared by a low input at C or D. When the flip-flop is in the quiescent state (not undergoing transition), the inputs at A, B, C, and D are all high.




Figure 2-23. "Nand" Gate Flip-Flop, Logic Symbol

2-59. A "nor" gate flip-flop is shown in figure 2-24. In this type of flip-flop all inputs are low when the device is in the quiescent state. A high input at A sets the flip-flop, and a high input at B clears it. The outputs cross in the illustration in order to align the set and clear inputs with the set and clears outputs, respectively.

2-60. In most circuits using the "nand" or "nor" gate flip-flop, input signals are such that the flip-flop does not receive high set and clear input signals simultaneously. If circuit design does permit this to occur, both the set- and the clear-side outputs are high for the duration of the condition. The eventual state of the flip-flop is determined by the input that remains longest in the activating condition.




Figure 2-24. "Nor" Gate Flip-Flop Logic Symbol

2-61. SCHMITT TRIGGER.

2-62. The Schmitt trigger circuit shown in figure 2-25 can be identified by the letters "ST" appearing in the logic-diagram symbol. Like the various types of flip-flops this circuit is a two-state device which does not perform a Boolean function. It serves for level sensing or signal squaring. It may have a set-side output, a clear-side output, or both.

2-63. When the input voltage at A is below a certain level, the Schmitt trigger is in the clear state. When the input voltage rises above the reference level, the trigger assumes the set state. Circuit constants establish the reference level.




Figure 2-25. Schmitt Trigger Circuit Logic Symbol

2-64. Switching between states takes place rapidly, and the Schmitt trigger is therefore useful for squaring signals that have poor rise and fall times. It can produce a square-wave from a sine wave. Other uses of the Schmitt trigger are voltage level restoration, and detection of the rise of the input signal above a given level.

2-65. ONE-SHOT

2-66. The one-shot multivibrator (figure 2-26) is a monostable switching element, used to produce a pulse of predetermined duration. The device is triggered into its unstable state by an external signal. It returns to the stable state after a time interval determined by circuit constants.




Figure 2-26. One-Shot Multivibrator Logic Symbol

2-67. If there is no inverting dot at the input, triggering is accomplished when input A undergoes a positive-going transition. If there is an inverting dot, a negative-going transition is required. The one-shot multivibrator may have a set-side output, a clear-side output, or both.

2-68. The symbol for the one-shot multivibrator is always drawn with the orientation shown in figure 2-26, with the input at the left and the output or outputs at the right.

2-69. FREE-RUNNING MULTIVIBRATOR.

2-70. The free-running multivibrator shown in figure 2-27 can be distinguished by the letters "MV" appearing in the symbol. This device produces trains of complementary pulses at Q and Q-bar. Pulse width is determined by circuit constants.




Figure 2-27. Free-Running Multivibrator Logic Symbol

2-71. In some instances a control signal is applied to the free-running multivibrator. If there is no inverting dot at the signal input to the symbol, the multivibrator runs when the control signal is high, and stops when the signal is low. When it is stopped, the multivibrator is in the clear condition. If there is an inverting dot at the control signal input, a low input is required to bring the multivibrator into operation. This type of multivibrator is in the set condition when it is not running.

2-72. Figure 2-28 shows typical waveforms for a controlled free-running multivibrator that runs when the control signal is high. The high and low portions of the output waveforms need not be of equal duration.

2-73. The symbol for the free-running multivibrator is always drawn with the orientation shown in figure 2-28, with the input (if any) at the left, and the output or outputs at the right.




Figure 2-28. Input and Output Waveforms of Controlled Free-Running Multivibrator

2-74. AMPLIFIER.

2-75. The symbol for an amplifier is shown in figure 2-29. A differential amplifier is illustrated in figure 2-30. Like gates, these symbols may be oriented in any of four positions.




Figure 2-29. Amplifier Logic Symbol




Figure 2-30. Differential Amplifier Logic Symbol

2-76. In most instances, the amplifier symbol has a non-binary input. A circuit which restores the voltage level of a binary input, or which furnishes a low-impedance output from a binary input, is indicated by a one-input "and" gate symbol. An inverting dot at the output of an amplifier symbol indicates that the amplifier inverts the input signal.

2-77. MULTIPURPOSE LOGIC SYMBOL.

2-78. The multipurpose logic symbol is used to indicate a logic function that has not received a standardized logic symbol. The multipurpose symbol is also used to depict multiple logic elements that act together to perform a single overall logic function such as decoding, data storage, or counting. The symbol shown in figure 2-31 may be of varying proportions (mostly commonly 2:1 or 1:2), but rectangular in shape. The symbol includes a descriptive name indicating the overall logic function performed. All active inputs should be labeled to indicate the effect on the overall function. Other descriptive information may be included as needed.




Figure 2-31. Multipurpose Logic Symbol

2-79. Examples of nonstandard symbols are given in figure 2-32. Figure 2-32a shows a binary-to-octal decoder. Figure 2-32b shows a four-bit up/down counter.








Figure 2-32. Nonstandard Logic Symbols



1820-0054





1820-0063





1820-0068





1820-0069





1820-0070





1820-0071





1820-0076





1820-0077





1820-0084





1820-0099



1820-0111



1820-0134





High input signals on the clock 1 line cause the output at Q_0 to toggle. High input signals on the CLOCK 2 line cause outputs Q_1-Q_3 to count. If the Q_0 output is used as the CLOCK 2 input, then the circuit will act as a simple 4-bit ($\div 16$) counter. Simultaneous high signals at pins 2 and 3 will clear the counter.

Data on the input lines is interpreted as a binary number. The output line representing the decimal equivalent of the binary input will go low and remain low until the input data is changed. Input data for decimal numbers greater than 9 result in all outputs being high.


Serial data is entered on the J and K lines. One bit is entered for each clock pulse, most significant bit first. After the clock pulse the data bit will appear at the Q_0 output.

Parallel data is entered by placing the data on the P_0-P_3 input lines and applying a negative PARALLEL ENABLE pulse. A negative CLEAR pulse will clear the register.


1820-0140




1820-0141




1820-0142




1820-0174




1820-0175



1820-0205




1820-0207




The one-shot is triggered by the input signal. This produces a pulse with duration determined by the external RC elements.

1820-0214



The binary code on the input lines ($2^0 - 2^3$) is decoded and the appropriate output line (0-9) will go low. Codes greater than 9 result in all output lines remaining high.


1820-0231




The counter is set from the parallel input lines. When the clock input line goes high and a negative input is applied to the PARALLEL ENABLE line, the counter is loaded. When the clock goes high and both the COUNT and CARRY IN lines go high, the counter will be incremented. The new count will be present on the output lines following the low-to-high transition of the clock.

The CARRY OUT line will be high if the CARRY IN line is high and the counter lines are all high.

1820-0233




A negative pulse at the LOAD input will set the counter with the data on the input lines. A positive pulse on the CLEAR line will clear the counter. The counter is decremented for each positive-going pulse on the CLOCK DOWN line and incremented for each positive-going pulse on the CLOCK UP line.




A negative pulse occurs on the CARRY line when the outputs of the counter are all high and a negative pulse on the CLOCK UP line occurs. A negative pulse on the BORROW line occurs when the counter outputs are all low and a negative pulse on the CLOCK DOWN line occurs. When a BORROW pulse is generated the counter is set to all "ones".

1820-0239




1820-0250




A Z output is generated when each X input is equal to the respective Y input.

$$Z = (X_1 \oplus Y_1) \cdot (X_2 \oplus Y_2) \cdot (X_3 \oplus Y_3) \cdot (X_4 \oplus Y_4) \cdot (X_5 \oplus Y_5) \cdot (X_6 \oplus Y_6)$$

1820-0256




1820-0261




When input conditions are present an output pulse is generated. The pulse width may be determined by external timing circuits.

1820-0262




A negative pulse on the PARALLEL LOAD line will load the register with the data on the parallel input lines. A low CLOCK ENABLE line allows negative clock pulses to store serial data, one bit at a time. Each time a clock pulse occurs the data in the register is shifted one bit position. Data is loaded on the positive going edge.

1820-0282




1820-0294




A positive clock pulse shifts the register contents one bit position and loads serial data into position Q₀. A low CLEAR signal clears the register.


1820-0301




1820-0307




1820-0327



1820-0328




1820-0357



$$C_{out} = (C_{in} \cdot A) + (C_{in} \cdot 3) - (A \cdot B)$$


$$S = A \cdot \bar{B} \cdot \bar{C}_{in} + \bar{A} \cdot B \cdot \bar{C}_{in} + \bar{A} \cdot \bar{B} \cdot C_{in} - A \cdot B \cdot C_{in}$$

1820-0367



When the PARALLEL ENABLE line is high and a clock pulse occurs on the PARALLEL CLOCK line, data on parallel input lines (D₀-D₃) will be stored in the register. Data is transferred to the output lines when the clock signal goes low. A clock pulse on the SERIAL SHIFT CLOCK line and a low on the PARALLEL ENABLE line will cause the contents of the register to be shifted one bit position. Data on the SERIAL IN line will be stored in the Bit 0 position. Data is transferred to the output lines when the clock goes low.


1820-0368




A high input signal on the PRESET line causes the register bits to be set if the corresponding P input line is high.

A clock signal loads the data present on the SERIAL IN line into the first register position and shifts the contents of the register.


1820-0370




1820-0371




1820-0372




1820-0373




1820-0374




1820-0375




1820-0376




1820-0377




1820-0378




1820-0379




1820-0380




1820-0382




1820-0384




1820-0424



1820-0429




1820-0435



0 THRU 7	EVEN IN	ODD IN	Σ EVEN	Σ ODD
EVEN	1	0	1	0
ODD	1	0	0	1
EVEN	0	1	0	1
ODD	0	1	1	0
-	1	1	0	0
-	0	0	1	1


The eight data lines are tested to determine whether the true bits are even or odd. The EVEN and ODD inputs are interpreted as parity from another parity checker. (Note: the EVEN and ODD lines may also be interpreted as the expected parity.) The SUM EVEN and SUM ODD outputs are the combined parity of the two sets of data, refer to the table above. If the parity check mode is used the output of the SUM ODD line will indicate a parity error.

1820-0437




A low signal on any of the preset inputs (P_0 - P_3) will cause the corresponding register bit to be set. A high on the clock line will cause the data on the D_0 - D_3 lines to be stored. Data is stored on the positive going edge of the clock. A low on the CLEAR line clears the register.


1820-0449




1820-0469



1820-0471




1820-0482




Binary input data is decoded to octal when both ENABLE conditions are met. For a given input only one output line will be high.

1820-0491



The binary input lines 2^0 through 2^3 appear directly as a decimal equivalent on the output lines 0 through 9 the selected output will be low. For binary inputs equivalent to decimal numbers greater than 9, all output lines will be high.


1820-0494



A low on the WRITE line will cause the data on the input lines (D_0 - D_3) to be written into one of sixteen register locations. The location is selected by the address lines (2^0 - 2^3).


A low on the READ line will cause the data in the addressed location to be present on the output lines (Q_0 - Q_3). The output data is inverted.

1820-0495




When both ENABLE inputs are low the binary coded input lines (2^0-2^3) are decoded and the equivalent output line (0-15) goes low.


1820-0509




1820-0510




1820-0511



1820-0512




1820-0515




When either input condition is met the one-shot will generate an output pulse. The pulse width is determined by an external RC network. The circuit may be initialized by a low clear input.

1820-0535




1820-0538




If any of the input lines are high or conditions for both expander inputs are present when the strobe input goes high, the output will go low.

1820-0544




1820-0545




The counter is clocked by a low to high transition of the CLOCK line. The clock is effective only if the CLOCK ENABLE line is low. The CLOCK ENABLE line may only be changed while the CLOCK line is high. The direction of count is determined by the DN/UP line. If the DN/UP line is low the count is up. If the line is high the count is down. The counter may be preset with a low signal on the LOAD line. This will cause the data present on the input lines (D₀-D₃) to be stored. A low output signal is generated on the CARRY line if either a carry or borrow condition occurs. The MAX/MIN line outputs a high signal when the above conditions occur, but for a full clock cycle. This signal is used in "look-ahead carry" applications.

1820-0569




When the ENABLE conditions are met and the INHIBIT line is low, data on the input lines (D₀-D₇) is shifted and placed on the output lines (Q₀-Q₇). The control lines (2⁰-2²) determine the number of bit positions that are shifted. For example a code of 010 on 2⁰-2³ respectively will shift input bit D₂ to output bit position Q₀. Similarly input bit D₃ will be shifted to bit Q₁. Bits D₀ and D₁ will be lost. Bits Q₆ and Q₇ will contain "1's".

1820-0574




When INPUT ENABLE is true (both signal lines false) a true clock signal will cause data on the input lines to be stored. A true signal on the CLEAR line will clear the register. When OUTPUT ENABLE is true (both signal lines false) the contents of the register are gated to output lines Q₀ through Q₃.

1820-0605



1820-0606




The MODE line determines whether an arithmetic or logic operation will be performed (A "1" for logic function and a "0" for arithmetic function). The S lines select the function to be performed according to the table given above. If the function code LHLH is used and the A inputs are the same as the B inputs the A=B output line will be true. The CP (Carry Propagate) and CG (Carry Generate) lines are used for fast addition operations using a "look ahead" carry function. The CP line will go false when the following conditions are met: $CP = F_0 \cdot F_1 \cdot F_2 \cdot F_3$. If the CARRY IN line is false and the CP condition is met, then the CARRY OUT line will also go false. The CG line will go false if the pack addition results in a true CARRY OUT independent of the CARRY IN. The CG signal is defined as follows:

$$CG = A_3 \cdot B_3 + (A_2 \cdot B_2)(A_3 + B_3) + (A_1 \cdot B_1)(A_2 + B_2)(A_3 + B_3) + (A_0 \cdot B_0)(A_1 + B_1)(A_2 + B_2)(A_3 + B_3)$$


FUNCTION SELECT				OUTPUT FUNCTION	
S3	S2	S1	S0	LOGIC FUNCTIONS	ARITHMETIC OPERATIONS
L	L	L	L	$F = \bar{A}$	F = A
L	L	L	H	$F = A + \bar{B}$	F = A+B
L	L	H	L	$F = \bar{A}B$	F = A+B
L	L	H	H	$F = \text{Logical 0}$	F = minus 1 (2's complement)
L	H	L	L	$F = \bar{A}\bar{B}$	F = A plus $\bar{A}\bar{B}$
L	H	L	H	$F = \bar{B}$	F = [A+B] plus $\bar{A}\bar{B}$
L	H	H	L	$F = A \oplus B$	F = A minus B minus 1
L	H	H	H	$F = \bar{A}\bar{B}$	F = $\bar{A}\bar{B}$ minus 1
H	L	L	L	$F = \bar{A} + B$	F = A plus AB
H	L	L	H	$F = A \oplus B$	F = A plus B
H	L	H	L	$F = B$	F = [A+B] plus AB
H	L	H	H	$F = AB$	F = AB minus 1
H	H	L	L	$F = \text{Logical 1}$	F = A plus A 1
H	H	L	H	$F = A + \bar{B}$	F = [A+B] plus A
H	H	H	L	$F = A + B$	F = [A+B] plus A
H	H	H	H	$F = A$	F = A minus 1

1820-0607




Data may be entered in serial or parallel. To enter serial data the MODE line must be low. Data is placed on the SERIAL Input line and a clock pulse is then used to enter the data. Parallel data entry is accomplished with the MODE line high and the data on the D input lines. The data is then entered by a STROBE pulse. Serial right shifting is accomplished by lowering the MODE line and pulsing the CLOCK line.

1820-0608



Binary data is decoded to octal when the ENABLE input is low. For a given input only one output line will be low.

1820-0610




A two bit code selects one out of four bits to be propagated through the multiplexer. The dual output allows both states of the output bit to be used. A truth table of input codes and the resulting bit transfer is given above.

TRUTH TABLE

SELECT LINES		INPUTS				OUTPUTS	
2 ¹	2 ⁰	A ₀	A ₁	A ₂	A ₃	Q _A	Q _B
0	0	0	X	X	X	0	1
0	0	1	X	X	X	1	0
0	1	X	0	X	X	0	1
0	1	X	1	X	X	1	0
1	0	X	X	0	X	0	1
1	0	X	X	1	X	1	0
1	1	X	X	X	0	0	1
1	1	X	X	X	1	1	0

X = irrelevant

1820-0611



This circuit is used together with 1820-0606 to provide fast addition. The Carry Generator uses CP (Carry Propagate) and CG (Carry Generate) signals from the adder circuits (P₀-P₃ and G₀-G₃) as well as the Carry In signal to the first adder circuit to provide carry in signals to succeeding

adder circuits (C_{N+X}, C_{N+Y}, and C_{N+Z}). This is done without waiting for the "ripple carry" to propagate from adder to adder.

The G and P signals provide inputs to additional look ahead circuits if they are used. The output signals are defined as follows:

$$C_{N+X} = G_0 + P_0 C_N$$


$$C_{N+Y} = G_1 + P_1 G_0 + P_1 P_0 C_N$$

$$C_{N+Z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_N$$

$$G = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$


$$P = P_3 P_2 P_1 P_0$$

1820-0612




Data is written into the memory by placing the data on the D inputs and pulsing the appropriate W (Write) line. Data is read from the memory by pulsing the desired R (Read) line. The data will then be placed on the Q output lines for the duration of the read signal.

1820-0613




1820-0615




Data on one of the 8 input lines is transferred to the output line when the ENABLE line goes false. The specific input line to be transferred is determined by the three select lines.

1820-0616




The circuit is used to select one of two four bit data words. The ENABLE must be low to allow the selection. The SELECT line is used to determine which data word will be transmitted. A "0" on the select line will transmit data word 1. A "1" on the select line will transmit data word 2.


1820-0617



1820-0619



1820-0620




Each part of the multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the Q_A terminal etc.).

TRUTH TABLE


SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
2^1	2^0	A0	A1	A2	A3	A	Q_A
X	X	X	X	X	X	1	0
0	0	0	X	X	X	0	0
0	0	1	X	X	X	0	1
0	1	X	0	X	X	0	0
0	1	X	1	X	X	0	1
1	0	X	X	0	X	0	0
1	0	X	X	1	X	0	1
1	1	X	X	X	0	0	0
1	1	X	X	X	1	0	1

Select inputs 2^0 and 2^1 are common to both sections.
X = irrelevant

1820-0621




1820-0622



When the ENABLE line is false, the binary select lines 2^0 through 2^2 are used to determine one of the eight input through D_7 and apply it to the output lines Q and \bar{Q} .


1820-0623



When the STROBE line goes low the A bits are compared with the B bit. The result of the comparison is present on the output lines for the duration of the strobe. The output is decoded according to the truth table shown.

RELATION	X	Y
$A > B$	1	0
$A < B$	0	1
$A = B$	1	1

1820-0626




A low input on the ENABLE line allows data on the input lines to set the register. There are two modes of operation, one using the D input lines (most common) and the other using the P input lines.


If the D inputs are used the P inputs are held false. When the ENABLE line is low the register output lines will "follow" the D inputs. When the ENABLE line goes high the register will retain the last set of data inputs.

If the S inputs are used the D inputs are held true. When the ENABLE line is low, a false input on the S line will set the register bit. The register is then cleared by a low signal on the CLEAR line. The CLEAR line serves as a "master" register clear for both the D and S modes of operation.


1820-0629



1820-0637




1820-0640




One of the 16 input data lines is selected by the select lines 2^0-2^3 . A low signal on the STROBE line causes the selected data line to be inverted and made available on the Q output.

1820-0655




When the gate enable (strobe) is high and any gate input is high the gate output will go low.

1820-0657




When the ENABLE INPUT line is low and one or more of the input lines 0-7 are low then the output lines making up the binary equivalent of the highest input line will go low. When this occurs the GROUP SELECT output signals also goes low. If the INPUT ENABLE line is low and none of the input lines are selected (go low) then the NO INPUT line goes low. This allows the next stage of a decoder to be enabled.


1820-0668




1820-0681




1820-0682




1820-0683




1820-0684




1820-0685




1820-0686




1820-0688




1820-0690




1820-0691




1820-0693




1820-0695




1820-0696



1820-0697




1820-0705




When the CLOCK input goes high and the LOAD line is low, data on the parallel input lines (P_0 - P_3) is stored in the counter. When the CLOCK input goes high and both the COUNT and CARRY IN lines are high, the counter will be incremented. The new count will be present on the output lines (Q_0 - Q_3) following the high-to-low transition of the clock. The CARRY OUT line will be high if the output lines Q_0 - Q_3 equal nine (1001) and the CARRY IN line is high. The counter will be set to 0000 when the CLOCK line goes low.

1820-0706




When the ENABLE line is low, input lines A_0 through A_4 are compared with B_0 through B_4 . The appropriate output $A>B$, $A=B$, or $A<B$ becomes true. The output remains unchanged until the ENABLE signal is removed and the input line signals changed.

1820-0715




1820-0716



When the CLOCK input goes high and the LOAD line is low, data on the parallel input lines (P_0 - P_3) is stored in the counter. When the CLOCK input goes high and both the COUNT and CARRY IN lines are high, the counter will be incremented. The new count will be present on the output lines (Q_0 - Q_3) following the high-to-low transition of the clock.


The CARRY OUT line will be high if the output lines Q_0 - Q_3 are all high and the CARRY IN line is high.

1820-0719




Four sets of two bits each are compared. If a set contains equal bits, the respective $A_i=B_i$ output line becomes true. The output line remains true until the input bit pattern is changed.


1820-0720



1820-0721




1820-0723




When the ENABLE line is low the input lines 2^0-2^1 select one of four output lines 0-4. The select line goes low.

1820-0724




When the LOAD line is low data on the parallel input lines D_0-D_7 is loaded into the register. A low on the CLEAR line clears the register. The contents of the register are shifted one bit position (from D_0 to D_1 etc.) when the CLOCK INHIBIT line is low and a positive clock transition occurs. At this time the J and K inputs will be used to determine the next state of the D_0 bit position.

1820-0726




1820-0733




Data on input lines D_0-D_3 is loaded into the register by a high to low transition of either the CLOCK1 or CLOCK2 line. The same clock signal shifts the contents of the register one position and presents the next output bits on the Q_0-Q_3 lines. The register is circular containing 256 4-bit words.

1820-0739




1820-0742








High inputs on both enable lines will cause the input data (L_0-L_3) to be stored in the register. The data is stored on the leading edge of the ENABLE signal. A low signal on the CLEAR line clears the register.


1820-0751






A low input on the LOAD line presets the counter with the data on the input lines D_0 through D_3 . A low signal on the CLEAR line clears the counter. A low signal on the CLOCK1 line toggles the first bit of the counter. A low signal on the CLOCK2 line causes the remainder of the counter to be incremented (counting to 5). If the Q_0 output is used to provide the CLOCK2 input, the counter will act as a decade counter.




High signals on both enable lines gate the input data. The output data is inverted for 1820-0756 and 1820-0760.




A low signal on the LOAD line presets the counter with the data on the input lines D_0 through D_3 . A low signal on the CLEAR line clears the counter. A low signal on the CLOCK1 line toggles the first bit of the counter. A low signal on the CLOCK2 line causes the remainder of the register to be incremented by one (counting to 7). If the Q_0 output is used to provide the CLOCK2 signal, the counter will act as a 4-bit binary counter.



Data on the input lines is entered into the register by a positive going transition of the CLOCK line. The register is cleared by a low input on the CLEAR line.




Voltage references V2 and V3 determine the output signal level.




When the LOAD line is low the information on the DATA IN line will be stored in the register position selected by the address lines ($2^0 - 2^2$). A low CLEAR signal together with a high LOAD signal will cause the register to be cleared.

If both LOAD and CLEAR lines are low the register will act as a multiplexer, routing information on the DATA IN line to the output selected by the address lines.



When both enable inputs are high the binary code inputs ($2^0 - 2^2$) are decoded. The equivalent octal output (0-7) will go high or low if the INVERT input is high or low respectively.


1820-0835



Input data (A_0-A_3 or B_0-B_3) is routed to the output lines (Q_0-Q_3) according to the table given below.


SELECT LINES		OUTPUT
S_0	S_1	
0	0	Q_N
0	1	B_N
1	0	$\overline{A_N}$
1	1	1

1820-0836




If the input bits A_0 and A_1 compare with the input bits B_0 and B_1 then the output line $A=B$ will go high. Similarly for C and D bits.

1820-0837




1820-0839




Data on the input lines (D_0-D_3) is stored at the low-to-high transition of the CLOCK line. A low signal on the CLEAR line will clear the register.

1820-0841




1820-0842



If all of the A input lines compare respectively with the B input lines, the $A=B$ output line will go high. If the C input line compares with the D input line the $C=D$ output line will go high.


1820-0843



Element A multiplexes data on the DATA line to one of four output lines Q_0-Q_3 . The output line is selected by the select lines 2^0 and 2^1 .


Element B multiplexes the data on the input line to one of the two output lines Q_0-Q_1 . The output line is selected by the 2^0 select line.

1820-0844



The outputs of the gates are delayed by an amount determined by an external RC network.


1820-0845




The memory is loaded by selecting the desired address with the W_0 and W_1 lines. Data present on the input lines D_0 and D_1 is then stored in the addressed word.

A word is read from memory by addressing the word with the A_0 and A_1 lines. The word content is then output to the Q_0 and Q_1 lines.

1820-0846




1820-0847




Each adder circuit functions as a normal full adder. Refer to the table given below.

A	B	C _{IN}	S	C _{OUT}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


1820-0900





1820-0902



1820-0990



1820-0998





TRUTH TABLE

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
2 ¹	2 ⁰	A0	A1	A2	A3	A	QA
X	X	X	X	X	X	1	0
0	0	0	X	X	X	0	0
0	0	1	X	X	X	0	1
0	1	X	0	X	X	0	0
0	1	X	1	X	X	0	1
1	0	X	X	0	X	0	0
1	0	X	X	1	X	0	1
1	1	X	X	X	0	0	0
1	1	X	X	X	1	0	1

Select inputs S₀ and S₁ are common to both sections.
X = irrelevant

Each part of the multiplexer allows one of four bits to be placed at the output terminal. The data bits are placed on the input lines prior to the multiplexing operation. The code for the desired bit is then placed on the select lines (refer to the table above). The strobe line is used to gate the data bit onto the appropriate output line (A inputs to the Q_A terminal etc.).

1820-0999



The MODE line determines whether an arithmetic or logic operation will be performed (A "1" for logic function and a "0" for arithmetic function). The S lines select the function to be performed according to the table given above. If the function code LHHH is used and the A inputs are the same as the B inputs the A=B output line will be true.

The CP (Carry Propagate) and CG (Carry Generate) lines are used for the fast addition operations using a "look ahead" carry function. The CP line will go false when the following conditions are met:

$$CP = F_0 \cdot F_1 \cdot F_2 \cdot F_3$$

If the CARRY IN line is false and the CP condition is met, then the CARRY OUT line will also go false.

The CG line will go false if the pack addition results in a true CARRY OUT independent of the CARRY IN. The CG signal is defined as follows:

$$CG = A_3 \cdot B_3 + (A_2 \cdot B_2)(A_3 + B_3) + (A_1 \cdot B_1)(A_2 + B_2)(A_3 + B_3) + (A_0 \cdot B_0)(A_1 + B_1)(A_2 + B_2)(A_3 + B_3)$$

FUNCTION SELECT	OUTPUT FUNCTION					
	S3	S2	S1	S0	LOGIC FUNCTIONS	ARITHMETIC OPERATIONS
L	L	L	L	L	F = A	F = A
L	L	L	H	L	F = A+B	F = A+B
L	L	H	L	L	F = AB	F = A+B
L	L	H	H	L	F = Logical 0	F = minus 1 (2's complement)
L	H	L	L	L	F = AB	F = A plus AB
L	H	L	H	L	F = B	F = [A+B] plus AB
L	H	H	L	L	F = A ⊕ B	F = A minus B minus 1
L	H	H	H	L	F = AB	F = AB minus 1
H	L	L	L	L	F = A+B	F = A plus AB
H	L	L	H	L	F = A ⊕ B	F = A plus B
H	L	H	L	L	F = B	F = [A+B] plus AB
H	L	H	H	L	F = AB	F = AB minus 1
H	H	L	L	L	F = Logical 1	F = A plus A 1
H	H	L	H	L	F = A+B	F = [A+B] plus A
H	H	H	L	L	F = A+B	F = [A+B] plus A
H	H	H	H	L	F = A	F = A minus 1

Table 3-1. Input/Output Bus Wiring

POWER BUS P1		MUX CHAN BUS P2		SEL CHAN BUS P2		IOP BUS P3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	CHAN SO	1	IODPRTY
2	+5V	2	COM	2	COM	2	IOD PE
3	+5V	3	SR CLOCK	3	SR CLOCK	3	COM
4	+5V	4	COM	4	COM	4	IOCMD 00
5	PF WARN	5	DEV END	5	DEV END	5	IOCMD 02
6	ENTIMER	6	COM	6	COM	6	IOCMD 01
7	(SPARE)	7	ACK SR	7	ACK SR	7	COM
8	(SPARE)	8	COM	8	COM	8	DEVNO 00
9	PWR ON	9	CHAN ACK	9	CHAN ACK	9	DEVNO 01
10	COM	10	COM	10	COM	10	COM
11	IORESET	11	DEVNO DB	11	DEVNO DB	11	DEVNO 02
12	COM	12	SIO ENABLE	12	SIO ENABLE	12	DEVNO 03
13	MCUCLKS	13	EOT	13	EOT	13	COM
14	COM	14	JMP MET	14	JMP MET	14	DEVNO 04
15	COM	15	COM	15	COM	15	DEVNO 05
16	COM	16	TOGGLE	16	TOGGLE	16	COM
17	-5V	16	INXFER	17	CHAN SR	17	DEVNO 06
18	-5V	17	TOGGLE SR	18	TOGGLE	18	DEVNO 07
19	COM	18	TOGGLE	18	OUTXFER	19	COM
20	COM	19	TOGGLE	19	SIO OK	20	IOD 00
21	+15V	20	SIO OK	20	COM	21	IOD 01
22	+15V	21	COM	21	XFER ERROR	22	COM
23	+15V	22	XFER ERROR	22	REQ	23	IOD 02
24	+15V	23	COM	23	COM	24	IOD 03
25	-15V	24	SR 15	24	SR 15	25	COM
26	-15V	25	SR 14	25	SR 14	26	IOD 04
27	-15V	26	SR 13	26	SR 13	27	IOD 05
28	-15V	27	SR 12	27	SR 12	28	COM
29	COM	28	SR 11	28	SR 11	29	IOD 06
30	COM	29	SR 10	29	SR 10	30	IOD 07
31	-20V	30	COM	30	COM	31	COM
32	-20V	31	SR 9	31	SR 9	32	IOD 08
33	-20V	32	SR 8	32	SR 8	33	IOD 09
34	-20V	33	SR 7	33	SR 7	34	COM
35	+20V	34	SR 6	34	SR 6	35	IOD 10
36	+20V	35	SR 5	35	SR 5	36	IOD 11
37	+20V	36	COM	36	COM	37	COM
38	+20V	37	SR 4	37	SR 4	38	IOD 12
39	+20V	38	SR 3	38	SR 3	39	IOD 13
40	+20V	39	SR 2	39	SR 2	40	COM
41	HSREQ	40	SR 1	40	SR 1	41	IOD 14
42	COM	41	SR 0	41	SR 0	42	IOD 15
43	COM	42	COM	42	COM	43	COM
44	INTPOLL OUT	43	P CMD 1	43	P CMD 1	44	INTREQ
45	(SPARE)	44	SET JMP	44	SET JMP	45	(SPARE)
46	COM	45	P STATUS STB	45	P STATUS STB	46	COM
47	COM	46	P CONT STB	46	P CONT STB	47	(SPARE)
48	INTROLL IN	47	RD NEXT WD	47	RD NEXT WD	48	(SPARE)
49	SI	48	P WRITE STB	48	P WRITE STB	49	COM
50	COM	49	SET INT	49	SET INT	50	INTACK
51	COM	50	P READ STB	50	P READ STB		
52	DATAPOLL OUT						
53	SO						
54	COM						
55	COM						
56	DATAPOLL IN						

3-1. INTRODUCTION.

3-2. This section contains interconnecting wiring information for the computer. Signal lists for input/output PCA cabling as well as the backplane wiring list for the computer are provided. Instructions for replacing wiring are contained in the Central Processor Unit/Input Output Processor Unit (CPU/IOP) Maintenance Manual. Replace lead wires with the same color and size as on the original installation.

3-3. INPUT/OUTPUT BUS WIRING.

3-4. Power and some control signals are provided through the Power Bus to connector P1 of each input/output PCA. The Power Bus is located on a connector board mounted at the rear of the PCA module. The remaining input/output control and data signals are provided through two flat ribbon cables to connectors P2 and P3 of each input/output PCA. Connector P2 carries signals from the Multiplexer Channel (MUX CHAN) Bus and connector P3 carries signals from the Input/Output Processor (IOP) Bus.

3-5. If the PCA is used with the Selector Channel option, a fourth bus is used. This bus, the Selector Channel (SEL CHAN) Bus replaces the MUX CHAN Bus at connector P2 of the PCA. These two channel busses are the same except for the signal at pin 17.

3-6. Table 3-1 lists the four busses and the signals on each pin. A duplicate signal index is provided in section four with the diagram set for each input/output PCA.

3-7. BACKPLANE WIRING.

3-8. Signals between CPU/IOP PCA's are connected through the backplane wiring at the rear of the PCA module. Table 3-2 lists all of the signals in the backplane in alphabetic order. Signal names containing a bar (—) are listed separately. Each signal goes to only one pin of a given PCA. The connector and pin of each assembly wired to a signal is listed to the right of the signal name. For example, the signal BUSOP is connected to assembly 1A3, connector P2, pin 77 and to assembly 1A4, connector P1, pin 76.

3-9. POWER SUPPLY WIRING.

3-10. Information on the interconnection of power supply assemblies is contained in section four of this manual as a part of 30310A Power Supply Detailed Diagram Set DD-700. A power supply overall interconnection diagram is included as part of this diagram set. For further information concerning power supply wiring, refer to the separate power supply manual.

3-11. CABINET AND INTERMODULE WIRING.

3-12. Details concerning cabinet and PCA module wiring are contained in the cabinet and module maintenance manuals respectively.

Table 3-2. Backplane Wiring List

SIGNAL	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	BUS
ALUFC ANDY BUSOP CARRY CHACT			P2-77	P1-49 P1-76 P2-22	P2-67 P2-62 P1-37				P1-51		P2-62 P2-76
CLOCK CLOCK CLSR CMPRF CPURST	P1-78 P2-7 P2-78	P1-78 P2-78	P1-78 P2-78	P1-78 P1-11 P2-50 P2-78	P1-78 P2-78	P1-78 P1-11 P2-78	P1-78 P2-78	P1-78 P1-42 P1-8 P2-78	P1-78 P1-42 P2-78	P1-78 P2-78	
CPURSTS DATA DEVN00 DEVN01 DEVN02			P2-42	P1-23			P1-3		P1-49		P3-08 P3-09 P3-11
DEVN03 DEVN04 DEVN05 DEVN06 DEVN07 DISPIOP DISPLAY DRTINH DSPFLAG FREEZE FUBUS	P1-1 P2-27		P1-17	P1-41	P2-66	P1-72	P1-70			P2-22 P1-16	P3-12 P3-14 P3-15 P3-17 P3-18
HALT HSREQ INCSR INCTR INTACK				P2-54 P2-55 P2-56		P1-5	P2-61	P1-6		P1-35	P1-41 P3-50
INTREQ IOCMD00 IOCMD01 IOCMD02 IOD 00										P2-63 P2-33 P2-35 P2-34 P2-47	P3-44 P3-04 P3-06 P3-05 P3-20
IOD 01 IOD 02 IOD 03 IOD 04 IOD 05										P2-46 P2-48 P2-49 P2-51 P2-50	P3-21 P3-23 P3-24 P3-26 P3-27
IOD 06 IOD 07 IOD 08 IOD 09 IOD 10										P2-52 P2-53 P2-55 P2-54 P2-56	P3-29 P3-30 P3-32 P3-33 P3-35
IOD 11 IOD 12 IOD 13 IOD 14 IOD 15										P2-57 P2-59 P2-58 P2-62 P2-61	P3-36 P3-38 P3-39 P3-41 P3-42
IOD PE IODRTY IOFRZ IORESET IORSTSW				P1-12 P1-21				P1-61 P2-71	P2-31 P2-32 P1-76 P1-7	P3-02 P3-01	
JRNDV JMPFRZ JMPGATE JMPJSBI JSBI			P2-49	P2-63 P2-17 P1-69		P2-56 P2-55	P2-17		P2-63 P1-33		
MCU RST MCUCL1R MCUCL2R MCUCL3R MCUCL4R				P1-6 P1-10 P1-14 P1-18					P2-17		P2-49
MCUCLK1 MCUCLK2 MCUCLK3 MCUCLK4 MCUCLKS				P1-5 P1-9 P1-13 P1-17 P1-30							P1-13 P1-13 P1-13 P1-13 P1-13
MCUCMPH MCUD PE MCUHINT MPTFRZ MSKRYRN	P2-25 P2-32 P2-22							P1-24 P1-5	P2-15	P2-6	P2-47 P1-45

Table 3-2. Backplane Wiring List (Cont.)

SIGNAL	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	BUS
NOP NOP2 NOP2B NXT2 NXTFINH				P1-51 P1-37 P2-4 P1-24 P1-7	P2-45 P2-69 P1-30	P2-79		P2-45			P1-32
OUTRNB OUTRNDR OVFL PADDR PF WARN				P2-16	P1-44		P1-3		P2-79		P1-17 P1-18 P1-21 P1-05
PFWARNB PSELECT QUP RARDIS RDIOM		P2-65	P2-65						P1-24 P2-75	P2-58	P1-11 P2-18
RDOPND REPN ROMFCNT RSB RSSEL			P2-71 P2-15	P1-77 P1-28	P2-68 P1-66			P2-71 P2-62	P1-59	P1-25	
SAME SF00 SHFTCLK SI SKIPNOP	P1-75			P1-68 P1-64	P1-77 P1-73		P2-7 P1-47	P1-17	P1-47	P2-38	P1-15 P1-41 P1-49
SLOAD SO SPV STIOM STKNOP	P1-76				P2-61	P2-56			P1-48	P2-37	P1-14 P1-43 P1-62
SWLDRAR SYS PE T=0 TENB TINT	P2-17	P2-47	P2-47		P1-65				P2-22		P2-33 P2-3 P2-48 P2-34
TMRFRZI TR0 TR1 TR2 TR3				P2-41				P1-52 P1-69 P1-15 P1-25	P2-67 P2-65 P2-64 P2-63		P1-47
UBNT UNFRZ 4XCLK 4XCLKP ALPHA	P2-24			P1-67 P1-1 P1-2 P2-36	P2-11					P1-29	
ALUMODE ALUS0 ALUS1 ALUS2 ALUS3					P1-75 P1-26 P1-29 P1-28 P1-27						
BMCUPRTY RNDV CARRY CCPX CIR 04	P1-7 P1-6 P1-77				P2-12 P2-9 P2-52	P1-38 P1-68			P2-12	P2-3 P1-22	P1-37 P1-56 P2-11
CIR 07 CIR 08 CIR 12 CIR 13 CIR 14						P2-29 P2-31				P1-50 P1-51 P1-52 P1-53 P1-54	
CIR 15 CLFLAG03 CLOCKENB CNTRMAX COR 00	P2-31			P2-48 P1-27 P1-63		P2-76			P1-55		P2-26 P2-59 P1-29 P2-52
COR 01 COR 02 COR 10 COR 11 COR 13									P1-28 P1-27 P2-25 P2-26 P2-29		P2-54 P2-56 P1-41 P1-43 P1-46
COR 14 COR 15 CPUHFF CPUIN CPULOSEL									P2-27 P2-28		P1-44 P1-45 P2-64 P1-4 P2-63
	P1-19								P2-4		

Table 3-2. Backplane Wiring List (Cont.)

SIGNAL	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	BUS
CPULRFF CPUSEL CPUTIMER DATAPE DATAPOLL	P1- 3			P2-69			P2-37		P2-61 P1-76 P1-24 P1-21	P1- 1	
DATAPOLR DECSR DISPFLAG DS DVSB	P1-36 P1-26			P2-43	P1-67	P1-32				P1- 2	
ENABLE00 ENABLE01 ENABLE02 ENABLE03 ENABLE04									P2-25 P2- 9 P2-27 P2-11 P2-29		P2-40 P2-41 P2-42 P2-43 P2-44
ENABLE05 ENABLROM ENTIMER ERFRZINH EXTCLK	P2-21 P2-26	P2-68	P2-68	P2-75					P2-13		P2-45 P1-06 BNC
EXTINT FMR FLAG1 FLAG2 FLAG3	P1- 9 P1-13 P1-15 P1-16			P2-38 P2-19 P2- 3 P1-61	P1-13 P1-15 P1-74			P1- 9		P1- 8 P1- 5	
FPNLOS FROM 00 FROM 01 FROM 02 FRUNCLK	P2- 5 P1-29						P1-19		P2- 4 P2-12 P2- 6		P2-25 P2-26 P2-27
INCNAMFR INCP INDIRECT INHROMJ1 INSTSEL				P2-58 P1-25 P1-34		P1-35	P1- 7				P2-68 P2-41
INTCLKM INTFLAG INTPOLL INTPOLLR INTRP	P2-38 P1-35 P1- 5			P1-15	P1-48					P1-79 P1-80	
IOAPE IOCMP IOERROR IOFLG1 IOHIREQ									P2-70 P2-49 P2-45	P2-12 P1- 3 P2- 7 P2-19 P1- 4	
IOHROFF IOHSEL IOHSREQ IOILG IOINP									P2-36 P2-53 P1-62	P2-10 P2-24 P1-10 P2- 9 P2- 5	
IOLOREQ IOLOSEL IOLRQFF IOMOP 00 IOMOP 01									P2-47 P2-55 P2-35 P1-66 P1-67	P2-27 P2-21 P2- 8 P2-25 P2- 6	
IORESET IOSTROBE IOTIMER IOTO 01 IOTO 02									P2-51 P1-65 P1-69 P1-68	P1-33 P1-12 P2-23 P2-75 P2-77	P1-11
JLUI1 JLUI2 JMPJSR JUMPER01			P2-61	P1-22 P2-10	P1-24 P1- 3 P2-71						P1-25 P2-15
JUMPER02 LUTGATF MCIOTMP MCUCMP	P1-27 P1-17		P2-55	P1-75					P1-26 P2-17	P2-57 P2-68	P2-29
MCUCMPL MCUD 00 MCUD 01 MCUD 02 MCUD 03	P2- 3								P1-54 P1-53 P1-56 P1-55	P1-23 P1-63 P1-62 P1-65 P1-64	P1-51 P1-49 P1-55 P1-53

Table 3-2. Backplane Wiring List (Cont.)

SIGNAL	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	BUS
MCUD 04 MCUD 05 MCUD 06 MCUD 07 MCUD 08										P1-58 P1-57 P1-61 P1-62 P2-43	P1-67 P1-66 P1-68 P1-69 P1-70
MCUD 09 MCUD 10 MCUD 11 MCUD 12 MCUD 13										P2-44 P2-45 P2-46 P2-47 P2-48	P1-71 P1-72 P1-73 P1-74 P1-75
MCUD 14 MCUD 15 MCUDPRTY MCUINT MDPARITY										P2-49 P2-50 P2-13	P1-76 P1-77 P1-10 P1-72 P1-77
MODINT MOP 00 MOP 01 NEXT NIP										P1-12 P1-38 P2-14 P2- 8 P2-72 P2-74	P1-38 P2-14 P2- 8 P2-72 P2-74
NIPTOCIR NOP1 NOP2 NUMERIC NXT1										P1-11 P1-12	P2-79 P1-65 P1-66 P2-34
NXT=1 NXT=2 NXTDCD NXTGATE OFCENB										P2-79 P2- 1 P2-52 P1-23	P1-49 P1-73 P2-32
OPINP OPNSEL OVFL P-T01 P-T02										P1-37 P1-38	P2-53 P2-57 P1-53 P1-55 P1-33 P1-35 P2-35
P1-14 P1-3 P1-4 P3-45 P3-47										P2-21	P2- 1 P2-76 P2-66
P3-48 PADDIN08 PADDIN09 PADDIN10 PADDIN11										P1-19 P1-21	P2-28 P2-32
PADDX00 PADDX01 PANLREAD PANLSTOR										P2-18 P2-19	P2-33 P2-17
PAUSE POLLORSO PRTYMODE PWR ON PWR ONR										P2-18 P2-19	P2-33 P2-17
PWRFAIL QS R 00 R 01 R 02										P2-69	P1-36 P1-19
R 03 R 04 R 05 R 06 R 07										P2-69	P1-36 P1-19
R 08 R 09 R 10 R 11 R 12										P2-69	P1-36 P1-19
R 13 R 14 R 15 RAR 00 RAR 01										P2-69	P1-36 P1-19

Table 3-2. Backplane Wiring List (Cont.)

SIGNAL	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	BUS
TEST2 TNAME 00 TNAME 01 TO 00 TO 01	P1-18 P1-14			P1- 8		P1-77 P1-75	P1-51 P1-52			P2-16 P2-22	P2-22 P2-23
TO 02 U 00 U 01 U 02 U 03	P2-77 P2-10 P2-75 P2-76			P2-25 P1-44 P1-46 P1-47	P1- 8 P1-14 P1- 7 P1-17	P1-57 P1-61 P1-63 P1-65	P1- 9 P1-10 P1-11 P1-12	P2-23 P2-26	P2-10 P1-36 P1- 8		P2-24
U 04 U 05 U 06 U 07 U 08	P2-72 P2-71 P2-74 P2-73 P2-69			P2-32 P2-31 P2-29 P2-13 P2- 8	P1-18 P1-19 P1-21 P1-22 P2-13	P1-67 P1- 4 P1-45 P1-46 P2-35	P1-31 P1-32 P1-33 P1-34 P2- 7	P2-27 P2-28 P2-29 P2-31 P2-32		P1-10 P1-48	P2-13
U 09 U 10 U 11 U 12 U 13	P2-70 P2-68 P2-67 P2-65 P2-66				P2-14 P2-15 P2-16 P2-19 P2-21	P2-36 P2-33 P2-37 P2-44 P2-43	P2- 8 P2- 9 P2-10 P2-21 P2-22	P2-33 P2-34 P2-35 P2-36 P2-37			
U 14 U 15 U-T01 U-T02 V 00	P2-63 P2-64			P2-27	P2-22 P2-23	P2-46 P2-45	P2-23 P2-24 P1-23 P1-22	P2-38 P2-41		P2-24 P2-26	
V 01 V 02 V 03 V 04 V 05	P2-48 P2-47 P2-42 P2-46 P2-43			P2-75 P2-74 P2-73 P2-46 P2-45				P2- 9 P2-10 P2-11 P2-12 P2-13			
V 06 V 07 V 08 V 09 V 10	P2-44 P2-41 P2-36 P2-33 P2-35			P2-44 P2-43 P2-14 P2-13 P2-12				P2-14 P2-15 P2-16 P2-17 P2-18			
V 11 W	P2-37 P1-31			P2-11				P2-19 P2-55			

Table 4-1. Detailed Diagrams Index

4-1. INTRODUCTION.

4-2. This section contains diagram sets for the printed circuit assemblies (PCA's) used in the HP 3000 Computer System. Diagrams for cabinet electrical power systems are contained in separate manuals.

4-3. Each diagram set contains a schematic diagram, signal index, part location diagram, and integrated circuit index for one assembly. The diagram set documenting the 30310A Power Supply (set no. 700) treats the entire power supply as a single assembly. The diagram sets are numbered according to the list given in table 4-1.

4-4. SCHEMATIC DIAGRAMS.

4-5. The schematic diagrams are multisheet drawings. The drawings use a grid coordinate system which runs continuous over the entire drawing set. Each schematic sheet is broken into vertical grids A, B, C, etc. The horizontal grids start with grid 1 and continue numerically, ten grids for each sheet, throughout the diagram set.

4-6. Signals entering or leaving a sheet are shown with the grid coordinate of the source or destination. the Grid coordinate is always made up of a letter and a number and is set off from the signal name by parentheses.

4-7. An explanation of the logic symbology used in the schematic diagrams following this section is provided in section II. Section II also contains descriptions of the operation of complex integrated circuits used in the computer system.

4-8. SIGNAL INDEXES.

4-9. Each diagram set contains a signal index. This index lists the signals present at each pin of the various PCA connectors. Signals not used on the PCA but present on the connector pin are listed for reference. The signals are listed by pin number for each connector used. Some PCA's do not use all six connectors.

4-10. Signals between PCA's may be CPU/IOP Bus, or device controller signals. Signals used by the CPU/IOP PCA's are shown in a backplane wiring list, table 3-2. Signals on the I/O Bus are shown in table 3-1. Device controller signals are listed with the diagram sets and in the respective controller manuals.

4-11. PART LOCATION DIAGRAMS.

4-12. Each diagram set contains a part location diagram for the PCA or PCB documented by the set. The part location diagram provides information for locating connectors, pins, and components.

4-13. INTEGRATED CIRCUIT INDEXES.

4-14. Each diagram set contains an integrated circuit index for the PCA or PCB documented by the set. The integrated circuit index provides a cross reference between the integrated circuit references used on the schematic diagrams and the HP part number of the circuit. The part number may be used to reference a circuit description in section II or to replace the part.

IN THIS MANUAL	DD SET NO.	TITLE
	200	READ-ONLY MEMORY (ROM) PCA (30001-60001)
	201	SKIP AND SPECIAL FIELD (SSF) PCA (30001-60002)
	202	ARITHMETIC AND LOGIC UNIT (ALU) PCA (30001-60003)
	203	R-BUS PCA (30001-60004)
	204	S-BUS PCA (30001-60005)
	205	CURRENT INSTRUCTION REGISTER (CIR) PCA (30001-60006)
	206	MODULE CONTROL UNIT (MCU) PCA (30001-60007)
	207	INPUT/OUTPUT PROCESSOR (IOP) PCA (30001-60008)
	208	CENTRAL DATA BUS TERMINATOR PCA (30001-60009)
	209	INPUT/OUTPUT PROCESSOR BUS TERMINATOR PCA (30001-60016)
	210	POWER BUS TERMINATOR PCA (30001-60021)
	211	CONTROL PCB (30001-60010)
	300	MEMORY LOAD PCA (30005-60001)
	301	MEMORY DATA AND CONTROL PCA (30005-60002)
	302	MEMORY DRIVE AND SENSE PCA (30006-60002)
	404	SYSTEM CLOCK/CONSOLE INTERFACE PCA (30031-60001)
	405	MULTIPLEXER CHANNEL PCA (30035-60001)
	500	UNIVERSAL INTERFACE (TTL) PCA (30050-60001)
	501	UNIVERSAL INTERFACE (DIFFERENTIAL) PCA (30051-60001)
	502	UNIVERSAL INTERFACE (TTL) PCA (30050-60003)
	503	SYNCHRONOUS SINGLE LINE CONTROLLER PCA (30055-60001)
	508	TERMINAL DATA INTERFACE PCA (30060-60001)
	509	TERMINAL CONTROL INTERFACE PCA (30061-60001)
	600	DISC FILE READ/WRITE PCA (30202-60001)
	601	DISC FILE BUS PCA (30202-60002)
	602	DISC CONTROLLER PROCESSOR PCA (30202-60003)
	603	DISC MEMORY CONTROLLER PCA (30203-60001)
	604	DISC MEMORY DATA PCA (30203-60002)
	605	CARD READER INTERFACE PCA (30206-60001)
	606	CARTRIDGE DISC CONTROLLER PCA (30210-60001)
	607	MAGNETIC TAPE (9 TRACK) CONTROLLER PCA (30215-60001)
	608	MAGNETIC TAPE CONTROLLER PROCESSOR PCA (30215-60002)
	609	MAGNETIC TAPE (7 TRACK) CONTROLLER PCA (30217-60001)
	700	30310A POWER SUPPLY
	800	AUXILIARY CONTROL PANEL INPUT PCB (30350-60001)
	801	AUXILIARY CONTROL PANEL DISPLAY PCB (30350-60002)
	802	AUXILIARY CONTROL PANEL INTERFACE PCA (30350-60006)
	803	INPUT/OUTPUT MAINTENANCE PANEL INTERFACE PCA (30351-60001)
	804	HARDWARE MAINTENANCE PANEL INPUT PCB (30352-60001)
	805	HARDWARE MAINTENANCE PANEL DISPLAY PCB (30352-60002)

CPU/IOP DETAILED DIAGRAM SET

DD-200

READ ONLY MEMORY (ROM) PCA

30001-60001

SERIES ~~1314~~


1403

SIGNAL INDEX

P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	COM	1	COM	1	—
2	COM	2	COM	2	—
3	ROM01	3	RORT19	3	IROM16
4	ROM00	4	RORT18	4	IROM0
5	RAR11	5	RORT17	5	IROM17
6	RAR10	6	RORT16	6	IROM1
7	RAR09	7	RORT23	7	IROM18
8	RAR08	8	RORT22	8	IROM2
9	RAR07	9	RORT21	9	IROM19
10	RAR06	10	RORT20	10	IROM3
11	RAR05	11	V11	11	IROM20
12	RAR04	12	V10	12	IROM4
13	RAR03	13	V09	13	IROM21
14	RAR02	14	V08	14	IROM5
15	RAR01	15	RSSEL	15	IROM22
16	RAR00	16		16	IROM6
17	DISPLAY	17	RORT15	17	IROM23
18	+5V	18	ROM31	18	IROM7
19	+5V	19	+5V	19	IROM24
20	+5V	20	+5V	20	IROM8
21	ROM02	21	SF00	21	IROM25
22	+5V	22	SF04	22	IROM9
23	ROM06	23	SF02	23	IROM26
24	ROM03	24	SF01	24	IROM10
25	ROM05	25	RORT24	25	IROM27
26	ROM07	26	SF03	26	IROM11
27	ROM04	27	RORT25	27	IROM28
28	ROM08	28	RORT26	28	IROM12
29	COM	29	RORT27	29	IROM29
30		30		30	IROM13
31	ROM11	31		31	IROM30
32	ROM10	32	PANLSTOR	32	IROM14
33	ROM14	33	REPEAT	33	IROM31
34	ROM13	34		34	IROM15
35	ROM12	35		35	—
36	ROM09	36		36	ENABLROM
37	ROMFCN1	37		37	BRAR0
38	ROM15	38		38	BRAR1
39	COM	39	COM	39	BRAR2
40	COM	40	COM	40	BRAR3
41	ROM16	41	NOP2B	41	BRAR4
42	ROM24	42	DATA	42	BRAR5
43	ROM17	43	V07	43	BRAR6
44	ROM25	44	V06	44	BRAR7
45	ROM18	45	V05	45	BRAR8
46	ROM26	46	V04	46	BRAR9
47	ROM19	47	SWLDRAR	47	BRAR10
48	ROM27	48	STORAR	48	BRAR11
49	COM	49	JMPGATE	49	—
50	R12	50	RF03	50	—
51	ROM20	51	SPV		
52	R14	52	RF02		
53	ROM21	53	NXT=1		
54	R15	54	RF01		
55	ROM22	55	LUTGATE		
56	R13	56	RF00		
57	ROM23	57	NXT=2		
58	+5V	58			
59	+5V	59	+5V		
60	+5V	60	+5V		
61	ROM28	61	JLUI1		
62	+5V	62			
63	ROM30	63	NXT1		
64	ROM29	64			
65	R00	65	RARDIS		
66	R02	66	INHROMJ1		
67	R01	67			
68	R03	68	ENABLROM		
69	R04	69	PWR ONB		
70	R06	70	SKIP		
71	R05	71	RSB		
72	R07	72	JSB1		
73	R10	73	V03		
74	R08	74	V02		
75	R09	75	V01		
76	R11	76	V00		
77		77	BUSOP		
78	CLOCK	78	CPURST		
79	FREEZE	79	COM		
80	COM	80	COM		

I.C. INDEX


U	1820-	U	1820-	U	1820-
21,41,51,71	0759	121	0373	151	0574
81	0755	122	0282	152	0282
		123	0374	154	0374
91	0373	125	0141	155	0424
92	0755	126	0574	156	0837
93	0574	127,128	0846		
94	0690	129	0574	161	0574
95	0140			162	0755
96-98	0846	131	0424		
99	0686	132	0755		
		133	0372		
101	0373	135	0424		
102-108	0574				
109	0846	141	0239		
111	0373	142	0374		
112	0574	143	0141		
113	0282	145	0373		
114-119	0574	146	0371		
		149	0574		



NOTE: "XXX" INDICATES A CONNECTION WITH NO SIGNAL NAME.
 "--" INDICATES NO CONNECTION TO PIN.

CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PC-22-1531	A-1235-22
D	PC-22-1577	A-1244-22
E	22-1609	A-1247-22
F	22-1661	A-1303-22
G	22-1767	A-1314-22
H	22-1814	B-1314-22

PI-16	RAR 8
(B12)	PI-15
(E12)	PI-14
(D12)	PI-13
(C12)	PI-12
(G13)	PI-11
(G13)	PI-10
(G13)	PI-9
(G13)	PI-8
(G13)	PI-7
(G13)	PI-6
(G13)	PI-5



1. ALL RESISTORS ARE 1K
 NOTES: UNLESS OTHERWISE SPECIFIED


30001-60001
 READ ONLY MEMORY (ROM) PCA
 ENGINEER APPROVED DATE
 HEWLETT-PACKARD CO.
 DATA SYSTEMS DEVELOPMENT DIVISION

SIGNAL INDEX

P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	COM	1	COM	1	—
2	COM	2	COM	2	—
3	ROM01	3	RORT19	3	IROM16
4	ROM00	4	RORT18	4	IROM0
5	RAR11	5	RORT17	5	IROM17
6	RAR10	6	RORT16	6	IROM1
7	RAR09	7	RORT23	7	IROM18
8	RAR08	8	RORT22	8	IROM2
9	RAR07	9	RORT21	9	IROM19
10	RAR06	10	RORT20	10	IROM3
11	RAR05	11	V11	11	IROM20
12	RAR04	12	V10	12	IROM4
13	RAR03	13	V09	13	IROM21
14	RAR02	14	V08	14	IROM5
15	RAR01	15	RSSEL	15	IROM22
16	RAR00	16		16	IROM6
17	DISPLAY	17	RORT15	17	IROM23
18	+5V	18	ROM31	18	IROM7
19	+5V	19	+5V	19	IROM24
20	+5V	20	+5V	20	IROM8
21	ROM02	21	SF00	21	IROM25
22	+5V	22	SF04	22	IROM9
23	ROM06	23	SF02	23	IROM26
24	ROM03	24	SF01	24	IROM10
25	ROM05	25	RORT24	25	IROM27
26	ROM07	26	SF03	26	IROM11
27	ROM04	27	RORT25	27	IROM28
28	ROM08	28	RORT26	28	IROM12
29	COM	29	RORT27	29	IROM29
30		30		30	IROM13
31	ROM11	31		31	IROM30
32	ROM10	32	PANLSTOR	32	IROM14
33	ROM14	33	REPEAT	33	IROM31
34	ROM13	34		34	IROM15
35	ROM12	35		35	—
36	ROM09	36		36	ENABLROM
37	ROMFCN1	37		37	BRAR0
38	ROM15	38		38	BRAR1
39	COM	39	COM	39	BRAR2
40	COM	40	COM	40	BRAR3
41	ROM16	41	NOP2B	41	BRAR4
42	ROM24	42	DATA	42	BRAR5
43	ROM17	43	V07	43	BRAR6
44	ROM25	44	V06	44	BRAR7
45	ROM18	45	V05	45	BRAR8
46	ROM26	46	V04	46	BRAR9
47	ROM19	47	SWLDRAR	47	BRAR10
48	ROM27	48	STORAR	48	BRAR11
49	COM	49	JMPGATE	49	—
50	R12	50	RF03	50	—
51	ROM20	51	SPV		
52	R14	52	RF02		
53	ROM21	53	NXT=1		
54	R15	54	RF01		
55	ROM22	55	LUTGATE		
56	R13	56	RF00		
57	ROM23	57	NXT=2		
58	+5V	58			
59	+5V	59	+5V		
60	+5V	60	+5V		
61	ROM28	61	JLU11		
62	+5V	62			
63	ROM30	63	NXT1		
64	ROM29	64			
65	R00	65	RARDIS		
66	R02	66	INHROMJ1		
67	R01	67			
68	R03	68	ENABLROM		
69	R04	69	PWR ONB		
70	R06	70	SKIP		
71	R05	71	RSB		
72	R07	72	JSB1		
73	R10	73	V03		
74	R08	74	V02		
75	R09	75	V01		
76	R11	76	V00		
77		77	BUSOP		
78	CLOCK	78	CPURST		
79	FREEZE	79	COM		
80	COM	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-
21,41,51,71	0759	121	0373	151	0574
81	0755	122	0282	152	0282
91	0373	123	0374	154	0374
92	0755	125	0141	155	0424
93	0574	126	0574	156	0837
94	0690	127,128	0846		
95	0140	129	0574	161	0574
96-98	0846	131	0424	162	0755
99	0686	132	0755		
		133	0372		
101	0373	135	0424		
102-108	0574				
109	0846	141	0239		
111	0373	142	0374		
112	0574	143	0141		
113	0282	145	0373		
114-119	0574	146	0371		
		149	0574		



NOTE: "XXX" INDICATES A CONNECTION WITH NO SIGNAL NAME.
 "-" INDICATES NO CONNECTION TO PIN.

CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PC-22-1531	A-1235-22
D	PC-22-1577	A-1244-22
E	22-1609	A-1247-22
F	22-1661	A-1303-22
G	22-1767	A-1314-22
H	22-1814	B-1314-22




TABLE I

LET.	R ₁	R ₂	R ₃	LET.	R ₁	R ₂	R ₃	LET.	R ₁	R ₂	R ₃	LET.	R ₁	R ₂	R ₃
A	RS	R6	L	RSF	RAF	W	R12D	R11D	GG	R19B	R18B				
B	R1G	R2G	M	R3E	R4E	X	R12C	R11C	HH	R19A	R18A				
C	R1F	R2F	N	R3A	R4A	Y	R12B	R11B							
D	R1E	R2E	P	R3B	R4B	Z	R12A	R11A							
E	R1A	R2A	Q	R3C	R4C	AA	R15	R16							
F	R1B	R2B	R	R3D	R4D	BB	R19G	R18G							
G	R1C	R2C	S	R14	R13	CC	R19F	R18F							
H	R1D	R2D	T	R12G	R11G	DD	R19E	R18E							
J	R8	R7	U	R12F	R11F	EE	R19D	R18D							
K	R3G	R4G	V	R12E	R11E	FF	R19C	R18C							

ASSEMBLY # 30001-60001

* REFERENCE DESIGNATION *	* HP * * PART NO. *	* DESCRIPTION *	* MFR * * CODE *	* MFR * * PART NO. *	* TO *
* C1-8,12-18,22-33,35-37 *	* 0160-2055 *	* CAPACITOR,FXD,CER,0.01 UF,+80 -20%,100VDCW	* 28480 *	* 0160-2055 *	* 30 *
* C9,19-21,34 *	* 0150-0121 *	* CAPACITOR,FXD,CER, 0.1UF,+80-20%,50 VDCW	* 56289 *	* 5C5081-CML *	* 5 *
* C10,39 *	* 0180-0229 *	* CAPACITOR,FXD,ELECT,33 UF,10%,10 VDCW	* 28480 *	* 0180-0229 *	* 2 *
* C11,38 *	* 0160-0127 *	* CAPACITOR,FXD,NON-ELECT,1UF	* 56289 *	* 5C13C-CML *	* 2 *
* E1-4 *	* 0360-0294 *	* TERMINAL,STUB,0.063 DIA.	* 88245 *	* 201B-2 *	* 4 *
* R1,3,9-11,17,18,20,23 *	* 1810-0080 *	* RESISTOR,7 X 500 OHMS,5%,500 PPM	* 56289 *	* 200C-1A54-CRR *	* 9 *
* R2,4,12,19 *	* 1810-0030 *	* RESISTOR,7 X 1K OHM,5%,500PPM	* 56289 *	* 200C1618-CRR *	* 4 *
* R5,8,13,16 *	* 0757-0416 *	* RESISTOR,FXD,FLM,511 OHMS,1%,1/8W	* 28480 *	* 0757-0416 *	* 4 *
* R6,7,14,15,21,22,24-27,30 *	* 0757-0280 *	* RESISTOR,FXD,FLM,1K,1%,1/8W	* 28480 *	* 0757-0280 *	* 11 *
* R28,29 *	* 0698-0082 *	* RESISTOR,FXD,FLM,4640HMS,1%,0.125W	* 19701 *	* MF4C,T-0 *	* 2 *
* U12 *	* 1816-0073 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0073 *	* 1 *
* U14 *	* 1816-0277 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0277 *	* 1 *
* U15 *	* 1816-0075 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0075 *	* 1 *
* U16 *	* 1816-0240 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0240 *	* 1 *
* U17 *	* 1816-0077 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0077 *	* 1 *
* U18 *	* 1816-0078 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0078 *	* 1 *
* U19 *	* 1816-0079 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0079 *	* 1 *
* U21,41,51,71 *	* 1820-0759 *	* IC,LP 8-BIT RECEIVER NON-INVERTING (TRI-STATE),TTL	* 28480 *	* 1820-0759 *	* 4 *
* U22 *	* 1816-0080 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0080 *	* 1 *
* U24 *	* 1816-0278 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0278 *	* 1 *
* U25 *	* 1816-0082 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0082 *	* 1 *
* U26 *	* 1816-0241 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0241 *	* 1 *
* U27 *	* 1816-0084 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0084 *	* 1 *
* U28 *	* 1816-0085 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0085 *	* 1 *
* U29 *	* 1816-0086 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0086 *	* 1 *
* U32 *	* 1816-0087 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0087 *	* 1 *
* U34 *	* 1816-0279 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0279 *	* 1 *
* U35 *	* 1816-0089 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0089 *	* 1 *
* U36 *	* 1816-0242 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0242 *	* 1 *
* U37 *	* 1816-0091 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0091 *	* 1 *
* U38 *	* 1816-0092 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0092 *	* 1 *
* U39 *	* 1816-0093 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0093 *	* 1 *
* U42 *	* 1816-0094 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0094 *	* 1 *
* U44 *	* 1816-0280 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0280 *	* 1 *
* U45 *	* 1816-0096 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0096 *	* 1 *
* U46 *	* 1816-0243 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0243 *	* 1 *
* U47 *	* 1816-0228 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0228 *	* 1 *
* U48 *	* 1816-0099 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0099 *	* 1 *
* U49 *	* 1816-0100 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0100 *	* 1 *
* U52 *	* 1816-0101 *	* IC, ROM, 4 X 256 BIT	* 28480 *	* 1816-0101 *	* 1 *

ASSEMBLY # 30001-60001 (CONTINUED)

* REFERENCE DESIGNATION *	* HP PART NO. *	* DESCRIPTION *	* MFR CODE *	* MFR PART NO. *	* TO *
* U54	* 1816-0281	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0281	* 1 *
* U55	* 1816-0103	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0103	* 1 *
* U56	* 1816-0244	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0244	* 1 *
* U57	* 1816-0105	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0105	* 1 *
* U58	* 1816-0245	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0245	* 1 *
* U59	* 1816-0107	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0107	* 1 *
* U62	* 1816-0108	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0108	* 1 *
* U64	* 1816-0282	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0282	* 1 *
* U65	* 1816-0110	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0110	* 1 *
* U66	* 1816-0246	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0246	* 1 *
* U67	* 1816-0227	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0227	* 1 *
* U68	* 1816-0113	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0113	* 1 *
* U69	* 1816-0114	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0114	* 1 *
* U72	* 1816-0115	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0115	* 1 *
* U74	* 1816-0283	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0283	* 1 *
* U75	* 1816-0117	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0117	* 1 *
* U76	* 1816-0247	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0247	* 1 *
* U77	* 1816-0119	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0119	* 1 *
* U78	* 1816-0120	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0120	* 1 *
* U79	* 1816-0121	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0121	* 1 *
* U81,92,132,162	* 1820-0755	* IC,8-BIT DRIVER NON-INVERTING(TRI-STATE),TTL	* 28480	* 1820-0755	* 4 *
* U82	* 1816-0122	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0122	* 1 *
* U84	* 1816-0284	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0284	* 1 *
* U85	* 1816-0124	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0124	* 1 *
* U86	* 1816-0248	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0248	* 1 *
* U87	* 1816-0126	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0126	* 1 *
* U88	* 1816-0127	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0127	* 1 *
* U89	* 1816-0128	* IC, ROM, 4 X 256 BIT	* 28480	* 1816-0128	* 1 *
* U91,101,111,121,145	* 1820-0373	* IC,HS DUAL 4-INPUT NAND GATE,TTL	* 01295	* SN74H20N	* 5 *
* U93,102,114-118,126,129,149,151	* 1820-1033	* IC,QUAD D FLIP-FLOP,TRI STATE OUTPUT,TTL	* 18324	* N8T1108	* 11 *
* U94	* 1820-0690	* IC,SHS DUAL 4-INPUT NAND BUFFER,TTL	* 01295	* SN74S40N	* 1 *
* U95	* 1820-0140	* IC,DUAL 4-INPUT AND RUFFER,TTL	* 04713	* SC7513PK	* 1 *
* U96-98,109,127,128	* 1820-0846	* IC,QUAD BUFFER (TRI-STATE),TTL	* 27014	* DM8094N	* 6 *
* U99	* 1820-0686	* IC,TRIPLE 3-INPUT AND GATE,SCHOTTKY TT	* 01295	* SN74511N	* 1 *
* U103-108,112,119,161	* 1820-0574	* IC,QUAD D FLIP-FLOP W/PAR CLK AND CLEAR,TTL	* 27014	* DM8551N	* 9 *
* U113,122,152	* 1820-0282	* IC,QUAD 2-INPUT EXCLUSIVE OR GATE,TTL	* 01295	* SN13603	* 1 *
* U123,142,154	* 1820-0374	* IC,HS DUAL 4-INPUT AND GATE,TTL	* 01295	* SN74H21N	* 3 *
* U125,143	* 1820-0141	* IC,QUAD 2-INPUT AND GATE,TTL	* 04713	* MC3001P	* 2 *
* U131,135,155	* 1820-0424	* IC,HS HEX INVERTER,TTL	* 01295	* SN74H04N	* 3 *
* U133	* 1820-0372	* IC,TRIPLE 3-INPUT AND GATE,TTL	* 01295	* SN74H11N	* 1 *
* U141	* 1820-0239	* IC,QUAD 2-INPUT NOR GATE,TTL	* 04713	* MC3002P	* 1 *
* U146	* 1820-0371	* IC,HS TRIPLE 3-INPUT NAND GATE,TTL	* 01295	* SN74H10N	* 1 *
* U156	* 1820-0837	* IC,DUAL 4-INPUT NOR GATE,TTL	* 18324	* N8815A	* 1 *
* U159	* 1810-0037	* RESISTOR,ARRAY,8 X 1K OHM,2% EA,1-3/4W	* 11236	* 760 SER/16 PIN	* 1 *

CPU/IOP DETAILED DIAGRAM SET

DD-201

SKIP AND SPECIAL FIELD (SSF) PCA

30001-60002

SERIES 1247 = REV A


1330 = REV B

SIGNAL INDEX


P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	4XCLK	1	COM	1	COM
2	4XCLKR	2	COM	2	XXX
3	EXTCLK	3	FLAG2	3	---
4	TEST1	4	NOP2B	4	---
5	MCUCLK1	5	STATUS06	5	---
6	MCUCL1R	6	SR02	6	---
7	NXTFINH	7	STATUS04	7	---
8	TEST2	8	U08	8	---
9	MCUCLK2	9	CARRY	9	---
10	MCUCL2R	10	JMPJSB	10	---
11	CLOCKS	11	STATUS05	11	---
12	IORESET	12	BNDV	12	---
13	MCUCLK3	13	U07	13	---
14	MCUCL3R	14	RORT16	14	---
15	INTCLKM	15	STATUS07	15	---
16	PFWARNB	16	OVFL	16	---
17	MCUCLK4	17	JMPFRZ	17	---
18	MCUCL4R	18	T=0	18	---
19	PWR ONB	19	FLAG1	19	---
20	+5V	20	+5V	20	---
21	IORSTSW	21	OVFL	21	---
22	JLUI2	22	CARRY	22	---
23	CPURSTS	23	IOFLG1	23	---
24	NXT2	24	STIOM	24	---
25	INCP	25	U00	25	---
26	TINT	26	DVSB	26	---
27	CLOCKENB	27	U15	27	---
28	RSB	28	U06	28	---
29	PWRFAIL	29	U06	29	---
30	MCUCLKS	30	---	30	---
31	STSTATUS	31	U05	31	---
32	---	32	U04	32	---
33	NXTDCD	33	T00	33	---
34	INDIRECT	34	NUMERIC	34	---
35	NXTGATE	35	OFCENB	35	---
36	PWR ON	36	ALPHA	36	---
37	NOP2	37	---	37	---
38	FRUNCLK	38	FHB	38	---
39	COM	39	COM	39	---
40	COM	40	COM	40	---
41	DISPLAY	41	TMRFRZI	41	---
42	SKIP	42	---	42	---
43	STATUS02	43	DECSR	43	---
44	U01	44	RORT26	44	---
45	STATUS01	45	SDISFLAG	45	---
46	U02	46	RORT27	46	---
47	U03	47	RORT24	47	---
48	REPEAT	48	CLFLAG03	48	---
49	BNDT	49	RORT25	49	---
50	RPTFCN	50	CLSR	49	+5V
51	NOP	51	SINTFLAG	50	+5V
52	STKBNOP	52	CCPX	51	---
53	NXT=1	53	RORT23	52	---
54	STATUS03	54	HALT	53	---
55	NXT=2	55	INCRS	54	---
56	STATUS00	56	INCTR	55	---
57	NEXT	57	RREG00	56	---
58	SR00	58	INCNAMER	57	---
59	INTRP	59	---	58	---
60	+5V	60	+5V	59	---
61	FLAG3	61	---	60	---
62	RORT15	62	---	61	---
63	CNTRMAX	63	JBNDV	62	---
64	SKIPNOP	64	---	63	---
65	NOP1	65	---	64	---
66	NOP2	66	---	65	---
67	UBNT	67	---	66	---
68	SAME	68	---	67	---
69	JMPGATE	69	CPUTIMER	68	---
70	RORT19	70	---	69	---
71	SR01	71	---	70	---
72	RORT18	72	---	71	---
73	---	73	---	72	---
74	RORT17	74	---	73	---
75	LUTGATE	75	ENTIMER	74	---
76	BUSOP	76	---	75	---
77	ROMFCNT	77	RUNFF	76	---
78	CLOCK	78	CPURST	77	---
79	FREEZE	79	NIRTOCIR	78	---
80	COM	80	COM	79	---
				80	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
12,13	0512	41	0141	64	0724	92	0205	133	0696
14	0515	42	0205	65	0696	93	0681	134	0141
16	0142	43	0688	66	0685	94	0683	135-137	0424
18	0697	44	0837	67	0760	95	0374	---	---
21	0370	45	0512	68	0697	96	0683	143	0515
22	1035	46	0686	---	---	---	---	144-147	0608
23	0424	47	0141	72,73	0371	102	0691	---	---
24	0695	48	0370	74	0424	103-107	0370	154	0372
28	0697	---	---	75	0141	112-116	0739	155	0376
---	---	52	0372	76	0686	117	0696	156,157	0371
32	0141	53	0239	77	0685	118	0373	---	---
33	0739	54	0370	78	0681	---	---	164	0239
34	0685	55	0696	---	---	122	0370	165	0375
35	0375	56,57	0695	82-85	0615	123-126	0371	---	---
36	0695	58	0376	86	0690	---	0373	---	---
37	0681	---	---	87	0697	---	0681	---	---
38	0535	63	0424	88	0690	---	---	---	---



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-154B	B-1228-22
D	22-1609	B-1247-22
E	ERRATA	NO CHANGE




2. BYPASS EACH 74540 PACK 1.0UF CER
 1. BYPASS EACH 745... PACK .01UF CER
 NOTES: UNLESS OTHERWISE SPECIFIED

SIGNAL INDEX


P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	4XCLK	1	COM	1	COM
2	4XCLKR	2	FLAG2	2	XXX
3	EXTCLK	3	NOP2B	3	---
4	TEST1	4	STATUS06	4	---
5	MCUCLK1	5	SR02	5	---
6	MCUCL1R	6	STATUS04	6	---
7	NXTFINH	7	U08	7	---
8	TEST2	8	CARRY	8	---
9	MCUCLK2	9	JMPJSB	9	---
10	MCUCL2R	10	STATUS05	10	---
11	CLOCKS	11	BNDV	11	---
12	IORESET	12	U07	12	---
13	MCUCLK3	13	RORT16	13	---
14	MCUCL3R	14	STATUS07	14	---
15	INTCLKM	15	OVFL	15	---
16	PFWARNB	16	JMPFRZ	16	---
17	MCUCLK4	17	T=0	17	---
18	MCUCL4R	18	FLAG1	18	---
19	PWR ONB	19	+5V	19	---
20	+5V	20	OVFL	20	---
21	IORSTSW	21	CARRY	21	---
22	JLUI2	22	IOFLG1	22	---
23	CPURSTS	23	STIOM	23	---
24	NXT2	24	U00	24	---
25	INCP	25	DVSB	25	---
26	TINT	26	U15	26	---
27	CLOCKENB	27	U06	27	---
28	RSB	28	U05	28	---
29	PWRFAIL	29	U04	29	---
30	MCUCLKS	30	T00	30	---
31	STSTATUS	31	NUMERIC	31	---
32		32	OFENB	32	---
33	NXTDCD	33	ALPHA	33	---
34	INDIRECT	34	FHB	34	---
35	NXTGATE	35	COM	35	---
36	PWR ON	36	COM	36	---
37	NOP2	37	TMRFRZI	37	---
38	FRUNCLK	38	DECSR	38	---
39	COM	39	RORT26	39	---
40	COM	40	SDISFLAG	40	---
41	DISPLAY	41	RORT27	41	---
42	SKIP	42	RORT24	42	---
43	STATUS02	43	CLFLAG03	43	---
44	U01	44	RORT25	44	---
45	STATUS01	45	CLSR	45	---
46	U02	46	SINTFLAG	46	---
47	U03	47	CCPX	47	---
48	REPEAT	48	RORT23	48	---
49	BNDT	49	HALT	49	---
50	RPTFCN	50	INCRS	50	---
51	NOP	51	INCTR	51	---
52	STKBNOP	52	RREG00	52	---
53	NXT=1	53	INCNAMER	53	---
54	STATUS03	54	+5V	54	---
55	NXT=2	55	+5V	55	---
56	STATUS00	56	JBNDV	56	---
57	NEXT	57		57	---
58	SR00	58		58	---
59	INTRP	59		59	---
60	+5V	60		60	---
61	FLAG3	61		61	---
62	RORT15	62		62	---
63	CNTRMAX	63		63	---
64	SKIPNOP	64		64	---
65	NOP1	65		65	---
66	NOP2	66		66	---
67	UBNT	67		67	---
68	SAME	68		68	---
69	JMPGATE	69		69	---
70	RORT19	70		70	---
71	SR01	71		71	---
72	RORT18	72		72	---
73		73		73	---
74	RORT17	74		74	---
75	LUTGATE	75		75	---
76	BUSOP	76		76	---
77	ROMFCNT	77		77	---
78	CLOCK	78		78	---
79	FREEZE	79		79	---
80	COM	80		80	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
12,13	0512	41	0141	64	0724	92	0205	133	0696
14	0515	42	0205	65	0696	93	0681	134	0141
16	0142	43	0688	66	0685	94	0683	135-137	0424
18	0697	44	0837	67	0760	95	0374		
21	0370	45	0512	68	0697	96	0683	143	0515
22	1035	46	0686					144-147	0608
23	0424	47	0141	72,73	0371	102	0691		
24	0695	48	0370	74	0424	103-107	0370	154	0372
28	0697			75	0141	112-116	0739	155	0376
		52	0372	76	0686		0696	156,157	0371
		53	0239	77	0685	118	0373		
32	0141	54	0370	78	0681			164	0239
33	0739	55	0696			122	0370	165	0375
34	0685	56,57	0695	82-85	0615	123-126	0371		
35	0375	58	0376	86	0690		0373		
36	0695			87	0697		0681		
37	0681			88	0690				
38	0535	63	0424						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1548	A-1228-22
D	22-1609	A-1247-22
E	ERRATA	NO CHANGE




SIGNAL INDEX

P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	4XCLK	1	COM	1	COM
2	4XCLKR	2	FLAG2	2	XXX
3	EXTCLK	3	NOP2B	3	---
4	TEST1	4	STATUS06	4	---
5	MCUCLK1	5	SR02	5	---
6	MCUCL1R	6	STATUS04	6	---
7	NXTFINH	7	U08	7	---
8	TEST2	8	CARRY	8	---
9	MCUCLK2	9	JMPJSB	9	---
10	MCUCL2R	10	STATUS05	10	---
11	CLOCKS	11	BNDV	11	---
12	IORESET	12	U07	12	---
13	MCUCLK3	13	RORT16	13	---
14	MCUCL3R	14	STATUS07	14	---
15	INTCLKM	15	OVFL	15	---
16	PFWARNB	16	JMPFRZ	16	---
17	MCUCLK4	17	T=0	17	---
18	MCUCL4R	18	FLAG1	18	---
19	PWR ONB	19	+5V	19	---
20	+5V	20	OVFL	20	---
21	IORSTSW	21	CARRY	21	---
22	JLUI2	22	IOFLG1	22	---
23	CPURSTS	23	STIOM	23	---
24	NXT2	24	U00	24	---
25	INCP	25	DVSB	25	---
26	TINT	26	U15	26	---
27	CLOCKENB	27	U06	27	---
28	RSB	28	U05	28	---
29	PWRFAIL	29	U04	29	---
30	MCUCLKS	30	T00	30	---
31	STSTATUS	31	NUMERIC	31	---
32		32	OFENB	32	---
33	NXTDCD	33	ALPHA	33	---
34	INDIRECT	34	FHB	34	---
35	NXTGATE	35	COM	35	---
36	PWR ON	36	COM	36	---
37	NOP2	37	COM	37	---
38	FRUNCLK	38	TMRFRZI	38	---
39	COM	39		39	---
40	COM	40		40	---
41	DISPLAY	41		41	---
42	SKIP	42		42	---
43	STATUS02	43	DECSR	43	---
44	U01	44	RORT26	44	---
45	STATUS01	45	SDISFLAG	45	---
46	U02	46	RORT27	46	---
47	U03	47	RORT24	47	---
48	REPEAT	48	CLFLAG03	48	---
49	BNDT	49	RORT25	49	---
50	RPTFCN	50	CLSR	49	+5V
51	NOP	51	SINTFLAG	50	+5V
52	STKBNOP	52	CCPX	51	
53	NXT=1	53	RORT23	52	
54	STATUS03	54	HALT	53	
55	NXT=2	55	INCRS	54	
56	STATUS00	56	INCTR	55	
57	NEXT	57	RREG00	56	
58	SR00	58	INCNAMER	57	
59	INTRP	59		58	
60	+5V	60		59	
61	FLAG3	61	+5V	60	
62	RORT15	62		61	
63	CNTRMAX	63	JBNDV	62	
64	SKIPNOP	64		63	
65	NOP1	65		64	
66	NOP2	66		65	
67	UBNT	67		66	
68	SAME	68		67	
69	JMPGATE	69	CPUTIMER	68	
70	RORT19	70		69	
71	SR01	71		70	
72	RORT18	72		71	
73		73		72	
74	RORT17	74		73	
75	LUTGATE	75	ENTIMER	74	
76	BUSOP	76		75	
77	ROMFCNT	77	RUNFF	76	
78	CLOCK	78	CPURST	77	
79	FREEZE	79	NIRTOCIR	78	
80	COM	80	COM	79	
				80	


I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
12,13	0512	41	0141	64	0724	92	0205	133	0696
14	0515	42	0205	65	0696	93	0681	134	0141
16	0142	43	0688	66	0685	94	0683	135-137	0424
18	0697	44	0837	67	0760	95	0374		
21	0370	45	0512	68	0697	96	0683	143	0515
22	1035	46	0686					144-147	0608
23	0424	47	0141	72,73	0371	102	0691		
24	0695	48	0370	74	0424	103-107	0370	154	0372
28	0697			75	0141	112-116	0739	155	0376
		52	0372	76	0686	117	0696	156,157	0371
32	0141	53	0239	77	0685	118	0373		
33	0739	54	0370	78	0681			164	0239
34	0685	55	0696			122	0370	165	0375
35	0375	56,57	0695	82-85	0615	123-126	0371		
36	0695	58	0376	86	0690	127	0373		
37	0681			87	0697	128	0681		
38	0535	63	0424	88	0690				

REV A
1820-1033



CHANGE	REFERENCE	REVISION/DESCRIPTION
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1548	B-1228-22
D	22-1609	B-1247-22
E	ERRATA	NO CHANGE



CPU/IOP DETAILED DIAGRAM SET

DD-202

ARITH AND LOGIC UNIT (ALU) PCA


30001-60003

SERIES 1233


P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	S00	1	NOP1
2	COM	2	COM
3	JLUI2	3	S08
4	S01	4	S09
5	S02	5	S10
6	S03	6	S11
7	U02	7	R11
8	U00	8	R10
9	R02	9	R09
10	R03	10	R08
11	R01	11	UBNT
12	R00	12	RPTFCN
13	FHB	13	U08
14	U01	14	U09
15	FLAG1	15	U10
16	T00	16	U11
17	U03	17	PANLSTOR
18	U04	18	
19	U05	19	U12
20	+5V	20	+5V
21	U06	21	U13
22	U07	22	U14
23	NXT1	23	U15
24	JLUI1	24	RORT12
25	T15	25	RORT13
26	ALUS0	26	SP3IN
27	ALUS3	27	RFSAME
28	ALUS2	28	SFSAME
29	ALUS1	29	CIR07
30	NXT2	30	
31	ROM10	31	CIR08
32	ROM11	32	ROMFCN1
33	ROM12	33	PANLREAD
34	ROM13	34	RSSEL
35	ROM14	35	S15
36		36	S14
37	CARRY	37	S13
38	CARRY	38	S12
39	COM	39	COM
40	COM	40	COM
41	RREG00	41	REPEAT
42		42	
43	PRTYMODE	43	RORT11
44	OVFL	44	RORT10
45	RDCPX2	45	NOP2
46	IOTIMER	46	RORT14
47		47	R12
48	INTFLAG	48	R13
49	RORT21	49	R14
50	RORT22	50	
51	S07	51	R15
52	S06	52	NOP2
53	S05	53	SHFTCLK
54	S04	54	RFINH
55	RDJMPR	55	JSB1
56		56	JMPJSB1
57		57	DVSB
58		58	SP3SHIFT
59	RORT20	59	
60	+5V	60	+5V
61	R04	61	SLOAD
62	R05	62	BNDT
63	R06	63	FUBUS
64	R07	64	SP315
65	SWLDRAR	65	SP11N
66	ROMFCNT	66	DISPLAY
67	DISPFLAG	67	ALUFC
68	CCPX	68	REPN
69	SINTFLAG	69	NOP2B
70	SDISFLAG	70	
71	NXT=2	71	JMPJSB
72		72	DSPFLAG
73	SKIPNOP	73	SSREG
74	FLAG2	74	
75	ALUMODE	75	SP1SHIFT
76	T=0	76	SP100
77	SAME	77	SRREG
78	CLOCK	78	CPURST
79	FREEZE	79	OFCENB
80	COM	80	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
13-17	0755	64	0512	93	0375	121	0205	148	0367
18	0367	66	0755	94	0685	122	0141	149	0262
		67	0837	96	0755	123	0371		
23-27	0755	68	0367	97	0611	124,125	0512	151	0239
28	0367	69	0262	98	0367	126	0373	152	0424
						129	0262	153	0608
33	0371	72	0512	101	0141			154	0370
34	0373	73	0372	102	0370	131	0370	155	0384
36	0382	74	0686	103	0373	132	0205	156	0371
37	0239	76	0755	104	0837	133	0608	157	0372
38	0999	77	0688	105	0512	134,135	0512	158	0606
		78	0606	106	0722	136,137	0373	159	0375
		79	0686	107	0837	138	0367		
43	0683			108	0367			161	0374
44	0370	81	0846			142	0685	162	0379
46	0424	83	0374	111	0379	143	0608	163	0608
47	0683	84	0239	112	0688	144	0837	164	0141
49	0262	86	0755	113	0371	145	0239	165	0379
		87	0691	114,115	0512	146	0373	166	0376
53	0695	89	0690	116	0755	147	0371	167	0370
54	0608			118	0606				
56	0282	91	0696						
57	0686	92	0535						
58	0367								




CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	PPC-D	A-1233-22	ALL
D	22-1715	B-1233-22	ALL




P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	S00	1	NOP1
2	COM	2	COM
3	JLUI2	3	S08
4	S01	4	S09
5	S02	5	S10
6	S03	6	S11
7	U02	7	R11
8	U00	8	R10
9	R02	9	R09
10	R03	10	R08
11	R01	11	UBNT
12	R00	12	RPTFCN
13	FHB	13	U08
14	U01	14	U09
15	FLAG1	15	U10
16	T00	16	U11
17	U03	17	PANLSTOR
18	U04	18	
19	U05	19	U12
20	+5V	20	+5V
21	U06	21	U13
22	U07	22	U14
23	NXT1	23	U15
24	JLUI1	24	RORT12
25	T15	25	RORT13
26	ALUS0	26	SP3IN
27	ALUS3	27	RFSAME
28	ALUS2	28	SFSAME
29	ALUS1	29	CIR07
30	NXT2	30	
31	ROM10	31	CIR08
32	ROM11	32	ROMFCN1
33	ROM12	33	PANLREAD
34	ROM13	34	RSSEL
35	ROM14	35	S15
36		36	S14
37	CARRY	37	S13
38	CARRY	38	S12
39	COM	39	COM
40	COM	40	COM
41	RREG00	41	REPEAT
42		42	
43	PRTYMODE	43	RORT11
44	OVFL	44	RORT10
45	RDCPX2	45	NOP2
46	IOTIMER	46	RORT14
47		47	R12
48	INTFLAG	48	R13
49	RORT21	49	R14
50	RORT22	50	
51	S07	51	R15
52	S06	52	NOP2
53	S05	53	SHFTCLK
54	S04	54	RFINH
55	RDJMPR	55	JSB1
56		56	JMPJSB1
57		57	DVSB
58		58	SP3SHIFT
59	RORT20	59	
60	+5V	60	+5V
61	R04	61	SLOAD
62	R05	62	BNDT
63	R06	63	FUBUS
64	R07	64	SP315
65	SWLDRAR	65	SP11N
66	ROMFCNT	66	DISPLAY
67	DISPFLAG	67	ALUFC
68	CCPX	68	REPN
69	SINTFLAG	69	NOP2B
70	SDISFLAG	70	
71	NXT=2	71	JMPJSB
72		72	DSPFLAG
73	SKIPNOP	73	SSREG
74	FLAG2	74	
75	ALUMODE	75	SP1SHIFT
76	T=0	76	SP100
77	SAME	77	SRREG
78	CLOCK	78	CPURST
79	FREEZE	79	OFCENB
80	COM	80	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
13-17	0755	64	0512	93	0375	121	0205	148	0367
18	0367	66	0755	94	0685	122	0141	149	0262
		67	0837	96	0755	123	0371		
23-27	0755	68	0367	97	0611	124,125	0512	151	0239
28	0367	69	0262	98	0367	126	0373	152	0424
						129	0262	153	0608
33	0371	72	0512	101	0141			154	0370
34	0373	73	0372	102	0370	131	0370	155	0384
36	0382	74	0686	103	0373	132	0205	156	0371
37	0239	76	0755	104	0837	133	0608	157	0372
38	0999	77	0688	105	0512	134,135	0512	158	0606
		78	0606	106	0722	136,137	0373	159	0375
43	0683	79	0686	107	0837	138	0367		
44	0370			108	0367			161	0374
46	0424	81	0846			142	0685	162	0379
47	0683	83	0374	111	0379	143	0608	163	0608
49	0262	84	0239	112	0688	144	0837	164	0141
		86	0755	113	0371	145	0239	165	0379
53	0695	87	0691	114,115	0512	146	0373	166	0376
54	0608	89	0690	116	0755	147	0371	167	0370
56	0282			118	0606				
57	0686	91	0696						
58	0367	92	0535						






CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1233-22
D	22-1715	B-1233-22

30001-60003	TITLE	REV 2
ARITHMETIC & LOGIC UNIT (ALU) PCA		
ENGINEER	APPROVED	DATE
HEWLETT-PACKARD DATA SYSTEMS		

P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	S00	1	NOP1
2	COM	2	COM
3	JLUI2	3	S08
4	S01	4	S09
5	S02	5	S10
6	S03	6	S11
7	U02	7	R11
8	U00	8	R10
9	R02	9	R09
10	R03	10	R08
11	R01	11	UBNT
12	R00	12	RPTFCN
13	FHB	13	U08
14	U01	14	U09
15	FLAG1	15	U10
16	T00	16	U11
17	U03	17	PANLSTOR
18	U04	18	
19	U05	19	U12
20	+5V	20	+5V
21	U06	21	U13
22	U07	22	U14
23	NXT1	23	U15
24	JLUI1	24	RORT12
25	T15	25	RORT13
26	ALUS0	26	SP3IN
27	ALUS3	27	RFSAME
28	ALUS2	28	SFSAME
29	ALUS1	29	CIR07
30	NXT2	30	
31	ROM10	31	CIR08
32	ROM11	32	ROMFCN1
33	ROM12	33	PANLREAD
34	ROM13	34	RSSEL
35	ROM14	35	S15
36		36	S14
37	CARRY	37	S13
38	CARRY	38	S12
39	COM	39	COM
40	COM	40	COM
41	RREG00	41	REPEAT
42		42	
43	PRTYMODE	43	RORT11
44	OVFL	44	RORT10
45	RDCPX2	45	NOP2
46	IOTIMER	46	RORT14
47		47	R12
48	INTFLAG	48	R13
49	RORT21	49	R14
50	RORT22	50	
51	S07	51	R15
52	S06	52	NOP2
53	S05	53	SHFTCLK
54	S04	54	RFINH
55	RDJMPR	55	JSB1
56		56	JMPJSB1
57		57	DVSB
58		58	SP3SHIFT
59	RORT20	59	
60	+5V	60	+5V
61	R04	61	SLOAD
62	R05	62	BNDT
63	R06	63	FUBUS
64	R07	64	SP315
65	SWLDRAR	65	SP11N
66	ROMFCNT	66	DISPLAY
67	DISPFLAG	67	ALUFC
68	CCPX	68	REPN
69	SINTFLAG	69	NOP2B
70	SDISFLAG	70	
71	NXT=2	71	JMPJSB
72		72	DSPFLAG
73	SKIPNOP	73	SSREG
74	FLAG2	74	
75	ALUMODE	75	SP1SHIFT
76	T=0	76	SP100
77	SAME	77	SRREG
78	CLOCK	78	CPURST
79	FREEZE	79	OFCENB
80	COM	80	COM


I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
13-17	0755	64	0512	93	0375	121	0205	148	0367
18	0367	66	0755	94	0685	122	0141	149	0262
		67	0837	96	0755	123	0371		
23-27	0755	68	0367	97	0611	124,125	0512	151	0239
28	0367	69	0262	98	0367	126	0373	152	0424
						129	0262	153	0608
33	0371	72	0512	101	0141			154	0370
34	0373	73	0372	102	0370	131	0370	155	0384
36	0382	74	0686	103	0373	132	0205	156	0371
37	0239	76	0755	104	0837	133	0608	157	0372
38	0999	77	0688	105	0512	134,135	0512	158	0606
		78	0606	106	0722	136,137	0373	159	0375
43	0683	79	0686	107	0837	138	0367		
44	0370			108	0367			161	0374
46	0424	81	0846			142	0685	162	0379
47	0683	83	0374	111	0379	143	0608	163	0608
49	0262	84	0239	112	0688	144	0837	164	0141
		86	0755	113	0371	145	0239	165	0379
53	0695	87	0691	114,115	0512	146	0373	166	0376
54	0608	89	0690	116	0755	147	0371	167	0370
56	0282			118	0606				
57	0686	91	0696						
58	0367	92	0535						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1233-22
D	22-1715	B-1233-22


SBUS REGISTER AND CONTROL



P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	S00	1	NOP1
2	COM	2	COM
3	JLUI2	3	S08
4	S01	4	S09
5	S02	5	S10
6	S03	6	S11
7	U02	7	R11
8	U00	8	R10
9	R02	9	R09
10	R03	10	R08
11	R01	11	UBNT
12	R00	12	RPTFCN
13	FHB	13	U08
14	U01	14	U09
15	FLAG1	15	U10
16	T00	16	U11
17	U03	17	PANLSTOR
18	U04	18	
19	U05	19	U12
20	+5V	20	+5V
21	U06	21	U13
22	U07	22	U14
23	NXT1	23	U15
24	JLUI1	24	RORT12
25	T15	25	RORT13
26	ALUS0	26	SP3IN
27	ALUS3	27	RFSAME
28	ALUS2	28	SFSAME
29	ALUS1	29	CIR07
30	NXT2	30	
31	ROM10	31	CIR08
32	ROM11	32	ROMFCN1
33	ROM12	33	PANLREAD
34	ROM13	34	RSSEL
35	ROM14	35	S15
36		36	S14
37	CARRY	37	S13
38	CARRY	38	S12
39	COM	39	COM
40	COM	40	COM
41	RREG00	41	REPEAT
42		42	
43	PRTYMODE	43	RORT11
44	OVFL	44	RORT10
45	RDCPX2	45	NOP2
46	IOTIMER	46	RORT14
47		47	R12
48	INTFLAG	48	R13
49	RORT21	49	R14
50	RORT22	50	
51	S07	51	R15
52	S06	52	NOP2
53	S05	53	SHFTCLK
54	S04	54	RFINH
55	RDJMPR	55	JSB1
56		56	JMPJSB1
57		57	DVSB
58		58	SP3SHIFT
59	RORT20	59	
60	+5V	60	+5V
61	R04	61	SLOAD
62	R05	62	BNDT
63	R06	63	FUBUS
64	R07	64	SP315
65	SWLDRAR	65	SP11N
66	ROMFCNT	66	DISPLAY
67	DISPFLAG	67	ALUFC
68	CCPX	68	REPN
69	SINTFLAG	69	NOP2B
70	SDISFLAG	70	
71	NXT=2	71	JMPJSB
72		72	DSPFLAG
73	SKIPNOP	73	SSREG
74	FLAG2	74	
75	ALUMODE	75	SP1SHIFT
76	T=0	76	SP100
77	SAME	77	SRREG
78	CLOCK	78	CPURST
79	FREEZE	79	OFCENB
80	COM	80	COM


I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
13-17	0755	64	0512	93	0375	121	0205	148	0367
18	0367	66	0755	94	0685	122	0141	149	0262
		67	0837	96	0755	123	0371		
23-27	0755	68	0367	97	0611	124,125	0512	151	0239
28	0367	69	0262	98	0367	126	0373	152	0424
						129	0262	153	0608
33	0371	72	0512	101	0141			154	0370
34	0373	73	0372	102	0370	131	0370	155	0384
36	0382	74	0686	103	0373	132	0205	156	0371
37	0239	76	0755	104	0837	133	0608	157	0372
38	0999	77	0688	105	0512	134,135	0512	158	0606
		78	0606	106	0722	136,137	0373	159	0375
43	0683	79	0686	107	0837	138	0367		
44	0370			108	0367			161	0374
46	0424	81	0846			142	0685	162	0379
47	0683	83	0374	111	0379	143	0608	163	0608
49	0262	84	0239	112	0688	144	0837	164	0141
		86	0755	113	0571	145	0239	165	0379
53	0695	87	0691	114,115	0512	146	0373	166	0376
54	0608	89	0690	116	0755	147	0371	167	0370
56	0686			118	0606				
57	0367	91	0696						
58		92	0535						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1233-22
D	22-1715	B-1233-22


FUNCTION FIELD DECODER



P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	S00	1	NOP1
2	COM	2	COM
3	JLUI2	3	S08
4	S01	4	S09
5	S02	5	S10
6	S03	6	S11
7	U02	7	R11
8	U00	8	R10
9	R02	9	R09
10	R03	10	R08
11	R01	11	UBNT
12	R00	12	RPTFCN
13	FHB	13	U08
14	U01	14	U09
15	FLAG1	15	U10
16	T00	16	U11
17	U03	17	PANLSTOR
18	U04	18	
19	U05	19	U12
20	+5V	20	+5V
21	U06	21	U13
22	U07	22	U14
23	NXT1	23	U15
24	JLUI1	24	RORT12
25	T15	25	RORT13
26	ALUS0	26	SP3IN
27	ALUS3	27	RFSAME
28	ALUS2	28	SFSAME
29	ALUS1	29	CIR07
30	NXT2	30	
31	ROM10	31	CIR08
32	ROM11	32	ROMFCN1
33	ROM12	33	PANLREAD
34	ROM13	34	RSSEL
35	ROM14	35	S15
36		36	S14
37	CARRY	37	S13
38	CARRY	38	S12
39	COM	39	COM
40	COM	40	COM
41	RREG00	41	REPEAT
42		42	
43	PRTYMODE	43	RORT11
44	OVFL	44	RORT10
45	RDCPX2	45	NOP2
46	IOTIMER	46	RORT14
47		47	R12
48	INTFLAG	48	R13
49	RORT21	49	R14
50	RORT22	50	
51	S07	51	R15
52	S06	52	NOP2
53	S05	53	SHFTCLK
54	S04	54	RFINH
55	RDJMPR	55	JSB1
56		56	JMPJSB1
57		57	DVSB
58		58	SP3SHIFT
59	RORT20	59	
60	+5V	60	+5V
61	R04	61	SLOAD
62	R05	62	BNDT
63	R06	63	FUBUS
64	R07	64	SP315
65	SWLDRAR	65	SP1IN
66	ROMFCNT	66	DISPLAY
67	DISPFLAG	67	ALUFC
68	CCPX	68	REPN
69	SINTFLAG	69	NOP2B
70	SDISFLAG	70	
71	NXT=2	71	JMPJSB
72		72	DSPFLAG
73	SKIPNOP	73	SSREG
74	FLAG2	74	
75	ALUMODE	75	SP1SHIFT
76	T=0	76	SP100
77	SAME	77	SRREG
78	CLOCK	78	CPURST
79	FREEZE	79	OFCENB
80	COM	80	COM


I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
13-17	0755	64	0512	93	0375	121	0205	148	0367
18	0367	66	0755	94	0685	122	0141	149	0262
		67	0837	96	0755	123	0371		
23-27	0755	68	0367	97	0611	124,125	0512	151	0239
28	0367	69	0262	98	0367	126	0373	152	0424
						129	0262	153	0608
								154	0370
33	0371	72	0512	101	0141			155	0384
34	0373	73	0372	102	0370	131	0370	156	0371
36	0382	74	0686	103	0373	132	0205	157	0372
37	0239	76	0755	104	0837	133	0608	158	0606
38	0999	77	0688	105	0512	134,135	0512	159	0375
		78	0606	106	0722	136,137	0373		
		79	0686	107	0837	138	0367		
43	0683			108	0367			161	0374
44	0370							162	0379
46	0424	81	0846			142	0685	163	0608
47	0683	83	0374	111	0379	143	0608	164	0141
49	0262	84	0239	112	0688	144	0837	165	0379
		86	0755	113	0371	145	0239	166	0376
53	0695	87	0691	114,115	0512	146	0373	167	0370
54	0608	89	0690	116	0755	147	0371		
56	0282			118	0606				
57	0686	91	0696						
58	0367	92	0535						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPG-D	A-1233-22
D	22-1715	B-1233-22

RBUS REGISTER AND CONTROL



30001-60003	TITLE	REVISED BY
ARITHMETIC & LOGIC UNIT (ALU) PCA		
ENGINEER	APPROVED	DATE
HEWLETT PACKARD CO DATA SYSTEMS DEVELOPMENT DIVISION		


CPU/IOP DETAILED DIAGRAM SET

DD-203


R-BUS PCA
30001-60004
SERIES 1247

P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	SP100	1	COM
2	COM	2	COM
3	PADDX	3	QS
4	U05	4	DS
5	INCSR	5	RF01
6	S07	6	STORAR
7	PADDSUB	7	SFO0
8	S06	8	
9	PADDXS01	9	SP1SHIFT
10	S05	10	ALPHA
11	CLSR	11	RDJMPR
12	S04	12	CIR04
13	PADDXS00	13	RDCIR
14		14	
15	TR3	15	R08
16		16	RF00
17		17	JMPJSB1
18		18	
19		19	
20	+5V	20	+5V
21	R00	21	R09
22	R01	22	R10
23	R02	23	R11
24	R03	24	PADDIN11
25	TR2	25	PADDIN10
26	S00	26	PADDIN09
27	SR00	27	PADDIN08
28		28	
29		29	
30		30	
31		31	RFSAME
32	DECSR	32	NUMERIC
33	SR01	33	U10
34	SR02	34	NXTGATE
35	INCNAMER	35	U08
36		36	U09
37	S03	37	U11
38		38	
39	COM	39	COM
40	COM	40	COM
41		41	
42		42	
43	S01	43	U13
44	S02	44	U12
45	U06	45	U15
46	U07	46	U14
47	SHFTCLK	47	SF04
48		48	SF03
49	NOP2	49	SF00
50	R04	50	SF02
51	R05	51	ST00
52	TR0	52	ST02
53	R06	53	ST01
54	ST03	54	RF02
55	R07	55	SSBUS
56	ST04	56	SLOAD
57	U00	57	SP1IN
58	RF03	58	SRBUS
59		59	
60	+5V	60	+5V
61	U01	61	R12
62		62	
63	U02	63	R14
64		64	R13
65	U03	65	S09
66	SF01	66	R15
67	U04	67	S11
68		68	S10
69	TR1	69	S12
70	RFINH	70	S08
71	NXT=2	71	S13
72	DISPLAY	72	CIR12
73		73	S14
74		74	CIR13
75	TNAME01	75	CIR14
76		76	CIR15
77	TNAME00	77	S15
78	CLOCK	78	CPURST
79	FREEZE	79	NOP2
80	COM	80	COM

I.C. INDEX							
U	1820	U	1820	U	1820	U	1820
13	0370	61	0574	98	0690	138	0372
14	0755	62	0606	99	0755	139	0846
15	0367	65	0755				
16-19	0574	66-68	0574	101	0205	141	0371
	1033	69	0686	102	0837	142	0424
22	0535			104,105	0686	144,145	0755
23	0205	71	0608	106	0205	146	0262
24,25	0755	72	0239	107	0374	147	0686
26-28	0574	74	0384	108	0239	148	0239
29	0141	75	0379	109	0724	149	0837
		76-79	0998				
31,32	0620			111,112	0620	151,152	0620
34,35	0755	81	0141	114	0755	154	0755
36	0262	82	0611	115	0367	155	0367
37-39	0739	84	0847	116-118	0574	156,158	0574
		85	0379		0424	159	0755
41	0574	86	0424	121	0574		
42	0606	87	0140	122	0606	161	0574
44,45	0755	88	0205	124,125	0755	162	0606
46	0262	89	0724	126-129	0574	166-169	0574
47	0847				1033		1033
48,49	0739	91	0370	131	0239		
		92	0376	132	0374		
51,52	0620	94	0512	135	0755		
55	0367	95	0837	136	0262		
56-59	0574	96	0724	137	0755		
	1033	97	0141				



REV	DESCRIPTION	DATE	BY	CHKD	SHEETS AFFECTED
1	ISS	A-120-22			ALL
2	REDRAWN	NO CHANGE			ALL
3	22-1809	A-1247-22			ALL
4	22-1715	B-1247-22			1




1. PIN 15 OF ALL 8551 IS TO GND. \bar{S} AND \bar{R} OF ALL 74H74 AND 74S113 AND 74S114 TO 1K RES TO +5V. -25V COMM. MAY BE USED ON ONE RESISTOR.

NOTES: UNLESS OTHERWISE SPECIFIED


30001-80004	1161A	10/10/6
R-BUS PCA		
ENGINEER	APPROVED	DATE

P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	SP100	1	COM
2	COM	2	COM
3	PADDX	3	QS
4	U05	4	DS
5	INCSR	5	RF01
6	S07	6	STORAR
7	PADDSUB	7	SF00
8	S06	8	
9	PADDXS01	9	SP1SHIFT
10	S05	10	ALPHA
11	CLSR	11	RDJMPR
12	S04	12	CIR04
13	PADDXS00	13	RDCIR
14		14	
15	TR3	15	R08
16		16	RF00
17		17	JMPJSB1
18		18	
19		19	
20	+5V	20	+5V
21	R00	21	R09
22	R01	22	R10
23	R02	23	R11
24	R03	24	PADDIN11
25	TR2	25	PADDIN10
26	S00	26	PADDIN09
27	SR00	27	PADDIN08
28		28	
29		29	
30		30	
31		31	RFSAME
32	DECSR	32	NUMERIC
33	SR01	33	U10
34	SR02	34	NXTGATE
35	INCNAMER	35	U08
36		36	U09
37	S03	37	U11
38		38	
39	COM	39	COM
40	COM	40	COM
41		41	
42		42	
43	S01	43	U13
44	S02	44	U12
45	U06	45	U15
46	U07	46	U14
47	SHFTCLK	47	SF04
48		48	SF03
49	NOP2	49	SF00
50	R04	50	SF02
51	R05	51	ST00
52	TR0	52	ST02
53	R06	53	ST01
54	ST03	54	RF02
55	R07	55	SSBUS
56	ST04	56	SLOAD
57	U00	57	SP1IN
58	RF03	58	SRBUS
59		59	
60	+5V	60	+5V
61	U01	61	R12
62		62	
63	U02	63	R14
64		64	R13
65	U03	65	S09
66	SF01	66	R15
67	U04	67	S11
68		68	S10
69	TR1	69	S12
70	RFINH	70	S08
71	NXT=2	71	S13
72	DISPLAY	72	CIR12
73		73	S14
74		74	CIR13
75	TNAME01	75	CIR14
76		76	CIR15
77	TNAME00	77	S15
78	CLOCK	78	CPURST
79	FREEZE	79	NOP2
80	COM	80	COM

I.C. INDEX							
U	1820-	U	1820-	U	1820-	U	1820-
13	0370	61	0574	98	0690	138	0372
14	0755	62	0606	99	0755	139	0846
15	0367	65	0755				
16-19	0574	66-68	0574	101	0205	141	0371
	1033	69	0686	102	0837	142	0424
	0535			104,105	0686	144,145	0755
22				106	0205	146	0262
23	0205	71	0608	107	0374	147	0686
24,25	0755	72	0239	108	0239	148	0239
26-28	0574	74	0384	109	0724	149	0837
29	0141	75	0379				
		76-79	0998				
31,32	0620			111,112	0620	151,152	0620
34,35	0755	81	0141	114	0755	154	0755
36	0262	82	0611	115	0367	155	0367
37-39	0739	84	0847	116-118	0574	156,158	0574
		85	0379	119	0424	159	0755
41	0574	86	0424	121	0574		
42	0606	87	0140	122	0606	161	0574
44,45	0755	88	0205	124,125	0755	162	0606
46	0262	89	0724	126-129	0674	166-169	0574
47	0847				1033		1033
48,49	0739	91	0370	131	0239		
		92	0376	132	0374		
51,52	0620	94	0512	135	0755		
55	0367	95	0837	136	0262		
56-59	0574	96	0724	137	0755		
	1033	97	0141				




CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1240-22
B	REDRAWN	NO CHANGE
C	22-1609	A-1247-22
D	22-1715	B-1247-22




P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	SP100	1	COM
2	COM	2	COM
3	PADDX	3	QS
4	U05	4	DS
5	INCSR	5	RF01
6	S07	6	STORAR
7	PADDSUB	7	SF00
8	S06	8	
9	PADDXS01	9	SP1SHIFT
10	S05	10	ALPHA
11	CLSR	11	RDJMPR
12	S04	12	CIR04
13	PADDXS00	13	RDCIR
14		14	
15	TR3	15	R08
16		16	RF00
17		17	JMPJSB1
18		18	
19		19	
20	+5V	20	+5V
21	R00	21	R09
22	R01	22	R10
23	R02	23	R11
24	R03	24	PADDIN11
25	TR2	25	PADDIN10
26	S00	26	PADDIN09
27	SR00	27	PADDIN08
28		28	
29		29	
30		30	
31		31	RFSAME
32	DECSR	32	NUMERIC
33	SR01	33	U10
34	SR02	34	NXTGATE
35	INCNAMER	35	U08
36		36	U09
37	S03	37	U11
38		38	
39	COM	39	COM
40	COM	40	COM
41		41	
42		42	
43	S01	43	U13
44	S02	44	U12
45	U06	45	U15
46	U07	46	U14
47	SHFTCLK	47	SF04
48		48	SF03
49	NOP2	49	SF00
50	R04	50	SF02
51	R05	51	ST00
52	TR0	52	ST02
53	R06	53	ST01
54	ST03	54	RF02
55	R07	55	SSBUS
56	ST04	56	SLOAD
57	U00	57	SP1IN
58	RF03	58	SRBUS
59		59	
60	+5V	60	+5V
61	U01	61	R12
62		62	
63	U02	63	R14
64		64	R13
65	U03	65	S09
66	SF01	66	R15
67	U04	67	S11
68		68	S10
69	TR1	69	S12
70	RFINH	70	S08
71	NXT=2	71	S13
72	DISPLAY	72	CIR12
73		73	S14
74		74	CIR13
75	TNAME01	75	CIR14
76		76	CIR15
77	TNAME00	77	S15
78	CLOCK	78	CPURST
79	FREEZE	79	NOP2
80	COM	80	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
13	0370	61	0574	98	0690	138	0372
14	0755	62	0606	99	0755	139	0846
15	0367	65	0755				
16-19	0574	66-68	0574	101	0205	141	0371
	1033	69	0686	102	0837	142	0424
22	0535			104,105	0686	144,145	0755
23	0205	71	0608	106	0205	146	0262
24,25	0755	72	0239	107	0374	147	0686
26-28	0574	74	0384	108	0239	148	0239
29	0141	75	0379	109	0724	149	0837
		76-79	0998				
31,32	0620			111,112	0620	151,152	0620
34,35	0755	81	0141	114	0755	154	0755
36	0262	82	0611	115	0367	155	0367
37-39	0739	84	0847	116-118	0574	156,158	0574
		85	0379	119	0424	159	0755
41	0574	86	0424	121	0574		
42	0606	87	0140	122	0606	161	0574
44,45	0755	88	0205	124,125	0755	162	0606
46	0262	89	0724	126-129	0574	166-169	0574
47	0847				1033		1033
48,49	0739	91	0370	131	0239		
		92	0376	132	0374		
51,52	0620	94	0512	135	0755		
55	0367	95	0837	136	0262		
56-59	0574	96	0724	137	0755		
	1033	97	0141				




CHANGE	REFERENCE	REVISION/PR.
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1609	A-1247-22
D	22-1715	B-1247-22




P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	SP100	1	COM
2	COM	2	COM
3	PADDX	3	QS
4	U05	4	DS
5	INCSR	5	RF01
6	S07	6	STORAR
7	PADDSUB	7	SF00
8	S06	8	
9	PADDXS01	9	SP1SHIFT
10	S05	10	ALPHA
11	CLSR	11	RDJMPR
12	S04	12	CIR04
13	PADDXS00	13	RDCIR
14		14	
15	TR3	15	R08
16		16	RF00
17		17	JMPJSB1
18		18	
19		19	
20	+5V	20	+5V
21	R00	21	R09
22	R01	22	R10
23	R02	23	R11
24	R03	24	PADDIN11
25	TR2	25	PADDIN10
26	S00	26	PADDIN09
27	SR00	27	PADDIN08
28		28	
29		29	
30		30	
31		31	RFSAME
32	DECSR	32	NUMERIC
33	SR01	33	U10
34	SR02	34	NXTGATE
35	INCNAMER	35	U08
36		36	U09
37	S03	37	U11
38		38	
39	COM	39	COM
40	COM	40	COM
41		41	
42		42	
43	S01	43	U13
44	S02	44	U12
45	U06	45	U15
46	U07	46	U14
47	SHFTCLK	47	SF04
48		48	SF03
49	NOP2	49	SF00
50	R04	50	SF02
51	R05	51	ST00
52	TR0	52	ST02
53	R06	53	ST01
54	ST03	54	RF02
55	R07	55	SSBUS
56	ST04	56	SLOAD
57	U00	57	SP1IN
58	RF03	58	SRBUS
59		59	
60	+5V	60	+5V
61	U01	61	R12
62		62	
63	U02	63	R14
64		64	R13
65	U03	65	S09
66	SF01	66	R15
67	U04	67	S11
68		68	S10
69	TR1	69	S12
70	RFINH	70	S08
71	NXT=2	71	S13
72	DISPLAY	72	CIR12
73		73	S14
74		74	CIR13
75	TNAME01	75	CIR14
76		76	CIR15
77	TNAME00	77	S15
78	CLOCK	78	CPURST
79	FREEZE	79	NOP2
80	COM	80	COM

I.C. INDEX							
U	1820-	U	1820-	U	1820-	U	1820-
13	0370	61	0574	98	0690	138	0372
14	0755	62	0606	99	0755	139	0846
15	0367	65	0755				
16-19	0574 1033	66-68 69	0574 0686	101	0205	141	0371
22	0535			102	0837	142	0424
23	0205	71	0608	104,105	0686	144,145	0755
24,25	0755	72	0239	106	0205	146	0262
26-28	0574	74	0384	107	0374	147	0686
29	0141	75	0379	108	0239	148	0239
		76-79	0998	109	0724	149	0837
31,32	0620			111,112	0620	151,152	0620
34,35	0755	81	0141	114	0755	154	0755
36	0262	82	0611	115	0367	155	0367
37-39	0739	84	0847	116-118	0574	156,158	0574
		85	0379	119	0424	159	0755
41	0574	86	0424	121	0574		
42	0606	87	0140	122	0606	161	0574
44,45	0755	88	0205	124,125	0755	162	0606
46	0262	89	0724	126-129	0574 1033	166-169	0574 1033
47	0847				0239		
48,49	0739	91	0370	131			
		92	0376	132			
51,52	0620	94	0512	135			
55	0367	95	0837	136			
56-59	0574 1033	96	0724	137			
		97	0141				



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1609	A-1247-22
D	22-1715	B-1247-22




30001-60004	TITLE	SHEET 40F6
R-BUS PCA		
ENGINEER	APPROVED	DATE
REVISED DRAWING		


P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	SP100	1	COM
2	COM	2	QS
3	PADDX	3	DS
4	U05	4	RF01
5	INCSR	5	STORAR
6	S07	6	SFQ0
7	PADDSUB	7	SP1SHIFT
8	S06	8	ALPHA
9	PADDXS01	9	RDJMPR
10	S05	10	CIR04
11	CLSR	11	RDCIR
12	S04	12	R08
13	PADDXS00	13	RF00
14	TR3	14	JMPJSB1
15		15	
16		16	
17		17	
18		18	
19		19	
20	+5V	20	+5V
21	R00	21	R09
22	R01	22	R10
23	R02	23	R11
24	R03	24	PADDIN11
25	TR2	25	PADDIN10
26	S00	26	PADDIN09
27	SR00	27	PADDIN08
28		28	
29		29	
30		30	
31		31	RFSAME
32	DECSR	32	NUMERIC
33	SR01	33	U10
34	SR02	34	NXTGATE
35	INCNAMER	35	U08
36		36	U09
37	S03	37	U11
38		38	
39	COM	39	COM
40	COM	40	COM
41		41	
42		42	
43	S01	43	U13
44	S02	44	U12
45	U06	45	U15
46	U07	46	U14
47	SHFTCLK	47	SF04
48		48	SF03
49	NOP2	49	SF00
50	R04	50	SF02
51	R05	51	ST00
52	TR0	52	ST02
53	R06	53	ST01
54	ST03	54	RF02
55	R07	55	SSBUS
56	ST04	56	SLOAD
57	U00	57	SP1IN
58	RF03	58	SRBUS
59		59	
60	+5V	60	+5V
61	U01	61	R12
62		62	
63	U02	63	R14
64		64	R13
65	U03	65	S09
66	SF01	66	R15
67	U04	67	S11
68		68	S10
69	TR1	69	S12
70	RFINH	70	S08
71	NXT=2	71	S13
72	DISPLAY	72	CIR12
73		73	S14
74		74	CIR13
75	TNAME01	75	CIR14
76		76	CIR15
77	TNAME00	77	S15
78	CLOCK	78	CPURST
79	FREEZE	79	NOP2
80	COM	80	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
13	0370	61	0574	98	0690	138	0372
14	0755	62	0606	99	0755	139	0846
15	0367	65	0755				
16-19	0574	66-68	0574	101	0205	141	0371
	1033	69	0686	102	0837	142	0424
22	0535			104,105	0686	144,145	0755
23	0205	71	0608	106	0205	146	0262
24,25	0755	72	0239	107	0374	147	0686
26-28	0574	74	0384	108	0239	148	0239
29	0141	75	0379	109	0724	149	0837
		76-79	0998				
31,32	0620			111,112	0620	151,152	0620
34,35	0755	81	0141	114	0755	154	0755
36	0262	82	0611	115	0367	155	0367
37-39	0739	84	0847	116-118	0574	156,158	0574
		85	0379	119	0424	159	0755
41	0574	86	0424	121	0574		
42	0606	87	0140	122	0606	161	0574
44,45	0755	88	0205	124,125	0755	162	0606
46	0262	89	0724	126-129	0574	166-169	0574
47	0847				1033		1033
48,49	0739	91	0370	131	0239		
		92	0376	132	0374		
51,52	0620	94	0512	135	0755		
55	0367	95	0837	136	0262		
56-59	0574	96	0724	137	0755		
	1033	97	0141				



CHANGE	REFERENCE	REVISION/PREF
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1609	A-1247-22
D	22-1715	B-1247-22



(H16)
R-BUS(0-15) (E34)

P1-21 R-BUS8
P1-22 R-BUS1
P1-23 R-BUS2
P1-24 R-BUS3

P1-50 R-BUS4
P1-51 R-BUS5
P1-53 R-BUS6
P1-55 R-BUS7


P2-15 R-BUS8
P2-21 R-BUS9
P2-22 R-BUS10
P2-23 R-BUS11


P2-61 R-BUS12
P2-64 R-BUS13
P2-63 R-BUS14
P2-66 R-BUS15

30001-80004	TITLE	Sheet 5 of 8
R-BUS PCA		
ENGINEER	APPROVED	DATE

P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	SP100	1	COM
2	COM	2	OS
3	PADDX	3	DS
4	U05	4	RF01
5	INCSR	5	STORAR
6	S07	6	SF00
7	PADDSUB	7	SP1SHIFT
8	S06	8	ALPHA
9	PADDXS01	9	RDJMPR
10	S05	10	CIR04
11	CLSR	11	RDCIR
12	S04	12	R08
13	PADDXS00	13	RF00
14	TR3	14	JMPJSB1
15		15	
16		16	
17		17	
18		18	
19		19	
20	+5V	20	+5V
21	R00	21	R09
22	R01	22	R10
23	R02	23	R11
24	R03	24	PADDIN11
25	TR2	25	PADDIN10
26	S00	26	PADDIN09
27	SR00	27	PADDIN08
28		28	
29		29	
30		30	
31		31	RFSAME
32	DECSR	32	NUMERIC
33	SR01	33	U10
34	SR02	34	NXTGATE
35	INCNAMER	35	U08
36		36	U09
37	S03	37	U11
38		38	
39	COM	39	COM
40	COM	40	COM
41		41	
42		42	
43	S01	43	U13
44	S02	44	U12
45	U06	45	U15
46	U07	46	U14
47	SHFTCLK	47	SF04
48		48	SF03
49	NOP2	49	SF00
50	R04	50	SF02
51	R05	51	ST00
52	TR0	52	ST02
53	R06	53	ST01
54	ST03	54	RF02
55	R07	55	SSBUS
56	ST04	56	SLOAD
57	U00	57	SP1IN
58	RF03	58	SRBUS
59		59	
60	+5V	60	+5V
61	U01	61	R12
62		62	
63	U02	63	R14
64		64	R13
65	U03	65	S09
66	SF01	66	R15
67	U04	67	S11
68		68	S10
69	TR1	69	S12
70	RFINH	70	S08
71	NXT=2	71	S13
72	DISPLAY	72	CIR12
73		73	S14
74		74	CIR13
75	TNAME01	75	CIR14
76		76	CIR15
77	TNAME00	77	S15
78	CLOCK	78	CPURST
79	FREEZE	79	NOP2
80	COM	80	COM

I.C. INDEX							
U	1820-	U	1820-	U	1820-	U	1820-
13	0370	61	0574	98	0690	138	0372
14	0755	62	0606	99	0755	139	0846
15	0367	65	0755				
16-19	0574	66-68	0574	101	0205	141	0371
	1033	69	0686	102	0837	142	0424
22	0535			104,105	0686	144,145	0755
23	0205	71	0608	106	0205	146	0262
24,25	0755	72	0239	107	0374	147	0686
26-28	0574	74	0384	108	0239	148	0239
29	0141	75	0379	109	0724	149	0837
		76-79	0998				
31,32	0620			111,112	0620	151,152	0620
34,35	0755	81	0141	114	0755	154	0755
36	0262	82	0611	115	0367	155	0367
37-39	0739	84	0847	116-118	0574	156,158	0574
		85	0379	119	0424	159	0755
41	0574	86	0424	121	0574		
42	0606	87	0140	122	0606	161	0574
44,45	0755	88	0205	124,125	0755	162	0606
46	0262	89	0724	126-129	0574	166-169	0574
47	0847				1033		1033
48,49	0739	91	0370	131	0239		
		92	0376	132	0374		
51,52	0620	94	0512	135	0755		
55	0367	95	0837	136	0262		
56-59	0574	96	0724	137	0755		
	1033	97	0141				





CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1609	A-1247-22
D	22-1715	B-1247-22

CPU/IOP DETAILED DIAGRAM SET

DD-204

S-BUS PCA

30001-60005


SERIES 1233
1247

SIGNAL INDEX


P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	ST00	1	COM	1	XXX
2	COM	2	S08	2	XXX
3	S00	3	S09	3	XXX
4	S01	4	S10	4	XXX
5	S02	5	S11	5	XXX
6	S03	6	U08	6	XXX
7	INCP	7	U09	7	XXX
8	SP3IN	8	U10	8	XXX
9	U00	9	U11	9	XXX
10	U01	10		10	XXX
11	U02	11		11	XXX
12	U03	12		12	XXX
13	SF00	13	MDPARITY	13	XXX
14	ST01	14	JUMPER01	14	XXX
15	ST02	15	PRTYMODE	15	XXX
16	SF01	16	JUMPER02	16	XXX
17	SF00	17		17	XXX
18	SF02	18		18	XXX
19	PT01	19		19	XXX
20	+5V	20	+5V	20	XXX
21	PT02	21	U12	21	XXX
22	UT02	22	U13	22	XXX
23	UT01	23	U14	23	XXX
24	PSELECT	24	U15	24	XXX
25	JUMPER01	25	COR10	25	XXX
26	JUMPER02	26	COR11	26	XXX
27	COR02	27	COR14	27	XXX
28	COR01	28	COR15	28	XXX
29	COR00	29	COR13	29	XXX
30		30		30	XXX
31	U04	31		31	XXX
32	U05	32		32	XXX
33	U06	33	S12	33	XXX
34	U07	34	S13	34	XXX
35	S04	35	S14	35	XXX
36	S05	36	S15	36	XXX
37	S06	37	CPUSEL	37	XXX
38	S07	38		38	XXX
39	COM	39	COM	39	XXX
40	COM	40	COM	40	XXX
41	RDSWITCH	41		41	XXX
42		42		42	XXX
43	STATUS04	43	MCUD08	43	XXX
44	STATUS05	44	MCUD09	44	XXX
45	STATUS06	45	MCUD10	45	XXX
46	STATUS07	46	MCUD11	46	XXX
47	STATUS00	47	MCUD12	47	XXX
48	STATUS01	48	MCUD13	48	XXX
49	STATUS02	49	MCUD14	49	XXX
50	STATUS03	50	MCUD15	49	XXX
51	TNAME00	51	SP315	50	XXX
52	TNAME01	52			
53	MCUD01	53	RDCPX1		
54	MCUD00	54	RDCPX2		
55	MCUD03	55	RDMOD		
56	MCUD02	56	RORT16		
57	MCUD05	57	RDIOM		
58	MCUD04	58	RORT17		
59		59	CNTRMAX		
60	+5V	60	+5V		
61	MCUD06	61	INCTR		
62	MCUD07	62	REPN		
63		63	TR3		
64		64	TR2		
65		65	TR1		
66		66	RORT18		
67		67	TR0		
68		68	RORT19		
69		69	ST STATUS		
70	DISPIOP	70			
71	ST03	71	RDOPND		
72	ST04	72	RORT15		
73	NOP2	73	NXTDCD		
74		74	SFSAME		
75	SF03	75	QUP		
76	SF04	76	STIOM		
77		77	SP3SHIFT		
78	CLOCK	78	CPURST		
79	FREEZE	79			
80	COM	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
13	0685	51	0375	91	0239	136	0690
14	0608	52	0373	92	0370	137,138	0574
16	0755	53	0205	93	0205	139	0755
17,18	0574	54	0367	95	0239		
19	0755	55	0424	96	0755	141	0141
21	0375	56	0690	97,98	0574	142	0282
22,23	0685	57,58	0574	99	0755	143	0574
24	0683					145,146	0620
26,27	0755	61	0239	103	0141	148	0716
28	0716	62	0205	106,107	0755	149	0367
29	0367	63	0239	108	0716		
		65,66	0998	109	0367	151,152	0846
31	0375	68	0716	111,112	0846	153	0574
32	0846	69	0686	113	0574	155-157	0574
33	0574			115-117	0574	159	0370
34	0608	71	0140	118	0842	162,163	0574
35-37	0574	72	0846	119	0755	164	0239
38	0842	73	0574			165-169	0574
39	0755	75,77	0574	122,123	0574		1033
		78,79	0724	125-129	0574		
41	0375				1033		
42,43	0574	81	0376	131	0374		
44	0608	82,83	0574	132	0282		
45-48/1033	0574	85-88/1033	0574	133	0574		
49	0755	89	0755	135	0620		



CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	PPC-D	A-1233-22	ALL
D	22-1715	B-1233-22	ALL




SIGNAL INDEX


P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	ST00	1	COM	1	XXX
2	COM	2	COM	2	XXX
3	S00	3	S08	3	XXX
4	S01	4	S09	4	XXX
5	S02	5	S10	5	XXX
6	S03	6	S11	6	XXX
7	INCP	7	U08	7	XXX
8	SP3IN	8	U09	8	XXX
9	U00	9	U10	9	XXX
10	U01	10	U11	10	XXX
11	U02	11		11	XXX
12	U03	12		12	XXX
13	SF00	13	MDPARITY	13	XXX
14	ST01	14		14	XXX
15	ST02	15	JUMPER01	15	XXX
16	SF01	16	PRTYMODE	16	XXX
17	SF00	17	JUMPER02	17	XXX
18	SF02	18		18	XXX
19	PT01	19		19	XXX
20	+5V	20	+5V	20	XXX
21	PT02	21	U12	21	XXX
22	UT02	22	U13	22	XXX
23	UT01	23	U14	23	XXX
24	PSELECT	24	U15	24	XXX
25	JUMPER01	25	COR10	25	XXX
26	JUMPER02	26	COR11	26	XXX
27	COR02	27	COR14	27	XXX
28	COR01	28	COR15	28	XXX
29	COR00	29	COR13	29	XXX
30		30		30	XXX
31	U04	31		31	XXX
32	U05	32		32	XXX
33	U06	33	S12	33	XXX
34	U07	34	S13	34	XXX
35	S04	35	S14	35	XXX
36	S05	36	S15	36	XXX
37	S06	37	CPUSEL	37	XXX
38	S07	38		38	XXX
39	COM	39	COM	39	XXX
40	COM	40	COM	40	XXX
41	RDSWITCH	41		41	XXX
42		42		42	XXX
43	STATUS04	43	MCUD08	43	XXX
44	STATUS05	44	MCUD09	44	XXX
45	STATUS06	45	MCUD10	45	XXX
46	STATUS07	46	MCUD11	46	XXX
47	STATUS00	47	MCUD12	47	XXX
48	STATUS01	48	MCUD13	48	XXX
49	STATUS02	49	MCUD14	49	XXX
50	STATUS03	50	MCUD15	49	XXX
51	TNAME00	51	SP315	50	XXX
52	TNAME01	52			
53	MCUD01	53	RDCPX1		
54	MCUD00	54	RDCPX2		
55	MCUD03	55	RDMOD		
56	MCUD02	56	RORT16		
57	MCUD05	57	RDIOM		
58	MCUD04	58	RORT17		
59		59	CNTRMAX		
60	+5V	60	+5V		
61	MCUD06	61	INCTR		
62	MCUD07	62	REPN		
63		63	TR3		
64		64	TR2		
65		65	TR1		
66		66	RORT18		
67		67	TR0		
68		68	RORT19		
69		69	ST STATUS		
70	DISPIOP	70			
71	ST03	71	RDOPND		
72	ST04	72	RORT15		
73	NOP2	73	NXTDCD		
74		74	SFSAME		
75	SF03	75	QUP		
76	SF04	76	STIOM		
77		77	SP3SHIFT		
78	CLOCK	78	CPURST		
79	FREEZE	79			
80	COM	80	COM		

I.C. INDEX

U	1820	U	1820	U	1820	U	1820
13	0685	51	0375	91	0239	136	0690
14	0608	52	0373	92	0370	137,138	0574
16	0755	53	0205	93	0205	139	0755
17,18	0574	54	0367	95	0239		
19	0755	55	0424	96	0755	141	0141
21	0375	56	0690	97,98	0574	142	0282
22,23	0685	57,58	0574	99	0755	143	0574
24	0683	59	0755			145,146	0620
26,27	0755	61	0239	103	0141	148	0716
28	0716	62	0205	106,107	0755	149	0367
29	0367	63	0239	108	0716		
		64	0998	109	0367	151,152	0846
31	0375	65,66	0716	111,112	0846	153	0574
32	0846	68	0686	113	0574	155,157	0574
33	0574	69		115-117	0574	159	0370
34	0608	71	0140	118	0842	162,163	0574
35-37	0574	72	0846	119	0755	164	0239
38	0842	73	0574			165-169	0574
39	0755	75-77	0574	122,123	0574		1033
		78,79	0724	125-129	0574		
41	0375						
42,43	0574	81	0376	131	0374		
44	0608	82,83	0574	132	0282		
45-48	0574	85-88	0574	133	0574		
49	0755	89	0755	135	0620		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1233-22
D	22-1715	B-1233-22




SIGNAL INDEX

P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	ST00	1	COM	1	XXX
2	COM	2	S08	2	XXX
3	S00	3	S09	3	XXX
4	S01	4	S10	4	XXX
5	S02	5	S11	5	XXX
6	S03	6	U08	6	XXX
7	INCP	7	U09	7	XXX
8	SP3IN	8	U10	8	XXX
9	U00	9	U11	9	XXX
10	U01	10		10	XXX
11	U02	11		11	XXX
12	U03	12	MDPARITY	12	XXX
13	SF00	13		13	XXX
14	ST01	14	JUMPER01	14	XXX
15	ST02	15	PRTYMODE	15	XXX
16	SF01	16	JUMPER02	16	XXX
17	SF00	17		17	XXX
18	SF02	18		18	XXX
19	PT01	19		19	XXX
20	+5V	20	+5V	20	XXX
21	PT02	21	U12	21	XXX
22	UT02	22	U13	22	XXX
23	UT01	23	U14	23	XXX
24	PSELECT	24	U15	24	XXX
25	JUMPER01	25	COR10	25	XXX
26	JUMPER02	26	COR11	26	XXX
27	COR02	27	COR14	27	XXX
28	COR01	28	COR15	28	XXX
29	COR00	29	COR13	29	XXX
30		30		30	XXX
31	U04	31		31	XXX
32	U05	32		32	XXX
33	U06	33	S12	33	XXX
34	U07	34	S13	34	XXX
35	S04	35	S14	35	XXX
36	S05	36	S15	36	XXX
37	S06	37	CPUSEL	37	XXX
38	S07	38		38	XXX
39	COM	39	COM	39	XXX
40	COM	40	COM	40	XXX
41	RDSWITCH	41		41	XXX
42		42		42	XXX
43	STATUS04	43	MCUD08	43	XXX
44	STATUS05	44	MCUD09	44	XXX
45	STATUS06	45	MCUD10	45	XXX
46	STATUS07	46	MCUD11	46	XXX
47	STATUS00	47	MCUD12	47	XXX
48	STATUS01	48	MCUD13	48	XXX
49	STATUS02	49	MCUD14	49	XXX
50	STATUS03	50	MCUD15	50	XXX
51	TNAME00	51	SP315		
52	TNAME01				
53	MCUD01	53	RDCPX1		
54	MCUD00	54	RDCPX2		
55	MCUD03	55	RDMOD		
56	MCUD02	56	RORT16		
57	MCUD05	57	RDIOM		
58	MCUD04	58	RORT17		
59		59	CNTRMAX		
60	+5V	60	+5V		
61	MCUD06	61	INCTR		
62	MCUD07	62	REPN		
63		63	TR3		
64		64	TR2		
65		65	TR1		
66		66	RORT18		
67		67	TR0		
68		68	RORT19		
69		69	ST STATUS		
70	DISPIOP	70			
71	ST03	71	RDOPND		
72	ST04	72	RORT15		
73	NOP2	73	NXTDCD		
74		74	SFSAME		
75	SF03	75	QUP		
76	SF04	76	STIOM		
77		77	SP3SHIFT		
78	CLOCK	78	CPURST		
79	FREEZE	79			
80	COM	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
13	0685	51	0375	91	0239	136	0690
14	0608	52	0373	92	0370	137,138	0574
16	0755	53	0205	93	0205	139	0755
17,18	0574	54	0367	95	0239		
19	0755	55	0424	96	0755	141	0141
		56	0690	97,98	0574	142	0282
21	0375	57,58	0574	99	0755	143	0574
22,23	0685	59	0755			145,146	0620
24	0683			103	0141	148	0716
26,27	0755	61	0239	106,107	0755	149	0367
28	0716	62	0205	108	0716		
29	0367	63	0239	109	0367	151,152	0846
		65,66	0998			153	0574
31	0375	68	0716	111,112	0846	155-157	0574
32	0846	69	0686	113	0574	159	0370
33	0574			115-117	0574		
34	0608	71	0140	118	0842	162,163	0574
35-37	0574	72	0846	119	0755	164	0239
38	0842	73	0574			165-169	0574
39	0755	75-77	0574	122,123	0574		
		78,79	0724	125-129	0574		
41	0375						
42,43	0574	81	0376	131	0574		
44	0608	82,83	0574	132	0282		
45-48	0574	85-88	0574	133	0574		
49	0755	89	0755	135	0620		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1233-22
D	22-1715	B-1233-22

A

B

C

D

E

F

G

H

A

B

C

D

E


F

G

H

COUNTER

STORE FIELD DECODER




SIGNAL INDEX


P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	ST00	1	COM	1	XXX
2	COM	2	S08	2	XXX
3	S00	3	S09	3	XXX
4	S01	4	S10	4	XXX
5	S02	5	S11	5	XXX
6	S03	6	U08	6	XXX
7	INCP	7	U09	7	XXX
8	SP3IN	8	U10	8	XXX
9	U00	9	U11	9	XXX
10	U01	10		10	XXX
11	U02	11		11	XXX
12	U03	12		12	XXX
13	SF00	13	MDPARITY	13	XXX
14	ST01	14		14	XXX
15	ST02	15	JUMPER01	15	XXX
16	SF01	16	PRTYMODE	16	XXX
17	SFQ0	17	JUMPER02	17	XXX
18	SF02	18		18	XXX
19	PT01	19		19	XXX
20	+5V	20	+5V	20	XXX
21	PT02	21	U12	21	XXX
22	UT02	22	U13	22	XXX
23	UT01	23	U14	23	XXX
24	PSELECT	24	U15	24	XXX
25	JUMPER01	25	COR10	25	XXX
26	JUMPER02	26	COR11	26	XXX
27	COR02	27	COR14	27	XXX
28	COR01	28	COR15	28	XXX
29	COR00	29	COR13	29	XXX
30		30		30	XXX
31	U04	31		31	XXX
32	U05	32		32	XXX
33	U06	33	S12	33	XXX
34	U07	34	S13	34	XXX
35	S04	35	S14	35	XXX
36	S05	36	S15	36	XXX
37	S06	37	CPUSEL	37	XXX
38	S07	38		38	XXX
39	COM	39	COM	39	XXX
40	COM	40	COM	40	XXX
41	RDSWITCH	41		41	XXX
42		42		42	XXX
43	STATUS04	43	MCUD08	43	XXX
44	STATUS05	44	MCUD09	44	XXX
45	STATUS06	45	MCUD10	45	XXX
46	STATUS07	46	MCUD11	46	XXX
47	STATUS00	47	MCUD12	47	XXX
48	STATUS01	48	MCUD13	48	XXX
49	STATUS02	49	MCUD14	49	XXX
50	STATUS03	50	MCUD15	50	XXX
51	TNAME00	51	SP315		
52	TNAME01				
53	MCUD01	53	RDCPX1		
54	MCUD00	54	RDCPX2		
55	MCUD03	55	RDMOD		
56	MCUD02	56	RORT16		
57	MCUD05	57	RDIOM		
58	MCUD04	58	RORT17		
59		59	CNTRMAX		
60	+5V	60	+5V		
61	MCUD06	61	INCTR		
62	MCUD07	62	REP		
63		63	TR3		
64		64	TR2		
65		65	TR1		
66		66	RORT18		
67		67	TR0		
68		68	RORT19		
69		69	ST STATUS		
70	DISPIOP	70			
71	ST03	71	RDOPND		
72	ST04	72	RORT15		
73	NOP2	73	NXTDCD		
74		74	SFSAME		
75	SF03	75	OUP		
76	SF04	76	STIOM		
77		77	SP3SHIFT		
78	CLOCK	78	CPURST		
79	FREEZE	79			
80	COM	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
13	0685	51	0375	91	0239	136	0690
14	0608	52	0373	92	0370	137,138	0574
16	0755	53	0205	93	0205	139	0755
17,18	0574	54	0367	95	0239		
19	0755	55	0424	96	0755	141	0141
		56	0690	97,98	0574	142	0282
21	0375	57-58	0574	99	0755	143	0574
22,23	0685	59	0755			145,146	0620
24	0683			103	0141	148	0716
26,27	0755	61	0239	106,107	0755	149	0367
28	0716	62	0205	108	0716		
29	0367	63	0239	109	0367	151,152	0846
		65,66	0998			153	0574
31	0375	68	0716	111,112	0846	155-157	0574
32	0846	69	0686	113	0574	159	0370
33	0574			115-117	0574		
34	0608	71	0140	118	0842	162,163	0574
35-37	0574	72	0846	119	0755	164	0239
38	0842	73	0574			165-169	0574
39	0755	75-77	0574	122,123	0574		1033
		78,79	0724	125-129	0574		
41	0375						
42,43	0574	81	0376	131	0374		
44	0608	82,83	0574	132	0282		
45-48	0574	85-88	0574	133	0574		
49	0755	89	0755	135	0620		



CHANGE NO.	ORIG	A-REV.
A	REDRAWN	NO CHANGE
B	PPC-D	A-1233-22
C	22-1715	B-1233-22



(G41) SFQ1L
 (C26) STQ1L
 (E27) STQ4
 (D41) SFQ4

(G41) SFQ2L
 (B26) STQ2L

(G41) SFQ3L
 (C26) STQ3L

(G41) SFQ0L
 (C26) STQ0L
 (D41) SFQ7
 (F23) STQ7


(E27) STQ5
 (D41) SFQ5

SIGNAL INDEX


P1		P2		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	ST00	1	COM	1	XXX
2	COM	2	S08	2	XXX
3	S00	3	S09	3	XXX
4	S01	4	S10	4	XXX
5	S02	5	S11	5	XXX
6	S03	6	U08	6	XXX
7	INCP	7	U09	7	XXX
8	SP3IN	8	U10	8	XXX
9	U00	9	U11	9	XXX
10	U01	10		10	XXX
11	U02	11		11	XXX
12	U03	12		12	XXX
13	SF00	13	MDPARITY	13	XXX
14	ST01	14		14	XXX
15	ST02	15	JUMPER01	15	XXX
16	SF01	16	PRTYMODE	16	XXX
17	SF00	17	JUMPER02	17	XXX
18	SF02	18		18	XXX
19	PT01	19		19	XXX
20	+5V	20	+5V	20	XXX
21	PT02	21	U12	21	XXX
22	UT02	22	U13	22	XXX
23	UT01	23	U14	23	XXX
24	PSELECT	24	U15	24	XXX
25	JUMPER01	25	COR10	25	XXX
26	JUMPER02	26	COR11	26	XXX
27	COR02	27	COR14	27	XXX
28	COR01	28	COR15	28	XXX
29	COR00	29	COR13	29	XXX
30		30		30	XXX
31	U04	31		31	XXX
32	U05	32		32	XXX
33	U06	33	S12	33	XXX
34	U07	34	S13	34	XXX
35	S04	35	S14	35	XXX
36	S05	36	S15	36	XXX
37	S06	37	CPUSEL	37	XXX
38	S07	38		38	XXX
39	COM	39	COM	39	XXX
40	COM	40	COM	40	XXX
41	RDSWITCH	41		41	XXX
42		42		42	XXX
43	STATUS04	43	MCUD08	43	XXX
44	STATUS05	44	MCUD09	44	XXX
45	STATUS06	45	MCUD10	45	XXX
46	STATUS07	46	MCUD11	46	XXX
47	STATUS00	47	MCUD12	47	XXX
48	STATUS01	48	MCUD13	48	XXX
49	STATUS02	49	MCUD14	49	XXX
50	STATUS03	50	MCUD15	50	XXX
51	TNAME00	51	SP315		
52	TNAME01	52			
53	MCUD01	53	RDCPX1		
54	MCUD00	54	RDCPX2		
55	MCUD03	55	RDMOD		
56	MCUD02	56	RORT16		
57	MCUD05	57	RDIOM		
58	MCUD04	58	RORT17		
59		59	CNTRMAX		
60	+5V	60	+5V		
61	MCUD06	61	INCTR		
62	MCUD07	62	REP		
63		63	TR3		
64		64	TR2		
65		65	TR1		
66		66	RORT18		
67		67	TR0		
68		68	RORT19		
69		69	ST STATUS		
70	DISPIOP	70			
71	ST03	71	RDOPND		
72	ST04	72	RORT15		
73	NOP2	73	NXTDCD		
74		74	SFSAME		
75	SF03	75	QUP		
76	SF04	76	STIOM		
77		77	SP3SHIFT		
78	CLOCK	78	CPURST		
79	FREEZE	79			
80	COM	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
13	0685	51	0375	91	0239	136	0690
14	0608	52	0373	92	0370	137,138	0574
16	0755	53	0205	93	0205	139	0755
17,18	0574	54	0367	95	0239		
19	0755	55	0424	96	0755	141	0141
		56	0690	97,98	0574	142	0282
21	0375	57,58	0574	99	0755	143	0574
22,23	0685	59	0755			145,146	0620
24	0683			103	0141	148	0716
26,27	0755	61	0239	106,107	0755	149	0367
28	0716	62	0205	108	0716		
29	0367	63	0239	109	0367	151,152	0846
		65,66	0998			153	0574
31	0375	68	0716	111,112	0846	155-157	0574
32	0846	69	0686	113	0574	159	0370
33	0574			115-117	0574		
34	0608	71	0140	118	0842	162,163	0574
35-37	0574	72	0846	119	0755	164	0239
38	0842	73	0574			165-169	0574
39	0755	75-77	0574	122,123	0574		1033
		78,79	0724	125-129	0674		
41	0375				1033		
42,43	0574	81	0376	131	0374		
44	0608	82,83	0574	132	0282		
45-48	0574	85-88	0574	133	0574		
49	0755	89	0755	135	0620		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1233-22
D	22-1715	B-1233-22



CPU/IOP DETAILED DIAGRAM SET

DD-205

CURRENT INSTRUCTION REGISTER (CIR) PCA

30001-60006

SERIES 1210


1305

SIGNAL INDEX


P1		P2		J1		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DSPFLAG	1	OPINP	1	GND	1	CIR00
2	COM	2	BMCUPRTY	2	SW00	2	---
3	CPURSTS	3	CPUIN	3	SW01	3	CIR01
4	IORSTSW	4	NIP	4	GND	4	---
5	MCUHINT	5	STATUS03	5	SW02	5	CIR02
6	HALT	6	DATAPE	6	SW03	6	---
7	MCUCMP	7	V00	7	GND	7	CIR03
8	CMRFF	8	V01	8	SW04	8	---
9	EXTINT	9	V02	9	SW05	9	CIR04
10	MCUINT	10	V03	10	GND	10	---
11	PWRFAIL	11	V04	11	SW06	11	CIR05
12	MODINT	12	V05	12	SW07	12	---
13	RUNFF	13	V06	13	GND	13	CIR06
14	INTRP	14	V07	14	SW08	14	---
15	STATUS04	15	V08	15	SW09	15	CIR07
16	STATUS01	16	V09	16	GND	16	---
17	CCPX	17	V10	17	SW10	17	CIR08
18	STATUS02	18	V11	18	SW11	18	---
19	FPNLOS	19	+5V	19	GND	19	CIR09
20	+5V	20	STORAR	20	SW12	20	---
21	RMCUCPX1	21	SWLDRAR	21	SW13	21	CIR10
22	BNDV	22	U00	22	GND	22	---
23	MCUCMPL	23	NIRTOCIR	23	SW14	23	CIR11
24	MCUCMPH	24	---	24	SW15	24	---
25	RDCPX1	25	U03	25	GND	25	CIR12
26	S00	26	U04	26	RSTSWIO	26	---
27	S01	27	U05	27	RSTSWCP	27	CIR13
28	S02	28	U06	28	GND	28	---
29	S03	29	U07	29	CLDLOAD	29	CIR14
30	---	30	U08	30	CR UNFF	30	---
31	S04	31	U09	31	GND	31	CIR15
32	S05	32	U10	32	CONSINT	32	---
33	S06	33	U11	33	LOADREG	33	---
34	S07	34	U12	34	GND	34	---
35	S08	35	U13	35	DISPMEM	35	LUTA00
36	S09	36	U14	36	LOADMEM	36	---
37	S10	37	U15	37	GND	37	LUTA01
38	S11	38	SPV	38	XEQ SW	38	---
39	COM	39	NOP	39	SNGINST	39	LUTA02
40	COM	40	---	40	GND	40	---
41	S12	41	---	41	INHINTR	41	LUTA03
42	CLOCKS	42	---	42	ENBINTH	42	---
43	S13	43	---	43	BKPT HALT	43	LUTA04
44	S14	44	---	44	SYSDUMP	44	---
45	S15	45	---	45	RUN	45	LUTA05
46	RDCIR	46	---	46	INHAR	46	---
47	SHFTCLK	47	---	47	INCRADD	47	LUTA06
48	SLOAD	48	---	48	DECRADD	48	---
49	CIR04	49	---	49	SYSHALT	49	LUTA07
50	CIR07	50	---	50	---	50	---
51	CIR08	51	---				
52	CIR12	52	---				
53	CIR13	53	---				
54	CIR14	54	---				
55	CIR15	55	---				
56	SCIR	56	---				
57	RDCPX2	57	---				
58	RDSWITCH	58	---				
59	RDOPND	59	---				
60	+5V	60	---				
61	SMCUDATA	61	---				
62	MCUD01	62	---				
63	MCUD00	63	---				
64	MCUD03	64	---				
65	MCUD02	65	---				
66	MCUD05	66	---				
67	MCUD04	67	---				
68	MCUD06	68	---				
69	MCUD07	69	---				
70	MCUD08	70	---				
71	MCUD09	71	---				
72	MCUD10	72	---				
73	MCUD11	73	---				
74	MCUD12	74	---				
75	MCUD13	75	---				
76	MCUD14	76	---				
77	MCUD15	77	---				
78	CLOCK	78	---				
79	FREEZE	79	---				
80	COM	80	---				

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0370	41	0375	96	0688	132	0373	168	0376
12	0696	42	0424	97	0683	133	0837	169	0512
13	0688	43	0846	98	0681	134	0375		
14	0371	44	0755	99	0141	135	0379	171	0374
15	0372	52,54	0755			137	0846	172	0373
16	0374	56,57	0755	101,102	0301	138	0424	173	0375
		59	0686	103	0375	139	0837	174	0373
21	0691			104,105	0301			175,176	0371
22	0372	66,67	0262	106,107	0688	141	0371	177	0374
23	0696	69	0685	108	0690	142	0205	178	0370
24	0380	71,72	0574	109	0695	143	0370	179	0574
25	0205	73	0837			144			
26	0370	74,75	0574	111	0282	145	0379		
27,28	0696	76,77	0262	112	0371	146	0370		
29	0690	79	0759	113	0376	147	0239		
				114	0755	148	0274		
31	0239	81,82	0282	118,119	0755	149	0141		
32	0370	83	0837						
33	0239	84,85	0282	121	0239	159	0535		
34	0141	86,87	0842	122	0371	161	0371		
35	0372	89	0759	123	0373	162	0141		
36	0382			124	0755	163	0301		
37	0141	91,92	0301	128,129	0755	164	0371		
38	0695	93	0374			165	0379		
39	0690	94,95	0301	131	0371	166	0372		
						167	0374		



CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	22-1662	A-1305-22	ALL




SIGNAL INDEX


P1		P2		J1		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DSPFLAG	1	OPINP	1	GND	1	CIR00
2	COM	2	COM	2	SW00	2	---
3	CPURSTS	3	BMCUPRTY	3	SW01	3	CIR01
4	IORSTSW	4	CPUIN	4	GND	4	---
5	MCUHINT	5	NIP	5	SW02	5	CIR02
6	HALT	6	STATUS03	6	SW03	6	---
7	MCUCMP	7	DATAPE	7	GND	7	CIR03
8	CMPRFF	8	V00	8	SW04	8	---
9	EXTINT	9	V01	9	SW05	9	CIR04
10	MCUINT	10	V02	10	GND	10	---
11	PWRFAIL	11	V03	11	SW06	11	CIR05
12	MODINT	12	V04	12	SW07	12	---
13	RUNFF	13	V05	13	GND	13	CIR06
14	INTRP	14	V06	14	SW08	14	---
15	STATUS04	15	V07	15	SW09	15	CIR07
16	STATUS01	16	V08	16	GND	16	---
17	CCPX	17	V09	17	SW10	17	CIR08
18	STATUS02	18	V10	18	SW11	18	---
19	FPNLOS	19	V11	19	GND	19	CIR09
20	+5V	20	+5V	20	SW12	20	---
21	RMUCPX1	21	STORAR	21	SW13	21	CIR10
22	BNDV	22	SWLDRAR	22	GND	22	---
23	MCUCMPL	23	U00	23	SW14	23	CIR11
24	MCUCMPH	24	NIRTOCIR	24	SW15	24	---
25	RDCPX1	25	---	25	GND	25	CIR12
26	S00	26	U03	26	RSTSWIO	26	---
27	S01	27	U04	27	RSTSWCP	27	CIR13
28	S02	28	U05	28	GND	28	---
29	S03	29	U06	29	CLDLOAD	29	CIR14
30	---	30	---	30	CR UNFF	30	---
31	S04	31	U07	31	GND	31	CIR15
32	S05	32	U08	32	CONSINT	32	---
33	S06	33	U09	33	LOADREG	33	---
34	S07	34	U10	34	GND	34	---
35	S08	35	U11	35	DISPMEM	35	LUTA00
36	S09	36	U12	36	LOADMEM	36	---
37	S10	37	U13	37	GND	37	LUTA01
38	S11	38	U14	38	XEQ SW	38	---
39	COM	39	COM	39	SNGINST	39	LUTA02
40	COM	40	COM	40	GND	40	---
41	S12	41	U15	41	INHINTR	41	LUTA03
42	CLOCKS	42	---	42	ENBINTH	42	---
43	S13	43	---	43	BKPT HALT	43	LUTA04
44	S14	44	SPV	44	SYSDUMP	44	---
45	S15	45	NOP	45	RUN	45	LUTA05
46	RDCIR	46	---	46	INHAR	46	---
47	SHFTCLK	47	NXTDCD	47	INCRADD	47	LUTA06
48	SLOAD	48	---	48	DECRADD	48	---
49	CIR04	49	STKBNOP	49	SYSHALT	49	LUTA07
50	CIR07	50	---	50	---	50	---
51	CIR08	51	SR01				
52	CIR12						
53	CIR13						
54	CIR14						
55	CIR15						
56	SCIR		W				
57	RDCPX2	57	LUTGATE				
58	RDSWITCH						
59	RDOPND						
60	+5V	60	+5V				
61	SMCUDATA	61	SR00				
62	MCUD01	62	---				
63	MCUD00	63	JBNDV				
64	MCUD03	64	---				
65	MCUD02	65	PAUSE				
66	MCUD05	66	---				
67	MCUD04	67	PADDIN09				
68	MCUD06	68	INDIRECT				
69	MCUD07	69	PWR ONB				
70	MCUD08	70	DS				
71	MCUD09	71	QS				
72	MCUD10	72	PADDIN11				
73	MCUD11	73	PADDIN10				
74	MCUD12	74	PADDIN08				
75	MCUD13	75	PADDXS00				
76	MCUD14	76	PADDXS01				
77	MCUD15	77	PADDSUB				
78	CLOCK	78	CPURST				
79	FREEZE	79	PADDX				
80	COM	80	COM				

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0370	41	0375	96	0688	132	0373	168	0376
12	0696	42	0424	97	0683	133	0837	169	0512
13	0688	43	0846	98	0681	134	0375	171	0374
14	0371	44	0755	99	0141	135	0379	172	0373
15	0372	52,54	0755			137	0846	173	0375
16	0374	56,57	0755	101,102	0301	138	0424	174	0373
		59	0686	103	0375	139	0837	175,176	0371
21	0691			104,105	0301			177	0374
22	0372	66,67	0262	106,107	0688	141	0371	178	0370
23	0696	69	0685	108	0690	142	0205	179	0574
24	0380	71,72	0574	109	0695	143	0370		
25	0205	73	0837			144	0371		
26	0370	74,75	0574	111	0282	145	0379		
27,28	0696	76,77	0262	112	0371	146	0370		
29	0690	79	0759	113	0376	147	0239		
				114	0755	148	0274		
31	0239	81,82	0282	118,119	0755	149	0141		
32	0370	83	0837						
33	0239	84,85	0282	121	0239	159	0535		
34	0141	86,87	0842	122	0371	161	0371		
35	0372	89	0759	123	0373	162	0141		
36	0382			124	0755	163	0301		
37	0141	91,92	0301	128,129	0755	164	0371		
38	0695	93	0374			165	0379		
39	0690	94,95	0301	131	0371	166	0372		
						167	0374		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1662	A-1305-22




SIGNAL INDEX


P1		P2		J1		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DSPFLAG	1	OPINP	1	GND	1	CIR00
2	COM	2	COM	2	SW00	2	—
3	CPURSTS	3	BMCUPRTY	3	SW01	3	CIR01
4	IORSTSW	4	CPUIN	4	GND	4	—
5	MCUHINT	5	NIP	5	SW02	5	CIR02
6	HALT	6	STATUS03	6	SW03	6	—
7	MCUCMP	7	DATAP	7	GND	7	CIR03
8	CMPRFF	8	V00	8	SW04	8	—
9	EXTINT	9	V01	9	SW05	9	CIR04
10	MCUJINT	10	V02	10	GND	10	—
11	PWRFAIL	11	V03	11	SW06	11	CIR05
12	MODINT	12	V04	12	SW07	12	—
13	RUNFF	13	V05	13	GND	13	CIR06
14	INTRP	14	V06	14	SW08	14	—
15	STATUS04	15	V07	15	SW09	15	CIR07
16	STATUS01	16	V08	16	GND	16	—
17	CCPX	17	V09	17	SW10	17	CIR08
18	STATUS02	18	V10	18	SW11	18	—
19	FPNLOS	19	V11	19	GND	19	CIR09
20	+5V	20	+5V	20	SW12	20	—
21	RMCUCPX1	21	STORAR	21	SW13	21	CIR10
22	BNDV	22	SWLDRAR	22	GND	22	—
23	MCUCMPL	23	U00	23	SW14	23	CIR11
24	MCUCMPH	24	NIRTOCIR	24	SW15	24	—
25	RDCPX1	25	GND	25	GND	25	CIR12
26	S00	26	U03	26	RSTSWIO	26	—
27	S01	27	U04	27	RSTSWCP	27	CIR13
28	S02	28	U05	28	GND	28	—
29	S03	29	U06	29	CLDLOAD	29	CIR14
30	—	30	—	30	CR UNFF	30	—
31	S04	31	U07	31	GND	31	CIR15
32	S05	32	U08	32	CONSINT	32	—
33	S06	33	U09	33	LOADREG	33	—
34	S07	34	U10	34	GND	34	—
35	S08	35	U11	35	DISPMEM	35	LUTA00
36	S09	36	U12	36	LOADMEM	36	—
37	S10	37	U13	37	GND	37	LUTA01
38	S11	38	U14	38	XEQ SW	38	—
39	COM	39	COM	39	SNGINST	39	LUTA02
40	COM	40	COM	40	GND	40	—
41	S12	41	U15	41	INHINTR	41	LUTA03
42	CLOCKS	42	—	42	ENBINTH	42	—
43	S13	43	—	43	BKPT HALT	43	LUTA04
44	S14	44	SPV	44	SYSDUMP	44	—
45	S15	45	NOP	45	RUN	45	LUTA05
46	RDCIR	46	—	46	INHAR	46	—
47	SHFTCLK	47	NXTDCD	47	INCRADD	47	LUTA06
48	SLOAD	48	—	48	DECRADD	48	—
49	CIR04	49	STKBNOP	49	SYSHALT	49	LUTA07
50	CIR07	50	—	50	—	50	—
51	CIR08	51	SR01	—	—	—	—
52	CIR12	52	—	—	—	—	—
53	CIR13	53	—	—	—	—	—
54	CIR14	54	—	—	—	—	—
55	CIR15	55	W	—	—	—	—
56	SCIR	56	—	—	—	—	—
57	RDCPX2	57	LUTGATE	—	—	—	—
58	RDSWITCH	58	—	—	—	—	—
59	RDOPND	59	—	—	—	—	—
60	+5V	60	+5V	—	—	—	—
61	SMCUDATA	61	SR00	—	—	—	—
62	MCUD01	62	—	—	—	—	—
63	MCUD00	63	JBNDV	—	—	—	—
64	MCUD03	64	—	—	—	—	—
65	MCUD02	65	PAUSE	—	—	—	—
66	MCUD05	66	—	—	—	—	—
67	MCUD04	67	PADDIN09	—	—	—	—
68	MCUD06	68	INDIRECT	—	—	—	—
69	MCUD07	69	PWR ONB	—	—	—	—
70	MCUD08	70	DS	—	—	—	—
71	MCUD09	71	OS	—	—	—	—
72	MCUD10	72	PADDIN11	—	—	—	—
73	MCUD11	73	PADDIN10	—	—	—	—
74	MCUD12	74	PADDIN08	—	—	—	—
75	MCUD13	75	PADDXS00	—	—	—	—
76	MCUD14	76	PADDXS01	—	—	—	—
77	MCUD15	77	PADDSUB	—	—	—	—
78	CLOCK	78	CPURST	—	—	—	—
79	FREEZE	79	PADDX	—	—	—	—
80	COM	80	COM	—	—	—	—

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0370	41	0375	96	0688	132	0373	168	0376
12	0696	42	0424	97	0683	133	0837	169	0512
13	0688	43	0846	98	0681	134	0375	171	0374
14	0371	44	0755	99	0141	135	0379	172	0373
15	0372	52,54	0755	101,102	0301	136	0846	173	0375
16	0374	56,57	0755	103	0375	137	0424	174	0373
		59	0686	104,105	0301	138	0837	175,176	0371
21	0691			106,107	0688	139		177	0374
22	0372	66,67	0262	108	0690	140		178	0370
23	0696	69	0685	109	0695	141		179	0574
24	0380	71,72	0574	110		142			
25	0205	73	0837	111		143			
26	0370	74,75	0574	112		144			
27,28	0696	76,77	0262	113		145			
29	0690	79	0759	114		146			
				118,119	0755	147			
31	0239	81,82	0282	121		148			
32	0370	83	0837	122		149			
33	0239	84,85	0282	123					
34	0141	86,87	0842	124					
35	0372	89	0759	128,129					
36	0382								
37	0141	91,92	0301						
38	0695	93	0374						
39	0690	94,95	0301						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	22-1662
C		NO CHANGE
		A-1305-22




SIGNAL INDEX


P1		P2		J1		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DSPFLAG	1	OPINP	1	GND	1	CIR00
2	COM	2	COM	2	SW00	2	---
3	CPURSTS	3	BMCUPRTY	3	SW01	3	CIR01
4	IORSTSW	4	CPUIN	4	GND	4	---
5	MCUHINT	5	NIP	5	SW02	5	CIR02
6	HALT	6	STATUS03	6	SW03	6	---
7	MCUCMP	7	DATAP	7	GND	7	CIR03
8	CMRFF	8	V00	8	SW04	8	---
9	EXTINT	9	V01	9	SW05	9	CIR04
10	MCUINT	10	V02	10	GND	10	---
11	PWRFAIL	11	V03	11	SW06	11	CIR05
12	MODINT	12	V04	12	SW07	12	---
13	RUNFF	13	V05	13	GND	13	CIR06
14	INTRP	14	V06	14	SW08	14	---
15	STATUS04	15	V07	15	SW09	15	CIR07
16	STATUS01	16	V08	16	GND	16	---
17	CCPX	17	V09	17	SW10	17	CIR08
18	STATUS02	18	V10	18	SW11	18	---
19	FPNLOS	19	V11	19	GND	19	CIR09
20	+5V	20	+5V	20	SW12	20	---
21	RMCUCPX1	21	STORAR	21	SW13	21	CIR10
22	BNDV	22	SWLDRAR	22	GND	22	---
23	MCUCMPL	23	U00	23	SW14	23	CIR11
24	MCUCMPH	24	NIRTOCIR	24	SW15	24	---
25	RDCPX1	25	---	25	GND	25	CIR12
26	S00	26	U03	26	RSTSWIO	26	---
27	S01	27	U04	27	RSTSWCP	27	CIR13
28	S02	28	U05	28	GND	28	---
29	S03	29	U06	29	CLDLOAD	29	CIR14
30	---	30	---	30	CR UNFF	30	---
31	S04	31	U07	31	GND	31	CIR15
32	S05	32	U08	32	CONSINT	32	---
33	S06	33	U09	33	LOADREG	33	---
34	S07	34	U10	34	GND	34	---
35	S08	35	U11	35	DISPMEM	35	LUTA00
36	S09	36	U12	36	LOADMEM	36	---
37	S10	37	U13	37	GND	37	LUTA01
38	S11	38	U14	38	XEQ SW	38	---
39	COM	39	COM	39	SNGINST	39	LUTA02
40	COM	40	COM	40	GND	40	---
41	S12	41	U15	41	INHINTR	41	LUTA03
42	CLOCKS	42	---	42	ENBINTH	42	---
43	S13	43	---	43	BKPT HALT	43	LUTA04
44	S14	44	SPV	44	SYSDUMP	44	---
45	S15	45	NOP	45	RUN	45	LUTA05
46	RDCIR	46	---	46	INHAR	46	---
47	SHFTCLK	47	NXTDCD	47	INCRADD	47	LUTA06
48	SLOAD	48	---	48	DECRADD	48	---
49	CIR04	49	STKBNOP	49	SYSHALT	49	LUTA07
50	CIR07	50	---	50	---	50	---
51	CIR08	51	SR01	---	---	---	---
52	CIR12	52	---	---	---	---	---
53	CIR13	53	---	---	---	---	---
54	CIR14	54	---	---	---	---	---
55	CIR15	55	W	---	---	---	---
56	SCIR	56	---	---	---	---	---
57	RDCPX2	57	LUTGATE	---	---	---	---
58	RDSWITCH	58	---	---	---	---	---
59	RDOPND	59	---	---	---	---	---
60	+5V	60	+5V	---	---	---	---
61	SMCUDATA	61	SR00	---	---	---	---
62	MCUD01	62	---	---	---	---	---
63	MCUD00	63	JBNDV	---	---	---	---
64	MCUD03	64	---	---	---	---	---
65	MCUD02	65	PAUSE	---	---	---	---
66	MCUD05	66	---	---	---	---	---
67	MCUD04	67	PADDIN09	---	---	---	---
68	MCUD06	68	INDIRECT	---	---	---	---
69	MCUD07	69	PWR ONB	---	---	---	---
70	MCUD08	70	DS	---	---	---	---
71	MCUD09	71	QS	---	---	---	---
72	MCUD10	72	PADDIN11	---	---	---	---
73	MCUD11	73	PADDIN10	---	---	---	---
74	MCUD12	74	PADDIN08	---	---	---	---
75	MCUD13	75	PADDXS00	---	---	---	---
76	MCUD14	76	PADDXS01	---	---	---	---
77	MCUD15	77	PADDSUB	---	---	---	---
78	CLOCK	78	CPURST	---	---	---	---
79	FREEZE	79	PADDX	---	---	---	---
80	COM	80	COM	---	---	---	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0370	41	0375	96	0688	132	0373	168	0376
12	0696	42	0424	97	0683	133	0837	169	0512
13	0688	43	0846	98	0681	134	0375	---	0374
14	0371	44	0755	99	0141	135	0379	171	0379
15	0372	52,54	0755	101,102	0301	137	0846	172	0373
16	0374	56,57	0755	103	0301	138	0424	173	0375
21	0691	59	0686	104,105	0301	139	0837	174	0373
22	0372	66,67	0262	106,107	0688	141	0371	175,176	0371
23	0696	69	0685	108	0690	142	0205	177	0374
24	0380	71,72	0574	109	0695	143	0370	178	0370
25	0205	73	0837	---	---	144	0371	179	0574
26	0370	74,75	0574	111	0282	145	0379	---	---
27,28	0696	76,77	0262	112	0371	146	0370	---	---
29	0690	79	0759	113	0376	147	0239	---	---
31	0239	81,82	0282	114	0755	148	0274	---	---
32	0370	83	0837	118,119	0755	149	0141	---	---
33	0239	84,85	0282	121	0239	159	0535	---	---
34	0141	86,87	0842	122	0371	161	0371	---	---
35	0372	89	0759	123	0373	162	0141	---	---
36	0382	---	---	124	0755	163	0301	---	---
37	0141	91,92	0301	128,129	0755	164	0371	---	---
38	0695	93	0374	---	---	165	0379	---	---
39	0690	94,95	0301	131	0371	166	0372	---	---
						167	0374	---	---



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1662	A-805-22



CPU/IOP DETAILED DIAGRAM SET

DD-206

MODULE CONTROL UNIT (MCU) PCA

30001-60007


SERIES 1247

SIGNAL INDEX


P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	S03	1	READY00	1	---
2	COM	2	COM	2	---
3	S01	3	READY02	3	XXX
4	CPUIN	4	FROM00	4	---
5	RDCPX1	5	READY04	5	XXX
6	RMCUCPX1	6	FROM02	6	---
7	S02	7	READY06	7	XXX
8	U02	8	MOP01	8	---
9	S00	9	ENABLE01	9	XXX
10	U06	10	TO02	10	---
11	S10	11	ENABLE03	11	---
12	S08	12	FROM01	12	---
13		13	ENABLE05	13	---
14	S09	14	MOP00	14	---
15	S13	15	MCUD PE	15	---
16	S11	16	TO00	16	---
17	S14	17	MCU RST	17	---
18	S12	18	SYSPRTY	18	---
19	S15	19	READY01	19	---
20	+5V	20	+5V	20	---
21	DATAPE	21	READY03	21	---
22	MCUINT	22	TO01	22	---
23	ERFRZINH	23	READY05	23	---
24	CPUTIMER	24	UT01	24	---
25	RDOPND	25	ENABLE00	25	---
26	NOP1	26	UT02	26	---
27	INTRP	27	ENABLE02	27	---
28	POLLORSO	28	PT01	28	---
29	UNFRZ	29	ENABLE04	29	XXX
30	NXTDCD	30		30	---
31	ENTIMER	31		31	---
32	NXTFINH	32	PT02	32	---
33	JMPFRZ	33	SYS PE	33	XXX
34	STATUS01	34	TENB	34	---
35	MPIFRZ	35	IOLRQFF	35	---
36	U01	36	IOHRQFF	36	---
37	BMCUPRTY	37	SLOAD	37	XXX
38	MODINT	38	SHFTCLK	38	---
39	COM	39	COM	39	XXX
40	COM	40	COM	40	---
41	COR10	41	INSTSEL	41	XXX
42	CLOCKS	42		42	---
43	COR11	43	SRDYENBL	43	XXX
44	COR14	44	RDCPX2	44	---
45	COR15	45	IOHIREQ	45	XXX
46	COR13	46		46	---
47	TMRFRZI	47	IOLOREQ	47	XXX
48	U07	48		48	---
49	DATA	49	IOERROR	49	---
50	ST03	50	SRVOUT1	50	---
51	BUSOP	51	IOSTROBE		
52	NOP2	52	COR00		
53	RORT23	53	IOHSEL		
54	RORT24	54	COR01		
55	RORT27	55	IOLOSEL		
56	CCPX	56	COR02		
57	RORT26	57			
58	STOFROM	58	PSELECT		
59	RORT25	59			
60	+5V	60	+5V		
61	IOFRZ	61	CPULRFF		
62	IOHSREQ	62	CHACT		
63	DRTINH	63	CPULOSEL		
64	IOINP	64	CPUHRFF		
65	IOTIMER	65	ST01		
66	IOMOP00	66	OPNDSSEL		
67	IOMOP01	67	ST00		
68	IOTO02	68	MCIOTMR		
69	IOTO01	69	ST02		
70	S04	70	IOCMP		
71	S07	71	IORESET		
72	MCUDPRTY	72	NEXT		
73	S06	73			
74	S05	74	NIP		
75	RDMOD	75	OPINP		
76	CPUSEL	76			
77	MDPARITY	77			
78	CLOCK	78	CPURST		
79	FREEZE	79			
80	COM	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11,12	0685	53	0141	86	0846	114	0424	144,145	0574
13	0371	54,55	0691	87	0842	115	0623	146	0696
14	0686	57	0574	88	0690	117	0617	147	0691
15	0141	58	0686			118	0755	148	0682
16-18	0846	61	0424	91	0371				
		62	0512	92	0696	121	0535	151	0837
21	0844	63	0696	93	0373	122	0846	152	0693
22,23	0696	64	0374	94	0837	123	0617	153	0141
24	0681	65	0759	95	0424	124	0535	154,155	0574
25	0141	66	0690	96	0685	125	0843	156	0686
26	0739	67	0686	97	0842	126	0691	157,158	0843
27	0574	68		98	0755	127	0262		
28	0755	71	0608			128	0759	161,162	0837
		72	0696	101	0371			163,164	0696
32	0141	73	0239	102	0696	131	0755	165	0239
		74	0371	103	0617	132	0382	166	0681
42	0371	75	0755	104	0205	133,134	0696	167	0262
43	0696	76,77	0690	105	0374	135	0574	168	0759
44	0424	78	0681	106	0842	136	0682		
45	0696			107	0262	137	0691	171,172	0837
46	0837			108	0759	138	0682	173	0205
47	0574	81	0683					174	0370
48	0688	82	0696			111	0372	175	0683
		83	0617			112	0696	176	0690
51	0239	84	0574			113	0373	177	0375
52	0205	85	0262						



CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	PPC-C	NO CHANGE	ALL
D	PC-22-54	A-1238-22	ALL
E	PC-22-56	A-1241-22	ALL
F	22-1587	B-1247-22	ALL
G	ERRATA	NO CHANGE	ALL





SIGNAL INDEX

P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	S03	1	READY00	1	---
2	COM	2	COM	2	---
3	S01	3	READY02	3	XXX
4	CPUIN	4	FROM00	4	---
5	RDCPX1	5	READY04	5	XXX
6	RMCUCPX1	6	FROM02	6	---
7	S02	7	READY06	7	XXX
8	U02	8	MOP01	8	---
9	S00	9	ENABLE01	9	XXX
10	U06	10	TO02	10	---
11	S10	11	ENABLE03	11	---
12	S08	12	FROM01	12	---
13	---	13	ENABLE05	13	---
14	S09	14	MOP00	14	---
15	S13	15	MCUD PE	15	---
16	S11	16	TO00	16	---
17	S14	17	MCU RST	17	---
18	S12	18	SYSPTY	18	---
19	S15	19	READY01	19	---
20	+5V	20	+5V	20	---
21	DATAPE	21	READY03	21	---
22	MCUINT	22	TO01	22	---
23	ERFRZINH	23	READY05	23	---
24	CPUTIMER	24	UT01	24	---
25	RDOPND	25	ENABLE00	25	---
26	NOP1	26	UT02	26	---
27	INTRP	27	ENABLE02	27	---
28	POLLORSO	28	PT01	28	---
29	UNFRZ	29	ENABLE04	29	XXX
30	NXTDCD	30	---	30	---
31	ENTIMER	31	---	31	---
32	NXTFINH	32	PT02	32	---
33	JMPFRZ	33	SYS PE	33	XXX
34	STATUS01	34	TENB	34	---
35	MPIFRZ	35	IOLROFF	35	---
36	U01	36	IOHROFF	36	---
37	BMCUPRTY	37	SLOAD	37	XXX
38	MODINT	38	SHFTCLK	38	---
39	COM	39	COM	39	XXX
40	COM	40	COM	40	---
41	COR10	41	INSTSEL	41	XXX
42	CLOCKS	42	---	42	---
43	COR11	43	SRDYENBL	43	XXX
44	COR14	44	RDCPX2	44	---
45	COR15	45	IOHIREQ	45	XXX
46	COR13	46	---	46	---
47	TMRFRZI	47	IOLOREQ	47	XXX
48	U07	48	---	48	---
49	DATA	49	IOERROR	49	---
50	ST03	50	SRVOUT1	50	---
51	BUSOP	51	IOSTROBE	---	---
52	NOP2	52	COR00	---	---
53	RORT23	53	IOHSEL	---	---
54	RORT24	54	COR01	---	---
55	RORT27	55	IOLOSEL	---	---
56	CCPX	56	COR02	---	---
57	RORT26	57	---	---	---
58	STOFROM	58	PSELECT	---	---
59	RORT25	59	---	---	---
60	+5V	60	+5V	---	---
61	IOFRZ	61	CPULRFF	---	---
62	IOHSREQ	62	CHACT	---	---
63	DRTINH	63	CPULOSEL	---	---
64	IOINP	64	CPUHRFF	---	---
65	IOTIMER	65	ST01	---	---
66	IOMOP00	66	OPNDSEL	---	---
67	IOMOP01	67	ST00	---	---
78	IOTO02	68	MCIOTMR	---	---
69	IOTO01	69	ST02	---	---
70	S04	70	IOCOMP	---	---
71	S07	71	IORESET	---	---
72	MCUDPRTY	72	NEXT	---	---
73	S06	73	---	---	---
74	S05	74	NIP	---	---
75	RDMOD	75	---	---	---
76	CPUSEL	76	OPINP	---	---
77	MDPARITY	77	---	---	---
78	CLOCK	78	CPURST	---	---
79	FREEZE	79	---	---	---
80	COM	80	COM	---	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11,12	0685	53	0141	86	0846	114	0424	144,145	0574
13	0371	54,55	0691	87	0842	115	0623	146	0696
14	0686	57	0574	88	0690	117	0617	147	0691
15	0141	58	0686	91	0371	118	0755	148	0682
16-18	0846	61	0424	92	0696	121	0535	151	0837
21	0844	62	0512	93	0373	122	0846	152	0693
22,23	0696	63	0696	94	0837	123	0617	153	0141
24	0681	64	0374	95	0424	124	0535	154,155	0574
25	0141	65	0759	96	0685	125	0843	156	0686
26	0739	66	0690	97	0842	126	0691	157,158	0843
27	0574	68	0686	98	0755	127	0262	---	---
28	0755	71	0608	101	0371	128	0759	161,162	0837
32	0141	72	0696	102	0696	131	0755	163,164	0696
42	0371	73	0239	103	0617	132	0382	166	0681
43	0696	74	0371	104	0205	133,134	0696	167	0262
44	0424	75	0755	105	0374	135	0574	168	0759
45	0696	76,77	0690	106	0842	136	0682	---	---
46	0837	78	0681	107	0262	137	0691	171,172	0837
47	0574	81	0683	108	0759	138	0682	173	0205
48	0688	82	0696	111	0372	141	0370	174	0370
49	---	83	0617	112	0696	142	0693	175	0683
51	0239	84	0574	113	0373	143	0374	176	0690
52	0205	85	0262	---	---	---	---	177	0375






CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-C	NO CHANGE
D	PC-22-1548	A-1238-22
E	PC-22-1580	A-1241-22
F	22-1587	B-1247-22
G	ERRATA	NO CHANGE

SIGNAL INDEX


P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	S03	1	READY00	1	---
2	COM	2	COM	2	---
3	S01	3	READY02	3	XXX
4	CPUIN	4	FROM00	4	---
5	RDCPX1	5	READY04	5	XXX
6	RMUCPX1	6	FROM02	6	---
7	S02	7	READY06	7	XXX
8	U02	8	MOP01	8	---
9	S00	9	ENABLE01	9	XXX
10	U06	10	TO02	10	---
11	S10	11	ENABLE03	11	---
12	S08	12	FROM01	12	---
13	---	13	ENABLE05	13	---
14	S09	14	MOP00	14	---
15	S13	15	MCUD PE	15	---
16	S11	16	TO00	16	---
17	S14	17	MCU RST	17	---
18	S12	18	SYSPRTY	18	---
19	S15	19	READY01	19	---
20	+5V	20	+5V	20	---
21	DATAPE	21	READY03	21	---
22	MCUINT	22	TO01	22	---
23	ERFRZINH	23	READY05	23	---
24	CPUTIMER	24	UT01	24	---
25	RDOPND	25	ENABLE00	25	---
26	NOP1	26	UT02	26	---
27	INTRP	27	ENABLE02	27	---
28	POLLORSO	28	PT01	28	---
29	UNFRZ	29	ENABLE04	29	XXX
30	NXTDCD	30	---	30	---
31	ENTIMER	31	---	31	---
32	NXTFINH	32	PT02	32	---
33	JMPFRZ	33	SYS PE	33	XXX
34	STATUS01	34	TENB	34	---
35	MPIFRZ	35	IOLROFF	35	---
36	U01	36	IOHRQFF	36	---
37	BMCUPRTY	37	SLOAD	37	XXX
38	MODINT	38	SHFTCLK	38	---
39	COM	39	COM	39	XXX
40	COM	40	COM	40	---
41	COR10	41	INSTSEL	41	XXX
42	CLOCKS	42	---	42	---
43	COR11	43	SRDYENBL	43	XXX
44	COR14	44	RDCPX2	44	---
45	COR15	45	IOHIREQ	45	XXX
46	COR13	46	---	46	---
47	TMRFRZI	47	IOLOREQ	47	XXX
48	U07	48	---	48	---
49	DATA	49	IOERROR	49	---
50	ST03	50	SRVOUT1	50	---
51	BUSOP	51	IOSTROBE	51	---
52	NOP2	52	COR00	52	---
53	RORT23	53	IOHSEL	53	---
54	RORT24	54	COR01	54	---
55	RORT27	55	IOLOSEL	55	---
56	CCPX	56	COR02	56	---
57	RORT26	57	---	57	---
58	STOFROM	58	PSELECT	58	---
59	RORT25	59	---	59	---
60	+5V	60	+5V	60	---
61	IOFRZ	61	CPULRFF	61	---
62	IOHSREQ	62	CHACT	62	---
63	DRTINH	63	CPULOSEL	63	---
64	IOINP	64	CPUHRFF	64	---
65	IOTIMER	65	ST01	65	---
66	IOMOP00	66	OPNDSSEL	66	---
67	IOMOP01	67	ST00	67	---
68	IOTO02	68	MCLOTMR	68	---
69	IOTO01	69	ST02	69	---
70	S04	70	IOCMP	70	---
71	S07	71	IORESET	71	---
72	MCUDPRTY	72	NEXT	72	---
73	S06	73	---	73	---
74	S05	74	NIP	74	---
75	RDMOD	75	---	75	---
76	CPUSEL	76	OPINP	76	---
77	MDPARITY	77	---	77	---
78	CLOCK	78	CPURST	78	---
79	FREEZE	79	---	79	---
80	COM	80	COM	80	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11,12	0685	53	0141	86	0846	114	0424	144,145	0574
13	0371	54,55	0691	87	0842	115	0623	146	0696
14	0686	57	0574	88	0690	117	0617	147	0691
15	0141	58	0686	91	0371	118	0755	148	0682
16-18	0846	61	0424	92	0696	121	0535	151	0837
21	0844	62	0512	93	0373	122	0846	152	0693
22,23	0696	63	0696	94	0837	123	0617	153	0141
24	0681	64	0374	95	0424	124	0535	154,155	0574
25	0141	65	0759	96	0685	125	0843	156	0686
26	0739	66	0690	97	0842	126	0691	157,158	0843
27	0574	68	0686	98	0755	127	0262	161,162	0837
28	0755	71	0608	101	0371	128	0759	163,164	0696
32	0141	72	0696	102	0696	131	0755	165	0239
42	0371	73	0239	103	0617	132	0382	166	0681
43	0696	74	0371	104	0205	133,134	0696	167	0262
44	0424	75	0755	105	0374	135	0574	168	0759
45	0696	76,77	0690	106	0842	136	0682	171,172	0837
46	0837	78	0681	107	0262	137	0691	173	0205
47	0574	81	0683	108	0759	138	0682	174	0370
48	0688	82	0696	111	0372	141	0370	175	0683
49	0239	83	0617	112	0696	142	0693	176	0690
51	0205	84	0574	113	0373	143	0374	177	0375
52	0205	85	0262						



CHANGE	ORIG	REVISION/PREFIX
A		A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-C	NO CHANGE
D	PC-22-1548	A-1238-22
E	PC-22-1565	A-1241-22
F	22-1587	B-1247-22
G	ERRATA	NO CHANGE




SIGNAL INDEX

P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	S03	1	READY00	1	---
2	COM	2	COM	2	---
3	S01	3	READY02	3	XXX
4	CPUIN	4	FROM00	4	---
5	RDCPX1	5	READY04	5	XXX
6	RMCUCPX1	6	FROM02	6	---
7	S02	7	READY06	7	XXX
8	U02	8	MOP01	8	---
9	S00	9	ENABLE01	9	XXX
10	U06	10	TO02	10	---
11	S10	11	ENABLE03	11	---
12	S08	12	FROM01	12	---
13	---	13	ENABLE05	13	---
14	S09	14	MOP00	14	---
15	S13	15	MCUD PE	15	---
16	S11	16	TO00	16	---
17	S14	17	MCU RST	17	---
18	S12	18	SYSPTY	18	---
19	S15	19	READY01	19	---
20	+5V	20	+5V	20	---
21	DATAPE	21	READY03	21	---
22	MCUINT	22	TO01	22	---
23	ERFRZINH	23	READY05	23	---
24	CPUTIMER	24	UT01	24	---
25	RDOPND	25	ENABLE00	25	---
26	NOP1	26	UT02	26	---
27	INTRP	27	ENABLE02	27	---
28	POLLORSO	28	PT01	28	---
29	UNFRZ	29	ENABLE04	29	XXX
30	NXTDCD	30	---	30	---
31	ENTIMER	31	---	31	---
32	NXTFINH	32	PT02	32	---
33	JMPFRZ	33	SYS PE	33	XXX
34	STATUS01	34	TENB	34	---
35	MPIFRZ	35	IOLRQFF	35	---
36	U01	36	IOHRQFF	36	---
37	BMCUPRTY	37	SLOAD	37	XXX
38	MODINT	38	SHFTCLK	38	---
39	COM	39	COM	39	XXX
40	COM	40	COM	40	---
41	COR10	41	INSTSEL	41	XXX
42	CLOCKS	42	---	42	---
43	COR11	43	SRDYENBL	43	XXX
44	COR14	44	RDCPX2	44	---
45	COR15	45	IOHIREQ	45	XXX
46	COR13	46	---	46	---
47	TMRFRZI	47	IOLOREQ	47	XXX
48	U07	48	---	48	---
49	DATA	49	IOERROR	49	---
50	ST03	50	SRVOUT1	50	---
51	BUSOP	51	IOSTROBE	---	---
52	NOP2	52	COR00	---	---
53	RORT23	53	IOHSEL	---	---
54	RORT24	54	COR01	---	---
55	RORT27	55	IOLOSEL	---	---
56	CCPX	56	COR02	---	---
57	RORT26	57	---	---	---
58	STOFROM	58	PSELECT	---	---
59	RORT25	59	---	---	---
60	+5V	60	+5V	---	---
61	IOFRZ	61	CPULRFF	---	---
62	IOHSREQ	62	CHACT	---	---
63	DRTINH	63	CPULOSEL	---	---
64	IOINP	64	CPUHRFF	---	---
65	IOTIMER	65	ST01	---	---
66	IOMOP00	66	OPNDSSEL	---	---
67	IOMOP01	67	ST00	---	---
68	IOTO02	68	MCIOTMR	---	---
69	IOTO01	69	ST02	---	---
70	S04	70	IOCOMP	---	---
71	S07	71	IORESET	---	---
72	MCUDPRTY	72	NEXT	---	---
73	S06	73	---	---	---
74	S05	74	NIP	---	---
75	RDMOD	75	---	---	---
76	CPUSEL	76	OPINP	---	---
77	MDPARITY	77	---	---	---
78	CLOCK	78	CPURST	---	---
79	FREEZE	79	---	---	---
80	COM	80	COM	---	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11,12	0685	53	0141	86	0846	114	0424	144,145	0574
13	0371	54,55	0691	87	0842	115	0623	146	0696
14	0686	57	0574	88	0690	117	0617	147	0691
15	0141	58	0686	91	0371	118	0755	148	0682
16-18	0846	61	0424	92	0696	121	0535	151	0837
21	0844	62	0512	93	0373	122	0846	152	0693
22,23	0696	63	0696	94	0837	123	0617	153	0141
24	0681	64	0374	95	0424	124	0535	154,155	0574
25	0141	65	0759	96	0685	125	0843	156	0686
26	0739	66	0690	97	0842	126	0691	157,158	0843
27	0574	68	0686	98	0755	127	0262	161,162	0837
28	0755	71	0608	101	0371	128	0759	163,164	0696
32	0141	72	0696	102	0696	131	0755	165	0239
43	0696	73	0239	103	0617	132	0382	166	0681
44	0371	74	0371	104	0205	133,134	0696	167	0262
45	0696	75	0755	105	0374	135	0574	168	0759
46	0837	76,77	0690	106	0842	136	0682	171,172	0837
47	0574	78	0681	107	0262	137	0691	173	0205
48	0688	81	0683	108	0759	138	0682	174	0370
51	0239	82	0696	111	0372	141	0370	175	0683
52	0205	83	0617	112	0696	142	0693	176	0690
		84	0574	113	0373	143	0374	177	0375
		85	0262						



CPU/IOP DETAILED DIAGRAM SET

DD-207

INPUT/OUTPUT PROCESSOR (IOP) PCA

30001-60008

SERIES 1210


1305

SIGNAL INDEX


P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DATAPOLL	1	COM	1	XXX
2	DATAPOLR	3	SYS PE	2	XXX
3	IOCOMP	4	IOINP	3	XXX
4	IOHIREQ	6	MCUDPE	4	XXX
5	FLAG3	7	IOERROR	5	XXX
6	IOMOP01	8	IOILOG	6	XXX
7	IORESET	10	IOHRQFF	7	XXX
8	EXTINT	11	CCPX	8	XXX
9	SIOP	12	IOAPE	9	XXX
10	IOHSREQ	13	U08	10	XXX
11	PFWARNB	14		11	XXX
12	IOSTROBE	15		12	XXX
13	STATUS01	16		13	XXX
14	SLOAD	17		14	XXX
15	SHFTCLK	18	RDIOM	15	XXX
16	DRTINH	19	IOFLG1	16	XXX
17	OUTBND	20	+5V	17	XXX
18	OUTBNDR	21	IOLOSEL	18	---
19	SRVOUT1	22	DISPLAY	19	XXX
20	+5V	23	IOTIMER	20	---
21	PFWARN	24	IOHSEL	21	XXX
22	S00	25	IOMOP00	22	---
23	ENTIMER	26	CLFLAG03	23	XXX
24	S01	27	IOLOREQ	24	---
25	P1-4	28		25	XXX
26	S02	29	MCIOTMR	26	---
27	P1-3	30		27	XXX
28	S03	31	IOD PE	28	---
29	PWR ON	32	IODPRTY	29	XXX
30	POLLORSO	33	IOCMD00	30	---
31		34	IOCMD02	31	XXX
32	S04	35	IOCMD01	32	---
33	IORESET	36	DEVNO01	33	---
34	S05	37	DEVNO00	34	---
35	HSREQ	38	DEVNO02	35	---
36	S06	39	COM	36	---
37	P1-14	40	COM	37	---
38	S07	41	DEVNO03	38	---
39	COM	42	DEVNO05	39	---
40	COM	43	DEVNO04	40	---
41	SI	44	DEVNO06	41	---
42	S08	45	DEVNO07	42	---
43	S0	46	IOD01	43	---
44	S09	47	IOD00	44	---
45	MSKRTRN	48	IOD02	45	---
46	S10	49	IOD03	46	---
47		50	IOD05	47	---
48	S11	51	IOD04	48	---
49	MCUD01	52	IOD06	49	XXX
50	S12	53	IOD07	50	XXX
51	MCUD00	54	IOD09	51	---
52	S13	55	IOD08	52	---
53	MCUD03	56	IOD10	53	---
54	S14	57	IOD11	54	---
55	MCUD02	58	IOD13	55	---
56	S15	59	IOD12	56	---
57	MCUD05	60	+5V	57	---
58	ST04	61	IOD15	58	---
59	MCUD04	62	IOD14	59	---
60	+5V	63	INTREQ	60	---
61	MCUD06	64	P3-45	61	---
62	STIOM	65	P3-48	62	---
63	MCUD07	66	P3-47	63	---
64	ST03	67	INTACK	64	---
65	MCUD08	68		65	---
66	SF03	69		66	---
67	MCUD09	70		67	---
68	SF04	71		68	---
69	MCUD10	72		69	---
70	MCUD15	73		70	---
71	MCUD11	74		71	---
72	MCUDPRTY	75	IOTO01	72	---
73	MCUD12	76	CHACT	73	---
74		77	IOTO02	74	---
75	MCUD13	78	CPURST	75	---
76	IOFRZ	79		76	---
77	MCUD14	80	COM	77	---
78	CLOCKS			78	---
79	INTPOLL			79	---
80	INTPOLLR			80	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
11	0141	41	0512	91	0696	151,152,158	0755
12	0696	42	0685	92	0837	161,163-165	0755
13	0205	43	0696	94	0755	166	0842
14	745113	44	0681	95-98	0574	167	0755
15	0681	45	0688			168	0842
16	0685	46	0696	101	0375		
17	0696	47	0141	102	0205	172,178	0755
18	0535	48	0760	104	0683	183	0623
				105	0724	184	0574
19	0376	51,52	0696	106,107	0756	185-188	0716
				53	0685	108	0685
21	0696	54	0239	109	0686	196	0574
22	0681	55	0760			197,198	0760
23,24	0262	56,58	0756	111	0375	201-204	0574
25	0141			114,124	0756	206	0760
26	0374	61	0205				
28,29	0690	62	0696	125	0755		
		64	0688	126	0756		
31	0683	65,66,68	0574	128	0755		
32	0691						
33	0385	71	0239	131-133	0685		
34	0681	72	0141	134-138	0301		
35	0685	73-78	0574				
36	0696			141	0683		
37	0374	81	0141	145-147	0759		
38	0756	82	0239	148	0690		
39	0512						



CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	22-1662	A-1305-22	ALL
D	22-1715	B-1305-22	1




SIGNAL INDEX


P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DATAPOLL	1	COM	1	XXX
2	DATAPOLR	2	COM	2	XXX
3	IOCOMP	3	SYS PE	3	XXX
4	IOHIREQ	4		4	XXX
5	FLAG3	5	IOINP	5	XXX
6	IOMOP01	6	MCUDPE	6	XXX
7	IORESET	7	IOERROR	7	XXX
8	EXTINT	8	IOLROFF	8	XXX
9	SIOP	9	IOILG	9	XXX
10	IOHSREQ	10	IOHROFF	10	XXX
11	PFWARNB	11	CCPX	11	XXX
12	IOSTROBE	12	IOAPE	12	XXX
13	STATUS01	13	U08	13	XXX
14	SLOAD	14		14	XXX
15	SHFTCLK	15		15	XXX
16	DRTINH	16		16	XXX
17	OUTBND	17		17	XXX
18	OUTBNDR	18	RDIOM	18	---
19	SRVOUT1	19	IOFLG1	19	XXX
20	+5V	20	+5V	20	---
21	PFWARN	21	IOLOSEL	21	XXX
22	S00	22	DISPLAY	22	---
23	ENTIMER	23	IOTIMER	23	XXX
24	S01	24	IOHSEL	24	---
25	P1-4	25	IOMOP00	25	XXX
26	S02	26	CLFLAG03	26	---
27	P1-3	27	IOLOREQ	27	XXX
28	S03	28		28	---
29	PWR ON	29	MCLOTMR	29	XXX
30	POLLORSO	30		30	---
31		31	IOD PE	31	XXX
32	S04	32	IODPRTY	32	---
33	IORESET	33	IOCMD00	33	---
34	S05	34	IOCMD02	34	---
35	HSREQ	35	IOCMD01	35	---
36	S06	36	DEVNO01	36	---
37	P1-14	37	DEVNO00	37	---
38	S07	38	DEVNO02	38	---
39	COM	39	COM	39	---
40	COM	40	COM	40	---
41	S1	41	DEVNO03	41	---
42	S08	42	DEVNO05	42	---
43	S0	43	DEVNO04	43	---
44	S09	44	DEVNO06	44	---
45	MSKRTRN	45	DEVNO07	45	---
46	S10	46	IOD01	46	---
47		47	IOD00	47	---
48	S11	48	IOD02	48	---
49	MCUD01	49	IOD03	49	XXX
50	S12	50	IOD05	50	XXX
51	MCUD00	51	IOD04		
52	S13	52	IOD06		
53	MCUD03	53	IOD07		
54	S14	54	IOD09		
55	MCUD02	55	IOD08		
56	S15	56	IOD10		
57	MCUD05	57	IOD11		
58	ST04	58	IOD13		
59	MCUD04	59	IOD12		
60	+5V	60	+5V		
61	MCUD06	61	IOD15		
62	STIOM	62	IOD14		
63	MCUD07	63	INTREQ		
64	ST03	64	P3-45		
65	MCUD08	65	P3-48		
66	SF03	66	P3-47		
67	MCUD09	67	INTACK		
68	SF04	68			
69	MCUD10	69			
70	MCUD15	70			
71	MCUD11	71			
72	MCUDPRTY	72			
73	MCUD12	73			
74		74			
75	MCUD13	75	IOTO01		
76	IOFRZ	76	CHACT		
77	MCUD14	77	IOTO02		
78	CLOCKS	78	CPURST		
79	INTPOLL	79			
80	INTPOLLR	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
11	0141	41	0512	91	0696	151,152,158	0755
12	0696	42	0685	92	0837	161,163-165	0755
13	0205	43	0696	94	0755	166	0842
14	745113	44	0681	95-98	0574	167	0755
15	0681	45	0688	101	0375	168	0842
16	0685	46	0696	102	0205	172,178	0755
17	0696	47	0141	104	0683	183	0623
18	0535	48	0760	105	0724	184	0574
19	0376	51,52	0696	106,107	0756	185-188	0716
		53	0685	108	0685		
21	0696	54	0239	109	0686	196	0574
22	0681	55	0760			197,198	0760
23,24	0262	56,58	0756	111	0375		
25	0141			114,124	0756	201-204	0574
26	0374	61	0205			206	0760
28,29	0690	62	0696	125	0755		
		64	0688	126	0756		
31	0683	65,66,68	0574	128	0755		
32	0691						
33	0385	71	0239	131-133	0685		
34	0681	72	0141	134-138	0301		
35	0685	73-78	0574				
36	0696			141	0683		
37	0374	81	0141	145-147	0759		
38	0756	82	0239	148	0690		
39	0512						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1662	A-1305-22
D	22-1715	B-1305-22




SIGNAL INDEX

P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DATAPOLL	1	COM	1	XXX
2	DATAPOLR	3	SYS PE	2	XXX
3	IOCMP	4	IOINP	3	XXX
4	IOHIREQ	6	MCUDPE	4	XXX
5	FLAG3	7	IOERROR	5	XXX
6	IOMOP01	8	IOLRQFF	6	XXX
7	IORESET	9	IOILG	7	XXX
8	EXTINT	10	IOHRQFF	8	XXX
9	SIOP	11	CCPX	9	XXX
10	IOHSREQ	12	IOAPE	10	XXX
11	PFWARNB	13	U08	11	XXX
12	IOSTROBE	14		12	XXX
13	STATUS01	15		13	XXX
14	SLOAD	16		14	XXX
15	SHFTCLK	17		15	XXX
16	DRTINH	18	RDIOM	16	XXX
17	OUTBND	19	IOFLG1	17	XXX
18	OUTBNDR	20	+5V	18	---
19	SRVOUT1	21	IOLOSEL	19	XXX
20	+5V	22	DISPLAY	20	---
21	PFWARN	23	IOTIMER	21	XXX
22	S00	24	IOHSEL	22	---
23	ENTIMER	25	IOMOP00	23	XXX
24	S01	26	CLFLAG03	24	---
25	P1-4	27	IOLOREQ	25	XXX
26	S02	28		26	---
27	P1-3	29	MCIOTMR	27	XXX
28	S03	30		28	---
29	PWR ON	31	IOD PE	29	XXX
30	POLLORSO	32	IODPRTY	30	---
31		33	IOCMD00	31	XXX
32	S04	34	IOCMD02	32	---
33	IORESET	35	IOCMD01	33	---
34	S05	36	DEVNO01	34	---
35	HSREQ	37	DEVNO00	35	---
36	S06	38	DEVNO02	36	---
37	P1-14	39	COM	37	---
38	S07	40	COM	38	---
39	COM	41	DEVNO03	39	---
40	COM	42	DEVNO05	40	---
41	SI	43	DEVNO04	41	---
42	S08	44	DEVNO06	42	---
43	SO	45	DEVNO07	43	---
44	S09	46	IOD01	44	---
45	MSKRTRN	47	IOD00	45	---
46	S10	48	IOD02	46	---
47		49	IOD03	47	---
48	S11	50	IOD05	48	---
49	MCUD01	51	IOD04	49	XXX
50	S12	52	IOD06	50	XXX
51	MCUD00	53	IOD07		
52	S13	54	IOD09		
53	MCUD03	55	IOD08		
54	S14	56	IOD10		
55	MCUD02	57	IOD11		
56	S15	58	IOD13		
57	MCUD05	59	IOD12		
58	ST04	60	+5V		
59	MCUD04	61	IOD15		
60	+5V	62	IOD14		
61	MCUD06	63	INTREQ		
62	STIOM	64	P3-45		
63	MCUD07	65	P3-48		
64	ST03	66	P3-47		
65	MCUD08	67	INTACK		
66	SF03	68			
67	MCUD09	69			
68	SF04	70			
69	MCUD10	71			
70	MCUD15	72			
71	MCUD11	73			
72	MCUDPRTY	74			
73	MCUD12	75	IOTO01		
74		76	CHACT		
75	MCUD13	77	IOTO02		
76	IOFRZ	78	CPURST		
77	MCUD14	79			
78	CLOCKS	80	COM		
79	INTPOLL				
80	INTPOLLR				

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
11	0141	41	0512	91	0696	151,152,158	0755
12	0696	42	0685	92	0837	161,163-165	0755
13	0205	43	0696	94	0755	166	0842
14	745113	44	0681	95-98	0574	167	0755
15	0681	45	0688			168	0842
16	0685	46	0696	101	0375		
17	0696	47	0141	102	0205	172,178	0755
18	0535	48	0760	104	0683	183	0623
				105	0724	184	0574
19	0376	51,52	0696	106,107	0756	185-188	0716
		53	0685	108	0685		
21	0696	54	0239	109	0686	196	0574
22	0681	55	0760			197,198	0760
23,24	0262	56,58	0756	111	0375		
25	0141			114,124	0756	201-204	0574
26	0374	61	0205			206	0760
28,29	0690	62	0696	125	0755		
		64	0688	126	0756		
31	0683	65,66,68	0574	128	0755		
32	0691						
33	0385	71	0239	131-133	0685		
34	0681	72	0141	134-138	0301		
35	0685	73-78	0574				
36	0696			141	0683		
37	0374	81	0141	145-147	0759		
38	0756	82	0239	148	0690		
39	0512						




SIGNAL INDEX


P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DATAPOLL	1	COM	1	XXX
2	DATAPOLR	3	SYS PE	2	XXX
3	IOCOMP	4	IOINP	3	XXX
4	IOHIREQ	5	MCUDPE	4	XXX
5	FLAG3	7	IOERROR	5	XXX
6	IOMOP01	8	IOERROR	6	XXX
7	IORESET	9	IOLRQFF	7	XXX
8	EXTINT	10	IOHRRQFF	8	XXX
9	SIOP	11	CCPX	9	XXX
10	IOHSREQ	12	IOAPE	10	XXX
11	PFWARNB	13	U08	11	XXX
12	IOSTROBE	14		12	XXX
13	STATUS01	15		13	XXX
14	SLOAD	16		14	XXX
15	SHFTCLK	17		15	XXX
16	DRTINH	18	RDIOM	16	XXX
17	OUTBND	19	IOFLG1	17	XXX
18	OUTBNDR	20	+5V	18	---
19	SRVOUT1	21	IOLOSEL	19	XXX
20	+5V	22	DISPLAY	20	---
21	PFWARN	23	IOTIMER	21	XXX
22	S00	24	IOHSEL	22	---
23	ENTIMER	25	IOMOP00	23	XXX
24	S01	26	CLFLAG03	24	---
25	P1-4	27	IOLOREQ	25	XXX
26	S02	28		26	---
27	P1-3	29	MCIOTMR	27	XXX
28	S03	30		28	---
29	PWR ON	31	IOD PE	29	XXX
30	POLLORSO	32	IODPRTY	30	---
31		33	IOCMD00	31	XXX
32	S04	34	IOCMD02	32	---
33	IORESET	35	IOCMD01	33	---
34	S05	36	DEVNO01	34	---
35	HSREQ	37	DEVNO00	35	---
36	S06	38	DEVNO02	36	---
37	P1-14	39	COM	37	---
38	S07	40	COM	38	---
39	COM	41	DEVNO03	39	---
40	COM	42	DEVNO05	40	---
41	SI	43	DEVNO04	41	---
42	S08	44	DEVNO06	42	---
43	SO	45	DEVNO07	43	---
44	S09	46	IOD01	44	---
45	MSKRTRN	47	IOD00	45	---
46	S10	48	IOD02	46	---
47		49	IOD03	47	---
48	S11	50	IOD05	48	XXX
49	MCUD01	51	IOD04	49	XXX
50	S12	52	IOD06	50	---
51	MCUD00	53	IOD07	51	---
52	S13	54	IOD09	52	---
53	MCUD03	55	IOD08	53	---
54	S14	56	IOD10	54	---
55	MCUD02	57	IOD11	55	---
56	S15	58	IOD13	56	---
57	MCUD05	59	IOD12	57	---
58	ST04	60	+5V	58	---
59	MCUD04	61	IOD15	59	---
60	+5V	62	IOD14	60	---
61	MCUD06	63	INTREQ	61	---
62	STIOM	64	P3-45	62	---
63	MCUD07	65	P3-48	63	---
64	ST03	66	P3-47	64	---
65	MCUD08	67	INTACK	65	---
66	SF03	68		66	---
67	MCUD09	69		67	---
68	SF04	70		68	---
69	MCUD10	71		69	---
70	MCUD15	72		70	---
71	MCUD11	73		71	---
72	MCUDPRTY	74		72	---
73	MCUD12	75	IOTO01	73	---
74		76	CHACT	74	---
75	MCUD13	77	IOTO02	75	---
76	IOFRZ	78	CPURST	76	---
77	MCUD14	79		77	---
78	CLOCKS	80	COM	78	---
79	INTPOLL			79	---
80	INTPOLLR			80	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
11	0141	41	0512	91	0696	151,152,158	0755
12	0696	42	0685	92	0837	161,163-165	0755
13	0205	43	0696	94	0755	166	0842
14	745113	44	0681	95-98	0574	167	0755
15	0681	45	0688			168	0842
16	0685	46	0696	101	0375		
17	0696	47	0141	102	0205	172,178	0755
18	0535	48	0760	104	0683	183	0623
				105	0724	184	0574
19	0376	51,52	0696	106,107	0756	185-188	0716
		53	0685	108	0685		
21	0696	54	0239	109	0686	196	0574
22	0681	55	0760			197,198	0760
23,24	0262	56,58	0756	111	0375	201-204	0574
25	0141			114,124	0756	206	0760
26	0374	61	0205				
28,29	0690	62	0696	125	0755		
		64	0688	126	0756		
31	0683	65,66,68	0574	128	0755		
32	0691						
33	0385	71	0239	131-133	0685		
34	0681	72	0141	134-138	0301		
35	0685	73-78	0574				
36	0696			141	0683		
37	0374	81	0141	145-147	0759		
38	0756	82	0239	148	0690		
39	0512						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1662	A-1305-22
D	22-1751	B-1305-22




SIGNAL INDEX


P1		P2		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	DATAPOLL	1	COM	1	XXX
2	DATAPOLR	2	SYS PE	2	XXX
3	IOCOMP	3	IOINP	3	XXX
4	IOHIREQ	4	MCUDPE	4	XXX
5	FLAG3	5	IOERROR	5	XXX
6	IOMOP01	6	IOIOLFF	6	XXX
7	IORESET	7	IOILG	7	XXX
8	EXTINT	8	IOHRQFF	8	XXX
9	SIOP	9	CCPX	9	XXX
10	IOHSREQ	10	IOAPE	10	XXX
11	PFWARNB	11	U08	11	XXX
12	IOSTROBE	12	RDION	12	---
13	STATUS01	13	IOFLG1	13	XXX
14	SLOAD	14	+5V	14	---
15	SHFTCLK	15	+5V	15	---
16	DRTINH	16	IOLOSEL	16	XXX
17	OUTBND	17	DISPLAY	17	---
18	OUTBNDR	18	IOTIMER	18	XXX
19	SRVOUT1	19	IOHSEL	19	---
20	+5V	20	IOMOP00	20	XXX
21	PFWARN	21	CLFLAG03	21	---
22	S00	22	IOLOREQ	22	---
23	ENTIMER	23	MCIOTMR	23	XXX
24	S01	24	IOD PE	24	---
25	P1-4	25	IODPRTY	25	---
26	S02	26	IOCMD00	26	---
27	P1-3	27	IOCMD02	27	---
28	S03	28	IOCMD01	28	---
29	PWR ON	29	DEVNO01	29	---
30	POLLORSO	30	DEVNO00	30	---
31	---	31	DEVNO02	31	---
32	S04	32	COM	32	---
33	IORESET	33	COM	33	---
34	S05	34	DEVNO03	34	---
35	HSREQ	35	DEVNO05	35	---
36	S06	36	DEVNO04	36	---
37	P1-14	37	DEVNO06	37	---
38	S07	38	DEVNO07	38	---
39	COM	39	IOD01	39	---
40	COM	40	IOD00	40	---
41	SI	41	IOD02	41	---
42	S08	42	IOD03	42	---
43	SO	43	IOD05	43	---
44	S09	44	IOD04	44	---
45	MSKRTRN	45	IOD06	45	---
46	S10	46	IOD08	46	---
47	---	47	IOD10	47	---
48	S11	48	IOD09	48	---
49	MCUD01	49	IOD11	49	XXX
50	S12	50	IOD13	50	XXX
51	MCUD00	51	IOD12		
52	S13	52	+5V		
53	MCUD03	53	IOD15		
54	S14	54	IOD14		
55	MCUD02	55	INTREQ		
56	S15	56	P3-45		
57	MCUD05	57	P3-48		
58	ST04	58	P3-47		
59	MCUD04	59	INTACK		
60	+5V	60			
61	MCUD06	61			
62	STIOM	62			
63	MCUD07	63			
64	ST03	64			
65	MCUD08	65			
66	SF03	66			
67	MCUD09	67			
68	SF04	68			
69	MCUD10	69			
70	MCUD15	70			
71	MCUD11	71			
72	MCUDPRTY	72			
73	MCUD12	73			
74	---	74			
75	MCUD13	75	IOTO01		
76	IOFRZ	76	CHACT		
77	MCUD14	77	IOTO02		
78	CLOCKS	78	CPURST		
79	INTPOLL	79			
80	INTPOLLR	80	COM		

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
11	0141	41	0512	91	0696	151,152,158	0755
12	0696	42	0685	92	0837	161,163-165	0755
13	0205	43	0696	94	0755	166	0842
14	745113	44	0681	95-98	0574	167	0755
15	0681	45	0688			168	0842
16	0685	46	0696	101	0375		
17	0696	47	0141	102	0205	172,178	0755
18	0535	48	0760	104	0683	183	0623
				105	0724	184	0574
19	0376	51,52	0696	106,107	0756	185-188	0716
				53	0685	108	0685
21	0696	54	0239	109	0686	196	0574
22	0681	55	0760			197,198	0760
23,24	0262	56,58	0756	111	0375	201-204	0574
25	0141			114,124	0756	206	0760
26	0374	61	0205				
28,29	0690	62	0696	125	0755		
		64	0688	126	0756		
31	0683	65,66,68	0574	128	0755		
32	0691						
33	0385	71	0239	131-133	0685		
34	0681	72	0141	134-138	0301		
35	0685	73-78	0574				
36	0696			141	0683		
37	0374	81	0141	145-147	0759		
38	0756	82	0239	148	0690		
39	0512						



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1662	A-1305-22
D	22-1715	B-1305-22



CPU/IOP DETAILED DIAGRAM SET

DD-208

CENTRAL DATA BUS TERMINATOR PCA

30001-60009


SERIES 1228

SIGNAL INDEX


P1		J1	
PIN	SIGNAL	PIN	SIGNAL
1	COM	1	COM
2	MCUD00	2	+5V
3	MCUD01	3	COM
4	MCUD02	4	+5V
5	MCUD03	5	COM
6	MCUD04	6	+5V
7	MCUD05	7	---
8	XXX	8	---
9	MCUD06	9	---
10	MCUD07	10	---
11	MCUD08	11	---
12	MCUD09	12	---
13	MCUD10	13	---
14	XXX	14	---
15	MCUD11	15	---
16	MCUD12	16	---
17	MCUD13	17	---
18	MCUD14	18	---
19	MCUD15	19	---
20	MCUDPRTY	20	---
21	XXX	21	---
22	TO00	22	---
23	TO01	23	---
24	TO02	24	---
25	FROM00	25	---
26	FROM01	26	---
27	FROM02	27	---
28	MOP00	28	---
29	MOP01	29	---
30	XXX	30	---
31	READY06	31	---
32	SYSPTY	32	---
33	READY00	33	---
34	READY01	34	---
35	READY02	35	---
36	READY03	36	---
37	READY04	37	---
38	READY05	38	---
39	XXX	39	---
40	ENABLE00	40	---
41	ENABLE01	41	---
42	ENABLE02	42	---
43	ENABLE03	43	---
44	ENABLE04	44	---
45	ENABLE05	45	+5V
46	XXX	46	COM
47	MCUDPE	47	+5V
48	SYSPE	48	COM
49	MCUDRST	49	+5V
50	XXX	50	COM

I.C. INDEX

U	1820-
No I.C.s	



1867 1 2 3 4 5 6 7 8 9 10



NOTE ALL RESISTANCE VALUES ARE IN OHMS UNLESS OTHERWISE SPECIFIED

CHANGE	REFERENCE	REVISION/PREFIX

30001-60009 TITLE SHEET 1 OF 1
 CENTRAL DATA BUS TERMINATOR PCA
 ENGINEER APPROVED DATE
 HEWLETT-PACKARD CO.
 DATA SYSTEMS DEVELOPMENT DIVISION

CPU/IOP DETAILED DIAGRAM SET

DD-209

I/O PROCESSOR BUS TERMINATOR PCA

30001-60016


SERIES 1305

SIGNAL INDEX


P1		J1	
PIN	SIGNAL	PIN	SIGNAL
1	XXX	1	COM
2	XXX	2	+5V
3	COM	3	COM
4	XXX	4	+5V
5	XXX	5	COM
6	XXX	6	+5V
7	COM	7	---
8	XXX	8	---
9	XXX	9	---
10	COM	10	---
11	XXX	11	---
12	XXX	12	---
13	COM	13	---
14	XXX	14	---
15	XXX	15	---
16	COM	16	---
17	XXX	17	---
18	XXX	18	---
19	COM	19	---
20	XXX	20	---
21	XXX	21	---
22	COM	22	---
23	XXX	23	---
24	XXX	24	---
25	COM	25	---
26	XXX	26	---
27	XXX	27	---
28	COM	28	---
29	XXX	29	---
30	XXX	30	---
31	COM	31	---
32	XXX	32	---
33	XXX	33	---
34	COM	34	---
35	XXX	35	---
36	XXX	36	---
37	COM	37	---
38	XXX	38	---
39	XXX	39	---
40	COM	40	---
41	XXX	41	---
42	XXX	42	---
43	COM	43	---
44	XXX	44	---
45	XXX	45	+5V
46	COM	46	COM
47	XXX	47	+5V
48	XXX	48	COM
49	COM	49	+5V
50	XXX	50	COM

IC INDEX

U	1820-
No I.C.s	



1866 1 2 3 4 5 6 7 8 9 10



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1662	A-1305-22

30001-60016		TITLE	SHEET 1 OF 1
INPUT/OUTPUT PROCESSOR BUS TERMINATOR PCA			
ENGINEER	APPROVED	DATE	
HEWLETT-PACKARD CO. DATA SYSTEMS DEVELOPMENT DIVISION			

CPU/IOP DETAILED DIAGRAM SET

DD-210

POWER BUS TERMINATOR PCA

30001-60021


SERIES 1210


SIGNAL INDEX

P1		J1	
PIN	SIGNAL	PIN	SIGNAL
1	ENTIMER	1	COM
2	PF WARN	2	+5V
3	—	3	COM
4	—	4	+5V
5	COM	5	COM
6	PWR ON	6	+5V
7	COM	7	—
8	IORESET	8	—
9	COM	9	—
10	MCUCLKS	10	—
11	COM	11	—
12	HS REQ	12	—
13	COM	13	—
14	SPARE	14	—
15	COM	15	—
16	SI	16	—
17	COM	17	—
18	SO	18	—
19	COM	19	—
20	MSKRTRN	20	—
21	—	21	—
22	—	22	—
23	—	23	—
24	—	24	—
25	—	25	—
26	—	26	—
27	—	27	—
28	—	28	—
29	—	29	—
30	—	30	—
31	—	31	—
32	—	32	—
33	—	33	—
34	—	34	—
35	—	35	—
36	—	36	—
37	—	37	—
38	—	38	—
39	—	39	—
40	—	40	—
41	—	41	—
42	—	42	—
43	—	43	—
44	—	44	—
45	—	45	+5V
46	—	46	COM
47	—	47	+5V
48	—	48	COM
49	—	49	+5V
50	—	50	COM
51	—		
52	—		
53	—		
54	—		
55	—		
56	—		

I.C. INDEX

U	1820-
1	0756





30001-60021	TITLE	SHEET 1 OF 1
POWER BUS TERMINATOR PCA		
ENGINEER	APPROVED	DATE
HEWLETT PACKARD CO. DATA SYSTEMS DEVELOPMENT DIVISION		

CPU/IOP DETAILED DIAGRAM SET

DD-211


CONTROL BOARD PCA
30001-60010
SERIES 1210

SIGNAL INDEX

PIN	SIGNAL
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	SW11
19	
20	SW12
21	SW13
22	
23	SW14
24	SW15
25	
26	<u>RSTSWIO</u>
27	<u>RSTSWCP</u>
28	
29	<u>DLCLOAD</u>
30	<u>CRUNFF</u>
31	
32	<u>CONSINT</u>
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	<u>RUN</u>
46	<u>INHAR</u>
47	
48	
49	<u>SYST HALT</u>
50	<u>CONTROL</u> <u>PANEL</u> <u>ENABLE</u>

I.C. INDEX





U	18xx	U	18xx	U	18xx
1	1820-0621				
2	1810-0124				
3,4	1820-0621				
5	1810-0124				
6	1820-0621				
7 - 14	1820-0307				
15	1810-0124				
16	1820-0424				
17	1820-0621				
18	1810-0124				
19	1820-0621				



CHANGE	REFERENCE	REVISION/PREFIX

A
B
C
D
E
F
G
H

A
B
C
D
E
F
G
H



CPU/IOP DETAILED DIAGRAM SET



DD-300

MEMORY LOAD PCA

30005-60001

SERIES 1247


CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	22-1612	B-1247-2.2	1



1. COMMON RETURNS:
 J1 ALL ODDS 1-49
 J2 ALL ODDS 1-49
 J3 ALL ODDS 1-49,34
 P2 1-8, 11, 15, 19, 23, 27, 31, 35, 39, 43, AND 47
 P3 EVENS ONLY 2, 8-20, 26-50

NOTE: UNLESS OTHERWISE SPECIFIED

CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1612	B-1247-22



CPU/IOP DETAILED DIAGRAM SET


DD-301

MEMORY DATA AND CONTROL PCA

30005-60002

SERIES 1210
1245

CHANGE/REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22 ALL
B	REDRAWN	NO CHANGE ALL
C	ERRATA	NO CHANGE ALL




JUMPER	POSITION	MODULE	FUNCTION
W3	F2	0 0 0 0 0 0	ENABLE O2
W4	F1	0 0 0 0 0 0	ENABLE O1
W5	F0	0 0 0 0 0 0	ENABLE O0
W4	E1	0 0 0 0 0 0	TO/FROM
W3	E0	0 0 0 0 0 0	TO/FROM
W1	D3	0 0 0 0 0 0	READY O3
	D2	0 0 0 0 0 0	READY O2
	D1	0 0 0 0 0 0	READY O1
	D0	0 0 0 0 0 0	READY O0
W2	C3	0 0 0 0 0 0	ENABLE O3
	C2	0 0 0 0 0 0	ENABLE O2
	C1	0 0 0 0 0 0	ENABLE O1
	C0	0 0 0 0 0 0	ENABLE O0


MOP DECODER			
MEMORY OP	MOP #1	MOP #0	OUTPUT
NOP	0	0	1 1
CW	1	0	0 1
RR	0	1	1 1
RNW	1	1	1 0

NOTE: 1. ALL RESISTANCES ARE 2.37K UNLESS OTHERWISE SPECIFIED.

CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE



30005-60002 TITLE SHEET 2/3
 MEMORY DATA AND CONTROL PCA
 ENGINEER APPROVED DATE



INTERLEAVING BIT

MODE	S1	S2	REPLACED
NONE	5	5	14 15
2XBK	5	4	14 2
4XBK	4	4	1 2
2X16K	3	3	14 1
4X16K	2	2	9 1
2X32K	1	1	14 0

CORE SIZE

	8K	16K	24K	32K
G3	0	0	0	0
G2	0	0	0	0
G1	0	0	0	0
G0	0	0	0	0

CHANGE REFERENCE REVISION/PREFIX

CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE

30005-60602 TITLE MEMORY DATA AND CONTROL PCA SHEET 3 OF 3

CPU/IOP DETAILED DIAGRAM SET


DD-302

MEMORY DRIVE AND SENSE PCA

30006-60002






SERIES 1247

1242



3. VALUE OF R1 IS FIXED DURING MANUFACTURE
 2. ALL RESISTOR VALUES ARE IN OHMS
 1. ALL CAPACITANCE VALUES ARE IN MICROFARADS

NOTES: UNLESS OTHERWISE SPECIFIED




TYPICAL U5, 6, 9, 10, 13, 14, 17, 18, 19, 20, 23, 24, 27, 28, 31, 32 AND 35 (1858-0001)

CHANGE REFERENCE	REVISION/PREFIX	SHEETS AFFECTED	30006-60002	TITLE	SHEET 1 OF 2
A	ORIG A-1210-22	ALL		MEMORY DRIVE & SENSE PCA	
B	RETRAWN NO CHANGE	ALL			
C	22-1565 A-1242-22	ALL			
D	22-1618 B-1247-22	1			
E	ERRATA NO CHANGE	1			


ENGINEER: _____ APPROVED: _____ DATE: _____

HEWLETT-PACKARD CO.



CHANGE	REFERENCE	REVISION/PREFIX	TITLE
A	ORIG	A-1210-22	MEMORY DRIVE & SENSE PCA
B	REDRAWN	NO CHANGE	
C	22-1565	A-1242-22	
D	22-1613	B-1247-22	
E	ERRATA	NO CHANGE	

30006-60002 SHEET 2 OF 2
 ENGINEER: _____ APPROVED: _____ DATE: _____
 HEWLETT-PACKARD CO
 DATA SYSTEMS DEVELOPMENT DIVISION




I/O DETAILED DIAGRAM SET

DD-404

SYSTEM CLOCK/CONSOLE INTERFACE PCA


30031-60001

SERIES 1249




CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1220-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	22-1618	A-1249-22	1
D	ERRATA	NO CHANGE	1, 2

S1 POSITION	BAUD RATE
0, 1, 2	NC
3	2400
4	1200
5	600
6	300
7	200
8	150
9	110




- NOTES:
1. ALL LOGIC IS POSITIVE TRUE
 2. UNLESS OTHERWISE SPECIFIED ALL DISCRETE RESISTORS ARE 4.64K AND ALL RESISTORS IN PACKS ARE 4.7K
 3. SELECT ONE OF 18 MASK POSITIONS.
 4. IF BAUD RATE IS SELECTED BY CONNECTION IN J1 SWITCH S1 MUST BE IN POSITION 0, 1, OR 2.
 5. JUMPER INSTALLED SELECTS LOGIC 0 IN DEVICE NUMBER



CHANGE	REFERENCE	REVISION/PREFIX	DATE	BY	APPROVED	DATE
A	ORIG.	A-1220-22	30031-60001			
B	REDRAWN	NO CHANGE				
C	22-1618	A-1249-22				
D	ERRATA	NO CHANGE				

HEWLETT-PACKARD CO
DATA SYSTEMS DEVELOPMENT DIVISION

CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1220-22
B	REDRAWN	NO CHANGE
C	22-1618	A-1249-22
D	ERRATA	NO CHANGE



I/O DETAILED DIAGRAM SET

DD-405


MULTIPLEXER CHANNEL PCA

30035-60001


SERIES 1210

1211

CHANGE REFERENCE	REVISION PREFIX	SHEETS AFFECTED
A	ORIG. A-1210-22	ALL
B	REDRAWN NO CHANGE	ALL
C	ERRATA NO CHANGE	ALL



30035-60001	TITLE	SHEET 1-3
MULTIPLEXER CHANNEL PCA		
ENGINEER	APPROVED	DATE
HEWLETT-PACKARD CO. DATA SYSTEMS DEVELOPMENT DIVISION		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE

30035-60001	TITLE	SHEET 2 OF 3
MULTIPLEXER CHANNEL PCA		
ENGINEER	APPROVED	DATE
HEWLETT-PACKARD CO.		
DATA SYSTEMS DEVELOPMENT DIVISION		

- 10D 0 P3-20
- 10D 1 P3-21
- 10D 2 P3-23
- 10D 3 P3-24
- 10D 4 P3-26
- 10D 5 P3-27
- 10D 6 P3-29
- 10D 7 P3-30
- 10D 8 P3-32
- 10D 9 P3-33
- 10D 10 P3-35
- 10D 11 P3-36
- 10D 12 P3-38
- 10D 13 P3-39
- 10D 14 P3-41
- 10D 15 P3-42


- 10D 0
- 10D 1
- 10D 2
- 10D 3
- 10D 4
- 10D 5
- 10D 6
- 10D 7
- 10D 8
- 10D 9
- 10D 10
- 10D 11
- 10D 12
- 10D 13
- 10D 14
- 10D 15

SIGNAL INDEX


P1		P2		P3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	IODPRTY
2	+5V	2	COM	2	IOD PE
3	+5V	3	SR CLOCK	3	COM
4	+5V	4	COM	4	IOCMD 00
5	PF WARN	5	DEV END	5	IOCMD 02
6	ENTIMER	6	COM	6	IOCMD 01
7	(SPARE)	7	ACK SR	7	COM
8	(SPARE)	8	COM	8	DEVNO 00
9	PWR ON	9	CHAN ACK	9	DEVNO 01
10	COM	10	COM	10	COM
11	IORESET	11	DEVNO DB	11	DEVNO 02
12	COM	12	SIO ENABLE	12	DEVNO 03
13	MCUCLKS	13	EOT	13	COM
14	COM	14	JMP MET	14	DEVNO 04
15	COM	15	COM	15	DEVNO 05
16	COM	16	TOGGLE	16	COM
17	-5V	17	INXFER	17	DEVNO 06
18	-5V	17	CHAN SR	18	DEVNO 07
19	COM	18	TOGGLE	19	COM
20	COM	19	OUTXFER	20	IOD 00
21	+15V	19	TOGGLE	21	IOD 01
22	+15V	20	SIO OK	22	COM
23	+15V	20	COM	23	IOD 02
24	+15V	21	XFER ERROR	24	IOD 03
25	-15V	22	REQ	25	COM
26	-15V	23	COM	26	IOD 04
27	-15V	24	SR 15	27	IOD 05
28	-15V	25	SR 14	28	COM
29	COM	26	SR 13	29	IOD 06
30	COM	27	SR 12	30	IOD 07
31	-20V	28	SR 11	31	COM
32	-20V	29	SR 10	32	IOD 08
33	-20V	30	COM	33	IOD 09
34	-20V	31	SR 9	34	COM
35	+20V	32	SR 8	35	IOD 10
36	+20V	33	SR 7	36	IOD 11
37	+20V	34	SR 6	37	COM
38	+20V	35	SR 5	38	IOD 12
39	+20V	36	COM	39	IOD 13
40	+20V	37	SR 4	40	COM
41	HSREQ	38	SR 3	41	IOD 14
42	COM	39	SR 2	42	IOD 15
43	COM	40	SR 1	43	COM
44	INTPOLL OUT	41	SR 0	44	INTREQ
45	(SPARE)	42	COM	45	(SPARE)
46	COM	43	P CMD 1	46	COM
47	COM	44	SET JMP	47	(SPARE)
48	INTPOLL IN	45	P STATUS STB	48	(SPARE)
49	SI	46	P CONT STB	49	COM
50	COM	47	RD NEXT WD	50	INTACK
51	COM	48	P WRITE STB		
52	DATAPOLL OUT	49	SET INT		
53	SO	50	P READ STB		
54	COM				
55	COM				
56	DATAPOLL IN				

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
12	0205	35	0141	61	0376	91	0372	118	0655	161-164	0628
13	0377	37	0686	62	0141	92	0371			175-178	0756
14	0380			63	0370	93,94	0205	121-124	0628		
15	0370	41	0377	64	0693	95	0239	125,126	0759		
16	0681	42	0141	65	0141					181-184	0545
17,18	0755	43	0379	66	0371	101	0683	131	0626	187	0706
		44	0686	67	0214	102	0372	132	0233	188	0760
		45	0684			103	0376	135-138	0756		
21	0379	46	0301	71,72	0370	104	0657			191	0742
22	0424	47	0683	73	0377	105,106	0301	141	0626	192	0424
23	0205			74	0140	107	0491	142	0836	193	0371
24	0377			75	0681	108	0655	143,144	0233	194	0628
25	0685	51	0377					145,146	0842	195,196	0842
26	0372	52	0693					147,148	0756	197	0706
27	0471	53	0686	81	0214	111	0141				
		54	0685	82-84	0424	112	0370				
31	0377	55	0370	85	0681	113	0372	151	0628	204	0693
32	0371	56	0844	87	0424	114	0657	152	0788	205	0141
33	0141	57	0684	88	0760	115,116	0301	155,156	0759		
34	0379					117	0491				



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE



I/O DETAILED DIAGRAM SET


DD-501

UNIVERSAL INTERFACE (DIFFERENTIAL) PCA

30051-60001


SERIES 1249

CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG.	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	PPC-A	A-1230-22	1
D	22-1625	A-1249-22	1
E	22-1630	B-1249-22	ALL
F	22-1633	B-1305-22	ALL




- 4. ALL RESISTANCE VALUES ARE IN OHMS, 1/8W, ±1% FILM
 - 3. ALL RESISTOR PACKS ARE 1K, 1810-0130
 - 2. ALL DISCRETE RESISTORS ARE 1K
 - 1. ALL CAPACITANCE VALUES ARE IN PICOFARADS
- NOTES: UNLESS OTHERWISE SPECIFIED


CHANGE	REFERENCE	REVISION/DATE
A	ORIS	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1230-22
D	22-1625	A-1249-22
E	22-1630	B-1249-22
F	22-1693	B-1305-22



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1230-22
D	22-1625	A-1249-22
E	22-1630	B-1249-22
F	22-1693	B-1305-22




CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1230-22
D	22-1625	A-1249-22
E	22-1630	B-1249-22
F	22-1693	B-1305-22



CHANGE	ORIG.	REVISION/PREFIX
A		A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1230-22
D	22-1625	A-1249-22
E	22-1630	B-1249-22
F	22-1693	B-1305-22

DATA IN LOGIC

DATA OUT LOGIC



I/O DETAILED DIAGRAM SET


DD-508

TERMINAL DATA INTERFACE PCA

30060-60001


SERIES 1251

CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1205-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	PPC-A	A-1225-22	ALL
D	PC-22-1022	B-1251-21	ALL
E	ERRATA	NO CHANGE	ALL



1. ALL RESISTOR VALUES ARE IN OHMS, 1.47K, 1/8W, ±1%
 NOTE: UNLESS OTHERWISE SPECIFIED

CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1205-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1225-22
D	22-1621	B-1251-22
E	ERRATA	NO CHANGE





SIGNAL INDEX

P1		P2		P3		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1		1	+15V
2	+5V	2	COM	2		2	+15V
3	+5V	3	SR CLOCK	3	COM	3	+15V
4	+5V	4	COM	4	IOCMD 00	4	+15V
5	PF WARN	5	DEV END	5	IOCMD 02	5	OSC TEST
6	ENTIMER	6	COM	6	IOCMD 01	6	
7	(SPARE)	7	ACK SR	7	COM	7	
8	(SPARE)	8	COM	8	DEVNO 00	8	
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	
10	COM	10	COM	10	COM	10	BA0
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	
12	COM	12	SIO ENABLE	12	DEVNO 03	12	
13	MCUCLKS	13	EOT	13	COM	13	BA1
14	COM	14	JMP MET	14	DEVNO 04	14	
15	COM	15	COM	15	DEVNO 05	15	BA3
16	COM	16	TOGGLE	16	COM	16	BA2
17	-5V	16	TOGGLE INXFER	17	DEVNO 06	17	BA4
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	BA5
19	COM	18	TOGGLE	19	COM	19	BA7
20	COM	19	TOGGLE OUTXFER	20	IOD 00	20	BA6
21	+15V	20	TOGGLE SIO OK	21	IOD 01	21	
22	+15V	21	COM	22	COM	22	
23	+15V	22	XFER ERROR	23	IOD 02	23	BB7
24	+15V	23	REQ	24	IOD 03	24	
25	-15V	24	COM	25	COM	25	BB0
26	-15V	25	SR 15	26	IOD 04	26	BB5
27	-15V	26	SR 14	27	IOD 05	27	BA8
28	-15V	27	SR 13	28	COM	28	BA9
29	COM	28	SR 12	29	IOD 06	29	BA11
30	COM	29	SR 11	30	IOD 07	30	BA10
31	-20V	30	SR 10	31	COM	31	BB3
32	-20V	31	SR 9	32	IOD 08	32	BA13
33	-20V	32	SR 8	33	IOD 09	33	BA12
34	-20V	33	SR 7	34	COM	34	BA15
35	+20V	34	SR 6	35	IOD 10	35	BB2
36	+20V	35	SR 5	36	IOD 11	36	BA14
37	+20V	36	COM	37	COM	37	BB4
38	+20V	37	SR 4	38	IOD 12	38	BB1
39	+20V	38	SR 3	39	IOD 13	39	
40	+20V	39	SR 2	40	COM	40	BB6
41	HSREQ	40	SR 1	41	IOD 14	41	BB8
42	COM	41	SR 0	42	IOD 15	42	BB9
43	COM	42	COM	43	COM	43	BB12
44	INTPOLL OUT	43	P CMD 1	44	INTREQ	44	BB14
45	(SPARE)	44	SET JMP	45	COM	45	BB11
46	COM	45	P STATUS STB	46	COM	46	BB10
47	COM	46	P CONT STB	47	COM	47	BB13
48	INTPOLL IN	47	RD NEXT WD	48	COM	48	BB15
49	SI	48	PWRITE STB	49	INTACK	49	COM
50	COM	49	SET INT	50		50	COM
51	COM	50	P READ STB				
52	DATAPOLL OUT						
53	SO						
54	COM						
55	COM						
56	DATAPOLL IN						

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0616	41,42	0509	71	0141	91,92	0370	121	0371	141,142	0376
12	0063	43,44	0301	72	0063	93	0231	122	0141	143	0733
13	0424	45	0076	73	0616	94	0839	123,124	0616	144	0616
14	0371	46	0715	74	0231	95,96	0616	125	0616	145	0839
15	0141	47	0370	75	0063	97	0301	126	0435	146,147	0301
17	0715	48	0301	76	0616	98	0844	127	0140	148	0706
18	0327	49	0327	77	0301	99	0755	128	0370	149	0760
19	0141	51	0990	78	0077			129	0760	153	0832
		53	0640	79	0214	101	0328			155	0715
21	0077	55	0376			102	0424			159	0756
22	0376	56	0250	81	0370	103	0328	131	0370		
23,24	0294	57,58	0301	82	0616	104	0616	132	0205		
25	0140	59	0374	83	0839	105,106	0367	133,134	0839	163	0832
27	0424			84	0616	107,108	0301	135	0367	168	0706
28,29	0370	61,62	0990	86	0839	109	0760	136,137	0327		
		63	0376	85	0435			138	0761		
31,32	0509	64	0077	87	0301	111	0424	139	0755		
33,34	0301	65,66	0231	88	0686	112	0141				
35	0261	67,68	0327	89	0760	113	0733				
36	0217	69	0141			114	0231				
37	0328					115,116	0839				
38	0140					117	0140				
39	0301					118	0424				






CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1205-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1225-22
D	22-1621	B-1291-22
E	ERRATA	NO CHANGE


SIGNAL INDEX

P1		P2		P3		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	COM	1	+15V
2	+5V	2	COM	2	COM	2	+15V
3	+5V	3	SR CLOCK	3	COM	3	+15V
4	+5V	4	COM	4	IOCMD 00	4	+15V
5	PF WARN	5	DEV END	5	IOCMD 02	5	OSC TEST
6	ENTIMER	6	COM	6	IOCMD 01	6	—
7	(SPARE)	7	ACK SR	7	COM	7	—
8	(SPARE)	8	COM	8	DEVNO 00	8	—
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	—
10	COM	10	COM	10	COM	10	BA0
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	—
12	COM	12	SIO ENABLE	12	DEVNO 03	12	—
13	MCUCLKS	13	EOT	13	COM	13	BA1
14	COM	14	JMP MET	14	DEVNO 04	14	—
15	COM	15	COM	15	DEVNO 05	15	BA3
16	COM	16	TOGGLE	16	COM	16	BA2
17	-5V	17	INXFER	17	DEVNO 06	17	BA4
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	BA5
19	COM	18	TOGGLE	19	COM	19	BA7
20	COM	19	OUTXFER	20	IOD 00	20	BA6
21	+15V	21	TOGGLE	21	IOD 01	21	—
22	+15V	22	SIO OK	22	COM	22	—
23	+15V	20	COM	23	IOD 02	23	BB7
24	+15V	21	XFER ERROR	24	IOD 03	24	—
25	-15V	22	REQ	25	COM	25	BB0
26	-15V	23	COM	26	IOD 04	26	BB5
27	-15V	24	SR 15	27	IOD 05	27	BA8
28	-15V	25	SR 14	28	COM	28	BA9
29	COM	26	SR 13	29	IOD 06	29	BA11
30	COM	27	SR 12	30	IOD 07	30	BA10
31	-20V	28	SR 11	31	COM	31	BB3
32	-20V	29	SR 10	32	IOD 08	32	BA13
33	-20V	30	COM	33	IOD 09	33	BA12
34	-20V	31	SR 9	34	COM	34	BA15
35	+20V	32	SR 8	35	IOD 10	35	BB2
36	+20V	33	SR 7	36	IOD 11	36	BA14
37	+20V	34	SR 6	37	COM	37	BB4
38	+20V	35	SR 5	38	IOD 12	38	BB1
39	+20V	36	COM	39	IOD 13	39	—
40	+20V	37	SR 4	40	COM	40	BB6
41	HSREQ	38	SR 3	41	IOD 14	41	BB8
42	COM	39	SR 2	42	IOD 15	42	BB9
43	COM	40	SR 1	43	COM	43	BB12
44	INTPOLL OUT	41	SR 0	44	INTREQ	44	BB14
45	(SPARE)	42	COM	45	COM	45	BB11
46	COM	43	P CMD 1	46	COM	46	BB10
47	COM	44	SET JMP	47	COM	47	BB13
48	INTPOLL IN	45	P STATUS STB	48	COM	48	BB15
49	SI	46	P CONT STB	49	COM	49	COM
50	COM	47	RD NEXT WD	50	INTACK	50	COM
51	COM	48	P WRITE STB				
52	DATAPOLL OUT	49	SET INT				
53	SO	50	P READ STB				
54	COM						
55	COM						
56	DATAPOLL IN						

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0616	41,42	0509	71	0141	91,92	0370	121	0371	141,142	0376
12	0063	43,44	0301	72	0063	93	0231	122	0141	143	0733
13	0424	45	0076	73	0616	94	0839	123,124	0616	144	0616
14	0371	46	0715	74	0231	95,96	0616	125	0616	145	0839
15	0141	47	0370	75	0063	97	0301	126	0435	146,147	0301
17	0715	48	0301	76	0616	98	0844	127	0140	148	0706
18	0327	49	0327	77	0301	99	0755	128	0370	149	0760
19	0141	51	0990	78	0077			129	0760	153	0832
		53	0640	79	0214	101	0328			155	0715
		55	0376			102	0424			159	0756
21	0077	56	0250	81	0370	103	0328	131	0370		
22	0376	57,58	0301	82	0616	104	0616	132	0205		
23,24	0294	59	0374	83	0839	105,106	0367	133,134	0839	163	0832
25	0140			84	0616	107,108	0301	135	0367	168	0706
27	0424			85	0839	109	0760	136,137	0327		
28,29	0370	61,62	0990	86	0435			138	0761		
		63	0376	87	0301	111	0424	139	0755		
31,32	0509	64	0077	88	0686	112	0141				
33,34	0301	65,66	0231	89	0760	113	0733				
35	0261	67,68	0327			114	0231				
36	0217	69	0141			115,116	0839				
37	0328					117	0140				
38	0140					118	0424				
39	0301										





CHANGE	REFERENCE	REVISION/PREF
A	ORIG	A-1205-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1225-22
D	22-1621	B-1251-22
E	ERRATA	NO CHANGE

I/O DETAILED DIAGRAM SET

DD-509

TERMINAL CONTROL INTERFACE PCA

30061-60001


SERIES 1251

SIGNAL INDEX


Table with 5 columns: P1, P2, P3, J1, J2. Each column lists PIN and SIGNAL. P1 signals range from +5V to DATAPOLL IN. P2 signals range from CHAN SO to P READ STB. P3 signals range from IODPRTY to INTACK. J1 signals range from COM to 5S2. J2 signals range from 11S1 to -15V.

I.C. INDEX

Table with 8 columns: U, 1820-, U, 1820-, U, 1820-, U, 1820-. Lists component values and locations for various ICs.



CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG.	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	PPC-A	NO CHANGE	1
D	PPC-B	NO CHANGE	1
E	PPC-C	A-1241-22	1
F	PC-22-152A	A-1251-22	ALL




- 4. ALL RESISTANCE IS IN OHMS 1/KW 1% FILM
 - 3. ALL RESISTORS IN PACKS 4.7K 1810-0125
 - 2. ALL DISCRETE RESISTORS 4.64K
 - 1. ALL CAPACITORS ARE 470 PICOFARADS.
- NOTES: UNLESS OTHERWISE SPECIFIED

SIGNAL INDEX

P1		P2		P3		J1		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN S0	1	IODPRTY	1	COM	1	11S1 (CF/CB11)
2	+5V	2	COM	2	IOD PE	2	+15V	2	10S2 (CF/CB10)
3	+5V	3	SR CLOCK	3	COM	3	7C2 (CA/CH7)	3	14S2 (CF/CB14)
4	+5V	4	COM	4	IOCMD 00	4	5C1 (CD/SA5)	4	15S2 (CF/CB15)
5	PF WARN	5	DEV END	5	IOCMD 02	5	5C2 (CA/CH5)	5	
6	ENTIMER	6	COM	6	IOCMD 01	6	2C1 (CD/SA2)	6	
7	(SPARE)	7	ACK SR	7	COM	7	3C2 (CA/CH3)	7	
8	(SPARE)	8	COM	8	DEVNO 00	8	3C1 (CD/SA3)	8	
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	2C2 (CA/CH2)	9	9S2 (CF/CB9)
10	COM	10	COM	10	COM	10	1C1 (CD/SA1)	10	8S2 (CF/CB8)
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	7C1 (CD/SA7)	11	
12	COM	12	SIO ENABLE	12	DEVNO 03	12	0C1 (CD/SA0)	12	12S2 (CF/CB12)
13	MCUCLKS	13	EOT	13	COM	13	0C2 (CA/CH0)	13	13S2 (CF/CB13)
14	COM	14	JMP MET	14	DEVNO 04	14	4C1 (CD/SA4)	14	
15	COM	15	COM	15	DEVNO 05	15	4C2 (CA/CH4)	15	
16	COM	16	TOGGLE	16	COM	16	6C1 (CD/SA6)	16	
17	-5V	17	INXFER	17	DEVNO 06	17	6C2 (CA/CH6)	17	15S1 (CC/SB15)
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	1C2 (CA/CH1)	18	
19	COM	18	TOGGLE	19	COM	19	7S1 (CC/SB7)	19	14S1 (CC/SB14)
20	COM	19	OUTXFER	20	IOD 00	20		20	
21	+15V	20	TOGGLE	21	IOD 01	21	6S1 (CC/SB6)	21	13S1 (CC/SB13)
22	+15V	21	SIO OK	22	COM	22		22	
23	+15V	22	COM	23	IOD 02	23	4S1 (CC/SB4)	23	12S1 (CC/SB12)
24	+15V	21	XFER ERROR	24	IOD 03	24		24	
25	-15V	22	REQ	25	COM	25	5S1 (CC/SB5)	25	10S1 (CC/SB10)
26	-15V	23	COM	26	IOD 04	26		26	
27	-15V	24	SR 15	27	IOD 05	27	3S1 (CC/SB3)	27	11S1 (CC/SB11)
28	-15V	25	SR 14	28	COM	28		28	
29	COM	26	SR 13	29	IOD 06	29	2S1 (CC/SB2)	29	9S1 (CC/SB9)
30	COM	27	SR 12	30	IOD 07	30		30	
31	-20V	28	SR 11	31	COM	31	1S1 (CC/SB1)	31	8S1 (CC/SB8)
32	-20V	29	SR 10	32	IOD 08	32		32	
33	-20V	30	COM	33	IOD 09	33	0S1 (CC/SB0)	33	15C2 (CA/CH15)
34	-20V	31	SR 9	34	COM	34		34	10C2 (CA/CH10)
35	+20V	32	SR 8	35	IOD 10	35		35	13C2 (CA/CH13)
36	+20V	33	SR 7	36	IOD 11	36		36	15C1 (CD/SA15)
37	+20V	34	SR 6	37	COM	37		37	11C2 (CA/CH11)
38	+20V	35	SR 5	38	IOD 12	38		38	13C1 (CD/SA13)
39	+20V	36	COM	39	IOD 13	39		39	14C1 (CD/SA14)
40	+20V	37	SR 4	40	COM	40	2S2 (CF/CB2)	40	11C1 (CD/SA11)
41	HSREQ	38	SR 3	41	IOD 14	41		41	9C2 (CA/CH9)
42	COM	39	SR 2	42	IOD 15	42		42	10C1 (CD/SA10)
43	COM	40	SR 1	43	COM	43		43	8C2 (CA/CH8)
44	INTPOLLOUT	41	SR 0	44	INTREQ	44	1S2 (CF/CB1)	44	8C1 (CD/SA8)
45	(SPARE)	42	COM	45	(SPARE)	45	0S2 (CF/CB0)	45	12C2 (CA/CH12)
46	COM	43	P CMD 1	46	(SPARE)	46	3S2 (CF/CB3)	46	9C1 (CD/SA9)
47	COM	44	SET JMP	47	(SPARE)	47	6S2 (CF/CB6)	47	14C2 (CA/CH14)
48	INTPOLL IN	45	P STATUS STB	48	(SPARE)	48	7S2 (CF/CB7)	48	12C1 (CD/SA12)
49	SI	46	P CONT STB	49	COM	49	4S2 (CF/CB4)	49	COM
50	COM	47	P WRITE STB	50	INTACK		5S2 (CF/CB5)	50	-15V
51	COM	48	SET INT						
52	DATAPOLL OUT	49	P READ STB						
53	S0	50							
54	COM								
55	COM								
56	DATAPOLL IN								



I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
18	0760	62	0990	92	0990	144	0628
22,23	0509	63	0640	96	0844	145	0424
24	0833	65	0839	98	0301	146	0706
26	0076	66	0371			148	0760
28	0374	68	0424	102	0990		0617
				105	0076	154	0706
32,33	0509	72	0990	108	0760	156	0756
34	0833	75	0839	112	0990	158	
35	0141	76	0424	114	0205		
36	0715	78	0370	118	0756	164	0239
38	0141					166	0761
						168	0756
42	0990	82	0990	122,123	0509		
46	0141	83	0640	124	0833		
48	0077	86	0370	125	0765		
		88	0686	128	0760		
52	0990			132,133	0509		
56	0370			134	0833		
58	0214			135	0839		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	NO CHANGE
D	PPC-B	NO CHANGE
E	PPC-C	A-1241-22
F	PC-22-1622	A-1251-22

A
B
C
D
E
F
G
H




3006J-60001	TITLE	SHEET 2 OF 3
TERMINAL CONTROL INTERFACE PCA		
ENGINEER	APPROVED	DATE
HEWLETT-PACKARD CO. DATA SYSTEMS DEVELOPMENT DIVISION		

SIGNAL INDEX


P1		P2		P3		J1		J2	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	IODPRTY	1	COM	1	11S1 (CF/CB11)
2	+5V	2	COM	2	IOD PE	2	+15V	2	10S2 (CF/CB10)
3	+5V	3	SR CLOCK	3	COM	3	7C2 (CA/CH7)	3	14S2 (CF/CB14)
4	+5V	4	COM	4	IOCMD 00	4	5C1 (CD/SA5)	4	15S2 (CF/CB15)
5	PF WARN	5	DEV END	5	IOCMD 02	5	5C2 (CA/CH5)	5	
6	ENTIMER	6	COM	6	IOCMD 01	6	2C1 (CD/SA2)	6	
7	(SPARE)	7	ACK SR	7	COM	7	3C2 (CA/CH3)	7	
8	(SPARE)	8	COM	8	DEVNO 00	8	3C1 (CD/SA3)	8	
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	2C2 (CA/CH2)	9	9S2 (CF/CB9)
10	COM	10	COM	10	COM	10	1C1 (CD/SA1)	10	8S2 (CF/CB8)
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	7C1 (CD/SA7)	11	
12	COM	12	SIO ENABLE	12	DEVNO 03	12	0C1 (CD/SA0)	12	12S2 (CF/CB12)
13	MCUCLKS	13	EOT	13	COM	13	0C2 (CA/CH0)	13	13S2 (CF/CB13)
14	COM	14	JMP MET	14	DEVNO 04	14	4C1 (CD/SA4)	14	
15	COM	15	COM	15	DEVNO 05	15	4C2 (CA/CH4)	15	
16	COM	16	TOGGLE	16	COM	16	6C1 (CD/SA6)	16	
17	-5V	17	INXFER	17	DEVNO 06	17	6C2 (CA/CH6)	17	15S1 (CC/SB15)
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	1C2 (CA/CH1)	18	
19	COM	18	TOGGLE	19	COM	19	7S1 (CC/SB7)	19	14S1 (CC/SB14)
20	COM	19	OUTXFER	20	IOD 00	20		20	13S1 (CC/SB13)
21	+15V	20	TOGGLE	21	IOD 01	21	6S1 (CC/SB6)	21	
22	+15V	21	SIO OK	22	COM	22		22	12S1 (CC/SB12)
23	+15V	20	COM	23	IOD 02	23	4S1 (CC/SB4)	23	
24	+15V	21	XFER ERROR	24	IOD 03	24		24	10S1 (CC/SB10)
25	-15V	22	REQ	25	COM	25	5S1 (CC/SB5)	25	
26	-15V	23	COM	26	IOD 04	26		26	11S1 (CC/SB11)
27	-15V	24	SR 15	27	IOD 05	27	3S1 (CC/SB3)	27	
28	-15V	25	SR 14	28	COM	28		28	9S1 (CC/SB9)
29	COM	26	SR 13	29	IOD 06	29	2S1 (CC/SB2)	29	
30	COM	27	SR 12	30	IOD 07	30		30	8S1 (CC/SB8)
31	-20V	28	SR 11	31	COM	31	1S1 (CC/SB1)	31	
32	-20V	29	SR 10	32	IOD 08	32		32	15C2 (CA/CH15)
33	-20V	30	COM	33	IOD 09	33	0S1 (CC/SB0)	33	10C2 (CA/CH10)
34	-20V	31	SR 9	34	COM	34		34	13C2 (CA/CH13)
35	+20V	32	SR 8	35	IOD 10	35		35	15C1 (CD/SA15)
36	+20V	33	SR 7	36	IOD 11	36		36	11C2 (CA/CH11)
37	+20V	34	SR 6	37	COM	37		37	13C1 (CD/SA13)
38	+20V	35	SR 5	38	IOD 12	38		38	14C1 (CD/SA14)
39	+20V	36	COM	39	IOD 13	39		39	11C1 (CD/SA11)
40	+20V	37	SR 4	40	COM	40	2S2 (CF/CB2)	40	9C2 (CA/CH9)
41	HSREQ	38	SR 3	41	IOD 14	41		41	10C1 (CD/SA10)
42	COM	39	SR 2	42	IOD 15	42		42	8C2 (CA/CH8)
43	COM	40	SR 1	43	COM	43		43	8C1 (CD/SA8)
44	INTPOLLOUT	41	SR 0	44	INTREQ	44	1S2 (CF/CB1)	44	12C2 (CA/CH12)
45	(SPARE)	42	COM	45	(SPARE)	45	0S2 (CF/CB0)	45	9C1 (CD/SA9)
46	COM	43	P CMD 1	46	COM	46	3S2 (CF/CB3)	46	14C2 (CA/CH14)
47	COM	44	SET JMP	47	(SPARE)	47	6S2 (CF/CB6)	47	12C1 (CD/SA12)
48	INTPOLL IN	45	P STATUS STB	48	(SPARE)	48	7S2 (CF/CB7)	48	COM
49	SI	46	P CONT STB	49	COM	49	4S2 (CF/CB4)	49	-15V
50	COM	47	RD NEXT WD	50	INTACK	50	5S2 (CF/CB5)		
51	COM	48	P WRITE STB						
52	DATAPOLL OUT	49	SET INT						
53	SO	50	P READ STB						
54	COM								
55	COM								
56	DATAPOLL IN								

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
18	0760	62	0990	92	0990	144	0628
22,23	0509	63	0640	96	0844	145	0424
24	0833	65	0839	98	0301	146	0706
26	0076	66	0371			148	0760
28	0374	68	0424	102	0990		
				105	0076	154	0617
32,33	0509	72	0990	108	0760	156	0706
34	0833	75	0839	112	0990	158	0756
35	0141	76	0424	114	0205		
36	0715	78	0370	118	0756	164	0239
38	0141					166	0761
						168	0756
42	0990	82	0990	122,123	0509		
46	0141	83	0640	124	0833		
48	0077	86	0370	125	0765		
		88	0686	128	0760		
52	0990			132,133	0509		
56	0370			134	0833		
58	0214			135	0839		



CHANGE	REFERENCE	REVISION	DESCRIPTION
A	ORIG.	A-1210-22	
B	REDR/M/N	NO CHANGE	
C	PPC-A	NO CHANGE	
D	PPC-B	NO CHANGE	
E	PPC-C	A-1241-22	
F	PC-22-1022	A-1251-22	



I/O DETAILED DIAGRAM SET

DD-600

DISC FILE READ/WRITE PCA

30202-60001

SERIES 1251


1324


SIGNAL INDEX

P1		P2		P3		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN S0	1	IODPRTY	1	COM
2	+5V	2	COM	2	IOD PE	2	COM
3	+5V	3	SR CLOCK	3	COM	3	CLK RST
4	+5V	4	COM	4	IOCMD 00	4	NOT USED
5	PF WARN	5	DEV END	5	IOCMD 02	5	ALTCLK
6	ENTIMER	6	COM	6	IOCMD 01	6	DISP
7	(SPARE)	7	ACK SR	7	COM	7	A=CKCTL
8	(SPARE)	8	COM	8	DEVNO 00	8	—
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	ERA 7
10	COM	10	COM	10	COM	10	—
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	LD ERA
12	COM	12	SIO ENABLE	12	DEVNO 03	12	ERA 11
13	MCUCLKS	13	EOT	13	COM	13	ERA 3
14	COM	14	JMP MET	14	DEVNO 04	14	ERA 2
15	COM	15	COM	15	DEVNO 05	15	ERA 10
16	COM	16	TOGGLE	16	COM	16	ERA 6
17	-5V	16	INXFER	17	DEVNO 06	17	AT 0
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	CTL 1= ENT012
19	COM	18	TOGGLE	19	COM	19	AT 3
20	COM	19	TOGGLE SIO OK	20	IOD 00	20	AT 1
21	+15V	20	COM	21	IOD 01	21	AT 2
22	+15V	21	XFER ERROR	22	COM	22	—
23	+15V	22	REQ	23	IOD 02	23	CTL2= ENT3
24	+15V	23	COM	24	IOD 03	24	UB
25	-15V	24	COM	25	COM	25	AM
26	-15V	25	SR 15	26	IOD 04	26	LB
27	-15V	26	SR 14	27	IOD 05	27	AS 2
28	-15V	27	SR 13	28	COM	28	AS 3
29	COM	28	SR 12	29	IOD 06	29	AS 1
30	COM	29	SR 11	30	IOD 07	30	AS 0
31	-20V	30	SR 10	31	COM	31	V
32	-20V	31	SR 9	32	IOD 08	32	W
33	-20V	32	SR 8	33	IOD 09	33	T
34	-20V	33	SR 7	34	COM	34	U
35	+20V	34	SR 6	35	IOD 10	35	ERA 1
36	+20V	35	SR 5	36	IOD 11	36	—
37	+20V	36	COM	37	COM	37	ERA 5
38	+20V	37	SR 4	38	IOD 12	38	ERA 9
39	+20V	38	SR 3	39	IOD 13	39	ERA 4
40	+20V	39	SR 2	40	COM	40	ERA 0
41	HSREQ	40	SR 1	41	IOD 14	41	ERA 8
42	COM	41	SR 0	42	IOD 15	42	—
43	COM	42	COM	43	COM	43	NOT USED
44	INTPOLL OUT	43	P CMD 1	44	INTREQ	44	NOT USED
45	(SPARE)	44	SET JMP	45	(SPARE)	45	Z
46	COM	45	P STATUS STB	46	COM	46	LDREG
47	COM	46	P CONT STB	47	(SPARE)	47	X
48	INTPOLL IN	47	RD NEXT WD	48	(SPARE)	48	Y
49	SI	48	P WRITE STB	49	COM	49	COM
50	COM	49	SET INT	50	INTACK	50	COM
51	COM	50	P READ STB				
52	DATAPOLL OUT						
53	S0						
54	COM						
55	COM						
56	DATAPOLL IN						

IC INDEX

U	18XX	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
62	1816-0231	11	0495	43	0511	86	0239	128	0759	181	0742	216	0371
82	0232	12,13	0715	44	0371	87	0370	133	0742	184	0755	217	0756
102	0232	14	0371	45	0373	88	0424	134	0756	185	0370	218	0706
112	0234	15	0054	46	0371	93	0715	136	0424	187,188	0755	221,223	0726
122	0235	16	0511	47	0715	94	0370	137	0370			224	0742
132	0236	17	0371	48	0077			138	0759	194	0755	225	0301
142	0237	18	0370							195	0077	226	0374
152	0238			53,54	0512	105	0205	143	0756	196	0141	228	0706
162	0239	22	0054	55	0141	106	0141	144	0742	197,198	0760		
191,193	1810-0037	23	0077	56	0512	107	0370	146,147	0755				
		24	0424	57	0715	108	0761			201-203	0175		
		25	0141	58	0686			153	0756	204	0755		
		26	0902			113	0205	156	0760	205	0686		
		27,28	0141	65	0231	114	0141	157	0759	206	0424		
		31,32	0902	73	0715	123	0205	173	0742	207	0491		
		41	0239	74	0512	124	0755	174	0755	208	0756		
		42	0077	85	0379	126	0371	177	0760	211,213	0742		
						127	0141	178	0759	214			
										215	0844		





NOTES UNLESS OTHERWISE SPECIFIED:
 1. ALL RESISTANCE IS IN OHMS
 2. ALL RESISTOR PACKS ARE 4.7K
 3. ALL CAPACITANCE IS IN PICOFARADS

CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	REDRAWN	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	22-1588	A-1244-22	ALL
D	22-1627	A-1251-22	ALL
E	22-1668	A-1307	ALL
F	22-1718	A-1324	3

30202-60001	TITLE	SHEET 1 OF 4
DISC FILE READ/WRITE PCA		
ENGINEER	APPROVED	DATE
HEWLETT-PACKARD CO.		
DATA SYSTEMS DEVELOPMENT DIVISION		

- MO3 (D31)
- MO4 (D31)
- MO5 (D31)
- MO6 (D31)
- MO7 (E31)
- MI0 (C11)
- MI1 (G11)
- MI2 (H11)
- MI3 (E11)
- MI4 (F11)
- MI5 (F11)

- J3-47 MOO MSB
- J3-45 MO1
- J3-43 MO2
- J3-41 MO3
- J3-42 MO4
- J3-44 MO5
- J3-46 MO6
- J3-48 MO7
- J3-40 MO8
- J3-38 MO9
- J3-36 MO10
- J3-34 MO11
- J3-31 MO12
- J3-33 MO13
- J3-35 MO14
- J3-37 MO15 LSB


- FLG1 J3-30 SEL
- FLG6 J3-23 TRFR

SIGNAL INDEX


P1		P2		P3		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	IODPRTY	1	COM
2	+5V	2	COM	2	IOD PE	2	COM
3	+5V	3	SR CLOCK	3	COM	3	CLK RST
4	+5V	4	COM	4	IOCMD 00	4	NOT USED
5	PF WARN	5	DEV END	5	IOCMD 02	5	ALTCLK
6	ENTIMER	6	COM	6	IOCMD 01	6	DISP
7	(SPARE)	7	ACK SR	7	COM	7	A=CKCTL
8	(SPARE)	8	COM	8	DEVNO 00	8	—
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	ERA 7
10	COM	10	COM	10	COM	10	—
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	LD ERA
12	COM	12	SIO ENABLE	12	DEVNO 03	12	ERA 11
13	MCUCLKS	13	EOT	13	COM	13	ERA 3
14	COM	14	JMP MET	14	DEVNO 04	14	ERA 2
15	COM	15	COM	15	DEVNO 05	15	ERA 10
16	COM	16	TOGGLE	16	COM	16	ERA 6
17	-5V	16	INXFER	17	DEVNO 06	17	AT 0
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	CTL 1=
19	COM	18	TOGGLE	19	COM	19	ENT012
20	COM	19	OUTXFER	20	IOD 00	19	AT 3
21	+15V	20	TOGGLE	21	IOD 01	20	AT 1
22	+15V	21	SIO OK	22	COM	21	AT 2
23	+15V	22	COM	23	IOD 02	22	—
24	+15V	23	XFER ERROR	24	IOD 03	23	CTL2=
25	-15V	24	REQ	25	COM	24	ENT3
26	-15V	25	COM	26	IOD 04	25	UB
27	-15V	26	SR 15	27	IOD 05	26	AM
28	-15V	27	SR 14	28	COM	27	LB
29	COM	28	SR 13	29	IOD 06	28	AS 2
30	COM	29	SR 12	30	IOD 07	29	AS 3
31	-20V	30	SR 11	31	COM	30	AS 1
32	-20V	31	SR 10	32	IOD 08	31	AS 0
33	-20V	32	COM	33	IOD 09	32	V
34	-20V	33	SR 9	34	IOD 10	33	W
35	+20V	34	SR 8	35	IOD 11	34	T
36	+20V	35	SR 7	36	COM	35	U
37	+20V	36	SR 6	37	COM	36	ERA 1
38	+20V	37	SR 5	38	IOD 12	37	—
39	+20V	38	COM	39	IOD 13	38	ERA 5
40	+20V	39	SR 4	40	COM	39	ERA 9
41	HSREQ	40	SR 3	41	IOD 14	40	ERA 4
42	COM	41	SR 2	42	IOD 15	41	ERA 0
43	COM	42	SR 1	43	COM	42	ERA 8
44	INTPOLL OUT	43	SR 0	44	COM	43	—
45	(SPARE)	44	COM	45	INTREQ	44	NOT USED
46	COM	45	(SPARE)	46	COM	45	NOT USED
47	COM	46	P CMD 1	46	COM	46	Z
48	INTPOLL IN	47	SET JMP	47	(SPARE)	47	LDREG
49	SI	48	P STATUS STB	48	(SPARE)	48	X
50	COM	49	P CONT STB	49	COM	49	Y
51	COM	50	RD NEXT WD	50	INTACK	50	COM
52	DATAPOLL OUT		P WRITE STB				COM
53	SO		P READ STB				
54	COM						
55	COM						
56	DATAPOLL IN						

IC INDEX

U	18XX	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
62	1816-0231	11	0495	43	0511	86	0239	128	0759	181	0742	216	0371
82	0232	12,13	0715	44	0371	87	0370	133	0742	184	0755	217	0756
102	0232	14	0371	45	0373	88	0424	134	0756	185	0370	218	0706
112	0234	15	0054	46	0371			136	0424	187,188	0755	221,223	0726
122	0235	16	0511	47	0715	93	0715	137	0370			224	0742
132	0236	17	0371	48	0077	94	0370	138	0759	194	0755	225	0301
142	0237	18	0370							195	0077	226	0374
152	0238			53,54	0512	105	0205	143	0756	196	0141	228	0706
162	0239	22	0054	55	0141	106	0141	144	0742	197,198	0760		
191,193	1810-0037	23	0077	56	0512	107	0370	146,147	0755				
		24	0424	57	0715	108	0761			201-203	0175		
		25	0141	58	0686			153	0756	204	0755		
		26	0902			113	0205	156	0760	205	0686		
		27,28	0141	65	0231	114	0141	157	0759	206	0424		
		31,32	0902	73	0715	123	0205	173	0742	207	0491		
		41	0239	74	0512	124	0755	174	0755	208	0756		
		42	0077	85	0379	126	0371	177	0760	211,213	0742		
						127	0141	178	0759	214			
										215	0844		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIS	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1588	A-1244-22
D	22-1627	A-1251-22




SIGNAL INDEX


P1		P2		P3		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	IODPRTY	1	COM
2	+5V	2	COM	2	IOD PE	2	COM
3	+5V	3	SR CLOCK	3	COM	3	CLK RST
4	+5V	4	COM	4	IOCMD 00	4	NOT USED
5	PF WARN	5	DEV END	5	IOCMD 02	5	ALTCLK
6	ENTIMER	6	COM	6	IOCMD 01	6	DISP
7	(SPARE)	7	ACK SR	7	COM	7	A=CKCTL
8	(SPARE)	8	COM	8	DEVNO 00	8	—
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	ERA 7
10	COM	10	COM	10	COM	10	—
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	LD ERA
12	COM	12	SIO ENABLE	12	DEVNO 03	12	ERA 11
13	MCUCLKS	13	EOT	13	COM	13	ERA 3
14	COM	14	JMP MET	14	DEVNO 04	14	ERA 2
15	COM	15	COM	15	DEVNO 05	15	ERA 10
16	COM	16	TOGGLE	16	COM	16	ERA 6
17	-5V	17	INXFER	17	DEVNO 06	17	AT 0
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	CTL 1= ENT012
19	COM	18	TOGGLE	19	COM	19	AT 3
20	COM	19	OUTXFER	20	IOD 00	20	AT 1
21	+15V	20	TOGGLE	21	IOD 01	21	AT 2
22	+15V	21	SIO OK	22	COM	22	—
23	+15V	22	COM	23	IOD 02	23	CTL 2= ENT3
24	+15V	22	XFER ERROR	24	IOD 03	24	UB
25	-15V	23	REQ	25	COM	25	AM
26	-15V	24	COM	26	IOD 04	26	LB
27	-15V	25	SR 15	27	IOD 05	27	AS 2
28	-15V	26	SR 14	28	COM	28	AS 3
29	COM	27	SR 13	29	IOD 06	29	AS 1
30	COM	28	SR 12	30	IOD 07	30	AS 0
31	-20V	29	SR 11	31	COM	31	V
32	-20V	30	SR 10	32	COM	32	W
33	-20V	31	SR 9	33	COM	33	T
34	-20V	32	SR 8	34	IOD 10	34	U
35	+20V	33	SR 7	35	IOD 11	35	ERA 1
36	+20V	34	SR 6	36	COM	36	—
37	+20V	35	SR 5	37	IOD 12	37	ERA 5
38	+20V	36	COM	38	IOD 13	38	ERA 9
39	+20V	37	SR 4	39	COM	39	ERA 4
40	+20V	38	SR 3	40	IOD 14	40	ERA 0
41	HSREQ	39	SR 2	41	IOD 15	41	ERA 8
42	COM	40	SR 1	42	COM	42	—
43	COM	41	SR 0	43	COM	43	NOT USED
44	INTPOLL OUT	42	COM	44	INTREQ	44	NOT USED
45	(SPARE)	43	P CMD 1	45	(SPARE)	45	Z
46	COM	44	SET JMP	46	COM	46	LDREG
47	COM	45	P STATUS STB	47	(SPARE)	47	X
48	INTPOLL IN	46	P CONT STB	48	(SPARE)	48	Y
49	SI	47	RD NEXT WD	49	COM	49	COM
50	COM	48	P WRITE STB	50	INTACK	50	COM
51	COM	49	SET INT				
52	DATAPOLL OUT	50	P READ STB				
53	SO						
54	COM						
55	COM						
56	DATAPOLL IN						

IC INDEX

U	18XX	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
62	1816-	11	0495	43	0511	86	0239	128	0759	181	0742	216	0371
82	0231	12,13	0715	44	0371	87	0370	133	0742	184	0755	217	0756
102	0232	14	0371	45	0373	88	0424	134	0756	185	0370	218	0706
112	0232	15	0054	46	0371			136	0424	187,188	0755	221,223	0726
122	0234	16	0511	47	0715	93	0715	137	0370			224	0742
132	0235	17	0371	48	0077	94	0370	138	0759	194	0755	225	0301
142	0236	18	0370							195	0077	226	0374
152	0237			53,54	0512	105	0205	143	0756	196	0141	228	0706
162	0238	22	0054	55	0141	106	0141	144	0742	197,198	0760		
191,193	0239	23	0077	56	0512	107	0370	146,147	0755				
	1810-	24	0424	57	0715	108	0761						
	0037	25	0141	58	0686								
		26	0902			113	0205	153	0756	201-203	0175		
		27,28	0141	65	0231	114	0141	156	0760	204	0755		
				73	0715	123	0205	157	0759	205	0686		
				74	0512	124	0755	173	0742	206	0424		
				85	0379	126	0371	174	0755	207	0491		
						127	0141	177	0760	208	0756		
								178	0759	211,213	0742		
										214			
										215	0844		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1588	A-1244-22
D	22-1627	A-1251-22




30202-60001	TITLE	SHEET 3 OF 4
DISC FILE READ/WRITE PCA		
ENGINEER	APPROVED	DATE
HEWLETT-PACKARD CO DATA SYSTEMS DEVELOPMENT DIVISION		

SIGNAL INDEX


P1		P2		P3		J1	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	IODPRTY	1	COM
2	+5V	2	COM	2	IOD PE	2	COM
3	+5V	3	SR CLOCK	3	COM	3	CLK RST
4	+5V	4	COM	4	IOCMD 00	4	NOT USED
5	PF WARN	5	DEV END	5	IOCMD 02	5	ALTCLK
6	ENTIMER	6	COM	6	IOCMD 01	6	DISP
7	(SPARE)	7	ACK SR	7	COM	7	A=CKCTL
8	(SPARE)	8	COM	8	DEVNO 00	8	—
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	ERA 7
10	COM	10	COM	10	COM	10	—
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	LD ERA
12	COM	12	SIO ENABLE	12	DEVNO 03	12	ERA 11
13	MCUCLKS	13	EOT	13	COM	13	ERA 3
14	COM	14	JMP MET	14	DEVNO 04	14	ERA 2
15	COM	15	COM	15	DEVNO 05	15	ERA 10
16	COM	16	TOGGLE	16	COM	16	ERA 6
17	-5V	17	TOGGLE SR	17	DEVNO 06	17	AT 0
18	-5V	18	TOGGLE SR	18	DEVNO 07	18	CTL 1=
19	COM	19	TOGGLE	19	COM	19	ENT012
20	COM	20	OUTXFER	20	IOD 00	20	AT 3
21	+15V	21	TOGGLE	21	IOD 01	21	AT 1
22	+15V	22	SIO OK	22	COM	22	AT 2
23	+15V	23	COM	23	IOD 02	23	—
24	+15V	24	XFER ERROR	24	IOD 03	24	CTL2=
25	-15V	25	REQ	25	COM	25	ENT3
26	-15V	26	COM	26	IOD 04	26	UB
27	-15V	27	COM	27	IOD 05	27	AM
28	-15V	28	SR 15	28	COM	28	LB
29	COM	29	SR 14	29	IOD 06	29	AS 2
30	COM	30	SR 13	30	IOD 07	30	AS 3
31	-20V	31	SR 12	31	COM	31	AS 1
32	-20V	32	SR 11	32	IOD 08	32	AS 0
33	-20V	33	SR 10	33	IOD 09	33	V
34	-20V	34	SR 9	34	COM	34	W
35	+20V	35	SR 8	35	IOD 10	35	T
36	+20V	36	SR 7	36	IOD 11	36	U
37	+20V	37	SR 6	37	COM	37	ERA 1
38	+20V	38	SR 5	38	IOD 12	38	—
39	+20V	39	COM	39	IOD 13	39	ERA 5
40	+20V	40	SR 4	40	COM	40	ERA 9
41	HSREQ	41	SR 3	41	IOD 14	41	ERA 4
42	COM	42	SR 2	42	IOD 15	42	ERA 0
43	COM	43	SR 1	43	COM	43	ERA 8
44	INTPOLL OUT	44	SR 0	44	COM	44	—
45	(SPARE)	45	COM	45	(SPARE)	45	NOT USED
46	COM	46	COM	46	COM	46	NOT USED
47	COM	47	P CMD 1	47	(SPARE)	47	Z
48	INTPOLL IN	48	SET JMP	48	(SPARE)	48	LDREG
49	SI	49	P STATUS STB	49	COM	49	X
50	COM	50	P CONT STB	50	INTACK	50	Y
51	COM		RD NEXT WD				COM
52	DATAPOLL OUT		P WRITE STB				COM
53	SO		SET INT				
54	COM		P READ STB				
55	COM						
56	DATAPOLL IN						

IC INDEX

U	18XX	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
62	1816-	11	0495	43	0511	86	0239	128	0759	181	0742	216	0371
82	0231	12,13	0715	44	0371	87	0370	133	0742	184	0755	217	0756
102	0232	14	0371	45	0373	88	0424	134	0756	185	0370	218	0706
112	0234	15	0054	46	0371			136	0424	187,188	0755	221,223	0726
122	0235	16	0511	47	0715	93	0715	137	0370			224	0742
132	0236	17	0371	48	0077	94	0370	138	0759	194	0755	225	0301
142	0237	18	0370							195	0077	226	0374
152	0238	22	0054	53,54	0512	105	0205	143	0756	196	0141	228	0706
162	0239	23	0077	55	0141	106	0141	144	0742	197,198	0760		
191,193	1810-	24	0424	56	0512	107	0370	146,147	0755				
	0037	25	0141	57	0715	108	0761			201-203	0175		
		26	0902	58	0686			153	0756	204	0755		
		27,28	0141	65	0231	113	0205	156	0760	205	0686		
				73	0715	114	0141	157	0759	206	0424		
				74	0512	123	0205	173	0742	207	0491		
				85	0379	124	0755	174	0755	208	0756		
						126	0371	177	0760	211,213	0742		
						127	0141	178	0759	214	0760		
										215	0844		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1588	A-1244-22
D	22-1627	A-1251-22



I/O DETAILED DIAGRAM SET

DD-601

DISC FILE BUS PCA
30202-60002
SERIES 1236

SIGNAL INDEX


P1		P2		P3		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	MOD SEL (SPARES)	1	GAT7	1	COM	1	COM	1	COM
2	+5V	2	COM	2	GAT(SPARE)	2	UNIR(4)	2	WRITE 0	2	CLR
3	+5V	3	MOD SEL 7	3	COM	3	COM	3	COM	3	T0
4	+5V	4	GAT6	4	COM	4	UNIR(2)	4	READ 0	4	T3
5	---	5	COM	5	GAT5	5	COM	5	COM	5	T2
6	---	6	MOD SEL 6	6	COM	6	UNIR(1)	6	SEL MOD 0	6	---
7	---	7	COM	7	COM	7	CEN	7	COM	7	UOS
8	---	8	MOD SEL 4	8	GAT4	8	CEE	8	WRITE 1	8	IS
9	PWR ON	9	COM	9	GAT3	9	COM	9	COM	9	---
10	---	10	MOD SEL 5	10	COM	10	FCE	10	READ 1	10	LOS
11	---	11	COM	11	GAT2	11	COM	11	COM	11	---
12	---	12	MOD SEL 3	12	COM	12	CCLR	12	SEL MOD 1	12	---
13	---	13	COM	13	GAT1	13	COM	13	COM	13	---
14	---	14	MOD SEL 2	14	COM	14	COM	14	WRITE 2	14	---
15	COM	15	COM	15	GAT0	15	DRIVE BUSY	15	COM	15	---
16	COM	16	MOD SEL 0	16	COM	16	+	16	READ 2	16	---
17	---	17	COM	17	200TPI	17	COM	17	COM	17	---
18	---	18	MOD SEL 1	18	COM	18	SEEK INCOMPLETE	18	SEL MOD 2	18	---
19	COM	19	COM	19	WRCHR SENSE	19	COM	19	COM	19	---
20	COM	20	SET HD/DIR	20	COM	20	UNSAFE	20	WRITE 3	20	---
21	+15V	21	COM	21	PACK CHG	21	CCIN	21	COM	21	(FLG0)TU
22	+15V	22	SET DIFF	22	COM	22	ONLINE	22	READ 3	22	---
23	+15V	23	COM	23	END OF CYL	23	COM	23	COM	23	---
24	+15V	24	SET CYL	24	COM	24	PACK CHG	24	SEL MOD 3	24	(FLG7)INDEX
25	-15V	25	COM	25	SEEK INCOMPLETE	25	200TPI	25	COM	25	(FLG4)DIS
26	-15V	26	CONTR	26	COM	26	TB	26	WRITE 4	26	(FLG5)DRQ
27	-15V	27	BUS 256	27	COM	27	SEP DATA	27	COM	27	---
28	COM	28	COM	28	FILE UNSAFE	28	COM	28	READ 4	28	---
29	COM	29	BUS 1	29	COM	29	WRITE DATA (70)	29	COM	29	---
30	---	30	COM	30	ONLINE	30	COM	30	SEL MOD 4	30	M12
31	---	31	BUS 2	31	COM	31	SMP	31	COM	31	M13
32	---	32	COM	32	BUS 8	32	COM	32	WRITE 5	32	M11
33	---	33	COM	33	BUS 4	33	INDEX	33	COM	33	M14
34	---	34	COM	34	COM	34	COM	34	READ 5	34	M10
35	---	35	BUS 128	35	CAR 1	35	CLK	35	COM	35	M15
36	---	36	COM	36	COM	36	D10	36	WRITE 6	36	M09
37	---	37	COM	37	CAR 2	37	COM	37	COM	37	T1
38	---	38	COM	38	COM	38	TA	38	READ 6	38	M08
39	---	39	COM	39	CAR 4	39	COM	39	COM	39	---
40	---	40	COM	40	COM	40	D11	40	WRITE 7	40	M04
41	---	41	BUS 32	41	COM	41	D12	41	COM	41	M05
42	---	42	COM	42	CAR 8	42	WSM	42	READ 7	42	M06
43	---	43	COM	43	COM	43	D15	43	COM	43	---
44	---	44	COM	44	CAR 16	44	TC	44	SEL MOD 7	44	M07
45	---	45	COM	45	COM	45	COM	45	COM	45	---
46	---	46	COM	46	CAR 32	46	COM	46	CONTROL GND	46	---
47	---	47	SEQ PICK	47	COM	47	D14	47	COM	47	---
48	---	48	CLK OUT	48	COM	48	D13	48	COM	48	---
49	---	49	TRACE SEQ PICK	49	CAR 64	49	---	49	---	49	---
50	---	50	CPU HLT	50	CAR 128	50	---	50	---	50	---
51	---	---	---	---	---	---	---	---	---	---	---
52	---	---	---	---	---	---	---	---	---	---	---
53	---	---	---	---	---	---	---	---	---	---	---
54	---	---	---	---	---	---	---	---	---	---	---
55	---	---	---	---	---	---	---	---	---	---	---
56	---	---	---	---	---	---	---	---	---	---	---

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-
11	0424	72	0535	128	0742	184	0282
12	0368	73	0370	129,130	0535	185,186	0715
13	0077	75	0174	132	0605	188	0755
15	0515	77	0111	---	---	---	---
21	0231	78,79	0902	142	0535	193	0726
22	0613	---	---	143	0282	194	0613
23	0370	82	0605	146	0174	195	0511
25	0077	92	0535	148	0657	196	0705
29	0429	93	0141	152	0174	198	0755
---	---	98	0742	153	0374	---	---
32	0515	---	---	154	0372	---	---
33	0619	100	0535	155	0374	---	---
35	0515	102	0174	156	0282	---	---
45	0239	103	0370	158	0755	---	---
46	0205	106	0511	---	---	---	---
---	---	108	0174	163,164	0726	---	---
55	0077	109,110	0535	166	0726	---	---
56	0424	112	0174	168	0755	---	---
---	---	113	0370	173,176	0613	---	---
62	0174	119,120	0535	178	0755	---	---
65	0616	122	0535	---	---	---	---
67	0742	123,124	0657	---	---	---	---
68,69	0902	126	0328	---	---	---	---

Note: U17, 18, 27, 28, 37, 47, 48, and 58 are part no. 1858-0021.

U38 is part no. 1858-0001.



SIGNAL INDEX


P1		P2		P3		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	MOD SEL (SPARES)	1	GAT7	1	COM	1	COM	1	COM
2	+5V	2	COM	2	GAT(SPARE)	2	UNIR(4)	2	WRITE 0	2	CLR
3	+5V	3	MOD SEL 7	3	COM	3	COM	3	COM	3	T0
4	+5V	4	COM	4	GAT6	4	UNIR(2)	4	READ 0	4	T3
5	---	5	MOD SEL 6	5	GAT5	5	COM	5	COM	5	T2
6	---	6	COM	6	COM	6	UNIR(1)	6	SEL MOD 0	6	---
7	---	7	MOD SEL 4	7	COM	7	CEN	7	COM	7	UOS
8	---	8	COM	8	GAT4	8	CEE	8	WRITE 1	8	IS
9	PWR ON	9	MOD SEL 5	9	COM	9	COM	9	COM	9	---
10	---	10	COM	10	GAT3	10	FCE	10	READ 1	10	LOS
11	---	11	MOD SEL 3	11	COM	11	COM	11	COM	11	---
12	---	12	COM	12	GAT2	12	CCLR	12	SEL MOD 1	12	---
13	---	13	MOD SEL 2	13	COM	13	COM	13	COM	13	---
14	---	14	COM	14	GAT1	14	COM	14	WRITE 2	14	---
15	COM	15	MOD SEL 0	15	COM	15	DRIVE BUSY	15	COM	15	---
16	COM	16	COM	16	GAT0	16	---	16	READ 2	16	---
17	---	17	MOD SEL 1	17	200TPI	17	+READ	17	COM	17	---
18	---	18	COM	18	COM	18	SEEK INCOMPLETE	18	SEL MOD 2	18	---
19	COM	19	SET HD/DIR	19	WRGR SENSE	19	COM	19	COM	19	---
20	COM	20	COM	20	COM	20	COM UNSAFE	20	WRITE 3	20	---
21	+15V	21	SET DIFF	21	PACK CHG	21	CCIN	21	COM	21	(FLG0)TU
22	+15V	22	COM	22	COM	22	ONLINE	22	COM	22	---
23	+15V	23	SET CYL	23	END OF CYL	23	COM	23	SEL MOD 3	23	(FLG7)INDEX
24	+15V	24	COM	24	COM	24	PACK CHG	24	COM	24	---
25	-15V	25	CONTR	25	SEEK INCOMPLETE	25	200TPI	25	WRITE 4	25	(FLG4)DIS
26	-15V	26	COM	26	COM	26	TB	26	READ 4	26	(FLG5)DRQ
27	-15V	27	BUS 256	27	COM	27	COM	27	COM	27	---
28	-15V	28	COM	28	COM	28	FILE UNSAFE	28	SEL MOD 4	28	---
29	COM	29	BUS 1	29	COM	29	COM UNSAFE	29	COM	29	---
30	---	30	COM	30	COM	30	ONLINE	30	WRITE 5	30	M12
31	---	31	BUS 2	31	COM	31	COM	31	COM	31	M13
32	---	32	COM	32	COM	32	BUSY	32	READ 5	32	M11
33	---	33	BUS 8	33	COM	33	INDEX	33	COM	33	M14
34	---	34	COM	34	COM	34	COM	34	WRITE 6	34	M10
35	---	35	BUS 4	35	COM	35	CAR 1	35	COM	35	M15
36	---	36	COM	36	COM	36	COM	36	READ 6	36	M09
37	---	37	BUS 16	37	COM	37	CAR 2	37	COM	37	T1
38	---	38	COM	38	COM	38	COM	38	SEL MOD 6	38	M08
39	---	39	BUS 128	39	COM	39	CAR 4	39	COM	39	M04
40	---	40	COM	40	COM	40	COM	40	WRITE 7	40	M05
41	---	41	BUS 32	41	COM	41	CAR 8	41	COM	41	M06
42	---	42	COM	42	COM	42	COM	42	READ 7	42	---
43	---	43	BUS 64	43	COM	43	WSM	43	COM	43	M07
44	---	44	COM	44	COM	44	CAR 16	44	SEL MOD 7	44	---
45	---	45	---	45	COM	45	COM	45	COM	45	---
46	---	46	COM	46	COM	46	CAR 32	46	CONTROL GND	46	---
47	---	47	SEQ PICK	47	COM	47	CAR 64	47	COM	47	---
48	---	48	CLK OUT	48	COM	48	COM	48	COM	48	---
49	---	49	TRACE SEQ PICK	49	COM	49	CAR 128	49	COM	49	---
50	---	50	CPU HLT	50	COM	50	CAR 256	50	COM	50	---

I.C. INDEX


U	1820-	U	1820-	U	1820-	U	1820-
11	0424	72	0535	128	0742	184	0282
12	0368	73	0370	129,130	0535	185,186	0715
13	0077	75	0174	132	0605	188	0755
15	0515	77	0111				
21	0231	78,79	0902	142	0535	193	0726
22	0613			143	0282	194	0613
23	0370	82	0605	146	0174	195	0511
25	0077	92	0535	148	0657	196	0705
29	0429	93	0141	152	0174	198	0755
		98	0742	153	0374		
32	0515			154	0372		
33	0619	100	0535	155	0374		
35	0515	102	0174	156	0282		
45	0239	103	0370	158	0755		
46	0205	106	0511				
		108	0174	163,164	0726		
55	0077	109,110	0535	166	0726		
56	0424	112	0174	168	0755		
		113	0370	173,176	0613		
62	0174	119,120	0535	178	0755		
65	0616	122	0535				
67	0742	123,124	0657				
68,69	0902	126	0328				

Note: U17, 18, 27, 28, 37, 47, 48, and 58 are part no. 1858-0021.

U38 is part no. 1858-0001.



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	NO CHANGE
D	PPC-B	A-1236-22
E	ERRATA	NO CHANGE



SIGNAL INDEX


P1		P2		P3		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	MOD SEL (SPARES)	1	GAT7	1	COM	1	COM	1	COM
2	+5V	2	COM	2	GAT(SPARE)	2	UNIR(4)	2	WRITE 0	2	CLR
3	+5V	3	MOD SEL 7	3	COM	3	COM	3	COM	3	T0
4	+5V	4	COM	4	GAT6	4	UNIR(2)	4	READ 0	4	T3
5	---	5	MOD SEL 6	5	GAT5	5	COM	5	COM	5	T2
6	---	6	COM	6	COM	6	UNIR(1)	6	SEL MOD 0	6	---
7	---	7	COM	7	COM	7	CEN	7	COM	7	UOS
8	---	8	MOD SEL 4	8	GAT4	8	CEE	8	WRITE 1	8	IS
9	PWR ON	9	COM	9	GAT3	9	COM	9	COM	9	---
10	---	10	MOD SEL 5	10	GAT2	10	FCE	10	READ 1	10	LOS
11	---	11	COM	11	COM	11	COM	11	COM	11	---
12	---	12	MOD SEL 3	12	GAT1	12	CCLR	12	SEL MOD 1	12	---
13	---	13	COM	13	COM	13	COM	13	COM	13	---
14	---	14	MOD SEL 2	14	GAT0	14	COM	14	WRITE 2	14	---
15	COM	15	COM	15	COM	15	DRIVE BUSY	15	COM	15	---
16	COM	16	MOD SEL 0	16	GAT0	16	COM	16	READ 2	16	---
17	---	17	COM	17	200TPI	17	COM	17	COM	17	---
18	---	18	MOD SEL 1	18	COM	18	COM	18	SEL MOD 2	18	---
19	COM	19	COM	19	WRCR SENSE	19	COM	19	COM	19	---
20	COM	20	SET HD/DIR	20	COM	20	COM	20	WRITE 3	20	---
21	+15V	21	COM	21	PACK CHG	21	UNSAFE	21	COM	21	(FLG0)TU
22	+15V	22	SET DIFF	22	COM	22	CCIN	22	READ 3	22	---
23	+15V	23	COM	23	COM	23	ONLINE	23	COM	23	---
24	+15V	24	SET CYL	24	END OF CYL	24	COM	24	SEL MOD 3	24	(FLG7)INDEX
25	-15V	25	COM	25	COM	25	PACK CHG	25	COM	25	(FLG4)DIS
26	-15V	26	CONTR	26	COM	26	200TPI	26	WRITE 4	26	(FLG5)DRQ
27	-15V	27	COM	27	SEEK INCOMPLETE	27	TB	27	COM	27	---
28	-15V	28	BUS 256	28	COM	28	COM	28	READ 4	28	---
29	COM	29	COM	29	FILE UNSAFE	29	SEP DATA	29	COM	29	---
30	COM	30	BUS 1	30	COM	30	COM	30	SEL MOD 4	30	---
31	---	31	COM	31	COM	31	WRITE DATA (70)	31	COM	31	M12
32	---	32	BUS 2	32	COM	32	COM	32	WRITE 5	32	---
33	---	33	COM	33	ONLINE	33	COM	33	COM	33	M13
34	---	34	BUS 8	34	COM	34	SMP	34	READ 5	34	M11
35	---	35	COM	35	BUSY	35	COM	35	COM	35	M14
36	---	36	BUS 4	36	COM	36	TD	36	SEL MOD 5	36	M10
37	---	37	COM	37	INDEX	37	COM	37	COM	37	M15
38	---	38	BUS 16	38	COM	38	---	38	WRITE 6	38	M09
39	---	39	COM	39	CAR 1	39	CLK	39	COM	39	T1
40	---	40	BUS 128	40	COM	40	D10	40	READ 6	40	M08
41	---	41	COM	41	BUS 32	41	TA	41	COM	41	M04
42	---	42	COM	42	COM	42	COM	42	SEL MOD 6	42	---
43	---	43	BUS 64	43	COM	43	D11	43	COM	43	M05
44	---	44	COM	44	CAR 8	44	D12	44	WRITE 7	44	---
45	---	45	---	45	COM	45	WSM	45	COM	45	M06
46	---	46	COM	46	CAR 16	46	D15	46	READ 7	46	---
47	---	47	COM	47	COM	47	TC	47	COM	47	M07
48	---	48	SEQ PICK	48	COM	48	COM	48	SEL MOD 7	48	---
49	---	49	CLK OUT	49	CAR 32	49	D14	49	CONTROL GND	49	COM
50	---	50	TRACE SEQ PICK	50	COM	50	D13	50	COM	50	---
51	---	---	---	---	CAR 64	---	---	---	---	---	---
52	---	---	---	---	COM	---	---	---	---	---	---
53	---	---	---	---	CAR 128	---	---	---	---	---	---
54	---	---	---	---	COM	---	---	---	---	---	---
55	---	---	---	---	CAR 256	---	---	---	---	---	---
56	---	---	---	---	---	---	---	---	---	---	---

I.C. INDEX


U	1820-	U	1820-	U	1820-	U	1820-
11	0424	72	0535	128	0742	184	0282
12	0368	73	0370	129,130	0535	185,186	0715
13	0077	75	0174	132	0605	188	0755
15	0515	77	0111	---	---	---	---
21	0231	78,79	0902	142	0535	193	0726
22	0613	---	---	143	0282	194	0613
23	0370	82	0605	146	0174	195	0511
25	0077	92	0535	148	0657	196	0705
29	0429	93	0141	152	0174	198	0755
---	---	98	0742	153	0374	---	---
32	0515	100	0511	154	0372	---	---
33	0619	---	---	155	0374	---	---
35	0515	102	0174	156	0282	---	---
45	0239	103	0370	158	0755	---	---
46	0205	106	0511	---	---	---	---
---	---	108	0174	163,164	0726	---	---
55	0077	109,110	0535	166	0726	---	---
56	0424	112	0174	168	0755	---	---
---	---	113	0370	173,176	0613	---	---
62	0174	119,120	0535	178	0755	---	---
65	0616	122	0535	---	---	---	---
67	0742	123,124	0657	---	---	---	---
68,69	0902	126	0328	---	---	---	---

Note: U17, 18, 27, 28, 37, 47, 48, and 58 are part no. 1858-0021.

U38 is part no. 1858-0001.



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	NO CHANGE
D	PPC-B	A-1236-22
E	ERRATA	NO CHANGE



I/O DETAILED DIAGRAM SET

DD-602

DISC CONTROLLER PROCESSOR PCA

30202-60003

SERIES 1251


1210

SIGNAL INDEX


P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4		4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6		6	ROR 9
7		7	CK CTL	7	ROM 6	7	UPPER OUTPUT STROBE
8		8		8		8	INPUT STROBE
9		9	ERA 7	9	ROM 7	9	FLAG 10
10		10		10		10	LOWER OUTPUT STROBE
11		11	LD ERA	11	ROM 8	11	FLAG 14
12		12	ERA 11	12		12	FLAG 12
13		13	ERA 3	13	ROM 9	13	FLAG 16
14		14	ERA 2	14	ROM 10	14	FLAG 15
15	COM	15	ERA 10	15	ROM 11	15	ROR 8
16	COM	16	ERA 6	16	ROM 12	16	FLAG 17
17		17	AT ₀	17	ROM 13	17	ROR 11
18		18	CTL1	18	ROM 14	18	ROR 7
19	COM	19	AT ₃	19	ROM 15	19	WORD TYPE ONE
20	COM	20	AT ₁	20		20	ROR 10
21	COM	21	AT ₂	21		21	FLAG 13
22		22		22		22	FLAG 11
23		23	CTL2	23		23	FLAG 6
24		24	UB	24		24	FLAG 7
25		25	AM	25		25	FLAG 4
26		26	LB	26		26	FLAG 5
27		27	AS2	27		27	FLAG 2
28		28	AS3	28		28	FLAG 3
29	COM	29	AS1	29		29	FLAG 0
30	COM	30	AS0	30		30	FLAG 1
31		31	V	31		31	M12
32		32	W	32		32	EXT SEL
33		33	T	33		33	M13
34		34	U	34		34	M11
35		35	ERA 1	35		35	M14
36		36		36		36	M10
37		37	ERA 5	37		37	M15
38		38	ERA 9	38		38	M9
39		39	ERA 4	39		39	T ₁
40		40	ERA 0	40		40	M8
41		41	ERA 8	41		41	M3
42		42		42		42	M4
43		43		43		43	M2
44		44		44		44	M5
45		45	Z	45		45	M1
46		46	LDRG	46		46	M6
47		47	X	47		47	M0
48		48	Y	48		48	M7
49		49	COM	49		49	
50		50	COM	50		50	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	1820-	U	1820-	
11	0377	47	0495	88	0205	129	0742	167	0606
14	0788	48	0372	89	0372			168	0759
15	0424	49	0377			131	0205	171	0374
16	0535			91-93	0788	134	0759	173	0742
17	0512	59	0371	94	0759	135	0755	177	0606
18	0205			95	0843	137	0606	179	0742
19	0239	61-63	0379	96	0788	138	0759		
			0424	97	0205				
21	0142	65	0371	98	0759	141	0640	181	0545
24	0371	66	0372	99	0608	143	0742	184	0759
25	0370	67	0375			144	0759	185	0755
26	0376	68	0205	101	0545	145	0755	188	0759
27	0424	69	0376	103	0742	147	0611		
28	0376			104	0759	148	0759	191	0545
29	0535	71-73	0379	105	0755	149	0742	193	0742
			0512	107	0742			194	0759
31-33	0379	75	0788	108	0759	151	0545	195	0755
34	0140	76	0759	109	0742	153	0742	197	0742
35	0384	77	0205			154	0759	198	0759
36	0371	78	0282			155	0755	199	0742
37	0141	79	0140	111	0545	158	0759		
38	0140			114	0759	159	0742		
39	0512	81	0788	115	0755				
		82	0759	118	0759				
		84	0759			161	0545		
41-43	0379	85	0759	121	0545				
44	0140	86,87	0371	123	0742	164	0759		
45	0495		0843	127	0606	165	0755		



CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	ERRATA	NO CHANGE	1, 2, 3, 4




3. ALL LOGIC IS POSITIVE TRUE
 2. UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1K
 1. CRYSTAL FREQUENCY MAY VARY WITH DIFFERENT SUBSYSTEMS
 NOTES:

SIGNAL INDEX

P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4		4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6		6	ROR 9
7		7	CK CTL	7	ROM 6	7	UPPER OUTPUT STROBE
8		8		8		8	INPUT STROBE
9		9	ERA 7	9	ROM 7	9	FLAG 10
10		10		10		10	LOWER OUTPUT STROBE
11		11	LD ERA	11	ROM 8	11	FLAG 14
12		12	ERA 11	12		12	FLAG 12
13		13	ERA 3	13	ROM 9	13	FLAG 16
14		14	ERA 2	14		14	FLAG 15
15	COM	15	ERA 10	15	ROM 10	15	ROR 8
16	COM	16	ERA 6	16		16	FLAG 17
17		17	AT ₀	17	ROM 11	17	ROR 11
18		18	CTL1	18		18	ROR 7
19	COM	19	AT ₃	19	ROM 12	19	WORD TYPE ONE
20	COM	20	AT ₁	20		20	ROR 10
21		21	AT ₂	21	ROM 13	21	FLAG 13
22		22		22		22	FLAG 11
23		23	CTL2	23	ROM 14	23	FLAG 6
24		24	UB	24		24	FLAG 7
25		25	AM	25	ROM 15	25	FLAG 4
26		26	LB	26		26	FLAG 5
27		27	AS2	27	ROM 16	27	FLAG 2
28		28	AS3	28	ROM 0	28	FLAG 3
29	COM	29	AS1	29	ROM 17	29	FLAG 0
30	COM	30	AS0	30	ROM 1	30	FLAG 1
31		31	V	31	ROM 18	31	M12
32		32	W	32	ROM 2	32	EXT SEL
33		33	T	33	ROM 19	33	M13
34		34	U	34	ROM 3	34	M11
35		35	ERA 1	35		35	M14
36		36		36		36	M10
37		37	ERA 5	37	RAR 0	37	M15
38		38	ERA 9	38	RAR 1	38	M9
39		39	ERA 4	39	RAR 2	39	T1
40		40	ERA 0	40	RAR 3	40	M8
41		41	ERA 8	41	RAR 4	41	M3
42		42		42	RAR 5	42	M4
43		43		43	RAR 6	43	M2
44		44		44	RAR 7	44	M5
45		45	Z	45	RAR 8	45	M1
46		46	LDRG	46	RAR 9	46	M6
47		47	X	47	RAR 10	47	M0
48		48	Y	48	RAR 11	48	M7
49		49	COM	49	COM	49	
50		50	COM	50	COM	50	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	1820-	U	1820-	
11	0377	47	0495	88	0205	129	0742	167	0606
14	0788	48	0372	89	0372			168	0759
15	0424	49	0377			131	0205		
16	0535			91-93	0788	134	0759	171	0374
17	0512	59	0371	94	0759	135	0755	173	0742
18	0205			95	0843	137	0606	177	0606
19	0239	61-63	0379	96	0788	138	0759	179	0742
		64	0424	97	0205				
21	0142	65	0371	98	0759	141	0640	181	0545
24	0371	66	0372	99	0608	143	0742	184	0759
25	0370	67	0375			144	0759	185	0755
26	0376	68	0205	101	0545	145	0755	188	0759
27	0424	69	0376	103	0742	147			
28	0376			104	0759	148	0759	191	0545
29	0535	71-73	0379	105	0755	149	0742	193	0742
		74	0512	107	0742			194	0759
31-33	0379	75	0788	108	0759	151	0545	195	0755
34	0140	76	0759	109	0742	153	0742	197	0742
35	0384	77	0205			154	0759	198	0759
36	0371	78	0282			155	0755	199	0742
37	0141	79	0140			158	0759		
38	0140			111	0545	159	0742		
39	0512	81	0788	114	0759				
		82	0759	115	0755				
		84	0759	118	0759				
41-43	0379	85	0371	121	0545	161	0545		
44	0140	86,87	0843	123	0742	164	0759		
45	0495			127	0606	165	0755		





SIGNAL INDEX

P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4		4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6		6	ROR 9
7		7	CK CTL	7	ROM 6	7	UPPER OUTPUT STROBE
8		8		8		8	INPUT STROBE
9		9	ERA 7	9	ROM 7	9	FLAG 10
10		10		10		10	LOWER OUTPUT STROBE
11		11	LD ERA	11	ROM 8	11	FLAG 14
12		12	ERA 11	12		12	FLAG 12
13		13	ERA 3	13	ROM 9	13	FLAG 16
14		14	ERA 2	14	ROM 10	14	FLAG 15
15	COM	15	ERA 10	15	ROM 11	15	ROR 8
16	COM	16	ERA 6	16	ROM 12	16	FLAG 17
17		17	AT ₀	17	ROM 13	17	ROR 11
18		18	CTL1	18	ROM 14	18	ROR 7
19	COM	19	AT ₃	19	ROM 15	19	WORD TYPE ONE
20	COM	20	AT ₁	20	ROM 16	20	ROR 10
21		21	AT ₂	21	ROM 17	21	FLAG 13
22		22		22	ROM 18	22	FLAG 11
23		23	CTL2	23	ROM 19	23	FLAG 6
24		24	UB	24	ROM 0	24	FLAG 7
25		25	AM	25	ROM 1	25	FLAG 4
26		26	LB	26	ROM 2	26	FLAG 5
27		27	AS2	27	ROM 3	27	FLAG 2
28		28	AS3	28	ROM 4	28	FLAG 3
29	COM	29	AS1	29	ROM 5	29	FLAG 0
30	COM	30	AS0	30	ROM 6	30	FLAG 1
31		31	V	31	ROM 7	31	M12
32		32	W	32	ROM 8	32	EXT SEL
33		33	T	33	ROM 9	33	M13
34		34	U	34	ROM 10	34	M11
35		35	ERA 1	35	ROM 11	35	M14
36		36		36	ROM 12	36	M10
37		37	ERA 5	37	ROM 13	37	M15
38		38	ERA 9	38	ROM 14	38	M9
39		39	ERA 4	39	ROM 15	39	T ₁
40		40	ERA 0	40	ROM 16	40	M8
41		41	ERA 8	41	ROM 17	41	M3
42		42		42	ROM 18	42	M4
43		43		43	ROM 19	43	M2
44		44		44	ROM 0	44	M5
45		45	Z	45	ROM 1	45	M1
46		46	LDRG	46	ROM 2	46	M6
47		47	X	47	ROM 3	47	M0
48		48	Y	48	ROM 4	48	M7
49		49	COM	49	ROM 5	49	COM
50		50	COM	50	ROM 6	50	
51							
52							
53							
54							
55							
56							

I.C. INDEX

U	1820-	U	1820-	U	1820-	1820-	U	1820-	
11	0377	47	0495	88	0205	129	0742	167	0606
14	0788	48	0372	89	0372			168	0759
15	0424	49	0377			131	0205		
16	0535			91-93	0788	134	0759	171	0374
17	0512	59	0371	94	0759	135	0755	173	0742
18	0205			95	0843	137	0606	177	0606
19	0239	61-63	0379	96	0788	138	0759	179	0742
		64	0424	97	0205				
21	0142	65	0371	98	0759	141	0640	181	0545
24	0371	66	0372	99	0608	143	0742	184	0759
25	0370	67	0375			144	0759	185	0755
26	0376	68	0205	101	0545	145	0755	188	0759
27	0424	69	0376	103	0742	147	0611		
28	0376			104	0759	148	0759	191	0545
29	0535	71-73	0379	105	0755	149	0742	193	0742
		74	0512	107	0742			194	0759
31-33	0379	75	0788	108	0759	151	0545	195	0755
34	0140	76	0759	109	0742	153	0742	197	0742
35	0384	77	0205			154	0759	198	0759
36	0371	78	0282	111	0545	155	0755	199	0742
37	0141	79	0140	114	0759	158	0759		
38	0140			115	0755	159	0742		
39	0512	81	0788	118	0759				
		82	0759			161	0545		
41-43	0379	84	0759	121	0545				
44	0140	85	0371	123	0742	164	0759		
45	0495	86,87	0843	127	0606	165	0755		





CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE


CHANGE	REFERENCE	REVISION/PREFIX
J3-37	M15	(B21)(A31)
J3-35	M14	(B21)(A31)
J3-33	M13	(B21)(A31)
J3-31	M12	(C21)(A31)
J3-34	M11	(C21)(A31)
J3-36	M10	(C21)(A31)
J3-38	M9	(C21)(A31)
J3-40	M8	(D21)(A31)
J3-48	M7	(D21)(H31)
J3-46	M6	(D21)(H31)
J3-44	M5	(D21)(H31)
J3-42	M4	(E21)(H31)
J3-41	M3	(E21)(H31)
J3-43	M2	(E21)(H31)
J3-45	M1	(E21)(H31)
J3-47	M0	(F21)(H31)

SIGNAL INDEX


P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4	ROM 5	4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6	ROM 6	6	ROR 9
7		7	CK CTL	7	ROM 6	7	UPPER OUTPUT STROBE
8		8		8	ROM 7	8	INPUT STROBE
9		9	ERA 7	9	ROM 7	9	FLAG 10
10		10		10	ROM 8	10	LOWER OUTPUT STROBE
11		11	LD ERA	11	ROM 8	11	FLAG 14
12		12	ERA 11	12	ROM 9	12	FLAG 12
13		13	ERA 3	13	ROM 9	13	FLAG 16
14		14	ERA 2	14	ROM 10	14	FLAG 15
15	COM	15	ERA 10	15	ROM 10	15	ROR 8
16	COM	16	ERA 6	16	ROM 11	16	FLAG 17
17		17	AT ₀	17	ROM 11	17	ROR 11
18		18	CTL1	18	ROM 12	18	ROR 7
19	COM	19	AT ₃	19	ROM 12	19	WORD TYPE ONE
20	COM	20	AT ₁	20	ROM 13	20	ROR 10
21		21	AT ₂	21	ROM 13	21	FLAG 13
22		22		22	ROM 14	22	FLAG 11
23		23	CTL2	23	ROM 14	23	FLAG 6
24		24	UB	24	ROM 15	24	FLAG 7
25		25	AM	25	ROM 15	25	FLAG 4
26		26	LB	26	ROM 16	26	FLAG 5
27		27	AS2	27	ROM 16	27	FLAG 2
28		28	AS3	28	ROM 0	28	FLAG 3
29		29	AS1	29	ROM 17	29	FLAG 0
30	COM	30	AS0	30	ROM 1	30	FLAG 1
31		31	V	31	ROM 18	31	M12
32		32	W	32	ROM 2	32	EXT SEL
33		33	T	33	ROM 19	33	M13
34		34	U	34	ROM 3	34	M11
35		35	ERA 1	35		35	M14
36		36		36		36	M10
37		37	ERA 5	37	RAR 0	37	M15
38		38	ERA 9	38	RAR 1	38	M9
39		39	ERA 4	39	RAR 2	39	T ₁
40		40	ERA 0	40	RAR 3	40	M8
41		41	ERA 8	41	RAR 4	41	M3
42		42		42	RAR 5	42	M4
43		43		43	RAR 6	43	M2
44		44		44	RAR 7	44	M5
45		45	Z	45	RAR 8	45	M1
46		46	LDRG	46	RAR 9	46	M6
47		47	X	47	RAR 10	47	M0
48		48	Y	48	RAR 11	48	M7
49		49	COM	49	COM	49	
50		50	COM	50	COM	50	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0377	47	0495	88	0205	129	0742	167	0606
14	0788	48	0372	89	0372			168	0759
15	0424	49	0377			131	0205		
16	0535			91-93	0788	134	0759	171	0374
17	0512	59	0371	94	0759	135	0755	173	0742
18	0205			95	0843	137	0606	177	0606
19	0239	61-63	0379	96	0788	138	0759	179	0742
		64	0424	97	0205				
21	0142	65	0371	98	0759	141	0640	181	0545
24	0371	66	0372	99	0608	143	0742	184	0759
25	0370	67	0375			144	0759	185	0755
26	0376	68	0205	101	0545	145	0755	188	0759
27	0424	69	0376	103	0742	147	0611		
28	0376			104	0759	148	0759	191	0545
29	0535	71-73	0379	105	0755	149	0742	193	0742
		74	0512	107	0742			194	0759
31-33	0379	75	0788	108	0759	151	0545	195	0755
34	0140	76	0759	109	0742	153	0742	197	0742
35	0384	77	0205			154	0759	198	0759
36	0371	78	0282	111	0545	155	0755	199	0742
37	0141	79	0140	114	0759	158	0759		
38	0140			115	0755	159	0742		
39	0512	81	0788	118	0759				
		82	0759			161	0545		
41-43	0379	84	0759	121	0545				
44	0140	85	0371	123	0742	164	0759		
45	0495	86,87	0843	127	0606	165	0755		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE



I/O DETAILED DIAGRAM SET

DD-607

MAGNETIC TAPE (9 TRACK) CONTROLLER PCA

30215-60001

SERIES 1250


1305


SIGNAL INDEX

P1		P2		P3		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	IODPRTY	1	SINGLE TRK ERROR	1		1	CLR
2	+5V	2	COM	2	IOD PE	2	CS0	2	ROM 04	2	
3	+5V	3	SR CLOCK	3	COM	3	CS1	3	ROM 05	3	
4	+5V	4	COM	4	IOCMD 00	4	CS2	4	ROM 06	4	
5	PF WARN	5	DEV END	5	IOCMD 02	5	CS3	5	ROM 07	5	ROR 09
6	ENTIMER	6	COM	6	IOCMD 01	6	EOB	6	ROM 08	6	UP STB
7	(SPARE)	7	ACK SR	7	COM	7		7	ROM 09	7	INPSTB
8	(SPARE)	8	COM	8	DEVNO 00	8		8	ROM 10	8	RD CLK
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	RDP	9	ROM 11	9	LOW STB
10	COM	10	COM	10	COM	10	WDP	10	ROM 12	10	DATA FF
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	WR STAT	11	ROM 13	11	OUT-XFER
12	COM	12	SIO ENABLE	12	DEVNO 03	12	800/1600	12	ROM 14	12	IN-XFER
13	MCUCLKS	13	EOT	13	COM	13	PNT	13	ROM 15	13	INTER
14	COM	14	JMP MET	14	DEVNO 04	14	RDY	14	ROM 16	14	ROR 08
15	COM	15	COM	15	DEVNO 05	15	FILE PROT	15	ROM 17	15	CMO ENB
16	COM	16	TOGGLE INXFER	16	COM	16	EOT	16	ROM 18	16	ROR 11
17	-5V	17	TOGGLE SR	17	DEVNO 06	17	FWD	17	ROM 19	17	ROR 07
18	-5V	18	TOGGLE SR	18	DEVNO 07	18	REV	18	ROM 20	18	
19	COM	19	TOGGLE	19	COM	19	WRITE	19	ROM 21	19	ROR 10
20	COM	20	OUTXFER	20	IOD 00	20	OFF-LINE	20	ROM 22	20	READY
21	+15V	21	TOGGLE	21	IOD 01	21	REWIND	21	ROM 23	21	TAPE ERR
22	+15V	22	SIO OK	22	COM	22	WRRST	22	ROM 24	22	R/W PARITY
23	+15V	23	COM	23	IOD 02	23		23	ROM 25	23	EOB
24	+15V	24	XFER ERROR	24	IOD 03	24		24	ROM 26	24	800/1600BPI
25	-15V	25	REQ	25	COM	25		25	ROM 27	25	WRITE STATUS
26	-15V	26	COM	26	IOD 04	26		26	ROM 28	26	FLG 2
27	-15V	27	SR 15	27	IOD 05	27		27	ROM 29	27	BOT
28	-15V	28	SR 14	28	COM	28	ID BURST	28	ROM 30	28	FLG 0
29	COM	29	SR 13	29	IOD 06	29	WRCLK	29	ROM 31	29	FLG 1
30	COM	30	SR 12	30	IOD 07	30	TAPE ERROR	30	ROM 32	30	M12
31	-20V	31	SR 11	31	COM	31	TAPE MARK	31	ROM 33	31	M13
32	-20V	32	SR 10	32	IOD 08	32	WRITE DATA 0	32	ROM 34	32	M11
33	-20V	33	COM	33	IOD 09	33	WRITE DATA 1	33	ROM 35	33	M14
34	-20V	34	SR 9	34	COM	34	WRITE DATA 6	34	ROM 36	34	M10
35	+20V	35	SR 8	35	IOD 10	35	WRITE DATA 7	35	ROM 37	35	M15
36	+20V	36	SR 7	36	IOD 11	36	WRITE DATA 4	36	ROM 38	36	M09
37	+20V	37	SR 6	37	COM	37	WRITE DATA 5	37	ROM 39	37	M08
38	+20V	38	SR 5	38	IOD 12	38	WRITE DATA 5	38	ROM 40	38	M03
39	+20V	39	SR 4	39	IOD 13	39	WRITE DATA 2	39	ROM 41	39	M04
40	+20V	40	SR 3	40	COM	40	WRITE DATA 3	40	ROM 42	40	M02
41	HSREQ	41	SR 2	41	IOD 14	41	READ DATA 6	41	ROM 43	41	M05
42	COM	42	SR 1	42	IOD 15	42	READ DATA 7	42	ROM 44	42	M01
43	COM	43	SR 0	43	COM	43	READ DATA 4	43	ROM 45	43	M06
44	INTPOLL OUT	44	INTREQ	44	INTREQ	44	READ DATA 5	44	ROM 46	44	M00
45	(SPARE)	45	(SPARE)	45	(SPARE)	45	READ DATA 2	45	ROM 47	45	M07
46	COM	46	COM	46	COM	46	READ DATA 3	46	ROM 48	46	
47	COM	47	(SPARE)	47	(SPARE)	47	READ DATA 0	47	ROM 49	47	
48	INTPOLL IN	48	(SPARE)	48	(SPARE)	48	READ DATA 1	48	ROM 50	48	
49	SI	49	COM	49	COM	49		49		49	
50	COM	50	P READ STB	50	INTACK	50		50		50	
51	COM										
52	DATAPOLL OUT										
53	SO										
54	COM										
55	COM										
56	DATAPOLL IN										

I.C. INDEX

U	18XX	U	1820	U	1820	U	1820	U	1820
73	1810-0037	11	0755	45	0141	91	0755	141	0141
93	0037	12	0661	46	0424	94	0715	142	0715
122	0037	13	0756	47	0491	95	0371	143	0515
		14	0141	53	0742	96	0715	144	0756
		15	0424	54	0141	97	0759	146,147	0760
		16	0900	55	0077	114	0077	151-153	0715
42	1816-0221	17	0724	56	0374	116	0756	154	0724
51	0220	21	0742	57	0760	121	0424	155,156	0755
52	0206	22	0515	63	0372	123	0370	161,162	0715
61	0222	23	0756	64	0424	124	0424	163	0657
62	0229	24	0626	65	0141	125	0756	165	0742
71	0223	25	0844	66	0370	126	0706	166,167	0756
72	0225	26	0077	67	0761	127	0760	171-173	0715
81	0224	27	0613	74	0715	131	0141	174	0756
82	0212	31,32	0435	75	0424	132	0756	176,177	0755
92	0226	33	0756	76	0371	133	0661	181,182	0715
111	0218	34	0424	77	0424	134	0370	184,186	0742
112	0203	35	0685	83	0077	135	0742		
		36	0372	84	0715	136	0706		
		37	0141	85	0141	137	0756		
		44	0378	85	0715				
				87	0759				





3. ALL CAPACITOR VALUES ARE IN PICO FARADS
 2. NONSTANDARD POWER PINS
 1. ALL RESISTOR VALUES ARE IN OHMS 1/8W, 1% FILM
 NOTES: UNLESS OTHERWISE SPECIFIED


CHANGE	REFERENCE	REVISION	PREFIX	SHEETS AFFECTED
A	ORIG.	A-1210-22		
B	REDRAWN	NO CHANGE	ALL	
C	PPC-D	A-1240-22	ALL	
D	PPC-E	A-1241-22	ALL	
E	PPC-F	NO CHANGE	ALL	
F	22-1623	A-1250-22	1	
G	22-1695	A-1305-22	1,3	


SIGNAL INDEX

P1		P2		P3		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN SO	1	IODPRTY	1	SINGLE TRK ERROR	1		1	CLR
2	+5V	2	COM	2	IOD PE	2	CS0	2	ROM 04	2	
3	+5V	3	SR CLOCK	3	COM	3	CS1	3	ROM 05	3	
4	+5V	4	COM	4	IOCMD 00	4	CS2	4	ROM 06	4	
5	PF WARN	5	DEV END	5	IOCMD 02	5	CS3	5	ROM 07	5	ROR 09
6	ENTIMER	6	COM	6	IOCMD 01	6	EOB	6	ROM 08	6	UP STB
7	(SPARE)	7	ACK SR	7	COM	7	RDP	7	ROM 09	7	INPSTB
8	(SPARE)	8	COM	8	DEVNO 00	8	WR STAT	8	ROM 10	8	RD CLK
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	800/1600	9	ROM 11	9	LOW STB
10	COM	10	COM	10	DEVNO 02	10	PNT	10	ROM 12	10	DATA FF
11	IORESET	11	DEVNO DB	11	DEVNO 03	11	RDY	11	ROM 13	11	OUT-XFER
12	COM	12	SIO ENABLE	12	COM	12	FILE PROT	12	ROM 14	12	IN-XFER
13	MCUCLKS	13	EOT	13	DEVNO 04	13	EOT	13	ROM 15	13	INTER
14	COM	14	JMP MET	14	DEVNO 05	14	REV	14	ROM 16	14	ROR 08
15	COM	15	COM	15	COM	15	WRITE	15	ROM 17	15	CMO ENB
16	COM	16	TOGGLE	16	DEVNO 06	16	TAPE ERROR	16	ROM 18	16	ROR 11
17	-5V	17	INXFER	17	DEVNO 07	17	REWIND	17	ROM 19	17	ROR 07
18	-5V	18	TOGGLE SR	18	COM	18	WRST	18	ROM 20	18	
19	COM	19	TOGGLE	19	COM	19	ID BURST	19	ROM 21	19	ROR 10
20	COM	20	OUTXFER	20	IOD 00	20	WRCLK	20	ROM 22	20	READY
21	+15V	21	TOGGLE	21	IOD 01	21	TAPE ERROR	21	ROM 23	21	TAPE ERR
22	+15V	22	SIO OK	22	COM	22	TAPE MARK	22	ROM 24	22	R/W PARITY
23	+15V	23	COM	23	IOD 02	23	WRITE DATA 0	23	ROM 25	23	EOB
24	+15V	24	XFER ERROR	24	IOD 03	24	WRITE DATA 1	24	ROM 26	24	800/1600BPI
25	-15V	25	REQ	25	COM	25	WRITE DATA 6	25	ROM 27	25	WRITE STATUS
26	-15V	26	COM	26	IOD 04	26	WRITE DATA 7	26	ROM 28	26	FLG 2
27	-15V	27	SR 15	27	IOD 05	27	WRITE DATA 4	27	ROM 29	27	BOT
28	-15V	28	SR 14	28	COM	28	WRITE DATA 5	28	ROM 30	28	FLG 0
29	COM	29	SR 13	29	IOD 06	29	WRITE DATA 2	29	ROM 31	29	FLG 1
30	COM	30	SR 12	30	IOD 07	30	WRITE DATA 3	30	ROM 32	30	M12
31	-20V	31	SR 11	31	COM	31	READ DATA 6	31	ROM 33	31	M13
32	-20V	32	SR 10	32	IOD 08	32	READ DATA 7	32	ROM 34	32	M11
33	-20V	33	COM	33	IOD 09	33	READ DATA 4	33	ROM 35	33	M14
34	-20V	34	SR 9	34	COM	34	READ DATA 5	34	ROM 36	34	M10
35	+20V	35	SR 8	35	IOD 10	35	READ DATA 2	35	ROM 37	35	M09
36	+20V	36	SR 7	36	IOD 11	36	READ DATA 3	36	ROM 38	36	M08
37	+20V	37	SR 6	37	COM	37	READ DATA 0	37	ROM 39	37	M03
38	+20V	38	SR 5	38	IOD 12	38	READ DATA 1	38	ROM 40	38	M04
39	+20V	39	SR 4	39	IOD 13	39	READ DATA 2	39	ROM 41	39	M02
40	+20V	40	SR 3	40	COM	40	READ DATA 4	40	ROM 42	40	M05
41	HSREQ	41	SR 2	41	IOD 14	41	READ DATA 5	41	ROM 43	41	M01
42	COM	42	SR 1	42	IOD 15	42	READ DATA 0	42	ROM 44	42	M06
43	COM	43	SR 0	43	COM	43	READ DATA 1	43	ROM 45	43	M00
44	INTPOLL OUT (SPARE)	44	COM	44	(SPARE)	44	READ DATA 2	44	ROM 46	44	M07
45	COM	45	P CMD 1	45	(SPARE)	45	READ DATA 3	45	ROM 47	45	
46	COM	46	SET JMP	46	COM	46	READ DATA 4	46	ROM 48	46	
47	COM	47	P STATUS STB	47	(SPARE)	47	READ DATA 5	47	ROM 49	47	
48	INTPOLL IN	48	P CONT STB	48	COM	48	READ DATA 2	48	ROM 50	48	
49	SI	49	RD NEXT WD	49	(SPARE)	49	READ DATA 3	49		49	
50	COM	50	P WRITE STB	50	COM	50	READ DATA 0	50		50	
51	COM		SET INT		(SPARE)		READ DATA 1				
52	DATAPOLL OUT		P READ STB		INTACK						
53	SO										
54	COM										
55	COM										
56	DATAPOLL IN										

I.C. INDEX

U	18XX-	U	1820-	U	1820-	U	1820-	U	1820-
73	1810-0037	11	0755	45	0141	91	0755	141	0141
93	0637	12	0661	46	0424	94	0715	142	0715
122	0037	13	0756	47	0491	95	0371	143	0515
		14	0141	53	0742	96	0715	144	0756
		15	0424	54	0141	97	0759	146,147	0760
		16	0900	55	0077	114	0077	151-153	0715
42	0221	17	0724	56	0374	116	0756	154	0724
51	0220	21	0742	57	0760	121	0424	155,156	0755
52	0206	22	0515	63	0372	123	0370	161,162	0715
61	0222	23	0756	64	0424	124	0424	163	0657
62	0229	24	0626	65	0141	125	0756	165	0742
71	0223	25	0844	66	0370	126	0706	166,167	0756
72	0225	26	0077	67	0761	127	0760	171-173	0715
81	0224	27	0613	74	0715	131	0141	174	0756
82	0212	31,32	0435	75	0424	132	0756	176,177	0755
92	0226	33	0756	76	0371	133	0661	181,182	0715
111	0218	34	0424	77	0424	134	0370	184,186	0742
112	0203	35	0685	83	0077	135	0742		
113	0219	36	0372	84	0715	136	0706		
		37	0141	85	0141	137	0756		
		44	0378	85	0715				
				87	0759				





CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1240-22
D	PPC-E	A-1241-22
E	PPC-F	NO CHANGE
F	22-1623	A-1250-22
G	22-1695	A-1305-22


30215-60001 TITLE SHEET 2 OF 4
MAGNETIC TAPE CONTROLLER PCA (9 TRACK)
ENGINEER APPROVED DATE
HEWLETT-PACKARD CO
DATA SYSTEMS DEVELOPMENT DIVISION

SIGNAL INDEX


P1		P2		P3		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN S0	1	IODPRTY	1	SINGLE TRK ERROR	1	ROM 04	1	CLR
2	+5V	2	COM	2	IOD PE	2	CS0	2	ROM 05	2	ROR 09
3	+5V	3	SR CLOCK	3	COM	3	CS1	3	ROM 06	3	UP STB
4	+5V	4	COM	4	IOCMD 00	4	CS2	4	ROM 07	4	INPSTB
5	PF WARN	5	DEV END	5	IOCMD 02	5	CS3	5	ROM 08	5	RD CLK
6	ENTIMER	6	COM	6	IOCMD 01	6	EOB	6	ROM 09	6	LOW STB
7	(SPARE)	7	ACK SR	7	COM	7	RDP	7	ROM 10	7	DATA FF
8	(SPARE)	8	COM	8	DEVNO 00	8	WDP	8	ROM 11	8	OUT-XFER
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	WR STAT	9	ROM 12	9	IN-XFER
10	COM	10	COM	10	COM	10	800/1600	10	ROM 13	10	INTER
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	PNT	11	ROM 14	11	ROR 08
12	COM	12	SIO ENABLE	12	DEVNO 03	12	RDY	12	ROM 15	12	CMO ENB
13	MCUCLKS	13	EOT	13	COM	13	FILE PROT	13	ROM 16	13	ROR 11
14	COM	14	JMP MET	14	DEVNO 04	14	EOT	14	ROM 17	14	ROR 07
15	COM	15	COM	15	DEVNO 05	15	FWD	15	ROM 18	15	ROR 10
16	COM	16	TOGGLE	16	COM	16	REV	16	ROM 19	16	READY
17	-5V	17	INXFER	17	DEVNO 06	17	WRITE	17	ROM 20	17	TAPE ERR
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	OFF-LINE	18	ROM 21	18	TAPE PARITY
19	COM	18	TOGGLE	19	COM	19	REWIND	19	ROM 22	19	EOB
20	COM	19	OUTXFER	20	IOD 00	20	WRRST	20	ROM 23	20	800/1600BPI
21	+15V	20	TOGGLE SIO OK	21	IOD 01	21	WRITE STATUS	21	ROM 24	21	FLG 2
22	+15V	21	COM	22	IOD 02	22	FLG 0	22	ROM 25	22	FLG 1
23	+15V	22	XFER ERROR	23	IOD 03	23	M12	23	ROM 26	23	M13
24	+15V	21	REQ	24	IOD 04	24	M11	24	ROM 27	24	M14
25	-15V	22	COM	25	IOD 05	25	M10	25	ROM 28	25	M15
26	-15V	23	COM	26	IOD 06	26	M09	26	ROM 29	26	M08
27	-15V	24	SR 15	27	IOD 07	27	M03	27	ROM 30	27	M04
28	-15V	25	SR 14	28	COM	28	M02	28	ROM 31	28	M05
29	COM	26	SR 13	29	IOD 08	29	M01	29	ROM 32	29	M06
30	COM	27	SR 12	30	IOD 09	30	M00	30	ROM 33	30	M07
31	-20V	28	SR 11	31	COM	31	A11	31	ROM 34	31	
32	-20V	29	SR 10	32	IOD 10	32		32	ROM 35	32	
33	-20V	30	SR 9	33	IOD 11	33		33	ROM 36	33	
34	-20V	31	SR 8	34	IOD 12	34		34	ROM 37	34	
35	+20V	32	SR 7	35	IOD 13	35		35	ROM 38	35	
36	+20V	33	SR 6	36	COM	36		36	ROM 39	36	
37	+20V	34	SR 5	37	IOD 14	37		37	ROM 40	37	
38	+20V	35	SR 4	38	IOD 15	38		38	ROM 41	38	
39	+20V	36	SR 3	39	COM	39		39	ROM 42	39	
40	+20V	37	SR 2	40	IOD 16	40		40	ROM 43	40	
41	HSREQ	38	SR 1	41	COM	41		41	ROM 44	41	
42	COM	39	SR 0	42	INTREQ	42		42	ROM 45	42	
43	COM	40	SR 0	43	(SPARE)	43		43	ROM 46	43	
44	INTPOLL OUT	41	COM	44	(SPARE)	44		44	ROM 47	44	
45	(SPARE)	42	P CMD 1	45	COM	45		45	ROM 48	45	
46	COM	43	SET JMP	46	(SPARE)	46		46	ROM 49	46	
47	COM	44	P STATUS STB	47	(SPARE)	47		47	ROM 50	47	
48	INTPOLL IN	45	P CONT STB	48	COM	48		48		48	
49	SI	46	RD NEXT WD	49	(SPARE)	49		49		49	
50	COM	47	P WRITE STB	50	COM	50		50		50	
51	COM	48	SET INT		INTACK						
52	DATAPOLL OUT	49	P READ STB								
53	S0										
54	COM										
55	COM										
56	DATAPOLL IN										

I.C. INDEX

U	18XX-	U	1820-	U	1820-	U	1820-	U	1820-
73	1810-0037	11	0755	45	0141	91	0755	141	0141
93	0037	12	0661	46	0424	94	0715	142	0715
122	0037	13	0756	47	0491	95	0371	143	0515
		14	0141	53	0742	96	0715	144	0756
		15	0424	54	0141	97	0759	146,147	0760
		16	0900	55	0077	114	0077	151-153	0715
42	1816-0221	17	0724	56	0374	116	0756	154	0724
51	0220	21	0742	57	0760	121	0424	155,156	0755
52	0206	22	0515	63	0372	123	0370	161,162	0715
61	0222	23	0756	64	0424	124	0424	163	0657
62	0229	24	0626	65	0141	125	0756	165	0742
71	0223	25	0844	66	0370	126	0706	166,167	0756
72	0225	26	0077	67	0761	127	0760	171-173	0715
81	0224	27	0613	74	0715	131	0141	174	0756
82	0212	31,32	0435	75	0424	132	0756	176,177	0755
92	0226	33	0756	76	0371	133	0661	181,182	0715
111	0218	34	0424	77	0424	134	0370	184,186	0742
112	0203	35	0685	83	0077	135	0742		
		36	0372	84	0715	136	0706		
		37	0141	85	0141	137	0756		
		44	0378	85	0715				
				87	0759				



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC - D	A-1240-22
D	PPC - E	A-1241-22
E	PPC - F	NO CHANGE
F	22-1623	A-1250-22
G	22-1695	A-1305-22




SIGNAL INDEX


P1		P2		P3		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	CHAN S0	1	IODPRTY	1	—	1	—	1	—
2	+5V	2	COM	2	IOD PE	2	SINGLE TRK ERROR	2	ROM 04	2	CLR
3	+5V	3	SR CLOCK	3	COM	3	CS0	3	ROM 05	3	—
4	+5V	4	COM	4	IOCMD 00	4	CS1	4	ROM 06	4	—
5	PF WARN	5	DEV END	5	IOCMD 02	5	CS2	5	ROM 07	5	ROR 09
6	ENTIMER	6	COM	6	IOCMD 01	6	CS3	6	ROM 08	6	UP STB
7	(SPARE)	7	ACK SR	7	COM	7	EOB	7	ROM 09	7	INPSTB
8	(SPARE)	8	COM	8	DEVNO 00	8	—	8	ROM 10	8	RD CLK
9	PWR ON	9	CHAN ACK	9	DEVNO 01	9	RDP	9	ROM 11	9	LOW STB
10	COM	10	COM	10	COM	10	WDP	10	ROM 12	10	DATA FF
11	IORESET	11	DEVNO DB	11	DEVNO 02	11	WR STAT	11	ROM 13	11	OUT-XFER
12	COM	12	SIO ENABLE	12	DEVNO 03	12	800/1600	12	ROM 14	12	IN-XFER
13	MCUCLKS	13	EOT	13	COM	13	PNT	13	ROM 15	13	INTER
14	COM	14	JMP MET	14	DEVNO 04	14	RDY	14	ROM 16	14	ROR 08
15	COM	15	COM	15	DEVNO 05	15	FILE PROT	15	ROM 17	15	CMO ENB
16	COM	16	TOGGLE	16	COM	16	EOT	16	ROM 18	16	ROR 11
17	-5V	17	INXFER	17	DEVNO 06	17	FWD	17	ROM 19	17	ROR 07
18	-5V	17	TOGGLE SR	18	DEVNO 07	18	REV	18	ROM 20	18	—
19	COM	18	TOGGLE	19	COM	19	WRITE	19	ROM 21	19	ROR 10
20	COM	19	OUTXFER	20	IOD 00	20	OFF-LINE	20	ROM 22	20	READY
21	+15V	20	TOGGLE	21	IOD 01	21	REWIND	21	ROM 23	21	TAPE ERR
22	+15V	21	SIO OK	22	COM	22	WRRST	22	ROM 24	22	R/W PARITY
23	+15V	20	COM	23	IOD 02	23	—	23	ROM 25	23	EOB
24	+15V	21	XFER ERROR	24	IOD 03	24	—	24	ROM 26	24	800/1600BPI
25	-15V	22	REQ	25	COM	25	—	25	ROM 27	25	WRITE STATUS
26	-15V	23	COM	26	IOD 04	26	—	26	ROM 28	26	FLG 2
27	-15V	24	SR 15	27	IOD 05	27	—	27	ROM 29	27	BOT
28	-15V	25	SR 14	28	COM	28	—	28	ROM 30	28	FLG 0
29	COM	26	SR 13	29	IOD 06	29	ID BURST	29	ROM 31	29	FLG 1
30	COM	27	SR 12	30	IOD 07	30	WRCLK	30	ROM 32	30	M12
31	-20V	28	SR 11	31	COM	31	TAPE ERROR	31	ROM 33	31	—
32	-20V	29	SR 10	32	IOD 08	32	TAPE MARK	32	ROM 34	32	M13
33	-20V	30	COM	33	IOD 09	33	—	33	ROM 35	33	M11
34	-20V	31	SR 9	34	COM	34	WRITE DATA 0	34	ROM 36	34	M14
35	+20V	32	SR 8	35	IOD 10	35	WRITE DATA 1	35	ROM 37	35	M10
36	+20V	33	SR 7	36	IOD 11	36	WRITE DATA 6	36	ROM 38	36	M15
37	+20V	34	SR 6	37	COM	37	WRITE DATA 7	37	ROM 39	37	M09
38	+20V	35	SR 5	38	IOD 12	38	WRITE DATA 7	38	ROM 40	38	M08
39	+20V	36	COM	39	IOD 13	39	WRITE DATA 4	39	ROM 41	39	M03
40	+20V	37	SR 4	40	COM	40	WRITE DATA 5	40	ROM 42	40	M04
41	HSREQ	38	SR 3	41	IOD 14	41	WRITE DATA 2	41	ROM 43	41	M02
42	COM	39	SR 2	42	IOD 15	42	WRITE DATA 3	42	ROM 44	42	M05
43	COM	40	SR 1	43	COM	43	READ DATA 6	43	ROM 45	43	M01
44	INTPOLL OUT	41	SR 0	44	INTREQ	44	READ DATA 7	44	ROM 46	44	M06
45	(SPARE)	42	COM	45	(SPARE)	45	READ DATA 4	45	ROM 47	45	M00
46	COM	43	P CMD 1	46	COM	46	READ DATA 5	46	ROM 48	46	M07
47	COM	44	SET JMP	47	(SPARE)	47	READ DATA 2	47	ROM 49	47	—
48	INTPOLL IN	45	P STATUS STB	48	(SPARE)	48	READ DATA 3	48	ROM 50	48	—
49	SI	46	P CONT STB	49	COM	49	READ DATA 0	49	—	49	—
50	COM	47	RD NEXT WD	50	INTACK	50	READ DATA 1	50	—	50	—
51	COM	48	P WRITE STB	—	—	—	—	—	—	—	—
52	DATAPOLL OUT	49	SET INT	—	—	—	—	—	—	—	—
53	S0	50	P READ STB	—	—	—	—	—	—	—	—
54	COM	—	—	—	—	—	—	—	—	—	—
55	COM	—	—	—	—	—	—	—	—	—	—
56	DATAPOLL IN	—	—	—	—	—	—	—	—	—	—

I.C. INDEX

U	18XX-	U	1820-	U	1820-	U	1820-	U	1820-
73	1810-0037	11	0755	45	0141	91	0755	141	0141
93	0037	12	0661	46	0424	94	0715	142	0715
122	0037	13	0756	47	0491	95	0371	143	0515
		14	0141	53	0742	96	0715	144	0756
		15	0424	54	0141	97	0759	146,147	0760
		16	0900	55	0077	114	0077	151-153	0715
42	0221	17	0724	56	0374	116	0756	154	0724
51	0220	21	0742	57	0760	121	0424	155,156	0755
52	0206	22	0515	63	0372	123	0370	161,162	0715
61	0222	23	0756	64	0424	124	0424	163	0657
62	0229	24	0626	65	0141	125	0756	165	0742
71	0223	25	0844	66	0370	126	0706	166,167	0756
72	0225	26	0077	67	0761	127	0760	171-173	0715
81	0224	27	0613	74	0715	131	0141	174	0756
82	0212	31,32	0435	75	0424	132	0756	176,177	0755
92	0226	33	0756	76	0371	133	0661	181,182	0715
111	0218	34	0424	77	0424	134	0370	184,186	0742
112	0203	35	0685	83	0077	135	0742	—	—
113	0219	36	0372	84	0715	136	0706	—	—
		37	0141	85	0141	137	0756	—	—
		44	0378	85	0715	—	—	—	—



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	A-1240-22
D	PPC-E	A-1241-22
E	PPC-F	NO CHANGE
F	22-1623	A-1250-22
G	22-1695	A-1305-22



I/O DETAILED DIAGRAM SET

DD-608

MAGNETIC TAPE CONTROLLER PROCESSOR PCA

30215-60002


SERIES 1210

SIGNAL INDEX


P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4		4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6	ROM 6	6	ROR 9
7		7	CK CTL	7	ROM 7	7	UPPER OUTPUT STROBE
8		8		8		8	
9		9	ERA 7	9	ROM 7	9	INPUT STROBE
10		10		10		9	FLAG 10
11		11	LD ERA	11	ROM 8	10	LOWER OUTPUT STROBE
12		12	ERA 11	12	ROM 9	11	FLAG 14
13		13	ERA 3	13	ROM 9	12	FLAG 12
14		14	ERA 2	14	ROM 10	13	FLAG 16
15	COM	15	ERA 10	15	ROM 10	14	FLAG 15
16	COM	16	ERA 6	16	ROM 11	15	ROR 8
17		17	AT ₀	17	ROM 11	16	FLAG 17
18		18	CTL 1	18	ROM 12	17	ROR 11
19	COM	19	AT ₃	19	ROM 12	18	ROR 7
20	COM	20	AT ₁	20	ROM 13	19	WORD TYPE ONE
21		21	AT ₂	21	ROM 13	20	ROR 10
22		22		22	ROM 14	21	FLAG 13
23		23	CTL 2	23	ROM 14	22	FLAG 11
24		24	UB	24	ROM 15	23	FLAG 6
25		25	AM	25	ROM 16	24	FLAG 7
26		26	LB	26	ROM 17	25	FLAG 4
27		27	AS 2	27	ROM 18	26	FLAG 5
28		28	AS 3	28	ROM 2	27	FLAG 2
29	COM	29	AS 1	29	ROM 17	28	FLAG 3
30	COM	30	AS 0	30	ROM 1	29	FLAG 0
31		31	V	31	ROM 18	30	FLAG 1
32		32	W	32	ROM 2	31	M12
33		33	T	33	ROM 19	32	EXT SEL
34		34	U	34	ROM 3	33	M13
35		35	ERA 1	35		34	M11
36		36		36		35	M14
37		37	ERA 5	37	RAR 0	36	M10
38		38	ERA 9	38	RAR 1	37	M15
39		39	ERA 5	39	RAR 2	38	M9
40		40	ERA 0	40	RAR 3	39	T ₁
41		41	ERA 8	41	RAR 4	40	M8
42		42		42	RAR 5	41	M3
43		43		43	RAR 6	42	M4
44		44		44	RAR 7	43	M2
45		45	Z	45	RAR 8	44	M5
46		46	LDRG	46	RAR 9	45	M1
47		47	X	47	RAR 10	46	M6
48		48	Y	48	RAR 11	47	M0
49		49	COM	49	COM	48	M7
50		50	COM	50	COM	49	COM
51						50	COM
52							
53							
54							
55							
56							

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0377	36	0371	68	0205	91-93	0788	121	0545	151	0545	181	0545
14	0788	37	0140	69	0376	94	0759	123	0742	153	0742	184	0759
15	0424	38	0140			95	0843	127	0606	154	0759	185	0755
16	0535	39	0512	71-73		96	0788	129	0742	155	0755	188	0759
17	0512			74		97	0205			158	0759		
18	0205	41-43	0379	75	0788	98	0759	131	0205	159	0742	191	0545
19	0239	44	0140	76	0759	99	0608	134	0759			193	0742
		45	0495	77	0205			135	0755	161	0545	194	0759
21	0142	47	0495	78	0282	101	0545	137	0606	164	0759	195	0755
24	0371	48	0372	79	0140	103	0742	138	0759	167	0606	197	0742
25	0370	49	0377			104	0759			168	0759	198	0759
26	0376			81	0788	105	0755	141	0640	171	0374	199	0742
27	0424	59	0371	82	0759	107	0742	143	0742	173	0742		
28	0376			84	0759	108	0759	144	0759	177	0606		
29	0535	61-63	0379	85	0371	109	0742	145	0755	179	0742		
		64	0424	86,87	0843			147	0611				
31-33	0379	65	0371	88	0205	111	0545	148	0759				
34	0140	66	0372	89	0372	114	0759	149	0742				
35	0384	67	0375			115	0755						
						118	0759						



CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	ERRATA	NO CHANGE	1,2,3,4




- NOTES:
- ALL LOGIC IS POSITIVE TRUE
 - UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1K
 - CRYSTAL FREQUENCY MAY VARY WITH DIFFERENT SUBSYSTEMS


SIGNAL INDEX

P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4		4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6		6	ROR 9
7		7	CK CTL	7	ROM 6	7	UPPER OUTPUT STROBE
8		8		8		8	INPUT STROBE
9		9	ERA 7	9	ROM 7	9	FLAG 10
10		10		10		10	LOWER OUTPUT STROBE
11		11	LD ERA	11	ROM 8	11	FLAG 14
12		12	ERA 11	12		12	FLAG 12
13		13	ERA 3	13	ROM 9	13	FLAG 16
14		14	ERA 2	14		14	FLAG 15
15	COM	15	ERA 10	15	ROM 10	15	ROR 8
16	COM	16	ERA 6	16		16	FLAG 17
17		17	AT ₀	17	ROM 11	17	ROR 11
18		18	CTL 1	18		18	ROR 7
19	COM	19	AT ₃	19	ROM 12	19	WORD TYPE ONE
20	COM	20	AT ₁	20	ROM 13	20	ROR 10
21		21	AT ₂	21		21	FLAG 13
22		22		22	ROM 14	22	FLAG 11
23		23	CTL 2	23		23	FLAG 6
24		24	UB	24	ROM 15	24	FLAG 7
25		25	AM	25		25	FLAG 4
26		26	LB	26	ROM 16	26	FLAG 5
27		27	AS 2	27	ROM 0	27	FLAG 2
28		28	AS 3	28	ROM 1	28	FLAG 3
29	COM	29	AS 1	29	ROM 18	29	FLAG 0
30	COM	30	AS 0	30	ROM 2	30	FLAG 1
31		31	V	31	ROM 19	31	M12
32		32	W	32	ROM 2	32	EXT SEL
33		33	T	33	ROM 3	33	M13
34		34	U	34		34	M11
35		35	ERA 1	35		35	M14
36		36		36	RAR 0	36	M10
37		37	ERA 5	37	RAR 1	37	M15
38		38	ERA 9	38	RAR 2	38	M9
39		39	ERA 5	39	RAR 3	39	T ₁
40		40	ERA 0	40	RAR 4	40	M8
41		41	ERA 8	41	RAR 5	41	M3
42		42		42	RAR 6	42	M4
43		43		43	RAR 7	43	M2
44		44	Z	44	RAR 8	44	M5
45		45	LDRG	45	RAR 9	45	M1
46		46	X	46	RAR 10	46	M6
47		47	Y	47	RAR 11	47	M0
48		48		48	COM	48	M7
49		49	COM	49	COM	49	
50		50	COM	50	COM	50	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1802-
11	0377	36	0371	68	0205	91-93	0788	121	0545	151	0545	181	0545
14	0788	37	0140	69	0376	94	0759	123	0742	153	0742	184	0759
15	0424	38	0140			95	0843	127	0606	154	0759	185	0755
16	0535	39	0512	71-73	0379	96	0788	129	0742	155	0755	188	0759
17	0512			74	0512	97	0205			158	0759		
18	0205	41-43	0379	75	0788	98	0759	131	0205	159	0742	191	0545
19	0239	44	0140	76	0759	99	0608	134	0759			193	0742
		45	0495	77	0205			135	0755	161	0545	194	0759
21	0142	47	0495	78	0282	101	0545	137	0606			195	0755
24	0371	48	0372	79	0140	103	0742	138	0759	164	0759	197	0742
25	0370	49	0377			104	0759			165	0755	198	0759
26	0376			81	0788	105	0755	141	0640	167	0606	199	0742
27	0424	59	0371	82	0759	107	0742	143	0742	168	0759		
28	0376			84	0759	108	0759	144	0759				
29	0535	61-63	0379	85	0371	109	0742	145	0755	171	0374		
		64	0424	86,87	0843			147	0611	173	0742		
31-33	0379	65	0371	88	0205	111	0545	148	0759	177	0606		
34	0140	66	0372	89	0372	114	0759	149	0742	179	0742		
35	0384	67	0375			115	0755						
						118	0759						





CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE

30215-60002	TITLE	SHEET 2 OF 4
MAGNETIC TAPE CONTROLLER PROCESSOR PCA		
ENGINEER	APPROVED	DATE
HWLETT, PA. KAHN, JR. PCA SYSTEMS DIV., MINN. DIVISION		

- Y (D31)
- Z (E31)
- V (H21)
- X (D31)
- U (H21)
- W (H21)
- T (H21)

- J1-48 Y
- J1-45 Z
- J1-31 V
- J1-47 X
- J1-34 U
- J1-32 W
- J1-33 T


- J3-8 INPUT STROBE (I9)
- J1-46 LDRG
- J3-7 UPPER OUTPUT STROBE (U08)
- UB (E30) (F31)
- J1-24 UB
- UB (G31) (D21)
- J3-10 LOWER OUTPUT STROBE (L08)
- LB (D30) (D31)
- J1-26 LB
- LB (D21) (B31)
- J1-23 CTL2
- J1-18 CTL1
- J1-19 AT₃
- J3-4 T₃
- J1-21 AT₂
- J3-5 T₂
- J1-20 AT₁
- J3-39 T₁
- J1-17 AT₀
- J3-3 T₀
- J1-5 ALT CK
- J1-7 CKCTL
- J1-3 CLRST


SIGNAL INDEX

P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4		4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6	ROM 6	6	ROR 9
7		7	CK CTL	7	ROM 7	7	UPPER OUTPUT STROBE
8		8		8	ROM 8	8	INPUT STROBE
9		9	ERA 7	9	ROM 9	9	FLAG 10
10		10		10	ROM 10	10	LOWER OUTPUT STROBE
11		11	LD ERA	11	ROM 11	11	FLAG 14
12		12	ERA 11	12	ROM 12	12	FLAG 12
13		13	ERA 3	13	ROM 13	13	FLAG 16
14		14	ERA 2	14	ROM 14	14	FLAG 15
15	COM	15	ERA 10	15	ROM 15	15	ROR 8
16	COM	16	ERA 6	16	ROM 16	16	FLAG 17
17		17	AT ₀	17	ROM 17	17	ROR 11
18		18	CTL 1	18	ROM 18	18	ROR 7
19	COM	19	AT ₃	19	ROM 19	19	WORD TYPE ONE
20	COM	20	AT ₁	20	ROM 20	20	ROR 10
21		21	AT ₂	21	ROM 21	21	FLAG 13
22		22		22	ROM 22	22	FLAG 11
23		23	CTL 2	23	ROM 23	23	FLAG 6
24		24	UB	24	ROM 24	24	FLAG 7
25		25	AM	25	ROM 25	25	FLAG 4
26		26	LB	26	ROM 26	26	FLAG 5
27		27	AS 2	27	ROM 27	27	FLAG 2
28		28	AS 3	28	ROM 28	28	FLAG 3
29		29	AS 1	29	ROM 29	29	FLAG 0
30	COM	30	AS 0	30	ROM 30	30	FLAG 1
31		31	V	31	ROM 31	31	M12
32		32	W	32	ROM 32	32	EXT SEL
33		33	T	33	ROM 33	33	M13
34		34	U	34	ROM 34	34	M11
35		35	ERA 1	35		35	M14
36		36		36		36	M10
37		37	ERA 5	37	RAR 0	37	M15
38		38	ERA 9	38	RAR 1	38	M9
39		39	ERA 5	39	RAR 2	39	T1
40		40	ERA 0	40	RAR 3	40	M8
41		41	ERA 8	41	RAR 4	41	M3
42		42		42	RAR 5	42	M4
43		43		43	RAR 6	43	M2
44		44		44	RAR 7	44	M5
45		45	Z	45	RAR 8	45	M1
46		46	LDRG	46	RAR 9	46	M6
47		47	X	47	RAR 10	47	M0
48		48	Y	48	RAR 11	48	M7
49		49	COM	49	COM	49	COM
50		50	COM	50	COM	50	COM

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-
11	0377	36	0371	68	0205	91-93	0788	121	0545	151	0545	181	0545
14	0788	37	0140	69	0376	94	0759	123	0742	153	0742	184	0759
15	0424	38	0140			95	0843	127	0606	154	0759	185	0755
16	0535	39	0512	71-73	0379	96	0788	129	0742	155	0755	188	0759
17	0512			74	0512	97	0205			158	0759		
18	0205	41-43	0379	75	0788	98	0759	131	0205	159	0742	191	0545
19	0239	44	0140	76	0759	99	0608	134	0759			193	0742
		45	0495	77	0205			135	0755	161	0545	194	0759
21	0142	47	0495	78	0282	101	0545	137	0606	164	0759	195	0755
24	0371	48	0372	79	0140	103	0742	138	0759	165	0755	197	0742
25	0370	49	0377			104	0759			167	0606	198	0759
26	0376			81	0788	105	0755	141	0640	168	0759	199	0742
27	0424	59	0371	82	0759	107	0742	143	0742				
28	0376			84	0759	108	0759	144	0759				
29	0535	61-63	0379	85	0371	109	0742	145	0755	171	0374		
		64	0424	86,87	0843			147	0611	173	0742		
31-33	0379	65	0371	88	0205	111	0545	148	0759	177	0606		
34	0140	66	0372	89	0372	114	0759	149	0742	179	0742		
35	0384	67	0375			115	0755						
						118	0759						





CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE

ROTATE/SHIFT LOGIC

LOWER BYTE MIO BUS

UPPER BYTE MIO BUS

UB (E20)


M7 (D21)(H31)
M6 (D21)(H31)
M5 (D21)(H31)
M4 (E21)(H31)
M3 (E21)(H31)
M2 (E21)(H31)
M1 (E21)(H31)
M0 (F21)(H31)

SIGNAL INDEX


P1		J1		J2		J3	
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	+5V	1	COM	1	COM	1	COM
2	+5V	2	COM	2	COM	2	CLEAR
3	+5V	3	CLK RST	3	ROM 4	3	T ₀
4	+5V	4		4		4	T ₃
5		5	ALT CK	5	ROM 5	5	T ₂
6		6	DISP	6		6	ROR 9
7		7	CK CTL	7	ROM 6	7	UPPER OUTPUT STROBE
8		8		8		8	
9		9	ERA 7	9	ROM 7	8	INPUT STROBE
10		10		10		9	FLAG 10
11		11	LD ERA	11	ROM 8	10	LOWER OUTPUT STROBE
12		12	ERA 11	12		11	FLAG 14
13		13	ERA 3	13	ROM 9	12	FLAG 12
14		14	ERA 2	14		13	FLAG 16
15	COM	15	ERA 10	15	ROM 10	14	FLAG 15
16	COM	16	ERA 6	16		15	ROR 8
17		17	AT ₀	17	ROM 11	16	FLAG 17
18		18	CTL 1	18		17	ROR 11
19	COM	19	AT ₃	19	ROM 12	18	ROR 7
20	COM	20	AT ₁	20		19	WORD TYPE ONE
21		21	AT ₂	21	ROM 13	20	ROR 10
22		22		22		21	FLAG 13
23		23	CTL 2	23	ROM 14	22	FLAG 11
24		24	UB	24		23	FLAG 6
25		25	AM	25	ROM 15	24	FLAG 7
26		26	LB	26		25	FLAG 4
27		27	AS 2	27	ROM 16	26	FLAG 5
28		28	AS 3	28	ROM 0	27	FLAG 2
29	COM	29	AS 1	29	ROM 17	28	FLAG 3
30	COM	30	AS 0	30	ROM 1	29	FLAG 0
31		31	V	31	ROM 18	30	FLAG 1
32		32	W	32	ROM 2	31	M12
33		33	T	33	ROM 19	32	EXT SEL
34		34	U	34	ROM 3	33	M13
35		35	ERA 1	35		34	M11
36		36		36		35	M14
37		37	ERA 5	37	RAR 0	36	M10
38		38	ERA 9	38	RAR 1	37	M15
39		39	ERA 5	39	RAR 2	38	M9
40		40	ERA 0	40	RAR 3	39	T ₁
41		41	ERA 8	41	RAR 4	40	M8
42		42		42	RAR 5	41	M3
43		43		43	RAR 6	42	M4
44		44		44	RAR 7	43	M2
45		45	Z	45	RAR 8	44	M5
46		46	LDRG	46	RAR 9	45	M1
47		47	X	47	RAR 10	46	M6
48		48	Y	48	RAR 11	47	M0
49		49	COM	49	COM	48	M7
50		50	COM	50	COM	49	COM
51						50	COM
52							
53							
54							
55							
56							

I.C. INDEX

U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1820-	U	1802-
11	0377	36	0371	68	0205	91-93	0788	121	0545	151	0545	181	0545
14	0788	37	0140	69	0376	94	0759	123	0742	153	0742	184	0759
15	0424	38	0140			95	0843	127	0606	154	0759	185	0755
16	0535	39	0512	71-73	0379	96	0788	129	0742	155	0755	188	0759
17	0512			74	0512	97	0205			158	0759		
18	0205	41-43	0379	75	0788	98	0759	131	0205	159	0742	191	0545
19	0239	44	0140	76	0759	99	0608	134	0759	161	0545	193	0742
		45	0495	77	0205			135	0755	161	0545	194	0759
21	0142	47	0495	78	0282	101	0545	137	0606	164	0759	195	0755
24	0371	48	0372	79	0140	103	0742	138	0759	164	0759	197	0742
25	0370	49	0377			104	0759			165	0755	198	0759
26	0376			81	0788	105	0755	141	0640	167	0606	199	0742
27	0424	59	0371	82	0759	107	0742	143	0742	168	0759		
28	0376			84	0759	108	0759	144	0759				
29	0535	61-63	0379	85	0371	109	0742	145	0755	171	0374		
		64	0424	86,87	0843			147	0611	173	0742		
31-33	0379	65	0371	88	0205	111	0545	148	0759	177	0606		
34	0140	66	0372	89	0372	114	0759	149	0742	179	0742		
35	0384	67	0375			115	0755						
						118	0759						





CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	ERRATA	NO CHANGE




**HP 30310A POWER SUPPLY
DETAILED DIAGRAM SET
DD-700**

ASSEMBLY	SERIES	SHEET
30310-60001	1209	1
30310-60002	1210	2
30310-60003	1210	3
30310-60004	1303	4
30310-60005	1303	5
30310-60006	1303	6
30310-60007	1210	7
30310-60008	1303	8
30310-60009	1210	8
30310-60010	1210	9
30310-60011	1210	10
30000-93088	—	11
OVERALL	—	12




NOTE: RESISTANCE VALUES ARE IN OHMS

30310-60001		TITLE	SHEET 1 OF 1
TEST POINT BOARD			
A12A1			
ENGINEER	APPROVED	DATE	
HEWLETT-PACKARD CO.			
DATA SYSTEMS DEVELOPMENT DIVISION			




CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE




- 3. ▽ DENOTES SIGNAL COMMON
 - 2. CAPACITANCE VALUES ARE IN MICROFARADS
 - 1. RESISTANCE VALUES ARE IN OHMS
- NOTES: UNLESS OTHERWISE SPECIFIED


+8.8V
+0.8V
WAVEFORM AT E2



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE




4. U1, U2, U3, U4-PIN 7, PIN 14 +5V BIAS
 3. ▽ DENOTES SIGNAL COMMON
 2. DENOTES +22 VDC (UNREGULATED) COMMON ▽
 1. RESISTANCE VALUES ARE IN OHMS AND CAPACITANCE VALUES ARE IN MICROFARADS
- NOTES: UNLESS OTHERWISE SPECIFIED




2208-32


CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-B	B-1230-22
D	PPC-C	B-1232-22
E	PPC-I	NO CHANGE
F	22-1655	B-1303-22



NOTES:
 2. DENOTES ± 20V OUTPUT COMMON
 1. DENOTES SIGNAL COMMON




CHANGE	REFERENCE	REVISION/PREVIEW
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-L	B-1232-22
D	22-1655	B-1303-22
E	22-1696	C-1303-22




1. ALL RESISTORS 1/4 WATT, 1%
 NOTES: UNLESS OTHERWISE SPECIFIED

3030-60005	TITLE	Sheet 1 of 1
CURRENT LIMIT PCA (A4)		
ENGINEER	APPROVED	DATE
HEWLETT-PACKARD CO. DATA SYSTEMS DEVELOPMENT DIVISION		




CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	22-1571	A-1244-22
D	22-1655	A-1303-22
E	22-1696	B-1303-22




3. CR35 IS A STABISTOR, HP PART NO. 1901-0460.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 1. ALL RESISTANCE VALUES ARE IN OHMS.
 NOTE: UNLESS OTHERWISE SPECIFIED


1	Q1, Q2, Q3, Q4
3	C1, C2, C3, C4
4	T1, T2
5	R1
6	CR1, CR2
7	R2, R4
8	C7
9	Q5
11	R3
12	CR12 THRU CR19
13	F1, F2
14	C5, C6
15	R5, R6
17	CR3-10

1302-1




2208-40







2208-43



6	R1, R4
7	CR1, CR2
8	R2, R3
9	T1
10	A1
11	L1
12	CR3, CR4
17	Q1, Q2
22	R5
23	C1




1303-1




CHANGE	REFERENCE	REVISION/PREFIX

30310-60010	TITLE	SHEET —
PREREGULATOR ASSEMBLY	(A9)	
ENGINEER	APPROVED	DATE
HEWLETT PACKARD CO. DATA SYSTEMS DEVELOPMENT DIVISION		


1	CR5, 6, 7, 8
2	C1, C2, C3, C4
3	C4, C5
4	TS1
5	CR1, CR2, CR3, CR4
6	CR9, CR10, CR11, CR12
7	CR13, CR14, CR15, CR16



1304-1




SIGNAL INDEX	
PI	
PIN	SIGNAL
1	+5V
2	+5V
3	+5V
4	+5V
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	COM
16	COM
17	-5V
18	-5V
19	COM
20	COM
21	+15V
22	+15V
23	+15V
24	+15V
25	-15V
26	-15V
27	-15V
28	-15V
29	COM
30	COM
31	-20V
32	-20V
33	-20V
34	-20V
35	+20V
36	+20V
37	+20V
38	+20V
39	+20V
40	+20V
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	+20V REG
56	TEMP. SENSE



PARTS LOCATION


CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1239-22
B	REDRAWN	NO CHANGE



- R4, 5, 9, 10, 13, 14, 17 ARE 1 WATT RESISTORS.
- R1, 2, 3, 6, 7, 8, 11, 12, 15, 16 ARE 30 WATT RESISTORS.


NOTE: 1. RESISTANCE VALUES ARE IN OHMS.

30000-93088 TITLE		SHEET 1 of 1
I/O CAGE POWER SUPPLY LOAD PCA		
ENGINEER	APPROVED	DATE



TO SHEET 2 (RECTIFIERS)

- 3. ALL INDUCTANCE VALUES ARE IN MICROHENRIES
 - 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS
 - 1. ALL RESISTANCE VALUES ARE IN OHMS
- NOTES: UNLESS OTHERWISE SPECIFIED



DETAILED DIAGRAM SET

DD-800

AUXILIARY CONTROL PANEL INPUT PCB


30350-60001
SERIES 1238


SIGNAL INDEX

P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	—	1	
2	A0	2	SW0
3	—	3	SW1
4	A1	4	
5	—	5	SW2
6	A2	6	SW3
7	—	7	
8	A3	8	SW4
9	—	9	SW5
10	LOAD A1	10	
11	—	11	SW6
12	LOAD A2	12	SW7
13	—	13	
14	SHIFT A	14	SW8
15	—	15	SW9
16	B0	16	
17	—	17	SW10
18	B1	18	SW11
19	—	19	
20	B2	20	SW12
21	—	21	SW13
22	LOAD B1	22	
23	—	23	SW14
24	LOAD B2	24	SW15
25	—	25	
26	SHIFT B	26	
27	CPURST	27	
28	CLOCK	28	
29	CLDLOAD	29	
30	INHIBIT S	30	
31	—	31	
32	INHIBIT H	32	
33	LOAD REG	33	
34	RAR COMP	34	
35	DISPMEM	35	
36	B COMP	36	
37	SNGINST	37	
38	EXT CLOCK	38	
39	—	39	
40	RESET	40	
41	INTINTR	41	
42	DATA-A	42	
43	—	43	BKPTHALT
44	DATA-B	44	
45	—	45	RUN
46	LOCAL MODE	46	
47	INCRADD	47	
48	TEST MODE	48	
49	—	49	SYSHALT
50	HARDWARE	50	CONTROL
	ABSENCE		PANEL
			ENABLE

I.C. INDEX

U	1820-	U	1820-	U	1820-
2	0262	30-39	0307	50	0512
3	0370			51	0424
4	0370	40	0621	52	0207
5	0141	41	0374	53-56	0535
6,7	0621	42	0512	57	0370
8,9	0307	43	0695	58	0141
10,11	0535	44	0621	59	0207
13-18	0307	45	0262		
19-26	0621	46,47	0621	60	0307
27,28	0262	48,49	0233	61	0621
29	0615				





CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED	30350-60001	TITLE	SHEET 1 OF 2
A	ORIG.	A-1210-22			AUXILIARY CONTROL PANEL INPUT PCB	
B	REDRAWN	NO CHANGE				
C	PPC-1	A-1238-22	ALL			
D	ERRATA	NO CHANGE	ALL			


AND NEW APPROVED DATE
 HEWLETT-PACKARD CO.
 DATA SYSTEMS DEVELOPMENT DIVISION

SIGNAL INDEX


P1		P2	
PIN	SIGNAL	PIN	SIGNAL
1	—	1	—
2	A0	2	SW0
3	—	3	SW1
4	A1	4	—
5	—	5	SW2
6	A2	6	SW3
7	—	7	—
8	A3	8	SW4
9	—	9	SW5
10	LOAD A1	10	—
11	—	11	SW6
12	LOAD A2	12	SW7
13	—	13	—
14	SHIFT A	14	SW8
15	—	15	SW9
16	B0	16	—
17	—	17	SW10
18	B1	18	SW11
19	—	19	—
20	B2	20	SW12
21	—	21	SW13
22	LOAD B1	22	—
23	—	23	SW14
24	LOAD B2	24	SW15
25	—	25	—
26	SHIFT B	26	—
27	CPURST	27	—
28	CLOCK	28	—
29	CLDLOAD	29	—
30	INHIBIT S	30	—
31	—	31	—
32	INHIBIT H	32	—
33	LOAD REG	33	—
34	RAR COMP	34	—
35	DISPMEM	35	—
36	B COMP	36	—
37	SNGINST	37	—
38	EXT CLOCK	38	—
39	—	39	—
40	RESET	40	—
41	INTINTR	41	—
42	DATA-A	42	—
43	—	43	BKPTHALT
44	DATA-B	44	—
45	—	45	RUN
46	LOCAL MODE	46	—
47	INCRADD	47	—
48	TEST MODE	48	—
49	HARDWARE	49	SYSHALT
50	ABSENCE	50	CONTROL PANEL ENABLE

I.C. INDEX

U	1820-	U	1820-	U	1820-
2	0262	30-39	0307	50	0512
3	0370			51	0424
4	0370	40	0621	52	0207
5	0141	41	0374	53-56	0535
6,7	0621	42	0512	57	0370
8,9	0307	43	0695	58	0141
10,11	0535	44	0621	59	0207
13-18	0307	45	0262		
19-26	0621	46,47	0621	60	0307
27,28	0262	48,49	0233	61	0621
29	0615				



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-I	A-1238-22
D	ERRATA	NO CHANGE



DETAILED DIAGRAM SET

DD-801


AUXILIARY CONTROL PANEL DISPLAY PCB

30350-60002


SERIES 1210

I.C. INDEX

U	1810-	U	1820-	U	1820-
1	0037	3	0742	17	0141
2	0124	5	0742	18	0373
4	0124	7	0742	19	0535
6	0124	9	0742		
8	0124	10	0424	21	0742
				23	0742
20	0124	11	0373	25	0742
22	0124	12	0141	27	0724
24	0124	13	0294		
26	0124	14,15	0141		
28	0037	16	0294		



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-B	B-1210-22



1. ALL RESISTOR VALUES ARE 200 OHMS
 NOTES: UNLESS OTHERWISE SPECIFIED
 .01uF C5-22, 28
 33uF C1-4, 23-27
 GROUND ON ALL ODD PINS


DETAILED DIAGRAM SET

DD-802


AUXILIARY CONTROL PANEL INTERFACE PCA


30350-60006


SERIES 1233





CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED
A	ORIG.	A-1210-22	ALL
B	REDRAWN	NO CHANGE	ALL
C	PPC-A	" " " "	1
D	PPC-B	" " " "	1
E	PPC-C	A-1233-22	1
F	224169	B-1233-22	ALL











CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	"
D	PPC-B	"
E	PPC-C	A-1233-22
F	22-1619	B-1233-22

30350-60006 TITLE SHEET 3 OF 3
 AUXILIARY CONTROL PANEL INTERFACE PCA
 ENGINEER APPROVED DATE
 HEWLETT-PACKARD CO
 DATA SYSTEMS DEVELOPMENT DIVISION


DETAILED DIAGRAM SET

DD-803

INPUT / OUTPUT MAINTENANCE PANEL INTERFACE PCA

30351-60001


SERIES 1235




1. ALL RESISTORS ARE 4.7K OHMS.
NOTE: UNLESS OTHERWISE SPECIFIED

CHANGE	REFERENCE	REVISION/PREFIX	SHEETS AFFECTED	30351-60001	TITLE	SHEET 2
A	ORIG.	A-1210-22	1,2		INPUT/OUTPUT MAINTENANCE PANEL INPUT PCB	
B	REDRAWN	NO CHANGE	1,2			
C	PPC-A	A-1235-22	1,2			
D	ERRATA	NO CHANGE	1,2			

HEWLETT-PACKARD CO.
DATA SYSTEMS DEVELOPMENT DIVISION





CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-A	A-1235-22
D	ERRATA	NO CHANGE

DETAILED DIAGRAM SET

DD-804

HARDWARE MAINTENANCE PANEL INPUT PCB

30352-60001


SERIES 1210

SIGNAL INDEX


P1	
PIN	SIGNAL
1	COM
2	COM
3	COM
4	COM
5	COM
6	COM
7	COM
8	COM
9	COM
10	COM
11	COM
12	COM
13	COM
14	COM
15	COM
16	B0
17	COM
18	B1
19	COM
20	B2
21	COM
22	LOAD B1
23	COM
24	COM
25	COM
26	SHIFT B
27	COM
28	COM
29	COM
30	COM
31	COM
32	INHIBIT H
33	COM
34	RAR COMP
35	COM
36	B COMP
37	COM
38	EXT CLOCK
39	COM
40	COM
41	COM
42	COM
43	COM
44	DATA B
45	COM
46	COM
47	COM
48	TEST MODE
49	COM
50	COM

I.C. INDEX

U	1820-	U	1820-
1-3	0307	16	0307
4	0262	17	0535
5-8	0307	18	0307
9	0262	19	0621
10,11	0307	20	0373
12,13	0262	21	0535
14	0307	22	0424
15	0262	23	0373



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	B-1210-22
D	ERRATA	NO CHANGE



DETAILED DIAGRAM SET

DD-805

HARDWARE MAINTENANCE PANEL DISPLAY PCB

30352-60002


SERIES 1210

SIGNAL INDEX


P1	
PIN	SIGNAL
1	
2	A0
3	
4	A1
5	
6	A2
7	
8	A3
9	
10	
11	
12	LOAD A2
13	
14	SHIFT A
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	RESET
41	
42	DATA A
43	
44	
45	
46	
47	
48	
49	
50	

I.C. INDEX

U	1810-	U	1810-	U	1820-	U	1820-
1	0124	35	0124	2	0742	29	0742
3	0124	37	0124	4	0742	30	0608
5	0124	40	0037	6	0742	32	0742
7	0124	41	0124	8	0742	34	0742
9	0037	43	0124	10	0373	36	0742
22	0124	47	0124	11,12	0535	38	0742
24	0124	49	0037	13	0294	39	0535
26	0124	50,51	0124	14-17	0535	42	0742
28	0124	53	0037	18	0294	44-46	0742
31	0124	54	0124	19,20	0535	48	0742
33	0124			21	0373	52	0742
				23	0742		
				25	0742		
				27	0742		



ASSY 30352-60002
REV A 1210-22
SER



CHANGE	REFERENCE	REVISION/PREFIX
A	ORIG.	A-1210-22
B	REDRAWN	NO CHANGE
C	PPC-D	B-1210-22
D	ERRATA	NO CHANGE

1. ALL RESISTORS ARE 200 OHM
 NOTES: UNLESS OTHERWISE INDICATED

