## COMPUTER MAINTENANCE COURSE



VロLUME IV


DIRECT MEMORY ACCESS

# HEWLETT-PACKARD COMPUTER MAINTENANCE COURSE 

VOLUME IV<br>STUDENTS MANUAL

## DIRECT MEMORY ACCESS

(HP STOCK NO. 5950-8706)

## -NOTICE-

The information contained in this manual is for training purposes only. Consult the Hewlett-Packard documentation supplied with the computer for current information concerning the specific computer system furnished.

The information contained in this publication may not be reproduced in any form without the expressed consent of the Hewlett-Packard Company.

## CONTENTS

## FOREWORD

## Page

## SECTION I GENERAL INFORMATION

1-1. INTRODUCTION ..... 1-1
1-2. Description ..... 1-1
1-6. Major Advantages ..... 1-1
1-8. INSTALLATION ..... 1-2
1-9. Interface Kit HP 12578 A ..... 1-2
1-12. Installation Procedures ..... 1-2
1-14. FUNCTIONAL OPERATION ..... 1-3
1-15. General ..... 1-3
1-20. Operation ..... 1-4
SECTION II PROGRAMMING
2-1. INTRODUCTION ..... 2-1
2-2. General ..... 2-1
2-4. Instructions and Control Words ..... 2-1
2-7. PROGRAMMING ..... 2-3
2-8. Program Control ..... 2-3
SECTION III THEORY OF OPERATION
3-1. INTRODUCTION ..... 3-1
3-2. General ..... 3-1
3-5. Orientation ..... 3-1
3-8. GENERAL THEORY OF OPERATION ..... 3-1
3-9. Operational Block Diagram ..... 3-1
3-13. Overall DMA Operation ..... 3-2
3-20. DETAILED THEORY OF OPERATION ..... 3-5
3-21. General ..... 3-5
3-23. Initialization ..... 3-5
3-32. Input Data Transfer ..... 3-6
3-44. Output Data Transfer ..... 3-8
3-51. Data Transfer Completion Interrupt ..... 3-10

## CONTENTS (Cont'd)

SECTION IV DIAGRAMS
Page
4-1. GENERAL ..... 4-1
4-2. Description ..... 4-1

## ILLUSTRATIONS

Figure No. Title ..... Page
1-1 DMA Functional Block Diagram ..... 1-4
2-1 DMA Instruction and Control ..... 2-2Word Formats
3-1 DMA Operational Block Diagram ..... 3-3/4
4-1 DMA Control Card Logic Diagram ..... 4-3/4
(Sheet 1 of 2)
4-1A DMA Control Card Logic Diagram ..... 4-5/6(Sheet 2 of 2)
4-2 DMA Address Encoder Card ..... 4-7/8
Logic Diagram
4-3 DMA Register Card Logic Diagram ..... 4-9/10
4-4 DMA Character Packer Card Logic ..... 4-11/12Diagram
4-5 Direct Memory Logic Card Diagram ..... 4-13/14
4-6 DMA Initialization Timing Diagram ..... 4-15/16
4-7 DMA Memory Input Timing Diagram ..... $4-17 / 18$
4-8 DMA Memory Output Timing Diagram ..... 4-19/20
4-9 DMA Interrupt Timing Diagram ..... 4-21/22

## FOREWORD

## THE HP DIRECT MEMORY ACCESS COURSE

The HP Direct Memory Access (DMA) Course has been developed, under supervision of the Cupertino Division Training Department, to teach service engineers and technicians the basic fundamentals of DMA operation and servicing. This basic training is provided HP customers and/or their certified representatives tuition-free. All necessary course materials and training manuals are also supplied and may be retained by the student.

This course assumes that the student has an elementary understanding of common logic symbology and basic electronics in general. As in any professional endeavor, however, proper and effective execution of the bestplanned program requires practice, skill and cooperation. The student is encouraged to study, review and practice the course material until he is satisfied that he has mastered the basic rudiments of DMA operation and servicing.

## THE STUDENTS TRAINING MANUAL

The objective of this Students Training Manual is to provide the student with an easily accessible reference manual which provides supplementary reading and study material, and complements the classroom lectures. The material presented in this manual, in general, follows the logical format used in the classroom and contains all the overhead visual slides that will be shown during the course.

The student is cautioned not to use this training manual as an operating or service manual. Those manuals are supplied with the computer documentation provided with all HP computer systems. The student should always consult the proper operating and service manual before attempting the operation, service or repair of any HP computer system. The information contained in this manual is for training purposes only.

## SECTION INDEX

GENERAL INFORMATION

PROGRAMMING
general information

## SECTION I

## GENERAL INFORMATION

## 1-1. INTRODUCTION

1-2. DESCRIPTION
1-3. The Direct Memory Access (DMA) option enables the computer to transfer data directly between core memory and external devices at a maximum rate of 625,000 ( 16 -bit) words per second, in block lengths from one-to-16, 384 words. The DMA system consists of two separate, independent, high-priority control channels (DMA Channels 1 and 2). Either or both DMA Channels may be switched, under program control, between the computer's memory and any device normally serviced through the I/O channels on the computer mainframe or HP2150A I/O Extender Module.

1-4. To be placed in operation the two DMA Channels must first be "initialized" for a specific operating mode by instructions and control words in the main program. Data interchange then occurs automatically over DMA Channel 1 or DMA Channel 2 when a service request command signal is received from an I/O channel programmed to the DMA option. The DMA channel receiving the service request takes control of the Central Processor and I/O System, suspends the running program at the end of the current phase, and during the following machine cycle, generates a special Phase 5 memory cycle to read or write a word directly into or out of a predetermined memory location. At the end of the Phase 5 memory cycle (one complete machine cycle), control is returned to the Central Processor and I/O System, and the main program is automatically resumed at the point where it was suspended, without loss of continuity. A new Phase 5 cycle is initiated each time the I/O Channel signals to DMA that it is ready to input or output another word. When all data in a predetermined block has been transferred, the DMA Channel initiates a normal interrupt to a service subroutine.

1-5. An important feature of DMA is the capability of conserving memory space by "packing" two-8-bit input characters (bytes) into a 16 -bit character word format and storing the word in a single memory location. Character words from memory can be divided into two separate 8 -bit byte outputs by an "unpacking" process. Character packing/unpacking is a program option that is turned on or off by a single control bit during DMA Channel initialization, and can be used only with external devices that employ 8-bit characters (e.g., HP2737A/B Tape Readers and HP2752A/HP2754A Teleprinters).

## 1-6. MAJOR ADVANTAGES

1-7. There are several advantages to incorporating the DMA option in a computer system:
a. Fast Data Transfer - under DMA control, data may be transferred between the computer memory and external devices at the rate of up to 625,000 ( 16 -bit) words per second, which means the range of computer capabilities may be extended to include applications where data is generated at rapid rates and in large quantities. Also, data may be transferred in block lengths from one word to 16,384 words.
b. Program Independent - data interchange occurs automatically as DMA "steals" memory cycles from the running program to read or write data directly from memory. By merely delaying regular program execution for the number of memory cycles "stolen", we can have regular program control with the fast access feature of the DMA option.
c. Dual Channel - the DMA option includes two separate and independent channels over which data may be transferred between the computer and any two peripheral devices interfaced with the computer. The two DMA channels may be switched, under program control, to serve as many devices as are connected into the computer's I/O system. The same interface is used whether the devices are serviced by DMA or program control. Dual channel operation combined with programmable switching and fast transfer adds versatility and greater workload capabilities to the computer system.
d. Selectable Packing and Unpacking - the DMA logic permits packing and/or unpacking 8-bit bytes automatically. Two bytes can be packed into each 16 -bit memory word; thus, two characters of data can be placed in core memory using only one memory location and only one memory cycle. Also, 16bit words can be unpacked into two 8-bit bytes. The packing feature actually conserves storage in memory and is directly applicable where HP Nine-channel Magnetic Tape Units, HP Teleprinters, or other 8-bit character HP peripheral equipment is used.

## 1-8. INSTALLATION

## 1-9. INTERFACE KIT HP12578A

1-10. When purchased as part of the initial computer order, the DMA option is installed in the computer at the factory and is ready for use upon receipt. The DMA option can also be field installed in computer models having serial number prefix 746- or subsequent by making the necessary jumper wire changes noted below, and then equipping the computer with the items supplied in DMA Modification Kit HP 12578A or HP 12578A-M1 (see Table 1-1). Modification Kit HP 12578A-M1 is used for modification of computer models not already equipped with Direct Memory Logic (DML) Card HP 02115-6044. It is also necessary to retrofit the computer with I/O Control Card, Board Revision 822 or later, if this revision is not already included in the basic card complement of the computer. The I/O Control Card is not supplied with either Modification Kit, and must be ordered separately if required.

- NOTE -

When the DMA option is installed in computers having serial number prefix 746or subsequent, jumper wire connections affecting interrupt priority for select code addresses 6 and 7 must be changed on certain plug-in card assemblies within the computer. Computers having serial number prefixes prior to 746 - require factory wiring modifications before the DMA option can be incorporated.

1-11. Table 1-1 lists the PC board complement required to incorporate the DMA option in all HP2 115 and HP2116 series computers.

## 1-12. INSTALLATION PROCEDURES

1-13. To field install the DMA option, proceed as follows:
a. Check the interrupt priority system of the computer in accordance with instructions presented in Volume Three of your computer documentation. Make all jumper wire changes necessary to incorporate select code addresses 6 and 7 in the proper sequence within the interrupt priority network.
b. Check to ensure that the current drain on the power supply will not exceed the limits specified in Volume Three when the DMA option cards are added to the computer system.
c. Set the Computer POWER switch to OFF.
d. Using the cards supplied in Modification Kit HP 12578A, and the specified I/O Control Card if required, configure the computer as indicated in Table 1-1.
e. Set the POWER switch to the ON position and observe whether power turn-on is normal. If normal, conduct a performance test of the DMA option. If the test results are normal, the DMA option may now be programmed.

TABLE 1-1. DMA PC BOARD COMPLEMENT

| Reference Designation |  | $\begin{gathered} \text { HP } \\ \text { Part No. } \end{gathered}$ | Quantity <br> Required or Supplied | Description |
| :---: | :---: | :---: | :---: | :---: |
| HP 2115 | HP 2116 |  |  |  |
| A23 | A120 | 02116-6203 | 1* | Printed Circuit Board Assembly: DMA Character Packer |
| A22 | All9 | 02116-6204 | 1* | Printed Circuit Board Assembly: DMA Control |
| A21 | Al18 | 02116-6205 | 1* | Printed Circuit Board Assembly: DMA Address Encoder |
| $\begin{aligned} & \text { A122, } \\ & \text { A123 } \end{aligned}$ | $\begin{aligned} & \text { All6, } \\ & \text { All7 } \end{aligned}$ | 02116-6206 | $2 *$ | Printed Circuit Board Assembly: DMA Register |
| A20 | A113 | 02115-6044 | 1** | Printed Circuit Board Assembly: Direct Memory Logic |
| A18 | - | 02115-6015 | 1*** | Printed Circuit Board Assembly: I/O Control |
| - | A201 | 02116-6041 | 1*** | Printed Circuit Board Assembly: I/O Control |
| *Supplied with Modification Kits HP 12578 A and HP 12578 A-M1 <br> **Supplied only with Modification Kit HP 12578A-M1 <br> ***Board revision 822 or subsequent required, but not supplied with Modification Kits |  |  |  |  |

## 1-14. FUNCTIONAL OPERATION

## 1-15. GENF:RへI」

1-16. A DMA Functional Block Diagram is given as Figure 1-1. There are three functional parts to the DMA option hardware:
a. The Program Control Function: the Address Encoder card and the DMA Control card make up this functional part.
b. The Word Count and Addressing Function: the DMA Register Cards make up this functional part.
c. The Packing and Unpacking Function: the DMA Packer Card makes up this functional part.


Figure 1-1. DMA Functional Block Diagram

1-17. Basically, the Program Control Function is the heart of the DMA option. It controls all DMA channel switching and furnishes control signals required for Phase 5 operation.

1-18. The Memory Control and Word Count Function is comprised of registers that give DMA access to the computer's memory and provide status and control of the data block length.

1-19. The Packing and Unpacking Function contains registers that permit special processing of 8-bit (byte) characters.

## 1-20. OPERATION

1-21. The DMA option adds a fifth phase to the normal four phase computer timing. This Phase 5 is a special memory cycle that requires one full machine timing cycle (T0 thru T7). Once initiated by a service request (SRQ), Phase 5 operation is automatic and independent of program control. Each Phase 5 cycle permits one data word (or character byte) to be exchanged directly between an external device and the computer's
$\begin{array}{ll}\text { Volume IV } & \text { Section I } \\ \text { Direct Memory Access } & \text { General Information }\end{array}$
core memory. It should be noted that the external device itself may be a memory unit (such as a Memory Disc or Drum).

1-22. Two high-priority DMA Phase 5 channels are shown in Figure 1-1. Both channels are functionally identical and, except that DMA Channel 1 has priority over DMA Channel 2, each operates independently of the other.

1-23. After being initialized by instructions and control words in the main program, the DMA channels operate independently of program control. When a service request is issued, a DMA channel suspends the main program for one machine cycle. While the main program is suspended, the computer is in Phase 5 and data is transferred to or from the external device.

1-24. After the data block has been transferred, a DMA interrupt allows the main program to continue from the point that it was suspended.

## programming

# SECTION II <br> PROGRAMMING 

## 2-1. INTRODUCTION

## 2-2. GENERAL

2-3. The DMA option is programmed using the HP Assembler language. This language is explained in Volume I (HP Computer Maintenance Course). The descriptions in this section assume that the interrupt system has been enabled (STF $\varnothing \varnothing$ instruction), and that the DMA Channels will initiate an interrupt to a service subroutine when all words in the assigned data block have been transferred. However, data transfer may also be initiated using the wait-for-flag method (CLF $\varnothing \varnothing$ instruction) using the SFS or SFC instructions. This method, as well as the interrupt method, is fully explained in Volume One.

## 2-4. INSTRUCTIONS AND CONTROL WORDS

2-5. The DMA instruction and control word formats are shown in Figure 2-1. There are six basic formats to be considered:
a. Input/Output Instruction Words: I/O Group instructions (addressed to select codes $2,3,6$, or 7) that permit the central processor to control the following DMA functions through the I/O select code addresses specified:

1. Select Code 2 (permits Control FF on DMA Channel 1 Register Card to be addressed by CLC and STC instructions)
2. Select Code 2 preceded by CLC instruction (permits DMA Channel 1 Memory Address Register to be addressed by an OTA instruction)
3. Select Code 2 preceded by STC instruction (permits DMA Channel 1 Word Count Register to be addressed by OTA and LIA instructions)
4. Select Code 3 (permits Control FF on DMA Channel 2 Register Card to be addressed by CLC and STC instructions)
5. Select Code 3 preceded by CLC instruction (permits DMA Channel 2 Memory Address Register to be addressed by an OTA instruction)
6. Select Code 3 preceded by STC instruction (permits DMA Channel 2 Word Count Register to be addressed by OTA and LIA instructions)
7. Select Code 6 (permits DMA Channel 1 switching functions to be addressed by OTA, CLC, STC, STF, SFC, and SFS instructions)
8. Select Code 7 (permits DMA Channel 2 switching functions to be addressed by OTA, CLC, STC, CLF, STF, SFC, and SFS instructions).
b. DMA Program Control Words: program constants that can be programmed to either DMA Data Channel (select code 6 or 7 ) to specify the following:
9. The I/O Channel select code address of the device to be serviced by the DMA Channel (bits 0 through 5)

INPUT/ OUTPUT INSTRUCTION WORD


DMA PROGRAM CONTROL WORD


DMA ADDRESS WORD


DMA BLOCK LENGTH WORD

| 1514 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOT | WORD COUNT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## DATA INPUT/OUTPUT WORD

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16-BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

CHARACTER INPUTIOUTPUT WORD


Figure 2-1. DMA Instruction and Control Word Formats
2. Clear (turn off) control on device I/O Channel after last word or byte in data block is transferred (bit $13=1$ )
3. Do not clear control on device I/O Channel (Bit $13=0$ )
4. Use character packing mode if memory input transfer, or use character unpacking mode if memory output transfer (bit $14=1$ )
5. Word input/out put mode (bit $14=0$ )
6. Set (turn on) control on device I/O Channel after each word or byte in data block is trans-
7. Do not set control on device I/O Channel (bit $15=0$ ).
c. DMA Address Words: program constants that can be programmed to either DMA Control Channel (select code 2 or 3 ) to specify the following:

1. Starting memory address for first word of input/output data block (bits 0 through 14)
2. Memory input from device I/O Channel (bit $15=1$ )
3. Memory output to device I/O Channel (bit $15=0$ ).
d. DMA Block Length Words: program constants that can be programmed to either DMA Control Channel (select code 2 or 3) to specify the number of words in data block. Word count is a decimal number expressed as the 2 's complement of its positive binary equivalent.
e. DMA Input/Output Data Words: conventional data word format used to transfer data directly between the device I/O Channel and memory.
f. DMA Character Input/Output Words: word format used to transfer two character bytes, (8 bits) between memory and the DMA packing/unpacking function.

2-6. The following paragraphs explain how the instruction and control words are combined to program the DMA option.

TABLE 2-1. DMA CONTROL WORDS

| CW1 | OCT | 160010 | DMA CHANNEL 1 CONTROL WORDS: Assignment for DMA Channel 1 (ASGN1); specifies I/O Channel select code address $\left(10_{8}\right)$, character byte transfer mode, STC after each byte is transferred, and CLC after final byte is transferred. |
| :---: | :---: | :---: | :---: |
| CW2 | OCT | 100200 | Memory Address Register Control, DMA Channel 1 (MAR1); specifies memory input operation and starting memory address $(2008)$ |
| CW3 | DEC | -50 | Word Count Register control, DMA Channel 1 (WCR1); specifies the 2's complement of the number of character words in the block of data to be transferred $\left(50_{10}\right)$. |
| CW4 | OCT | 020022 | DMA CHANNEL 2 CONTROL WORDS: Assignment for DMA Channel 2 (ASGN2); specifies I/O Channel select code address $\left(22_{8}\right)$, data word transfer mode, and CLC after final word is transferred. |
| CW5 | OCT | 010000 | Memory Address Register control, DMA Channel 2 (MAR 2); specifies memory output operation and starting memory address $\left(10000_{8}\right)$. |
| CW6 | DEC | -4096 | Word Count Register Control, DMA Channel 2; specifies the 2's complement of the number of words in the block of data to be transferred ( $4096_{10}$ ). |
| CW7 | OCT | 140025 | Assignment for Disc Memory; specifies a write (bit $15=1$ ) on track 408 (bits 7 thru $13=40_{8}$ ) beginning with sector $25_{8}$ (bits 0 thru $6=25_{8}$ ). |

## 2-7. PROGRAMMING

## 2-8. PROGRAM CONTROL

2-9. A typical DMA program is exemplified in Tables 2-1 thru 2-3. The required control words shown in Table 2-1 are formulated using the DMA Program Control word format shown in Figure 2-1. Tables 2-2 and 2-3 list the instructions required for a memory input operation and memory output operation, respectively.

2-10. The first part of this presentation (Table 2-2) lists a memory input operation where it is desired to read a block of 100 bytes ( $50{ }_{10}$ words) from a Paper Tape Reader and store the resulting character words (two bytes per word) in computer nemory locations $200{ }_{8}$ through 2618 . The second part of this presentation (Table 2-3) lists a memory output operation where it is desired to transfer a block of $4096{ }_{10}$ words from computer memory locations $10,000_{8}$ through $17677_{8}$ to a Disc Memory unit. This program assumes first: that the Paper Tape Reader is assigned to I/O channel select code $10{ }_{8}$ and that DMA Channel 1 will be used for the input transfer; and second, that the Disc Memory Unit is assigned to I/O channel select codes $22{ }_{8}$ and $23{ }_{8}$ and that DMA Channel 2 will be used for the output transfer.

TABLE 2-2. DMA INPUT PROGRAM

| LABEL | OP CODE | OPERAND | REMARKS |
| :---: | :---: | :---: | :---: |
| ASGN1 | LDA | CW1 | INITIALIZE DMA CHANNEL 1: <br> Fetches control word 1 (CWl) from memory and loads it in A-Register. Outputs CWl to DMA Channel 1. |
|  |  |  |  |
|  | OTA | 6 |  |
| MAR1 | CLC | 2 | Prepares DMA Channel 1 Memory Address Register to receive and store control word 2 (CW2). |
|  | LDA | CW2 | Fetches CW2 from memory and loads it in A-Register. |
|  | OTA | 2 | Outputs CW2 to DMA Channel 1. |
| WCR1 | STC | 2 | Prepares DMA Channel 1 Word Count Register to receive and store control word 3 (CW3). |
|  | LDA | CW3 | Fetches CW3 from memory and loads it in A-Register. |
|  | OTA | 2 | Outputs CW3 to DMA Channel 1. |
|  |  |  | START (STRT) DEVICE AND CHANNEL: |
| STRT1 | STC | 10B, C | Initiate paper tape reader data transfer. |
|  | STC | 6B, C | Activate DMA Channel 1. |
|  |  |  | DATA TRANSFER DMA CHANNEL 1: |
|  | : | : | Continue program while data transfer takes place. |

TABLE 2-3. DMA OUTPUT PROGRAM

|  |  |  | INITIALIZE DMA CHANNEL 2 : |
| :---: | :---: | :---: | :---: |
| ASGN2 | LDA | CW4 | Fetches control word 4 (CW4) from memory and loads it in A-Register. |
|  | OTA | 7 | Outputs CW4 to DMA Channel 2. |
| MAR2 | CLC | 3 | Prepares DMA Channel 2 Memory Address Register to receive and store control word 5 (CW5). |
|  | LDA | CW5 | Fetches CW5 from memory and loads it in A-Register. |
|  | OTA | 3 | Outputs CW5 to DMA Channel 2. |
| WRC2 | STC | 3 | Prepares DMA Channel 2 Word Count Register to receive and store control word 6 (CW6). |
|  | LDA | CW6 | Fetches CW6 from memory and loads it in A-Register. |
|  | OTA | 3 | Outputs CW6 to DMA Channel 2. INITIALIZE DISC MEMORY: |
| ASGN23 | LDA | CW7 | Fetches control word 7 (CW7) from memory and loads it in A-Register. |
|  | OTA | 23B | Outputs CW7 to I/O Channel $23{ }_{8}$. |
| STRT2 | STC | 7, C | Activate DMA Channel 2. |
|  | STC | 22B | Initiate Disc Memory data transfer. DATA TRANSFER DMA CHANNEL 2: |
|  | $\cdot$ | - | Continue program while data transfer takes place. |

theory of operation

## SECTION III

## THEORY OF OPERATION

## 3-1. INTRODUCTION

## 3-2. GENERAL

3-3. This section provides a general theory of operation for the DMA circuitry followed by a detailed theory of operation. The general theory of operation is based on the DMA Operational Block Diagram given in Figure 3-1. This diagram shows the main circuit functions comprising the DMA option and illustrates the relationship between the DMA hardware, the Central Processor Unit and the computer I/O system.

3-4. The detailed theory of operation is based on the logic diagrams, timing diagrams and logic equations given in Section IV. Unless otherwise specified, both the general and detailed theory descriptions are based on the programming information provided in Section II and assume that the program presented in Tables 2-1 thru 2-3 is in progress.

## 3-5. ORIENTATION

3-6. All required logic diagrams and timing diagrams necessary to follow the descriptions given in this section are located in Section IV. Figures 4-1 thru 4-5 diagram the DMA option hardware. Figures 4-6 thru 4-9 provide essential timing diagrams for understanding the initialization, control and data transfer operations using the DMA option. Table 4-1 then provides a glossary of all logic signal mnemonics shown on the logic and timing diagrams. This table provides a definition, the function and the source for each signal referenced on the diagrams.

3-7. Because of the DMA option's complexity, each logic card comprising the DMA hardware will not be discretely described. Rather, a DMA operation will be defined as consisting of four phases:
a. Initialization
b. Input Data Transfer
c. Output Data Transfer
d. Data Transfer Completion Interrupt

It should be noted, however, that either $b$ or $c$ above may be eliminated depending upon program requirements. All phases of DMA operation (listed above) will be described in the following paragraphs. This approach, rather than the discrete circuit approach, will serve to facilitate understanding the interrelationships existing in the DMA hardware and will provide a more direct and simple path to understanding the overall DMA circuitry.

## 3-8. GENERAL THEORY OF OPERATION

## 3-9. OPERATIONAL BLOCK DIAGRAM

3-10. The DMA Operational Block Diagram is given as Figure 3-1. The following paragraphs implicitly reference this diagram. It must be noted that on this diagram, the mechanical switches are used to represent logical switching functions only and are not discrete components.

3-11. The DMA option adds a fifth phase to the four phase capability of the basic computer. Phase 5 is a special memory cycle that requires one machine timing cycle (T0 through T7). Once initiated by service request signals received from I/O channels programmed to DMA, Phase 5 operation is automatic and

Students Manual<br>Volume IV<br>Direct Memory Access

independent of program control. Each Phase 5 cycle permits one word or character byte to be exchanged directly between an external device (tape reader, disc memory, magnetic tape unit) and the computer's memory.

3-12. The two high-priority DMA Phase 5 control channels are shown functionally on Figure 3-1. Both channels are functionally identical and, except for the fact that DMA Channel 1 takes priority over Channel 2 , each operates independently of the other. After being initialized by instructions and control words in the main program, the DMA channels operate independently of program control. When a service request is received by a DMA Channel, it "suspends" the main program for one machine cycle to achieve data transfer, rather than by interrupting to a service subroutine. While the program is suspended, the computer is in Phase 5 and data is transferred to or from the external device. At the end of the Phase 5 cycle, the main program (delayed by one machine cycle) continues from the point that it was suspended, since the program registers in the Central Processor are not stepped during a Phase 5 cycle. A DMA interrupt occurs only after the Word Count logic signals that all words in a data block have been transferred.

## 3-13. OVERALL DMA OPERATION

3-14. The DMA channels are tied into the computer I/O addressing scheme through select codes 2, 3, 6 and 7. This is shown functionally by the Select Code switch in the I/O System. The Select Code switch is positioned by the six select code bits ( 0 through 5) contained in an input-output instruction word format (see Figure 2-1). The DMA select code assignments permit the DMA channels to be initialized by input-output (I/O Group) instructions and control words from the running program in the Central Processor. As shown by Figure 3-1, the channel functions of DMA Channel 1 are addressed through select codes 2 and 6, and those of DMA Channel 2 are addressed through select codes 3 and 7. Select codes 2 and 3 are normally called control channels while 6 and 7 are called data channels.

3-15. The DMA Channels are tied directly into the I/O System priority chain through select code addresses 6 and 7. Address 6 has the third highest priority in the I/O System (only Power Fail and Memory Protect are higher), and address 7 has the fourth highest priority. This gives DMA Phase 5, and DMA interrupt (FLG and IRQ lines), priority over all I/O Channel functions. It follows also that the two DMA channels cannot both operate at the same time, since DMA Channel 1 takes priority over DMA Channel 2. Addresses 2 and 3 are used for addressing purposes only and are not tied into the I/O priority system.

3-16. The DMA channels are tied to the Central Processor through the I/O bus output (IOBO) lines, I/O bus input (IOBI) lines, T-Register (TR) lines, direct memory address (DM) lines, the input/output (I/O group) instruction control lines, and the Phase 5 control lines. Initializing control words from memory are routed to the R-bus via the A or B Registers and are switched on to the IOBO bus by the In put/Output switching logic in the Central Processor. The control bits on the IOBO lines are then routed to the addressed DMA Channel logic by the Select Code switching logic in the I/O system. Note that the IOBO lines are also used to output data words to the I/O Channels when DMA is not in operation.

3-17. During Phase 5 output cycles, the Input/Output switching logic and Select Code switching logic are controlled by the Phase 5 control signals. Data words from memory are then routed to the DMA Channel directly from the T-Register via the TR lines. The data bits on the TR lines are switched on to the IOBO lines by the Service Select switching logic within the DMA Channel, and routed to the external device through the interface card located in the I/O Channel. The TR lines are routed through the Packing/Unpacking logic when character input/output words from memory are processed. For each character word received from memory the Unpacking logic outputs two separate 8 -bit character bytes to the external device. Unpacking requires two Phase 5 cycles. The first Phase 5 cycle reads the character output word from memory, stores the low character bits in the Unpacking logic register, and outputs the high character bits to the external device. The second Phase 5 cycle outputs the low character bits to the external device.


Figure 3-1. DMA Operational Block Diagram

3-18. During Phase 5 input cycles, the Input/Output switching logic and Select Code switching logic are also controlled by the Phase 5 control signals. The IOBI lines from the I/O Channel are now under control of the Service Select switch in the DMA Channel. The data bits on the IOBI lines are routed either directly to memory via the S-bus, T-bus, and T Register which are now under Phase 5 control, or in the case of character byte inputs, first through the Packing/Unpacking logic before being read into memory. Packing of input character bytes also requires two Phase 5 cycles. The first Phase 5 cycle transfers the high character bits into the Packing logic register where they are stored. The second Phase 5 cycle inputs the low character bits and packs them, together with the high character bits, into the character word format and transfers the character input word directly into memory.

3-19. The Phase 5 control signals take complete control of the Central Processor and I/O System during Phase 5 input and output cycles. They effectively turn-off the I/O System during Phase 5 to prevent the I/O Channels from interrupting a DMA Phase 5 data transfer. They also control the operating mode of the Central Processor so that direct data paths are established between the I/O Channels and the computer's memory. In addition, they permit the DM lines from the Memory Control logic register to take over control of memory access from the M-Register (MR) lines during Phase 5. The Phase 5 control signals are referred to as "pseudo" signals because they have the same mnemonic labels and share the same lines in the backplane wiring as similar signals generated in the Central Processor or the I/O system. Pseudo signals perform essentially the same functions as their counterparts, but they originate in the DMA option circuits.

## 3-20. DETAILED THEORY OF OPERATION

## 3-21. GENERAL

3-22. This section provides a detailed description of DMA Operation. A DMA operation is defined as a four-phase running program. The four phases are:
a. Initialization
b. Input Data Transfer
c. Output Data Transfer
d. Data Transfer Completion Interrupt

This section provides a detailed description of each phase and attempts to explain the hardware logic necessary to successfully complete each phase. The programming terms and instructions used are contained and explained in Tables 2-1 thru 2-3. All necessary logic and timing diagrams are located in Section IV.

## 3-23. INITIALIZATION

3-24. During this discussion, DMA Channel 1 will be initialized for a memory input data transfer. The input device (Tape Reader) is assumed to be assigned Select Code $1 \varnothing$. Reference Figures 4-1 thru 4-5 and Figure 4-6 during the following discussion.

3-25. Each time the computer is turned on, the POPIO and CRS signals are applied to the DMA Control Card (Figure 4-1), the DMA Address Encoder Card (Figure 4-2) and the DMA Register Card (Figure 4-3). The CRS signal clears the Control FF's 6 and (CTF6 and CTF7) and the Transfer Enable FF's 1 and 2 (TEF1 and TEF2) located on the DMA Control Card. The POPIO signal applied to the DMA Address Encoder Card clears the Cycle Request FF's 1 and 2 (CRF1 and CRF2). On the DMA Register Cards 1 and 2, CRS clears the Control FF's 2 and 3 (CTF2 and CTF3), respectively. The DMA channels must be re-initialized whenever power is turned off and on.

3-26. The first step of initializing DMA Channel 1 is to have the main program perform a LDA instruction with CW1 and then an OTA with select code 6 (see Table 2-2). This routes CW1 to the Address Encoder Card (Figure 4-2) and the DMA Control Card (Figure 2-1). On the DMA Address Encoder Card, the lower six (6) bits of the DMA Control Word (CW1) are clocked into the Service Select Register FF's (SS10 thru

SS15) by IOG(B), IOO and SCM 0/SCL6. The Service Select Decoder decodes the SCM and SCL signals for the selected device with gates MC31A thru MC61B. Gates MC22A thru MC112A decode the SCL signals (for either DMA Channel) of the selected device. Gates MC54B, MC76A, MC74B and MC76B decode the SCM signals (for either DMA Channel). This select code is decoded and enables the Service Request Network (MC33C thru MC74A). Then, when the selected device sends a Service Request Signal (SRQ), and no higher priority device has interrupted, the Cycle Request $F F(C R 1)$ can be set at time period T6.

3-27. Bit 14 of CW1 specifies byte packing or unpacking. If bit 14 is true, it is clocked into the Character Mode FF (MC11A) by IOG(B), IOO and SCM0/SCL6. The output of the Character Mode FF enables gates MC16A thru MC46A, and gates MC17D thru MC37A, to output signals to implement packing/unpacking on the Character Packer card. The Character Mode FF also enables the Character Register stepping signals out of this network.

3-28. On the DMA Control Board (Figure 4-1) the SCM0/SCL6 and IOG(B) signals make the MC46D gate output a true signal. This true output is "anded" with IOO to set either the STC Decision FF or the CLC Decision FF, depending on the value of bits 13 and 15 of CW1. These decisions will enable the transfer signals and send the Set Control or Clear Control signals to the selected I/O device. These signals are optional and their state depends upon the device used with DMA.

3-29. The next step of initialization consists of loading the Memory Address Register with the starting address where the data is to be stored or retrieved. The Control FF (MC43), on the DMA Register Card (Figure 4-3), must be set or reset to load the Word Count or Memory Address respectively. The main program must issue a CLC instruction at select code $\varnothing 2$ to allow gating of the memory address into the Memory Address Register. The memory address contained in CW2 is loaded and output from the A Register. The gates MC72A thru MC83B directly set all flip-flops in the Memory Register that have a 1 bit on the IOBO lines. When PH5 is set, these signals will be gated to memory via the DM lines and the Direct Memory Logic card. This memory register is a counter and its contents will be incremented by each transfer operation. Bit 15 of CW2 is the direction bit and it controls the Direction FF MC33. This flip-flop determines whether DMA is outputting or inputting words from the computer's memory. (In this example, bit 15 is a 1 for an input operation.)

3-30. The third step of DMA initialization consists of loading the Word Count Register on the DMA Register Card with the block length. The Word Count Register is enabled by a STC instruction with Select Code $\varnothing 2$. Then the control word CW3 is loaded and output from the A Register to set the count. Before transfer of a word this register, holding the $2^{\prime}$ s complement of the word count, is incremented to decrease its value by one. When the counter is zero, the Overflow FF (MC51B) is set to generate a word count rollover. This signal enables the flag and interrupt signals to signal that the DMA channel operation is complete.

3-31. The last step of initialization consists of turning on DMA and the external device. The external device is turned on by a STC, CLF instruction programmed to it's select code. The next STC, CLF instruction is programmed to select code 6. This sets the Control FF (MC84D), enables the DMA Interrupt, sets the Transfer Enable FF and enables setting the Cycle Request FF when a SRQ signal is received (see Figure $4-1$ ) the STC6 instruction also clears the Cycle Divide FF (MC67A) initializing it to control the register stepping signals (see Figure 4-2).

## 3-32. INPUT DATA TRANSFER

3-33. The DMA Option may use direct word inputs to the computer (bit $14=0$ ) or it may exercise the byte mode (bit $14=1$ ). The byte mode is used exclusively with 8 -bit character devices. This description assumes that the byte mode has been selected. Reference Figure 4-7 during the following discussion.

3-34. Anytime after initialization the selected device may have information available. At this time the input device's Flag FF (on the device interface card) is set and generates a SRQ signal. On the Address Encoder Card (Figure 4-2), the SRQ signal is enabled through the network decoder gates MC33C thru MC74A by the 3-6
output of the Service Select Register via MC14. If the PRL signal from Memory Protect is true, the TE1 signal from the Transfer Enable FF is true and at T6 the SRQ sets the Cycle Request FF MC106A (Figure $4-2$ ). The output of MC97B is made false to disable DMA Channel 2.

3-35. The Cycle Request FF sends a true CR1 signal to enable the character in/out gates MC37C thru MC47C and the Cycle Divide. FF (MC67A). These circuits control the register stepping signals. In the byte mode, the Word Count Register (Figure 4-3), must step only after the second character is available for transfer. The true CR1 signal also goes out of pin 34 to the DMA Control card (Figure 4-1). Here it sets the PH5 FF (MC25) at T7S of the current machine phase. The DMA channel goes into PH5 operation for the next machine cycle (TO-T7).

3-36. When PH5 is set the central processor and I/O system are under DMA control exclusively. Since byte packing requires two Phase 5 operations, a memory write cycle will occur on even Phase 5 operations. On even PH5 operations, the low order bits will be processed. During odd PH5 operations, the higher order bits are fed into the Character Packer Register. The PH5 control signals do the following:
a. The true PH5 control signals disable the MR lines on the DML Card (Figure 4-5), through inverter MC76, and enable the DM lines from the Memory Address Register. This provides the Memory Address Register access to the computer memory to specify where the first character will be stored.
b. The PH5 signal enables a false EPH (enable phase) signal to the computer's STG Card to block any phase decoding.
c. The PH5 signal generates a true P123 signal to the STG card to enable the memory read and write timing signals, and to generate a true RST signal from the STG card.
d. The PH5 signal sends a false P123 to the ERS card to prevent possible decoding of the data on the $T$ Bus as an addressable register command.
e. The PH5 signal prevents the I/O Address Card from generating an interrupt by clearing the Inter rupt Control FF on the I/O Control Card to give a false ESR signal. It also disables any I/O Select Code decoding. During PH5 the HIS signal from the Address Encoder Card disables any intorrupts from any device in the I/O system. The PH5 signal disables all signals, except timing signals and instructions from the computer, by enabling the false EPH signal to the STG card.
f. The PH5 signal enables a true IIR signal to prevent any instruction decoding by the computer.

Due to the above control functions, the main program is now suspended and the I/O interrupt system is disabled. The true PH5 signal is also "anded" with the CR1 FF output and, via MC116B, enables the output of the Service Select Register to generate the SCM and SCL signals to the selected device (see Figure 4-2). Now DMA will send all the necessary control signals to this select code.
3-37. The first byte is now in the Buffer Register on the device's interface card. Meanwhile, on the DMA Control Card, the necessary "pseudo" control signals are being generated. At time period T2, the ENF signal is made true to enable the flag signals. Also, the PH5 and CR1 signals are enabling IOI, IOCI, ISG, ADF and SWST. These control signals do the following:
a. The IOI and IOCI signals enable the IOBI lines in the computer so data on the IOBI lines can get on the S Bus.
b. The signal ISG goes to the STG card to disable reading of core by making MST false during an input operation. This is specified by the Direction FF (DIN1) being true.
c. The ADF signal is the function necessary to transfer the data from the S Bus onto the T Bus.
d. The SWST signal enables the (STBT) signal in the computer to get the data into memory.

The DMA hardware must now store the first character into the Character Packer Holding Register

Students Manual
Volume IV
Direct Memory Access
(Figure 4-4). This character will occupy the high order 8 bits.
3-38. At this point in time, data is on the IOBI lines to the Character Packer Card (Figure 4-4). Also, the Cycle Divide FF is reset and the CR1 FF is set on the Address Encoder Card (Figure 4-2) until time period T6. Since the Character Mode FF (MC11A) is set for byte mode operation, a true IHC1 signal is generated via MC17D. This true IHC1 signal gates the first character into the Character Packer Holding Register (Figure 4-4).

3-39. At time T3T4, another STC signal must be sent to the input device interface card to load another character. With the Word Count rollover signal (WCR1) false on the DMA Register Card (Figure 4-3), and the Cycle Request FF (CR1FF) still set on the Control Card (Figure 4-1), the STC Decision FF is set. Gate MC83A then outputs a true STC signal to the interface card. At T4T5 the Control Card also issues a CLF signal to clear the flag on the interface card. When the Flag FF on the device interface card is reset, the SRQ signal is removed from the SRQ decode network on the Address Encoder Card (Figure 4-2). With a false SRQ signal input, the Cycle Request FF is cleared at T6. Clearing the CR1 FF allows setting of the Cycle Divide FF. With the Cycle Divide FF set it enables generation of the stepping signals, but the now false CR1 prevents their generation. The false CR1 signal enables the PH5 FF to reset at T7S of this current Phase 5 operation.

3-40. Resetting the Phase 5 FF allows control of the computer and I/O system to resume under main program control because all DMA "pseudo" instructions are now false. DMA Channel 1 remains static while the main program is in progress. The next SRQ signal is received from the selected I/O device when it's Flag FF is set. The Cycle Request FF (CR1) is set at T6. The CR1 signal sets PH5 FF at T7S of the current phase. The PH5 FF again generates the "pseudo" control signals to give DMA control of the computer and I/O system.

3-41. During the time that the CR1 FF was reset in the first PH5 cycle the Cycle Divide FF (MC67A) was set. When the CR1 FF is set by this SRQ signal again (the second), it enables the transfer signals to gate the high order bits onto the IOBI lines out of the Character Packer Register and the IOI "psuedo" signal gates the low order bits onto the IOBI lines. A true Cycle Divide FF CR1 FF, IOI, and Character-Mode FF, makes MC72C (on the Address Encoder Card) output a true IDW1 signal to strobe the high order bits onto the IOBI 8-15 lines. The low order bits are now on the IOBI 0-7 lines from the device's interface card.

3-42. After completion of each byte transfer, the Memory Address Register must be stepped to the next address. The true Cycle Divide FF and CR1 FF enable the CIN signal to the DMA Control Card to generate register stepping signals. The M Register bits are now inhibited by the PH5 signal. The PH5 signal enables the DM lines to the Memory Address Decoder card in the computer. The CIN, CR1, PH5 and DIN1 signals are combined on the DMA Control Card to generate the SMAR1 signal to step the Memory Address Register (trailing edge) and to gate the previously stored address onto the DM lines (leading edge).

3-43. The above process (para. 3-33 thru 3-42) is repeated until the Service Request signal for the final byte is received. The Word Count Register (Figure 4-3) is incremented just before the final character is transferred. This Word Count Register holds the $2^{\prime}$ s complement of the block length and is set to zero at the end of the block length. When rollover to zero occurs, the Overflow FF (MC51B) is set and generates a true WCR1 signal. This signal is routed to the Control Card where it inhibits generation of the STC and CLF signals.

## 3-44. OUTPUT DATA TRANSFER

3-45. As was the case for input data transfer, the output data transfer descriptions assume that the byte mode has been selected. The following discussion also assumes that the output device is programmed for DMA Channel 2 (see Table 2-3). In most respects, initializing a DMA output operation is the same as for an input operation. The essential differences will be pointed out. The following paragraphs reference Figures 4-1 thru 4-5 and Figure 4-8.

3-8

3-46 The main program loads the A Register with the program control word CW4. Then the control word is output to the DMA channel with an OTA instruction (Table 2-3). The CW4 control word sets the STC or CLC Decision FF on the DMA Control Card according to the value of bit 15 and 13, respectively (as for an input operation). CW4 also sets the Transfer Mode FF for byte mode operation (see Figure 4-1). The main program then issues a CLC to select code 3 to enable the DMA address word (CW5) to be programmed to the Memory Address Register (Figure 4-3). This sets the starting address of the data block into the Memory Address Register. The direction bit is a zero for output so the Direction FF (MC33A) is cleared. Meanwhile, CW4 has set the select code of the device to be used into the Service Select Register. The select code bits are clocked into the register as during an input operation. Next a STC is programmed to select code 3 to enable the Word Count Register to receive the Block Length Word. A LDA with CW6 and OTA to select code 3 loads the 2's complement of the number of words to be transferred into the Word Count Register. If the output device requires any special initializing signals more control words must be fetched from memory and routed to the device. The final step is to turn on the DMA channel and the I/O device by programming a STC, CLF to their respective select codes. DMA is now initialized for the output operation and the main program is kept running until a Service Request is sent to DMA.

3-47. When the device is ready to accept a character byte it sets the Flag FF on it's interface card. The Flag FF sends a SRQ signal to the DMA channel. The Cycle Request FF (CR2) is then set at T6 (see Figure 4-2). The CR2 signal sets PH5 at T7S of the current cycle and enables the packing/unpacking and stepping signals (see Figure 4-8). The true PH5 signal enables signals to the computer and I/O system to do the following:
a. Inhibit the M Register bits on the MR lines and all other registers in the computer by generating a false EPH signal from the DML card (Figure 4-5).
b. Strobe the memory address bits stored in the Memory Address Register onto the DML lines with the SMAR2 signal from the DMA Control Card. This enabling signal is (CR2) (PH5) ( $\overline{\mathrm{DIN} 2}$ ) (COUT).
c. Disable the I/O System with the true PH5 and HIS signals.
d. Enable the memory timing circuits on the STG card with the true P123 signal from DML.
e. Control the operation of the selected device by generation of DMA "pseudo" control functions.

3-48. The T Register Output lines are routed directly to the Character Packer Card (Figure 4-4). Two Phase 5 operations are necessary to unpack a 16 -bit computer word. During the first PH5 operation: the true CR2 and the false Cycle Divide 2 FF makes gate MC47B output a false signal and MC66B output a true signal to give the true signal COUT from the Address Encoder Card (Figure 4-2). Then the true COUT signal is "anded" with PH5, CR2 and CIN2 to give the true OUT signal from the DMA control Card (Figure 4-1). During the read time of the PH5 cycle the output of memory is put into the T Register by DMA enabling the read timing circuits with DMA "pseudo" control signal P123. The T Register lines are then routed to the Character Packer Card. The upper eight bits of the word are sent through the buffer gates MC56A - MC126A and the lower bits are sent to the buffer gates MC17A - MC47A. Now the gating signal OHC2 must become true to enable the lower bits into the unpacking register and the upper bits thru gates M65A-C and MC115A-C. This OHC2 signal is routed from the Address Encoder Card by the following signals:
a. CM2FF
b. CR2FF
c. CD 2

The CM2FF is set by the byte operation bit 14 . The CR2FF is set by SRQ. CD2 is true until CR2 is reset at T6 and the IOO and OUT signals are true. At T4T5 OHC2 gates the upper 8 bits out onto the IOBO

Students Manual<br>Volume IV<br>Direct Memory Access

lines 0-7 and stores the lower 8 bits in the Character Packer Register until the next Phase 5 cycle. At the beginning of PH5, the Memory Address Register was enabled to the DM lines by the true SMAR2 signal. This SMAR2 signal is true when CR1FF, PH5FF, DIN2 and COUT are true. The address on the DIM lines is the location of the first word to be output by DMA. At the trailing edge of SMAR2 the Memory Address Register is bumped 1 count. The Word Count Register is not incremented during this cycle because the stepping signal CIN is false.

3-49. At time periods T3T4 and T4T5 the DMA Control Card (Figure 4-1) issues the STC and CLF signals. These signals prepare the output device to accept another data byte. After reception of the character by the device another SRQ signal is sent to DMA. The SRQ signal sets PH5 at the end of the current phase and the PH5 control signals are again generated. It is now necessary to gate the low order bits stored in the Character Packer Register to the IOBO lines 0-7. The Word Counter must also be incremented. The necessary control signals are generated as follows:

The Cycle Divide FF was set when the CR2FF was reset at T6 of the previous PH5 cycle. With the CDF2 FF set, and CR2FF now set by the SRQ signal, the stepping signal for the Word Counter (CIN) is true. Therefore, the Word Counter is now incremented. The gating signal OLC2 required to transfer the low byte out of the Character Packer Register is now true because the CR2FF, CD2FF and the CM2FF, and the delayed IOO signal are all true on the Address Encoder Card (Figure 4-2). The bits in the Character Packer Register will be gated onto the IOBO bus lines 0-7. The DMA "pseudo" control signal (IOO) gates the data into the I/O interface card's Buffer Register. The OLC2 signal is delayed to make sure that the data is on the lines when the clock ends. This eleminates any possibility of dropping data bits.

3-50. The STC and CLF signals at T3T4 and T4T5 are once again generated to prepare the device to receive another character. At the end of this PH5 cycle, control is again returned to the main program. This procedure repeats itself until the Word Count Register (Figure 4-3) reaches zero. At this time the Word Count Overflow FF (MC51B) is set and sends a true WCR2 signal to the DMA Control Card (Figure 4-1). When the WCR2 signal comes true it initiates the completion interrupt for select code 7 by setting the Flag Buffer FF (MC45A/55B). This initiates the standard interrupt sequence and also clears the Transfer Enable FF to effectively turn DMA off. The WCR2 signal also enables the CLC Decision FF's output to turn the output device off if desired. At the end of the current PH5 cycle (plus one cycle) PH4 is set.

## 3-51. DATA TRANSFER COMPLETION INTERRUPT

3-52. The following paragraphs describe the DMA interrupt phase which is required at the end of data transfer to return I/O system control to the computer. These descriptions reference Figures 4-1 thru 4-5 and Figure 4-9.

3-53. The WCR1 and WCR2 signals (see para. 3-50) are used to enable the DMA interrupt phase. These signals are routed to the DMA control Card (Figure 4-1) and do the following:
a. Inhibit generation of any further STC and CLF signals.
b. Enable the CLC signal at T4T5 (via MC83B) to turn off the external device. This inhibits any SRQ signals until the device is re-initialized.
c. At T6 of the current Phase 5, the CR1FF (or CR2FF) is cleared which allows the I/O System interrupt control to be enabled during the next Phase 1 machine cycle.
d. Enable the generation of DMA Channel 1 "flag" and "interrupt" signals. With the transfer Enable FF (MC84C) set and the WCR1 (or WCR2) signal true the Flag Buffer FF MC45A/MC55B is set. This resets the TE1 FF at T4T5. At T2 (ENF), the Flag FF6 is set. With the Inter rupt system enabled (IEN), and the Control FF1 and Flag FF6 outputting true signals, the IRQ FF is set at T5.

| Volume IV | Section III |
| :--- | :--- |
| Direct Memory Access | Theory of Operation |

3-54. The FLG 0 and IRQ6 signals are sent to the I/O Address Card in the computer. The "flag" and IRQ signals try to generate the "interrupt" signal but the I/O Control Card disables the interrupt system for at least one phase to allow execution of at least one main program instruction following a Phase 5 operation. At the end of this machine phase, DMA can interrupt. The computer is set to PH4 and the DMA trap cell location is forced into the M Register. The JSB for DMA completion is the next fetched instruction. The last character in the data block is transferred by generation of the IHC1, IDW1, IOI and other control signals as any other character is transferred. In the DMA completion subroutine, DMA is turned off and must be re-initialized before being placed into operation again.

## SECTION IV

## DIAGRAMS

## 4-1. GENERAL

4-2. DESCRIPTION
4-3. This section provides the logic and timing diagrams referenced throughout the theory of operation descriptions given in Section III. This section also provides a glossary of all logic mnemonics given on the diagrams (see Table 4-1). This glossary provides a definition, the function and the source for each logic signal.

Students Manual







Figure 4-5. Direct Memory Logic Card Diagram

| Event | Oma Program control word |  | DMA ADDRESS EORBD INPUT |  |  | DMA BLOCK LENGTH WORD INPUT |  |  | Stait device and dima channel |  | CONTINUE PROGRAM WHILE AWAITINGSERVICE REQUEST |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | LDAAB（ （CW1） |  | $\mathrm{cic}_{23}$ |  |  | stc 23 | Lons（CW3） | ${ }^{\text {orati，} 273 \text {（ } \text {（W2）}}$ | stc envice．c | str $67 . \mathrm{c}$ |  |  |
| Tratic |  | －1121341567 | －1， 213945617 | OT12］3915］6］ | OT1234］5］ | － $112 / 3 / 3 / 51617$ | －1， 2 ［34｜567 | －112391567 | －1， 213945167 | －1， 123141567 | 12314515 | －11234156 |
| sct |  | $\checkmark$ | － |  | $\checkmark$ | － 0 |  | － | － 10 c chanvet | －$\quad 0$ |  |  |
| scm |  | $\sqrt{60 \mathrm{Cr}}$ | ${ }^{20 \mathrm{O} 3}$ |  | ${ }^{20 \mathrm{O} 3}$ | ${ }^{2083}$ |  | ${ }^{20 \mathrm{O} 3}$ | $\sqrt{10}$ chanvel | 6087 |  |  |
| ${ }^{1068}$ |  | $\checkmark$ | － |  | － | $\checkmark$ |  | $\checkmark$ | ， | ـ |  |  |
| 100 |  | $\checkmark$ |  |  | $\checkmark$ |  |  | $\checkmark$ |  |  |  |  |
| a0or2／3 |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  |  |  |
| A00 6\％ |  | ， |  |  |  |  |  |  |  | $\checkmark$ |  |  |
| 10800 |  | $\cdots$ |  |  | r］ |  |  | $\bigcirc$ |  |  |  |  |
| 10801 |  | － |  |  |  |  |  | H |  |  |  |  |
| 10802 |  | ${ }^{\circ}$ |  |  |  |  |  | S |  |  |  |  |
| 10803 |  | ${ }^{-}$ |  |  |  |  |  | － |  |  |  |  |
| 10804 |  | 5 |  |  |  |  |  | ， |  |  |  |  |
| 10805 |  | － |  |  | － |  |  | 縠 |  |  |  |  |
| 10806 |  |  |  |  | $\cdots$ |  |  | － |  |  |  |  |
| 10807 |  |  |  |  | ， |  |  | 5 |  |  |  |  |
| 10808 |  |  |  |  | $\bigcirc$ |  |  | O |  |  |  |  |
| 10009 |  |  |  |  | 5 |  |  | ，${ }^{\circ}$ |  |  |  |  |
| 1080 |  |  |  |  | － |  |  | $\bigcirc$ |  |  |  |  |
| ${ }^{1080} 11$ |  | \％ |  |  |  |  |  |  |  |  |  |  |
| 108012 |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  |  |
| 108013 |  | $\cdots$ |  |  |  |  |  | $\cdots$ |  |  |  |  |
| 108014 |  | 5 |  |  |  |  |  |  |  |  |  |  |
| 108015 |  | $\cdots$ |  |  | $\cdots$ |  |  |  |  |  |  |  |
| cto |  |  | $\Omega$ |  |  |  |  |  |  |  |  |  |
| src |  |  |  |  |  | $\Omega$ |  |  | $\Omega$ | $\Omega$ |  |  |
| clf |  |  |  |  |  |  |  |  | $\Omega$ | $\Omega$ |  |  |
| st |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |
| （tenvicaoobess |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |
| SEAVICEADOREss |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |
| am |  | 「ニニ | ここここ |  | ニニニニニ | ニニニニ | こニニニニニ | こニニニニニ | ニニニニニこ |  | ニニニ |  |
| aco |  | ふニこ | ここここここ |  | － | ニニニニニ | こニニニニ | ここニニニこ | こニニニニこ | こニここニニ | こ＝ |  |
| stro |  | 「＝ | こニニニニ－ | ニニニニー | ニ | － | ニニニ | ニニ | － | － | 二ニこ |  |
| dawn |  |  |  |  | $\Omega$ |  |  |  |  |  |  |  |
| daw |  |  |  |  | $\Omega$ |  |  |  |  |  |  |  |
| omfs | Loaoorssss |  |  |  | － |  | Trs |  |  |  |  |  |
| ${ }^{\text {oin }}$ | － | ニこニニここ | ニこここここ | －ーニー－ | － |  |  |  |  |  | ニニニー |  |
| owcr |  |  |  |  |  |  |  | $\Omega$ |  |  |  |  |
| owct |  |  |  |  |  |  |  | $\Omega$ |  |  |  |  |
| wcF |  |  |  |  |  |  |  | $\checkmark$ Staftic | Oofo cownt IIA AITSI |  |  |  |
| wcr |  |  |  |  |  |  |  |  |  |  |  |  |
| crf |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {fif }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {r }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| cof |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |



Figure 4.7. DMA Memory Input Timing Diagram

Figure 4-8. DMA Memory Output Timing Diagram


TABLE 4-1. DMA OPTION INPUT-OUTPUT SIGNALS AND EQUATIONS

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| ADDR2 $=(\mathrm{IOGB})(\mathrm{SCM0})(\mathrm{SCL2})$ | 1. Select Code Address 2 Enabling Signals Decoded <br> 2. DMA Register Card 1 <br> 3. *Enables DMA Channel 1 circuits addressed by select code 2 |
| ADDR3 $=(\mathrm{IOGB})(\mathrm{SCM0})(\mathrm{SCL} 3)$ | 1. Select Code Address 3 Enabling Signals Decoded <br> 2. DMA Register Card 2 <br> 3. *Enables DMA Channel 2 circuits addressed by select code 3 |
| ADDR6 $=(\mathrm{IOGB})(\mathrm{SCM0})(\mathrm{SCL6})$ | 1. Select Code Address 6 Enabling Signals Decoded <br> 2. DMA Encoder Card and DMA Control Card <br> 3. *Enables DMA Channel 1 circuits addressed by select code 6 |
| ADDR7 $=(\mathrm{IOGB})(\mathrm{SCM0})(\mathrm{SCL} 7)$ | 1. Select Code Address 7 Enabling Signals Decoded <br> 2. DMA Encoder Card and DMA Control Card <br> 3. *Enables DMA Channel 2 circuits addressed by select code 7 |
| $\mathrm{ADF}=(\mathrm{PH} 5)[(\mathrm{CR} 1)(\mathrm{DIN} 1)+(\mathrm{CR} 2)(\mathrm{DIN} 2)]($ ENF $)$ | 1. ADD Function <br> 2. DMA Control Card <br> 3. **Enables ADD function on Arithmetic Logic Card to establish direct path between IOBI lines and T-Register during phase 5 data input cycles |
| $\begin{aligned} \mathrm{CDF1} & =(\mathrm{CR} 1)(\mathrm{PH} 5) \\ \overline{\mathrm{CDF1}} & =(\mathrm{ADDR} 6)(\mathrm{STC}) \\ & =(\mathrm{CR1})(\mathrm{PII5}) \end{aligned}$ | 1. Cycle Divider FF, DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3a. *Set: Enables low character transfer during even (second, fourth, etc.) phase 5 cycles <br> 3b. *Clear: Enables high character data transfer during odd (first, third, etc.) phase 5 cycles |
| $\begin{aligned} \mathrm{CDF2} & =(\mathrm{CR} 2)(\mathrm{PH} 5) \\ \mathrm{CDF2} & =(\mathrm{ADDR} 6)(\mathrm{STC}) \\ & =(\mathrm{CR} 2)(\mathrm{PH5}) \end{aligned}$ | 1. Cycle Divider FF, DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3a. *Set: Enables low character transfer during even (second, fourth, etc.) phase 5 cycles <br> 3b. *Clear: Enables high character data transfer during odd (first, third, etc.) phase 5 cycles |

[^0]| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} \mathrm{CIN} & =(\mathrm{CR} 1)(\mathrm{CDF} 1)+(\mathrm{CR} 1)(\overline{\mathrm{CM} 1}) \\ & =(\mathrm{CR} 2)(\mathrm{CDF} 2)+(\mathrm{CR} 2)(\overline{\mathrm{CM} 2}) \end{aligned}$ | 1. Character In <br> 2. DMA Address Encoder Card <br> 3a. Controls generation of register stepping signals for DMA Channel 1 <br> 3 b . Controls generation of register stepping signals for DMA Channel 2 |
| $\begin{aligned} \mathrm{CJ} \mathrm{C}= & (\mathrm{IOG})(\mathrm{T} 4)(\mathrm{TR} 11)(\mathrm{TR} 8)(\mathrm{TR} 7)(\mathrm{TR} 6) \\ = & {[(\mathrm{CLCD} 1)(\mathrm{CR} 1)(\mathrm{WCR} 1)+(\mathrm{CLCD} 2)} \\ & (\mathrm{CR} 2)(\mathrm{WCR} 2)](\mathrm{T} 4 \mathrm{~T} 5 \mathrm{~B}) \end{aligned}$ | 1. Clear Control Signal <br> 2a. Shift Logic Card <br> 3a. Clears I/O Control FF addressed by program instructions <br> 2b. DMA Control Card <br> 3b. **Clears I/O Control FF addressed by DMA Channel 1 or 2 |
| $\begin{aligned} & \mathrm{CLCD} 1=(\mathrm{ADDR} 6)(\mathrm{IOO})(\mathrm{IOBO} 13) \\ & \overline{\mathrm{CLCD1}}=(\mathrm{ADDR} 6)(\mathrm{IOO})(\overline{\mathrm{IOBOI} 3}) \end{aligned}$ | 1. Clear Control Decision FF, DMA Channel 1 <br> 2. DMA Control Card <br> 3a. *Set: Enables generation of pseudo CLC signal by DMA Channel 1 when word count reaches zero <br> 3b. *Clear: Inhibits generation of pseudo CLC signal by DMA Channel 1 |
| $\begin{aligned} & \mathrm{CLCD} 2=(\mathrm{ADDR} 7)(\mathrm{IOO})(\mathrm{IOBO} 13) \\ & \overline{\mathrm{CLCD} 2}=(\mathrm{ADDR} 7)(\mathrm{IOO})(\overline{\mathrm{IOBO} 13}) \end{aligned}$ | 1. Clear Control Decision FF, DMA Channel 2 <br> 2. DMA Control Card <br> 3a. *Set: Enables generation of pseudo CLC signal by DMA Channel 2 when word count reaches zero <br> 3b. *Clear: Inhibits generation of pseudo CLC signal by DMA Channel 2 |
| $\begin{aligned} \mathrm{CLF} & =(\mathrm{IOG})(\mathrm{T} 4)(\mathrm{TR} 9) \\ & =\left[\begin{array}{l} {[\overline{\text { WCR1) (DIN1) }}(\mathrm{CR} 1)+} \\ (\text { WCR2) (DIN2) (CR2) }] \text { (T4T5B) } \end{array}\right. \end{aligned}$ | 1. Clear Flag <br> 2a. Shift Logic Card <br> 3a. Clears Flag FF addressed by program instructions <br> 2b. DMA Control Card <br> 3b. **Clears Flag FF addressed by DMA Channel 1 or 2 |
| $\begin{aligned} & \mathrm{CM1}=(\mathrm{SSI} 1)(\mathrm{IOBO14}) \\ & \overline{\mathrm{CM1}}=(\mathrm{SSI} 1)(\overline{\mathrm{IOBO} 14}) \end{aligned}$ | 1. Character Mode FF, DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3a. Set: sets character data transfer mode and enables generation of character packing or unpacking control signals <br> 3b. Clear: sets word data transfer mode and controls generation of register stepping signals for DMA Channel 1 during this mode |

*Internal card function; not routed through backplane wiring
**Pscudo control function

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} & \mathrm{CM} 2=(\mathrm{SSI} 2)(\mathrm{IOBO} 14) \\ & \overline{\mathrm{CM} 2}=(\mathrm{SSI} 2)(\overline{\mathrm{IOBO} 14}) \end{aligned}$ | 1. Character Mode FF, DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3a. Set: sets character data transfer mode and enables generation of character packing or unpacking control signals <br> 3b. Clear: sets word data transfer mode and controls generation of register stepping signals for DMA Channel 2 during this mode |
| $\begin{aligned} \mathrm{COUT} & =(\mathrm{CR} 1)(\overline{\mathrm{CDF} 1})+(\mathrm{CR} 1)(\overline{\mathrm{CM} 1}) \\ & =(\mathrm{CR} 2)(\overline{\mathrm{CDF} 2})+(\mathrm{CR} 2)(\overline{\mathrm{CM} 2}) \end{aligned}$ | 1. Character Out <br> 2. DMA Address Encoder Card <br> 3a. Controls generation of register stepping signals for DMA Channel 1 <br> 3b. Controls generation of register stepping signals for DMA Channel 2 |
| CR1 = CRF1 | 1. Cycle Request, DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. Controls phase 5 FF |
| $\mathrm{CR} 2=(\mathrm{CRF} 2)(\overline{\mathrm{CRF} 1})$ | 1. Cycle Request, DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. Controls phase 5 FF |
|  | 1. Cycle Request Enable, DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Signals presence of service request input signal from I/O Channel currently under control of DMA Channel 1 |
| $\begin{aligned} \text { CRE2 }= & {[(S R Q 10)(200)+(\text { SRQ11 })(201)+} \\ & (\text { SRQ12 })(202)+(\text { SRQ13 })(203)+ \\ & (\text { SRQ14) }(204)+(\text { SRQ15 })(205)+ \\ & (\text { SRQ16 })(206)+(\text { SRQ17 })(207)](210)+ \\ & {[(\text { SRQ20) }(200)+(\text { SRQ21 })(201)+} \\ & (\text { SRQ22) }(202)+(\text { SRQ13 })(203)+ \\ & (S R Q 14)(204)+(\text { SRQ15 })(205)+ \\ & (\text { SRQ16 })(206)+(\text { SRQ17 })(207)](220) \end{aligned}$ | 1. Cycle Request Enable, DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Signals presence of service request input signal from I/O Channel currently under control of DMA Channel 2 |

*Internal Card function; not routed through backplane wiring.

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} & \mathrm{CRF} 1=(\mathrm{CRE} 1)(\mathrm{PRH} 6)(\mathrm{TE} 1)(\mathrm{T} 6 \mathrm{~T} 7) \\ & \mathrm{CRF1}=(\mathrm{CRS})+[(\text { (CRE1 })+(\mathrm{PRH6})+(\mathrm{TEI})](\mathrm{T} 6 \mathrm{~T} 7) \end{aligned}$ | 1. Cycle Request FF, DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3a. *Set: generates CR1 signal <br> 3b. *Clear: controls generation of HIS signal |
| $\begin{aligned} \mathrm{CRF} 2= & (\mathrm{CRE} 2)[(\mathrm{CRE1})+(\overline{\mathrm{PRH} 6})+(\overline{\mathrm{TE} 1})] \\ & (\mathrm{TE} 2)(\mathrm{T} 6 \mathrm{~T} 7) \\ \mathrm{CRF}= & (\mathrm{CRS})+[(\mathrm{CRE} 1)(\mathrm{PRH} 6)(\mathrm{TE} 1)+ \\ & (\mathrm{CRE} 2)+(\mathrm{TE} 2)](\mathrm{T} 6 \mathrm{~T} 7) \end{aligned}$ | 1. Cycle Request FF, DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3a. *Set: generates CR2 signal <br> 3b. *Clear: controls generation of HIS signal |
| CRS $=$ POPIO (buffered) + CLC0 | 1. Control Reset to I/O Registers <br> 2. I/O Control Card <br> 3. Resets DMA Cycle Request and all I/O Control FF's when power is applied, or CLC instruction for select code 0 is executed |
| $\begin{aligned} & \mathrm{CTF} 2=(\mathrm{ADDR} 2)(\mathrm{STC}) \\ & \overline{\mathrm{CTF} 2}=(\mathrm{CRS})+(\mathrm{ADDR} 2)(\mathrm{CLC}) \end{aligned}$ | 1. DMA Register Control FF, Channel 1 <br> 2. DMA Register Card 1 <br> 3a. *Set: enables DMA Word Count Register loading <br> 3b. *Clear: enables DMA Direct Memory Address Register loading |
| $\begin{aligned} & \mathrm{CTF} 3=(\mathrm{ADDR} 3)(\mathrm{STC}) \\ & \overline{\mathrm{CTF} 3}=(\mathrm{CRS})+(\mathrm{ADDR} 3)(\mathrm{CLC}) \end{aligned}$ | 1. DMA Register Control FF, Channel 2 <br> 2. DMA Register Card 2 <br> 3a. *Set: enables DMA Word Count Register loading <br> 3b. *Clear: enables DMA Direct Memory Address loading |
| $\begin{aligned} & \mathrm{CTF6}=(\mathrm{ADDR6})(\mathrm{STC}) \\ & \overline{\mathrm{CTF}}=(\mathrm{CRS})+(\mathrm{ADDR6})(\mathrm{CLC}) \end{aligned}$ | 1. DMA I/O Control FF, Channel 1 <br> 2. DMA Control Card <br> 3a. *Set: enables DMA Channel 1 interrupt <br> 3b. *Clear: inhibits DMA Channel 1 interrupt |

[^1]TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} & \text { CTF7 }=(\mathrm{ADDR7})(\mathrm{STC}) \\ & \overline{\mathrm{CTF} 7}=(\mathrm{CRS})+(\mathrm{ADDR7})(\mathrm{CLC}) \end{aligned}$ | 1. DMA I/O Control FF, Channel 2 <br> 2. DMA Control Card <br> 3a. *Set: enables DMA Channel 2 <br> 3b. *Clear: inhibits DMA Channel 2 |
| DAWI1 $=(\overline{\text { CTF2 }}$ ) (ADDR2) (IOO) (TS) | 1. DMA Address Word Input Control, Channel 1 <br> 2. DMA Register Card 7 <br> 3. *Strobes DMA address word bits on IOBO lines 0 thru 15 into Direct Memory Address Register FF's and DMA Input (Direction) FF |
| DAWI2 $=(\overline{\text { CTF3 }})(\mathrm{ADDR} 3)(\mathrm{IOO})(\mathrm{TS})$ | 1. DMA Address Word Input Control, Channel 2 <br> 2. DMA Register Card 2 <br> 3. *Strobes DMA address word bits on IOBO lines 0 thru 15 into Direct Memory Address Register FF's and DMA Input (Direction) FF |
| DAWR1 $=(\overline{\text { C'TF2 }}$ ) (ADDR2) (IOO) (T3) | 1. DMA Address Word Reset Control, Channel 1 <br> 2. DMA Register Card 1 <br> 3. * Clears Direct Memory Address Register FF's and DMA Input (Direction) FF |
| DAWR2 $=(\mathrm{CTF} 3)(\mathrm{ADDR} 3)(\mathrm{IOO})(\mathrm{T} 3)$ | 1. DMA Address Word Reset Control, Channel 2 <br> 2. DMA Register Card 2 <br> 3. *Clears Direct Memory Address Register FF's and DMA Input (Direction) FF |
| $\begin{aligned} & \text { DIN } 1=(\text { DAWI1 })(\text { IOBO15 }) \\ & \overline{\text { DIN } 1}=(\text { DAWR1 }) \end{aligned}$ | 1. DMA Input (Direction) FF, Channel 1 <br> 2. DMA Register Card 1 <br> 3a. Set: sets input data transfer mode <br> 3b. *Clear: sets output data transfer mode |

[^2]Students Manual

Diagrams
TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} & \text { DIN2 }=(\text { DAWI } 2)(\text { IOBO15 }) \\ & \overline{\text { DIN2 }}=(\text { DAWR2 }) \end{aligned}$ | 1. DMA Input (Direction) FF, Channel 2 <br> 2. DMA Register Card 2 <br> 3a. Set: sets input data transfer mode <br> 3b. *Clear: sets output data transfer mode |
| $\begin{aligned} \text { DM0-14 } & =(\text { DMFF0-14) (SMAR1) } \\ & =(\text { DMFF0-14) (SMAR2) } \end{aligned}$ | 1. Direct Memory Address, Bits 0 thru 14 <br> 2. DMA Register Card 1 or 2 <br> 3a. **Direct Memory Address from DMA Channel 1 <br> 3b. **Direct Memory Address from DMA Channel 2 |
| $\begin{aligned} & \text { DMFF0-14 }=(\text { DAWI })(\text { IOBO0-14 }) \\ & \overline{\text { DMFF0-14 }}=(\text { DAWR1 }) \end{aligned}$ | 1. Direct Memory Address Register FF's 0 thru 14, DMA Channel 1 <br> 2. DMA Register Card 1 <br> 3a. *Set: stores direct memory starting address for DMA Channel 1 <br> 3b. *Clear: all DMA Channel 1 Direct Memory Address Register FF's reset |
| $\begin{aligned} & \text { DMFF0-14 }=(\text { DAWI } 2)(\text { IOBO } 0-14) \\ & \overline{\text { DMFF0-14 }}=(\text { DAWR } 2) \end{aligned}$ | 1. Direct Memory Address Register FF's 0 thru 14, DMA Channel 2 <br> 2. DMA Register Card 2 <br> 3a. *Set: stores direct memory starting address for DMA Channel 2 <br> 3b. *Clear: all DMA Channel 2 Direct Memory Address Register FF's reset |
| DWCI1 $=(\mathrm{CTF} 2)(\mathrm{ADDR} 6)(\mathrm{IOO})(\mathrm{TS})$ | 1. DMA Word Count Input Control, Channel 1 <br> 2. DMA Register Card 1 <br> 3. *Strobes DMA Word Count bits on IOBO lines 0 thru 13 into Word Count Register FF's |
| DWCI2 $=(\mathrm{CTF} 3)(\mathrm{ADDR} 7)(\mathrm{IOO})(\mathrm{TS})$ | 1. DMA Word Count Input Control, Channel 2 <br> 2. DMA Register Card 2 <br> 3. *Strobes DMA Word Count bits on IOBO lines 0 thru 13 into Word Count Register FF's |
| DWCR1 $=(\mathrm{CTF} 2)(\mathrm{ADDR} 2)(\mathrm{IOO})(\mathrm{T} 3)$ | 1. DMA Word Count Reset Control, Channel 1 <br> 2. DMA Register Card 1 <br> 3. *Clears Word Count Register FF's and Overflow (Rollover) FF |

*Internal card function; not routed through backplane wiring
**Pseudo control function

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| DWCR2 $=(\mathrm{CTF} 3)(\mathrm{ADDR} 3)(\mathrm{IOO})(\mathrm{T} 3)$ | 1. DMA Word Count Reset Control, Channel 2 <br> 2. DMA Register Card 2 <br> 3. *Clears Word Count Register FF's and Overflow (Rollover) FF |
| EDT (not used) |  |
| ENF = T2 (buffered) | 1. Enable Flag <br> 2. I/O Control Card <br> 3. Clocking control signal to DMA Control Card and DMA Address Encoder Card |
| $\mathrm{EPH}=\overline{\mathrm{PH} 5}$ | 1. Enable Phase <br> 2. Direct Memory Logic Card <br> 3. **Enables Phase FF output gates on Timing Generator Card when present; inhibits Phase FF output gates when absent |
| $\begin{aligned} \mathrm{FBF6}= & {[(\mathrm{POPIO})+(\mathrm{TE} 1)(\mathrm{WCR1})+} \\ & (\mathrm{ADDR6})(\mathrm{STF})](\mathrm{FBF6}) \end{aligned}$ | 1. Flag Buffer FF I/O Channel 6 <br> 2. DMA Control Card <br> 3a. *Set: enables Flag 6 FF, DMA Channel 1 <br> 3b. *Clear: inhibits Flag 6 FF, DMA Channel 1 |
| $\left.\begin{array}{rl} \mathrm{FBF7}= & {[(\mathrm{POPIO})+(\mathrm{TE} 2)(\mathrm{WCR} 2)+} \\ & (\mathrm{ADDR})(\mathrm{STF})](\mathrm{FBF} 7) \end{array}\right]=[(\mathrm{FBF7}=[(\mathrm{IAK})(\mathrm{IRQ} 7)+(\mathrm{ADDR} 7)(\mathrm{CLF})] \quad(\mathrm{FBF} 7) .$ | 1. Flag Buffer FF I/O Channel 7 <br> 2. DMA Control Card <br> 3a. *Set: enables Flag 7 FF, DMA Channel 2 <br> 3b. *Clear: inhibits Flag 7 FF, DMA Channel 2 |
| $\begin{aligned} & \mathrm{FLF6}=(\mathrm{FBF} 6)(\mathrm{ENF}) \\ & \overline{\mathrm{FLF}}=(\mathrm{ADDR} 6)(\mathrm{CLF}) \end{aligned}$ | 1. Flag FF I/O Channel 6 <br> 2. DMA Control Card <br> 3a. *Set: enables interrupt request from DMA Channel 1 <br> 3b. *Clear: inhibits interrupt request from DMA Channel 1 |
| $\begin{aligned} & \mathrm{FLF7}:=(\mathrm{FBF} 7)(E N F) \\ & \mathrm{FLF} 7=(\mathrm{ADDIR} 7)(\mathrm{CLF}) \end{aligned}$ | 1. Flag FF I/O Channel 7 <br> 2. DMA Control Card <br> 3a. *Set: enables interrupt request from DMA Channel 2 <br> 3b. *Clear: inhibits interrupt request from DMA Channel 2 |

[^3]TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| FLG0 $=(\mathrm{IRQ6})+(\mathrm{IRQ})^{\prime}$ | 1. Flag from I/O Channel 6, DMA Channel 1 or 2 <br> 2. DMA Control Card <br> 3. Clocks generation of Interrupt signal on I/O Address Card |
| $\mathrm{HIS}=(\mathrm{CR} 1)+(\mathrm{CR} 2)+(\mathrm{PH} 5)$ | 1. Hold Interrupt System <br> 2. DMA Address Encoder Card <br> 3. Inhibits interrupt system during phase 5 data transfer cycles |
| $\mathrm{IAK}=(\mathrm{ICF})(\mathrm{PH} 1)(\mathrm{T} 1)$ | 1. Interrupt Acknowledge <br> 2. I/O Control Card <br> 3. Clocks reset of Flag Buffer 6 and Flag Buffer 7 FF's on DMA Control Card |
| IDW1 $=(\mathrm{CM} 1)(\mathrm{CR1})(\mathrm{CDF} 1)(\mathrm{IOI})$ | 1. Input Data Word from DMA Channel 1 <br> 2. DMA Address Encoder <br> 3. Strobes high character data bits stored by Input Holding Register onto IOBI lines 0-7 |
| IDW2 $=(\mathrm{CM} 2)(\mathrm{CR} 2)(\mathrm{CDF} 2)(\mathrm{IOI})$ | 1. Input Data Word from DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. Strobes high character data bits stored by Input Holding Register onto IOBI lines 0-7 |
| IEN6 = (ISEF) | 1. Interrupt Enable, I/O Select Codes 6 and 7 <br> 2. I/O Control Card <br> 3. Interrupt Enable for DMA Channels 1 and 2 |
| $\mathrm{IHC1}=(\mathrm{CM} 1)(\mathrm{CR1})(\overline{\mathrm{CDF} 1})(\mathrm{IOI})(\mathrm{ENF})(\mathrm{TS})$ | 1. Input High Character to DMA Channel 1 <br> 2. DMA Address Encoder <br> 3. Strobes data bits on IOBI lines $0-7$ into Input Holding Register for DMA Channel 1 |
| $\mathrm{IHC} 2=(\mathrm{CM} 2)(\mathrm{CR} 2)(\overline{\mathrm{CDF} 2})(\mathrm{IOI})(\mathrm{ENF})(\mathrm{TS})$ | 1. Input High Character to DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. Strobes data bits on IOBI lines 0-7 into Input Holding Register for DMA Channel 2 |
| $\begin{aligned} & \text { IHR10-17 }=(\mathrm{IOBO} 0-7)(\mathrm{IHC} 1) \\ & \overline{\text { IHR10-17 }}=(\mathrm{IOBOO}-7)(\mathrm{IHC} 1) \end{aligned}$ | 1. Input Holding Register FF's, DMA Channel 1 <br> 2. DMA Character Packer Card <br> 3a. *Sct: register FF stores binary 1 high character data bit <br> 3b. *Clear: register FF stores binary 0 high character data bit |

*Internal card function; not routed through backplane wiring

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} & \text { IHR20-27 }=(\mathrm{IOBO}-7)(\mathrm{IHC} 2) \\ & \overline{\text { IHR20-27 }}=(\overline{\mathrm{IOBOO}-7})(\mathrm{IHC} 2) \end{aligned}$ | 1. Input Holding Register FF's, DMA Channel 2 <br> 2. DMA Character Packer Card <br> 3a. *Set: register FF stores binary 1 high character data bit <br> 3b. *Clear: register FF stores binary 0 high character data bit |
| $\mathrm{IIR}=(\mathrm{PH} 5)$ | 1. Inhibit Instruction Register Output Signal <br> 2. Direct Memory Logic Card <br> 3. **Inhibits gencration of Instruction Register enabling signal on Timing Generator Board |
| IN (not used) |  |
| IOBIO-7 = (Refer to applicable I/O Interface Card Manual) $\begin{aligned} & =(\mathrm{WC} 0-7)(\mathrm{ADDR} 2)(\mathrm{IOI}) \\ & =(\mathrm{WC} 0-7)(\mathrm{ADDR} 3)(\mathrm{IOI}) \end{aligned}$ | 1. I/O Bus Input, Lines 0-7 <br> 2a. I/O Interface Cards <br> 3a. Word or low character input bits 0-7 from I/O Channels to S-Bus lines 0-7, or high character input bits 0-7 to DMA Character Packer Card <br> 2b. DMA Register Card 1 <br> 3 b. Word count bits $0-7$, DMA Channel 1, to S-Bus lines 0-7 <br> 2c. DMA Register Card 2 <br> 3c. Word count, bits $0-7$, DMA Channel 2, to S-Bus lines 0-7 |
| $\begin{aligned} \text { IOBI8-13 }= & \text { (Refer to applicable I/O Interface } \\ & \text { Card Manual) } \\ = & (\text { IHR10-15) (IDW1) } \\ = & (\text { IHR20-25) (IDW2) } \\ = & (W C 8-13)(\text { ADDR2 })(\text { IOI }) \\ = & (W C 8-13)(\text { ADDR3 })(\mathrm{IOI}) \end{aligned}$ | 1. I/O Bus Input, Lines 8-13 <br> 2a. I/O Interface Card <br> 3a. Word input bits $8-13$ from I/O Channel to S-Bus lines 8-13 <br> 2b. DMA Character Packer Card <br> 3b. High Character input bits $0-5$ from DMA Channel 1 to S -Bus lines 8-13 <br> 2c. DMA Character Packer Card <br> 3c. High character input bits $0-5$ from DMA Channel 2 to S -Bus lines 8-13 <br> 2d. DMA Register Card 1 <br> 3d. Word count bits $8-13$, DMA Channel 1 , to S-Bus lines 8-13 <br> 2e. DMA Register Card 2 <br> 3e. Word count bits $8-13$, DMA Channel 2 , to S-Bus lines 8-13 |

[^4]TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} \text { IOBI } 14,15= & \text { (Refer to applicable I/O Interface } \\ & \text { Card Manual) } \\ = & (\text { IHR16, 17) (IDW1) } \\ = & (\text { IHR26, } 27)(\text { IDW2) } \end{aligned}$ | 1. I/O Bus Input, Lines 14 and 15 <br> 2a. I/O Interface Cards <br> 3a. Word input bits 14 and 15 from I/O Channel to S-Bus lines 14 and 15 <br> 2b. DMA Character Packer Card <br> 3b. High character input bits 6 and 7 from DMA Channel 1 to S-Bus lines 14 and 15 <br> 2c. DMA Character Packer Card <br> 3c. High character input bit 6 and 7 from DMA Channel 2 to S-Bus lines 14 and 15 |
| $\begin{aligned} \text { IOBO } 0-7 & =(\mathrm{RBO}-7)(\mathrm{IOCO}) \\ & =(\mathrm{TRO}-7)(\mathrm{IODO}) \\ & =(\mathrm{TR} 8-15)(\mathrm{OHC} 1+\mathrm{OHC} 2) \\ & =(\mathrm{OHR} 10-17)(\mathrm{OLC} 1) \\ & =(\mathrm{OHR} 20-27)(\mathrm{OLC} 2) \end{aligned}$ | 1. I/O Bus Output Lines 0-7 <br> 2a. Arithmetic Logic Board <br> 3a. Output from R-Bus lines 0-7 <br> 2b. DMA Character Packer Card <br> 3b. Word output bits $0-7$ from DMA Channel 1 or 2 <br> 2c. DMA Character Packer Card <br> 3c. High character output bits 0-7 from DMA Channel 1 or 2 <br> 2d. DMA Character Packer Card <br> 3d. Low character output bits 0-7 from DMA Channel 1 <br> 2e. DMA Character Packer Card <br> 3e. Low character output bits $0-7$ from DMA Channel 2 |
| $\begin{aligned} \text { IOBO8-15 } & =(\text { RB8 }-15)(\text { IOCO }) \\ & =(\text { TR8-15 })(\text { IODO }) \end{aligned}$ | 1. I/O Bus Output Lines 8-15 <br> 2a. Arithmetic Logic Card <br> 3a. Output from R -Bus lines $8-15$ <br> 2b. DMA Character Packer Card <br> 3b. Word output bits $8-15$ from DMA Channel 1 or 2 |
| IOCI $=($ PH5 $)[(\mathrm{CR1})($ DIN1 $)+(\mathrm{CR} 2)(\mathrm{DIN} 2)](\mathrm{ENF})$ | 1. I/O Control Input <br> 2. DMA Control Card <br> 3. **Same as **IOI |
| $\mathrm{IODO}=\left[\begin{array}{l} (\mathrm{CM} 1)(\mathrm{CR} 1)+(\mathrm{CM} 2)(\mathrm{CR} 2)](\mathrm{PH} 5) \\ (\mathrm{CR} 1)(\overline{\mathrm{DIN} 1)}+(\mathrm{CR} 2)(\overline{\mathrm{DIN} 2})](\mathrm{T} 4 \mathrm{~T} 5 \mathrm{~B}) \end{array}\right.$ | 1. I/O Data Out (DMA Channel 1 or 2) <br> 2. DMA Control Card <br> 3. Strobes word data bits TR0 thru TR15 onto IOBO lines 0-15 |

[^5]| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} \mathrm{IOGB} & =(\mathrm{IOG} \text { delayed } 100 \mathrm{~ns}) \\ & =(\mathrm{CR} 1)(\mathrm{PH} 5)+(\mathrm{CR} 2)(\mathrm{PH} 5) \end{aligned}$ | 1. IOG Buffered <br> 2a. I/O Control Card <br> 3a. Select code address enabling signal for I/O channels addressed under program control <br> 2b. DMA Address Encoder Card <br> 3b. **Select code address enabling signal for I/O channels addressed by DMA Channel 1 or 2 |
| $\begin{aligned} \mathrm{IOI} & =(\mathrm{IOG})(\mathrm{T} 4 \mathrm{~T} 5)(\mathrm{TR} 8)(\mathrm{TR} 7)+(\mathrm{SEO})(\mathrm{T} 2) \\ & =(\mathrm{PH} 5)[(\mathrm{CR} 1)(\mathrm{DIN} 1)+(\mathrm{CR} 2)(\mathrm{DIN} 2)](\mathrm{ENF}) \end{aligned}$ | 1. I/O Input <br> 2a. Shift Logic Card <br> 3a. Enables IOBI lines under program or switch register control <br> 2b. DMA Control Card <br> 3b. **Enables IOBI lines under control of DMA Channel 1 or 2 |
| $\begin{aligned} & \mathrm{IOO}= \underset{(\mathrm{SRG})(\mathrm{T} 3)]}{(\mathrm{T} 3 \mathrm{~T} 4)(\mathrm{TR} 8)(\mathrm{TR} 7)(\mathrm{TR} 6)[(\mathrm{IOG})+} \\ &= \\ &=(\mathrm{T} 3 \mathrm{~T} 4)(\mathrm{PH} 5)[(\mathrm{CR} 1)(\overline{\mathrm{DIN} 1})+ \\ &(\mathrm{CR} 2)(\mathrm{DIN} 2)] \end{aligned}$ | 1. I/O Output <br> 2a. Shift Logic Card <br> 3a. Enables IOBO lines under program control <br> 2b. DMA Control Card <br> 3b. **Enables IOBO lines under control of DMA Channel 1 or 2 |
| $\begin{aligned} & \mathrm{IRF6}=(\mathrm{SIR})(\mathrm{PRH} 6)(\mathrm{FBF6})(\mathrm{IEN6})(\text { FLF6 })(\mathrm{CTF6}) \\ & \overline{\mathrm{IRF6}}=(\mathrm{ENF}) \end{aligned}$ | 1. Interrupt Request $\mathrm{FF}, \mathrm{I} / \mathrm{O}$ Channel 7 <br> 2. DMA Control Card <br> 3a. *Set: generates IRQ6 and FLG0 signals for DMA Channel 1 <br> 3b. *Clear: inhibits IRQ6 and FLG0 signals for DMA Channel 1 |
| $\begin{aligned} & \mathrm{IRF7}=(\mathrm{SIR})(\mathrm{PRH} 7)(\mathrm{FBF7})(\mathrm{IEN6})(\mathrm{FLF7})(\mathrm{CTF7}) \\ & \overline{\mathrm{RFF}}=(\mathrm{ENF}) \end{aligned}$ | 1. Interrupt Request $\mathrm{FF}, \mathrm{I} / \mathrm{O}$ Channel 7 <br> 2. DMA Control Card <br> 3a. *Set: generates IRQ6 and FLG0 signals from DMA Channel 2 <br> 3b. *Clear: inhibits IRQ6 and FLG0 signals from DMA Channel 2 |
| $\underline{I R Q 6}=1 \mathrm{FFG}$ | 1. Interrupt Request, I/O Channel 6 <br> 2. DMA Control Card <br> 3. Interrupt Request to I/O Address Card from DMA Channel 1 |

*Internal card function; not routed through backplane wiring
** Pseudo control function

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| IRQ7 $=$ IRF7 | 1. Interrupt Request, I/O Channel 7 <br> 2. DMA Control Card <br> 3. Interrupt Request to I/O Address Card from DMA Channel 2 |
| ISG $=($ PH5 $)[(\mathrm{CR} 1)($ DIN1 $)+(\mathrm{CR} 2)($ DIN2 $)](\mathrm{ENF})$ | 1. Inhibit Strobe Generator <br> 2. DMA Control Card <br> 3. **Inhibits generation of Memory Strobe Timing (MST) signal on Timing Generator Card |
| $\begin{aligned} \mathrm{M} 0-14 & =(\mathrm{MRO}-14)(\overline{\mathrm{PH} 5}) \\ & =(\mathrm{DMO}-14)(\mathrm{PH} 5) \\ \overline{\mathrm{M} 0-12} & =(\overline{\mathrm{MRO}}-14)(\overline{\mathrm{PH} 5}) \\ & =(\mathrm{DM} 0-14)(\mathrm{PH} 5) \end{aligned}$ | 1. Memory Address Bits <br> 2. Direct Memory Logic Card <br> 3a. Provides binary 1 memory address bits during program control <br> 3b. **Provides binary 1 memory address bits during DMA Channel 1 or 2 control <br> 3c. Provides binary 0 memory address bits during program control <br> 3d. **Provides binary 0 memory address bits during DMA Channel 1 or 2 control |
| $\mathrm{OHC1}=(\mathrm{CM} 1)(\mathrm{CR1})(\overline{\mathrm{CDI}})(\mathrm{IOO})(\mathrm{OUT})$ | 1. Output High Character from DMA Channel 1 <br> 2. DMA Address Encoder <br> 3. Strobes high character data bits from TR8 thru TR15 onto IOBO lines $0-7$, respectively; strobes low character data bits from TR0 thru TR7 into Channel 1 Output Holding Register |
| $\mathrm{OHC} 2=(\mathrm{CM} 2)(\mathrm{CR} 2)(\overline{\mathrm{CD} 2})(\mathrm{IOO})(\mathrm{OUT})$ | 1. Output High Character from DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. Strobes high character data bits TR8 thru TR15 onto IOBO lines 0-7, respectively; strobes low character data bits from TR0 thru TR7 into Channel 2 Output Holding Register |
| $\begin{aligned} & \text { OHR } 10-17=(\mathrm{TRO}-7)(\mathrm{OHC} 1) \\ & \overline{\text { OHR } 10-17}=(\overline{\mathrm{TRO}}-7)(\mathrm{OHC} 1) \end{aligned}$ | 1. Output Holding Register FF's, DMA Channel 1 <br> 2. DMA Character Packer Card <br> 3a. *Set: register FF stores binary 1 low character data bit <br> 3b. *Clear: register FF stores binary 0 low character data bit |

*Internal card function; not routed through backplane wiring
** Pseudo control function

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} & \mathrm{OHR} 20-27=(\mathrm{TRO}-7)(\mathrm{OHC} 2) \\ & \overline{\mathrm{OHR} 20-27}=(\mathrm{TRO}-7)(\mathrm{OHC} 2) \end{aligned}$ | 1. Output Holding Register FF's DMA Channel 2 <br> 2. DMA Character Packer Card <br> 3a. *Set: register FF stores binary 1 low character data bit <br> 3b. *Clear: register FF stores binary 0 low character data bit |
| OLC1 $=(\mathrm{CM} 1)(\mathrm{CR1})(\mathrm{CDF} 1)(\mathrm{T} 4 \mathrm{~T} 5$ Delayed $)$ | 1. Output Low Character from DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. Strobes low character data bits stored by Output Holding Register onto IOBO lines 0-7 |
| OLC2 $=(\mathrm{CM} 2)(\mathrm{CR} 2)(\mathrm{CDF} 2)(\mathrm{T} 4 \mathrm{~T} 5$ Delayed $)$ | 1. Output Low Character from DMA Channel 2 <br> 2. DMA Channel 2 <br> 3. Strobes low character data bits stored by Output Holding Register onto IOBO lines 0-7 |
| $\begin{aligned} \text { OUT }= & (\text { COUT })(\text { PH5 }) \\ & (\text { CR2 })(\text { DIN2 })] \end{aligned}(\text { CR1 })(\text { DIN1 })+$ | 1. Output High Character <br> 2. DMA Control Card <br> 3. Enables generation of OHC1 signal |
| $\mathrm{P} 123=\mathrm{PH} 5$ | 1. Phase 1, Phase 2, or Phase 3 <br> 2. Direct Memory Logic Card <br> 3. **Simulates P123 output on Timing Generator Card |
| $\mathrm{P} 123 \mathrm{G}=\overline{\mathrm{PH} 5}$ | 1. Phase 1, Phase 2, or Phase 3 <br> 2. Direct Memory Logic Card <br> 3. **Inhibits A/B Address Flip-Flop on Shift Logic Card during phase 5 cycles |
| $\begin{aligned} & \mathrm{PH5}=[(\mathrm{CR} 1)+(\mathrm{CR} 2)] \mathrm{T} 7 \mathrm{TS} \\ & \mathrm{PHS}=: \mathrm{T} 7 \mathrm{TS} \end{aligned}$ | 1. Phase 5 FF , DMA Channel 1 or 2 <br> 2. DMA Control Card <br> 3a. Primary DMA control signal; turns-on phase 5 direct memory access cycle and controls pseudo operation of Central Processor and I/O Control System <br> 3b. *Turns-off phase 5 |
| $\mathrm{POPIO}=\mathrm{T} 5[(\mathrm{POFP})+(\mathrm{PRS})(\overline{\mathrm{SWC}})]$ | 1. Power On Pulse to I/O <br> 2. Timing Generator Card <br> 3. Resets Flag Buffer 6 FF and Flag Buffer 7 FF when power is applied |

[^6]TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| PRH6 $=$ PRL5 | 1. Priority High I/O Channel 6; Priority Low I/O Channel 5 <br> 2. Power Fail Control Card <br> 3. Enables DMA Channel 1 cycle request and interrupt request |
| PRH7 $=\underset{(\mathrm{IEN6})}{\mathrm{PRL} 6}=(\mathrm{PRH6})[(\overline{\mathrm{FLF} 6})+(\mathrm{CTF6})+$ | 1. Priority High I/O Channel 7; Priority Low I/O Channel 6 <br> 2. DMA Control Card <br> 3. *Enables DMA Channel 2 cycle request and interrupt request |
| PRH10 $=\underset{(\mathrm{PRL} 76}{\mathrm{PR}}]=(\mathrm{PRH} 7)[(\overline{\mathrm{FLF} 7})+(\overline{\mathrm{CTF6}})+$ | 1. Priority Low I/O Channel 7; Priority High I/O Channel 10 <br> 2. DMA Control Card <br> 3. Enables I/O Channel 10 |
| $S C L 0=(100)+(200)$ $=(\overline{T R 2})(\overline{T R 1})(\overline{T R O})(\mathrm{PH} 5)$ | 1. Select Code Least Significant Octal Zero <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O channels, addressed under control of DMA Channel 1 or 2 , having least significant select code digit zero <br> 2b. I/O Address Card <br> 3b. Address enabling signal to all I/O channels, addressed under program control, having least significant select code digit zero |
| $\begin{aligned} \mathrm{SCL} 1 & =(\overline{101})+(201) \\ & =(\overline{\mathrm{TR} 2})(\overline{\mathrm{TR} 1})(\mathrm{TR} 0)(\overline{\mathrm{PH} 5}) \end{aligned}$ | 1. Select Code Least Significant Octal One <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O channels, addressed under control of DMA Channel 1 or 2 , having least significant select code digit one <br> 2b. I/O Address Card <br> 3b. Address enabling signal to all I/O channels, addressed under program control, having least significant select code digit one |
| SCL2 $=(102)+(202)$ | 1. Select Code Least Significant Octal Two <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O chamels, addressed under control of DMA Channel 1 or 2 , having least significant select code digit two |

[^7]TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\mathrm{SCL} 2=(\mathrm{TR} 2)(\mathrm{TR1})(\mathrm{TR} 0)(\overline{\mathrm{PH} 5})$ | 1. Select Code Least Significant Octal Two (cont) <br> 2b. I/O Address Card <br> 3b. Address enabling signal to all I/O channels, addressed under program control, having least significant select code digit two |
| $\begin{aligned} \mathrm{SCL} 3 & =(\overline{103})+(203) \\ & =(\overline{\mathrm{TR} 2})(\mathrm{TR} 1)(\mathrm{TR} 0)(\overline{\mathrm{PH} 5}) \end{aligned}$ | 1. Select Code Least Significant Octal Three <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O channels, addressed under control of DMA Channel 1 or 2, having least significant select code digit three <br> 2b. I/O Address Card <br> $3 b$. Address enabling signal to all $I / O$ channel's, addressed under program control, having least significant select code digit three |
| $\begin{aligned} \mathrm{SCL4} & =(104)+(204) \\ & =(\mathrm{TR} 2)(\overline{\mathrm{TR} 1})(\overline{\mathrm{TRO}})(\mathrm{PH} 5) \end{aligned}$ | 1. Select Code Least Significant Octal Four <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O channels, addressed under control of DMA Channel 1 or 2 , having least significant select code digit four <br> 2b. I/O Address Card <br> 3b. Address enabling signal to all I/O channels, addressed under program control, having least significant select code digit four |
| $\begin{aligned} \text { SCL5 } & =(\overline{105})+(\overline{205}) \\ & =(\mathrm{TR} 2) \text { (TR1) (TR0) (PH5) } \end{aligned}$ | 1. Select Code Least Significant Octal Five <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O channels, addressed under control of DMA Channel 1 or 2, having least significant select code digit five <br> 2b. I/O Address Card <br> 3b. Address enabling signal to all I/O channels, addressed under program control, having least significant select code digit five |
| $\begin{aligned} \mathrm{SCLG} & =(106)+(206) \\ & =(\mathrm{TR} 2)(\mathrm{TR} 1)(\overline{\mathrm{TRO}})(\mathrm{PH} 5) \end{aligned}$ | 1. Select Code Least Significant Octal Six <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O channels, addressed under control of DMA Channel 1 or 2 , having least significant select code digit six <br> 2b. I/O Address Card <br> 3b. Address enabling signal to all I/O channels. addressed under program control, having least significant select code digit six |

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} \mathrm{SCL7} & =(\overline{107})+(\overline{207}) \\ & =(\mathrm{TR} 2)(\mathrm{TR} 1)(\mathrm{TR} 0)(\overline{\mathrm{PH} 5}) \end{aligned}$ | 1. Select Code Least Significant Octal Seven <br> 2a. DMA Address Encoder Card <br> 3a. **Address enabling signal to all I/O channels, addressed under control of DMA Channel 1 or 2, having least significant select code digit seven <br> 2b. I/O Address Card <br> 3b. Address enabling signal to all I/O channels, addressed under program control, having least significant select code digit seven |
| SCM0 $=(\overline{\mathrm{TR5}})(\overline{\mathrm{TR} 4})(\overline{\mathrm{TR} 3})(\overline{\mathrm{PH} 5})$ | 1. Select Code Most Significant Octal Zero <br> 2. I/O Address Card <br> 3. **Address enabling signal to all I/O channels, addressed under program control, having most significant select code digit zero |
| $\begin{aligned} \mathrm{SCM} 1 & =(\overline{\mathrm{TR} 5})(\overline{\mathrm{TR} 4})(\mathrm{TR} 3)(\overline{\mathrm{PH} 5}) \\ & =\left[\frac{(110)(\mathrm{CR} 1)(\mathrm{PH} 5)+(210)(\mathrm{CR} 2)(\mathrm{PH} 5)]}{(\mathrm{SSFF} 15)}\right. \end{aligned}$ | 1. Select Code Most Significant Octal One <br> 2a. I/O Address Card <br> 3a. Address enabling signal to all I/O channels, addressed under program control, having most significant select code digit one <br> 2b. DMA Address Encoder Card <br> 3b. **Address enabling signal to all I/O channels, addressed by DMA Channel 1 or 2, having most significant select code digit one |
| $\begin{aligned} \mathrm{SCM} 2 & =(\mathrm{TR} 5)(\mathrm{TR} 4)(\mathrm{TR} 3)(\mathrm{PH} 5) \\ & =\left[\frac{(120)(\mathrm{CR} 1)(\mathrm{PH} 5)+(220)(\mathrm{CR} 2)(\mathrm{PH} 5)]}{(\mathrm{SSFF} 25)}\right. \end{aligned}$ | 1. Select Code Most Significant Octal Two <br> 2a. I/O Address Card <br> 3a. Address enabling signal to all I/O channels, addressed under progiram control, having most significant select code digit two <br> 2b. DMA Address Encoder Card <br> 3b. **Address enabling sígnal to all I/O channels, addressed by DMA Channel 1 or 2, having most significant select code digit two |
| $\mathrm{SFC}=(\mathrm{IOG})(\overline{\mathrm{TR} 8})(\mathrm{TR} 7)(\overline{\mathrm{TR6}})$ | 1. Skip if Flag Clear, Decoded <br> 2. Shift Logic Card <br> 3. Tests flag status on DMA Control Card under program control |
| $\mathrm{SFS}=(\mathrm{IOG})(\mathrm{TR8})(\mathrm{TR} 7)(\mathrm{TR6})$ | 1. Skip if Flag Set, Decoded <br> 2. Shift Logic Card <br> 3. Tests Flag status on DMA Control Card under program control |

[^8]TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Diagnostic <br> 2. Source <br> 3. Function |
| :---: | :---: |
| SIR $=$ T5 (buffered) | 1. Set Interrupt Request <br> 2. I/O Control Card <br> 3. Enables interrupt logic on DMA Control Card |
| $\mathrm{SKF}=(\mathrm{ADDR} 6)(\mathrm{SFC})(\overline{\mathrm{FLF} 6})+$ <br> (ADDR6) (SFS) (FLF6) + <br> (ADDR7) (SFC) (FLF7) + <br> (ADDR7) (SFS) (FLF7) | 1. Skip on Flag Signal <br> 2. DMA Control Card <br> 3. Flag status signal to Control Processor from DMA Channel 1 or 2 |
| $\begin{aligned} \text { SMAR1 } & =(\mathrm{CR} 1)(\mathrm{PH} 5)(\overline{\text { DIN1 }})(\mathrm{COUT}) \\ & =(\mathrm{CR} 1)(\mathrm{PH} 5)(\text { DIN1) (CIN) } \end{aligned}$ | 1. Step Memory Address Register, DMA Channel 1 <br> 2. DMA Control Card <br> 3a. Increments Direct Memory Address Register (on DMA Register Card 1) by one after completion of phase 5 word or high character output transfer <br> 3b. Increments Direct Memory Address Register (on DMA Register Card 1) by one after completion of phase 5 word or low character input transfer |
| $\begin{aligned} \text { SMAR2 } & =(\mathrm{CR} 2)(\text { PH5 })(\overline{\text { DIN2 } 2) ~(C O U T) ~} \\ & =(\mathrm{CR} 2)(\text { PH5 })(\text { DIN2) (CIN) } \end{aligned}$ | 1. Step Memory Address Register, DMA Channel 2 <br> 2. DMA Control Card <br> 3a. Increments Direct Memory Address Register (on DMA Register Card 2) by one after completion of phase 5 word or high character output transfer <br> 3b. Increments Direct Memory Address Register (on DMA Register Card 2) by one after completion of phase 5 word or low character input transfer |
| SRQ10-17, 20-27 = FLFi | 1. Service Request Signals to DMA <br> 2. Flag FF on Interface Card in I/O Channel i <br> 3. Sets Cycle Request FF of DMA Channel 1 or 2 on DMA Address Encoder Card |
| SSFF10-15 = (SSI1) (IOBO0-5) | 1. Service Select Register FF's, DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3a. *Set: register FF stores binary 1 select code bit making up address of I/O channel to be serviced by DMA Channel 1 |

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\overline{\text { SSFF10-25 }}=(\mathrm{SSI} 1)(\overline{\text { IOBO } 0-5})$ | 1. Service Select Register FF's, DMA Channel 1 (cont) <br> 3b. *Clear: register FF stores binary 0 select code bit making up address of I/O channel to be serviced by DMA Channel 2 |
| SSFF20-25 = (SSI2) (IOBO0-5) $\overline{\mathrm{SSFF} 20-25}=(\mathrm{SSI} 2)(\overline{\mathrm{IOBOO}}-5)$ | 1. Service Select Register FF's, DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3a. *Set: register FF stores binary 1 select code bit making up address of I/O channel to be serviced by DMA Channel 2 <br> 3b. *Clear: register FF stores binary 0 select code bit making up address of I/O channel to be serviced by DMA Channel 2 |
| SSIL $=($ ADDR6 $)(100)$ | 1. Service Select Input Control, DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Strobes select code bits and character mode bits of DMA control word into Service Select Register and Character Mode FF, respectively, of DMA Channel 1 |
| SSI2 $=($ AIDDR 7$)(\mathrm{IOO})$ | 1. Service Select Input Control, DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Strobes select code bit and character mode bit of DMA control word into Service Select Register and Character Mode FF, respectively, of DMA Channel 2 |
| $\begin{aligned} \mathrm{STC}= & (\mathrm{IOG})(\mathrm{T} 4)(\overline{\mathrm{TR} 11})(\mathrm{TR} 8)(\mathrm{TR} 7)(\mathrm{TR} 6) \\ & =[(\mathrm{STCD} 1)(\mathrm{CR} 1)(\mathrm{WCR} 1)(\overline{\mathrm{DIN} 1})+ \\ & (\mathrm{STCD} 2)(\mathrm{CR} 2)(\overline{\mathrm{WCR} 2)}(\overline{\mathrm{DIN} 2})](\mathrm{T} 3 \mathrm{~T} 4 \mathrm{~B}) \end{aligned}$ | 1. Set Control Signal <br> 2a. Shift Logic Card <br> 3a. Sets I/O Control FF addressed by program instructions <br> 2b. DMA Control Card <br> 3b. **Sets I/O Control FF addressed by DMA Channel 1 or 2 |
| $\begin{aligned} & \mathrm{STCD1}=(\mathrm{ADDR} 6)(\mathrm{IOO})(\mathrm{IOBO} 15) \\ & \overline{\mathrm{STCD1}}=(\mathrm{ADDR} 6)(\mathrm{IOO})(\overline{\mathrm{IOBO} 15}) \end{aligned}$ | 1. Set Control Decision FF <br> 2. DMA Control Card <br> 3a. *Set: enables generation of STC signal by DMA Channel 1 <br> 3b. *Clear: inhibits generation of STC signal by DMA Channel 1 |

*Internal card function; not routed through backplane wiring
**Pseudo control function

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\begin{aligned} & \mathrm{STCD} 2=(\mathrm{ADDR} 7)(\mathrm{IOO})(\mathrm{IOBO} 15) \\ & \overline{\mathrm{STCD}} \overline{2}=(\mathrm{AIDR} 7)(\mathrm{IOO})(\overline{\mathrm{IOBO} 5}) \end{aligned}$ | 1. Set Control Decision FF <br> 2. DMA Control Card <br> 3a. *Set: enables generation of STC signal by DMA Channel 2 <br> 3b. *Clear: inhibits generation of STC signal by DMA Channel 2 |
| $\mathrm{STF}=(\mathrm{IOG}+\mathrm{SRG})[(\mathrm{T} 3)(\overline{\mathrm{TR} 8})(\overline{\mathrm{TR} 7})(\mathrm{TR} 6)]$ | 1. Set Flag Signal <br> 2. Shift Logic Card <br> 3. Sets Flag FF addressed by program instruction |
| SWCR1 $=(\mathrm{CR} 1)(\mathrm{CIN})(\mathrm{T} 7)$ | 1. Step Word Count Register, DMA Channel 1 <br> 2. DMA Control Card <br> 3. Increments Word Count Register (on DMA Register Card 1) after completion of phase 5 word or character transfer by DMA Channel 1 |
| SWCR2 $=(\mathrm{CR} 2)(\mathrm{CIN})(\mathrm{T} 7)$ | 1. Step Word Count Register, DMA Channel 2 <br> 2. DMA Control Card <br> 3. Increments Word Count Register (on DMA Register Card 2) after completion of phase 5 word or character transfer by DMA Channel 2 |
| SWST $=(\mathrm{PH} 5)[(\mathrm{CR} 1)($ DIN1) $+(\mathrm{CR} 2)($ DIN2) $]$ (ENF) | 1. Switch Store in T-Register <br> 2. DMA Control Card <br> 3. **Enables Store T-Bus in T-Register signal (STBT) on Instruction Decoder Card |
| $\begin{aligned} & \mathrm{TE1}=(\mathrm{ADDR6})(\mathrm{STC}) \\ & \overline{\mathrm{TET}}=(\mathrm{CRS})+(\mathrm{FBF6})(\mathrm{T} 4 \mathrm{~T} 5 \mathrm{~B}) \end{aligned}$ | 1. Transfer Enable FF, DMA Channel 1 <br> 2. DMA Control Card <br> 3a. Set: enables DMA Channel 1 to accept service requests from selected I/O channels <br> 3 b . Clear: inhibits service request processing by DMA Channel 1 |
| $\begin{aligned} & \mathrm{TE} 2=(\mathrm{ADDR} 7)(\mathrm{STC}) \\ & \overline{\mathrm{TE} 2}=(\mathrm{CRS})+(\mathrm{FBF} 7)(\mathrm{T} 4 \mathrm{~T} 5 \mathrm{~B}) \end{aligned}$ | 1. Transfer Enable FF, DMA Channel 2 <br> 2. DMA Control Card <br> 3a. Set: enables DMA Channel 2 to accept service requests from selected I/O channels <br> 3b. Clear: inhibits service request processing by DMA Channel 2 |

*Internal card function; not routed through backplane wiring
** 'lseudo control function

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| TR0-15 = T-Reigster FF's 0-15 | 1. T-Register Bits 0 through 15 <br> 2. Arithmetic Logic Card <br> 3. Word or character data input to DMA Character Packer Card |
| TR0B-15B = TR0-15 (buffered) | 1. T-Register Bits 0 through 15 Buffered <br> 2. DMA Character Packer Card <br> 3. Buffered TR source between TR lines and IOBO lines |
| $\begin{aligned} & \text { WCFF0-13 }=(\text { DWCI } 1)(I O B O 0-13) \\ & \overline{W C F F} 0-13=(\text { DWCR1 }) \end{aligned}$ | 1. Word Count Register FF's 0 thru 13 DMA Channel 1 <br> 2. DMA Register Card 1 <br> 3a. *Set: stores word count for DMA Channel 1 <br> 3b. *Clear: all DMA Channel 1 Word Count Register FF's reset |
| $\begin{aligned} & \text { WC FF0-13 }=(\text { DWCI } 2)(\mathrm{IOBO} 0-13) \\ & \overline{\mathrm{WC}} \overline{\mathrm{FFO}-13}=(\mathrm{DWCR} 2) \end{aligned}$ | 1. Word Count Register FF's 0 thru 13 DMA Channel 2 <br> 2. DMA Register Card 2 <br> 3a. *Set: stores word count for DMA Channel 2 <br> 3b. *Clear: all DMA Channel 2 Word Count Register FF's reset |
| WCR1 = WCFF13 $\overline{\mathrm{WCR1}}=\mathrm{DWCR1}$ | 1. Word Count Rollover (Overflow) FF, DMA Channel 1 <br> 2. DMA Register Card 1 <br> 3a. Set: signals completion of block data transfer by DMA Channel 1 when Word Count Register content steps to zero <br> 3b. *Clear: Overflow FF reset |
| $\text { WCR2 }=\text { WCFF13 }$ $\overline{\mathrm{WCR2}}=\mathrm{DWCR} 2$ | 1. Word Count Rollover (Overflow) FF, DMA Channel 2 <br> 2. DMA Register Card 2 <br> 3a. Set: signals completion of block data transfer by DMA Channel 2 when Word Count Register content steps to zero <br> 3b. *Clear: Overflow FF reset |
| $100=(\overline{\text { SSFF10 }})(\overline{\mathrm{SSFF1}})(\overline{\text { SSFF1 }}$ ) | 1. Detect Service Request (LSD 0), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. * Enables SRQ 10 and 20 coincidence gates |

[^9]| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\overline{100}=(\overline{\text { SSFF10 }})(\overline{\mathrm{SSFF} 11})(\overline{\mathrm{SSFF12}})(\mathrm{CR1})(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 0), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL0 output |
| $101=(\overline{\text { SSFF10 }})($ SSFF11 $)($ SSFF12 $)$ | 1. Detect Service Request (LSD 1), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 11 and 21 coincidence gates |
| $\overline{101}=(\overline{\mathrm{SFF} 10})(\overline{\mathrm{SFF} 11})(\mathrm{SFF} 12)(\mathrm{CR} 1)(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 1), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL1 output |
| $102=($ SSFF10) $($ SSFF11) (SSFF12) | 1. Detect Service Request (LSD 2), DAM Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 12 and 22 coincidence gates |
| $\overline{102}=(\overline{\mathrm{SSFF} 10})(\mathrm{SSFF} 11)(\overline{\mathrm{SSFF}} 2)(\mathrm{CR} 1)(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 2), DMA Channel 1 <br> 2. DMA Acddress Encoder Card <br> 3. *Generate **SCL2 output |
| $103=(\overline{\text { SSFF10 }})($ SSFF11 $)($ SSFF12 $)$ | 1. Detect Service Request (LSD 3), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 13 and 23 coincidence gates |
| $\overline{103}=(\overline{\text { SSFF10 }})(\mathrm{SSFF} 11)(\mathrm{SSFF} 12)(\mathrm{CR} 1)(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 3), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Generate **SCL3 output |
| $104=(\mathrm{SSFF} 10)(\overline{\mathrm{SSFF} 11})(\overline{\mathrm{SSFF} 12})$ | 1. Detect Service Request (LSD 4), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 14 and 24 coincidence gates |
| 104 = (SSFF10) (SSFE1) (SSFF12) (CR1) (PH5) | 1. Service Select Code Output (LSD 4), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 4 oupput |

*Internal card function; not routed through backplane wiring
** ${ }^{*}$ scudo control function

|  | Signal Mnemonic and Equation | 1. <br> 2. |
| :--- | :--- | :--- |
|  | Definition <br> 3. <br> Surce |  |
|  | Function |  |

[^10]| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\overline{120}=(\overline{\text { SSFF13 }}$ ) $(\mathrm{SSFF} 14)(\overline{\text { SSFF15 }}$ ( $\mathrm{CR1}$ ) (PH5) | 1. Detect Select Code Output (MSD 1), DMA Channel 1 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCM 1 output |
| $200=(\overline{\text { SSFF20 }})(\overline{\text { SSFF21 }}$ ) $(\overline{\text { SSFF22 }}$ ) | 1. Detect Service Request (LSD 0), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 10 and 20 coincidence gates |
| $200=($ SSFF20) $(\overline{\text { SSFF21 }})(\overline{\text { SSFF22 }}$ ) (CR2) (PH5) | 1. Service Select Code Output (LSD 0), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 0 output |
| $201=($ SSFF20) (SSFF21) $($ SSFF22) | 1. Detect Service Request (LSD 1), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 11 and 21 coincidence gates |
| $\overline{201}=(\overline{S S F F 20})(\mathrm{SSFF} 21)(\mathrm{SSFF} 22)(\mathrm{CR2})(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 1), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 1 output |
| $202=($ SSFF20) $($ SSFF21) (SSFF22) | 1. Detect Service Request (LSD 2), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 12 and 22 coincidence gates |
| $\overline{20} \overline{2}=(\overline{S S F F 20})($ SSFF21) $(\overline{\text { SSFF22 }}$ ) (CR2) (PH5) | 1. Service Select Code Output (LSD 2), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 2 output. |
| $203=($ SSFF20) (SSFF21) (SSFF22) | 1. Detect Service Request (LSD 3), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 13 and 23 coincidence gates |
| $203=(\mathrm{SSFF} 20)(\mathrm{SSFF} 21)(\mathrm{SSFF} 22)(\mathrm{CR} 2)(\mathrm{PH} 5)$ | 1. Service Select Corle Output (LSD 3), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 3 output |

*Internal card function; not routed through backplane wiring
**Pseudo control function

TABLE 4-1. (Cont'd)

| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $204=($ SSFF20 $(\overline{\text { SSFF21 }}$ ) ( $\overline{\text { SSFF22 }})$ | 1. Detect Service Request (LSD 4), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 14 and 24 coincidence gates |
| $204=(\mathrm{SSFF} 20)(\widehat{S S F F 21})(\overline{\mathrm{SSFF} 22})(\mathrm{CR} 2)(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 4), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 4 output |
| $205=($ SSFF20) $(\overline{S S F F 21})($ SSFF22 $)$ | 1. Detect Service Request (LSD 5), DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. *Enables SRQ 15 and 25 coincidence gates |
| $\overline{205}=(\mathrm{SSFF} 20)(\overline{\mathrm{SSFF} 21})(\mathrm{SSFF} 22)(\mathrm{CR} 2)(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 5), DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. *Generates **SCL 5 output |
| $206=($ SSFF20 $)($ SSFF21) $(\overline{\text { SSFF22 }}$ ) | 1. Detect Service Request (LSD 6), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 16 and 26 coincidence gates |
| $\overline{206}=(\mathrm{SSFF} 20)(\mathrm{SSFF} 21)(\overline{\text { SSFF22 }}$ ) (CR2) (PH5) | 1. Service Select Code Output (LSD 6), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 6 output |
| $207=($ SSFF20 $)($ SSFF21) (SSFF22) | 1. Detect Service Request (LSD 7), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 17 and 27 coincidence gate |
| $\overline{207}=(\mathrm{SSFF} 20)(\mathrm{SSFF} 21)(\mathrm{SSFF} 22)(\mathrm{CR} 2)(\mathrm{PH} 5)$ | 1. Service Select Code Output (LSD 7), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Generates **SCL 7 output |
| $210=(\overline{\mathrm{SSFF} 23})(\overline{\mathrm{SSFF} 24})(\overline{\mathrm{SSFF} 25})$ | 1. Detect Service Request (MSD 0), DMA Channel 2 <br> 2. DMA Address Encoder Card <br> 3. *Enables SRQ 210 coincidence gate |

[^11]| Signal Mnemonic and Equation | 1. Definition <br> 2. Source <br> 3. Function |
| :---: | :---: |
| $\overline{210}=(\overline{\mathrm{SSFF}} \mathbf{3})(\overline{\mathrm{SSFF} 24})(\overline{\mathrm{SSFF} 25})(\mathrm{CR} 2)(\mathrm{PH} 5)$ | 1. Service Select Code Output (MSD 0), DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. *Generates ** SCM 0 output |
| $220=(\overline{\text { SSFF23 }})($ SSFF24 $)(\overline{\text { SSFF25 }}$ ) | 1. Detect Service Request (MSD 1), DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. *Enables SRQ 220 coincidence gate |
| $\overline{220}=(\overline{\mathrm{SSFF} 23})(\mathrm{SSFF} 24)(\overline{\mathrm{SSFF} 25})(\mathrm{CR} 2)(\mathrm{PH} 5)$ | 1. Detect Select Code Output (MSD 1), DMA Channel 2 <br> 2. DMA Address Encoder <br> 3. *Gencrates **SCM 1 output |

*Internal card function; not routed through backplane wiring. **DMA control function.

Sales \& Service Call your HP Computer Specialist at any of these convenient locations:

| UNITED STATES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ALABAMA <br> Huntsville <br> Tel: (205) 881-4591 | Wilmington <br> Tel: (302) 655-6161 | Lexington <br> Tel: (617) 861-8960 | Albany <br> Tel: (518) 869-8462 | Portland <br> Tel: (503) 292-9171 |
| ARIZONA <br> Scottsdale <br> Tel: (602) 945-7601 <br> Tucson <br> Tel: (602) 298-2313 | FLORIDA <br> Miami Shores <br> Tel: (305) 754-4565 <br> Orlando <br> Tel: (305) 841-3970 | MICHIGAN <br> Southfield <br> Tel: (313) 353-9100 <br> MINNESOTA <br> St. Paul | Endicott <br> Tel: (607) 754-0050 <br> Poughkeepsie <br> Tel: (914) 454-7330 <br> Rochester <br> Tel: (716) 473-9500 | PENNSYLVANIA <br> Monroeville <br> Tel: (412) 271-0724 <br> West Conshohocken <br> Tel: (215) 248-1600 |
| CALIFORNIA | St. Petersburg <br> Tel: (813) 391-0211 | Tel: (612) 645-9461 | Roslyn, Long Island Tel: (516) 869-8400 | TEXAS Richardson |
| Tel: (213) 877-1282 | GEORGIA | MISSOURI <br> Kansas City | Syracuse | Tel: (214) 231-6101 |
| Palo Alto | Atlanta | Tel: (816) 333-2445 | Tel: (315) 454-2486 | Houston <br> Tel: (713) 667-2407 |
| $\begin{aligned} & \text { Sacramento } \\ & \text { Tel: (916) 482-1463 } \end{aligned}$ | ILLINOIS Skokie | St. Louis Tel: (314) 962-5000 | NORTH CAROLINA <br> High Point <br> Tel: (919) 882-6873 | San Antonio <br> Tel: (512) 434-4171 |
| San Diego <br> Tel: (714) 223-8103 | Tel: (312) 677-0400 | NEW JERSEY Paramus | OHIO | UTAH <br> Salt Lake City |
| COLORADO | INDIANA Indianapolis | Tel: (201) 265-5000 | Tel: (216) 884-9209 | Tel: (801) 486-8166 |
| Tel: (303) 771-3455 | Tel: (317) 546-4891 | Tel: (609) 667-4000 | Dayton <br> Tel: (513) 298-0351 | VIRGINIA |
| CONNECTICUT <br> East Hartford <br> Tel. (203) 289-9394 | LOUISIANA <br> Kenner <br> Tel: (504) 721-6201 | NEW MEXICO <br> Albuquerque <br> Tel: (505) 255-5586 | OKLAHOMA <br> Oklahoma City | Tel: (703) 282-5451 WASHINGTON |
| Norwalk <br> Tel: (203) 853-1251 | MARYLAND <br> Baltimore <br> Tel: (301) 944-5400 <br> Rockville <br> Tel: (301) 948-6370 | Las Cruces <br> Tel: (505) 526-2485 |  | Bellevue <br> Tel: (206) 454-3971 |
| CANADA |  |  |  |  |
| ALBERTA <br> Edmonton <br> Tel: (403) 482-5561 | MANITOBA <br> St. James <br> Tel: (204) 786-7581 | ONTARIO <br> Ottawa <br> Tel: (613) 722-4223 | QUEBEC <br> Pointe Claire <br> Tel: (514) 697-4232 |  |
| BRITISH COLUMBIA <br> Vancouver <br> Tel: (604) 731-5301 | NOVA SCOTIA <br> Halifax <br> Tel: (902) 455-0511 | Toronto <br> Tel: (416) 249-9196 |  |  |
| CENTRAL AND SOUTH AMERICA |  |  |  |  |
| ARGENTINA Buenos Aires | BRAZIL Sao Paulo Rio de Janeiro | MEXICO <br> Mexico City | VENEZUELA Caracas |  |
| EUROPE |  |  |  |  |
| BELGIUM Brussels | FRANCE Orsay | Düsseldorf Frankfurt | NETHERLANDS Amsterdam | SWITZERLAND Zurich |
| DENMARK <br> Naerum | Lyon | Hamburg | NORWAY | Meyrin-Geneva |
|  | GERMANY Berlin W Böblingen | ITALY Milan Rome | Haslum | UNITED KINGDOM Slough, Bucks |
| FINLAND Helsinki |  |  | SWEDEN Mölndal Solna |  |
| AFRICA, ASIA, AUSTRALIA |  |  |  |  |
| AUSTRALIA | JAPAN | NEW ZEALAND | SOUTH AFRICA |  |
| Melbourne | Osaka | Wellington | Cape Town |  |
| Sydney | Nagoya |  | Johannesburg |  |
| Adelaide | Tokyo |  |  |  |
| FOR EUROPEAN AREAS NOT LISTED, CONTACT: Hewlett-Packard S.A., Rue du Bois-du-Lan 7, 1217 Meyrin-Geneva, Tel: (022) 415400 |  |  | HEWLETT ${ }^{\text {hp }}$ PACKARD |  |
| FOR OTHER AREAS NOT LISTED, CONTACT: <br> Hewlett-Packard Export Marketing, 3200 Hillview Ave., Palo Alto, California 94304, U.S.A.; Telex: 034-8461, Cable: HEWPACK Palo Alto. |  |  | DIGITAL COMPUTERS |  |


[^0]:    *Internal card function; not routed through backplane wiring
    ** Pseudo control function

[^1]:    *Internal card function; not routed through backplane wiring

[^2]:    *Internal Card function; not routed through backplane wiring ***For future use

[^3]:    *Internal card function; not routed through backplane wiring
    ** Pseudo control function

[^4]:    *Internal card function; not routed through backplane wiring

    * Pseudo control function

[^5]:    **Pseudo control function

[^6]:    *Internal card function; not routed through backplane wiring
    ** ${ }^{*}$ seudo control function

[^7]:    *Internal card function; not routed through backplane wiring
    **Pseudo control function

[^8]:    ** Pscudo control function

[^9]:    *Internal card function; not routed through backplane wiring

[^10]:    *Internal card function; not routed through backplane wiring
    **Pseudo control function

[^11]:    *Internal card function; not routed through backplane wiring
    **Pscudo control function
    4-46

