HONEYWELL

HARDWARE

SERIES 200

PROGRAMMERS' REFERENCE MANUAL MODELS 200/1200 1250/2200/4200

SUBJECT:

SPECIAL INSTRUCTIONS:

The Central Processor Hardware of Series 200 Models 200, 1200, 1250, 2200, and 4200; The Easycoder Assembly Language; Summary Information concerning Programming Series 200 Peripheral Devices and the Scientific Unit.

This edition completely supersedes revision 1 of the <u>Series 200 Programmers' Reference</u> <u>Manual (Models 200/1200/2200/4200)</u>, Order No. 139, dated November 10, 1966, and incorporates the information published in Addenda #1 and #2 to that manual. The portions of this publication containing new and changed information are indicated on page iii.

This volume and the manuals and bulletins pertaining to the peripheral components of an installed Series 200 system together constitute a programmers' handbook for that system.

DATE: October 1, 1968

FILE NO.: 113.0005.0000.2-139

0502 5M 7.5969 Printed in U.S.A.

*Underscoring denotes Order Number.

PREFACE

This manual constitutes for the programmer a reference source of detailed information concerning the central processor hardware of Series 200 Models 200, 1200, 1250, 2200, and 4200. The Easycoder Assembly Language, used with the Series 200/Basic Programming System and the Operating System — Mod 1, is also defined. In addition, this volume contains summary information concerning the programming of Series 200 peripheral devices and the scientific unit. The hardware information presented herein is equally applicable for the programmer using the Series 200/Operating System — Mod 2. However, for this usage it should be supplemented by the information contained in Appendix C of the software manual Assembler J (Order No. 432).

Separate hardware manuals and bulletins contain detailed information about programming and operating individual Series 200 peripheral devices. Specific peripheral device publications are named in the tables of input/output control characters beginning on page 8-120 of this manual.

The only prerequisite for a thorough understanding of the information presented herein is a familiarity with basic data processing terminology. No previous knowledge of the Series 200 is assumed.

A programmers' handbook may be constructed by combining in a single binder this volume and the manuals/bulletins pertaining to the peripheral components of the installed Series 200 system. This manual and the peripheral device manuals are all published in loose-leaf format for ease of rapid updating by means of replacement-page addenda.

The equipment characteristics reported herein remain subject to change to allow the introduction of design improvements.

> Copyright 1968 Honeywell Inc. Wellesley Hills, Massachusetts 02181

NEW AND CHANGED INFORMATION

Extensive functional descriptions and programming information for the Model 1250 have been added. New information and new peripheral devices for all Series 200 processors have been incorporated. Likewise, the information carried over from revision 1 has been extensively updated to correct technical errors and to enhance its clarity.

New information and changes added to this publication since the last edition are indicated below by page number and item.

Page	Item(s)	Page	Item(s)
1-8	Tables 1-1 and 1-2	8-62	Note 4
	Para. 3	8-63	Para. 3 and Table 8-15
1-9	Table $1-3$ and	8-64	Note 4
	Para. 2	8-67	Note 2
1-11	Para. 2 and 3	8-82	Note 3
1-12	Table 1-7	8-85	Notes $6, 7, \text{ and } 8$
1-22	Note 5	8-86	A11
1-23	Note 6 and Para. 4	8-87	A11
1-24	A11	8-88	A11
2-4	A11	8-89	A11
2-5	A11	8-90	A11
2-6	Para, l	8-92	Note 7
2-7	Table 2-2	8-94	A11
2-10	Footnote 2	8-96	Note 3
2-17	Table 2-4	8-100	Note 4
5-19	Para. 5	8-111	Table 8-23
6-8	Para. 3 - Note	8-125	Note 1
8-15	Note 5	B - 9	Table B-9
8-17	Note 5	C-9	Table C-2
8-21	Note 4	C-10	Table C-2
8-23	Note 4	C-11	Table C-3
8-24	Note 7	F-4	Table F-1
8-26	Note 9	F-5	Table F-1
8-43	Note 3	F - 6	Table F-1
8-55	Example	G-2	Para. 5
8-58	Table 8-12	G - 3	Para. 3,4, and 5
8-60	Notes 4 and 5	Appendix H	A11

TABLE OF CONTENTS

Section I

Series 200 Components	1 - 1
Central Processor	1 - 1
Standard Processing Mode	1-3
Interrupt Processing Mode	1-3
External Interrupts	1-4
Internal Interrupt	1-4
Addressing Modes	1-4
Item-Mark Trapping Mode	1-5
Processing Power	1-5
Peripheral Equipment	1-6
Peripheral Control	1-7
Punched Card Equipment	1-7
High Speed Printers	1-8
Print Buffer	1-8
Magnetic Tape Units	1-8
1200 BPI Recording Density	1-8
Disk Pack Drives	1-10
Disk Files	1-10
Random Access Drums	1-11
High-Speed Drums	1-11
Angular Position Indicator	1-11
Paper Tape Equipment	1-12
Data Communication Equipment	1-12
Console Equipment	1-14
Visual Information Projection Devices	1-14
Teller Terminal Equipment	1-16
Additional Peripheral Devices	1-16
Peripheral Data Transfer Operation	1-17
Peripheral Addresses and Unit Loads	1-17
Read/Write Channel	1-18
Optional Features	1-20
Advanced Programming	1-21
Program Interrupt	1-22
Edit Instruction	1-22
Additional Read/Write Channels, Unit Loads, and	
Address Assignments	1-22
Storage Protect	1-23
Extended Multiprogramming and 8-Bit Transfer	1-23
Scientific Unit	1-23
Feature 0191	1-23
The Central Processor	2-1
Main Memory	2-1
Memory Cycle	2-3
Main Memory in the Type 4201 Processor	2-4
Memory Access	2-5
Processing Unit	2-5

Section II

Memory Controller

#2-139

2-5

Page

	Sectio	n II	(cont)
--	--------	------	--------

Page

Interleaved Addressing	2-5
Parity Check	2-6
Control Memory	2-6
Address Registers	2-8
Read/Write Counters	2-8
Arithmetic Unit	2-10
Control Unit	2-11
Input/Output Traffic Control	2-12
Memory Cycle Distribution	2-12
Primary and Auxiliary Read/Write Channels	2-16
Interlocking Read/Write Channels	2-16
Model 4200 Variable-Speed Read/Write Channels	2-16
Data Format	3 - 1
Variable Field Length	3-1
Instruction Format	3-2
Operation Code	3-2
A and B Addresses	3-2
Variant Character	3-3
Summary	3-3
Organization of Data in Main Memory	3-4
Fields	3-4
Items	3-5
Records	3-6
Summary	3-6
Magnetic Tape Data Format	3-7
Punched Card Format	3-8
Addressing	4-1
Basic Concepts	4-1
Registers Used in Addressing	4-3
Sequence Register (SR)	4-3
Change Sequence Register (CSR)	4-3
External Interrupt Register (EIR)	4-3
Internal Interrupt Register (IIR)	4-4
A-Address Register (AAR)	4-4
B-Address Register (BAR)	4-4
Summary	4-4
Addressing Modes	4-5
Two-Character Addressing Mode	4-5
Three-Character Addressing Mode	4-6
Four-Character Addressing Mode	4-8
Address Modification	4-8
Index Registers	4-9
Index Register Map	4-9
Three-Character Address	4-10
Indirect Addressing	4-10
Indexed Addressing	4-12

v

Section III

Section IV

#2-139

		Page
Section IV (cont)	Four-Character Addressing Mode	4-13
, i	Indirect Addressing	4-13
	Indexed Addressing	4-14
	Treatment of Addresses Larger Than A Memory's	
	Maximum Address	4-16
	Potential Addresses Within Address Range	4-16
	Potential Addresses Outside Address	
	Register Range	4-16
	Explicit Addressing, Implicit Addressing, and Chaining	4-17
Section V	Easycoder Programming	5 - 1
	Introduction	5-1
	The Symbolic Language	5-3
	The Assemblers	5-3
	Coding Form	5-5
	Card Number (Card Columns 1-5)	5-5
	Type (Card Column 6)	5-6
	Mark (Card Column 7)	5-6
	Location (Card Columns 8-14)	5-8
	Operation Code (Card Columns 15-20)	5-10
	Operands	5-11
	Additional Coding Rules	5-12
	Address Codes	5-12
	Absolute	5-13
	Symbolic	5-13
	Self Reference	5-13
	Relative	5-14
		5-15
	Blank	5-15
	Literals	5-15
	Decimal Literals	5-16
	Binary Literals	5-16
	Octal Literals	5-17
	Alphanumeric Literals	5-18
	Area Defining Literals	5 - 19
	Address Literals	5-19
	Variant Character	5-20
	Input/Output Control Characters	5-21
	Address Modification Codes	5-21
	Indexed	5-21
	Indirect	5-23
Section VI	Data Formatting Statements	6-1
	Introduction	6-1
	Define Constant with Word Mark - DCW	6-2
	Numeric Constants	6-2
•	Decimal Constants	6-2
	Binary Constants	6-2
	Octal Constants	6-3
	vi	#2-139

		Page
Section VI (cont)	Alphanumeric Constants Blank Constants Floating-Point Constants Define Constant — DC Reserve Area — RESV Define Symbolic Address — DSA Define Area — DA Easycoder Card D Options	6-4 6-5 6-5 6-6 6-7 6-7 6-10
Section VII	Assembly Control Statements Introduction Program Header — PROG Segment Header — SEG Execute — EX Transfer — XFR Origin — ORG Modular Origin — MORG Literal Origin — LITORG Set Address Mode — ADMODE Equals — EQU. Control Equals — CEQU Memory Dump — HSM Skip — SKIP. Suffix — SFX. Repeat — REP Generate — GEN Set Line Number — SETLIN Set Out-of-Sequence Base — XBASE Clear — CLEAR	7 - 1 7 - 1 7 - 2 7 - 4 7 - 6 7 - 7 7 - 9 7 - 9 7 - 11 7 - 12 7 - 13 7 - 14 7 - 15 7 - 16 7 - 17 7 - 18 7 - 19 7 - 18 7 - 19
	End — END	7-20
Section VIII	Instructions . Introduction . Arithmetic Operations . Binary Addition . Binary Subtraction . Decimal Addition . True Add . Complement Add . Decimal Subtraction . Indicators . Multiplication . Division . Add — A . Subtract — S . Binary Add — BA . Binary Subtract — BS . Zero and Add — ZA	8-1 8-4 8-4 8-4 8-7 8-7 8-7 8-7 8-8 8-9 8-9 8-11 8-14 8-16 8-17 8-20

#2-139

Section VIII (cont)

	Page
Zero and Subtract — ZS	8-22
Multiply — M	8-23
Divide — D	8-25
Logic	8-27
Extract — EXT	8-28
Half Add — HA	8-29
Substitute — SST	8-30
Compare — C	8-32
Branch — B	8-34
Branch on Condition Test — BCT	8-35
Branch on Character Condition — BCC	8-39
Branch if Character Equal — BCE	8-42
Branch on Bit Equal — BBE	8-44
Control	8-47
Set Word Mark — SW	8-48
Set Item Mark — SI	8-49
Clear Word Mark — CW	8-50
Clear Item Mark — CI	8-51
Halt — H	8-52
No Operation - NOP	-8-54
Move Characters to Word Mark - MCW	8-55
Load Characters to A-Field Word Mark - LCA	8-56
Store Control Registers - SCR	8-58
Load Control Registers — LCR	8-60
Change Addressing Mode - CAM	8-62
Change Sequencing Mode - CSM	8-66
Extended Move — EXM	8-67
Move and Translate — MAT	8-70
Move Item and Translate — MIT	8-74
Load Index/Barricade Register — LIB	8-79
Store Index/Barricade Register — SIB	8-82
Table Lookup — TLU	8-83
Move or Scan — MOS	8-86
Interrupt Control	8-91
Store Variant and Indicators — SVI	8-92
Restore Variant and Indicators — RVI	8-95
Monitor Call — MC	8-98
Resume Normal Mode — RNM	8-99
Editing	8-103
Move Characters and Edit — MCE	8-104
Input/Output	8-109
Input/Output Control Operations	8-110
Selecting RWC Assignments for Use in PDT Instructions	8-110
Considerations in Selecting RWC Assignments	8-110
Device Data Transfer Rate	8-110
The Processor Being Used	8-113
Input/Output Sector to Which Device is Connected.	8-114

viii

		Page
Section VIII (cont)	Upward Compatibility Peripheral Data Transfer — PDT Peripheral Control and Branch — PCB Types of Test and Control Operations	8-114 8-115 8-127 8-128
Appendix A	Octal Notation Octal-Decimal Conversion Procedure	A-1 A-3
Appendix B	Miscellaneous Tables	B-1
Appendix C	Instruction Summary	C-1
Appendix D	Interrupt Processing External Interrupt Internal Interrupt Interrupt Programming Peripheral Control Interrupt	D-1 D-1 D-2 D-3 D-5
Appendix E	Storage Protect Feature. Index Registers. Central Processor Modes. Internal Interrupt. Violations of Storage Protection Proceed Indicator	E-1 E-1 E-2 E-3 E-5
Appendix F	Scientific Unit for Models 1200, 1250, 2200, and 4200 Data Format Floating-Point Registers Floating-Point Indicators Automatic Formatting in Arithmetic Operations Symbology Timing Notes	F - 1 F - 1 F - 2 F - 2 F - 2 F - 2 F - 2 F - 3
Appendix G	Extended Multiprogramming and 8-Bit Transfer for Models 1200, 1250, 2200, and 4200 Storage Protection with Base Relocation External Interrupt Masking Instruction Timeout 8-Bit Transfer Capability Privileged SCR Instruction	G-1 G-2 G-2 G-3 G-4
Appendix H	Extended Input/Output Capacity for the Model 4200 Feature 1116 Features 4214A and 4214B Feature 4215 Buffered Sectors	H-1 H-1 H-1 H-1 H-2

LIST OF ILLUSTRATIONS

Figure 1-1.	Type 1201 Control Panel	1-2
Figure 1-2.	Type 220-1 Console	1-3
Figure 1-3.	Type 220-3 Console	1-3
Figure 1-4.	Main Memory Size	1-6
Figure 1-5.	Main Memory Speed	1-6
Figure 1-6.	Peripheral Simultaneity	1-6
Figure 1-7.	Customer Inquiry Handling via Typical Communications	
-	Network	1-15
Figure 1-8.	Basic Input/Output Data Path	1-18
Figure 1-9.	Address Assignments and Unit Loads Available in	
	Series 200 Processors	1-19
Figure 1-10.	Data Path During Card Read Operation	1-19
Figure 2-1.	Logical Division of Series 200 Central Processor	2-1
Figure 2-2.	Main Memory Functions	2-2
Figure 2-3.	One Memory Position	2-3
Figure 2-4.	Representation of Characters in Magnetic Core Storage	2-3
Figure 2-5.	Type 4201 Memory Subsystem	2-4
Figure 2-6.	Model 4200 Memory Interleaving (Type 4201-9	
	Central Processor)	2-6
Figure 2-7.	Typical Control Register Function	2-7
Figure 2-8.	Data Flow Between Main Memory and Arithmetic Unit	2-11
Figure 2-9.	Control Unit Activities	2-11
Figure 2-10.	Input/Output Traffic Control Activities	2-12
Figure 2-11.	Data Transfer Intervals During One Peripheral Operation	2-13
Figure 2-12.	Logical Decision Performed by Input/Output Traffic Control	2-14
Figure 2-13.	Symbolic Representation of Input/Output Traffic Control	2-15
Figure 3-1.	Conversion of Symbolic Tags to Absolute Memory Addresses .	3-2
Figure 3-2.	Series 200 Instruction Formats	3-3
Figure 3-3.	Symbolic Representation of Series 200 Instructions	3-4
Figure 3-4.	Consecutive Storage Locations in Main Memory	3-4
Figure 3-5.	Data Field Format in Main Memory	3-5
Figure 3-6.	Two Item Formats in Main Memory	3-5
Figure 3-7.	Record Format in Main Memory	3-6
Figure 3-8.	Summary of Internal Data Formats	3-6
Figure 3-9.	Character Representation on Magnetic Tape	3-7
Figure 3-10.	Data Format on Magnetic Tape	3-8
Figure 3-11.	Punched Card Codes	3-8
Figure 4-1.	Typical Add Instruction	4-1
Figure 4-2.	Extraction of Data Fields in Typical Add Instruction	4-2
Figure 4-3.	Series 200 Index Register Map	4-9
Figure 4-4.	Extraction of Three-Character Indirect Address	4-11
Figure 4-5.	Extraction of Indexed Address in Three-Character Mode	4-13
Figure 4-6.	Extraction of Indirect and Indexed Four-Character Addresses.	4-15
Figure 4-7.	Series 200 Instruction Format 1	4-17
Figure 4-8.	Series 200 Instruction Format 2	4-18
Figure 4-9.	Series 200 Instruction Format 3	4-18
Figure 5-1.	Relationship of Source, Assembler, and Object Program	5-2

LIST OF ILLUSTRATIONS (cont)

Figure 5-2.	Two-Character Address Assembly	5-3
Figure 5-3.	Three-Character Address Assembly	5-4
Figure 5-4.	Four-Character Address Assembly	5-4
Figure 5-5.	Easycoder Coding Form	5 - 5
Figure 5-6.	Assembly of Indexed Address in Three-Character	
	Addressing Mode	5-22
Figure 5-7.	Assembly of Indexed Address in Four-Character	
	Addressing Mode	5-23
Figure 5-8.	Assembly of Indirect Address in Three-Character	
	Addressing Mode	5-23
Figure 5-9.	Assembly of Indirect Address in Four-Character	
	Addressing Mode	5-24
Figure 8-1.	True Add Examples	8-7
Figure 8-2.	Complement Add Examples	8-8
Figure 8-3.	A and B Fields in Multiply Operation	8-10
Figure 8-4.	Factor Locations in Divide Operation	8-12
Figure 8-5.	Changing Addressing Modes via CAM Instruction	8-65
Figure 8-6.	MAT Operation	8-73
Figure 8-7.	MIT Operation	8-79
Figure 8-8.	TLU Operation	8-87
Figure 8-9.	Example of Operation Utilizing Escape Codes	8-114
Figure D-1.	Sample Coding for External Interrupt Routine	D -4
Figure D-2.	Sample Coding for Internal Interrupt Routine	D-5
Figure D-3.	Interrupt Signal Generated by Peripheral Control	D-6

LIST OF TABLES

Table 1-1.	Punched Card Equipment	1-8
Table 1-2.	High-Speed Printers	1-9
Table 1-3.	Magnetic Tape Units	1-9
Table 1-4.	Disk Pack Drives	1-10
Table 1-5.	Disk Files	1-11
Table 1-6.	Random Access Drum Units	1-11
Table 1-7.	High-Speed Drums	1-12
Table 1-8.	Paper Tape Equipment	1-12
Table 1-9.	Data Communication Equipment	1-13
Table 1-10.	Console Equipment	1-14
Table 1-11.	Visual Information Projection Devices	1-16
Table 1-12.	Teller Terminal Equipment	1-16
Table 1-13.	Additional Peripheral Devices	1-17
Table 1-14.	Series 200 Optional Features	1-20
Table 1-15.	Model 200 Advanced Programming Feature	1-21
Table 2-1.	Memory Configurations for Type 4201 Processors	2-4
Table 2-2.	Size of Control Memory Registers (Models 200/1200/	
<i>,</i>	1250/2200/4200)	2-7
Table 2-3.	Control Memory Registers	2-8
Table 2-4.	Summary of Central Processor Characteristics	2-17
Table 4-1.	Number of Index Registers Simultaneously Available to	
	a Program	4-10
Table 4-2.	Index Register Addresses in Three-Character	
	Addressing Mode	4-12
Table 4-3.	Index Register Addresses in Four-Character Addressing Mode	4-14
Table 4-4.	Active Address Bits in Series 200 Processors	4-15
Table 5-1.	Set I Punctuation Indicators	5-7
Table 5-2.	Set II Punctuation Indicators (Easycoder C and D Only)	5-7
Table 6-1.	Data Formatting Statements	6-1
Table 7-1.	Assembly Control Statements	7-1
Table 8-1.	Symbology Used in Series 200 Instruction Descriptions	8-2
Table 8-2.	Series 200 Add and Subtract Operations	8-4
Table 8-3.	Binary Addition Table	8-4
Table 8-4.	Algebraic Signs in Decimal Addition	8-7
Table 8-5.	Decimal Arithmetic Sign Conventions	8-9
Table 8-6.	Multiply Sign Conventions	8-10
Table 8-7.	Divide Sign Conventions	8-13
Table 8-8.	SENSE Switch Conditions for BCT Instruction	8-36
Table 8-9.	Indicator Test Conditions for BCT Instruction	8-37
Table 8-10.	Basic Test Conditions for BCC Instruction	8-40
Table 8-11.	BCC Test Conditions with Advanced Programming Instructions	8-41
Table 8-12.	Control Register Contents Stored by SCR Instruction	8-58
Table 8-13.	Control Registers Stored by SCR Instruction	8-59
Table 8-14.	Control Register Contents Loaded by LCR Instruction	8-61
Table 8-15.	Modes Specified by Variant Character in CAM Instruction	8-63
Table 8-16.	Extended Move Conditions	8-68
Table 8-17.	Size of Information Units in MIT Operation	8-75
	=	

LIST OF TABLES (cont)

		Page
Table 3-18.	Correspondence Between LIB Setting and Barricade Location	8-80
Table 8-19.	Move or Scan Conditions	8-88
Table 8-20.	Information Stored by SVI Instruction	8-92
Table 8-21.	Information Restored by RVI Instruction	8-96
Table 8-22.	Special Characters in MCE Instruction	8-105
Table 8-23.	Minimum RWC Capacity Requirements for Series 200	
	Peripheral Devices	8-111
Table 8-24.	Description of PDT I/O Control Character Cl	8-116
Table 8-25.	Description of PDT I/O Character CE (Escape Code)	8-118
Table 8-26.	Description of PDT I/O Character C2 (Peripheral Control Designation	8-118
Table 8-27.	Summary of PDT I/O Control Characters	8-120
Table 8-28.	C3 Coding for Type 209 and 209-2 Paper Tape Readers	8-124
Table $8-29$.	C3 Coding for Type 210 Paper Tape Punch	8-124
Table 8-30.	C3 Coding for Types 206 and 222 Printers and Type 237	0-124
	Bill Feed Printer Control	8-125
Table 8-31.	C3 Coding for Type 270A Random Access Drum	8-125
Table 8-32.	Summary of PDT I/O Control Characters for Type 286	
	Multi-Channel Communication Control	8-126
Table 8-33.	Type 286-1, -2, -3 Line Control Instructions	8-126
Table 8-34.	Summary of PCB I/O Control Characters	8-130
Table 8-35.	Summary of PCB I/O Control Characters for Type 286	0 14/
E 11 0 3/	Multi-Channel Communication Control	8-146
Table 8-36.	PCB Control Characters C5 through C15 for Type 286-4, -5 Line Control Instructions	8-148
Table 8-37.	Description of PCB I/O Character CE	8-149
Table A-1.	Binary-Octal Equivalents	A-1
Table A-2.	Decimal-Octal Conversion Table	A-2
Table B-1.	Control Register Designations	B-1
Table B-2.	Extended Move (EXM) Conditions	Б-2
Table B-3.	Branch on Condition Test (BCT) SENSE Switch Conditions	Б-3
Table B-4.	Branch on Condition Test (BCT) Indicator Conditions	Б-4
Table B-5.	Branch on Character Condition (BCC) Conditions	Б-5
Table B-6.	Series 200 Character Codes	B-7
Table B-7.	Binary, Octal, and Decimal Equivalents	B-8
Table B-8.	Powers of 2	B-8
Table B-9.	Move or Scan Variants	B-9
Table C-1.	Instruction Summary - Timing Formulas for Models 200,	- :
	1200, 1250, and 2200	C-4
Table C-2.	Instruction Timings for the Model 4200	C-7
Table C-3.	Timings for Decimal Multiply and Divide, Models 200,	C 11
Table D 1	1200, 1250, 2200 and 4200	C-11
Table D-1.	Summary of Interrupt/Allow Function Control and	D 7
	Test Operations	D-7 E 4
Table F-1.	Summary of Scientific Instructions	F-4
Table H-1.	Controls/Devices Connectable to Buffered Sectors	H-2

SERIES 200 COMPONENTS

Honeywell's Series 200 Data Processing System is a set of modularly designed, compatible models, five of which — the Models 200, 1200, 1250, 2200, and 4200 — are the subject of this manual. Each model consists of two basic elements: a central processor, and an array of peripheral devices connected to that processor. The peripheral equipment in the system can be attached to any processor, and the number of connectable devices is limited only by the number of unit power loads and peripheral address assignments available with the particular processor.

The initial member of Series 200 was the Model 200. The capabilities of the Model 200 processor have twice been extended since its introduction. Thus, seven central processors are described herein: the three processors of Model 200 (Types 201, 201-1, and 201-2); the Type 1201; the Type 1251; the Type 2201; and the Type 4201. The processing power of any one of these types can be increased at any time by the addition of peripheral devices and/or optional hardware features. This section describes: (1) the two basic elements of a Series 200 model (processor and peripheral devices); (2) the manner in which these elements communicate with one another; and (3) the expansion of processing power that is possible through the addition of optional hardware features to a processor.



CENTRAL PROCESSOR

The central processor is the computing and control center of a Series 200 model; instructions processed within the central processor control the operations of the entire computer. A Series 200 processor is functionally divided into three units: storage, control, and arithmetic. The storage unit provides magnetic core storage for both the program instructions and the data to be processed according to these instructions; it is also used to contain the resultant data. The control unit directs the operation of the entire computer by selecting, interpreting, and controlling the execution of all program instructions. It controls not only the flow of information within the central processor but also the flow of data between the central processor and all peripheral equipment. The arithmetic unit performs such operations as addition, subtraction, multiplication, division, and comparison, as directed by the control unit.

Included as a part of the central processor is a control panel (see Figure 1-1) which provides for easy communication between an operator and the computer. By using various control switches, the operator can start and stop the machine and can load and interrogate memory locations. The control panel also includes from four to eight SENSE switches which may be used in conjunction with programmed instructions to stop processing or to select predetermined program paths. The use of these switches increases the flexibility of a program, allowing it to be used in several different applications.



Figure 1-1. Type 1201 Control Panel

Another communication medium between the operator and the central processor is the Type 220 console, of which two versions are available. The Type 220-1 Console (Figure 1-2) contains a typewriter which may be used as a peripheral device, operating under program control. or as a logging typewriter by which the operator can make essential notes about the program in progress. The central processor control panel remains situated on the processor cabinetry and is used for the functions described above.

In the Type 220-3 Console (Figure 1-3), most of the control panel functions, including that of direct access to the processor, are performed by means of the console typewriter. In addition, the typewriter can perform the peripheral and logging functions described for the Type 220-1. The central processor control panel is replaced by a smaller control panel containing only the main power switches, the SENSE switches, and certain check condition indicators which are located in the bottom row of the control panel shown in Figure 1-1. The Type 220-3 control panel contains additional indicators used with the Storage Protect Feature (see page 1-23) and the additional SENSE switches used with the larger Series 200 processors.





Figure 1-2. Type 220-1 Console



STANDARD PROCESSING MODE

The central processor performs arithmetic and logical operations as directed by the instructions of an internally stored program. These instructions are read into memory from an input medium such as punched cards, magnetic tape, or punched paper tape. Control circuitry within the processor then selects, interprets, and executes these instructions. Normally, the instructions are executed sequentially. Branch instructions are provided, however, which make it possible to skip over a group of instructions or otherwise change the sequence of the program.

INTERRUPT PROCESSING MODE

Sequential instruction execution is changed temporarily whenever the central processor is interrupted. Any one of four sources can "demand" access to the central processor by generating an interrupt signal, which turns on a central processor interrupt indicator. Once an interrupt indicator is detected as being on, a hardware response is made: information concerning the current status of the processor (including the setting of the sequence register) is stored, and a branch is made to a stored routine which identifies and services the demand. Thus, programmed tests need not be made to detect the presence of an interrupt condition — the entire process of detecting and responding to an interrupt signal is an automatic hardware function. After the stored service routine has been executed, control is returned to the interrupted routine at the point where the interruption occurred and the previous status is restored. Two kinds of interrupts can occur in the system: external interrupts and an internal interrupt. A detailed description of interrupt functions and programming for interrupt processing is presented in Appendix D.

External Interrupts

The three sources of external interrupts are:

- 1. <u>Peripheral Control</u> The control connected to any Series 200 peripheral device can generate an interrupt signal under program control (peripheral controls are described on page 1-7; peripheral control interruption is described in Appendix D. For instance, a data communication control which services one or a number of communication lines and devices may generate a real-time demand on central processor time to handle a customer inquiry from a remote terminal. The current operations of the processor are temporarily interrupted so that the inquiry may be serviced. A routine to read the inquiry and to answer the question from a stored customer file is automatically executed, and a response is sent back to the terminal.
- 2. <u>Operator's Control Panel or Console</u> The operator can interrupt the central processor by pressing the INTERRUPT button on the control panel or console.¹ The source of such "on-site" interruptions is made available to the program by the execution of a single instruction at the beginning of the interrupt service routine.
- 3. <u>Program Instruction</u> One instruction in the Series 200 repertoire, the Monitor Call instruction, is used to generate an interrupt condition.¹ For programming convenience, the activation (or "calling") of the monitor program can be accomplished by means of this instruction.

Internal Interrupt

If a central processor contains the Storage Protect Feature (Types 1201, 1251, 2201, and 4201 only), an internal interrupt condition, caused by certain violations of a protected memory area or attempts to address nonexistent memory locations, can also occur. Internal interruptions are of lower priority than external interrupts, so that a processor executing an external interrupt service routine does not respond to an internal interruption until the routine is completed. Processing of internal interrupts is described in Appendix E.

ADDRESSING MODES

Due to the unique binary addressing system used in referencing the individual core storage locations within the central processor, an address portion of a machine-language instruction can occupy two, three, or four characters of memory. The number of character positions employed is controlled by two instructions: the assembly control instruction ADMODE, and the Change Addressing Mode (CAM) instruction. Any core storage address can be referenced in any addressing mode by having the central processor prefix the address expressed in the instruction with a binary value previously set in an address register. Thus, the programmer has the ability to set the address registers to some high module, switch to the two-character addressing mode, and still continue to address that module. This utilization of the smallest number of character

¹The Type 201 and 201-1 processors cannot be interrupted by sources 2. and 3. above.

positions to express any core storage address results in a reduction in the amount of memory required for a particular program.

ITEM-MARK TRAPPING MODE

The item-mark trapping mode, which can be set via the CAM instruction, causes the processor to treat and execute any instruction containing an item-marked op code as if it were a Change Sequencing Mode (CSM) instruction, which results in a transfer of control to an instruction stored at a prespecified location. This processing mode is used extensively in Liberator systems and can also be used to control program branching.

PROCESSING POWER

The power of any processor within Series 200 can be defined as the sum of its main memory <u>size</u>, its internal <u>speed</u>, its degree of peripheral <u>simultaneity</u>, and the number of <u>optional</u> features which may be added to it.

Main memory <u>size</u> within the Models 200/1200/1250/2200/4200 ranges from a minimum of 2,048 character locations (Types 201 and 201-1) to 524, 288 locations (Type 4201). Figure 1-4 shows the modular main memory sizes of the seven processor types.

The internal <u>speed</u> of a processor is measured in terms of a memory cycle (i.e., the time required to read and restore the contents of a unit location). The unit location used by processors other than the Type 4201 is a single, six-bit character location. The unit location of the Type 4201 is four successive character locations that contain a four-character <u>word</u>. Memory cycle speeds range from two microseconds per character to 750 nanoseconds per four-character word (see Figure 1-5).

Peripheral <u>simultaneity</u> is a key feature of Series 200 processors. Among the processors described in this manual, from 3 (Model 200 processors) to 16 (Type 4201 processor) simultaneous input/output operations can be performed concurrently with internal computing (see Figure 1-6).

A number of <u>optional</u> features can be included in the Series 200 processors to provide complete flexibility in specializing any one processor to a user's particular application. Since some of these features refer to the peripheral capabilities of a processor, they are summarized at the conclusion of this section.







characters in 750 nanoseconds. Anyone of these characters is thereby moved in 188 nanoseconds.





Figure 1-6. Peripheral Simultaneity (Number of Read/Write Channels Available to Processors)

PERIPHERAL EQUIPMENT

The array of peripheral devices available with Series 200 processors includes over 40 units: console typewriters, punched card equipment, high-speed printers, magnetic tape units, paper tape equipment, random access drum units, disk devices, MICR reader-sorters, multiple tape listers, teller terminals, visual information projection units, and various data communication controls and remote terminals. Also included are computer-to-computer adapters, an interval



#2-139

timer, a time-of-day clock, and controls for optical source-document readers, optical journal readers, digital plotters, and a bill feed printer.

Information is transferred between any one of these devices and the central processor by means of a single stored-program instruction — the Peripheral Data Transfer instruction described in Section VIII. By coding various control characters in this instruction, the programmer specifies the direction of data transfer (into or out of the processor), the specific device involved in the transfer, the data path over which information is to be transferred, and any other information necessary to define the input/output operation (e.g., the number of lines to be spaced during printer operations). The actual communication with the central processor is not made by the particular peripheral device but by the peripheral control connected to that device.

PERIPHERAL CONTROL

A peripheral control regulates the transfer of data between a processor and a peripheral device. The control compensates for the difference in the data transfer rates of the processor and the peripheral device by temporarily storing each character of transmitted information until either the processor or the device is ready to receive the character. The control also converts each character into the code used by the intended recipient (e.g., the card reader control converts a character from Hollerith code to the internal six-bit code of the central processor). As each character is transferred to the control, it is also checked for accuracy by the control. One particularly significant feature of the peripheral control is that it operates independently of the central processor and requires access to the main memory only when information transfers are performed. In particular, all of the previously mentioned activities of the control — temporarily storing, converting, and checking the information — do not involve the central processor in any way. When each character of information is transferred, one main memory cycle is allocated for the transfer.

Some peripheral devices require one peripheral control per device (e.g., a card reader). Other devices can be connected in multiple fashion to a single peripheral control (e.g., up to eight 1/2-inch magnetic tape units can be directed by a single control). The number of Series 200 devices connectable to a peripheral control is shown in Tables 1-1 through 1-10 on the following pages. The information listed under "Unit Loads" and "Address Assignments" in these tables is used in determining the number of peripheral controls that can be connected to a Series 200 processor, as explained on page 1-17.

PUNCHED CARD EQUIPMENT

Series 200 includes a wide variety of peripheral devices not only of different kinds, but also on several performance levels for the same kind. For instance, four different punched card units

1-7

are offered: two card readers, a card punch, and one reader/punch. Table 1-1 lists the card devices available within Series 200. Note that a card device requires either one or two "unit loads," depending on the number of functions the device performs.

Der	vice		No. Devices	No. Unit Loads Re- quired by	Address
Туре	Function	Read/Punch Speed	Per Control	Control & Device	Assign- ments
223	Card Reader	800 cards/minute	1	1	1
223-2	Card Reader	1050 cards/minute	1	-1	1
214 - 1	Card Punch	100-400 cards/minute	1	1	1
214-2	Card Reader/Punch	Read: 400 cards/minute Punch: 100-400 cards/ minute	1	1	2

Table 1-1.	Punched	Card	Equipment
------------	---------	------	-----------

HIGH-SPEED PRINTERS

Six types of printers (see Table 1-2) produce printed reports, listings, etc., at speeds which vary from 450 to 1,300 lines per minute. Processed information is printed from any programmer-assigned area in memory. A single program instruction — the Move Characters and Edit instruction — allows the programmer to punctuate the output date, suppress zeros, and insert identifying symbols in the data prior to printing.

Print Buffer

With the addition of the Print Buffer (Feature 036), the amount of central processor memory cycles required for data transfer to the printer is reduced to less than 1%. Thus, more than 99% of the central processor time is available for program execution. This feature is available only for the Type 222-3, -4, -5, and -6 Printers.

MAGNETIC TAPE UNITS

Magnetic tape is a compact and highly versatile medium for the storage of programs and data files. Two complete families of industry-acclaimed tape units are available with Series 200 processors (see Table 1-3): 1/2-inch tape units (10 types) transfer data at speeds ranging from 4,800 to 96,000 characters per second; three types of 3/4-inch tape units read/write from 32,000 to 88,800 characters per second. The capability of processing nine-track, 1/2-inch tape is also provided.

1200 BPI Recording Density

The 1200-bits-per-inch recording density (Feature 054) provides the Type 204B-9 Magnetic Tape Unit with the capability of reading and writing data at a density of 1200 bits per inch

1-8

#2-139

(bpi) on Dupont Crolyn magnetic tape. The 1200-bpi recording density enables the 204B-9 to achieve a transfer rate of 144,000 characters per second.

Туре	Print Speed	No. Printers . Per Control	No. Unit Loads Re- quired by Control & Device	Address Assign- ments
222-1 (96 print positions)	650-1, 300 lines/minute	1	1	1
222-2 (108 print positions)	650-1, 300 lines/minute	1	1	1
222-3 (120 or 132 print positions)	650-1, 300 lines/minute	1	1	1
222-4 (120 or 132 print positions)	950-1, 266 lines/minute	1	1	1
222-5 (120 or 132 print positions)	450 lines/minute	1	1	1
222-6 (120 or 132 print positions)	1100 lines/minute	1	1	1
229 ¹ (120 or 132 print positions)	400 lines/minute	1	1	1
¹ Restricted to educational ir	astitutions.			· · · · · · · · · · · · · · · · · · ·

Table 1-2. High-Speed Printers

	Table	1-3.	Magnetic	Tape	Units
--	-------	------	----------	------	-------

Туре	Data Transfer Rate	No. Devices Per Control	No. Unit Loads Re- quired by Control & Devices	Address Assign- ments
	1/2-Inch Magnetic Tape 1	Units		
204B-1 204B-2	7,200/20,000 characters/second	1-8	2	2
204B-3 204B-4	16,000/44,500 characters/second	1-8	2	2
204B-5	24,000/66,700 characters/second	1-8	2	2
204B -7	20,000/28,800 (or 7,200/28,800) characters/second	1-8	2	2
204B-8	44,500/64,000 (or 16,000/64,000) characters/second	1-8	2	2
204B-9	66,700/96,000 (or 24,000/96,000 or 66,700/144,000 or 96,000/144,000) characters/second	1-8	2	2
204B-11 204B-12	4,800/13,300 characters/second	1-4	2	2
204C-13 204C-14	28,800 characters/second	1-2	2	2

Туре	Data Transfer Rate	No. Devices Per Control	No. Unit Loads Re- quired by Control & Devices	Address Assign- ments
	3/4-Inch Magnetic 1	Cape Units		
204A - 1	32,000 characters/second	1-4	2	2
204A - 2	64,000 characters/second	1-4	2	2
204A-3	88,800 characters/second	1-4	2	2

Table	1-3.	(cont)	Magnetic	Tape	Units
-------	------	--------	----------	------	-------

DISK PACK DRIVES

Honeywell disk pack drives combine the desirable features of magnetic tape and magnetic disk storage — unlimited shelf storage and fast random access. This is made possible by the use of removable disk packs which may be recorded on, stored indefinitely (like magnetic tape), and rapidly reinserted in an on-line drive. The various disk pack drives are listed in Table 1-4.

/ 1-8	1	ł
		2
/ 1-8	1	2
/ 1-8	1	2
/ 1-8	1	2
	s/ 1-8	

Table 1-4. Disk Pack Drives

DISK FILES

The Honeywell disk files are fixed-disk storage devices which provide an extremely high on-line storage capacity (see Table 1-5). A single disk file subsystem's capacity may amount to over 1.2 billion characters. Any on-line data track can be located in a maximum time of 120 milliseconds, and data can be transferred at a rate of 190,000 characters per second.

Туре	Data Storage Capacity Per File	Data Transfer Rate	No. Devices Per Control	No. Unit Loads Re- quired by Control & Devices	Address Assign- ments .
261	150 million characters	190,000 characters/second	1-8	1	2
262	300 million characters	190,000 characters/second	1-4	1	2

Table 1-5. Disk Files

RANDOM ACCESS DRUMS

The Series 200 drum storage capability features a drum control which can direct from one to eight magnetic drums, each capable of storing 2.6 million characters of information (see Table 1-6). Thus, a single drum subsystem can have a total capacity of over 20 million characters. Any record stored on the drum can be located in 27 milliseconds (average) and can be transferred at the rate of 111,000 characters per second.

Table	1-6.	Random	Access	Drum	Units
TUNTO	± 0.	reamaonn	1100000	L' L'ULLI	OTTOD

	Data Storage Capacity Per Drum	Data Transfer Rate	No. Devices Per Control	No. Unit Loads Re- quired by Control & Devices	Address Assign- ments
270A-1 through 270A-8		111,000 characters/second	1-8	1	2

HIGH-SPEED DRUMS

The high-speed drums are fixed-head storage devices which offer high speed performance with fast access time. Up to four devices can be operated with a single drum control, and thus a control's capacity may amount to over 16.8 million characters. Any record stored on the drums can be located in 8.6 milliseconds (average).

Angular Position Indicator

Features 072 and 073 (Angular Position Indicator) provide for optimum addressing of the Type 265/266 and 267 High-Speed Drums, respectively. Information is provided at any given time as to the current drum position relative to 360 degrees of rotation. Under heavy load conditions with many demands waiting to be executed, the average access time of the drums may be substantially reduced.

Туре	Data Storage Capacity Per Drum	Data Transfer Rate	No. Devices Per Control	No. Unit Loads Re- quired by Control & Devices	Address Assign- ments
265 ¹	2.1 million characters	300,000 char./second	1-4	1	2
266 ¹	4.2 million characters	300,000 char./second	1-4	1	2
2672	4.2 million characters	1,200,000 char./second	1-4	1	2
² Used	only in systems with Type only in systems with Type or (Feature 4215).				beed Third

Table 1-7. High-Speed Drums

PAPER TAPE EQUIPMENT

Paper tape is an ideal medium for recording data which originates at locations distant from a central Series 200 installation and, as such, becomes particularly significant in data communication networks. A variety of standard commercial codes may be used with this relatively inexpensive medium. Two paper tape devices are offered in Series 200 (see Table 1-8).

Device *			No. Devices Per	No. Unit Loads Re- quired by Control &	Address Assign-
Туре	Function	Data Transfer Rate	Control	Devices	ments
209-2	Paper Tape Reader	600 characters/second	1	2	1
210	Paper Tape Punch	120 characters/second	1	2	1

Table 1-	8. Pa	per Tap	e Equi	pment
----------	-------	---------	--------	-------

DATA COMMUNICATION EQUIPMENT

The immediate and automatic response to an external interrupt by the Series 200 processor is described on page 1-3. A common source of external interruption is a communication control. These controls allow the Series 200 processor to communicate with distant locations (e.g., branch offices, warehouses, etc.) by receiving and transmitting data over toll and leased lines. Four kinds of communication controls are available in Series 200: (1) two types of <u>single-channel</u> <u>controls</u> transfer entire messages over single lines; (2) three types of <u>multi-channel controls</u> transfer messages character-by-character over as many as 63 different lines; (3) two types of <u>message-mode multi-channel controls</u> transfer entire messages over a maximum of 63 lines; and (4) two types of controls serve as interfaces with the Air Force AUTODIN network. All controls are adaptable to a broad selection of lines, speeds, and terminal devices. One such terminal device is Honeywell's Data Station (see Table 1-9).

	Device		No. Devices Per	No. Unit Loads Re- quired by Control &	Address Assign-
Туре	Function	Data Transfer Rate	Control	Devices	ments
		Communication Controls		_	
281-1 and -2	Single-Channel Controls	Up to 5,100 characters/ second	l line	11	2
286-1, -2, and -3	Multi-Channel Controls	Up to 300 characters/ second/line	1-63 lines	- 2	2
286-4, -5 ²	Message-Mode, Multi- Channel Controls	Up to 7,000 characters/ second (all lines)	1-63 lines	2	2
287	AUTODIN Communica- tion Control	Up to at least 4,800 baud	l line	2	2
287-1	(USASCII) AUTODIN Communication Control	Up to at least 4,800 baud	l line	2	2
		Remote Terminal Device			
288-1	Data Station Central Control	120 characters/second	n/a	n/a	n/a
288 - 3 ³	Data Station Central Control	300 characters/second	n/a	n/a	n/a
289-2	Data Station Page Printer & Keyboard	10 characters/second	n/a	n/a	n/a
289 - 2A	Keyboard	10 characters/second	n/a	n/a	n/a
289-3	Data Station Page Printer & Keyboard	40 characters/second	n/a	n/a	n/a
289-4	Data Station Paper Tape Reader	120 characters/second	n/a	n/a	n/a
289-5	Data Station Paper Tape Punch	120 characters/second	n/a	n/a	n/a
289-7	Data Station Card Reader	143 characters/second	n/a	n/a	n/a
289-8	Data Station Optical Bar Code Reader	50 characters/second	n/a	n/a	n/a
289 - 9 ³	Remote Line Printer	300 characters/second	n/a	n/a	n/a
	pe 281-2 control requires ailable for use on the Type	two unit loads. 201 and 201-1 Central Pro	ocessors.	L	· · · ·

Table 1-9. Data Communication Equipment

³Both required for operation of either unit.

A major requirement of many communication networks (e.g., inquiry handling or message switching applications) is fast access to a stored file. Files may sometimes be stored in main memory, but for large files main memory storage is economically unfeasible. File storage units (i.e., the disk pack drives or drum units) fulfill the requirements of these applications.

A typical data communication network is shown in Figure 1-7. The pertinent components of this system are: (1) a Type 201-2 processor; (2) a Type 259 Disk Pack Drive; (3) a Type 281 Communication Control; (4) two data sets¹; and (5) a Honeywell Data Station, the remote terminal device. Two particular devices connected to the Data Station are used in this example: a keyboard by which the inquiry is transmitted to the central processor, and a page printer which prints the answer to the inquiry in readable form.

CONSOLE EQUIPMENT

Characteristics of the Type 220 consoles, described previously on page 1-2, are listed in Table 1-10.

D	evice		No. Devices	No. Unit Loads Re- quired by	Address
Туре	Function	Data Transfer Rate	Per Control	Control & Devices	Assign- ments
220-1, -3	Operator's Console	Typing Speed (input); or 10 char./sec. (output)	1	1	2

Table 1-10. Console Equipment

VISUAL INFORMATION PROJECTION DEVICES

Cathode-ray tube (CRT) display units — for businesses requiring instantaneous visual access to data stored in computer files — are available to the Series 200 user. These devices operate on line to the computer, either locally via direct physical connection or from remote locations via communication facilities. As shown in Table 1-11, the display devices provide a variety of keyboard arrangements: numeric, numeric/block alpha, and typewriter. An 8-bit code (7-bit USASCII plus parity) is used for synchronous transmission and a 10-bit code (7-bit USASCII plus parity and start and stop bits) for asynchronous transmission.

¹A data set is required to convert the data signals used by the communication control to signals acceptable for transmission over communication lines.





Е	Device		No. Devices Per	No. Unit Loads Re- quired by Control &	Address Assign-
Туре	Function	Data Transfer Rate	Control	Devices	ments
303	Display Station (Typewriter keyboard)				
311	Display Station (15-key block numeric keyboard)				
312	Display Station (43-key numeric/block alpha keyboard)		l2 for basic con- trol, plus		
304	Display Station (Navcor electronic typewriter keyboard)	1200-2400 baud	l2 for each ex - pansion module	n/a	n/a
317	Display Station (no keyboard)		module		
318	Display Station (no keyboard)	•			

Table 1-11. Visual Information Projection Devices

TELLER TERMINAL EQUIPMENT

Honeywell Teller Terminal equipment permits more efficient banking procedures through on-the-counter, on-line processing of all teller-assigned transactions. The Type 370 Teller Terminal is used by the teller for all his bank transactions, and a remote transceiver transmits transaction information between the Type 370 and the computer. Data is transmitted asynchronously via a modified USASCII-type code permitting combinations of similarly coded peripheral devices to share common networks. This code consists of a start bit, seven data bits, an odd parity bit, and a stop bit. Specifications of the Type 370 are shown in Table 1-12.

Table 1-12. Teller Terminal Equipment	Table 1-1	2. Teller	· Terminal	Equipment
---------------------------------------	-----------	-----------	------------	-----------

D	evice		No. Devices	No. Unit Loads Re- quired by Transceiver	Address Assign-
Туре	Function	Data Transfer Rate	Transceiver	& Devices	ments
370	Teller Terminal	120 characters/second		not applicable	not applicable

ADDITIONAL PERIPHERAL DEVICES

A number of other peripheral devices are included in the Series 200 line. General characteristics of these devices are shown in Table 1-13.

Device			No. Devices Per	No. Unit Loads	Address Assign-
Type	Function	Performance	Control	Required	ments
212	On-Line Adapter	120,000 characters/second	1	1	1
212-1	Central Pro- cessor Adapter	167,000 characters/second	1	2	2
213-3	Interval Timer	Range: 100 microseconds to 200 milliseconds	1	1	1
213-4	Time-of-Day Clock	Range: 00:00:00.0 to 23:59:59.9 (hours, minutes, seconds, and tenths of seconds)	1	1	1
232	MICR Reade r- Sorter and Control	Up to 600 documents/minute	1	1	1
233-2	MICR Reader- Sorter Control for Burroughs B103	Up to 1,560 documents/minute	1	1	1
234	Plotter Control for Calcomp Plotters	Plotting Speed: Up to 300 increments per second (in any of eight directions)	1	1	1
235	Optical Journal Reader Control	26 or 52 lines/second	1	1	1
237	Bill Feed Printer Control	600 lines/minute; or up to 800 cards/minute	1	2	2

Table 1-13. Additional Peripheral Devices

PERIPHERAL DATA TRANSFER OPERATION

One of the major features of Series 200 is the degree of peripheral simultaneity that can be achieved by the various processors. The Model 200 processors (Types 201, 201-1, and 201-2) and the Type 1201 processor can perform up to four peripheral operations simultaneously; the Type 1251, 2201, and 4201 processors may perform as many as six, eight, and sixteen simultaneous peripheral operations, respectively. While all these operations are being executed, the central processor continues its internal processing. The ability to perform simultaneous peripheral operations derives from an internal unit of the central processor — the input/output traffic control — which guarantees a peripheral control access to main memory when data is to be transferred. The manner in which the traffic control does this is explained in Section II. The data path used by the traffic control to transfer data (see Figure 1-8) is described below.

Peripheral Addresses and Unit Loads

When installed in a Series 200 computer system, peripheral controls (and their associated

devices) are permanently connected to the system. Each control is assigned one or two addresses, depending on the number of directions in which it can transfer data. It is by these peripheral addresses that the controls are designated in input/output instructions. For example, a card reader and its associated control can transfer data in only one direction — into the central processor. The reader control is therefore assigned one address by which it is always designated in an instruction. A combination card reader/card punch and control can transfer data in two directions — into and out of the processor. It is thereby assigned two addresses: one address is used to specify an input (card read) operation, while the other is used to specify an output (card punch) operation.



Figure 1-8. Basic Input/Output Data Path

The number of peripheral controls which a Series 200 processor can accommodate depends upon four factors: (1) the number of "unit loads" of power required by the controls to be connected; (2) the number of unit loads of power available from the processor; (3) the number of peripheral addresses required to operate the controls; and (4) the number of address assignments which the processor provides. A peripheral control may require either one or two unit loads of power and either one or two addresses. The numbers of unit loads and address assignments available with each Series 200 processor are shown in Figure 1-9. The numbers of unit loads and address assignments required by each peripheral control are shown in the preceding summary tables of the peripheral equipment (Tables 1-1 through 1-13).

Read/Write Channel

Note that the permanent connection established in Figure 1-8 is incomplete: there is no connection across the peripheral interface. The input/output data path is completed by one or more "read/write channels," inserted in the data path when the input/output instruction is executed. (More than one read/write channel is sometimes necessary in order to accommodate the

1-18

#2-139

high data transfer rates of some devices.) A read/write channel is not permanently connected to any peripheral control but is <u>assigned by the programmer</u> to specify the data path between a control and the processor.



Figure 1-9. Address Assignments and Unit Loads Available in Series 200 Processors

When the programmer codes an input/output instruction, he specifies among other things the address of the peripheral control that is to send or receive data and the read/write channel(s) over which the data transfer is to take place. When the instruction is executed, the specified read/write channel is automatically inserted in the peripheral interface. For example, Figure 1-10 shows the data path formed during the execution of an input/output instruction in which the programmer specifies that the card reader control is to transfer data over read/write channel 2 (RWC 2). The specified channel remains in the interface only for the duration of the card read operation. When the data transfer terminates, RWC2 is automatically removed from the interface and is available for reassignment by another instruction.

Read/write channels are the key to the achievable simultaneity in a Series 200 model: the number of read/write channels associated with a particular processor determines the number of peripheral operations that can be performed simultaneously by that processor (see Figure 1-6).



Figure 1-10. Data Path During Card Read Operation

OPTIONAL FEATURES

Table 1-14 lists the various features that can be added to the Series 200 processors described in this manual. This table illustrates the realistic design principle of Series 200: a Series 200 model can be specialized to meet the individual user's application; the application is not compromised to meet the design of the model.

Certain features optional with some processors are standard with other larger types. This is also part of the realistic approach to system development. Particularly significant is the fact that specialization of a Series 200 model can occur at any time (not just at installation time) to meet any increased workload or applications shift that might occur.

A summary description of the optional features is given below.

-	FEATURE	201	201-1	201-2	1201	1251	2201	4201
010	ADVANCED PROGRAMMING	n/a	n/a	OPT				
011	ADVANCED PROGRAMMING	OPT	OPT	n/a	n/a	n/a	n/a	n/a
012	PROGRAM INTERRUPT	OPT						
013	EDIT INSTRUCTION	OPT	OPT	OPT			¥	
015	8 ADDITIONAL UNIT LOADS	OPT	OPT	OPT				
016	AUXILIARY READ/WRITE CHANNEL	OPT	OPT	OPT				
0191	OPTIONAL INSTRUCTION PACKAGE	n/a	n/a	n/a	OPT	OPT	OPT	
1100A	SCIENTIFIC UNIT	n/a	n/a	n/a	OPT	OPT	OPT	n/a
1101	SCIENTIFIC UNIT	n/a	n/a	n/a	n/a	n/a	n/a	OPT
1114	STORAGE PROTECT	n/a	n/a	n/a	OPT	OPT	n/a	n/a
1115	16 ADDITIONAL UNIT LOADS & ADDRESS ASSIGNMENTS & 4 ADDITIONAL RWC'S	n/a	n/a	n/a	n/a	n/a	OPT	n/a
1116	16 ADDITIONAL UNIT LOADS & ADDRESS ASSIGNMENTS & 8 ADDITIONAL RWC'S	n/a	n/a	n/a	n/a	n/a	n/a	OPT
1117	STORAGE PROTECT	n/a	n/a	n/a	n/a	n/a	OPT	n/a
1118	EXTENDED MULTIPROGRAMMING & 8-BIT TRANSFER	n/a	n/a	n/a	n/a	n/a	n/a	OPT
1120	EXTENDED MULTIPROGRAMMING & 8-BIT TRANSFER	n/a	n/a	n/a	OPT	OPT	n/a	n/a
1121	EXTENDED MULTIPROGRAMMING & 8-BIT TRANSFER	n/a	n/a	n/a	n/a	n/a	OPT	n/a
4214A	TWO BUFFERED I/O SECTORS	n/a	n/a	n/a	n/a	n/a	n/a	OPT
4214B	TWO ADDITIONAL BUFFERED I/O SECTORS	n/a	n/a	n/a	n/a	n/a	n/a	OPT
4215	HIGH-SPEED THIRD SECTOR	n/a	n/a	n/a	n/a	n/a	n/a	OPT
	STANDARD OPT	OPTIC	NAL	n/a] NOT AV	/AILABLI	E.	• · · · · · · · · · · · · · · · · · · ·

Table 1-14. Series 200 Optional Features

ADVANCED PROGRAMMING

Two Advanced Programming Features increase the basic instruction repertoire of the Model 200 processors. Feature 011 is available with the Type 201 and 201-1 processors, and Feature 010 can be added to the Type 201-2 processor. Each feature includes the following capabilities (see Table 1-15):

- 1. Additional program instructions.
- 2. The ability to modify instruction addresses via indexed or indirect addressing (described in Section IV).
- 3. A "read reverse" capability with magnetic and paper tape units.

FEATURE 010 (Type 201-2)	FEATURE 011 (Types 201 and 201-1)
Program Instructions	Program Instructions
1. Zero and Add	1. Zero and Add
2. Zero and Subtract	2. Zero and Subtract
3. Branch if Character Equal	3. Branch if Character Equal
4. Change Sequencing Mode	4. Change Sequencing Mode
5. Change Addressing Mode (expanded version) ¹	5. Change Addressing Mode ¹
6. Extended Move	6. Extended Move
7. Move and Translate	7. Move and Translate
 Branch on Character Condition (expanded version) 	 Branch on Character Condition (ex- panded version)
9. Branch on Bit Equal	9. Load Control Registers ²
Address Modification	Address Modification
 Indexed addressing via 6 or 15 index registers³ 	 Indexed addressing via 6 or 15 index registers³
2. Indirect addressing	2. Indirect addressing
Read Reverse	Read Reverse

Table 1-15. Model 200 Advanced Programming Feature

Any Model 200 processor can read paper tape and 1/2-inch magnetic tapes in a reverse direction and transfer the information to the main memory in such a manner that it is oriented in the normal (forward) direction.

¹The Change Addressing Mode instruction is available in Type 201 or 201-1 processors which include either the Advanced Programming Feature or a main memory capacity greater than 4,096 characters. In the Type 201-2 processor, the use of this instruction with 2- and 3- character addressing is standard; however, its use with 4-character addressing and/or itemmark trapping requires the presence of the Advanced Programming Instructions.

²The Load Control Registers instruction, optional with the Type 201 and 201-1 processors, is included in the standard instruction repertoire of the Type 201-2 processor.

The Type 201-1 and 201-2 processors with the Advanced Programming Feature contain 6 index registers in the three-character addressing mode and 15 index registers in the four-character mode. The Type 201 processor with the Advanced Programming Feature contains six index registers, regardless of addressing mode.

PROGRAM INTERRUPT

This feature, whose basic functions are described on page 1-3, is an optional feature for the Type 201 processor and is standard for all other processors described herein. A detailed description of program interruption, including conditions which must be present for an interrupt to occur, processor activities which are automatically performed when the interrupt takes place, and the programming of interrupt service routines, is given in Appendix D.

EDIT INSTRUCTION

A comprehensive instruction - Move Characters and Edit - is optionally available with the Model 200 processors and is a standard feature with the Type 1201, 1251, 2201, and 4201 processors. Processed information is edited before being converted to an output medium (e.g., a printed document) by the suppression of unwanted characters and symbols and the insertion of identifying symbols such as the dollar sign, decimal point, and asterisk. The Move Characters and Edit instruction is described on page 8-104.

ADDITIONAL READ/WRITE CHANNELS, UNIT LOADS, AND ADDRESS ASSIGNMENTS

As explained above, the number of peripheral operations that can be performed simultaneously by a processor depends on the number of read/write channels available, and the number of peripheral devices connectable to a processor depends on the number of unit loads and address assignments associated with the processor. Four optional features allow a user to increase his processor's peripheral flexibility by adding the following elements:

- 1. Feature 015 - Eight additional unit loads for a Model 200 processor. (The address assignments required to specify the additional peripheral controls enabled by this feature already exist in the basic 200 processors.)
- 2. Feature 016 - One additional (auxiliary) read/write channel for a Model 200 processor. (Auxiliary read/write channels are described on page 2-16.)
- Feature 1115 A second "I/O sector" for the Type 2201 processor.¹ This 3. sector consists of four additional read/write channels, 16 additional unit loads, and 16 additional address assignments, thereby matching the peripheral capabilities of the basic I/O sector.
- Feature 1116 A third I/O sector for the Type 4201 processor. ¹ (The 4. basic 4201 processor contains two I/O sectors.) The optional sector consists of four additional read/write channels, 16 additional unit loads, and 16 additional address assignments. In addition to the third sector, Feature 1116 includes two additional read/write channels to be used with sector 1 and two additional channels to be used with sector 2. Feature 116 is described in Appendix H.
- 5. Feature 4214A and 4214B - Provides the Type 4201 processor with buffered I/O sectors for those applications where additional computer time or a higher input/output transfer capability is required. Feature 4214A requires the installation of Feature 1116, and Feature 4214B requires the installation of Feature 4214A. These features are discussed in Appendix H.

An I/O sector consists of three elements: 4 read/write channels, 16 unit loads, and 16 address assignments.
<u>Feature 4215</u> — A high-speed third sector for the Type 4201 processor. This allows connection of I/O peripheral devices with transfer rates exceeding 500,000 characters per second to the third sector. Feature 4215 requires the installation of Feature 1116. These features are discussed in Appendix H.

STORAGE PROTECT

Two Storage Protect Features, identical in nature, are offered for the Type 1201/1251, and 2201 processors as Features 1114 and 1117, respectively. These features allow a programmerspecified portion of the main memory (and the contents thereof) to be shielded from accidental alteration by programs running concurrently in the memory. An attempt to violate the protection of this area results in an "internal" processor interruption. The program or programs running in the protected memory area have 15 additional index registers at their disposal; these registers can also be used by programs in the unprotected (or "open") memory area if desired. The Storage Protect Features are described in Appendix E.

EXTENDED MULTIPROGRAMMING AND 8-BIT TRANSFER

The processing capabilities of the Models 1200, 1250, 2200, and 4200 are greatly extended by the addition of the Extended Multiprogramming and 8-Bit Transfer Features. These amplified capabilities are available as Features 1120, 1121, and 1118 for the Models 1200/1250, 2200, and 4200, respectively. Features 1120 and 1121 require that the Models 1200/1250, and 2200 be equipped with Storage Protect (Features 1114 and 1117, respectively); the Storage Protect capabilities are automatically included in Feature 1118 for the Model 4200. In addition to the capabilities supplied by the Storage Protect Features, extended multiprogramming provides storage protection with memory address relocation, interrupt masking, and instruction timeout. The 8bit transfer capability gives the Models 1200, 1250, 2200, and 4200 increased flexibility by allowing either 8-bit or 6-bit information transfers between certain peripheral controls and main memory. The Extended Multiprogramming and 8-Bit Transfer Features are described in detail in Appendix G.

SCIENTIFIC UNIT

The scientific unit adds 14 scientifically oriented instructions to the Series 200 repertoire. The two functionally identical units — Feature 1100A (available with the Type 1201, 1251, and 2201 processors) and Feature 1101 (for the Type 4201) — are summarized in Appendix F.

FEATURE 0191

Feature 0191, which is available on the 1201, 1251, and 2201 processors and standard on the 4201 processor, enhances the instruction repertoire of the processor and affords increased compatibility with competitive equipment. This feature provides two additional instructions — Move or Scan (MOS) and Table Lookup (TLU) — and also includes the "S" (Special) mode of

1-23

#2-139

processing. The "S" mode of processing, which is implemented by the variant character of the Change Addressing Mode (CAM) instruction, enables the processor to manipulate the Add, Subtract, Zero Add, Zero Subtract, and Branch if Character Equal instructions in a special way. These instructions are described in Section VIII of this manual. The Move or Scan and Table Lookup Instructions, which are assembled by Easycoder Assembler D, are also discussed in Section VIII.

2 THE CENTRAL PROCESSOR

A Series 200 central processor is logically divided into five basic units (see Figure 2-1): a main memory, a control memory, an arithmetic unit, a control unit, and an input/output traffic control.



Figure 2-1. Logical Division of Series 200 Central Processor

MAIN MEMORY

The main memory contains from 2,048 to 524,288 character locations of magnetic core storage which are used to store program instructions and data during a program run (see Figure 2-2). Every character location is identified by a unique numeric address. This means that an instruction can designate the exact storage locations that contain the data needed for a particular operation.



Figure 2-2. Main Memory Functions

Figure 2-3 shows one character position of memory with the name of each core shown to the right. Each core can be individually magnetized to represent either a one or a zero, depending upon its polarity. Moving from bottom to top in Figure 2-3, the first six cores are used for data storage, the seventh and eighth cores are used to define the limits of storage areas (these two cores are frequently referred to as "punctuation" bits), and the ninth core is used for parity checking.

Figure 2-4 shows how typical numeric, alphabetic, and special characters are stored in the main memory. Shaded circles represent cores containing 1-bits. Bits 1, 2, 4, and 8 in each character position can be combined to represent the decimal values zero through nine. This four-bit representation of decimal numbers is known as binary-coded decimal (BCD). Alphabetic and special characters are represented by a combination of the numeric (1, 2, 4, and 8) and the A and B cores. The A and B cores correspond to zone punches on cards: the A bit represents a 12-punch, the B bit represents an 11-punch, a combination of the A and B bits represents a 0-punch. A listing of the main memory formats for all valid Series 200 characters appears in Appendix B.

The word-mark bit (WM) is used to define logical storage fields in the memory. Information is rarely stored in the memory as single, independent characters; instead, adjacent character positions are usually grouped to form storage fields. As described in Section III, the wordmark bit is instrumental in defining the size of such fields.

CORE	FUNCTION
O	PARITY BIT (P)
Ø	ITEM-MARK BIT (IM)
O	WORD-MARK BIT (WM)
O	
O	A BIT
	8 BIT
0	4 BIT NUMERIC
Ø	2 BIT
Ô	і віт



Figure 2-3. One Memory Position

Figure 2-4. Representation of Characters in Magnetic Core Storage

Consecutive storage fields are frequently grouped together to form a unit of information called an item. As its name implies, the item-mark bit (IM) is used to define the size of an item in the main memory (see Section III).

A unit of information that is to be transferred between the main memory and a peripheral device is called a record. A record can be of any length, from one character up to virtually the maximum number of characters in the memory. Both the word-mark and item-mark bits are used in defining the size of a record (see Section III).

The parity bit (P) is used in conjunction with an automatic error-detection technique known as parity checking. Every character must be represented in the central processor by an odd number of 1-bits. (Punctuation bits are excluded from this rule except in the Type 4201.) Whenever a character is moved from one location to another it is automatically checked to determine if an odd number of data 1-bits has been moved. In Figure 2-4, the characters 0, 9, B, M, and (are represented by an even number of ones in the data bit positions. Circuitry within the central processor automatically adds a one in the parity bit positions of these characters to provide the required odd bit count.

MEMORY CYCLE

The time interval required by a processor to read or write the contents of a unit location is termed memory cycle time. For the processors described in this manual, memory cycle time ranges from 2 microseconds (Model 200) down to 750 nanoseconds (Model 4200).

MAIN MEMORY IN THE TYPE 4201 PROCESSOR

The main memory of the Type 4201 processor consists of from one to four modules of core memory and a memory controller (see Figure 2-5). Each module is four characters in width and either 16,384 or 32,768 four-character groups in length. Thus, a module contains either 65,536 or 131,072 characters. Data storage capacities of main memory range from 131,072 to 524,288 characters.



Figure 2-5. Type 4201 Memory Subsystem

Table 2-1 below shows the memory configurations available with the Type 4201 processors.

Table 2-1. Memory Configurations for Type 4201 Processors

Туре	Memory Size in Characters
4201-3	131,072
4201-4	196,608
4201-5	262, 144
4201-5A* (2-way interleaving)	262,144
4201-6	327,680
4201-7	393,216
4201-8	458,752
4201-9* (4-way interleaving)	524,288
*Memory addresses are interleave processors.	d across modules in these

Memory Access

The 4201 processor always reads or writes the contents of four character locations at a time; such a four-character grouping is termed a "word." Thus, the Model 4200 has an effective memory cycle time of 750/4 or 188 nanoseconds per character.

Processing Unit

Although the 4201 processor always reads or writes a four-character word every memory cycle, the portion of the accessed word actually available for processing, called a "processing unit," varies from one to four characters, depending upon the operation being performed. The processing unit for a move instruction is up to four characters, whereas arithmetic and I/O instructions process one character at a time.

Memory Controller

The memory controller provides maximum simultaneity of memory operations by its ability to transfer data to or from memory modules simultaneously. This is accomplished by providing a set of read/write electronics for each memory module, so that access can be made to a module independently of all other modules. This ability allows internal processing and input/output operations to proceed independently and simultaneously. Simultaneous access occurs as long as the central processor and the I/O controller request access to different modules of memory. Whenever their requests are for the same module, the memory controller resolves the conflict by giving priority to the input/output controller.

When memory is addressed, a 4-character group containing the addressed character is delivered to either the central processor or the I/O controller. The delivery of four characters serves to significantly reduce the number of memory references for many operations and greatly increases the operating speed of the system.

Interleaved Addressing

In order to achieve optimum utilization of memory, an interleaved addressing scheme has been incorporated in two Model 4200 central processors (Types 4201-5A and -9). The use of the interleaved memory permits faster program execution by allowing multiple access to separate modules of memory to proceed simultaneously. This method of addressing is accomplished by assigning successive addresses to different modules so that a program written in a normal sequential manner will address different modules as it proceeds. For example, in the Type 4201-9 Central Processor, there are four memory modules which permit 4-way interleaving of accesses. With four modules, addresses 0, 1, 2, 3 are assigned to the first module; 4, 5, 6, 7 are assigned to the second module, etc. (see Figure 2-6).

SECTION II. THE CENTRAL PROCESSOR



Figure 2-6. Model 4200 Memory Interleaving (Type 4201-9 Central Processor)

In addition, interleaved addressing further increases system performance by allowing the central processor to overlap many of its memory operations. This is accomplished by a unique design of the addressing circuitry of the Model 4200. Although 750 nanoseconds are required to cycle main memory, the addressing and data path circuitry of the processor is used only for a portion of the cycle time (approximately 500 nanoseconds). Therefore, the addressing circuitry is available for another memory access before the first access is completed. By interleaving, the instructions and operands will have been distributed among the available modules; therefore, the central processor is able to overlap successive fetches of both operands and the characters within an instruction.

Parity Check

Unlike the other Series 200 processors, the 4201 includes the punctuation bits in its parity check. Whenever a character is moved from one location to another, it is automatically checked to determine if an odd number of 1-bits in the data and punctuation positions has been moved.

CONTROL MEMORY

The control memory is a high-speed storage unit consisting of up to 57 control registers. (The number of registers actually available depends on the system configuration.) Normally, control registers contain the addresses of instructions and data being processed during a program run. One such register, called the A-address register, is illustrated in Figure 2-7. In this example, the A-address register contains an address (206) designating a main memory location, which in turn contains a unit of information (the decimal digit 7) to be added in the arithmetic unit.



Figure 2-7. Typical Control Register Function

In Series 200 processors, other than the Type 4201, that do not include the Scientific Unit (Feature 1100A or 1101), each control register is only as large as it need be to contain the largest, or "highest," main memory address in the user's processor. Thus, a processor whose main memory capacity is 8,192 characters contains control memory registers which are each 13 bits long (13 bits allows 8,192 addresses), while the control registers of a processor containing 131,072 characters of memory storage are each 17 bits long (see Table 2-2). In a Type 4201 processor, all 19 control register bits are active, regardless of main memory size. When the Scientific Unit is included in the system, each control register is 18 bits (three characters) long (or 19 bits in the case of the Type 4201).

MAIN MEMORY CAPACITY (Characters)	4,096	8,192	16,384	32,768	65,536	131,072	262,144	524 , 288
SIZE OF CONTROL MEMORY REGISTER (Bits)	12	13	14	15	16	17	18	24*
*19 address bits a	nd 5 pari	ty bits.						

Table 2-2. Size of Control Memory Registers (Models 200/1200/1250/2200/4200)

Control registers can be addressed either by programmed instruction or from the operator's control panel or console. For instance, an instruction can change the course of a program by manipulating the contents of the control register that governs program sequence; the operator can interrogate a control register to determine the exact location at which the program has halted, etc. When a register is addressed by programmed instruction, it is specified by means of a variant character in the instruction. A register is addressed from the control panel or console by using the register's octal address. The functional name of each register and the variant character which specifies the register are listed in Table 2-3.

ADDRESS REGISTERS

The A- and B-address registers, the two sequence registers, and the interrupt registers are used to address main memory during the loading and execution of instructions. A detailed description of these registers is presented in Section IV, "Addressing."

READ/WRITE COUNTERS

Data is transferred between the main memory and a peripheral device via a read/write channel (described in Section I). Associated with a read/write channel are two location counters: a starting location counter and a current location counter. When a peripheral transfer is to be performed, the address at which the transfer is to begin is stored in both counters. Then, as each successive character is transferred, the contents of the current location counter are incremented by one so that when the transfer is completed, this counter contains the address of the character position immediately following the position that terminated the transfer, i.e., one beyond the record-marked location (see Section III).

The availability of the starting and current addresses associated with an input/output area greatly simplifies the manipulation of variable-length records.

MNEMONIC DESIGNATION	FUNCTION	VARIANT CHARACTER							
R	REGISTERS STANDARD IN ALL PROCESSORS								
AAR	A-Address Register	67							
BAR	B-Address Register	70							
SR	Sequence Register	77							
CLC1	Read/Write Channel 1 - Current Location Counter	01							
CLC2	Read/Write Channel 2 — Current Location Counter	02							
CLC3	Read/Write Channel 3 - Current Location Counter	03							
SLC1	Read/Write Channel 1 - Starting Location Counter	11							
SLC2	Read/Write Channel 2 - Starting Location Counter	12							
SLC3	Read/Write Channel 3 - Starting Location Counter	13							
WR1	Work Register 1 ¹	-							
WR2	Work Register 2 ¹	-							
WR3	Work Register 3 ¹	-							

Table	2-3	. Control	Memory	Registers
-------	-----	-----------	--------	-----------

MNEMONIC DESIGNATION	FUNCTION	VARIANT CHARACTER								
FE	ATURE 010 or 011 (ADVANCED PROGRAMMING)									
CSR	Change Sequence Register	64								
FE	FEATURE 012 (PROGRAM INTERRUPT)									
EIR	External Interrupt Register	66								
FE	CATURE 016 (AUXILIARY RWC)	-L								
CLCI	Read/Write Channel 1' - Current Location Counter	05								
SLC1'	Read/Write Channel 1' - Starting Location Counter	15								
FE	ATURES 1100A & 1101 (SCIENTIFIC UNITS)	_ _								
AC0	Floating-Point Accumulator 0 ²	-								
		-								
	2	-								
AC1	Floating-Point Accumulator 1 ²	-								
		-								
AC2	Floating-Point Accumulator 2 ²	-								
AC3	Floating-Point Accumulator 3 ²	-								
R	EGISTERS STANDARD ON 4201, OTHERWISE NOT AVAILABLE	2								
WR4	Work Register 4 ¹	-								
WR5	Work Register 5	-								
WR6	Work Register 6 ¹ Work Register 7 ¹	-								
WR7		l								
T	CATURES 1114, 1117, & 1118 (STORAGE PROTECTION)	76								
IIR	Internal Interrupt Register									
FEATURE 11	15 (SECOND INPUT/OUTPUT SECTOR) - (STANDARD ON 1251	1								
CLC4	Read/Write Channel 4 - Current Location Counter	21 22								
CLC5	Read/Write Channel 5 - Current Location Counter	23								
CLC6 CLC4'	Read/Write Channel 6 - Current Location Counter Read/Write Channel 4' - Current Location Counter	25								
SLC4	Read/Write Channel 4 - Starting Location Counter	31								
SLC4 SLC5	Read/Write Channel 5 - Starting Location Counter	32								
SLC6	Read/Write Channel 6 - Starting Location Counter	33								
SLC4'	Read/Write Channel 4' - Starting Location Counter	35								
FF	EATURE 1116 (THIRD INPUT/OUTPUT SECTOR FOR 4201)									
CLC5'	Read/Write Channel 5' - Current Location Counter	26								
CLC6'	Read/Write Channel 6' - Current Location Counter	27								
SLC5'	Read/Write Channel 5' - Starting Location Counter	36								
SLC6'	Read/Write Channel 6' - Starting Location Counter									

Table 2-3 (cont). Control Memory Registers

MNEMONIC DESIGNATION	FUNCTION	VARIANT CHARACTER
CLC8	Read/Write Channel 8 - Current Location Counter	00
CLC9	Read/Write Channel 9 - Current Location Counter	20
SLC8	Read/Write Channel 8 - Starting Location Counter	10
SLC9	Read/Write Channel 9 - Starting Location Counter	3.0
CLC8'	Read/Write Channel 8' - Current Location Counter	04
CLC9'	Read/Write Channel 9' - Current Location Counter	24
SLC8'	Read/Write Channel 8' - Starting Location Counter	14
SLC9'	Read/Write Channel 9' - Starting Location Counter	34
CLC2'	Read/Write Channel 2' - Current Location Counter	06
CLC3'	Read/Write Channel 3' - Current Location Counter	07
SLC2'	Read/Write Channel 2' - Starting Location Counter	16
SLC3'	Read/Write Channel 3' - Starting Location Counter	17

¹ These registers are available only to the processor and must not be addressed by the program. ² These registers (accumulators) can only be addressed by the instructions included in Features

1100A or 1101 (see Appendix F).

ARITHMETIC UNIT

Arithmetic and logical operations are performed by a configuration of components commonly referred to as the arithmetic unit. Basically, this unit is composed of an adder, capable of performing both binary and decimal arithmetic, and two operand storage registers.¹ Each one of these units is capable of storing a single six-bit character in processors smaller than the Type 4201. The adder and operand storage registers in the 4201 processor can store four characters at a time.² In general terms, an arithmetic or logic operation is performed as follows (see Figure 2-8):

- 1. An instruction in the stored program specifies the type of operation to be performed and the main memory storage locations of the data to be manipulated.
- 2. The operands are transferred to the operand storage registers a character (Models 200, 1200, 1250, and 2200) or a word (Model 4200) at a time, beginning with the rightmost character in each operand.
- 3. In processors other than the 4201, each pair of characters (or, in the Model 4200, each pair of words) that enters the storage registers is combined in the adder. The result is stored in the main memory as specified by the program instruction. If a carry is generated, it is stored in the adder and combined with the next higher-order pair of characters.
- 4. In the 4201 processor, the storage registers and adder are used in the same manner as in other processors, except when performing address indexing or

¹The contents of these registers are not accessible to the programmer.

²When floating point is installed in the 4201, the adder and operand storage registers are extended to a 6-character width in order to handle floating point operands.

floating-point operations.¹ That is, operations other than these two types are performed on a character-by-character basis. However, address indexing and floating-point operations take advantage of the full width of the 4201 adder.



Figure 2-8. Data Flow Between Main Memory and Arithmetic Unit CONTROL UNIT

The control unit is the hub of central processor activities (see Figure 2-9). Its major function is to select, interpret, and execute all of the instructions in the stored program. In carrying out these instructions, the control unit coordinates the various activities of receiving data from input devices, transferring data within the central processor, and transferring processed data to the output units. The main memory addresses used by the control unit in performing these tasks are stored in the registers of the control memory.



Figure 2-9. Control Unit Activities

¹When floating point is installed in the 4201, the adder and operand storage registers are extended to a 6-character width in order to handle floating point operands.

INPUT/OUTPUT TRAFFIC CONTROL

The input/output traffic control is, as its name implies, the unit which regulates the flow (or "traffic") of data transferred during input/output activities. It works in conjunction with the central processor control unit to allocate central processor time to input/output operations and to identify the peripheral controls which are to use that time to transfer data (see Figure 2-10).

The I/O traffic control enables from 3 (Model 200 minimum) to 16 (Model 4200 maximum) simultaneous input/output operations to occur concurrently with the internal computations of the processor. In processors other than the 4201, this simultaneity is achieved by the traffic control's allocation of consecutive memory cycles to either peripheral controls or the central processor. In the Type 4201 processor, such allocation is not normally necessary, as independent cycling of memory blocks allows absolute simultaneity between memory accesses for I/O and computing operations (see page 2-4). Only when I/O and computing operations attempt to gain access to the same memory block simultaneously does the 4201 allocate memory cycles between the two types of operations.



Figure 2-10. Input/Output Traffic Control Activities

MEMORY CYCLE DISTRIBUTION

Every peripheral data transfer involves some factor which prevents the device being used from transferring data at a rate comparable to that of the central processor. Usually this factor is mechanical — moving a card through the read station or a magnetic tape or disk past the read/ write head — although in data communication it is the bit rate of the communication line. Therefore, a peripheral device requires access to the central processor to transfer information to or from the main memory during only a fraction of the time that the operation is proceeding. The periods in which the central processor is actually interrupted for data transfer are spaced over the duration of the peripheral operation (see Figure 2-11).



Figure 2-11. Data Transfer Intervals During One Peripheral Operation

When a peripheral operation is in progress but is not using main memory (the gray areas in Figure 2-11), another peripheral control may gain access to the main memory. This second memory access can in turn give way to a third access by another control before the original operation requires access to the memory again, etc. In other words, peripheral operations can occur <u>simultaneously</u> with one another. The periods of time in which peripheral controls do not require main memory access to transfer data are given to the central processor for its internal activities. It is the function of the I/O traffic control to direct the sharing of main memory cycles by the various peripheral devices and the central processor.

It was indicated on page 1-18 that in order for an I/O operation to proceed, the programmer must specify a read/write channel in the initiating peripheral instruction. This read/write channel completes the path between main memory and the control for the peripheral device being addressed. Input/output sectors (see page 1-22) consist of unit power loads, address assignments, and read/ write channels. Type 1251 and 2201 processors may be equipped with two I/O sectors. Where this is the case, the read/write channel assigned to an operation must come from the sector to which the device being addressed is connected. Normally, this rule also applies to the 4201, which always has at least two sectors, but in that processor it is also possible to reassign RWC's outside of their "home" sectors by means of "sector escape codes" (see below).

The rate at which each peripheral control must transfer data over a programmer-assigned read/write channel(s) depends on the mechanical characteristics of the device connected to the control. Thus, the transfer intervals shown in Figure 2-11 are spaced according to the device being used. For instance, the transfer rate for the disk pack drive is considerably faster than that for the card punch; therefore, the disk pack drive will require access to the main memory more frequently than the card punch. The I/O traffic control monitors and honors the requests for access to the main memory. In processors other than the 4201, it decides how each memory cycle should be used — by a read/write channel or by the processor — as shown in Figure 2-13.

2 - 13

The traffic control offers consecutive memory cycles to read/write channels, one memory cycle per channel. If there is a demand on a particular channel when the cycle is offered, the channel is granted access to the main memory for one cycle. During this cycle a single character is transferred to or from memory. If the channel does not require the memory cycle, the cycle is given to the central processor for internal data processing.

In the Type 4201 processor, if an I/O operation requires access to the same memory block as the central processor, the I/O operation is given priority and the central processor stalls for one memory cycle. No interference (stall) occurs if the I/O operation and the central processor are accessing different memory blocks (i.e., memory accesses are simultaneous).

NOTE: In the Type 4201 processor, although a four-character word is moved in one memory cycle during internal processor operations, a single six-bit character is moved during input/output operations.





The cyclic offering of memory cycles to read/write channels is shown in Figure 2-13. If the channel being offered a memory cycle is an optional channel (noted by an asterisk) that is not present in the user's system, the cycle is given unconditionally to the central processor. ¹ Note that every fourth Model 1200 cycle is also given unconditionally to the processor. Note further that most channels available with the Models 200, 1200, 1250, and 2200 are offered main memory access once every six microseconds. Input/output speeds up to 167, 000 characters per second can be

¹There is one exception to this statement: if a Model 200 does not include RWC1' (Feature 016), the cycle is offered to RWC1.



¹This figure is not applicable to 4201 operations employing channel transfer rates higher than the minimum.

maintained by accessing memory at these intervals. In processors other than 4201, transfer rates higher than those attainable with a single read/write channel can be achieved by interlocking two or more read/write channels, as described below.

Rather than interlocking RWC's, the Model 4200 traffic control offers variable numbers of memory cycles per unit of time to each read/write channel, depending upon the read/write channel assignment code used in the instruction which initiates the operation. From one to six cycles are offered to a read/write channel every 12 microseconds, giving channel data transfer capacities ranging from 83, 300 to 500,000 characters per second. Effectively, then, the 4201 incorporates variable-speed read/write channels.

PRIMARY AND AUXILIARY READ/WRITE CHANNELS

RWC1', RWC2', RWC3', RWC4', RWC5', RWC6', RWC8', and RWC9' are called auxiliary read/write channels because of the manner in which they are granted access to the main memory by the traffic control. For instance, the Model 200 traffic control offers one cycle to RWC1, the next cycle to RWC2, the next cycle to RWC3, <u>the next cycle to RWC1'</u>, the next cycle to RWC2, the next cycle to RWC3, <u>the next cycle to RWC1</u>, etc. In other words, memory cycle allocation alternates between a primary channel and its auxiliary channel.

Read/write channels not accompanied by auxiliary channels (e.g., RWC's 2 and 3 in the Model 200) are each guaranteed access to the main memory every six microseconds (giving a transfer rate of 167,000 characters per second), as shown in Figure 2-13. Primary channels and auxiliary channels are each granted access every 12 microseconds, because access is alternated between the two, thus providing a transfer rate of 83,300 characters per second.

INTERLOCKING READ/WRITE CHANNELS

As indicated above, in order to achieve data transfer rates higher than those attainable with a single read/write channel, it is necessary to interlock two or more read/write channels in processors other than the 4201. In this manner, data transfer rates from 167,000 to 500,000 characters per second are possible. The same instruction which initiates the data transfer operation specifies whether or not channels are to be interlocked. When this procedure is used, all of the cycles normally offered to the interlocked channels are made available to the single data transfer operation. The transfer rate thus provided is equal to the sum of the rates attainable individually with the interlocked channels. When the operation is completed, memory cycle allocation returns to normal and channels are again offered cycles at the normal intervals. Programming procedures for channel interlocking are described beginning on page 8-110.

MODEL 4200 VARIABLE-SPEED READ/WRITE CHANNELS

As indicated above, the 4201 is equipped with variable-speed RWC's. No more than two

2-16

#2-139

RWC's (a primary and the corresponding auxiliary) are ever made busy by a single RWC assignment. However, a single RWC assignment can still command a data transfer capacity of up to 500,000 characters per second. The most important advantage of this arrangement is that the RWC's not made busy by a high-speed transfer are available for use in other operations. For example, in order to handle a 250,000-character-per-second I/O transfer, other processors would require the interlocking of several channels. In the 4200, only one primary channel will be tied up. The other RWC's in the same sector will still be available for use in other operations, e.g., three 83,300-character-per-second transfers. However, in no case can the total data transfer rate of a single sector exceed 500,000 characters per second.

Another feature of the Model 4200 - the "sector escape code" - makes variable-speed RWC's even more attractive. An escape code allows an RWC normally restricted to operating in one sector to be used for I/O data transfers in another sector. For example, an escape code can be used to assign RWC 1, normally used only in sector 1, to sector 2 I/O operation. Programming procedures for Model 4200 RWC's are described in Section VIII.

PROCES	SOR	201	201-1	201-2	1201 .	1251	2201	4201	
				MAIN MEMOR	Y				
PROCESSING	JNIT	Six-bit cha	Six-bit character.						
INSTRUCTION	FORMAT	Variable. character.		nfiguration: op	code, two add	lresses, and va	ariant		
ADDRESSING 1	MODES			r-character ad indexed and in			character		
MEMORY CAP (Characters)	ACITY	2,048- 32,768	2,048- 65,536	4,096- 65,536	16,384- 131,072	32, 768- 262, 144	16, 384- 262, 144	131,072- 524,288	
MEMORY CYC (microseconds)	LE	2	2	2	1.5	1.5	1	.75/word (.188/ character)	
INDEX REGIST	ERS	0-6	0-15	0-15	15-30	15-30	15-30	15-30	
			(CONTROL MEM	IORY				
MEMORY CAP (Control Regist		12-16	13-16	13-16	16-29	16-37	16-37	28-57	
ACCESS TIME	(Nanoseconds)	270	270	270	.185	185	185	125	
			I	RITHMETIC U	NIT	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
OPERATIONS		Decimal arithmetic, binary arithmetic, logical operations.							
TYPICAL OPERATING SPEEDS (3- character address mode)	5-Digit Decimal Add (A+B→B)	48µs	48µs	48µs	35µв	35µs	25µs	l3µs	
	5-Digit Compare (A:B)	38µs	38µs	38µs	29µs	29µs	21µs	10µs	
			C	ONTROL UNIT	·				
CHECKING		One parity	bit with eac	ch character.					
PROGRAM CO	PROGRAM CONTROL		selection, i	nterpretation,	and execution	of all stored-p	orogram		
		II	NPUT/OUTI	PUT TRAFFIC	CONTROL		-		
'READ/WRITE	CHANNELS	3-4	3-4	3-4	4	8	4-8	8-16	
ADDRESS ASSI	GNMENTS	16	16	16	16	32	16-32	32-48	
UNIT LOADS		8-16	8-16	8-16	16	32	16-32	32-48	
SIMULTANEOU OPERATIONS		3-4	3-4	3-4	4	8	4-8	8-16	

Table 2-4. Summary of Central Processor Characteristics

B DATA FORMAT

VARIABLE FIELD LENGTH

Information is stored in the main memory in groups of characters, which are called fields. A field is, by definition, any group of characters that is treated as a unit. Series 200 computers permit fields of any length, from one character up to the maximum number of characters in the memory. This means that an instruction or data field occupies only that number of core storage locations actually needed.

The use of variable-length fields requires that there be a method of indicating the actual lengths of instruction fields and data fields. This requirement is fulfilled by the word-mark bit mentioned in Section 2. The word-mark bit performs the following functions:

- 1. It terminates the retrieval of an instruction.
- 2. It terminates the execution of an instruction.
- 3. It defines the size of a data field.

Throughout this manual, the presence of a word mark will be indicated by a circle around the character with which it is associated. The following points should be noted regarding the use of word marks:

- 1. Word marks can be set and cleared by programmed instructions.
- 2. Word marks are set by the same routine that loads a program and data into the main memory. Usually, word-mark assignments remain unchanged throughout the execution of a program.
- 3. An instruction is terminated by a word mark in the storage position immediately following its last (rightmost) character.
- 4. A data field is terminated by a word mark associated with its high-order (leftmost) character.¹

¹The footnote on page 3-4 describes an exception.

INSTRUCTION FORMAT

An instruction is a coded statement which orders the computer to perform a fundamental operation. A set of instructions suitably combined to perform a specific task is called a program or routine.

As will be shown in Section V, the task of coding the instructions in a program is greatly simplified by the use of the Easycoder symbolic programming system. The Easycoder Assembly Program converts the symbolic coding written by the programmer into a machine language which is acceptable to the internal logic of the machine.

OPERATION CODE

Basic to all instructions is an operation code, usually referred to as an op code, that defines the fundamental operation to be performed. The programmer specifies an op code by using a predefined mnemonic configuration; e.g., BA is the op code that specifies a "binary add" operation, MCW is the op code that specifies a "move characters to word mark" operation. The Easycoder Assembly Program automatically converts a mnemonic op code into a single-character, machine-language op code and sets the word-mark bit in the character position in which it is stored.

A AND B ADDRESSES

Most instructions also have two address portions, designated as the A address and the B address. The address portions indicate the starting locations of the operand fields in the main memory. Using the Easycoder language, the programmer can specify memory locations by means of symbolic addresses or "tags" (see Section V).

The Easycoder Assembly Program automatically assigns absolute memory addresses to the symbolic addresses appearing in a program (see Figure 3-1). Thus, the programmer can manipulate operands without regard to their actual storage locations in memory.



Figure 3-1. Conversion of Symbolic Tags to Absolute Memory Addresses

3-2

Because of the modular design of Series 200 computers, the programmer has the facility to specify whether a two-, three-, or four-character absolute address will be assigned to each symbolic address used in the program. In any case, the absolute addresses assigned by the assembly program are interpreted as pure binary numbers (see Section IV).

VARIANT CHARACTER

The variant character is used to modify the op code of an instruction. For example, the op code of a Branch on Condition Test instruction (BCT) specifies the fundamental operation "branch if a tested condition is met." The condition or restriction which must be met before the branch can occur is specified by the variant character. A table of valid variant characters is presented in Appendix B.

SUMMARY

Figure 3-2 shows the six basic formats in which machine-language instructions may appear. Since the maximum number of characters in an instruction depends upon whether two-, three-, or four-character addressing is being used, shaded boxes in the illustration indicate the format of an instruction without specifying the number of characters in each part. These formats are representative of all instructions except those associated with input/output and translate operations.¹ For the sake of direct comparisons, Figure 3-3 illustrates each of the formats defined in Figure 3-2 as a symbolic entry on the programmer's coding form.



Figure 3-2. Series 200 Instruction Formats

¹ The format of an input/output instruction is a modification of format 3 shown in Figure 3-2. Specifically, the variant characters of the instruction are replaced by a field of one or more control characters which define the input/output operation in terms of data path, direction of data flow, control unit designation, etc. The format of a translate instruction is a modification of format 1 shown in Figure 3-2. In Section VIII, Series 200 instructions are described in terms of their individual formats.

EASYCODER

CODING FORM

PROBLEM_				PROGRAMMERD	ATE PAGEOF
CARD NUMBER		LOCATION	OPERATION CODE	OPERANDS	
1 2 3 4 5	6 7 8		151 20		52 63
			BCE	PG, LABEL, ØG	FORMAT 1
2	П				
3			A	ITEN, TOTAL	FORMAT 2
4					
5			BCT	BZRO, Ø3	FORMAT 3
s					
7			SW	WORK	FORMAT 4
8	TTT				
9			CAM	6Ø	FORMAT 5
			S		FORMAT 6
2					
3					
4	\square	I			
5					
Last invel	1 1 1	A CONTRACT OF A CONTRACT OF	ter ter ter ter ter ter		af a faith that the faith the faith the faith and a faith and a faith and a faith a fa

Figure 3-3. Symbolic Representation of Series 200 Instructions

ORGANIZATION OF DATA IN MAIN MEMORY

Data may be stored in the main memory in any of the following variable-length formats:

- FIELD
- ITEM
- RECORD

FIELDS

Consider the eight consecutive storage locations shown in Figure 3-4. To indicate to the machine that these eight characters are to be treated as a <u>field</u>, their left and right boundaries must be defined. The left boundary is normally defined by setting a word mark in position 990. The right boundary is normally defined by specifying storage address 997 in the instruction that will manipulate the field.¹ The eight-character group shown in Figure 3-5 is thus defined as a field.



Figure 3-4. Consecutive Storage Locations in Main Memory

^{Although this is the conventional method of defining fields, the Extended Move (EXM) instruction (see Section VIII) permits a field to be defined by a word mark at either the left or the right boundary. The opposite boundary is then specified in the instruction.}



Figure 3-5. Data Field Format in Main Memory

ITEMS

An item consists of one or more consecutive storage locations whose boundaries can be defined in either of two ways:

- 1. The leftmost character position can be defined in the instruction that will operate on the item and the rightmost character position defined by an item mark; or
- 2. The rightmost character position can be defined in the instruction that will operate on the item and the leftmost character position defined by an item mark.
- NOTE: An item mark is illustrated in this manual by underlining the character with which it is associated. Fields within an item are defined by word marks.

There are only two instructions that manipulate items — Move Item and Translate, and Extended Move. In the Move Item and Translate instruction, the leftmost character of an item is addressed and the rightmost character contains an item mark. In the Extended Move instruction, several different item boundaries can be specified by the variant character of the instruction.

Two items, each containing three data fields, are shown in Figure 3-6.





RECORDS

A record is any unit of information that is to be transferred between the main memory and a peripheral device. A record can be of any length, from one character up to the maximum number of characters in the memory. It can contain any number of items and fields. The right-most limit of a record is defined by a record mark in the character position following the last character in the record (see Figure 3-7).¹

NOTE: A record mark is illustrated by combining the word-mark and item-mark symbols. The address of the leftmost character in a record is specified in the instruction that operates on the record. 1



Figure 3-7. Record Format in Main Memory

SUMMARY

The foregoing data format conventions are summarized in Figure 3-8.

DATA FORMAT	BOUNDARY	INSTRUCTION USED TO SET		
	LEFTMOST CHARACTER	RIGHTMOST CHARACTER	MARK (See Section 8)	
FIELD	Word Mark 🚫	Address portion of in- struction	Set Word Mark	
ITEM	Address portion of in- struction	Item mark <u>X</u>	Set Item Mark	
	Item Mark X	Address portion of in- struction	Set Hem Mark	
RECORD	Address portion of in- struction	Record mark (in character position following last character of record) ¹	BOTH Set Word Mark and Set Item Mark	

Figure 3	8-8.	Summary	of	Internal	Data	Formats
----------	------	---------	----	----------	------	---------

¹A record can also be moved internally (i.e., from one main memory area to another) by means of the Extended Move instruction (see Section VIII). In this case, the character containing the record mark is considered as part of the record. This instruction can specify either the right or left boundary of the record to be moved.

MAGNETIC TAPE DATA FORMAT

In many applications, a major input and output medium for a Series 200 computer is magnetic tape. The standard Series 200 magnetic tape system uses 1/2-inch tape as the recording medium. A tape system using 3/4-inch tape is also available.

Information is stored on 1/2-inch magnetic tape in variable-length groups of characters called records. The tape is divided lengthwise into seven recording channels. A line of bit positions across the tape, one position for each channel, is called a frame. The seven bits in a frame correspond to the six information bits and one parity bit found in a character position in the main memory. Notice that no channels are provided for the storage of punctuation bits on tape. Unlike main memory records, which are delimited by record-mark punctuation, tape records are separated from each other by a band of blank tape, which is called an interrecord gap. The representation of a memory character position on magnetic tape is shown in Figure 3-9.



Figure 3-9. Character Representation on Magnetic Tape

Characters recorded on magnetic tape are transferred from the main memory without parity bits. At the time of recording, the magnetic tape control generates parity bits as required. The programmer may specify either odd- or even-parity recording: in the odd-parity mode the bit count in each frame is odd; in the even-parity mode the bit count is even.

In addition to parity bits, which are used for frame checking, the magnetic tape control also generates a longitudinal check frame which is used for channel checking purposes. A check frame is automatically appended at the end of each record stored on tape.

Recall that a record stored in memory is delimited by a record mark in the character position following the last character in the record. When a record is transferred to tape, the

contents of the character position containing the record mark are not included as part of the record. On the other hand, if a record mark is sensed in memory when information is being read in from tape, the record mark will terminate the record and the character position containing the record mark will receive a character from the tape. Although data transfer from the tape is terminated by the record mark, tape motion continues until an interrecord gap is sensed. No punctuation marks are altered in any way as a result of tape read/write operations initiated by a program.



Figure 3-10. Data Format on Magnetic Tape

PUNCHED CARD FORMAT

Punched cards provide a convenient means of entering data into the machine. The cards used for this purpose are either standard 12-row, 80-column cards or 51-column cards. Each card column may contain a decimal digit, an alphabetic character, or a special symbol such as a slash or an asterisk (see Figure 3-11).



Figure 3-11. Punched Card Codes

Numeric information is represented using the card punch positions labeled zero through nine. Alphabetic information is represented by a combination of numeric punches and zone punches. There are three zone punch positions: the 12 zone at the top edge of the card, the 11 zone just below the 12-zone position, and the zero zone labeled as row zero on the card. The 11 and 12 zones are not labeled because the top edge of the card is reserved for printed headings.

In addition to Hollerith code, cards may be punched or read in the direct transcription mode as an optional feature. Each punch position on the card is individually significant in this mode, a punch representing a one bit and the absence of a punch representing a zero bit.

The data formats of the media most commonly associated with peripheral devices (viz., magnetic tape and punched cards) have been described. However, other media (e.g., paper tape, magnetic disks, etc.) also contain unique data formats which are converted to central processor format by their respective peripheral controls. These formats are described in the individual Series 200 publications which define such devices.

ADDRESSING

BASIC CONCEPTS

The main memory storage locations that contain the instructions and data of a program are identified to the machine by their particular main memory addresses. Every character storage location in the main memory is directly addressable.

An instruction is stored in a field of from 1 to 12 characters, depending on the format of the instruction and the mode of address assembly (two-, three-, or four-character). Figure 4-1 illustrates how a typical seven-character Add instruction appears when stored in the main memory. (Recall that enclosing a character in a circle indicates that a word mark is associated with it.)

An instruction is addressed by specifying the op code (leftmost) location of the instruction. For instance, the address of the Add instruction in Figure 4-1 is 524. The machine reads an instruction from left to right until it senses a word mark. For example, the extraction of the Add instruction (Figure 4-1) is stopped by the word mark associated with the op code of the next instruction in sequence.



Figure 4-1. Typical Add Instruction

As mentioned in Section III, a data field is normally defined in the following manner: the leftmost location in the field is indicated by a word mark; the rightmost location is specified in the A or B address of an instruction. The machine reads a data field from <u>right to left</u> until it senses the word mark associated with the leftmost character in the field.¹ For example, the A and B addresses in the instruction shown in Figure 4-1 could specify the data fields shown in Figure 4-2.²



Figure 4-2. Extraction of Data Fields in Typical Add Instruction

An item is addressed by specifying either its leftmost or its rightmost character location in an address portion of an instruction (a variant character in the instruction specifies which character is being addressed). If the address of the leftmost character is specified, the machine reads the item from <u>left to right</u>; if the address of the rightmost character is specified, the machine reads the item from <u>right to left</u>. In either case, the operation terminates when an item mark is sensed.

A record is addressed by specifying its leftmost character location in an address portion of an instruction. The machine reads a record from <u>left to right</u> until it senses a record mark.¹ Note that the contents of the character position containing a record mark are <u>not</u> considered as part of the record, except when the record is moved internally.

¹Recall that the Extended Move (EXM) instruction permits the reading of fields, items, and records in either direction.

²All examples and illustrations in this section are presented in decimal notation. A table of decimal and octal equivalents appears in Appendix A.

The direction in which the machine reads any of the above-mentioned groups is compatible with the manner in which the contents of the group are manipulated. For instance, a field used in an arithmetic operation is read from right to left because such operations combine fields character by character, starting with the low-order or "units" position in each field. Similarly, an instruction is read from left to right because the machine must interpret the op code before it can manipulate the operand(s).

REGISTERS USED IN ADDRESSING

The processing of a stored-program instruction consists of two phases: the retrieval (or "extraction") of the instruction from main memory storage, and the execution of the instruction. Six control memory registers are used to address the main memory during instruction processing. Four registers - SR, CSR, EIR, and IIR - are related to the sequential selection of instructions in a program; the other two registers - AAR and BAR - control the transfer of information from one storage location to another by containing the address portions of an instruction.

SEQUENCE REGISTER (SR)

SR contains the address of the next sequential instruction character to be extracted from the memory during a program run. The contents of SR are incremented by one as each instruction character is extracted, so that SR contains the address of the next instruction's op code when one instruction has been completely extracted.

CHANGE SEQUENCE REGISTER (CSR)

The address of an op code can be stored in CSR.¹ A Change Sequencing Mode instruction (see page 8-66) will interchange the contents of SR and CSR and thereby cause the program to branch to the instruction whose op code address was stored in CSR. At this point in the program CSR will contain the address of the op code following the Change Sequencing Mode instruction. In order to return to this op code (i.e., to the initial sequence of instructions), another Change Sequencing Mode instruction can be issued.

EXTERNAL INTERRUPT REGISTER (EIR)

EIR, like CSR, can be used to store the address of an op code.¹ This address and the contents of SR will be interchanged automatically when an external interrupt signal is received. (Recall that an external interrupt signal can be generated by a peripheral control, by the control panel or console, or by the Monitor Call instruction.) In order to return to the normal sequence of instructions that was interrupted, a Resume Normal mode instruction (see page 8-99) can be issued.

¹A Load Control Registers instruction can be used to store the desired op code address (see page 8-60).

INTERNAL INTERRUPT REGISTER (IIR)

The address of an op code can also be stored in IIR. ¹ When the Type 1201, 1251, 2201 or 4201 processor is equipped with the Storage Protect Feature, certain operations are considered as "violations" of storage protection (e.g., the attempt to initiate a data transfer from a peripheral control to a starting location in the protected memory area). An internal interrupt signal is generated when such a violation occurs, and the contents of IIR and SR are automatically interchanged. The Resume Normal Mode instruction is used to return to the interrupted program.

A-ADDRESS REGISTER (AAR)

AAR normally contains the A-address portion of an instruction (i.e., the storage address of the rightmost character of the A-operand data). This address is loaded into AAR during the extraction phase of processing. In the execution of instructions whose operands are fields or rightmost-addressed fields or items, the contents of AAR are decremented by one as each character in the A field is manipulated.² The contents of AAR are incremented by one as each character in a^t record or leftmost-addressed field or item is extracted.³

B-ADDRESS REGISTER (BAR)

Normally the B-address portion of an instruction is loaded into BAR during the extraction phase. During the execution of most instructions, the contents of BAR are decremented by one as each character in the B field is extracted.² If the B operand is a record or a leftmost-addressed item, the contents of BAR are incremented by one as each character is extracted.³

SUMMARY

The foregoing information can be summarized as four easily remembered rules:

- 1. An instruction is read from left to right. As each character in the instruction is read, the contents of the sequence register are incremented by one.
- 2. A field is read from right to left.² As each character in a field is read, the contents of the corresponding address register are decremented by one.
- 3. A record is read from left to right.³ As each character in a record is read, the contents of the corresponding current location counter are incremented by one.

¹A Load Control Registers instruction can be used to store the desired op code address (see page 8-60).

²A field can also be moved internally from <u>left to right</u> by means of the Extended Move (EXM) Instruction (see Section VIII). In this case, the address register is incremented.

³A record can also be moved internally from <u>right to left</u> by means of the Extended Move instruction. In this case, the address register is decremented.

4. An item can be read either from left to right or from right to left. As each character in an item is read, the contents of the corresponding address register are incremented by one if reading from left to right, or decremented by one if reading from right to left.

Recall that in all processors except the 4201, a control memory register is only as large as it need be to contain the largest main memory address in a user's processor (see Table 2-2), so that the size of the user's control registers ranges from 12 to 19 bits in length (control registers in a 4201 processor are always 19 bits long). The programmer should keep this fact in mind while reading the following description of addressing modes.

ADDRESSING MODES

As stated at the beginning of this section, an instruction is stored in a field of from 1 to 12 characters, depending on the instruction's format and the programmed addressing mode. The op code is stored as a single six-bit character. Variant characters or I/O control characters, if any, are each stored as single characters. The number of character locations in which each <u>address</u> portion is stored depends on the addressing mode selected by the programmer. This selection is made by means of a Change Addressing Mode instruction (see page 8-62), with which the programmer specifies the two-, three-, or four-character addressing mode. A significant feature of the Series 200 addressing technique is that the entire memory is directly addressable.

TWO-CHARACTER ADDRESSING MODE

An operand address written in the two-character addressing mode is stored in two consecutive character locations in memory. The stored address (a continuous 12-bit binary number) represents the address of a main memory location in the range 0 - 4,09510.



During the extraction phase of instruction processing, the two-character address is placed in the rightmost 12 bit positions of the address register (AAR or BAR). Any bits in the register to the left of the two-character address are called "bank bits." Previous values in the bank bit positions of the register are not disturbed during instruction extraction.¹

¹The entire contents of an address register (bank bits + two-character address bits) are affected during the extraction of an instruction whose extraction path "duplicates A" (described on page 4-17). Extraction of all other two-character addresses affects only the rightmost 12 bits.



When the instruction is executed, the <u>entire contents</u> of the address register are interpreted as the operand address. Previous values in the bank bit positions, not disturbed during the extraction phase, are used to form the address of the operand during the execution phase. Thus, the bank bit values imply a base address to which the 12-bit address is added to form the actual operand address. If the bank bit values are all zeros, the 12-bit address is the actual operand address.

For example, a two-character A address specifying location 4,000₁₀ is extracted and placed in AAR. The second bank bit in AAR (bit position 14) contains a residual value of "1", representing a base address of 8,192₁₀. When the instruction is executed, the entire contents of AAR (8,192₁₀ + 4,000₁₀) specify the address of the A operand - location 12,192₁₀.

As the contents of the address register are incremented or decremented during "internal" execution, bank bits are not disturbed.¹ If the 12-bit address in the rightmost positions of the register becomes zero, a borrow from the first bank bit does not occur. Thus, the portion of memory which is addressable by a two-character address is the 4,096-character "bank" specified by the base address.

Indexed and indirect addressing (see below) cannot be performed in the two-character addressing mode.

THREE-CHARACTER ADDRESSING MODE

An operand address written in the three-character addressing mode is stored in three consecutive character locations of the memory. The rightmost 15 bits of the stored address represent the address of a main memory location in the range 0 - $32,767_{10}$. The leftmost three

¹"Internal execution" is defined as the incrementing or decrementing of address register contents during memory cycles allocated to the central processor. When peripheral transfer operations are performed, using memory cycles allocated to read/write channels, incrementing and decrementing of address register contents affect all bits of the register. Thus, addressing during peripheral transfer operations is continuous throughout the memory.
bits, referred to as the "address modifier," specify whether the address is direct, indirect, or indexed (see "Address Modification," page 4-8).

Three-Character	Address	>	xxx	xxxxx	xxxxxx	хххх
			3-Bit	15-H	Bit Address	
			Address			
			Modifier			

During the extraction phase, the 15-bit address is placed in the rightmost bit positions of the operand address register. Any bits in the register to the left of these bit positions are called "sector bits." Previous values in the sector bit positions of the register are not disturbed during instruction extraction.¹



When the instruction is executed, the <u>entire contents</u> of the address register are interpreted as the operand address. Previous values in the sector bit positions, not disturbed during the extraction phase, are used to form the address of the operand during the execution phase. Thus, the sector bit values imply a base address to which the 15-bit address is added to form the actual operand address. If the sector bit values are all zeros, the 15-bit address is the operand address.

For example, a three-character A address specifying location $12,000_{10}$ is extracted and placed in AAR. The first sector bit in AAR (bit position 16) contains the value "1", representing a base address of $32,768_{10}$. When the instruction is executed, the entire contents of AAR (32,768₁₀ + 12,000₁₀) specify the address of the A operand - location 44,768₁₀.

As the contents of the address registers are incremented or decremented during "internal" execution, sector bits are not disturbed. If the 15-bit address in the rightmost locations of the address register becomes zero, a borrow from the first sector bit does not occur. Thus, the

¹The entire contents of an address register (sector bits + 15-bit address) are affected during the extraction of an instruction whose extraction path "duplicates A" (described on page 4-17). Extraction of all other three-character addresses affects only the rightmost 15 bits in the register.

largest portion of memory which is addressable by a three-character address is the 32,768character "sector" specified by the base address.

Addressing is continuous throughout the entire memory when a peripheral transfer operation is performed, as in the two-character mode.

FOUR-CHARACTER ADDRESSING MODE

An operand address written in the four-character addressing mode is stored in four consecutive character locations. The rightmost 19 bits represent a main memory address in the range 0 - 524, 288₁₀. The leftmost <u>five</u> bits — the "address modifier" — specify whether the address is direct, indirect, or indexed (see "Address Modification," below).

Four-Character Address x x x x x x x x x x x x x x x XXX 5-Bit 19-Bit Address Address Modifier

The 19-bit address is placed in the address register during the extraction phase. Thus, the entire contents of the address register are affected during the extraction of a four-character address.



The entire contents of the register are interpreted as the operand address when the instruction is executed. As the contents of the operand address registers (AAR and BAR) are incremented or decremented during execution, all bits in the register are affected. Thus, addressing is continuous throughout the entire range of available memory (up to 524, 288 locations) in the four-character addressing mode.

ADDRESS MODIFICATION

Indirect and indexed addressing can be used to modify three- or four-character addresses in any Model 200 processor containing the Advanced Programming Instructions (Feature 010 or 011) and in all Type 1201, 1251, 2201, and 4201 processors. These addressing forms are represented by the configuration of the "address modifier" as described below and are interpreted by th processor during the extraction phase.

INDEX REGISTERS

Index registers are used to store values to be used for address modification during instruction execution. A Series 200 processor can contain up to 120 index registers, depending on the type of processor and the optional features included in that processor. Figure 4-3 shows the memory areas utilized by the largest possible complement of index registers in a Series 200 memory. The portion of a processor's index register complement usable by a program at any given time varies with the program's location in main memory and the addressing mode in use. Table 4-1 summarizes the number of index registers simultaneously available to a program.

X1-X15(1)	X1-X6	X1-X6	X1-X6
Sector 0	Sector 1	Sector 2	Sector 3
X1-X6	X1-X6	X1-X6	X1-X6
Sector 4	Sector 5	Sector 6	Sector 7
X1-X6	X1-X6	X1-X6	X1-X6
Sector 8	Sector 9	Sector 10	Sector 11
X1-X6	X1-X6	X1-X6	X1-X6
	Y1-Y15 ⁽²⁾		
Sector 12	Sector 13	Sector 14	Sector 15

LOCATION 0

LOCATION 524, 287

Registers X1-X15 are not available in: (1) the Type 201 processor; and (2) the Type 201-1 or -2 processor not equipped with the Advanced Programming Instructions. In each of these cases, a group of index registers X1-X6 is located in place of X1-X15.

²Registers Y1-Y15 can be positioned, under program control, in the first 61 locations of any 4,096-character bank of memory. If these registers are positioned in the first bank of a 32,768-character sector, they replace the group of six index registers in that sector.

Figure 4-3. Series 200 Index Register Map

Index Register Map (Figure 4-3)

Registers X1-X6 are available to instructions executed in the three-character mode. These registers are located in the first 25 positions (locations 0 through 24) of the 32,768-character

sector in which the instruction is stored.¹ Since there can be as many as sixteen 32,768-character sectors in a Series 200 main memory, up to 96 index registers are supplied for use in threecharacter addressing mode.

Туре	Basic	Fea	atures	Minimum	Maximum				
	Processor	AdvancedStorage ProtectProgramming(Feature 1114,(Feature1117, or 1118)010 or 011)1117, or 1118)							
201	0	6	n/a	0	6				
201-1	0	15	n/a	0	15				
201-2	0	15	n/a	0	15				
1201	15	n/a ^l	15	15	30				
1251	15	n/a ^l	15	15	30				
2201	15	n/a ^l	15	15	30				
4201	15	n/a ^l	15	15	30				
Advanced Programming is a standard feature on the Type 1201, 1251, 2201, and 4201 processors.									

Table 4-1. Number of Index Registers Simultaneously Available to a Program

Index registers X1-X15, located in the first 61 character positions of memory, are available to instructions executed in the four-character addressing mode. The placement of these registers is independent of the location of the instruction whose address(es) is indexed. Registers Y1-Y15, located in the first 61 positions of a "protected" memory area, are available to all programs operating in the four-character addressing mode in processors equipped with the Storage Protect Feature.² The specific bank at which the protected memory area begins is specified by use of the Load Index/Barricade Register instruction (see Section VIII).

THREE-CHARACTER ADDRESS

The address modifier of a three-character address (i.e., the leftmost three bits of the stored address) specifies whether the address is direct (000), indirect (111), or indexed (001 through 110).

Indirect Addressing

In previous examples and illustrations in this section, an address portion of an instruction always specifies the address of a data field in the main memory. This manner of addressing an

¹These registers are always located in the first 25 locations (locations 0-24) of memory in a Type 201 or 201-1 processor.

²Programs operating in the unprotected portion of memory can read the contents of Y1-Y15 but cannot write into these registers.

operand is commonly referred to as <u>direct</u>, or "first-level," addressing. In some instances, instead of specifying the location of a data field directly, it is more useful to be able to specify the storage location of another address, which in turn specifies the location of the desired data field. This manner of locating an operand is referred to as indirect, or "second-level," addressing.

A three-character indirect address is specified by an address modifier of all one bits and refers to the <u>leftmost</u> storage location of another main memory address. The referenced address can itself be direct, indirect, or indexed as specified by its address modifier. Thus, an indirect address can specify another indirect address, and so on through any number of levels, or it can specify an indexed address. The method of coding an indirect address is illustrated in Section 5.

Figure 4-4 shows the extraction of an Add instruction in which indirect addressing is specified in the A address and direct addressing is specified in the B address. Note that the A address (indirect) references the <u>leftmost</u> location of another main memory address. This address, in turn, specifies the location of the rightmost character in the A field. Note further that if the address modifier of location 1027 were not "000", the remainder of the stored address would be interpreted as an indexed or indirect address.



Figure 4-4. Extraction of Three-Character Indirect Address

Indexed Addressing

When indexed addressing is performed in the three-character mode, the rightmost 15-bit contents of an index register are automatically added to the 15-bit address field in an instruction. Three variables must be defined in any indexing operation: (1) the index register to be used, (2) the address to be modified, and (3) the factor (referred to as an augment) to be added to the address. The index register to be used is specified in the address modifier of an address field (see Table 4-2). The address to be modified can be stored in the same address field or it can be stored in the designated index register. If the address to be modified is stored in an address field, the augment is stored in the designated index register and vice versa.

001	2 - 4 (+n)	4 (+n)
010	6 - 8 (+n)	8 (+n)
011	10 - 12 (+n)	12 (+n)
100	14 - 16 (+n)	16 (+n)
101	18 - 20 (+n)	20 (+n)
110	22 - 24 (+n)	24 (+n)
	010 011 100 101	010 $6 - 8 (+n)$ 011 $10 - 12 (+n)$ 100 $14 - 16 (+n)$ 101 $18 - 20 (+n)$

Table 4-2. Index Register Addresses in Three-Character Addressing Mode

The modification of an address occurs in its respective address register. For instance if the B-address portion of an instruction is indexed, the modification is performed in BAR. This means that neither the original instruction stored in the main memory nor the contents of

the index register is altered in any way.

stored.

Normal programming, such as a load or a move operation, can be used to store a value in an index register. Similarly, the contents of an index register can be changed by using an instruction such as Binary Add or Binary Subtract. Note that since the index registers are located in the main memory, they can be used as normal storage locations when they are not being used for indexing operations.

Figure 4-5 illustrates how the Add instruction on page 4-11 would be extracted if indexed addressing were specified in the A-address portion of the instruction. The method of coding an indexed address is illustrated in Section V.



Figure 4-5. Extraction of Indexed Address in Three-Character Mode

FOUR-CHARACTER ADDRESSING MODE

The address modifier in a four-character address consists of the leftmost <u>five</u> bits of the address (see page 4-8). The configuration of these bits specifies whether the address is direct (00000), indirect (10000), or indexed (00001 through 11111, skipping over 10000).

Indirect Addressing

Indirect addressing in the four-character addressing mode is performed similarly to that in the three-character mode, except that:

- 1. a five-bit address modifier whose configuration is 10000 specifies indirect addressing; and
- 2. a four-character address is extracted.

The method of coding a four-character indirect address in Easycoder assembly language is identical to that used for a three-character indirect address (see Section V).

Indexed Addressing

Four-character indexed addresses to be modified by index registers X1 through X15 are specified by an address modifier whose configuration is 00001 through 01111, respectively. Index registers Y1 through Y15, when present, are specified by the configurations 10001 through 11111 (see Table 4-3). Register locations are shown in Figure 4-3.

Index Register	Address Modifier	Storage Field	Address		
Xl	00001	1-4	4		
X1 X2	00010	5-8	8		
X3	00011	9-12	12		
X4	00100	13-16	16		
X5	00101	17-20	20		
X6	00110	21-24	24		
X7	00111	25-28	28		
X8	01000	29-32	32		
X 9	01001	33-36	36		
X 10	01010	37-40	40		
X11	01011	41-44	44		
X12	01100	45-48	48		
X13	01101	49-52	52		
X14	01110	53-56	56		
X 15	01111	57-60	60		
Y1	10001				
Y2	10010				
¥3	10011				
Υ4	10100				
¥5	10101	Same as above	e, only		
Y6	10110	relative to the	4 096-		
¥7	10111		· · · · · ·		
¥8	11000	character memory bank			
¥9	11001	designated by the Load			
Y10	11010				
Y11	11011	Index/Barrica	de Register		
Y12	11100	instruction (a)	$p_{2} = p_{2} = q_{2} = \frac{8}{79}$		
¥13	11101	instruction (see page 8-79).			
Y14	11110				
Y15	11111				

Table 4-3. Index Register Addresses in Four-Character Addressing Mode

When indexed addressing is performed in the four-character mode, the contents of the specified index register are added to the address field of the instruction. However, only the number of <u>active</u> address bits of the index register and the address field are combined (i.e., only the number of bits which are required to address the entire memory of the user's processor). The number of active address bits corresponds to the size of a control memory register (see Table 4-4). In a 4201 processor, all 19 control register bits are active, regardless of main memory size.

Main Memory Capacity (Chars.)	32,768	65,536	131,072	262,144
Number of Active Address Bits	15	16	17	18

Table 4-4. Active Address Bits in Series 200 Processors

If the main memory capacity of a user's system lies somewhere between any two figures in the top row of Table 4-4, the larger number of active address bits is used. For instance, if a processor contains 49,152 characters, there are 16 active address bits in an index register (and in a control register).

The extraction of a Subtract instruction written in the four-character addressing mode is shown in Figure 4-6. Indirect addressing is specified in the A address, and indexed addressing (via index register X13) is specified in the B address.





TREATMENT OF ADDRESSES LARGER THAN A MEMORY'S MAXIMUM ADDRESS

It is possible in some processors to specify in instructions direct addresses which are larger than the address of the processor's highest memory location. This condition can exist in all 4201 processors smaller than the maximum configuration and in any other Series 200 processor whose memory capacity is not a power of two.

Likewise, it is possible in any Series 200 processor, by the use of indexed addressing, to specify addresses and address modifiers whose sums are potentially greater than the address of the memory's highest location. For example, consider the case where, in a machine having a 49,152-character memory, an instruction contains the address 49,000 and the address is indexed using a register which contains the value 1,000. Obviously, the sum of 49,000 and 1,000 is greater than the memory's largest address, 49,151.

Situations such as the ones just cited are handled differently, depending upon the relationship between the potential address and the memory size involved and whether or not the Storage Protect Feature is installed and in effect. In particular, such situations can be categorized according to whether the potential address is larger or smaller than the range of addresses representable by active address-register bits.

Potential Addresses Within Address Register Range

In a 4201 processor without storage protection in effect, encountering a simple, direct address, or the potential sum of an indexed address and index register contents, which lies between the address of the highest actual memory location and the address registers' upper limit, causes the processor to stop. Results are unspecified for the other Series 200 processors. Any Series 200 processor with Storage Protect in effect, upon encountering an address of the type described above, will perform the following actions: the II address violation indicator is set, the instruction is terminated prematurely, and an internal interrupt is generated (see Appendix E, page E-2).

Potential Addresses Outside Address Register Range

In any Series 200 processor, if a simple direct address, or the potential sum of an indexed address and index register contents, is greater than the largest address representable by active address-register bits, the resultant address is formed modulo the number of locations addressable with the active address bits; i.e., a memory "wrap-around" occurs. For example, in a 49K Model 2200, a total of 65,536 locations can be addressed by 16 active address bits. If, in such a machine, an address of 48,000 is indexed by the value 27,000, the resultant effective address will be 48,000 + 27,000 - 65,536, or 9464.

EXPLICIT ADDRESSING, IMPLICIT ADDRESSING, AND CHAINING

Consider the three instruction formats illustrated below.



Format 1 corresponds to the instructions used in the preceding illustrations. The significant feature of this format is that the addresses of both the A and the B data fields are explicitly specified in the instruction. For this reason the data fields are said to be "explicitly addressed." In general, whenever the programmer writes the address of a data field on his coding sheet, he is explicitly addressing that data field (see Figure 4-7).



Figure 4-7. Series 200 Instruction Format 1

Format 2 has two possible interpretations (see Figure 4-8):

- Ten Series 200 instructions coded in format 2 cause the A address to be loaded into both AAR and BAR.¹ Thus, although the B-address portion of the instruction is omitted, the B field is explicitly addressed by the Aaddress portion. The extraction path of these instructions is said to "duplicate A" (see Appendix C), since the contents of AAR are duplicated in BAR.
- The A address of 19 instructions is loaded into AAR only, leaving BAR undisturbed. An omitted B address in any of these instructions <u>implies</u> that the previous contents of BAR will be used as the address of the B
 field. For this reason the B field is said to be "implicitly addressed," and the extraction path of these instructions "preserves B" (see Appendix C).

The entire contents of AAR are loaded into BAR during extraction, so that all bit positions in BAR are identical to those in AAR.



Figure 4-8. Series 200 Instruction Format 2

In format 3, both data fields are implicitly addressed. The previous contents of AAR are used as the address of the A field, and the previous contents of BAR are used as the address of the B field (see Figure 4-9).

Implicit addressing is extremely useful in situations where it is desired to perform a series of operations on data fields that are in consecutive storage locations. The use of implicit addressing reduces both the time required to perform the operations and the number of memory locations required to store the instructions.



Figure 4-9. Series 200 Instruction Format 3

As an example, assume that three 10-character fields stored in sequence are to be added to three other sequential fields. First, examine how this operation would be performed using explicit addressing. Upon completion of the first instruction, AAR contains 890 and BAR contains 690. These are the same values that appear in the A- and B-address portions of the second



instruction. Similarly, upon completion of the second instruction, AAR and BAR contain 880 and 680 — the A and B addresses of the third instruction. Since in each case AAR and BAR contain the addresses used in the next instruction, it is unnecessary to write these addresses in the instruction. In other words, this operation could be performed using implicit addressing in the second and third instructions.

900 700

Connecting instructions together so that the contents of AAR, BAR, and the variant register (see below) at the conclusion of one instruction satisfy the requirements of the next instruction is called "chaining." Using explicit addressing in the three-character addressing mode, 21 storage locations are required to store the instructions above and the operation takes 117 microseconds to complete on a Type 2201 processor. If the instructions were "chained," nine storage locations would be used and 105 microseconds would be required to complete the operation.

Instructions which require a variant character can also be chained by using the previous contents of the variant register. (The variant register is a single-character, internal register into which the variant character of an instruction is loaded during extraction.) The <u>extent</u> of chaining variant characters (i.e., the number of acceptable instruction formats in which the previous contents of the variant register can be used) varies with the processor being used.

In the Type 201-2, 1201, 1251, 2201, and 4201 processors, variant characters can be chained by an instruction coded in any format (i.e., format 1, 2, or 3 shown on page 4-17). The previous contents of the variant register are not normally distrubed by the processing of an instruction which does not contain a variant character (see the instruction Branch, Move Characters and Edit, and Move and Translate for exceptions). In the Type 201 and 201-1 processors, the previous contents of the variant register are destroyed by the processing of an instruction which contains an address portion. Thus, the only instructions which can chain variant characters in these processors are those instructions coded without address portions (i.e., format 3 on page 4-17).

Chaining is not limited to sequential operations having the same op code. The only condition that must be met is that an instruction must leave the contents of AAR, BAR, and, if required, the variant register such that they satisfy the addressing requirements of the next instruction in sequence.

To enable the programmer to chain instructions wherever possible, the description of each instruction (see Section VIII) includes a table showing the contents of the address registers after the instruction has been executed. Also, Appendix C denotes whether each instruction in the machine complement can or cannot be chained.

EASYCODER PROGRAMMING

INTRODUCTION

The preparation of Series 200 programs is greatly simplified by the use of Easycoder - a concise, easy-to-use programming system. Specifically, Easycoder relieves the programmer of many time-consuming duties associated with writing a program in actual machine language. It makes it unnecessary, for example, to maintain a careful record of the storage address assigned to each instruction. In addition, it allows the programmer to employ meaningful symbolic tags (e.g., TAX, FICA, and TOTAL) to specify data, rather than using absolute memory addresses. In situations where a stored program must be relocated or modified, Easycoder can be used to perform the required alterations automatically.

Easycoder includes a number of assembly systems; these systems are:

• EASYCODER A: Part of the SERIES 200/BASIC PROGRAMMING SYSTEM. Easycoder A operates in a system having a minimum main memory size of 4,096 characters. (Additional memory, however, may be used to advantage.) For additional information refer to Easycoder A Assembly System (Order No. 490).

> NOTE: A counterpart of Easycoder A – Easycoder A (P) – is available for use in a paper tape environment. The main memory requirements are identical to those of Easycoder A. See <u>Easycoder A(P) Assembly System</u> (Order No. 695) for more information.

- EASYCODER B: Also part of the SERIES 200/BASIC PROGRAMMING SYSTEM. Easycoder B operates in a system having a minimum main memory size of 8, 192 characters. (Additional memory may be used to advantage, however.) See <u>Easycoder B Assembly</u> <u>System</u> (Order No. 011) for additional information.
- EASYCODER C: Part of the SERIES 200/OPERATING SYSTEM MOD 1. Easycoder C operates in a system having a minimum of 12, 288 characters of main memory. (Additional memory, however, may be used to advantage.) For additional information refer to Easycoder Assemblers C and D (Order No. 041).

 EASYCODER D: Part of the SERIES 200/OPERATING SYSTEM - MOD 1. Easycoder D operates in a system having a minimum of 16,384 characters of main memory. (Additional memory, however, may be used to advantage.) For additional information see Easycoder Assemblers C and D (Order No. 041).

Each assembly system includes two basic elements: the Easycoder symbolic language and an Easycoder Assembler. The Easycoder language is used to write the symbolic program (the <u>source program</u>) while the assembler translates the source program into the actual machinelanguage program (the object program).

To prepare a program in Easycoder symbolic language, the programmer uses an Easycoder Coding Form (see Figure 5-5) and enters each symbolic instruction or definition on a separate line. As a general rule, the instructions are written in the order in which they are to be executed. (However, the instructions must be in the proper sequence prior to assembly.) After the symbolic program has been written, each line of symbolic coding is punched into a separate source-program.card. These cards are the input data which will be processed by an Easycoder assembler.

The assembler accepts the source-program cards and automatically produces a corresponding machine-language object program. It converts mnemonic operation codes into machinelanguage codes, assigns absolute storage addresses to instructions and symbolic operand references, and completely assembles the final program, storing it on punched cards or magnetic tape. Another output of the assembler may be a complete printed summary of the symbolic source program and the corresponding machine-language entries. Figure 5-1 illustrates the relationship of the source program, assembler and object program.





5-2

THE SYMBOLIC LANGUAGE

The Easycoder symbolic language is composed of a set of mnemonic operation codes and a set of rules for defining memory areas, addressing operands, and entering constants. The mnemonic operation codes are predefined abbreviations for machine-language operation codes and, in general, provide an easily remembered description of each instruction. For example, SI is the Easycoder mnemonic for the Set Item Mark instruction, and BCC is the mnemonic for the Branch on Character Condition instruction. The set of rules includes special mnemonics for defining work areas in the main memory and for defining programmer-specified constants.

The statements used in writing an Easycoder program can be classified into three groups:

- 1. Data formatting statements make it possible to reserve areas and store constants without regard to their actual locations in memory. Data formatting statements are described in Section VI.
- 2. <u>Assembly control</u> statements are used by the programmer to control the assembly of his program. Assembly control statements are described in Section VII.
- 3. Data processing statements are the actual machine instructions to be executed in the object program. Section VIII contains a description of the data processing statements employed by the Models 200, 1200, 1250, 2200, and 4200.

THE ASSEMBLERS

The assembler element of each Easycoder assembly system translates the symbolic source program (written on the Easycoder Coding Form and subsequently punched into a source-program card deck) into machine-language entries, placing the resultant object program on either punched cards or magnetic tape. In addition to the object-program output, the assembler may also produce a printed listing containing the symbolic source program and the corresponding object-program entries (see Figures 5-2 and 5-3).



Figure 5-2. Two-Character Address Assembly



Figure 5-3. Three-Character Address Assembly

Figure 5-2 illustrates how an assembler assembles an object-program instruction using two-character address assembly. Assume that the tag AMT is assigned to memory location 800 and that the tag TOTAL is assigned to memory location 1250. Figure 5-3 shows how the assembler assembles an object-program instruction using three-character address assembly. Four-character addresses are assembled as shown in Figure 5-4. Assume that, in Figures 5-3 and 5-4, the tags are assigned the same values as in Figure 5-2.



Figure 5-4. Four-Character Address Assembly

CODING FORM

Programs are written on the Easycoder Coding Form (Figure 5-5). This form is composed of fixed-format fields for coding such entries as card number, location, and operation code, and a variable-format field for operand addresses and comments. The numbers associated with each subdivision, or field, on the coding form indicate the card columns into which the characters written by the programmer are to be punched.



Figure 5-5. Easycoder Coding Form

CARD NUMBER (Card Columns 1-5)

This five-character field is divided into three parts: the first two characters are used for page numbering, the next two for line numbering, and the last character for insertions. The page entry provides the proper sequencing of coding forms. The line number entry is used for the sequential numbering of instructions on each coding form. The single-character insertion entry permits one or more lines of coding to be inserted between existing lines. For example, to insert a line of coding between lines 16 and 17 of page 8, the following coding could be used.



NOTE: The number 5, which appears in column 5 above, is optional. An insertion may be made using <u>any</u> decimal, alphabetic, or special character. Provided that the characters are in ascending order of value (beginning with 0), multiple insertions may be made between any two instructions.

TYPE (Card Column 6)

For all instructions and constants, this column remains blank. However, the programmer can enter lines of descriptive information, called remarks lines, anywhere in the source program. Such a line, containing only descriptive data within columns 8 through 80, is identified by an asterisk (*) in column 6. Information inserted in this manner, while it remains as part of the source program, does not appear in the object program; it does, however, appear in the program listing.

EASYCODER

I	PROBLE	м				PROGRAMMER D	_DATE PAGE OF
	CARD NUMB		TARK	LOCATION	OPERATION CODE	OPERANDS	
	123	4 5	6 7	8	15 20		62 63
			¥	SPECIFY	CONTRO	CONSTANTS	
2		1	-				

Easycoder C and D Options

For Easycoder C or D users, this column may also contain the letter T to designate a temporary remarks card, or the letter D to designate a data card. If the programmer wishes to enter remarks lines anywhere in the source program but does not want these remarks to become a permanent part of the source program, a T instead of an asterisk (*) is placed in column 6. Remarks lines inserted in this manner are used only on the first assembly (i.e., when the program is being "inserted"), and are subsequently deleted from the symbolic program tape by the assembler. A temporary (like a permanent) remarks statement, while it appears in the program listing, does not appear in the object program.

A letter D in column 6 indicates a data card. All data cards must be contained in segments consisting only of data cards. In addition, any data card (or group of data cards) must be immediately preceded by a SEG card and immediately followed by either an EX, XFR, or END card. When a data card is encountered by an assembler, columns 8 through 80 are reproduced, unaltered, on the binary run tape or machine-language punched deck.

MARK (Card Column 7)

This field, used in conjunction with data formatting operations (described in Section VI), serves to set up required punctuation. Two sets of punctuation indicators are available; set I may be employed with all Easycoder assembly systems (A, B, C, and D); set II, however, may only be used with the Easycoder C and D. Both punctuation sets are described below.

5-6

Set I, consisting of a blank (Δ), an L, and an R, establishes the position of the <u>item</u> mark when defining an item (see Table 5-1). <u>Word</u> marking for this first set depends upon the class of instruction, as determined by the contents of the op code field.

NOTE: When an L is used and the leftmost (high-order) character is automatically word marked, a record mark will result.

Column 7	Resultant Item Mark Setting					
Contents	Leftmost (High-order) Character	Rightmost (Low-order) Character				
Δ	Δ	Δ				
L	Item Mark	Δ				
Ŕ	Δ	Item Mark				

Table J-1. Det i i uncluation indicators	Table 5-1.	Set I	Punctuation	Indicators
--	------------	-------	-------------	------------

Set II, designed for use with the Easycoder Assemblers C and D, can be employed in situations which warrant unusual punctuation requirements. With this set (listed in Table 5-2), any one punctuation indicator controls the <u>complete</u> punctuation setting for the particular instruction or constant. However, there is no implicit word mark setting as in the first set. In other words, this second set of punctuation is not dependent upon the class of instructions.

Column 7	Resultant Punctuation Setting						
Contents	Leftmost (High-order) Character	Rightmost (Low-order) Character					
А	Word Mark	Δ					
В	Item Mark	Δ					
С	Record Mark	Δ					
D	Δ	Word Mark					
Е	Δ	Item Mark					
F	Δ	Record Mark					
G	Item Mark	Item Mark					
н	Item Mark	Word Mark					
I	Item Mark	Record Mark					
· J	Word Mark	Item Mark					
к	Word Mark	Word Mark					
м	Word Mark	Record Mark					
N	Δ	Δ					
Р	Record Mark	Word Mark					
S	Record Mark	Item Mark					
Т	Record Mark	Record Mark					

Table 5-2. Set II Punctuation Indicators (Easycoder C and D Only)

LOCATION (Card Columns 8-14)

The location field can contain an absolute memory address or a symbolic tag, or it can be left blank. An absolute memory address (expressed as a decimal number) specifies that the instruction or data will be stored in that location. No leading zeros are necessary when writing an absolute decimal number. Moreover, this type of entry does not affect the allocation of any subsequent instructions.

Symbolic tags provide simple, meaningful symbolic references for storage locations, constants, and instructions that are referred to elsewhere in the program. All symbolic tags written in the location field are assigned absolute addresses during assembly. When an entry is assigned a symbolic tag, the contents of the entry can then be referred to by that tag. This means that the programmer can refer to data via a symbolic tag and need not be concerned with its actual main memory address. One to six characters make up a symbolic tag (Easycoder D, however, can process tags of up to ten characters in length; see "Easycoder D Options" below). These characters can be alphabetic (A to Z) or numeric (0 to 9); the first character of the tag, however, must be alphabetic.

If the location field entry is made beginning in column 8, the following rules apply:

- 1. An absolute memory address assigned to an instruction refers to the leftmost character in the instruction.
- 2. An absolute memory address assigned to a constant or reserved area refers to the rightmost character in the field.
- 3. If a symbolic tag is assigned to an instruction, the address assigned to the tag will be the address of the leftmost character in the instruction.
- 4. If a symbolic tag is assigned to a constant or reserved area, the address assigned to the tag will be the rightmost character in the field.

These address assignment conventions can be reversed by leaving column 8 blank and entering the first character in column 9. In this case, the following rules apply:

- 1. An absolute memory address assigned to an instruction refers to the rightmost character in the instruction.
- 2. An absolute memory address assigned to a constant or reserved area refers to the leftmost character in the field.
- 3. If a symbolic tag is assigned to an instruction, the address assigned to the tag will be the address of the rightmost character in the instruction.
- 4. If a symbolic tag is assigned to a constant or reserved area, the address assigned to the tag will be the leftmost character in the field.

EASYCODER

	PROBI	LEM _				PROGRAMMERDATE PAGEPROGRAMMERDATEPAGEPROGRAMMERDATEPAGEPROGRAMMERDATEPAGEPROGRAMMERDATEPAGEPROGRAMMERDATEPROGRAMMERDATEPROGRAMMERDATEPROGRAMMERDATEPROGRAMMERDATEPROGRAMMERDATEPROGRAMMERDATEPROGRAMMER
		RD IBER	YARK	LOCATION	OPERATION CODE	OPERANDS
	1 2	3 4 5	6 7	6 14	15 , 20	≥2; 62 63 62 63
ı				BEGIN	MCW	FICA, TAX
2					В	BEGIN
3				DATE	D,CW	@10/19/65@
4	1	Ì				
•		T			1	

The first instruction shown above moves the contents of the field tagged FICA to the field tagged TAX. This instruction can be referred to in the operands field of another symbolic program entry via the tag BEGIN. For instance, the second instruction causes the program to branch to the MCW instruction by referring to it via its symbolic tag (BEGIN). In other words, the address of the operation code of the MCW instruction is inserted in an object-program instruction wherever the tag BEGIN appears as an operand in a symbolic-program entry. The third instruction defines an alphanumeric constant which can be referred to in the operand field of another symbolic-program entry via the tag DATE. In this case, the tag refers to the address of the rightmost character in the constant.

Easycoder C and D Options

Users of Easycoder C or D may also include, in the location field, an apostrophe (')¹ followed by a decimal number; this procedure serves to indicate an address relative to the out-ofsequence base (OSB). The out-of-sequence base, a value maintained by the assembler can be set by the XBASE instruction (see page 7-18). The assembler assigns to the corresponding statement an address equal to the sum of the decimal number and the current value of the OSB. (Leading zeros may be omitted from the decimal number.) The allocation of any subsequent instructions is not affected.

If the apostrophe and decimal number are written beginning in column 8, the following rules apply:

- 1. An address relative to the out-of-sequence base assigned to an instruction refers to the leftmost character in the instruction.
- 2. An address relative to the out-of-sequence base assigned to a constant or reserved area refers to the rightmost character of the field.

These address conventions can be reversed by leaving column 8 blank and entering the first character (the apostrophe) in column 9. In this case, the following rules apply:

¹Card code 8, 2 (octal 12).

- 1. An address relative to the out-of-sequence base assigned to an instruction refers to the rightmost character in the instruction.
- 2. An address relative to the out-of-sequence base assigned to a constant or reserved area refers to the leftmost character of the field.

Assume, for example, that the OSB has been set to the value 500 by the last XBASE instruction. The following DCW statement is now encountered. The constant PRM is assigned, by the assembler, to locations 648 through 650. (The value of the OSB remains 500).

EASYCODER

PROE			· .		· · · · · · · · · · · · · · · · · · ·	PROGRAMMER		E PAGE OF
		TY ARK	LOCATION	OPERATION CODE		OPERANDS		
1 2	3 4 5	6 7		15, 20	21,		62	63
1				DCW	@PRM@			
2							I I I I I I I I I I I I I I I I I I I	

Easycoder D Options

Symbolic tags of up to ten characters in length may be employed with Easycoder D. For symbolic tags consisting of six characters or less, the standard coding format is used. However, if tags of from seven to ten characters are used, the location field is modified such that it now occupies <u>card columns 8-18</u>. (This alternate format also requires that the operation code field and operands field be modified to accommodate the increase in tag size.) The same programming conventions which apply to six-character tags apply also to ten-character tags.

- NOTES: 1. The program header (PROG) card is used to denote that the alternate format is to be employed. See page 7-2 for instructions on how to employ the PROG card in this manner.
 - 2. Symbolic tags of more than six characters in length <u>may not</u> be used if the input is to be in the form of paper tape.

OPERATION CODE (Card Columns 15-20)

This six-character field can contain a mnemonic operation code for a machine instruction, an assembly program directive, or a data formatting code (see entries below). These entries must be left-justified. Machine-language operation codes (in octal notation) may be used instead of mnemonic codes. These octal codes are written in columns 19 and 20 of the operation code field, and columns 15 to 18 are left blank.



Easycoder D Options

If the alternate coding format is used (i.e., the location field contains tags of from seven to ten characters in length), the operation code field occupies card columns 19-24. The method of coding mnemonic operation codes remains the same. If octal operation codes are used, they are written in columns 23 and 24; columns 19-22 are left blank.

OPERANDS

The operands field is a variable-format field which can contain a series of entries separate by commas and terminated by the first blank following any character other than a comma or a blank. In general, the operands field contains such entries as the addresses (either symbolic or absolute) of the data to be operated upon by a command in the operation code field, literals, address constants, or input/output information. Relative, indexed, and indirect addressing can be used in conjunction with absolute or symbolic addresses (see below).

Easycoder A and B (Operands Field: Card Column 21-62)

For either of these two assembly systems, column 62 terminates the operands field. Any punches appearing in columns 63-80 (of any line other than a remarks line) are ignored and do not even appear in the object-program listing. Remarks may be entered following the terminating blank.

Easycoder C and D (Operands Field: Card Columns 21-80)

For users of Easycoder C or D, the operands field extends to column 80. Remarks may be entered following the terminating blank. One or both operands can be bypassed during assembly by writing one or two leading commas, respectively, in the operands field. Such a comma, or commas, must be left-justified in the operands field and must be followed immediately (i. e., without intervening blanks) by any remaining entries, other than remarks.

Easycoder D Options

If the alternate coding format is used (i.e., the location field contains tags of from seven to ten characters in length), the operands field occupies card columns 25-80. The method of coding entries and remarks remains the same.

Examples

The first sample instruction causes the contents of the field whose rightmost character is stored in memory location 50 to be added algebraically to the contents of the field designated by the tag TOTAL.

The second instruction tests the indicator specified by variant character 3 and branches to the address tagged EQUAL if the indicator is on.

EASYCODER

			CODING FORM
PROBLEM			PROGRAMMER DATE PAGE OF
	A LOCATION	OPERATION CODE	OPERANDS
1 2 3 4 5 6	7 8	14 15 20	o ² 1
		Α	50, TOTAL.
		BCT	EQUAL, Ø3
		· · · · · · · · · · · · · · · · · · ·	
		ZA	TOTAL, TMP+X3
	<u> </u>	<u></u>	
		MCW	TOTAL-7+X6, GROSS
		<u> </u>	
		<u> </u>	AMT, (SUM-2)
	1 1 1	1	

The third line of coding above shows an instruction in which the B address is indexed. The instruction causes the contents of field tagged TOTAL to be placed in the field designated by the tag TMP as modified by the contents of index register X3.

The fourth line of coding shows relative addressing and indexing being performed on the A address. The instruction causes the address seven before that tagged TOTAL to be modified by the contents of index register X6. The resultant address specifies a field whose contents are then placed in the field tagged GROSS. Assuming that TOTAL corresponds to memory location 540 and index register X6 contains a value of 80, the resultant address of this instruction would be 613.

The last line of coding above illustrates an instruction with indirect addressing on the B address. The contents of the field tagged AMT are added algebraically to the contents of the field whose address is stored in the field tagged SUM-2.

ADDITIONAL CODING RULES

- 1. Comments and remarks can appear on any line following the last entry on that line and separated from it by a blank space. These notes will be printed on the program listing but will not be assembled as object-program entries. As mentioned previously, any line of coding containing only comments must be designated by an asterisk (*) or the letter T in column 6.
- 2. Any number of blank spaces may be used between the comma which terminates the A operand and the first character of the B operand. Similarly, any number of spaces may be used between the comma that terminates the B operand and a variant character.

ADDRESS CODES

Several types of address codes are valid in the operands field of an Easycoder statement. These codes are defined and illustrated below.

ABSOLUTE

The actual address of a character position in the main memory can be represented as a decimal number; leading zeros can be omitted. The sample instruction causes the contents of the field whose rightmost character location is 32 to be moved to the field whose rightmost character location is 4000.

EASYCODER

F	ROBLEM _				PROGRAMMERDAT	E PAGE OF
[CARD	TY PLE	LOCATION	OPERATION CODE	OPERANDS	
t	1 2 3 4 5	67	8 14	15 20	21,	63 <u> </u>
· [MC.W	32,4000	
2						

SYMBOLIC

A symbolic address, or tag, can be used in the operands field only if it appears in the location field elsewhere in the symbolic program. In effect, a tag must be defined (by writing it in the location field of a symbolic entry) in order for it to be used as an operand address.

EASYCODER

ł	PROBLEM		PROGRAMMER	DATE	PAGE OF
		OPERATION CODE	OPERANDS		
- (1 2 3 4 5 6 7 8 14	5 20	21	62 63	80
- I	TOTAL	Α	FICA, TOTAX		
2			·····		

The instruction shown above can be referred to elsewhere in the program via its tag (TOTAL). It should be noted, however, that this instruction is a valid statement only if the symbolic addresses FICA and TOTAX have been defined in the location field elsewhere in the source program.

SELF REFERENCE

It is sometimes convenient for an instruction to refer to itself. A self reference is indicated by an asterisk in the operands field of a source-program instruction. The assembler automatically replaces the asterisk with the address of the leftmost character of the instruction in which it appears. Address modification and relative addressing can be performed on asterisk operands.

F	PROBLEM_				PROGRAMMERDAT	FE PAGE OF
[CARD NUMBER	TYPE E	LOCATION	OPERATION CODE	OPERANDS	
- [1 2 3 4 5	67	8 14	15 , , , , , , , , , , , , 20	21,	63 <u> </u>
- I [MCW	*+4, WORK	
2		Π			···· /	
3				MCW	*+9.WORK	
_ r	· 1777	TT		I	· · · · · · · · · · · · · · · · · · ·	1

In the first sample entry above, the notation *+4 addresses the rightmost character of the instruction in which it appears (assuming that two-character address assembly has been specified). Since the function of this instruction is to move the field specified by the A address to that specified by the B address, the instruction itself will be moved to the field tagged WORK.

In the second entry, the notation *+9 refers to the rightmost character of the instruction stored immediately to the right of the MCW instruction (assuming that two-character address assembly has been specified). The instruction following the MCW instruction will be moved to the field tagged WORK when the MCW instruction is executed.

RELATIVE

Relative addressing, or address arithmetic as it is frequently called, can be used with all absolute addresses, symbolic addresses, and the self-reference symbol (*) (these three types of address codes are referred to as addressing "elements"). By using relative addressing, the programmer can refer to a source-program entry that is stored a specified number of locations away from a particular address. A relative address is specified by appending one or more address modifiers, each consisting of a sign and an addressing element, to another addressing element. The address modifier designates a memory location relative to the location specified by the basic addressing element. For example, the instruction below causes the contents of the field 100 characters beyond the field tagged INT to be added algebraically to the contents of the field 10 characters before the sum of the addresses defined by the tags AMTPD and ERROR.

PROBLEM	·	PROGRAMMERDA	NTE PAGEOF
	OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8 14	15, , , , , , , , , , , , 20	21	2 63 80
	A	INT+1.00, AMTPD+ERROR-10	

The number of symbolic tags required to write a program can be greatly reduced by the use of relative addressing. The programmer decides how many and which fields in a program to tag and which to reference by relative addressing.

A certain amount of caution is required in the use of relative addressing. First of all, relative addresses are not automatically corrected as a result of subsequent insertions or deletions in the source program. The programmer must remember to adjust manually the address modifiers affected by such changes. Secondly, if relative addressing is used to refer to an operand address in another instruction, care must be taken to insure that the address is referenced by its rightmost character. For example, the A address of the instruction shown below could be referred to elsewhere in the program as INST+2 or INST+3, depending on whether two-or three-character address assembly were specified.

EASYCODER

CODING I C

I	PROBLEM			PROGRAMMERDAT	'E PAGE OF
			ERATION CODE	OPERANDS	
- [1 2 3 4 5 6 7 8	1415	20 2	· · · · · · · · · · · · · · · · · · ·	63
- I [INS	T A		UBT.TOTAL	
2				· · · · · · · · · · · · · · · · · · ·	

OUT-OF-SEQUENCE

The valid address codes also include the special symbol apostrophe (printer '; keypunch 8, 2; octal 12). This symbol is an element whose value is equal to the current value of the outof-sequence base (OSB). It is followed by an address modifier to specify the address of the desired operand. The OSB is set by means of the XBASE instruction (see page 7-18).

EASYCODER

PROBLEM		PROGRAMMER DAT	TE PA	GE OF
	OPERATION CODE	OPERANDS		
1 2 3 4 5 6 7 8 14	15 20	21,	63	
	Α	WORK, '+1.5.		

In the sample statement above, assume that the out-of-sequence base (OSB) has been set to 600 (by the XBASE instruction). The data in the field tagged WORK will be added to the data in the field whose rightmost location is 615 (600 + 15). The result will then be stored in the field whose rightmost location is 615.

BLANK

There are two conditions for which a blank operand field is valid:

- 1. The instruction does not require an operand (e.g., the Halt and No Operation instructions).
- 2. The operands are implicitly addressed: the A operand is specified by the contents of the A-address register (AAR); the B operand is specified by the contents of the B-address register (BAR).

If either or both operand addresses are to be supplied by other instructions (as illustrated below in the description of address literals), the affected operands should be represented by zeros; they should not be left blank.

LITERALS¹

The purpose of a literal is to allow the programmer to write in the operands field of a symbolic program statement the actual data (as opposed to the address of the field containing

Not available with Easycoder A.

the data) to be operated on by an instruction. Easycoder B users can code all literals, except binary, with a maximum length of 40 characters; a binary literal can be coded with a maximum length of six characters. For users of Easycoder C or D, the maximum length of any literal can be 63 characters.

The assembler automatically assigns a storage field for each literal and inserts its address (i.e., the address of its rightmost character) in the operands field of the instruction in which it appears. In effect, for every literal appearing in the source program, the assembler generates a constant containing the value of the literal, with a word mark in the leftmost character position.

NOTE: If the constant generated from a literal occupies from one to five storage locations, it is assigned a storage address only once in the program, regardless of the number of times the literal appears in the source program. (For Easycoder C or D, the constant is assigned a storage address only once in the program if it occupies from one to <u>six</u> storage locations.) A constant that exceeds five characters (six for Easycoder C or D) is assigned a storage address each time the corresponding literal appears in the source program. The latter condition can be avoided by using a DCW statement (see page 6-2) whenever a long literal is to be used more than once in the source program.

Decimal Literals

Decimal literals are specified by writing a plus or minus sign followed by the value of the literal. When the literal is assigned to a storage field, the assembler places the sign in the zone bits of the units position of the resulting constant. Unsigned decimal values can be coded as alphanumeric literals.

										CODING FORM		
PROE										PROGRAMMER	DAT	E PAGE OF
	RD		MARK		OCATIO	N	OPERATI			OPERANDS		
1 2	3 4	5	67	8		. 14	15	20	21		62	63
			T				S,		+24.	ACCUM		
			T									

FASYCODER

The statement above illustrates the use of a decimal literal. The instruction causes the value 24 to be subtracted from the contents of the field tagged ACCUM.

Binary Literals

2

A binary literal is represented as a decimal entry in the operands field of a symbolic instruction. The assembler automatically converts the decimal entry into a binary value and stores it (right-justified) in the storage field. The programmer must specify the number of six-bit characters used to store this value. A binary literal is coded by writing a # sign, followed by a number which specifies how many six-bit characters should be used to store the resulting binary value, followed by the letter B, followed by the decimal representation of the desired binary literal.

NOTE: If the decimal representation of the binary literal is preceded by a minus sign, the assembler will store the binary literal in two's-complement form.

The first instruction below causes the binary equivalent of 50 (expressed as a continuous 12-bit binary value) to be added to the contents of the field tagged BEGIN+2. The second instruction has been included to illustrate how a binary literal can be used in address modification. In effect, the first instruction modifies the A address of the second instruction by a value of +50. The third instruction causes the binary equivalent of 2,688 (expressed as a 12-bit binary value) to be moved to the field tagged IND7.

I	PROBLE	M			. <u>.</u>	PROGRAMMERDA	ATE OF
			MARK	LOCATION	OPERATION CODE	OPERANDS	
	123	4 5	5 7	8	15 20		80
1					BA	#2.B.50, BEGIN+2	
2				BEGIN	MCW	ITEMA, TOTAL	
3						· · · · · · · · · · · · · · · · · · ·	
4		ī			MCW	#2B2688, IND7	
5		1			: 		

Octal Literals

Octal literals are coded in octal notation (see Appendix A). The programmer must specify the number of six-bit characters required to store an octal literal.

NOTE: Since every octal digit can be represented as three bits, each six-bit character used to store an octal literal contains two octal digits. For example, an octal literal composed of eight octal digits can be stored in a four-character field.

An octal literal is coded in the same format as a binary literal except that the letter B used in the binary literal is replaced by the letter C. The constant stored by the assembler is always left-justified in the storage field.

CODING FORM

	PROBLEM			PROGRAMMERDAT	TE PAGE	OF
		OCATION	OPERATION CODE	OPERANDS		
	1 2 3 4 5 6 7 8	14	5	21	63	
- 1			HA	#3C7777, MASK		
2				· · · · · · · · · · · · · · · · · · ·		

The A operand in the above statement is a four-digit octal literal. The assembler will store it left-justified in a three-character field, as 777700.

Alphanumeric Literals

An alphanumeric literal is specified by writing the @ symbol before and after the value of the literal. This type of literal can contain blanks, decimal, alphabetic, and special charac-ters (excluding the @ symbol).

EASYCODER

ODING FORM

PROBLEM		PROGRAMMERDAT	E PAGEOF
	LOCATION OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8			63
	MCW	@ACCOUNTS PAYABLE, 10/19/65@, PRINT	

The statement above illustrates the use of an alphanumeric literal. The instruction causes the information contained within the @symbols to be moved to the field tagged PRINT.

EASYCODER C AND D OPTIONS

In addition to the form specified above, users of Easycoder C or D have available to them three other methods of coding alphanumeric literals.

1. A number sign (#) is followed by a number from 1 through 63 which specifies the number of characters in the literal; this number is, in turn, followed by the letter A and the literal.

EASYCODER

F	PROBLEM_		·	. <u></u>	PROGRAMMERDAT	TE PAGE OF	
	CARD NUMBER		LOCATION	OPERATION CODE	OPERANDS		
- 1	1 2 3 4 5	67	8 14	15, 20	21	63	
1				MCW	#14A6 LBS @ 215/LB, PRINT		

In the above example there are 14 characters in the literal. The instruction causes these 14 characters to be moved to the field tagged PRINT.

2. If it is desired to set an item mark (in addition to a word mark) in the leftmost position of the literal constant field, a number sign (#) is followed by a number from 1 through 63 which specifies the number of characters in the literal; following this number is the letter L and the literal (see the first example below).

EASYCODER

CODING FC

	PROBLEM				PROGRAMMER	DATE	PAGE OF
	CARD NUMBER	HY PL	LOCATION	OPERATION CODE	OPERANDS		
	1 2 3 4 5	6 7	8 1 14	15 20		62 63	80
1				MCW	#6L1965/A,STORE		
2		Ш			·····		
3			<u> </u>	MCW	#6R1965/A,STORE		

- 3. If it is desired to set an item mark in the rightmost position of the literal constant field, a number sign (#) is followed by a number from 1 through 63 which specifies the number of characters in the literal; following this number is the letter R and the literal (see the second example above).
- NOTE: In form (1), alphanumeric literals of six characters or less are stored in a literal table and duplicates are eliminated. The duplicates are not, however, eliminated in forms (2) and (3).

Area Defining Literals

An area defining literal may be used to define and reserve a working area in memory without using a separate data formatting instruction. The address which defines the area is written as a symbolic tag. The size of the area to which the literal address refers is specified as a decimal value following the literal address and separated from it by a # symbol.

EASYCODER

PROBLEM		PROGRAMMER DAT	E PAGEOF
	OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8 14 15	20 21		63,
N	ICW WAGE	, TEMP# 5	

In the instruction above, the entry TEMP#5 causes the assembler to reserve a blank fivecharacter area with a word mark set in the leftmost character position. The address of the rightmost character in this area is assigned to the tag TEMP. Therefore, TEMP can be used as a symbolic address elsewhere in the source program, because both the tag and size of the area to which it refers are defined. The sample instruction causes the contents of the field tagged WAGE to be moved to the field tagged TEMP.

Address Literals

An address literal enables the programmer to specify a symbolic address in the operands field of an instruction such that the assembler will use the address as an operand. A symbolic address can be used as an address literal only if it is defined elsewhere in the symbolic program. The tag used as an address literal must be preceded by a plus sign. The length of the address is determined by the current addressing mode (the defined address can be two, three, or four characters long).

An address literal (+AMT) is used in the first sample entry below. Assume that AMT has been defined elsewhere in the program and has been assigned an absolute address of 800. The absolute address of AMT, as opposed to the contents of the field tagged AMT, replaces the address literal. The first instruction below causes the value 800 (the absolute address assigned to AMT) to be moved to an address three greater than the location tagged MODIF. The second entry shows how an operand address can be supplied by another instruction. Specifically, the absolute address assigned to the tag AMT is supplied as the A address of the instruction tagged MODIF. This instruction causes the contents of the field tagged AMT (i.e., the field whose rightmost character is stored in location 800) to be added algebraically to the contents of the field tagged TOTAL.

EASYCODER

DING	FORM

ł	PROBLEM				·	PROGRAMMER	DATE	PAGE OF
[RD	HY DE	LOCATION	OPERATION CODE	OPERANDS		
- 1	1 2		67		15 20		62 63	80
- 1					MCW	+AMT, MODIF + 3	1	
2		.		MODIF	Α	Ø, TOTAL		
3			Ш					

VARIANT CHARACTER

A variant character can be expressed as one alphanumeric character, as two octal digits, or as a symbolic tag. ¹ It is written following the operand entries and separated from the last entry by a comma. Octal representation of valid characters are listed in Appendix B.

EASYCODER

F	ROBLI	EM _					PROGRAMMER D	DATE	PAGEOF
ſ	CAR	D BER	TY PE	L	CATION	OPERATION CODE	OPERANDS		
- [23	4 5	6 7	8		15 20		62 63	80
] ۱	1		Π			BCT	OFLOW, 50		
2						BCC	NEG SUM Ø6		
3			Π				· · · · · · · · · · · · · · · · · · ·		
4		Ì	Π						

The first instruction above tests an indicator specified by the variant character. If the indicator is on, the instruction causes the program to branch to the address tagged OFLOW. As might be expected, the octal digits 50 represent the overflow indicator. The second instruction causes the single character at the location tagged SUM to be examined for a particular bit

¹A symbolic tag, composed of at least two characters, may be used to represent (1) a variant character, or (2) a group of input/output control characters. The number of I/O control characters that may be represented varies from one to six (using either Easycoder A or B) or from one to four (using other Easycoder C or D). The symbolic tag must be defined before it is used in the input/output instruction; the Control Equals statement (CEQU) is generally used for this purpose (see page 7-13).

configuration as specified by the variant. In this case the variant 06 specifies that the character should be examined for a negative sign. If the desired bit configuration is present, the program branches to the address tagged NEG.

INPUT/OUTPUT CONTROL CHARACTERS

Input/output control characters can be used only in conjunction with input/output instructions (see Section VIII). One or more of these characters may be written following the A-address entry in an input/output instruction, each preceded by a comma. Input/output control characters may be coded as single alphanumeric characters, as pairs of octal digits, or as symbolic tags. ¹

ADDRESS MODIFICATION CODES

In a system equipped with the Advanced Programming Instructions (Feature 010 or 011 in Model 200; standard in Models 1200, 1250, 2200, and 4200), two address modification codes are valid in the operands field of a source-program statement: indexed and indirect. These codes allow the modification of operand addresses without altering the instructions in which the addresses appear. This is in direct contrast to the permanent alteration of an instruction that results from using a binary arithmetic instruction to modify either or both operand addresses.

INDEXED

Indexed addressing is performed by appending to the address being modified a code to indicate which of the index registers is to be used. The code consists of a plus sign followed by an X or Y and a decimal number from 1 to $15.^2$

If an index register is to be specified in the operands field of an instruction for other than indexing purposes, it is referred to by its absolute address rather than its symbolic address. For instance, absolute address 24 is used instead of the corresponding symbolic address X6. However, the programmer may use the symbolic address if he equates it to the absolute address using an EQU statement (see page 7-12).

¹See footnote, page 5-20.

²Figure 4-3, page 4-9, pictures the possible locations of Series 200 index registers. Table 4-1, page 4-10, indicates the number of index registers simultaneously available to a program. Tables 4-2 and 4-3 on pages 4-12 and 4-14, respectively, indicate the address modifier and absolute locations corresponding to each symbolic index-register address. The number of index registers which can be referenced sumbolically also depends on the assembler being used, as described on page 6-8.

EASYCODER

CODING FORM

1	ROBL	ЕМ				PROGRAMMER DA	TE PAGEOF
[CAR	ID BER	HY-OW	LOCATION	OPERATION CODE	OPERANDS	
1	1 2 3		67	8 1 14	15, 20		80
<u>ا</u> ر					C ₁	DATA+X6 POS	
2		.					
3		. [BA	STORE, X12	
4		1					
5					MCW	Ø-6+X1, BUFF+X3	

The first instruction above causes the contents of the field designated by the tag DATA as modified by the contents of index register X6 to be compared to the contents of the field tagged POS. The second instruction causes the contents of the field tagged STORE to be added (in binary) to the contents of index register X12. The use of the symbolic designation X12 implies that an EQU statement was used to equate it to the absolute address of index register X12. The third instruction illustrates how an indexed address can be coded to generate an effective address which is less than the value stored in the specified index register. The zero is used because an operand address cannot be introduced with a plus or a minus sign. Thus, the effective A address of the MCW instruction will be a value six less than that stored in index register X1 (i. e., if index register X1 contains 126, the effective A address is 120).

Three- or four-character address assembly must be specified (see ADMODE, page 7-11) whenever indexed addressing is to be performed. When the assembler translates an indexed address into a machine-language entry (see Figures 5-6 and 5-7), the translated index register designator is automatically inserted into the address modifier bits of the assembled address.



Figure 5-6. Assembly of Indexed Address in Three-Character Addressing Mode


Figure 5-7. Assembly of Indexed Address in Four-Character Addressing Mode INDIRECT

An indirect address is specified by enclosing the address (either symbolic or absolute) in parentheses.¹ For example, in the sample instruction below, the parentheses around the tag DATA indicate to the assembler that DATA refers to the <u>leftmost</u> character of a field containing another address. This second address may be a direct, an indexed, or another indirect address. If it is direct or indexed, it specifies the <u>rightmost</u> character of a data field. If it is indirect, it specifies the leftmost character of a field containing another address.

EASYCODER

Ē	ROBLEM_				PROGRAMMER	DATE	E PAGEOF
[CARD NUMBER	TY PE	LOCATION	OPERATION CODE	OPERANDS		
[1 2 3 4 5	6 7	8 14	15		62 6	3
- I [MCW	(DATA), WORK		
2		\square		L. 1	·····		

Three- or four-character address assembly must be specified whenever indirect addressing is to be used. When assembler translates an indirect address into a machine-language entry (see Figures 5-8 and 5-9), a binary value of 111 (three-character mode) or 10000 (four-character mode) is automatically inserted into the address modifier bits of the assembled address.



Figure 5-8. Assembly of Indirect Address in Three-Character Addressing Mode

¹The left parenthesis corresponds to keypunch symbol % (card code 0, 8, 4), the right parenthesis to keypunch symbol \Box (card code R, 8, 4).



Figure 5-9. Assembly of Indirect Address in Four-Character Addressing Mode



#2-139

INTRODUCTION

A value or quantity which must remain fixed or which must be used repeatedly in a program is called a <u>constant</u>. A <u>work area</u> is an area in memory which is reserved for input data, cumulative processing, or output data. By employing data formatting statements, constants can be stored and work areas can be reserved without regard to their actual locations in memory. For instance, the programmer can use a data formatting statement to reserve an 80-character card input area and assign it a symbolic address such as CARDIN, without knowing the actual address of the field. Similarly, a data formatting statement makes it possible to store a constant, such as 2000, and to refer to it by a symbolic tag, such as CON3, without regard to the address at which the constant is stored. Table 6-1 lists the five data formatting statements used with Easycoder symbolic language.

Mnemonic Operation Code	Function						
DCW	Define Constant with Word Mark						
DC	Define Constant without Word Mark						
RESV	Reserve Area						
DSA	Define Symbol Address						
DA	Define Area [*]						
*NOTE: The Define Area statement cannot be employed with the Easycoder A Assembly System.							

Although data formatting statements are coded in the same format as most symbolic machine instructions (data processing statements), they are not treated as instructions by an assembler. Instead they are treated as definitions which cause the assembler to perform certain activities but which are not executed during a program run. Since data formatting statements are not executed during a program run, they should not be written in the body of the symbolic program.

Define Constant with Word Mark - DCW

By use of the DCW statement, a constant can be automatically stored in a field reserved by the assembler. In storing the constant, the assembler automatically sets a word mark in the leftmost character position of the storage field. Item marking may be specified as in Table 5-1 (page5-7). An L in column 7 thus results in a record mark with a DCW statement.

NOTE: If Easycoder C or D is being used, and if unusual high- and low-order punctuation is required, the programmer may use a set II punctuation indicator as shown in Table 5-2 (page 5-7).

The constant can be assigned a tag. If the tag is left-justified in the location field, it is assigned to the address of the rightmost character of the constant. If the tag is indented one column, it is assigned to the address of the leftmost character of the constant.

NUMERIC CONSTANTS

Numeric constants may take any one of three forms: binary, octal, or decimal. For Easycoder A and B, octal and decimal constants can be coded with a maximum length of 40 characters, while the coding associated with a binary constant is limited to a maximum of six characters. However, for Easycoder C and D, the maximum length of the storage field which can be occupied by a numeric constant is 63 characters.

Decimal Constants

Signed decimal constants are specified by writing a plus or a minus sign in the first column of the operands field, followed by the value of the constant. When the constant is assigned to a storage field, the assembler places the sign in the zone bits of the rightmost character of the constant.¹ Unsigned decimal constants are written left-justified in the operands field.

EASYCODER

ODING FOR

1	PROB	LEM .				PROGRAMMER DATE PAGEOF
	CA	RD	TY DE	LOCATION	OPERATION CODE	OPERANDS
	1 2	3 4 9	5 6 7	8	415 20	21
1			Π	DEC	DCW	+22
				1		

The statement above shows the decimal value of +22 defined as a decimal constant.

Binary Constants

A binary constant is actually written as a decimal entry (maximum value of 999999) which

¹See the description of sign codes beginning on page 8-7.

is then automatically converted to a binary value by the assembler. The binary value is stored (right-justified) in the constant field.

To code a binary constant the programmer writes the following: (1) a # sign (in the first column of the operands field); (2) for Easycoder A or B, a number from 1 to 6 which designates the number of six-bit characters needed to store the resulting binary value (for Easycoder C or D, a number from 1 to 63); (3) the letter B; and (4) the decimal representation of the desired binary constant. Note that if the decimal representation of the binary constant is preceded by a minus sign, the assembler stores the binary constant in twos-complement form.

EASYCODER

í	ROBLEM	-			PROGRAMMER DA	TE OF
[₹ E	LOCATION	OPERATION CODE	OPERANDS	
	1 2 3 4	56	7 8	14 15 20		2 63
- · [CON3	DCW -	2B5Ø	
۰ f			1			1

The statement above shows the binary equivalent of 50 defined as a binary constant to be stored in two consecutive character locations.

Octal Constants

Octal constants are coded in octal notation (see Appendix A). To code an octal constant the programmer writes the following: (1) a # sign (in the first column of the operands field); (2) a number (not to exceed 20 for Easycoder A and B; not to exceed 63 for Easycoder C and D), which specifies the number of six-bit characters required to store the octal constant;¹ (3) the letter C; (4) the constant value. Note that the value stored by the assembler is always leftjustified in the storage field.

EASYCODER

	PROBLEM		PROGRAMMER	DATE	PAGE OF
		OPERATION CODE	OPERANDS		
	1 2 3 4 5 6 7 8	14 15 20	he have been a fear and the second state of th		<u> </u>
I	OCT7	DCW	207777	<u> </u>	
					1

In the statement above, the octal value of 7777 is shown defined as an octal constant to be stored in two consecutive character locations.

¹Recall that an octal digit can be represented as three bits; thus each six-bit character used to store an octal constant contains two octal digits. For example, an octal constant composed of six octal digits can be stored in a three-character field.

ALPHANUMERIC CONSTANTS

Alphanumeric constants may be coded in one of three ways:

- 1. Constants (including special symbols and blanks) may be written with the constant value enclosed in @ symbols (see the first entry below).
- 2. If the @ symbol is required in the constant, this constant is enclosed in any unused character other than blank, +, -, # (and F, for Easycoder D) or the digits 0 through 9 (see the second entry below).
- 3. A number sign (#) is followed by a number from 1 through 56 which specifies the number of alphanumeric characters contained in the constant; this number is, in turn, followed by the letter A and the alphanumeric constant (see the third entry below).¹

EASYCODER

PROBLEM				DAT	É PAGE OF
	2	LOCATION	OPERATION CODE	OPERANDS	
1 2 3 4			15, 20		63 80
		COST	DCW	0\$2,128.600	
		RATE	DCW	%@SIXDOLLARS/HR%	
	T	DATE	DCW	#4A 19.65	
					╶┑┺╼╄╾┸┯┹╼╋╼╋╼╋╼╋╼╋╼╋╼╋╼╋╼╋╼╋╼╋╼╋

NOTE: The maximum number of alphanumeric characters which can be contained in the constant, of course, depends on the number of card columns available in the operands field. Thus it should be remembered that methods 1 and 2, above, require two card columns to format the constant, while method 3 requires either three or four columns.

BLANK CONSTANTS

The DCW statement may be used to reserve a field of blanks with a word mark in the leftmost character position of the field. The programmer writes a # symbol (in the first column) followed by a decimal value (from 1 to 40 for Easycoder A or B, from 1 to 63 for Easycoder C or D) which indicates the number of blank storage positions desired.

EASYCODER

	PROBLEM_				PROGRAMMERDA	ATE PAGEOF
	CARD NUMBER	TYPE	LOCATION	OPERATION CODE	OPERANDS	
	1 2 3 4 5	6 7		4 151 20	·	80
ı		Π	BLANK	DCW	F21	
•		TT	Г <u></u>	1		

This third method of coding alphanumeric constants is applicable only when using Easycoder C or D.

The DCW statement above defines a 21-character blank field. The address assigned to this field by the assembler will be inserted in an object-program instruction whenever the tag BLANK appears in another symbolic-program entry.

FLOATING-POINT CONSTANTS

A floating-point constant is written as a decimal entry which is then automatically converted by the assembler to a fixed-length floating-point value, viz., a six-character binary mantissa followed by a two-character power-of-two exponent.

To code a floating-point constant the programmer writes the following:

- 1. The letter F.
- 2. A decimal number, the mantissa which may be signed or unsigned and which may contain a maximum of 11 digits with or without a decimal point.
- 3. The letter E.
- 4. A decimal number, the <u>exponent</u>, which must be between 0 and 616, inclusive, and may be signed or unsigned.

If an exponent of zero is desired, the letter E and the decimal number which follows it are not required.

NOTE: If the mantissa and/or the exponent is preceded by a minus sign, the assembler stores the corresponding value in twos-complement form.

PROBLEN	۸			PROGRAMMERDATE PAGEOF
CARD NUMBE		LOCATION	OPERATION CODE	OPERANDS
1 2 3 4	567	8	1415 20	21
		FCONI	DCW .	F4.359E2
2		FCONZ		F+4359E-1
3		FCONS	DCW	F.I
4	iTT	FCON4	DCW	Føøøl
5		FCON5	DCW	F-1E-4
	ill		1	

EASYCODER

The first two entries above (FCON1 and FCON2) result in the same floating-point value when converted by the assembler. FCON1 uses a decimal point while FCON2 arrives at the same result by using a negative exponent. This is also true for FCON4 and FCON5.

Define Constant - DC

The DC statement is functionally the same as the DCW statement, the only exception being the absence of automatic word marking. This statement may thus be used in place of the DCW statement if a constant is to be stored without a word mark in its leftmost character position. The programmer, however, may still specify <u>item</u> marking as shown in Table 5-1 (page 5-7).

NOTE: If Easycoder C or D is being used, and if unusual high- and low-order punctuation is required, the programmer may use a set II punctuation indicator as shown in Table 5-2 (page 5-7).

Reserve Area - RESV

Use of the RESV statement enables the programmer to reserve an area of memory. Unlike the DC and DCW statements (which cause data to be loaded into an area reserved by the assembler), the RESV statement does not normally alter the contents of the area defined. Rather, it simply sets aside a storage area to which the programmer can refer by a symbolic tag. The reserved area can be cleared to zeros by means of the CLEAR statement (see page 7-19). The number of characters in the reserved area must be specified in the operands field of the RESV statement.

NOTE: When used with Easycoder A or B, the RESV statement must contain a nonzero value in the operands field.

A symbolic tag may be written in the location field. If the tag is left-justified, it is assigned to the rightmost location of the reserved area. If the tag is indented one column, it is assigned to the leftmost location of the reserved area.

When used with Easycoder C or D, the RESV statement can not only reserve a specified area but can also load that area with a particular character. The character to be loaded into each location of the reserved area is coded in the op code field immediately following a comma and the mnemonic code. If the mnemonic RESV is followed only by a comma, the reserved area is cleared to blanks.

NOTE: There is no automatic word marking for the reserved areas, nor may column 7 of the RESV statement be used with Easycoder A or B to set punctuation. However, if Easycoder C or D is being used, the programmer may use a set I or II punctuation indicator (see page 5-7).

PROBLEM		PROGRAMMERDA1	ATE OF
	OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8 14 15	20 21	6 ²	80
STORE R	ESV 3	Ø	
² CARD R	ESV,Ø8	Ø	
			I I

The first statement above reserves 30 consecutive character positions that can be addressed via the tag STORE. Note that by referring to the reserved area via a symbolic tag, the programmer need not know its actual location in memory. The second RESV statement, assembled by Easycoder C or D, reserves 80 consecutive locations and clears the reserved area to zeros. Define Symbol Address - DSA

The DSA statement can be used to store one or two addresses, or two addresses and a variant character, as a constant. Any valid address can be stored as a constant; the length of each address is determined by the current addressing mode (each address will be two, three, or four characters long).

An item mark may be specified as shown in punctuation set I, page 5-7. In addition, the DSA statement automatically places a word mark in the leftmost character position of the constant (thus an L in column 7 results in a record mark in this position).

NOTE: If Easycoder C or D is being used, and if unusual high- and low-order punctuation is required, the programmer may use a set II punctuation indicator as shown in Table 5-2 (page 5-7).

F	RO	BLE	M				PROGRAMMER DATE PAGEOF	
		ARD		TYPE	LOCATION	OPERATION CODE	OPERANDS]
_ [1 2	3.4	15	67	8 1 1	15 20	21	30
] ۱		1			CODE	DSA	ITEM-5	
2		T						7
3			i		STAR	DSA	ARG. *, A	
- 1		Τ	1 1			Τ.		

EASYCODER

The first statement above permits the <u>address</u> of the field five characters before the field tagged ITEM to be referred to in the program by the tag CODE.

The second statement allows the stored constant consisting of the address assigned to ARG, the address assigned to the self-reference indicator *, and the variant character A (i.e., octal 21) to be referred to by the tag STAR.

Define Area - DA^1

A specified area within the main memory can be defined and reserved by using the DA statement. In addition to defining an area, the DA statement can also define fields and subfields within the reserved area. This statement can also define two or more contiguous areas if these areas are identical in format. In other words, the programmer uses a DA statement to provide the assembler with the following basic information:

- The number (n) and size (s) of the reserved area(s). (Both n and s can be represented by numbers up to 4,095, depending upon the amount of memory available.)
- 2. The index register (Xm or Ym) to be associated with each reference to a field or subfield within the reserved area(s) (optional).

¹ The Define Area statement can not be employed with the Easycoder A Assembly System.

3.

The character R which will place a record mark one position to the right of the rightmost reserved area (optional).

NOTE: Additional parameters may be employed with Easycoder C and D (see page 6-10).

A DA statement consists of a heading line which defines an area(s), plus one or more subsequent lines of coding which defines the fields and subfields within the area(s). The heading line can contain a symbolic tag in the location field. If this tag begins in column 8, it refers to the rightmost location of the entire area, exclusive of the record mark (if present); if the tag starts in column 9, it refers to the leftmost location of the entire area. Item marks may be specified in column 7 of the heading line by using set I punctuation indicators as shown in Table 5-1 (page 5-7).

NOTE: The list of punctuation indicators specified in set II (page 5-7) <u>cannot</u> be used with DA statements.

The operands field in the heading line has the following format:



If a single 80-character area is to be defined, the value of nxs is 1x80. If four identical 80-character areas are to be defined, the value of nxs is 4x80.

The DA statement can be indexed by writing an index register designator (from X1 through X15 or from Y1 through Y15)¹ following the area definition. All references to the field and subfields defined in the DA statement will be automatically indexed by the specified index register, but references to the tag assigned to the entire area will not be indexed. For example, the statement on the next page indicates that all references to the fields and subfields in the 113-character area tagged BUFFER will be indexed by the index register X2; references to the tag BUFFER, however, will not be indexed.

Note that the area definition nxs does not include an allowance for the character position containing the record mark, although this position (if any) is also reserved. For example 4x80 will cause 320 character positions to be reserved. If a record mark is placed one position to the right of the last area, a total of 321 character positions is reserved.

The index register applied to a field or subfield can be changed from that specified in the DA statement by designating a different register in the operands field of an instruction which

Index registers XI through X6 are used with Easycoder B, while index registers XI through X15 and YI through Y15 can be used with Easycoder C or D.

references the field or subfield. The effect of indexing on a field or subfield can be cancelled by writing X0 as the index register designator in the references in which indexing is not wanted.

As stated above, the heading line may be followed by one or more lines of coding which define fields and subfields within the reserved area(s). As many of these lines as necessary may be used, and these fields and subfields may be defined in any order desired. Positions within each reserved area are numbered sequentially from left to right, starting with one. The coding lines which define fields and subfields must have blank op code fields; each such line may contain a symbolic tag in the location field, if desired.

Fields and subfields are specified as follows:

- Fields: The lowest and highest positions of the field are written in that order in the operands field, separated by a comma. (If a one-character field is desired, its position number must be written twice in the operands field, separated by a comma.) A word mark is automatically placed in the leftmost position of the field in memory. Item marks may be specified as shown in Table 5-1 (page 5-7).
- Subfields: For a subfield, only the rightmost position is specified. Word marks are not set; however, item marks may be specified as shown in Table 5-1 (page 5-7).
- NOTE: The list of punctuation indicators specified in set II (page 5-7) can <u>not</u> be used with DA statements.

The assembler does not normally clear the defined area. However, the programmer has the option of clearing the area to a specified character by placing a comma and the desired character after the mnemonic code DA in the op code field. The presence of only a comma after the op code implies that the area will be cleared to blanks. When the defined area is cleared, all punctuation is also cleared before setting the "field" punctuation.

The sample coding below illustrates what a DA statement might look like.

PROBLEM			PROGRAMMER	DATE	PAGE OF
CARD NUMBER		ON OPERATION CODE	OPERANDS		
1 2 3 4 5		14 15	²¹	62 63	<u> </u>
Ø1	BUFF	ERDA	4X28, X2, R		a ser a s
Ø2	NAME		1,20		
03	DATE		23,28		
Ø4	AGE		21, 22		
Ø5	YEAR		28		
Ø6 I	MONTH	1	26		

The heading line specifies the following information:

- 1. Four consecutive, identical areas, each 28 characters long, will be reserved.
- 2. The tags NAME, DATE, AGE, YEAR, and MONTH, when referred to in symbolic instructions, will be indexed by index register X2.
- 3. A record mark will be set in the rightmost character position of the entire 113-character reserved area.
- 4. The entire 113-character area can be referred to via the tag BUFFER. (This tag refers to the leftmost position of the area because it is indented. It is not automatically indexed by index register X2.)

Lines two, three, and four define fields. Word marks will be set in positions 1, 21, and 23 in each of the four identical areas. Lines five and six define subfields: position 28 indicates the year within the date, while position 26 indicates the month within the date.

EASYCODER C AND D OPTIONS

When used with Easycoder C or D, the DA statement may make use of the following parameters (in addition to the n, s, Xm, and R parameters specified on page 6-8).

- 1. The character P: Coding this character in the heading line of a DA statement causes the special character 72_8 , together with an item mark, to be placed at the end of each area as an additional character.
- 2. The character G: Coding this character in the heading line causes the special character 32_8 , together with a record mark, to be placed one position to the right of the last area.
- 3. The character H: Coding this character in the heading line instructs the assembler to associate the index register (Xm or Ym) with each reference to the tag in the location field of the DA statement, as well as with each reference to a field or subfield within the reserved area(s).
 - NOTE: If a symbolic tag is used, it is not automatically indexed by the specified index register (Xm or Ym) unless parameter H is employed. This parameter is meaningless if no index register is specified.

The format of a DA statement heading line employing all parameters is illustrated below.

					CODING FORM		
	PROBLEM_		<u>`</u>	······	PROGRAMMERD	NTE PAGEOF	
	CARD NUMBER	TY PE	LOCATION	OPERATION CODE	OPERANDS		
	1 2 3 4 5	6 7	8 14	15 20	¹	2 63	
1		-	t.ag.	DA	nXS, Xm, R, P, G, H		



INTRODUCTION

Assembly control statements provide programmer control over the assembly of the source program. These statements resemble data formatting statements in that they are treated as definitions. They control such functions as the addressing mode to be used in assembling specified instructions, the assignment of absolute locations to symbolic tags, etc. Used only during the assembly process, assembly control statements are never executed as instructions in the object program. The precise function of each assembly control statement depends upon the assembly system employed.

A summary of the assembly control statements available with Easycoder A, B, C, and D, together with the page where each statement is defined, may be found in Table 7-1. In addition, the heading of each statement in this section includes a table which indicates the assembly systems that may use that particular statement.

Easycoder	Easycoder A		в	Easycoder	С	Easycoder D		
Assembly Control Statements	Page Ref.	Assembly Control Statements	Page Ref.	Assembly Control Statements	Page Ref.	Assembly Control Statements	Page Ref.	
Program Header	7 - 2 2	Program Header	7-2	Program Header	7-3	Program Header	7-3	
				Segment Header	7-4	Segment Header	7-4	
Execute	7-5	Execute	7-5	Execute	7 - 6	Execute	7-6	
		х.		Transfer	7-6	Transfer	7-6	
Origin	7-7	Origin	7-8	Origin	7-8	Origin	7-8	
Modular Origin	7-9	Modular Origin	7-9	Modular Origin	7-9	Modular Origin	7-9	
		Literal Origin	7-10	Literal Origin	7-10	Literal Origin	7-10	
Admode	7-11	Admode	7-11	Admode	7-12	Admode	7-12	
Equals	7-12	Equals	7-12	Equals	7-13	Equals	7-13	
Control Equals	7-13	Control Equals	7-13	Control Equals	7-14	Control Equals	7-14	
Memory Dump	7-14							

Table 7-1. Assembly Control Statemen

Easycoder	A	Easycoder	в	Easycoder	С	Easycoder	D
Assembly Control Statements	Page Ref.	Assembly Control Statements	Page Ref.	Assembly Control Statements	Page Ref.	Assembly Control Statements	Page Ref.
				Skip	7-15	Skip	7-15
				Suffix	7 - 15	Suffix	7-15
		× ×		Repeat	7 - 16	Repeat	7-16
				Generate	7-17	Generate	7-17
				Set Line Number	7-18	Set Line Number	7-18
				Set Out-of- Sequence Base	7-18	Set Out-of- Sequence Base	7-18
Clear	7-19	Clear	7-20	Clear	7-20	Clear	7-20
End	7-21	End	7-21	End	7-22	End	7 - 22

Table	7-1	(cont).	Assembly	Control	Statements
-------	-----	---------	----------	---------	------------

Program Header PROG

A	в	С	D

The program header must be the first entry in a symbolic program. This statement is coded as follows for the various assembly systems.

EASYCODER A

The letters PROG must be written in the op code field, and the operands field must contain a name which identifies the program. (This name will appear in the program listing.) Optionally, an "S" can be placed in column 6; this action specifies that a check is to be made on the card number sequence of the input deck.

EASYCODER

F	ROBLEM			PROGRAMMER D	DATE PAGE OF
		LOCATION	OPERATION CODE	OPERANDS	
[2 3 4 5 6 7 6	B 14	5 20	21	62 63
] ب	S		PROG	SERIES	
2					

In the sample statement above, SERIES is specified as the program name, while the letter S in column 6 designates that a sequence check is desired.

EASYCODER B

The letters PROG must be written in the op code field, and the operands field must contain a name which identifies the program. (This name will appear in the program listing.) Optionally, an "S" can be placed in column 6; this action specifies that a check is to be made on the card number sequence of the input deck. In addition, the desired object-program format is specified by the entries in columns 61 and 62. Blanks in these two columns specify that the machine-language output is to appear in the condensed-card self-loading format. Placing the letters BR in these columns specifies that the machine-language program is to appear on punched cards in BRT format. (See <u>Easycoder</u> B Assembly System, Order No. 011.)

NOTE: When BRT format is specified, a segment number of 01 is generated by the assembler for the first segment (memory load) following the program header. If Execute statements (see page 7-5) appear in the symbolic program, subsequent segment names are generated by incrementing the previous segment number by one.

EASYCODER

Ρ	ROBLEM				PROGRAMMER DATE PAGE OF
ſ	CARD NUMBER	TYPE	LOCATION	OPERATION CODE	OPERANDS
Ľ	1 2 3 4 5	6 7	8 4	15 20	и 62 63 62 63 80
1		S		PROG	BRIES BR
2					
Г	1 . 1	-	1		

The statement above designates SERIES as the program name and specifies that a sequence check is to be performed. As columns 61 and 62 contain the letters BR, the output will appear on punched cards in BRT format.

EASYCODER C

As used in Easycoder C, the program header provides program identification; in addition, however, this statement serves as the all-important "action director" statement. For this reason, the programmer should refer to the Honeywell publication <u>Easycoder Assemblers C and</u> D, Order No. 041 for a detailed description.

EASYCODER D

As used in Easycoder D, the program header provides program identification; in addition, however, this statement serves as the all-important "action director" statement. For this reason, the programmer should refer to the Honeywell publication <u>Easycoder Assemblers C and</u> D, Order No. 041.

If the programmer desires to use the alternate card format (which allows room for tags consisting of up to ten characters, see page 5-10), column 75 of the program header card must contain the letter A. The PROG card itself, however, is <u>never</u> coded in the alternate format: the letters PROG always appear in the op code field (columns 15 through 18), while the name of the program always appears beginning in column 21.

NOTE: If the alternate format is specified, <u>all</u> cards following the program header, up to and including the END card, must be coded in the alternate format.

Segment	Header
	SEG

A	В	С	D

Programs written for Easycoder C or D may be divided into two or more segments, each of which is loaded into memory and executed as a unit. It is the function of the SEG statement to define the beginning of each segment (memory load). Use of the SEG statement is optional, however. If used, a SEG statement must follow the program header, each Execute statement and each Transfer statement. If it is desired to omit this statement, it must be omitted from the entire program; in this case the assembler generates segment identifications (starting with 01).

EASYCODER C AND D

The letters SEG must be placed in the op code field, while the operands field must contain a two-character segment identification. This segment identification becomes appended to the program name to form a unique search code.

I	ROBL	ЕМ _				PROGRAMMER DA	TE PAGEOF
		BER	YPE		OPERATION CODE	OPERANDS	
	1 2 3	4 5	6 7	8 14	15 , 20	· · · · · · · · · · · · · · · · · · ·	2 63 <u>63 80</u>
~ 1			IT		SEG	Α	
2		-					

In the example above, AA could represent the first segment of a program, in which case this entry would follow the program header.

Execute EX

Α	В	С	D

The end of a memory load is indicated by an EX statement. When the coding inserted by the assembler for the EX statement is encountered during the loading process, a branch to the location specified in the operands field results. This operation enables portions of the program to be executed before the entire program has been loaded. The coding to be executed <u>must</u> appear prior to the EX statement.

EASYCODER A

The letters EX must be written in the op code field; the operands field contains a direct address, either absolute or symbolic. (If an EX statement is written with a blank operands field, the machine will halt when it encounters the corresponding coding during the loading operation.)

To resume the loading operation, the last instruction in the portion of the program executed must be a Branch instruction which provides re-entry to the load routine. In addition, the first instruction of the executed routine should be an SCR (Store Control Registers) instruction which stores the contents of the B-address register in the A address of the return Branch instruction.

EASYCODER

F	ROE	BLEM					PROGRAMMER DA	TE PAGE OF
	CA	ARD	٦	MARK	LOCATION	OPERATION CODE	OPERANDS	
ł	1 2	3 4	5 6		8 14	15 20		2 63 <u> </u>
-				Π	(E,X	SEC3	
2				Π				
3					1			

The sample statement above illustrates an EX statement with a symbolic address in the operands field. When the corresponding coding is encountered during the loading operation, program loading is temporarily halted and the portion of the program beginning at the location tagged SEC3 is executed.

EASYCODER B

The letters EX must be written in the op code field; the operands field contains a direct address, either absolute or symbolic. (If an EX statement is written with a blank operands field, the machine will halt when it encounters the corresponding coding during the loading operation.)

To resume the loading operation, the last instruction in the portion of the program executed must be a Branch instruction which provides re-entry to the load routine. In addition, the first instruction of the executed routine should be an SCR (Store Control Registers) instruction which stores the contents of the B-address register in the A address of the return Branch instruction.

Besides causing a branch to the programmer's coding, use of the EX statement causes any literals used in the memory load to be loaded and the literal table to be cleared. If a LITORG statement (see below) does not precede the EX statement, literals are allocated immediately following the in-line coding for the memory load.

- NOTES: 1. Following an EX statement, a new segment number is generated as explained above in the description of the program header.
 - 2. With Easycoder B, the total of the numbers of Execute, Literal Origin, and End statements must not exceed 31.

See the sample statement given above for Easycoder A.

EASYCODER C AND D

The letters EX must be written in the op code field; the operands field must contain a direct address, either absolute or symbolic. When used with these assemblers, the EX statement enables a program to be loaded and executed one segment at a time. Each segment except the last must end with either an EX or an XFR statement. When an EX statement is encountered, all literals preceding the EX statement which have not been allocated to memory are allocated in sequence, and the literal table is cleared.

Note that it is the responsibility of the programmer to provide re-entry to the load routine. The methods of returning to the applicable loader are described in the pertinent Honeywell publication - e.g., <u>Card Loader-Monitor B</u> (Order No. 154) or <u>Tape Loader-Monitor C</u> (Order No. 221).

See the sample statement given above for Easycoder A.

Transfer

XFR

A B C D

For Easycoder C and D users, the end of a memory load may be indicated by an XFR statement instead of an EX statement. Both statements perform essentially the same functions; the one exception is that use of the XFR statement does <u>not</u> result in the allocation of literals or in the clearing of the literal table.

When the coding inserted by the assembler for the XFR statement is encountered during the loading process, a branch to the location specified in the operands field results. This operation enables portions of the program to be executed before the entire program has been loaded.

EASYCODER C AND D

The letters XFR must be written in the op code field; the operands field must contain a direct address, either absolute or symbolic. Use of this statement enables a program to be loaded and executed one <u>segment</u> at a time. Each segment except the last must end with either an XFR or an EX statement.

NOTE: It is the responsibility of the programmer to provide re-entry to the load routine.

0000000	0

I	PROB	LEM _				PROGRAMMER DATE PAGE OF	-
		RD ABER	TY DE	LOCATION	OPERATION CODE	OPERANDS	
	1 2	3 4 5	67	8	15 20	21,	2
- i					XFR	SEC4	
2		.	Π				
			T-T-T				1

The sample statement above illustrates an XFR statement with a symbolic address in the operands field. When the corresponding coding is encountered during the loading operation, program loading is temporarily halted and the portion of the program beginning at the location tagged SEC4 is executed.

Origin ORG

А	В	С	D

The ORG statement is used to modify the normal memory allocation process of assembly. This statement can be inserted anywhere in the source program to indicate to the assembler that all subsequent coding (instructions, constants, work areas, etc.) should be assigned sequential memory locations starting with the location whose address is specified in the operands field.

A program is normally allocated memory space beginning at location 0. If it is desired to assign memory space starting at some location other than 0, an ORG statement must be inserted in the program immediately following the program header.

EASYCODER A

The letters ORG are written in the op code field, and an address (either absolute or symbolic) is written in the operands field. (If the address is symbolic, the tag must appear in the location field of a previous source-program entry.) The address specified in the operands field is assigned the tag (if any) in the location field; if this tag appears, it must not be indented.



F	ROBLEM_				PROGRAMMER D	ATE	PAGE OF
[CARD NUMBER	HARK MARK	LOCATION	OPERATION CODE	OPERANDS		
	1 2 3 4 5	6 7	8 14	15 20		62 63	
1		Π		ORG	75Ø		
2				1			
3				ORG	ORTAG		
1	. i			1			
5						4	

The first statement above indicates to the assembler that all subsequent entries should be assigned sequential addresses beginning with location 750. The second statement directs the assembler to assign to all subsequent entries sequential addresses beginning with the address that is assigned to the tag ORTAG. (ORTAG must appear in the location field of a previous source-program entry.)

EASYCODER B

The letters ORG are written in the op code field, and an address (either absolute or symbolic) is written in the operands field. (If the address is symbolic, the tag must appear in the location field of a previous source-program entry.) The address specified in the operands field is assigned the tag (if any) in the location field; if this tag appears, it must not be indented.

See the sample statements given above for Easycoder A.

EASYCODER C AND D

The letters ORG are written in the op code field, and an address (either absolute or symbolic) is written in the operands field. If the address is symbolic, the tag must appear in the location field of another (not necessarily previous) source-program entry. A symbolic tag may be written in the location field. If this tag begins in column 8, it is assigned to the address written in the operands field. If it begins in column 9, the tag is assigned to the location at which the next instruction would have begun had the ORG statement not been present.

NOTE: Care must be taken so that the address in the operands field is a decimal number of 1,000 or above if Card Loader-Monitor B is used to load the object program. If Tape Loader-Monitor C or Drum Bootstrap-Loader C is used, this decimal number must be 1,340 or above.

EASYCODER

CODING FORM

I	PROBLEM		·····	PROGRAMMER DAT	E PAGEOF
			OPERATION CODE	OPERANDS	
	123456	7 8 14	15	20,	63
- 1		IDENT	ORG	78.000	
z			1		
1	- T - 1 - 1 - T	1	1		

In the example above, assume that the instruction preceding the ORG statement was assigned to locations 5000 through 5007. The next instruction would normally begin at location 5008. The tag IDENT, since it begins in column 9, is thus assigned to location 5008, and the next instruction is stored beginning at location 7800.

NOTE: When the BRT punched-card format is specified, an ORG statement <u>must</u> be included immediately following the PROG statement with an address of 1,000 (decimal) or above.

Modular Origin MORG

Α	в	С	D

The modular origin statement is similar to the ORG statement described above. The MORG statement indicates to the assembler that all subsequent entries should be assigned sequential addresses starting with the next available location whose address is a multiple of the number written in the operands field of the MORG statement. The entry in the operands field must represent a power of two (e.g., 2, 4, 8, 16, 32, 4,096, etc.).

EASYCODER A AND B

The letters MORG are written in the op code field, and a number (a power of two) is placed in the operands field.

							CODING FORM	
F	ROBI	LEM				······	PROGRAMMERDATE	PAGE OF
ſ			2 P	MARK	LOCATION	OPERATION CODE	OPERANDS	
	1 2	3 4	56	78	14	15 20	21	1 1
۱ [T					MORG	32	
2		.						

EASYCODER

The statement above indicates to the assembler that all subsequent entries should be assigned sequential addresses beginning with the next available location whose address is a multiple of 32.

EASYCODER C AND D

The letters MORG are written in the op code field, and a number (a power of two) is placed in the operands field. A symbolic tag may be written in the location field. If this tag begins in column 8, it is assigned to the address written in the operands field. If it begins in column 9, the tag is assigned to the location at which the next instruction would have begun had the MORG statement not been present (see the sample statement given above for the ORG statement).

Literal Origin LITORG

Α	В	С	D

The literal origin statement is similar to the ORG and MORG statements described above. The LITORG statement specifies to the assembler that all previously used literals should be assigned sequential memory locations starting with the location specified in the operands field.

Care must be taken to ensure that literals can be referenced by the instructions which use them; e.g., a literal stored in one 4K bank may not be addressed in the two-character mode from another bank.

EASYCODER B

The op code field must contain the letters LITORG, while the operands field contains an address (either absolute or symbolic). If a symbolic tag is used, it must have appeared in the location field of a previous entry. Like the EX statement, the LITORG statement causes the literal table to be cleared. Also, locations below 1,000 (decimal) must not be used when BRT punched-card output is specified in the PROG statement.

A symbolic tag may be written in the location field. If this tag begins in column 8, it is assigned to the address written in the operands field. If it begins in column 9, the tag is assigned to the location at which the next instruction would have begun had the LITORG statement not been present.

NOTES: 1. In the absence of a LITORG statement, all of the generated coding associated with a memory load is allocated immediately following the in-line coding.

> 2. With Easycoder B, the total of the number of Execute, Literal Origin, and End statements must not exceed 31.

EASYCODER CODING FORM PROBLEM PROGRAMMER DATE PAGE OPERATION CODE CARD LOCATION OPERANDS NUMBER 2 3 4 5 6 LIT LITORG 1550

In the LITORG statement above, the assembler is directed to assign sequential addresses - starting with location 1550 - to all previously encountered literals. This location is also tagged LIT, since the tag begins in column 8.

EASYCODER C AND D

The op code field must contain the letters LITORG, while the operands field contains an address (either absolute or symbolic). If a symbolic tag is used, it must have appeared in the location field of another, not necessarily previous, entry. Like the EX statement, the LITORG statement causes the literal table to be cleared. Also, locations below 1,340 (decimal) must not be used.

A symbolic tag may be written in the location field. If this tag begins in column 8, it is assigned to the address written in the operands field. If it begins in column 9, the tag is assigned to the location at which the next instruction would have begun had the LITORG statement not been present.

OF

NOTE: In the absence of a LITORG statement, all of the generated coding associated with a memory load - except for a memory load terminated by an XFR statement - is allocated immediately following the in-line coding.

EASYCODER

	PROBLEM				PROGRAMMER	DATE	PAGE OF
	CARD NUMBER	T MARK	LOCATION	OPERATION CODE	OPERANDS		
	1 2 3 4 5		8 14	15	²¹ ,	62 63	L
1			LIT	LITORG	175Ø		<u></u>
2							
3			IDENT	LITORG	2000		
4				1			
-				I			

In the first LITORG statement above, the assembler is directed to assign sequential addresses, starting with location 1750, to all previously encountered literals. Note that the tag for this statement, LIT, begins in column 8. Assume, in the second statement above, that the instruction preceding the LITORG statement was assigned to locations 450 through 457. The next instruction would normally begin at location 458. The tag IDENT, since it begins in column 9, is thus assigned to location 458, and previously encountered literals are assigned sequential addresses starting with location 2000.

Set Address Mode ADMODE

А	В	С	D

This statement specifies the addressing mode into which all subsequent instructions are to be assembled (i.e., two-, three-, or four-character). (All machine instructions, as well as the DSA data formatting statement, are affected by the address mode.) The mode of address assembly specified in this statement remains in effect until another ADMODE statement, specifying a different mode of assembly, is encountered.

Because the ADMODE statement concerns itself only with the <u>source program</u>, it should be used in conjunction with the CAM (Change Addressing Mode) instruction (see page 8-62). The CAM instruction specifies the addressing mode in which the machine is directed to interpret the address portions of all subsequent <u>object-program</u> instructions.

EASYCODER A and B

The letters ADMODE are placed in the op code field. The operands field contains either a 2 or a 3 to denote whether all subsequent instructions are to be assembled in the two-character or the three-character addressing mode. If an ADMODE statement is not included at the beginning of the source program, assembly begins in the two-character addressing mode. (It should be a general rule, however, to include an ADMODE statement at the outset of every program.)

EASYCODER

F	RO	BLE	M _				PROGRAMMER DATE PAGE	OF
ſ		AR) ER	TY PE	LOCATION	OPERATION CODE	OPERANDS	
- [1 2	3		6		15 20	21,	, 80
-		1		Π		ADMODE	2	
2			Ì	Π				
3						ADMODE	3	

The assembler upon encountering the first statement above will assemble the address portions of all subsequent instructions as two-character addresses. The second statement, if encountered later in the same source program, will cause the assembler to change to threecharacter address assembly.

EASYCODER C AND D

The letters ADMODE are placed in the op code field. The operands field contains either the numbers 2, 3, 4, or a <u>symbolic tag</u> to denote whether all subsequent instructions are to be assembled in the two-, three-, or four-character addressing mode. If a symbolic tag is used, it must have been previously defined to have a value of 2, 3, or 4. If an ADMODE statement is not included at the beginning of the source program, three-character addressing is assumed by the assembler. (It should be a general rule, however, to include an ADMODE statement at the outset of every program.) See the sample statements given above for Easycoder A and B.

Equals EQU

Α	В	С	D

The EQU statement assigns the symbolic tag written in the location field to the address (absolute or symbolic) written in the operands field. This statement thus makes it possible to use different symbolic tags in different parts of the source program to refer to the same memory location.

EASYCODER A and B

The location field contains a symbolic tag, while the op code field contains the letters EQU. The operands field contains the address to which the symbolic tag in the location field is to be assigned. (Each symbolic tag written in the operands field must appear in the location field of a previous source-program entry.)

EASYCODER

CODING FOR

BLEM_				PROGRAMMER DATE	PAGE OF
ARD	¥ Å	LOCATION	OPERATION CODE	OPERANDS	
2 3 4 5		8	15 20	21	La
		TITLE	EQU	NAME	
		QUAN	EQU	AMT-20	
	ARD			ARD The second sec	CARD OPERATION OPE

The first EQU statement above causes the assembler to assign the tag TITLE the same location assigned the tag NAME. Thus, the programmer can use either of these two tags to refer to the contents of this location. The second statement employs relative addressing. The assembler will assign the tag QUAN to the location specified by address arithmetic as AMT-20.

EASYCODER C AND D

The location field contains a symbolic tag, while the op code field contains the letters EQU. The operands field contains the address to which the symbolic tag is to be assigned. A symbolic tag written in the operands field must appear in the location field of another (not necessarily previous) source program entry.

See the sample statement given above for Easycoder A and B.

Α	В	С	D

The CEQU statement assigns the symbolic tag written in the location field to the value written in the operands field. It is frequently used to assign a tag (containing a minimum of two characters) to a variant character or to a group of input/output control characters.

EASYCODER A AND B

Control Equals

CEQU

The location field contains a symbolic tag, while the op code field contains the letters CEQU. The operands field contains an <u>octal</u> value; this entry is coded as an octal constant and may contain up to 12 octal digits. The symbolic tag in the location field is assigned to this entry.

NOTE: A description of octal constants may be found under the heading "Define Constant with Word Mark - DCW" (see page 6-2).

	CODING FORM						
F	ROBLEM_				PROGRAMMER D	ATE	PAGE OF
[NOMEEN	TYPE		OPERATION CODE	OPERANDS		
	1 2 3 4 5	67	8, 1, 14	15, 20		63	
1			OFLOW	CEQU	#IC5Ø		
2				BCT	SUB2, OFLOW		

EASYCODER

The sample coding above illustrates how a symbolic tag can be used in place of a variant character. The CEQU statement directs the assembler to equate the tag OFLOW to the octal value 50. The second line of coding contains a branch instruction which specifies that a program should branch to the location tagged SUB2 if the condition specified by the variant character tagged OFLOW is present.

EASYCODER C AND D

The location field contains a symbolic tag, while the op code field contains the letters CEQU. The entry in the operands field must be a decimal, binary, octal, or alphanumeric constant (the octal format is most commonly used). Regardless of the constant used, however, the resultant value must not exceed four characters in length.

- NOTES: 1. Instructions which refer to the tag defined by the CEQU statement must not precede the CEQU statement.
 - 2. A description of constants may be found under the heading "Define Constant with Word Mark - DCW" (see page 6-2).

See the sample statement given above for Easycoder A and B.

Memory Dump HSM

Α	в	С	D

The HSM statement may be used with Easycoder A to produce a punched card deck containing the Memory Dump routine. This card deck can be loaded into memory to obtain a printed listing of the contents of any portion of main memory. This statement must be coded immediately preceding the CLEAR and END statements in the source program (see below).

EASYCODER A

If the punched card deck (containing the Memory Dump routine) is to be loaded into a specific memory area, the start of this area can be specified by a tag in the location field of the HSM statement. A blank location field causes the Memory Dump routine to be loaded into the area following the location assigned to the last character in the object program. The letters HSM must be written in the op code field. The operands field contains the addresses of the first (low) and last (high) locations in the memory area whose contents are to be listed by the Memory Dump routine.

EASYCODER

v	v	v	 •	v	•	`

F	ROBLEM_				PROGRAMMERD	TE PAGE OF
	CARD NUMBER	YAR	LOCATION	OPERATION CODE	OPERANDS	
	12345	6 7	8 14	15 20	2)	2 63
- 1				HSM	START, STOP+3	
2				1	······	

The HSM statement above specifies that the area whose contents are to be listed begins at the location tagged START and ends three locations beyond the location tagged STOP. As the location field is blank, the Memory Dump routine will be stored in the area following the location assigned to the last character in the object program.

Skip SKIP

Α	В	С	D

Easycoder assemblers normally single-space an assembly listing and skip to the head of the next form when a page becomes filled. The SKIP statement enables the programmer to control the vertical spacing of the assembly listing by causing as many as 15 lines to be skipped.

EASYCODER C AND D

The letters SKIP are placed in the op code field. The operands field contains either a number from 1 to 15 (to indicate the total number of lines to be skipped) or the letter H (which causes the printer to skip to the head of the next form).

NOTE: The assembler automatically skips to the head of the form for each new segment.

EASYCODER

ł	PROBLEM	PROGRAMMER DA	TE OF PAGE OF
[OPERANDS	
- [1 2 3 4 5 6 7 8 14 15 20 21	<u></u>	80
1	SKIP 9		
2			

In the sample coding above, the assembler is directed to skip 9 lines on the program listing.

	Suffix	
•	SFX	

The SFX statement directs the assembler to append the single-character suffix in the

CD

в

operands field to each tag of five characters or less contained in the following coding. This technique enables the programmer to assign unique tags for each segment of a program and thus guard against double definition of a tag between distinct segments of a program. When intersegment referencing within a program is required, six-character tags may be assigned.

This operation continues until the occurrence of another SFX statement with a blank operands field, or until the END statement is encountered.

EASYCODER C AND D

The letters SFX are placed in the op code field. A single-character suffix is written in the operands field.

EASYCODER

PROBLEM	<u>·</u>	PROGRAMMER DATE	E PAGE OF
	ATION OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8	14 15 20	21	3 80
	SFX	Ε	
2 T.O.T	AL A	FICA+, TOTAX-20	

In the above example, the assembler interprets the Add instruction following the SFX statement as: TOTALE A FICAE+TOTAXE-20.

Repeat REP

А	в	С	D

This statement directs the assembler to repeat the following data formatting statement the number of times specified in the operands field. The number of times a statement is repeated includes the original statement and may not exceed 63. The assembler repeats the statement without variation, except that any entry in the location field is not repeated.

EASYCODER C AND D

The letters REP are written in the op code field. The operands field designates the number of times the following statement is to be repeated (including the original statement).

PR	OBLEM _				PROGRAMMER E	DATE	PAGE OF
		TY PL	LOCATION	OPERATION CODE	OPERANDS		
1.	2 3 4 5	6 7	8	4 15 20		62 63	80
				REP	6	<u> </u>	
2			OCT S6	DCW	#2C6		

In the sample statement above, REP is employed to define six identical constants of octal value 6000.

Generate GEN

А	в	С	D

This statement directs the assembler to generate the instruction which follows a specified number of times, incrementing or decrementing the operands of the instruction as specified by the operands field of the GEN statement. The GEN statement can apply to machine instructions with formats containing a single address, both addresses, a single address and one variant character, or both addresses and one variant character (only one variant character is allowed).

EASYCODER C AND D

The letters GEN are written in the op code field. The operands field contains the parameter specifying the number of times the statement (which follows) is to be generated, <u>includ-ing</u> the original statement. This number is followed by a modifier for each operand in the model statement. These modifiers specify the increment (from 0 to +63) or decrement (from -63 to 0) to be applied to each of the operands each time the statement is generated. Theremust be a modifier for each operand in the model statement (including the variant character, if any), and the modifiers must appear in the same order as the operands. If no modification is desired, 0 is entered as the modifier.

F	ROBLEM_				PROGRAMMER DATE PAGE OF
ſ	CARD NUMBER	TYPE	LOCATION	OPERATION CODE	OPERANDS
F	1 2 3 4 5	5 6 7	8 14	15 , 20	21
4		T		GEN	10, +4, +6, 0
2			SWC	BCE	SEL, TABLÉ, 8
3					
4			TABLE	RESV	6Ø
r	1 1		1	1	

In the example above, the GEN statement generates a series of 10 instructions that will branch to a location SEL, SEL+4, SEL+8, or SEL+36, provided that an 8 is present in the first character of the corresponding item in a table containing 10 six-character items. The tag SWC is assigned to the leftmost character of the first generated instruction. The GEN statement itself must not be tagged.

NOTE: The second BCE instruction generated by the example is BCE/SEL+4, TABLE+6,8; the third instruction generated is BCE/SEL+8, TABLE+12,8; and so on. The tenth instruction generated is BCE/SEL+36, TABLE+54,8. Set Line Number SETLIN

A	в	С	D

This instruction is used to control the generation of line numbers by the assembler.

EASYCODER C AND D

The letters SETLIN are written in the op code field, while the first five columns of the operand field contain the desired line number. The assembler replaces the contents of the line number generation counter with the number in the operands field of the SETLIN statement. This statement is effective <u>only</u> when the assembler is generating line numbers. It is important to note that all of the first five columns in the operands field must be punched with a decimal number (i.e., leading zeros are required).

	PROBLEM DATE PAGE OF							
ĺ		IBER	TY DE	LOCATION	OPERATION CODE	OPERANDS		
1	12	3 4 5	6 7	8	15 20		63	
1					SETLIN	ØØØ8Ø		
2					B	ØØ		
3			П					

In the example above, the SETLIN statement causes the instruction which follows it (B/00) to be assigned a line number of 00080.

Set Out-of-Sequence Base XBASE

А	в	С	D

The XBASE statement establishes the out-of-sequence base (OSB). As its name implies, the OSB is a base address for the storage of out-of-sequence coding. Such coding may be allocated or referred to (1) by means of the address code ' (apostrophe) in the location field (see page 5-9); or (2) by means of the address code ' (apostrophe) in the operands field (see page 5-15).

EASYCODER C AND D

The letters XBASE are written in the op code field. The operands field contains the value (absolute or symbolic) to which the assembler is directed to set the out-of-sequence base (OSB). If a symbolic tag appears in the operands field it must have appeared in the location field of a previous source-program entry.

EASYCODER

0001110

	PROBLEM			PROGRAMMER DA	TE PAGE OF
		LOCATION	OPERATION CODE	OPERANDS	
	1 2 3 4 5 6 7	B	15 20		63, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
ı			X BASE	500	
2		275	DCW	@CON@	
3		<u> </u>			

In the above example, the out-of-sequence base (OSB) is set to 500 by the XBASE statement. When the second entry is encountered, the assembler assigns the rightmost character of the constant CON to location 775 (500 + 275).

Clear CLEAR

Α	В	C	D

The CLEAR statement enables the programmer to specify an area of memory which is to be cleared of punctuation <u>before</u> the object program is loaded. The memory area is also cleared to zeros or to a given character. It is not necessary to clear areas which will be used to store the object program.

EASYCODER A

The op code field contains the letters CLEAR, while the operands field contains the addresses (either absolute or symbolic) of the first (low) and last (high) locations in an area to be cleared. If a comma is written immediately following the second address, the character written in the column after the comma is loaded into all locations in the cleared area. If two addresses are written in the operands field and are not followed by a comma and a character, the specified area is cleared to zeros.

A number of CLEAR statements may be written (in sequence) immediately preceding the END statement, provided that the total number of HSM, CLEAR, and END statements does not exceed 10.

NOTE: The 80-character loading area specified in the END statement must never be cleared.

		CODING FORM		
PROBLEM		PROGRAMMER	DATE	PAGE OF
	OPERATION CODE	OPERANDS		
1 2 3 4 5 6 7 8 14	15, , , , , , , , , , 20		62 63	
	CLEAR	CAMT, EAMT		· · · · · · · · · · · · · · · · · · ·
	1	· · · · · · · · · · · · · · · · · · ·		······································
	CLEAR	334,3,79,J	····	

EASYCODER

The first CLEAR statement above specifies that the area beginning at the location tagged CAMT and ending at the location tagged EAMT is to be cleared to zeros. The second CLEAR statement clears the area beginning at location 334 and ending at 379 to 46 J's.

EASYCODER B

The op code field contains the letters CLEAR, while the operands field contains the addresses (either absolute or symbolic) of the first (low) and last (high) locations in an area to be cleared. If a comma is written immediately following the second address, the character written in the column after the comma is loaded into all locations in the cleared area. If two addresses are written in the operands field and are not followed by a comma and a character, the specified area is cleared to zeros.

A maximum of nine CLEAR statements may be included in a program. In addition, no coding may appear between the last symbolic CLEAR statement and the END statement.

NOTE: The loading area specified in the END statement must never be cleared.

See the sample statements given above for Easycoder A.

EASYCODER C AND D

End

END

The op code field contains the letters CLEAR, while the operands field contains the addresses (either absolute or symbolic) of the first (low) and last (high) locations in an area to be cleared. If a comma is written immediately following the second address, the character written in the column after the comma is loaded into all locations in the cleared area. If two addresses are written in the operands field and are not followed by a comma and a character, the specified area is cleared to zeros. As many CLEAR statements as necessary can be included in a program.

NOTE: The programmer must exercise caution in the physical placement of the CLEAR statement, as the clearing is performed by the Loader at the time the CLEAR statement is encountered.

See the sample statements given above for Easycoder A.

A B C D

The last source program instruction must be the END statement, which indicates to the assembler that the end of the source program has been reached.

EASYCODER A

The location field may contain an address (either absolute or symbolic) which specifies the initial location in an 80-character loading area. If the location field is left blank, the assembler automatically reserves an 80-character loading area following the location assigned to the last character in the object program.

The op code field contains the letters END. If it is desired to execute the object program immediately after loading, the operands field must contain the address (either absolute or symbolic) at which the object program is to begin.

I	PROBLEM	·			PROGRAMMERDA	TE PAGEOF
- [CARD NUMBER	TYPE	LOCATION	OPERATION CODE	OPERANDS	
Ì	1 2 3 4	5 6 7		4 15 20	²¹ ,	63 <u> </u>
- 1				END	OBJECT	

The END statement above specifies that the object program (beginning at the address tagged OBJECT) is to be executed immediately after loading. Since the location field is blank, the assembler will reserve an 80-character loading area following the location assigned to the last character in the object program.

EASYCODER B

The method of coding this statement depends on which output format has been specified in the program header statement.

1. Output in self-loading format: The location field may contain an address (either absolute or symbolic) which specifies the initial location in an 80character loading area. If the location field is left blank, the assembler automatically assigns an 80-character loading area following the location assigned to the last character in the object program.

The op code field contains the letters END, while the operands field contains the address (either absolute or symbolic) to which the Loader branches when loading has been completed.

- NOTES: 1. The programmer should ensure that the loading area does not span two 4K memory banks.
 - 2. During the loading process, the object program must not use the loading area. However, the area may be used following program loading.
 - 3. When literals are used, the programmer must specify a loading area that does not coincide with the memory area occupied by literals.

2. Output in BRT format: The op code field contains the letters END, while the operands field contains the address (either absolute or symbolic) to which the Loader branches when loading has been completed. When BRT format is specified, all other fields of the END instruction are ignored by the assembler.

NOTES: 1. The loading area is automatically assigned by the Loader.

2. With Easycoder B, the total of the numbers of Execute, Literal Origin, and End statements must not exceed 31.

EASYC	ODER
CODING	FORM

PROBLEM					PROGRAMMERDAT	E PAGE OF
		TYPE H	LOCATION	OPERATION CODE	OPERANDS	
1 2 3	4 5	6 7	8 14	15, 20	21,	63
1		Π	MAL	END	OB JECT	
2						
3				END	OBJEC,T	
			,	1		

The first example above illustrates the coding which may be used for self-loading format output; the coding for BRT-format output is shown in the second example.

EASYCODER C AND D

The op code field contains the letters END. An address <u>must</u> appear in the operands field; the Loader will branch to that address (which should be the starting location of the last segment of the program).

NOTE: The loading area is automatically assigned by the Loader.

PROBLEM			PROGRAMMER DAT	TE PAGE OF
	LOCATION	OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7		15 20	21,	63 63 60
		END	STARTL	

The sample END statement above indicates to the assembler that the end of the source program has been reached. This statement is replaced by coding which specifies to the Loader that the last (or only) segment begins at symbolic address STARTL.

B INSTRUCTIONS

INTRODUCTION

A Series 200 computer operates under the direction of instructions in the stored program. For descriptive purposes, these instructions are classified into six functional categories: (1) Arithmetic; (2) Logic; (3) Control; (4) Interrupt Control; (5) Editing; and (6) Input/Output.

All instructions are described in the following standard format:

Title:	The title describes the instruction. It appears in the left-hand margin of a page, along with the mnemonic operation code used in the Easycoder symbolic programming language.
	If an instruction is included in an optional feature, that feature number accompanies the title.
Format:	This is a tabular representation of all formats which may be used when coding the instruction.
Function:	The function of the instruction is described in terms of each format in which it can be coded.
Word Marks:	The effect of word marks with regard to data fields is specified.
Address Registers after Operation:	The contents of the address registers are indicated for each of the instruction's formats.
Notes:	This is additional information pertaining to the operation.
Examples:	Practical applications of the instruction in its various formats are described and illustrated as symbolic program entries.

Formulas for calculating instruction execution times are presented in Appendix C.

Table 8-1 lists the abbreviations and symbols used in the description of the instructions. Those symbols used only with specific instructions are preceded by the title of the instruction to which they pertain.

SYMBOL	MEANING				
Α	A address of the instruction				
В	B address of the instruction				
Ni	Number of characters in the instruction				
Na	Number of characters in the A field				
Nb	Number of characters in the B field				
N_w	Number of characters in the A or B field, whichever is smaller				
NXT	Address of next sequential instruction				
JI	Address of next instruction if a branch occurs				
Ap	The previous setting of the A-address register (AAR)				
B _p	The previous setting of the B-address register (BAR)				
	Divide				
N _{dd}	Number of digits in the dividend				
	Move and Translate				
Nct	Number of characters translated				
	Move Item and Translate				
N _{ut}	Number of information units translated				
CSRp	Previous contents of the change sequence register (CSR)				
NAu	Number of six-bit character locations occupied by each A-item information unit (1 or 2)				
NB _u	Number of six-bit character locations occupied by each B-item information unit (1 or 2)				
	Load Control Registers				
(A)	Contents of the field specified by the A address.				
	Table Lookup				
L _{ta}	The location in the table immediately to the left of the argument (or short field) that terminated the search.				

Table 8-1. Symbology Used in Series 200 Instruction Descriptions
ARITHMETIC

- ADD
- SUBTRACT
- BINARY ADD
- BINARY SUBTRACT
- ZERO AND ADD
- ZERO AND SUBTRACT
- \bullet MULTIPLY
- DIVIDE

ARITHMETIC OPERATIONS

Series 200 add operations (binary addition, decimal addition) treat the A operand as the augend and the B operand as the addend. The subtract operations (binary subtraction, decimal subtraction) treat the A operand as the subtrahend and the B operand as the minuend. The result of each operation is stored in the B field. These elements are summarized in Table 8-2, where a character enclosed in parentheses indicates the contents of that field.

Table	8-2.	Series	200	Add	and	Subtract O	perations
-------	------	--------	-----	-----	-----	------------	-----------

ADDITION	SUBTRACTION
(B) + (A)	(B) - (A)
(B)	(B)

BINARY ADDITION

The Binary Add instruction combines the corresponding bits of the augend and addend and produces a binary sum which is stored in the B field. This process can be most readily analyzed on a column-by-column basis. For any column in the addition, three variables are significant to the sum: the augend digit, the addend digit, and the carry from the next lower-order column. For any column, the result is fully expressed by a sum digit (1 or 0) and either a carry or no carry to the next higher-order column. Table 8-3 lists all the possible combinations of these variables.

PREVIOUS CARRY	0	0	0	0	1	1	1	1
AUGEND	0	1	1	0	0	1	1	0
ADDEND	0	1	0	1	0	1	0	1
SUM	0	0	1	1	1	1	0	0
CARRY	0	1	0	0	0	1	1	1

Table 8-3. Binary Addition Table

BINARY SUBTRACTION

The Binary Subtract instruction performs, in effect, twos-complement arithmetic.¹ When this instruction is executed, each six-bit character of the subtrahend is converted to its ones complement² and added to the corresponding character in the minuend, adding from right to left.

¹The twos complement of a binary number is formed by subtracting the number from a field of all one bits and adding one to the low-order digit of the difference.

²The ones complement of a binary number is formed by subtracting the number from a field of all one bits.

In the first addition (the addition of the low-order characters of the subtrahend and the minuend) a simulated carry is added to the result. All subsequent characters are added with or without a carry, depending upon the result of the previous addition.

The word mark associated with the B field terminates the operation. If the length of the A field equals that of the B field, the binary subtraction process continues until the high-order B-field character has been combined with the high-order A-field character. If the length of the A field exceeds that of the B field, the effect is as if there were a word mark in the A-field loca-tion corresponding to the high-order B-field location (i.e., the process still terminates at the B-field word mark). If the length of the A field is less than that of the B field, zeros are insert-ed where the A field terminates until the last B-field character is processed. Each zero is converted to its ones complement as above and then added to the corresponding B-field character.

In the following example, locations 294 and 295 contain the value 73_{10} in 12-bit binary form, while locations 299 and 300 contain the binary equivalent of 87_{10} .

Note: Locations 294 and 299 contain word marks; the length of the A field therefore equals that of the B field in this example.

EASYCODEF	2
CODING FORM	

PROBLEM		PROGRAMMER DAT	PAGEOF
	OPERATION CODE	OPERANDS	
1,2,3,4,5,6,7,8,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	15, 20		
	BS	295, 3ØØ	<u> </u>

LOCATION -	294	295	296	297	298	299	300
CONTENTS	000001	001001	001101	011011	011110	000001	010111
(binary)							

The six-bit character in location 295 is converted to its ones complement and added to the six-bit character in location 300 (see illustration below). Prior to this operation, a simulated carry is generated in the adder (see page 2-10). The result of the first addition is the binary equivalent of 14_{10} plus a carry. This carry remains in the adder and is added to the sum of the contents of locations 294 and 299, resulting in a binary zero plus another carry. This final carry remains in the adder and the operation terminates. An overflow condition does not exist since the carry remaining at the end of the operation is suppressed; consequently the next memory location (location 298) is not disturbed. The result of the entire Binary Subtract instruction is therefore 14_{10} , the true difference between 87 and 73.

Table 8-3 indicates how the bits in each column of the ones-complement subtrahend and the minuend are combined.



First Addition



Second Addition

The result of the operation (14_{10}) is stored in the B field as shown below.

73	10				14	10
294	295	296	297	298	299	300
000001	001001	001101	011011	011110	000000	001110

DECIMAL ADDITION

The Add instruction performs either a <u>true</u> add or a <u>complement</u> add, depending upon the algebraic signs of the operands. The sign of an operand is determined by the combination of zone bits in the units position of that field. The four possible zone bit configurations and the signs they represent are shown in Table 8-4.

SIGN	ZO	NE BITS	SIGN	ZONE BITS
	B-Bit	A-Bit		B-Bit A-Bit
	0	0		
	1	1		1 0
	0	1		
L				1

Table 8-4. Algebraic Signs in Decimal Addition

True Add

A true add is performed if the signs of the A and B fields are alike. The result of the addition is stored in the B field with the same zone bit configuration that was originally in the B field (see Figure 8-1). Zone bits in all B-field locations (except for the units position) are set to zeros. A-field zone bits (except for the units position) are ignored.



Figure 8-1. True Add Examples

Complement Add

If the operand signs are not alike, the instruction performs a complement add: the A operand is converted to its tens complement¹ and added to the B operand. The machine automatically initiates a test to determine whether a carry was generated by the high-order addition.

¹ The tens complement of a decimal number is formed by subtracting the number from all nines and adding one to the low-order digit of the difference.

The presence of a carry indicates that the result in the B field is a true answer, and the operation is terminated with the normalized sign of the B field as the sign of the result (see Figure 8-2).¹ B-field zone bits (except for the units position) are set to zeros.

The absence of a carry indicates that the A operand was algebraically larger than the B operand and that the result is stored in its tens-complement form. A recomplement cycle is performed automatically to convert the result to its true form. The sign of the result is changed during this recomplement cycle. Figure 8-2 illustrates complement add operations with and without recomplementation.



Figure 8-2. Complement Add Examples

DECIMAL SUBTRACTION

The Subtract instruction is analogous to the Add instruction with the exception that before the operands are combined, the sign of the A operand is changed. Thus, if the initial sign of the A operand is equal to that of the B operand, the operands are combined by a complement add. If, on the other hand, the initial sign of the A operand is not equal to that of the B operand, the operands are combined by a true add.

A summary of decimal arithmetic operations is presented in Table 8-5.

Normalized signs are expressed by the following zone bit configurations: plus = 01, minus = 10.

OPERATION	A-FIELD SIGN	B-FIELD SIGN	TYPE OF ADD	SIGN OF RESULT
		+	True	+ (Bit configuration of B)
ADD	+	-	Complement	Normalized sign of the operand of greater value
	-	+	Complement	(- = 10, + = 01)
		-	True	-
		-	True	-
SUBTRACT	+	+	Complement	Normalized sign of the operand of greater value
SUBIRACI		-	Complement	(- = 10, + = 01)
	-	+	True	+ (Bit configuration of B)

Table 8-5. Decimal Arithmetic Sign Conventions

INDICATORS

Two indicators are set at the completion of every decimal add and subtract operation: the overflow indicator and the zero balance indicator. If a carry is generated beyond the limit of the B field, the overflow indicator is turned on; if such a carry is not generated, the indicator is unchanged.¹ The zero balance indicator signifies either a zero or a non-zero sum. When a decimal operation produces a result equal to zero (regardless of sign), the zero balance indicator is turned off.

These indicators are also set by decimal multiply and divide operations. The overflow indicator is turned on when a Decimal Divide instruction is performed in which the divisor is equal to zero. The zero balance indicator is turned on if the product of a decimal multiply operation is equal to zero.

The settings of these indicators can be tested by a Branch on Condition Test instruction (see page 8-35). This instruction automatically resets the overflow indicator; the zero balance indicator is not affected by the branch instruction used to test it but is reset only by the next decimal arithmetic instruction.

MULTIPLICATION

The Multiply instruction causes the signed decimal integer in the A field (the multiplicand)

¹Only a "true add" operation can turn the overflow indicator on (see Table 8-5).

to be multiplied by the signed decimal integer (the multiplier) which is stored in the leftmost locations of the B field. The signed product is stored, right-justified, in the B field.

The B field must be large enough to insure an adequate number of locations for the development and storage of the product. Its length is therefore defined as the number of locations in the multiplier, plus the number of locations in the multiplicand, plus one (see Figure 8-3).



Figure 8-3. A and B Fields in Multiply Operation

Word marks are required in the leftmost locations of the multiplicand and the multiplier. All other locations in the B field must not contain word marks. As shown in Figure 8-3, the rightmost location of the multiplier is defined as $B - N_a - 1$, where B is the B address and N_a is the number of locations in the A field.

The zone bits in the units positions of the multiplier and the multiplicand indicate the signs of the operands. The signs of these factors indicate the sign of the product according to the algebraic sign conventions shown in Table 8-6. The sign of the product is expressed in its normalized form (minus = 10, plus = 01).

Sign of Multiplicand	+	-	+	-
Sign of Multiplier	+	-	. –	+
Sign of Product	+	+	-	-

Table 8-6. Multiply Sign Conventions

Consider the following Decimal Multiply instruction.

EASYCODER

PROBLEM		PROGRAMMER DA	TEOF
	N OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8	14 15 20	21	2 63
	M	500,700	

Location 500 is the rightmost location of a four-character field. Location 700 is the rightmost location of an eight-character field. Location 695 (i.e., 700 - 4 - 1) is the rightmost location of the multiplier.



The data in the A field is multiplied by the data in the field whose rightmost location is 695, and the product is stored, right-justified, in the B field. All B-field zone bits are cleared to zeros (except in the units position, which contains the sign of the product). At the end of the operation, the multiplier is no longer present in the leftmost positions of the B field, since all B-field locations to the left of the most significant digit of the product are set to zeros. Thus, the multiplier should be preserved in another storage field if it is to be used more than once. The result of the multiply operation is shown below.



DIVISION

The Divide instruction causes the signed decimal integer in the A field (the divisor) to be divided into the signed decimal integer whose <u>leftmost</u> location is the B address of the instruction (the dividend). The quotient is developed and stored in the leftmost locations of the B field,

8-11

and the remainder is stored in the rightmost locations of the B field.¹ To insure an adequate number of storage locations for the development of the quotient, the length of the B field is determined by adding 1 to the sum of the number of character locations in the divisor and dividend (see Figure 8-4).



Figure 8-4. Factor Locations in Divide Operation

The leftmost location of the dividend is defined by the B address of the Divide instruction. The rightmost location (i.e., the units position) is the first character location to the right of the B address to have one of its zone bits not equal to zero. As shown in Figure 8-4, all Bfield locations to the left of the dividend must contain zeros prior to the divide operation.

A word mark is required in the leftmost location of the divisor. The dividend may or may not contain a word mark.

¹Note that the B "field" in a divide operation does not define the B operand but is a group of storage locations within which the B operand (the dividend) is contained.

The signs of the operands are indicated by the zone bits in the units positions of the divisor and dividend. Algebraic sign control is used to determine the sign of the quotient (see Table 8-7). The sign of the quotient is expressed in its normalized form (minus = 10, plus = 01). The sign of the remainder is always the same as that of the dividend (in value if not in bit configuration); its form is normalized if the sign of the dividend is normalized.

Sign of Divisor	+	+	-	-
Sign of Dividend	+	-	+	<u> </u>
Sign of Remainder	+	-	+	-
Sign of Quotient	+	-	-	+

Table 8-7. Divide Sign Conventions

Since the presence of a <u>signed</u> digit in the dividend specifies its rightmost location, the units position of the dividend must contain a normalized sign and the zone bits of all other dividend characters must be zero.

When division is completed, the signed decimal quotient is stored in the leftmost locations of the B field; the units position of the quotient is in location $B - N_a + N_{dd} - 2$, where N_a is the number of locations in the A field and N_{dd} is the number of locations in the dividend. The signed decimal remainder appears in locations $B+N_{dd}-1$, $B+N_{dd}-2$, etc. through location $B-N_a+N_{dd}$. The character location separating the quotient and the remainder is cleared to zero (see Figure 8-4).

In the following example, the divisor is a two-character field whose rightmost location is location 450 and the dividend is a four-character integer whose leftmost location is location 950.

F	RO	BL	ЕМ					PROGRAMMER DA	TE PAGE OF
		JME	D BER	TY PH		LOCATION	OPERATION CODE	OPERANDS	
[1 2	2 3	4 5	6	7 8	8	15 20	· · · · · · · · · · · · · · · · · · ·	80
1						·	D	15Ø,95Ø	
2		T		Π		6-1-1 (···	
3		1	1	11	-				<u></u>

EASYCODER

The contents (+23) of the A field are divided into the contents of the field (+7347) whose leftmost location is 950. The rightmost boundary of the dividend is determined by the first character location (location 953) to the right of location B whose zone bits are non-zero. This units position of the dividend therefore contains the sign of the dividend.



The quotient (+319) is stored in the leftmost character locations of the B field. The units position of the quotient (location 950) is equal to $B-N_a+N_{dd}-2$, or 950-2+4-2. The remainder is stored in the rightmost locations of the B field; its leftmost location (location 952) is equal to $B-N_a+N_{dd}$, or 950-2+4; its rightmost location (location 953) is equal to $B+N_{dd}-1$, or 950+4-1. The result of the operation is shown below.



Format a: The signed decimal data in the A field is added algebraically to the signed decimal data in the B field. The result is stored in the B field.

Format b: The signed decimal data in the A field is added to itself. The result is stored in the A field.

Format c: The signed decimal data specified by the contents of the A-address register (AAR) is added algebraically to the signed decimal data specified by the contents of the B-address register (BAR). The result is stored in the B field.

WORD MARKS

- Format a: The B operand must have a defining word mark. It is this word mark that terminates the operation. The A operand must have a word mark only if it is shorter than the B operand. In this case, transmission of data from the A operand stops after the Aoperand word mark is sensed. If the A field is longer than the B field, the highorder characters of the A field that exceed the field length defined by the B-operand word mark are not processed.
- Format b: The A operand must have a defining word mark.
- Format c: The B operand must have a defining word mark. The A operand must have a word mark only if it is shorter than the B operand.

	SR	AAR	BAR
Format a:	NXT	A-N _w	B-N _b
<u>Format b</u> :	NXT	A-N _a	A-N _a
<u>Format c</u> :	NXT	A _p -N _w	B _p -N _b

ADDRESS REGISTERS AFTER OPERATION

NOTES

1. The algebraic sign control for the add operation is shown below.

A-FIELD SIGN	+		+	
B-FIELD SIGN	+		-	+
TYPE OF ADD	True	True	Comp	Comp
SIGN OF RESULT	Sign of	B field		d sign of A or B hever is greater = 01)

- 2. All zone bits in the result field are set to zeros except for the units position (i.e., the sign of the result).
- 3. This instruction treats both operands as signed decimal data. It will produce ambiguous results if used to manipulate non-decimal data. Particularly, if the four numeric bits of any character have a binary numeric value of 12 or more (octal 14, 15, 16, and 17), the character is treated as if it were a zero, though its zone bits are retained. (In Type 201 or 201-1 processors, the zone and numeric bits of octal 14, 15, 16, and 17 are handled as zeros.) The two remaining cases (octal 12 and 13) are unspecified.
- 4. The overflow and zero balance indicators are set by an add operation.
- 5. When the central processor is in the "S" mode of processing, the zone bits are not changed in any character other than the units position of the B field.

EXAMPLE

Add Bond Deductions to Total Deductions.

Description	Tag
Bond Deductions	BDED
Total Deductions	TDED



FUNCTION

C.

Format a: The signed decimal data in the A field is subtracted algebraically from the signed decimal data in the B field. The result is stored in the B field.

Format b: The signed decimal data in the A field is subtracted from itself. The result is stored in the A field. If the A-field sign is minus, the result is a minus zero. If the A-field sign is plus, the result is a plus zero (with normalized sign).

Format c: The signed decimal data specified by the contents of the A-address register (AAR) is subtracted algebraically from the signed decimal data specified by the contents of the B-address register (BAR). The result is stored in the B field.

WORD MARKS

- Format a: The B operand must have a defining word mark. The A operand must have a word mark only if it is shorter than the B operand. In this case, transmission of data from the A operand stops after the A-operand word mark is sensed. If the A field is longer than the B field, the high-order characters of the A field that exceed the field length defined by the B-operand word mark are not processed.
- Format b: The A operand must have a defining word mark.
- Format c: The B operand must have a defining word mark. The A operand must have a word mark only if it is shorter than the B operand.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	A-N _w	B-N _b
Format b:	NXT	A-N _a	A-Na
Format c:	NXT	$A_p - N_w$	B _p -N _b

NOTES

1. Algebraic sign control for the subtract operation is summarized below.

A-FIELD SIGN	+		+	
B-FIELD SIGN	+-			+
TYPE OF ADD	Comp	Comp	True	True
SIGN OF RESULT	A or B ever is	ized sign of field, which- greater + = 01)	Sign of	f B field

- 2. All zone bits in the result field are set to zeros except for the units position (i.e., the sign of the result).
- 3. This instruction treats both operands as signed decimal data. It will produce ambiguous results if used to manipulate non-decimal data. Particularly, if the four numeric bits of any character have a binary numeric value of 12 or more (octal 14, 15, 16, and 17), the character is treated as if it were a zero, though its zone bits are retained. (In Type 201 or 201-1 processors, the zone and numeric bits of octal 14, 15, 16, and 17 are handled as zeros.) The two remaining cases (octal 12 and 13) are unspecified.
- 4. The overflow and zero balance indicators are set by a subtract operation.
- 5. When the central processor is in the "S" mode of processing, the zone bits are not changed in any character other than the units position of the B field.

EXAMPLE

Subtract the contents of the five-character fields starting at location 940, 945, 950, and 955 from the contents of the eight-character fields starting at locations 648, 656, 664, and 672.

PROBLEM			PROGRAMMER	DAT	E PAGE OF
	LOCATION	OPERATION CODE	OPERANDS		
1 2 3 4 5 6		15	21,	62	63
		S.	955.672		
2		S			
3		S,		. 1.1	
4		S			



FORMAT



FUNCTION

- Format a: The data in the A field is added in binary fashion, character by character, to the data in the B field. The result is stored in the B field.
- Format b: The data in the A field is added, character by character, to itself. The result is stored in the A field.
- Format c: The data specified by the contents of the A-address register (AAR) is added, character by character, to the data specified by the contents of the B-address register (BAR). The result is stored in the B field.

WORD MARKS

- Format a: The B operand must have a defining word mark. It is this word mark that terminates the operation. The A operand must have a word mark only if it is shorter than the B operand. In this case the transmission of data from the A field stops after the A-operand word mark is sensed. If the A field is longer than the B field, the high-order characters of the A field that exceed the field length defined by the B-operand word mark are not processed.
- Format b: The A operand must have a defining word mark.
- Format c: The B operand must have a defining word mark. The A operand must have a word mark only if it is shorter than the B operand.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	A-N _w	B-N _b
Format b:	NXT	A-Na	A-N _a
Format c:	NXT	$A_p - N_w$	B _p -N _b

NOTES

- 1. The overflow and zero balance indicators are not set by a binary add operation.
- 2. Format b of the BA instruction has the effect of doubling the value stored in the A field; i.e., it shifts the contents of the A field one bit position to the left.

EXAMPLE

Modify the B address of the instruction tagged B7 by the value stored in the location tagged TEN (assuming the use of the two-character addressing mode).

		CODING FORM	
PROBLEM		PROGRAMMER DA	TE PAGEOF
	OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8	14 15 20 2		63
	B.A -	TENI B7+4	

EASYCODER

BINARY SUBTRACT

FORMAT

BS



FUNCTION

- Format a: Each six-bit character in the A field is converted to its ones complement and added, in binary fashion, character by character, to the data in the B field (see page 8-4). A simulated carry is added with the characters in the units position. The result is stored in the B field.
- Format b: Each six-bit character in the A field is converted to its ones complement and added, character by character, to itself. A simulated carry is added with the characters in the units position. In effect, this format of the binary subtract instruction replaces the contents of the A field with zeros.
- Format c: Each six-bit character specified by the contents of the A-address register (AAR) is converted to its ones complement and added, character by character, to the data specified by the contents of the B-address register (BAR). A simulated carry is added with the characters in the units position. The result is stored in the B field.

WORD MARKS

- Format a: The word mark associated with the B operand terminates the operation. The A operand must have a word mark only if it is shorter than the B operand. In this case, transmission of data from the A field stops after the A-operand word mark is sensed. If the A operand is longer than the B operand, the characters of the A operand that exceed the field length defined by the B-operand word mark are not processed.
- Format b: The A operand must have a defining word mark.
- Format c: The B operand must have a defining word mark. The A operand must have a word mark only if it is shorter than the B operand.

	SR	AAR	BAR
Format a:	NXT	A-N _w	B-Nb
Format b:	NXT	A-N _a	A-N _a
Format c:	NXT	ANw	B _p -N _b

ADDRESS REGISTERS AFTER OPERATION

NOTES

- 1. The overflow and zero balance indicators are not set by a binary subtract operation.
- 2. Formats a. and c. can produce negative results. A negative result is stored in the B field in its <u>twos-complement</u> form. In this case, the absolute numerical value of the result can be obtained by recomplementing the result stored in the B field. A negative result is detected only if the programmer provides appropriate coding to ascertain whether or not operands will produce such a result.

EXAMPLE

Zero the field starting at location TOTAL.



operation.



FUNCTION

c.

- Format a: The data in the A field is transferred, character by character, right to left, to the B field. Zone bits in the B field are set to zero in all positions except the units position. The sign of the result field is based on the sign of the A field (see note 1). If the high-order character of the A field is transferred before the operation terminates, the remaining B field characters are cleared to zeros.
- Format b: The data in the A field is converted to an all-numeric format; i.e., the zone bits of all positions in the field except the units position are set to zero. The result remains in the A field. The sign of the A field is not changed by the operation (see note 1).

Format c: The data specified by the contents of the A-address register (AAR) is transferred to the field specified by the contents of the B-address register (BAR). Zone bits in the B field are set to zero in all positions except the units position. The sign of the result field is based on the sign of the A field (see note 1). If the highorder character of the A field is transferred before the operation terminates, the remaining B-field characters are cleared to zeros.

WORD MARKS

- Format a: The B operand must have a defining word mark. The A operand must have a word mark only if it is shorter than the B operand. In this case, transfer of data from the A operand stops after the A-operand word mark is sensed. If the A field is longer than the B field, the high-order characters of the A field that exceed the field length defined by the B-operand word mark are not processed.
- Format b: The A operand must have a defining word mark.
- Format c: The B operand must have a defining word mark. The A operand must have a word mark only if it is shorter than the B operand.

ADDRESS	REGISTERS	5 AFTER	OPERATION

	SR	AAR	BAR
Format a:	NXT	A-N _w	B-N _b
Format b:	NXT	A-N _a	A-N _a
Format c:	NXT	A _p -N _w	B _p -N _b

NOTES

- 1. A plus sign in the units position of the result field is always expressed in its normalized form (01).
- 2. B-field punctuation is not changed by this operation.
- 3. This instruction does not set the overflow and zero balance indicators.
- 4. When the central processor is in the "S" mode of processing and the four numeric bits of any character have a value of 148 or more (128 in the 4200), the character is treated as if it were a zero. The zero balance indicator is set or reset accordingly.

EXAMPLE

Transfer the contents of the field tagged ORATE to the field tagged NRATE, setting all zone bits in NRATE (except in the units position) to zeros.

	CODING FORM							
PROBLEM				PROGRAMMER DA	TE PAGEOF			
		LOCATION	OPERATION CODE	OPERANDS				
	1 2	3 4	56		4	15 20	21,	80
١Į						ZA	ORATE, NRATE	
2								
3								
4						1		
5		ļ						

EASYCODER



FUNCTION

- The data in the A field is transferred to the B field with the opposite sign. Zone Format a: bits in the B field are set to zeros in all positions except the units position. If the high-order character of the A field is transferred before the operation terminates, the remaining B-field characters are cleared to zeros.
- Format b: The data in the A field is converted to an all-numeric format; i.e., the zone bits of all positions in the field except the units position are set to zero. The result remains in the A field with its sign reversed.
- The data specified by the contents of the A-address register (AAR) is transferred Format c: with the opposite sign to the field specified by the contents of the B-address register (BAR). Zone bits in the B field are set to zero in all positions except the units position. If the high-order character of the A field is transferred before the operation terminates, the remaining B-field characters are cleared to zeros.

WORD MARKS

The B operand must have a defining word mark. The A operand must have a word Format a: mark only if it is shorter than the B operand. In this case, transfer of data from the A operand stops after the A-operand word mark is sensed. If the A field is longer than the B field, the high-order characters of the A field that exceed the field length defined by the B-operand word mark are not processed.

The A operand must have a defining word mark. Format b:

The B operand must have a defining word mark. The A operand must have a word Format c: mark only if it is shorter than the B operand.

ADDRESS REGISTERS AFTER OPERATION						
	SR	AAR	BAR			
Format a:	NXT	A-N _w	B-N _b			
Format b:	NXT	A-N _a	A-N _a			
Format c:	NXT	A _p -N _w	B _p -N _b			

ADDRESS DECISTERS AFTER ODERATION

NOTES

- 1. A plus sign in the units position of the result field is always expressed in its normalized form (01).
- 2. B-field punctuation is not changed by this operation.
- 3. This instruction does not set the overflow and zero balance indicators.
- 4. When the central processor is in the "S" mode and the four numeric bits of any character have a value of 14_8 or more (12_8 in the 4200), the character is treated as if it were a zero. The zero balance indicator is set or reset accordingly.

EXAMPLE

Change the sign of the data in the field tagged PROFIT.

EASYCODER

P	ROE	BLEN	1					PROGRAMMERC	NATE PAGEOF
ſ	C/ NU	ARD	r	T M E R	LOCA	TION	OPERATION CODE	OPERANDS	
E	1 2	3 4	5	67	8		15, 20		62 63
							ZS	PROFIT	
۰[$\{ \]$						



FORMAT



FUNCTION

- Format a: The signed decimal integer in the A field is multiplied by the signed decimal integer in the leftmost locations of the B field. The product is stored, right-justified, in the B field.
- Format b: The signed decimal integer in the A field is multiplied by the signed decimal integer in the leftmost locations of the field specified by the contents of the B-address register (BAR). The product is stored, right-justified, in the B field.
- Format c: The signed decimal integer in the field specified by the contents of the A-address register (AAR) is multiplied by the signed decimal integer in the leftmost locations of the field specified by the contents of BAR. The product is stored, right-justified, in the B field.

WORD MARKS

Formats a, b, and c:

Word marks are required in the high-order locations of both the A and B fields. All other B-field locations must not contain word marks.

ADDRESS REGISTERS AFTER OPERATION						
	SR	AAR	BAR			
<u>Format a:</u>	NXT	A-Na	B-Nb			
Format b:	NXT	A-Na	B _p -N _b			
Format c:	NXT	A _p -N _a	B _p -N _b			

NOTES

- 1. The A address of a Decimal Multiply instruction specifies the units position of the multiplicand. The B address specifies a location which is N_a+1 locations to the right of the multiplier, since the B field must contain the multiplier plus enough additional locations (to the right of the multiplier) to provide for the development of the product. Thus, the total number of character locations in the B field must be one greater than the sum of the number of characters in the multiplicand and the multiplier. For example, in a multiplication operation involving a 3-character multiplier and a 5character multiplicand, 9 positions (5+3+1) must be provided in the B field.
- 2. Algebraic sign control for the multiply operation is shown below. The sign of the product is expressed in its normalized form (-=10, +=01).

Sign of Multiplicand	+	-	+	
Sign of Multiplier	+	-	-	. +
Sign of Product	+	+	-	-

- 3. The product is stored (right-justified) in the entire B field, with the unused high-order positions of the B field cleared to zeros. As a result of the operation, the multiplier (initially stored in the B field) is destroyed. Therefore, if the multiplier is to be used more than once, it should be preserved in another storage field.
- 4. The zero balance indicator is turned ON if the product of the multiply operation is equal to zero; otherwise, the indicator is turned OFF by the operation.
- 5. This instruction treats both operands as signed decimal data. It will produce ambiguous results if used to manipulate non-decimal data. Particularly, if the four numeric bits of a character have a binary numeric value of 12 or more (octal 14, 15, 16, or 17), the character is treated as if it were a zero. The two remaining cases (octal 12 and 13) are unspecified.
- 6. This instruction is standard on all processors but the Type 201, on which it is not available.
- 7. If the A & B operands overlap, then the results are unspecified.

EXAMPLE

Multiply the five-character field tagged CAND by the three-character field whose rightmost character location is six (5+1) less than the location tagged PROD. Store the result, right-justified, in PROD.





FUNCTION

- Format a: The signed decimal integer whose leftmost location is B is divided by the signed decimal integer in the A field. The quotient is stored in the leftmost locations of the B field; the remainder is stored in the rightmost locations of the B field (see page 8-12).
- Format b: The signed decimal integer whose leftmost location is specified by the contents of the B-address register (BAR) is divided by the signed decimal integer in the A field. The quotient is stored in the leftmost locations of the B field; the remainder is stored in the rightmost locations of the B field (see page 8-12).
- Format c: The signed decimal integer whose leftmost location is specified by the contents of the B-address register (BAR) is divided by the signed decimal integer in the field specified by the contents of the A-address register (AAR). The quotient is stored in the leftmost locations of the B field; the remainder is stored in the rightmost locations of the B field (see page 8-12).

WORD MARKS

Formats a, b, and c:

The A operand (the divisor) must contain a word mark. The B field \underline{may} contain a word mark.

ADDRESS REGISTERS AFTER OPERATION (WHEN DIVISOR IS NOT EQUAL TO ZERO)

	SR	AAR	BAR	
Format a:	NXT	A-N _a	B-N _a +N _{dd} -3	
Format b:	NXT	A-N _a	B _p -Na+N _{dd} -3	<pre>> = Tens position of quotient field</pre>
Format c:	NXT	A _p -N _a	B _p -N _a +N _{dd} -3	

When the divisor is equal to zero, the contents of the address registers are unspecified (see note 1).

NOTES

- 1. If the divisor is equal to plus or minus zero, the overflow indicator is turned ON, division is not performed, and no memory locations are changed.
- 2. The length of the B field is determined by adding 1 to the sum of the number of character locations in the divisor and the dividend (B-field length = 1+ length of divisor + length of dividend).
- 3. The A field (divisor) can be signed or unsigned; if it is unsigned, the divisor is assumed to be positive.
- 4. The dividend must contain a normalized sign (- = 10, + = 01) in the units position. The zone bits of all other characters in the dividend must be zeros.
 ¹ The proper signing of the dividend is therefore insured if the dividend is moved into the B field by a Zero and Add instruction (see page 8-20).
- 5. All high-order locations of the B field which are not occupied by the dividend must contain zeros when division begins. These zeros can be automatically inserted if the Zero and Add instruction is used to move the dividend into the B field as mentioned above.
- 6. The sign of the quotient follows algebraic sign rules as shown below. The sign of the remainder is the original sign of the dividend.

Sign of divisor	+	+	•	-
Sign of dividend	+	-	+	-
Sign of remainder	+	-	+	÷
Sign of quotient	+	-	-	+ '

- 7. This instruction treats both operands as signed decimal data. It will produce ambiguous results if used to manipulate non-decimal data. Particularly, if the four numeric bits of a character have a binary numeric value of 12 or more (octal 14, 15, 16, or 17), the character is treated as if it were a zero. The two remaining cases (octal 12 and 13) are unspecified.
- 8. This instruction is standard on all processors but the Type 201, on which it is not available.
- 9. If the A & B operands overlap, then the results are unspecified.

EXAMPLE

Divide the four-character integer whose leftmost location is location 1000 by the three-character field whose rightmost location is location 500. Store the quotient in the leftmost locations of the field at 1000, and store the remainder in the rightmost locations of this field.

 N_a (number of characters in divisor) = 3

 N_{dd} (number of characters in dividend) = 4

B (B address) = 1000

Units position of quotient $(B-N_a+N_{dd}-2) = 1000-3+4-2 = 10$

Units position of remainder $(B+N_{dd}-1) = 1000+4-1 = 10cation 1003$

EASYCODER

1	PROBLEM			· · · · · · · · · · · · · · · · · · ·		 PROGRAMME	ER C	ATE	PAGE OF
	CARD NUMBER	TYON	LOCATION	OPERATION CODE		 OPERANDS			
	1 2 3 4			15 20	21	 	<u> </u>	62 63	80
				D	500,1000	 			A REAL PROPERTY AND A REAL PROPERTY AND A
						0.01			#2 130

LOGIC

- EXTRACT
- HALF ADD
- SUBSTITUTE
- COMPARE
- BRANCH
- BRANCH ON CONDITION TEST
- BRANCH ON CHARACTER CONDITION
- BRANCH IF CHARACTER EQUAL
- BRANCH ON BIT EQUAL



FUNCTION

Format a: The data in the A field is combined bit-by-bit with the data in the B field, according to the following rules. The result is stored in the B field.

BIT IN A FIELD	BIT IN B FIELD	BIT IN RESULT FIELD
1	1	1
1	0	0
0	1	0
0	0	0

- Format b: The data in the A field is combined bit-by-bit with the data specified by the contents of the B-address register (BAR), according to the rules stated above. The result is stored in the B field.
- Format c: The data specified by the contents of the A-address register (AAR) is combined bit-by-bit with the data specified by the contents of BAR, according to the rules stated above. The result is stored in the B field.

WORD MARKS

Formats a, b, and c:

A word mark is required for the shorter of the two operands. The operation terminates when this word mark is sensed.

ADDRESS	REGISTERS	AFTER OPE	RATION
	SR	AAR	BAR
Format a:	NXT	A-N _w	B-N _w
Format b:	NXT	A-N _w	B _p -N _w
Format c:	NXT	A _p -N _w	B _p -N _w

EXAMPLE

Remove all zone bits in the field tagged BASE by combining the contents of BASE with the contents of the field tagged CON. Each character in CON must have the following format:

Bit position	BA8421	
Contents	0 0 1 1 1 1	

EASYCODER

CODING	FORM	

1	PROBLEM_				PROGRAMMER DATE PAGE OF
	CARD NUMBER	T MARK	LOCATION	OPERATION CODE	OPERANDS
[1 2 3 4 5	6 7	8 14	15 20	21
-		Π		EXT	CON, BASE
2				Land L	
1		11	1	1	



FORMAT



FUNCTION

Format a: The data in the A field is combined bit-by-bit with the data in the B field, according to the following rules. The result is stored in the B field.

BIT IN A FIELD	BIT IN B FIELD	BIT IN RESULT FIELD
1	1	0
1	0	1
0	1	1
0	0	0

- Format b: The data in the A field is combined bit-by-bit with the data specified by the contents of the B-address register (BAR), according to the rules stated above. The result is stored in the B field.
- Format c: The data specified by the contents of the A-address register (AAR) is combined bit-by-bit with the data specified by the contents of BAR, according to the rules stated above. The result is stored in the B field.

WORD MARKS

Formats a, b, and c:

A word mark is required for the shorter of the two operands. The operation terminates when this word mark is sensed.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	$A-N_w$	B-Nw
Format b:	NXT	A-N _w	B _p -N _w
Format c:	NXT	A _p -N _w	B _p -N _w

EXAMPLE

Clear all the numeric bits in the field tagged SEVEN to zeros by combining the contents of SEVEN with the contents of the field tagged TOO. Do not change the zone bits in SEVEN. (The contents of each character in TOO are 00xxxx, where x equals the corresponding bit in SEVEN.)

EASYCODER

PROBLEM		PROGRAMMERD	ATEOF
	OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8 1415	5 20	21	52 63
· · · · · · · · · · · · · · · · · · ·	IA .	TOO SEVEN	

SST SUBSTITUTE	
----------------	--

FORMAT



FUNCTION

Format a: The single character specified by the A address is compared bit-by-bit with the variant character and is moved to the location specified by the B address, accord-ing to the following rules:

- 1. The A-character bit is transferred to the B address if the corresponding variant bit = 1.
- 2. The B-character bit is preserved if the corresponding variant bit = 0.
- Format b: The single character specified by the A address is compared bit-by-bit with the variant character specified in a previous instruction and is moved to the location specified by the B address, according to the rules stated above.
- Format c: The single character specified by the A address is compared bit-by-bit with the variant character specified in a previous instruction and is moved to the location specified by the contents of the B-address register (BAR), according to the rules stated above.
- Format d: The single character specified by the contents of the A-address register (AAR) is compared bit-by-bit with the variant character specified in a previous instruction and is moved to the location specified by the contents of BAR, according to the rules stated above.

WORD MARKS

Formats a, b, c, and d:

Word marks are not required in either field.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	A-1	B-1
Format b:	NXT	A-1	B-1
Format c:	NXT	A-1	B _p -1
Format d:	NXT	A _p -1	B _p -1

NOTE

This instruction can be coded only in formats a. and d. when programming for the Type 201 or 201-1 processor.

EXAMPLES

1. Move the zone bits from the location tagged STET to the location tagged STET +20. A variant character of octal 60 provides the required variant bit configuration (i.e., 110 000).

	EASYCODER CODING FORM						
PROBLEM PROGRAMMER DATE PAGE							
	LOCATION OPERATION CODE	OPERANDS					
1 2 3 4 5 6 7 8	14 15 20	21,	63				
	SST.	STET, STET+20,60					

 Move the numeric portion of the character at location 256 to location 656. A variant of octal 17 provides the required variant bit configuration (i.e., 001 111).

EASYCODER

PRO	PROBLEM PROGRAMMER DATE PAGE 0						
	ARD	₹	MARK	LOCATION	OPERATION CODE	OPERANDS	
1 2	3 4	5 6	7	8 14	15 20	21,	80
·					SST	256,656,17	

C COMPARE

FORMAT



FUNCTION

- Format a: The data in the B field is compared bit-by-bit with the data in the A field. The comparison turns on indicators that can be interrogated by subsequent Branch instructions. The indicators are reset by the next Compare instruction.
- Format b: The data specified by the contents of the B-address register (BAR) is compared bit-by-bit with the data in the A field. This operation turns on indicators which can be tested by subsequent Branch instructions. The indicators are reset by the next Compare instruction.
- Format c: The data specified by the contents of BAR is compared bit-by-bit with the data in the field specified by the contents of the A-address register (AAR). The comparison turns on indicators that can be interrogated by subsequent Branch instructions. The indicators are reset by the next Compare instruction.

WORD MARKS

Formats a, b, and c:

The word mark associated with the B operand terminates the operation. The A operand must have a word mark only if it is shorter than the B operand. In this case, transmission of data from the A field stops after the A-operand word mark is sensed, and the remaining characters of the B operand are compared with zeros. If the A operand is longer than the B operand, the characters of the A operand that exceed the field length defined by the B-operand word mark are not processed.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	A-N _w	B-N _b
Format b:	NXT	A-N _w	B _p -N _b
Format c:	NXT	A _p -N _w	B _p -N _b

NOTES

- 1. All characters that can appear in storage can be compared. The ascending order of characters is listed in Appendix B.
- 2. Both fields must have exactly the same bit configurations to be equal. For example, plus zero is not equal to minus zero.
- 3. Comparison results and associated branch conditions are listed below.

COMPARISON RESULT	BRANCH CONDITION
B <a< td=""><td>Low Compare</td></a<>	Low Compare
B=A	Equal Compare
B≤A	Low or Equal Compare
B> A	High Compare
B≠A	Unequal Compare
B≥ A	High or Equal Compare

EXAMPLE

Compare item number with 4000. If item number equals 4000, continue the program in sequence; otherwise, branch to location NITEM.

Description	Tag
Item Number	ITEM
4000	CON4

EASYCODER

I	PROBLEM			PROGRAMMERDAT	E PAGE OF
,		LOCATION	OPERATION CODE	OPERANDS	
	1 2 3 4 5 6 7	8 14	15 20	21,	63
			C	CON4.ITEM	
2			BCT	NITEM, 45	

SECTION VIII. INSTRUCTIONS



FUNCTION

The Branch instruction causes the program to branch to the location specified by the A address and to store the contents of the sequence register (SR) in the Baddress register (BAR). It is used to interrupt normal program sequence and to continue the program at any desired point, without testing for specific conditions. Thus, this instruction is frequently referred to as an "unconditional branch."

WORD MARKS

Word marks are not affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

SR	AAR	BAR
JI (A)	Α	NXT

NOTES

- 1. The A address is placed in AAR during the extraction of this instruction, preserving any active high-order bits in AAR. When the instruction is executed, the entire contents of AAR specify the address to which the program branches. Also, the entire contents of SR are stored in BAR during the execution phase.
- 2. The contents of the variant register are unspecified following the execution of this instruction. Therefore an instruction requiring a variant character must not be chained following a Branch instruction.

EXAMPLE

Select the next instruction from the location tagged SUB6.

						CODING FORM		
PROBLEM	м					PROGRAMMER	DAT	E PAGE OF
	ER	MARK	LOCATION	OPERATION CODE		OPERANDS	1	
1 2 3 4			3. <u> </u>	4 15	21		62	63 <u> </u>
		Π		В	SUB6			
	ΤT	Π						
	īΤ	Π						
	ΤŢ	Π						
	Π	Π						
	il	Π						
	T	Π					_	
	ŢŢ							

EASYCODER



FUNCTION

- Format a: The variant character specifies a condition indicator or a SENSE switch to be tested. If the condition being tested is present, the program branches to the location specified by the A address and the contents of the sequence register (SR) are stored in the B-address register (BAR). If the condition specified by the variant character is not present, the program continues in sequence. Tables 8-8 and 8-9 list the valid variant characters and the conditions they test.
- Format b: If the condition specified by the previous variant character is present, the program branches to the location specified by the contents of the A-address register (AAR) and the contents of SR are stored in BAR. If the condition being tested is not present, the program continues in sequence. Tables 8-8 and 8-9 list the valid variant characters and the conditions they test.

WORD MARKS

Formats a and b:

Word marks are not affected by this instruction.

-	SR	AAR	BAR	
Format a:	JI (A)	A	NXT	BRANCH
	NXT	A	Bp	NO BRANCH
Format b:	JI (A _p)	A	NXT	BRANCH
	NXT	Ap	^B p	NO BRANCH

ADDRESS REGISTERS AFTER OPERATION

NOTES

- 1. If the overflow indicator is tested and an overflow condition exists, the indicator is automatically reset as a result of being tested. In all other cases, the indicator tested is not reset as a result of the test.
- 2. The comparison indicators are:
 - a. set by the Compare instruction;
 - b. set by the Table Lookup instruction;
 - c. stored (and cleared) by the Store Variant and Indicators instruction;

Table 8-8. SENSE Switch Test Conditions for BCT Instruction

	Character ctal)	Branch On
C	00	Unconditional
C	01	SENSE Switch 1 On
C)2	SENSE Switch 2 On
C)3	SENSE Switches 1 and 2 On
C)4	SENSE Switch 3 On
0	5	SENSE Switches 1 and 3 On
0	06	SENSE Switches 2 and 3 On
0	7	SENSE Switches 1, 2, and 3 On
1	0	SENSE Switch 4 On
1	1	SENSE Switches 1 and 4 On
1	2	SENSE Switches 2 and 4 On
1	3	SENSE Switches 1, 2, and 4 On
1	4	SENSE Switches 3 and 4 On
1	5	SENSE Switches 1, 3, and 4 On
1	6	SENSE Switches 2, 3, and 4 On
. 1	7	SENSE Switches 1, 2, 3, and 4 On
2	0	Unconditional
2	21	SENSE Switch 5 On
2	22	SENSE Switch 6 On
2	.3	SENSE Switches 5 and 6 On
2	4	SENSE Switch 7 On
2	.5	SENSE Switches 5 and 7 On
2	.6	SENSE Switches 6 and 7 On
. 2	.7	SENSE Switches 5, 6, and 7 On
3	0	SENSE Switch 8 On
3	1	SENSE Switches 5 and 8 On
3	2	SENSE Switches 6 and 8 On
3	3	SENSE Switches 5, 6, and 8 On
3	4	SENSE Switches 7 and 8 On
3	5	SENSE Switches 5, 7, and 8 On
3	6	SENSE Switches 6, 7, and 8 On
3	7	SENSE Switches 5, 6, 7, and 8 On
NOTE: When test		ENSE switch condition, a branch occurs only

Variant Character (Octal)	Branch On
40	Do not branch
41	B <a (low="" compare)<="" td="">
42	B=A (Equal Compare)
43	B≤A (Low or Equal Compare)
44	B>A (High Compare)
45	B≠A (Unequal Compare)
46	B≥A (High or Equal Compare)
47	Unconditional
50	Overflow
51	Overflow <u>or</u> B <a< td=""></a<>
52	Overflow <u>or</u> B=A
53	Overflow <u>or</u> B≤A
54	Overflow <u>or</u> B>A
55	Overflow <u>or</u> B≠A
56	Overflow <u>or</u> B≥A
57	Unconditional
60	Zero Balance
61	Zero Balance <u>or</u> B <a< td=""></a<>
62	Zero Balance <u>or</u> B=A
63	Zero Balance <u>or</u> B≤A
64	Zero Balance <u>or</u> B>A
65	Zero Balance <u>or</u> B ≠ A
66	Zero Balance <u>or</u> B≥A
67	Unconditional
70	Overflow <u>or</u> Zero Balance
71	Overflow <u>or</u> Zero Balance <u>or</u> B <a< td=""></a<>
72	Overflow <u>or</u> Zero Balance <u>or</u> B=A
73	Overflow <u>or</u> Zero Balance <u>or</u> B≤A
74	Overflow <u>or</u> Zero Balance <u>or</u> B>A
75	Overflow <u>or</u> Zero Balance <u>or</u> B‡A
76	Overflow <u>or</u> Zero Balance <u>or</u> B≥A
77	Unconditional

Table 8-9. Indicator Test Conditions for BCT Instruction	Table 8-9.	Indicator	Test	Conditions	for	BCT	Instruction
--	------------	-----------	------	------------	-----	-----	-------------

- d. restored by the Restore Variant and Indicators instruction;
- e. <u>restored</u> by the Resume Normal Mode instruction if coming out of the external interrupt mode (but not out of internal interrupt mode);
- f. stored when an external interrupt occurs.
- 3. The A address (if any) is placed in AAR during the extraction of this instruction, preserving any active high-order bits in AAR. If the instruction causes a branch (i.e., if the condition being tested is present), the <u>entire contents</u> of AAR specify the address to which the program branches when the instruction is executed. Also, the <u>entire contents</u> of SR are stored in BAR during the execution phase of the instruction.
- 4. Consider the variant character in its six-bit form $V_6V_5V_4V_3V_2V_1$. The following chart may be used to determine the variant character to be used in a BCT instruction.

v ₆	v ₅	v ₄	V ₃	v ₂	v1
00 = Test S Switches 1 through 4		SENSE Switch 4	SENSE Switch 3	SENSE Switch 2	SENSE Switch 1
01 = Test S Switches 5 through 8	ENSE	SENSE Switch 8	SENSE Switch 7	SENSE Switch 6	SENSE Switch 5
l = Test Zero Balance, Overflow, or Compare	Zero Balance	Overflow	High Compare	Equal Compare	Low Compare

- 5. SENSE switches 5 through 8 are included as a standard feature with the Type 2201 and 4201 processors and are not available with the Model 200, 1200, or 1250 processors.
- 6. This instruction can be coded only in format a. when programming for the Type 201 or 201-1 processor.

EXAMPLE

Subtract CREDIT from TOTAL and test for a zero balance. If this condition exists branch to BZRO; otherwise continue the program in sequence.

EASYC	ODER
CODING	FORM

I	ROB	LEM	I				PROGRAMMERD	ATE PAGE OF
	CA		R	MARK	LOCATION	OPERATION CODE	OPERANDS	
	1 2	3 4	5 6	5 7	8	15	²¹	62 63 <u> </u>
- 1		. 1				S	CREDIT, TOTAL	
2						BCT	BZRO, 6Ø	
3			Ĺ					
4								
5			Ц					
6			!↓	\square				


FORMAT



FUNCTION

- Format a: The single character specified by the B address is examined for the condition specified by the variant character. If the condition is present, the program branches to the location specified by the A address, and the contents of the sequence register (SR) are stored in the B-address register (BAR). If the condition is not present, the program continues in sequence. The valid variant characters and the condition each represents are listed in Tables 8-10 and 8-11.
- Format b: The single character specified by the B address is examined for the condition specified by the variant character of a previous instruction. If the condition is present, the program branches to the location specified by the A address, and the contents of SR are stored in BAR. If the condition is not present, the program continues in sequence. The valid variant characters and the condition each represents are listed in Tables 8-10 and 8-11.
- Format c: The single character specified by the contents of BAR is examined for a condition specified by the variant character of a previous instruction. If the condition is present, the program branches to the location specified by the A address, and the contents of SR are stored in BAR. If the condition is not present, the program continues in sequence. The valid variant characters and the condition each represents are listed in Tables 8-10 and 8-11.
- Format d: The single character specified by the contents of BAR is examined for a condition specified by the variant character of a previous instruction. If the condition is present, the program branches to the location specified by the contents of the Aaddress register (AAR), and the contents of SR are stored in BAR. If the condition is not present, the program continues in sequence. The valid variant characters and the condition each represents are listed in Tables 8-10 and 8-11. Series 200 processors which are equipped with the advanced programming instructions (see Table 1-11, page 1-18) can interpret any bit configuration of the variant character, ranging from octal 00 to octal 77. The valid variant characters which can be interpreted with this option are shown in Table 8-11 and expanded in Appendix B.

Variant Character (Octal)	Character Condition
00	Unconditional
02	The B bit of the character at B is 1.
06	The character at B contains a negative sign (the B and A bits are 10).
10	The character at B contains either a word mark or a record mark (the word-mark bit is 1).
12	The B bit is 1 and the word-mark bit is 1.
16	The character at B contains a negative sign and the word-mark bit is 1.
20	The character at B contains either an item mark or a record mark (the item-mark bit is 1).
22	The B bit is 1 and the item-mark bit is 1.
26	The character at B contains a negative sign and the item-mark bit is 1.
30	The character at B contains a record mark (the word-mark and item-mark bits are 11).
32	The character at B contains a record mark and the B bit is 1.
36	The character at B contains a record mark <u>and</u> a negative sign.

Table 8-10. Basic Test Conditions for BCC Instruction

WORD MARKS

Formats a, b, c, and d:

Word marks are not affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR	
Format a:	JI (A)	A	NXT	BRANCH
	NXT	A	B-l	NO BRANCH
Format b:	JI (A)	A	NXT	BRANCH
	NXT	A	B-l	NO BRANCH
Format c:	JI (A)	A	NXT	BRANCH
	NXT	A	B _p -1	NO BRANCH
Format d:	JI (A _p)	A _p	NXT	BRANCH
	NXT	A _p	B _p -1	NO BRANCH

Variant Character (Octal)	Character Condition
X0	No condition.
X1	The A bit of the character at B is l.
X2	The B bit of the character at B is l.
Х3	The B and A bits of the character at B are 11.
X4	The B and A bits of the character at B are 00.
X5	The character at B contains a positive sign (the B and A bits are 01).
X6	The character at B contains a negative sign (the B and A bits are 10).
X7	The B and A bits of the character at B are 11 (same as X3 above).
0X	No condition.
1 X	The word-mark bit of the character at B is l (either a word mark or a record mark is present).
2X	The item-mark bit of the character at B is l (either an item mark or a record mark is present).
3X	The character at B contains a record mark.
4X	The character at B contains no punctuation mark.
5X	The character at B contains a word mark only, not an item mark.
6X	The character at B contains an item mark only, not a word mark.
7X	This is a special case; see note 2.
condition" (i. one digit is 0, other digit is 1 occurs if both	nts any octal digit. If both octal digits specify "no e., 00), the branch occurs unconditionally. If only the branch occurs if the condition specified by the met. If both octal digits specify conditions, the branch conditions are met. The variant character 7X is an these rules, as described in note 2.
were a 3X(i.	and 201-1 processors interpret a 7X variant as if it e., branch to the Aaddress if the character at B cord mark and the condition specified by X is met).
All other pro	cessors interpret the 7X variant as follows:
a. If X is 0,	the branch is an unconditional branch.
either th	y digit other than 0, the branch occurs if e condition specified by the rightmost digit is ne character at B contains a <u>word mark</u> .

Table 8-11. BCC Test Conditions with Advanced Programming Instructions

- 1. If the octal configuration of the variant character is 00 or 70, the branch is unconditional.
- 2. The A address (if any) is placed in AAR during the extraction of the BCC instruction, preserving any active high-order bits in AAR. If the instruction causes a branch (i.e., if the condition being tested is present), the entire contents of AAR specify the address to which the program branches when the instruction is executed. Also, the entire contents of SR are placed in BAR during the execution phase.
- 3. This instruction can be coded only in formats a. and d. when programming for the Type 201 or 201-1 processor.

EXAMPLE

If the location tagged END contains a negative sign, branch to the location tagged NFIELD. Otherwise, continue the program in sequence.





FORMAT



FUNCTION

- Format a: The single character specified by the B address is compared to the variant character. If the bit configurations of the two characters are equal, the program branches to the location specified by the A address, and the contents of the sequence register (SR) are stored in the B-address register (BAR). If the bit configurations are unequal, the program continues in sequence.
- Format b: The single character specified by the B address is compared to the variant character specified in a previous instruction. If the bit configurations of the two characters are equal, the program branches to the location specified by the A address,

and the contents of SR are stored in BAR. If the bit configurations are unequal, the program continues in sequence.

- Format c: The single character specified by the contents of BAR is compared to the variant character specified in a previous instruction. If the bit configurations of the two characters are equal, the program branches to the location specified by the A address, and the contents of SR are stored in BAR. If the bit configurations are unequal, the program continues in sequence.
- Format d: The single character specified by the contents of BAR is compared to the variant character specified in a previous instruction. If the bit configurations of the two characters are equal, the program branches to the location specified by the contents of the A-address register (AAR), and the contents of SR are stored in BAR. If the bit configurations are unequal, the program continues in sequence.

WORD MARKS

Formats a, b, c, and d:

A word mark in the location tested has no effect on the instruction.

	SR	AAR	BAR	
Format a:	JI (A)	A	NXT	BRANCH
	NXT	A	B-l	NO BRANCH
Format b:	JI (A)	A	NXT	BRANCH
	NXT	A	B-1	NO BRANCH
Format c:	JI (A)	A	NXT	BRANCH
	NXT	A	B _p -1	NO BRANCH
Format d:	JI (A _p)	Ap	NXT	BRANCH
	NXT	Ap	Bp-1	NO BRANCH

ADDRESS REGISTERS AFTER OPERATION

NOTES

- 1. This instruction can be coded only in formats a. and d. when programming for the Type 201 or 201-1 processor.
- 2. The A address (if any) is placed in AAR during the extraction of the BCE instruction, preserving any active high-order bits in AAR. If the instruction causes a branch (i.e., if the condition being tested is present), the entire contents of AAR specify the address to which the program branches when the instruction is executed. Also, the entire contents of SR are placed in BAR during the execution phase.
- 3. When the central processor is in the "S" mode, execution of the BCE instruction sets the comparison indicators to show whether B>V, B=V, or B<V.

EXAMPLES

1. Determine if the character stored in the location tagged LABEL+3 is equal to 6. If so, branch to the location tagged P6; otherwise continue the program in sequence.

F	ROBLEM				PROGRAMMER	DA ⁻	TE PAGEOF
ſ	CARD NUMBER	TY QUE	LOCATION	OPERATION CODE	OPERANDS	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
- [1 2 3 4 5	6 7	8 1 14	15 20			63
ן י				BCE	P6, LABEL+3, 6		

2. Determine if any character position in the seven-character field tagged PART contains the letter Q. If so, branch to the location tagged RETRO; otherwise continue the program in sequence.

EASYCODER

PROBLEM PROGRAMMER DATE PAGE _ OF. CARD NUMBER OPERATION CODE LOCATION OPERANDS 1 2 3 4 5 62 63 BCE RETRO, PART, Q BCE BCE BCE BCE BC.E. BCE

BBE BRANCH ON BIT EQUAL

FEATURE 010

FORMAT



FUNCTION

Format a:

The single character specified by the B address is combined bit-by-bit with the variant character, according to the rules shown below. If the result (the logical product) is not equal to zero, the program branches to the location specified by the A address, and the contents of the sequence register (SR) are stored in the B-address register (BAR). If the result is equal to zero, the program continues in sequence.

Bit in B Character	Bit in Variant Character	Bit in Result Field
1	1	1
1	0	0
0	1	0
0	0	0

- Format b: The single character specified by the B address is combined bit-by-bit with the variant character specified in a previous instruction, according to the rules shown above. If the result is not equal to zero, the program branches to the location specified by the A address, and the contents of SR are stored in BAR. If the result is equal to zero, the program continues in sequence.
- Format c: The single character specified by the contents of BAR is combined bit-by-bit with the variant character specified in a previous instruction, according to the rules shown above. If the result is not equal to zero, the program branches to the location specified by the A address, and the contents of SR are stored in BAR. If the result is equal to zero, the program continues in sequence.
- Format d: The single character specified by the contents of BAR is combined bit-by-bit with the variant character specified in a previous instruction, according to the rules shown above. If the result is not equal to zero, the program branches to the location specified by the contents of the A-address register (AAR), and the contents of SR are stored in BAR. If the result is equal to zero, the program continues in sequence.

WORD MARKS

Formats a, b, c, and d:

Word marks are not tested by this instruction and have no effect on the operation.

	SR	AAR	BAR	
Format a:	JI (A)	A	NXT	BRANCH
	NXT	A	B-1	NO BRANCH
Format b:	JI (A)	A	NXT	BRANCH
	NXT	A	B-l	NO BRANCH
Format c:	JI (A)	A	NXT	BRANCH
	NXT	A	B _p -1	NO BRANCH
Format d:	JI (A _p)	Ap	NXT	BRANCH
	NXT	Ap	B _p -1	NO BRANCH

ADDRESS REGISTERS AFTER OPERATION

Ν	O	т	\mathbf{E}	S

- 1. The logical product formed by this instruction is tested but is not stored. Main memory locations are not disturbed by this operation.
- 2. The A address (if present) is placed in AAR during the extraction of the instruction, preserving any active high-order bits in AAR. If the instruction causes a branch (i.e., if the logical product does not equal zero), the <u>entire contents</u> of AAR specify the address to which the program branches when the instruction is executed. Also, the <u>entire contents</u> of SR are placed in BAR during the execution phase.
- 3. Since this instruction results in a branch if any bit product is not equal to zero, only one bit at a time should be tested. Other bits can be checked by branching to additional BBE instructions.

EXAMPLE

Branch to the location tagged BIT8 only if the character at the location tagged MAR contains a l in both the B and the 8 bit positions. Otherwise, continue in sequence. This example requires two BBE instructions to test the two bits in question; location BIT8 is reached only if both tests are met.

PROBLEM		PROGRAMMER DA	TE PAGE OF
CARD T A LOCATION OP	CODE OPERAN	DS	
1 2 3 4 5 6 7 8 14 15			2 63 <u> </u>
B	BITB, MAR, 40		
	<u><u> </u></u>		and the test of the second states of the second sta
	5	<u></u>	La dante de la d
BIT,B BE	3E BITS, MAR, 10	<u></u>	
	<		
	5		
BIT.8 -			

CONTROL

- SET WORD MARK
- SET ITEM MARK
- CLEAR WORD MARK
- CLEAR ITEM MARK
- HALT
- NO OPERATION
- MOVE CHARACTERS TO WORD MARK
- LOAD CHARACTERS TO A-FIELD WORD MARK
- STORE CONTROL REGISTERS
- LOAD CONTROL REGISTERS
- CHANGE ADDRESSING MODE
- CHANGE SEQUENCING MODE
- EXTENDED MOVE
- MOVE AND TRANSLATE
- MOVE ITEM AND TRANSLATE
- LOAD INDEX/BARRICADE INDICATOR
- STORE INDEX/BARRICADE INDICATOR
- TABLE LOOKUP
- MOVE OR SCAN



FORMAT



FUNCTION

- Format a: A word mark is set at the location specified by each address. The data and itemmark bits at each location are undisturbed.
- Format b: A word mark is set at the location specified by the A address. The data and itemmark bits at this location are undisturbed.
- Format c: Word marks are set at the locations specified by the contents of the A- and B-address registers (AAR and BAR). The data and item-mark bits at each location are undisturbed.

WORD MARKS

Formats a, b, and c:

Word marks are set as described above.

ADDRESS	REGISTERS	AFTER OPER	ATION
	SR	AAR	BAR
Format a:	NXT	A-1	B-1
Format b:	NXT	A-1	A-1
Format c:	NXT	A _p -1	B _p -1

NOTE

The extraction of this instruction when coded in format a. automatically terminates when the last character of the B address is loaded into BAR. Therefore, a word mark is not required in the location following the B address.

EXAMPLE

Set a word mark in location 435.

	EASYCODER CODING FORM							
1	PROBLEM_				PROGRAMMER	DATE	PAGE OF	
[CARD NUMBER	T MARK	LOCATION	OPERATION CODE	OPERANDS			
	12345	6 7	B	4 15 20	Lange and the state of the stat			
- 1				SW	13.5.			
2				1	· · · · · · · · · · · · · · · · · · ·			

SI	SET ITEM MARK
1.21	SEI IIEM MARK

FORMAT



FUNCTION

- Format a: An item mark is set at the location specified by each address. The data and word-mark bits at each location are undisturbed.
- Format b: An item mark is set at the location specified by the A address. The data and wordmark bits at this location are undisturbed.
- Format c: Item marks are set at the locations specified by the contents of the A- and B-address registers (AAR and BAR). The data and word-mark bits at each location are undisturbed.

WORD MARKS

Formats a, b, and c:

Word marks are not affected by this instruction.

ADDRESS	REGISTERS	AFTER	OPERATION

	SR	AAR	BAR
Format a:	NXT	A-1	B-1
Format b:	NXT	A-1	A-1
Format c:	NXT	A _p -1	B _p -1

NOTE

The extraction of this instruction when coded in format a. automatically terminates when the last character of the B address is loaded into BAR. Therefore, a word mark is not required in the location following the B address.

EXAMPLE

Set item marks in the locations tagged ENT and ENT+80

OBLEM	PROGRAMMER	DATE	PAGEOF
	OPERANDS		N
2 3 4 5 6 7 8	<u></u>		أيهم المراجع المراجع المرجع الم
SI ENT,	ENT. + 80		
		,	
CW CLEAR WORD MAR	К		



- Format a: The locations specified by the A and B addresses are cleared of word marks. The data and item-mark bits at these locations are undisturbed.
- Format b: The word mark at the location specified by the A address is cleared. The data and item-mark bits at this location are undisturbed.
- Format c: Word marks are cleared at the locations specified by the contents of the A- and B-address registers (AAR and BAR). The data and item-mark bits at these locations are undisturbed.

WORD MARKS

Formats a, b, and c:

Word marks are cleared as defined above.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	A-1	B-1
Format b:	NXT	A-1	A-1
Format c:	NXT	A _p -1	B _p -1

EXAMPLE

Clear the word marks at locations 400 and 435.

EASYCODER

	PROBLEM	PROGRAMMER DATE PAGE OF
		OPERANDS
	1 2 3 4 5 6 7 8 14 15 20	21
ł	CW .	400,435
2		
	, , , , , , , , , , , , , , , , , , ,	

CI CLEAR ITEM MARK

FORMAT



- Format a: Item marks are cleared from the locations specified in the A and B addresses. The data and word-mark bits at these locations are undisturbed.
- Format b: The item mark at the location specified by the A address is cleared. The data and word-mark bits at this location are undisturbed.
- Format c: Item marks are cleared at the locations specified by the contents of the A- and B-address registers (AAR and BAR). The data and word-mark bits at these locations are undisturbed.

WORD MARKS

Formats a, b, and c:

Word marks are not affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	A- 1	B-1
Format b:	NXT	A -1	A-1
<u>Format c</u> :	NXT	A _p -1	B _p -1
Format c:	NXT	A _p -1	в _р -1

EXAMPLE

Clear the item mark in location REC.

EASYCODER CODING FORM

	PROBLEM_				PROGRAMMER DATE DATE	PAGE OF
	CARD NUMBER	TYPE	LOCATION	OPERATION CODE	OPERANDS	
	12345	6 7	8, , , , , , , , , , , , , , , , , , ,	15 20	21	
1				C,I	REC	

H HALT

FORMAT



#2-139

- Format a: This instruction causes the machine to stop. Pressing the RUN button causes the program to resume with the next instruction in sequence.
- Format b: The contents of the sequence register (SR) are stored in the B-address register (BAR); the A address of the instruction is transferred to SR; then the machine stops. Pressing the RUN button causes the program to resume with the instruction specified in the A address. This format is usually referred to as a "halt and branch" instruction.
- Format c: This instruction causes the machine to stop. Pressing the RUN button causes the program to resume with the next instruction in sequence. The address portions can be used to indicate control information such as a halt identification number (see note 2).
- Format d: This instruction causes the machine to stop. Pressing the RUN button causes the program to resume with the next instruction in sequence. The address portions and the variant character can be used to indicate control information such as halt identification number (see note 2).

WORD MARKS

Formats a, b, c, and d:

Word marks are not affected by this instruction.

	SR	AAR	BAR
Format a:	NXT	A _p	B p
Format b:	JI (A)	А	NXT
Format c:	NXT	А	В
Format d:	NXT	Å	В

ADDRESS REGISTERS AFTER OPERATION

NOTES

- 1. If a Halt instruction (in any format) is executed during a peripheral transfer, the transfer continues until it is completed.
- 2. Formats c. and d. are useful when a program contains a number of halts. By assigning a number or symbol in the A and B addresses to each halt, the programmer can later identify a particular halt by displaying the contents of AAR and/or BAR. Although the contents of the variant register cannot be displayed through the console or control panel, format d. can be used to store a variant character which can subsequently be used by the program.
- 3. The Halt op code is a "privileged" op code that has special significance when the Type 1201, 1251, 2201, or 4201 central processor is equipped with the Storage Protect Feature (see Appendix E).
- 4. This instruction can be coded only in formats a., b., and c. when programming for the Type 201 or 201-1 processor.

EXAMPLES

1. Stop the machine and specify that when the RUN button is pressed, the next instruction will be selected from the location tagged RES.

2. Identify the halt at the end of a job as follows:

A address =9 B address =9

EASYCODER

CODING FORM

....

	PROBLEM			PROGRAMMERUA	E PAGE OF
•		LOCATION	OPERATION CODE	OPERANDS	
- [1 2 3 4 5 6	7 8	15 20	21	63 80
1			H	9,9	

NOP NO OPERATION

FORMAT

OP CODE A ADDRESS B ADDRESS

FUNCTION

This instruction performs no operation. This op code can be substituted for the op code of any instruction to make that instruction ineffective.

WORD MARKS

Program operation resumes at the next op code identified by a word mark.

ADDRESS REGISTERS AFTER OPERATION

SR	AAR	BAR
NXT	Ap	Bp

NOTES

1. This instruction is commonly used in program modification to cause the machine to skip over specific instructions.

2. Information appearing in an address portion of an instruction for which the NOP instruction is substituted is not loaded into the associated operand address register. The final character of such information, however, is loaded into the variant register.

EXAMPLE

Reserve the necessary storage locations for an instruction such as Branch (B/A) and substitute the op code NOP in this instruction. When the op code B is restored, the NOP instruction will be modified to branch to location SWX.

			PROGRAMMER	DATE	PAGE OF
EKI	OCATION OPERATION CODE		OPERANDS		
2 3 4 5 6 7 8		SWX	<u> </u>		<u> </u>
ACW M	OVE CHARA	CTERS TO I			
	WORD MA		. Х		
	WORD MA		. V		
ORMAT	WORD MA				
	OP CODE		B ADDRESS		

FASYCODER

FUNCTION

b.

c.

- Format a: The data and item-mark bits in the A field are moved to the B field.
- Format b: The data and item-mark bits in the A field are moved to the field specified by the contents of the B-address register (BAR).
- Format c: The data and item-mark bits in the field specified by the contents of the A-address register (AAR) are moved to the field specified by the contents of BAR.

WORD MARKS

Formats a, b, and c:

A word mark (or record mark) is required in the shorter of the two fields. The operation terminates when this mark is sensed.

ADDRESS REGISTERS AFTER OPERATION

<i>`</i>	SR	AAR	BAR
Format a:	NXT	A-N _w	B-N _w
Format b:	NXT	A-N _w	B_p-N_w
Format c:	NXT	A _p -N _w	B _p -N _w

NOTE

Item marks initially stored in B-field locations will be cleared if the corresponding A-field characters do not include item marks.

EXAMPLE

ÿ

Move the following A fields and store them in sequential B fields as shown.

Description	<u>A field</u>	<u>B field</u>
Unit Number	150-155	800-805
Rack Number	160-168	806-814
Part Number	173-180	815-822
Pin Number	185-187	823-825

EASYCODER

OBL	EM	• •				PROGRAMMER	DATE	PAGE OF
	D BER	YARK	LOCATION	OPERATION CODE		OPERANDS		
2 3	4 5	6 7	8 1 14	15, ,20	21		62 63	<u>, , , , , , , , , , , , , , , , , , , </u>
				MCW	187.	8,25		
	.			MCW	180			
				MCW	168			
	Ì			MCW	155	·····		
.								
				CARD UMBER 2 R 2 3,4 5 6 7 8	CARD UMBER E LOCATION OPERATION CODE	CARD VIMBER E LOCATION OPERATION CODE 2 3,45 6 7 8 , 14 15 20 21 MCW 18,7,9 MCW 18,7,9 MCW 18,9 .	CARD T M ER LOCATION OPERATION code OPERANDS 2 3,45 6 7.8 <th>CARD T M ER LOCATION OPERATION code OPERANDS 2 3,45 6 7 8 , 14 5 , 20 ,</th>	CARD T M ER LOCATION OPERATION code OPERANDS 2 3,45 6 7 8 , 14 5 , 20 ,



FORMAT



- Format a: The data and punctuation bits in the A field are transferred to the B field.
- Format b: The data and punctuation bits in the A field are transferred to the field specified by the contents of the B-address register (BAR).
- Format c: The data and punctuation bits in the field specified by the contents of the A-address register (AAR) are transferred to the field specified by the contents of BAR.

WORD MARKS

Formats a, b, and c:

The A operand must have a defining word mark (or record mark). The operation terminates when this mark is transferred to the B field.

ADDRESS REGISTERS AFTER OPERATION

-	SR	AAR	BAR
Format a:	NXT	A-N _a	B-N _a
Format b:	NXT	A-N _a	B _p -N _a
Format c:	NXT	Ap-Na	B _p -N _a

NOTES

- 1. This instruction (in any format) is the only instruction that <u>always</u> moves both a field and its defining punctuation mark.
- 2. All punctuation (word marks, item marks, and record marks) initially stored in B-field locations will be cleared if the corresponding A-field characters do not include identical punctuation.
- 3. The B address must never fall within the A field. The A address may fall within the B field, however, if desired.

EXAMPLE

Move both the data bits and the defining word mark of the field tagged TWX to the field tagged RATE.

I	PROBLEM	····-		PROGRAMMERD	ATEOF
		LOCATION	OPERATION CODE	OPERANDS	
[1 2 3 4 5 6 7	8 14	15 , , , , , , , , , , , , , , , , , , ,	³	62 63
ן י			LCA	TWX,RATE	
2			1	· · · · · · · · · · · · · · · · · · ·	

SECTION VIII. INSTRUCTIONS



FUNCTION

Format a: The contents of the control memory register specified by the variant character are stored in the field whose units position is defined by the A address of this instruction. The method of storing these contents depends on the addressing mode being used, as shown in Table 8-12. The valid variant characters and the control register each character represents are listed in Table 8-13.

Table 8-12.	Control Register	Contents Stored	by SC	R Instruction

Addressing Mode	Amount of Control Register Stored
Two-Character	, Low-order two characters (12 bits).
Three-Character	Low-order 15 bits; the high-order three bits of the field specified by the A address are cleared to zeros.
Four-Character	The entire contents of the control register plus sufficient high-order zeros to make up 18 bits (see page 2-7). For the Type 4201 processor, the entire 19 bits of the control register plus five high-order zeros. ²

user's system are set to zeros in the A field. ²The five high-order bits of the high-order character are reset to zeros

only in the 4201. In other processors, the entire six bits of the highorder character remain unchanged.

- Format b: The contents of the control memory register specified by the variant character in a previous instruction are stored in the field whose units position is defined by the A address of this instruction. The number of bits stored depends on the addressing mode being used, as shown in Table 8-12. The valid variant characters and the control register each character represents are listed in Table 8-13.
- Format c: The contents of the control memory register specified by the variant character in a previous instruction are stored in the field whose units position is defined by the contents of the A-address register (AAR). The number of bits stored depends on the addressing mode being used, as shown in Table 8-12. The valid variant characters and the control register each character represents are listed in Table 8-13.

Variant Character (Octal)	Control Register	Variant Character (Octal)	Control Register	Variant Character (Octal)	Control Register
00	CLC8	20	CLC9	64	CSR
01	CLC1	21	CLC4	66	EIR
02	CLC2	22	CLC5	67	AAR
03	CLC3	23	CLC6	70	BAR
04	CLC8'	24	CLC9'	76	IIR
05	CLC1'	25	CLC4'	77	SR
06	CLC2'	26	CLC5'		
07	CLC3'	27	CLC6'		
10	SLC8	30	SLC9		
11	SLC1	31	SLC4		
12	SLC2	32	SLC5		
13	SLC3	33	SLC6		
14	SLC8'	34	SLC9'		
15	SLC1	35	SLC4'		
16	SLC2'	36	SLC5'		
17	SLC3'	37	SLC6'		

Table 8-13.	Control	Registers	Stored by	SCR	Instruction
Table 0-10.	COULTOI	Regratera	DLOTED DY	DOL	mound

WORD MARKS

Formats a, b, and c:

A-operand punctuation neither affects nor is affected by this instruction.

ADDRESS	REGIST	ERS AF	TER	OPERATION

Formats a	a, b, and c	:	
	SR	AAR	BAR
	NXT	Ap	Bp

NOTES

- 1. If AAR is specified by the variant character (octal 67), the <u>previous</u> address in AAR (not the A address retrieved from this instruction) is stored in the location specified by the A address.
- 2. The control memory register actually designated by the variant character 67_8 is a work register (not AAR). During the extraction of an SCR or LCR

instruction (see below), ARR is used to reference the main memory. Prior to this, the previous contents of AAR are stored in the work register; at the end of the instruction, the contents of the work register are restored in AAR.

- 3. This instruction can be coded only in format a. when programming for the Type 201 or 201-1 processor.
- 4. In a processor equipped with the Scientific Unit (see Appendix F), this instruction <u>must not</u> be used to store the contents of the floating-point accumulators.
- 5. The SCR op code is a "privileged" op code that has special significance when the Type 1201, 1251, 2201, or 4201 central processor is equipped with the extended multiprogramming feature (see Appendix G).

EXAMPLE

Store the contents of BAR in the A address of the Branch instruction tagged EXIT. (The processor is assumed to be in the three-character addressing mode.)

OF	PAGE	ſE	DATE	PROGRAMMER	PF									LEM_	ROE	F
)S	OPERANDS					ERATION CODE		LOCATION	TYPE	RD MBER	C4 NU	
ليسبي	<u>با بېيىل</u>	63	62 6					يدر البيد	21,		14 15	8	6 7	3 4 5	1 2	
			1											.		
							70	+3.	EXIT	R	SC	SUB				
								,								
				<u> </u>		<u> </u>		بالمحمد	· · · ·	<u> </u>		بنيسلبي				
				understand and statements	ساسي المسالية المسالية				L	. (
	<u> </u>			<u> </u>	<u> </u>					1)		<u> </u>				
		L <u></u>							ø		B	EXIT				
_				· · · · · · · · · · · · · · · · · · ·		· · · · · · ·		· .	ø		B	EXIT				7

FEATURE 011

EASYCODER

FORMAT

LCR



LOAD CONTROL REGISTERS

FUNCTION

Format a: The contents of the field specified by the A address are loaded into the control register specified by the variant character. The contents of the A field is another main memory address. The method of loading this address into the specified control register depends on the addressing mode being used, as shown in Table 8-14.

Addressing Mode	Amount of Memory Address Loaded
Two-Character	Two-character (12 bit) address is loaded into the low-order two character locations of the register. All other bits in the reg- ister (if any) are not disturbed (i.e., the bank bits are protected).
Three-Character	15-bit address is loaded into the low-order 15-bit locations of the register. All other bits in the register (if any) are not dis- turbed (i.e., the sector bits are protected).
Four-Character	For processors other than the Type 4201, an address up to 18 bits long is loaded into the register; the number of bits loaded depends on the size of main memory (see Table 2-2, page 2-7). The Type 4201 processor always loads 19 bits. Thus, programs written for any other processor which are to be compatible with the Type 4201 must correctly set up the bit to the left of the stored 18-bit address before executing a 4-character LCR instruction.

Table 8-14. Control Register Contents Loaded by LCR Instruction

Variant characters and their associated control registers are the same as those specified for the Store Control Registers instruction (see Table 8-13).

- Format b: The contents of the field specified by the A address are loaded into the control register specified by the variant character in a previous instruction. The method of loading the contents of this field (another main memory address) depends on the addressing mode being used, as shown in Table 8-14. Variant characters and their associated control registers are the same as those specified for the Store Control Registers instruction.
- Format c: The main memory address specified by the contents of the A-address register (AAR) is loaded into the control register specified in a previous instruction. The method of loading this address into the specified register depends on the addressing mode being used, as shown in Table 8-14. Variant characters and their associated control registers are the same as those specified for the Store Control Registers instruction.

WORD MARKS

Formats a, b, and c:

A-operand punctuation neither affects nor is affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

Formats a, b, and c:

SR	AAR	BAR	
NXT	(A)	В _р	VARIANT = 67_8
NXT	Ap	(A)	VARIANT = 708
(A)	Ap	Bp	VARIANT = 77_8
NXT	Ap	В _р	ALL OTHERS

NOTES

- 1. If SR is specified by the variant character (77_8) , the next instruction is selected from the location whose address is stored in the field specified by the A address of the Load Control Registers instruction. In all other cases, the program continues in sequence.
- 2. This instruction can be coded only in format a. when programming for the Type 201 or 201-1 processor.
- 3. The LCR op code is a "privileged" op code which has special significance when used with a Type 1201, 1251, 2201, or 4201 processor equipped with the Storage Protect Feature (see Appendix E).
- 4. In a processor equipped with the Scientific Unit (see Appendix F), this instruction must not be used to load the floating-point accumulator.

EXAMPLE

Load the address stored in the location tagged SUB1 into the change sequence register (CSR).

EASYCODER

			CODING FORM			
PROBLEM			PROGRAMMER		DATE	PAGE OF
	CATION OPERATION CODE		OPERANDS			
1 2 3 4 5 6 7 8	14 15 20	21,			62 63	80
	LCR	SUB1,64	<u> </u>	<u> </u>		· · · · · · · · · · · · · · · · · · ·
	1					
			1			
	HANGE ADD	RESSING MODE	FEATURE 011			
FORMAT						۲.
<u>- 0101111</u>	OP COD	E A ADDRESS	B ADDRESS	VARIANT		
				<u> </u>		
a.	· .					
		-	· · · · · · · · · · · · · · · · · · ·			
b.						
5.						

Format a: The Change Addressing Mode instruction is used to specify the following conditions, as designated by the variant character:

¹The CAM instruction is included in Type 201 and 201-1 processors whose memory capacities exceed 4,096 characters, whether or not Feature 011 is present.

- 1. The addressing mode (two-, three-, or four-character) in which the processor is to interpret the address portions of all subsequent instructions (see note 1).
- 2. The processing mode (standard mode or "trap" mode) in which all subsequent instructions are to be processed. (See note 3 for a description of the trap mode.)
- 3. The "S" mode of processing in which several Series 200 instructions are defined in a special manner (see note 4).

The variant characters and the mode(s) each character represents are listed in Table 8-15.

Format b: The variant character in a previous instruction specifies the addressing mode and processing mode in which all subsequent instructions are to be processed. The variant characters and the mode(s) each character represents are listed in Table 8-15.

Variant Character (Octal)	Mode(s)			
20	Two-character, standard mode			
00 or 40	Three-character, standard mode			
60	Four-character, standard mode			
24	Two-character, trap mode			
04 or 44	Three-character, trap mode			
64	Four-character, trap mode			
30	Two-character, "S" mode			
10	Three-character, "S" mode			
70	Four-character, "S" mode			
34	Two-character, trap, "S" mode			
14	Three-character, trap, "S" mode			
74	Four-character, trap, "S" mode			

Table 8-15. Modes Specified by Variant Character in CAM Instruction

WORD MARKS

Formats a and b:

Word marks are not affected by this instruction.

ADDRESS 1	REGISTERS	AFTER	OPERATION
-----------	-----------	-------	-----------

Formats a and b:								
SR	AAR	BAR						
NXT	Åp	Bp						

NOTES

1. The CAM instruction is used in conjunction with the ADMODE assembly control statement to specify addressing mode. (See page 7-11 for a description of the ADMODE statement.) The ADMODE statement directs the Assembly Program to assemble the address portions of all subsequent source program instructions as two-, three-, or four-character addresses. The CAM instruction directs the processor to interpret the address portions of all subsequent <u>object program</u> instructions as two-, three-, or fourcharacter addresses. Thus, an address assembled in the three-character addressing mode (via an ADMODE statement) must be processed during a program run as a three-character address for proper execution; the processor is placed in the three-character addressing mode during object program execution by the CAM instruction.

2. The ability to change addressing modes within a program makes it possible to save both time and memory space and provides greater programming flexibility. Extraction and execution time is saved when a smaller addressing mode is used, due to the elimination of the extra memory cycles necessary for a larger address (in characters). Memory space may be conserved by storing frequently used subroutines in the two-character addressing mode (see example).

The larger addresses are necessary to address larger continuous portions of memory. For instance, a two-character address can specify only memory locations within a 4,096-character bank of main memory. A three-character address can refer to any location in a 32,768-character sector. A four-character address can directly address any location in the entire memory (from location 0_{10} to location 524,288₁₀).

3. The "trap" mode of instruction execution is included as part of Feature 010 for Type 201-2 processors, even though the CAM instruction is standard. In the Type 201 and 201-1 processors, both the CAM instruction and trap mode are included as part of Feature 011. When the processor is in the trap mode of instruction execution, any instruction whose op code contains an item mark (or record mark) is both extracted and executed as if it were a Change Sequencing Mode instruction (see page 8-66), regardless of the op code that is actually present. The A address, B address, and variant character (if any) of the instruction are delivered to AAR, BAR, and the variant register, respectively. The "trapped" op code is not executed; a Change Sequencing Mode instruction (CSM) is executed in its place. The CSM instruction causes a branch to the location stored in the change sequence register (CSR); this location is the beginning of a routine to interpret and execute the instruction whose op code was trapped.

The trap mode is used effectively by the Liberator conversion programs (Bridge and Easytran) to replace the seldom used instructions of competitive systems when converting the programs of these systems to Series 200 language. Such instructions are replaced by routines when the trapped op codes are executed as CSM op codes.

- 4. In addition to specify the standard or trap modes, the CAM instruction is used to specify the "S" mode of processing when Feature 0191 is included in a 1201, 2201, or 4201 central processor. When the processor is in the "S" mode the A, S, ZA, ZS, and BCE instructions are implemented in a special manner. The particular differences that result from the "S" mode of processing are indicated in the notes for that instruction.
- 5. This instruction can be coded only in format a. when programming for the Type 201 or 201-1 processor.

EXAMPLE

Figure 8-5 shows the coding which provides entry to and exit from a subroutine to be executed in the two-character addressing mode. Both an ADMODE statement and a CAM instruction must be coded (in either order) at the beginning and end of the subroutine. However, only the CAM instructions are stored in the main memory. (Since CAM instructions have no address portions, the manner in which they are stored is not affected by an ADMODE statement.)



Figure 8-5. Changing Addressing Modes via CAM Instruction

NOTE: The branch from the main program to SUB4 in Figure 8-5 could have been caused by an item-marked op code (if the processor were in the trap mode) instead of by the Branch instruction. In this case, the memory location tagged SUB4 would be stored in CSR, so that when the item-marked op code was encountered, the contents of SR and CSR would be interchanged. The program would automatically branch to SUB4 in this case.



- Format a: The contents of the sequence register (SR) and the change sequence register (CSR) are interchanged, and the program branches to the address which was previously stored in CSR.
- Format b: The contents of SR and CSR are interchanged, and the program branches to the address which was previously stored in CSR. The A address is loaded into the Aaddress register (AAR).
- Format c: The contents of SR and CSR are interchanged, and the program branches to the address which was previously stored in CSR. The A and B addresses are loaded into AAR and BAR, respectively.
- Format d: The contents of SR and CSR are interchanged, and the program branches to the address which was previously stored in CSR. The A and B addresses and the variant character are loaded into AAR, BAR, and the variant register, respectively.

WORD MARKS

Formats a, b, c, and d:

Word marks are not affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

	SR	CSR	AAR	BAR
Format a:	JI (contents of CSR)	NXT	A _p	Bp
Format b:	JI (contents of CSR)	NXT	А	Bp
Format c:	JI (contents of CSR)	NXT	А	В
Format d:	JI (contents of CSR)	NXT	Α	В

NOTES

- 1. The Load Control Registers instruction (see page 8-60) can be used to set up the contents of CSR.
- 2. When the "trap" mode of instruction execution is specified by the Change Addressing Mode instruction (see page 8-62), any subsequent instruction whose op code contains an item mark or a record mark is retrieved and executed as if it were a Change Sequencing Mode instruction. An instruction which is "trapped" in this manner must conform to one of the valid formats of the CSM instruction.
- 3. This instruction can be coded only in formats a., b., and c. when programming for the Type 201 or 201-1 processor.

EXAMPLE

Store the absolute address tagged CHANGE in CSR via a Load Control Registers instruction. Later, alter the program sequence by branching to the instruction tagged CHANGE. Provide for the ultimate return to normal programming sequence by storing the contents of SR in CSR.



EASYCODER CODING FORM

- Format a: The contents of the A field are moved to the B field in the manner specified by the variant character (see Table 8-16). The programmer specifies how the move operation is to be performed by selecting the desired conditions from the table and encoding the resulting two octal digits as the variant character of the instruction.
- Format b: The contents of the A field are moved to the B field in the manner specified by the variant character of a previous instruction (see Table 8-16).
- Format c: The contents of the A field are moved to the field specified by the contents of the B-address register (BAR) in the manner specified by the variant character of a previous instruction (see Table 8-16).
- Format d: The contents of the field specified by the contents of the A-address register (AAR) are moved to the field specified by the contents of BAR in the manner specified by the variant character of a previous instruction (see Table 8-16).

Variant Character (Octal)	Condition		
X 1	Move A-field <u>data bits</u> to corresponding bit posi- tions in B field.		
X2	Move A-field word-mark bits to corresponding bit positions in B field.		
X3	Move A-field data and word-mark bits to corre- sponding bit positions in B field.		
X4	 Move A-field <u>item-mark bits</u> to corresponding bit positions in B field. Move A-field <u>data and item-mark bits</u> to corresponding bit positions in B field. Move A-field <u>word-mark and item-mark bits</u> to corresponding bit positions in B field. 		
X5			
X6			
X7	Move A-field data, word-mark and item-mark bits to corresponding bit positions in B field.		
0X	Move one character from A to B. The A- and B- address registers are decremented by one.		
1X	Move one character from A to B. The A- and B- address registers are incremented by one.		
2X	Move characters from <u>right to left</u> (A and B ad- dresses specify rightmost characters in operand fields). Terminate the operation when the first A-field <u>word mark</u> is sensed.		
3X	Move characters from <u>left to right</u> (A and B ad- dresses specify leftmost characters in operand fields). Terminate the operation when the first A-field <u>word mark</u> is sensed.		

Table 8-16. Extended Move Conditions

Variant Character (Octal)	Condition
4X	Move characters from right to left. Terminate the operation when the first A-field $\underline{\text{item mark}}$ is sensed.
5X	Move characters from <u>left to right</u> . Terminate the operation when the first A-field <u>item mark</u> is sensed.
6X	Move characters from right to left. Terminate the operation when the first A-field record mark is sensed.
7X	Move characters from <u>left to right</u> . Terminate the operation when the first A-field <u>record mark</u> is sensed.

Table 8-16 (cont). Extended Move Conditions

PUNCTUATION MARKS

Formats a, b, c, and d:

The A field must have a defining punctuation mark, except when the variant character specifies a one-character transfer.

	SR	AAR	BAR	
Format a:	NXT	A-N _a	B-N _a	VARIANT = (0, 2, 4, or 6)X
	NXT	A+N _a	B+N _a	VARIANT = (1, 3, 5, or 7)X
Format b:	NXT	A-N _a	B-N _a	VARIANT = (0, 2, 4, or 6)X
	NXT	A+N _a	B+N _a	VARIANT = (1, 3, 5, or 7)X
Format c:	NXT	A-N _a	B _p -Na	VARIANT = (0, 2, 4, or 6)X
	NXT	A+N _a	B _p +Na	VARIANT = (1, 3, 5, or 7)X
Format d:	NXT	A _p -N _a	Bp-Na	VARIANT = (0, 2, 4, or 6)X
	NXT	A _p +N _a	Bp+Na	VARIANT = (1, 3, 5, or 7)X

ADDRESS REGISTERS AFTER OPERATION

NOTES

- 1. This instruction can be coded only in formats a. and d. when programming for the Type 201 or 201-1 processor.
- 2. Here is an example of a typical variant bit configuration: V = 110011. This configuration, encoded in octal notation as 63, specifies that A-field data and word-mark bits are to be moved to the B field from right to left until the first record mark is sensed in the A field.
- 3. Consider the variant character in its six-bit form, $V_6V_5V_4V_3V_2V_1$. If $V_1 = 0$, A-operand data bits are not transferred and data bits in the B field remain unchanged.
- 4. If $V_2 = 0$, A-operand word-mark bits are not transferred and B-operand word-mark bits remain unchanged.

- 5. If $V_3 = 0$, A-operand item-mark bits are not transferred and B-operand item-mark bits remain unchanged.
- 6. The character containing the terminating punctuation is moved in the same manner as the rest of the field.

EXAMPLES

1. Move the data bits of the single character in the location 26 beyond that tagged TEMP to the location tagged WORK, and decrement the A- and B-address registers.

PROBL	LEM .					PROGRAMMER DA	TE PAGEOF
	RD IBER	TY PE	MARX	LOCATION	OPERATION CODE	OPERANDS	
1 2 3	3 4 5	6	78	14	15	²¹ , , , , , , , , , , , , , , , , , , ,	2 63
		Π			EXM	TEMP+26, WORK, Ø1	

^{2.} Move only the data bits in the field tagged RESV to the field tagged WORK. Move the data from right to left, and terminate the operation when the first item mark in the A field is sensed.

EASYCODER

CODING FORM

1	PROBLEM .	· · · ·				PROGRAMMER	_ DATE P/	AGE OF
[CARD NUMBER	TY Piu	SANC	LOCATION	OPERATION CODE	OPERANDS		
	1 2 3 4	5 6	78		15, 20	¹¹	62 63	
- I [EXM	RESV, WORK, 41		



FUNCTION

Format a: The MAT instruction translates characters from one six-bit configuration to another by means of a stored "translation table." The instruction can be used to translate any number of consecutive characters in the memory.

The A address specifies the location of the rightmost character in the field to be translated. The B address specifies the location into which the translated equivalent of the rightmost A-field character will be moved.

The operation normally terminates when an A-field word mark is sensed. The operation is also terminated if a character is transferred from a word-marked location within the translation table.

The address within the translation table which contains the translated equivalent of an A-field character is formed by combining the A-field character with the two variant characters. The method of combining these three characters depends on the addressing mode being used, as described below.

The leftmost, or <u>base</u>, address of the translation table is formed by combining variants 1, 2, and a zero character as shown below. If the processor is in the twoor three-character addressing mode, the leftmost three bits of variant 1 are ignored and the corresponding bit positions (i.e., the sector bits) in the base address (bits 16, 17, 18 and 19) are taken from the contents of the A-address register (AAR). If the processor is in the four-character addressing mode (see below), the entire six-bit contents of variant 1 form bits 13-18 of the base address, while the leftmost (nineteenth) bit, if present, is taken from the contents of AAR.



Four-Character Addressing Mode



A character in the A field is translated when it is appended to the variant characters (in place of the zero character) to form a complete, 19-bit address. This complete address contains the translated equivalent of the appended A-field character (see below).



Note that because of the positions of variant 1 and variant 2 in the complete address, the base address of the table will always be a multiple of 64. This is compatible with translation requirements since each A-field character can have any of 64 bit configurations (see note 5).

It is a simple task to store the desired equivalent values in a translation table. For instance, assume that a character set which is to be translated into Honeywell code represents the letter A by the bit configuration 110001. Since this bit configuration represents a binary value of 49, the desired Honeywell equivalent (i.e., 010001) should be stored 49 locations beyond the base address of the translation table.

Format b: This is an alternate and simpler format for coding the MAT instruction. In this format, a "C address" replaces the variant characters used in format a. to define the base address of the table. Thus, format b. relieves the programmer of dealing with modulo-64 addresses and converting to octal notation each time a MAT instruction is coded.

> The C address is a symbolic tag that is contained in the location field of another source-program entry (e.g., a RESV statement). Once the absolute base address of the table is defined as described for format a., the C address is equated to that address and used in its stead whenever a MAT instruction using the same table is coded again in the program.

Example 2 shows how a C address can be used to define the base address of the translation table.

WORD MARKS

Formats a and b:

The A field must have a defining word mark. It is this word mark that normally stops the operation. The operation will also be terminated if a character is transferred from a word-marked location within the translation table.

ADDRESS REGISTERS AFTER OPERATION

Formats a and b:

SR	AAR	BAR
NXT	A-N _{ct}	B-N _{ct}

NOTES

- This instruction cannot be chained. 1.
- The contents of the variant register following a move and translate oper-2. ation are unspecified. Therefore, an instruction requiring a variant character must not be chained after an MAT instruction.
- Item-mark bits as well as data bits are transferred from the trans-3. lation table to the B field.
- Word marks initially stored in the B field remain unchanged. They 4. do not affect the execution of this instruction.
- The base address of the translation table must always be a multiple of 5. 64. The Easycoder Assembly Program automatically stores the table in this manner when directed by a MORG assembly control statement (see page 7-9) containing an operand of 64.

EXAMPLES

1. Figure 8-6 shows how A-field data is moved to the B field via a translation table.

Translate the contents of the field tagged EXCODE using the stored translation table whose base address is 256_{10} (=400₈). Store the translated equivalent in the field tagged EQUIV.

A Address: EXCODE (absolute value = location 630)

B Address: EQUIV (absolute value = location 900)

Variant 1: 00 =

Variant 2: 04 = base address of table (location 256)

EASYCODER

CODING FORM

	PROBLEM _				PROGRAMMER DATE PAGE OF	
	CARD NUMBER	1 PE		OPERATION CODE	OPERANDS	
	1 2 3 4 5	5 6 7	8 14	15 20		80
1				MAT	EXCODE EQUIV ØØ, Ø4	
	1 1	1 1				



Figure 8-6. MAT Operation

2. The following coding shows how the preceding MAT instruction can be coded using a C address. The translation table is set up with a base address of 25610 by means of an ORG statement and two DC statements. The ORG statement directs the Assembly Program to load subsequent coding into memory locations beginning at location 256_{10} . The first DC statement defines an alphanumeric constant 40 characters long (i.e., the maximum size of an alphanumeric constant). These characters are the first 40 characters of a 64-character translation table. The second DC statement defines the remaining 24 characters of the table.

When the MAT instruction is executed, the absolute address equated to the tag MATAB1 is used as the table's base address as in example 1.

EASYCODER

PROBLEM	۰ 				PROGRAMMERDATE PAGEOF
CARD	RE		LOCATION	OPERATION CODE	OPERANDS
1 2 3 4	5 6 1	7 8		15 20	21
				ORG	256
			MATAB1	DC.	*A 12345678902 2@ 2 JSTUVWXYZA. 8#28-JKLMNOP*
				DC	*Δ123,45678,9Ø2 2@3Δ3/STUVWXYZA, 2#23-JKLMNOP# @QR3\$*¤\$Δ\$ABCDEFGHIΔ.2%2\$Δ@
	i			6	
				2	
	i			2	
			· · · · · · · · · · · ·	MAT	EXCODE EQUIV, MATABI

MIT MOVE ITEM AND TRANSLATE

FORMAT



FUNCTION

Format a: The Move Item and Translate instruction is used to translate any information unit (up to 12-bit code) to another information unit of up to 12 bits (e.g., to Series 200 six-bit character code) by the use of a stored translation table. Any number of consecutive information units stored in the memory can be translated.

> The A address is the leftmost address of the item to be translated. The B address is the leftmost address of the item into which the translated equivalent of the A item will be moved. The MIT instruction translates the data contents in the A item and moves the translated results, left to right, to the B item.

The operation normally terminates when an item mark is sensed in the A item. The operation will also be terminated if a word-marked character is encountered in the translation table.

An information unit up to six bits in length is stored in one six-bit character location in the memory. Any information unit greater than six bits (7 through 12 bits) is stored in two successive six-bit character locations. Thus, an information unit consisting of up to six bits is considered as a six-bit character, and a unit of from 7 to 12 bits is considered as a "l2-bit character."

The sizes of the information units involved in the operation are specified by variant 3, as shown in Table 8-17.
VARIANT 3	OPERATION
00	Translate each <u>six-bit</u> character in the A item. Move the translated equivalent to a <u>six-bit</u> character location in the B item.
01	Translate each <u>12-bit</u> character in the A item. Move the translated equivalent to a <u>six-bit</u> character location in the B item.
02	Translate each <u>six-bit</u> character in the A item. Move the translated equivalent to two character locations (12 bits) in the B item.
03	Translate each <u>12-bit</u> character in the A item. Move the translated equivalent to two character locations (<u>12 bits</u>) in the B item.

Table 8-17.	Size of	Information	Units	in MIT	Operation
-------------	---------	-------------	-------	--------	-----------

The desired equivalent of an A-item information unit is taken from the stored translation table and moved to the B item. Thus, if the desired equivalent is a sixbit character, each table entry occupies one six-bit character location in the table. If the desired equivalent is a 12-bit character, each table entry occupies two consecutive six-bit character locations in the table. Consequently, variant 3 implicitly specifies the size of each table entry when it explicitly specifies the size of the Bitem information unit.

The leftmost, or base, address of the translation table is formed by combining variants 1, 2, and a zero character as shown below. If the processor is in the two- or three-character addressing mode, the leftmost three bits of variant 1 are ignored and the corresponding bit positions (i.e., the sector bits) in the base address of the table are taken from the contents of the A-address register (AAR). If the processor is in the four-character addressing mode, the entire six-bit contents of variant 1 form bits 13-18 of the base address, and the nineteenth bit, if present, is taken from the contents of AAR.



Two- or Three-Character Addressing Mode

Four-Chara	acter Addressing	Mode		
	VARIANT 1	VARIANT 2		
	* * * * * * *	xxxxx		
BIT 19 OF AAR				
XXXX	XXXXXXX	X X 0 0 0 0 0 0	= BASE (LEFTMOST) AI	DRESS OF TABLE

The address within the translation table which contains the translated equivalent of an A-item character (6- or 12-bit) is formed by superimposing the A-item character over the base address of the table. The method of superposition depends on the size of each table entry (whether 6 or 12 bits), as described below.¹

If each table entry is a six-bit character (variant 3 = 00 or 01), the 6- or 12-bit Aitem character is superimposed over the rightmost bit positions of the base address. The illustration below shows a 12-bit A-item character being superimposed over the base address, where A = an A-item bit and X = a base address bit.



If each table entry is a <u>12-bit</u> character (variant 3 = 02 or 03), the 6- or 12-bit Aitem character is first <u>shifted</u> one bit position to the left, forming a 7- or 13-bit "character." The rightmost bit position of the character is set to zero. The "character" is then superimposed over the base address to form the table address of the translated equivalent of the A-item character. The shift operation is used to <u>double</u> the referenced table address, since each table entry is stored in two, rather than one, six-bit character locations. The resultant address is the address of the leftmost of the two successive six-bit character locations in the table.

The illustration below shows how a 6-bit A-item character is shifted one bit position to the left and then superimposed over the translation table's base address to form the table address of its equivalent; A = an A-item bit, and X = a base address bit.

Superposition is performed by placing a 1 bit in every position of the table address in which a 1 existed in either the A-item character or the base address or both. This is the "logical inclusive OR" function.



Format b: This is an alternate format for coding the MIT instruction. As in the MAT instruction (see page 8-70), a symbolic tag replaces the variant characters used to define the base address of the table in format a. The tag is contained in the location field of another source-program entry which equates the tag to the base address of the table.

The second example of coding an MAT instruction (page 8-73) shows the method by which a translation table is stored in memory so that the leftmost location of the table can be used as a symbolic address. This is identical to the method used for format b. of the MIT instruction.

PUNCTUATION MARKS

Formats a and b:

- The A item must contain an item mark. It is this punctuation mark that normally stops the operation. If the A-item information units are 12-bit characters, the terminating item mark may appear in either of the two six-bit character locations.
- The operation will also be terminated if a character (6- or 12-bit) is encountered in a word-marked location in the translation table. In this case, neither the wordmarked character nor any subsequent characters are moved to the B item; instead, a sequence change is performed (see note 5).

ADDRESS REGISTERS AFTER OPERATION

Formats a and b:

SR	CSR	AAR	BAR	ITEM MARK IN A ITEM
NXT	CSRp	A+(NA _u)($N_{ut} = (NB_u)(N_{ut})$	ITEM MARK IN A ITEM STOPS OPERATION
JI (contents of CSR)	NXT	A+(NA _u)(N_{ut}) B+(NB _u)(N _{ut})	WORD MARK IN TABLE STOPS OPERATION

NOTES

- 1. This instruction cannot be chained.
- 2. The last six-bit character referenced in the translation table (whether word-marked or not) is left in the variant register following the move item and translate operation.

- 3. Item-mark bits as well as data bits are transferred from the translation table to the B item.
- 4. Word marks initially stored in the B item remain unchanged. They do not affect the execution of this instruction.
- 5. A data <u>control</u> character (e.g., a case-shift character in a teletype code), rather than a translated equivalent to be transferred to the B item, can be stored in a word-marked location in the table. When this word-marked location is sensed, the character in that location is not moved; rather, the contents of SR and CSR are interchanged, providing entry to the routine whose beginning address was previously stored in CSR. Since the wordmarked character is stored in the variant register (see note 2), that character can be stored by a Store Variant and Indicators instruction (see page 8-92) and subsequently tested for identification in the routine.
- 6. The base address of the translation table must be a multiple of at least 64, due to the positions of variants 1 and 2 in the total 19-bit address. This requirement is sufficient only for the translation of 6-bit to 6-bit codes. If other than 6-bit codes are involved in the translation, the base address of the table must be a multiple of X (where X is the product of the number of codes defined by active bits in the A field entries times the number of characters in each table entry). In other words, the base address of the table must be a multiple of the table size itself. The MORG assembly control statement (see page 7-9) can be used to assign memory locations to the translation table, starting with the next available memory location whose address is a multiple of 64, 128, 256, etc., as determined by the size of the table.
- 7. This instruction is a standard feature on all processors except the Types 201 and 201-1, on which it is not available.

EXAMPLE

Figure 8-7 shows how eight-bit code is translated to Series 200 six-bit character code by means of a stored translation table. Each eight-bit information unit is stored in two consecutive six-bit character locations in the A item tagged EIGHT.

Translate the data contents of the item tagged EIGHT using the translation table whose base address is location 512_{10} (1000₈). Store the translated values (sixbit characters) in the item tagged SIX.

A Address: EIGHT (absolute value = location 800)

B Address: SIX (absolute value = location 650)

Variant 1:	00 =]
Variant 2:	10 = the address of table (location 512)
Variant 3:	01

	PROBL	EM					PROGRAMMERD	ATE PAGE OF
		rd Ibef	۲ ۲	ZARX	LOCATION	OPERATION CODE	OPERANDS	
	1 2 3	3 4	56	5 7	8	15 20	²¹	52 63
i I						MIT	E1GHT, SIX, 00, 10, 01	



Figure 8-7. MIT Operation



FUNCTION

Format a: Basic storage protection is provided by this instruction format; the character(s) at the location(s) specified by the A address is loaded into the index/barricade register (IBR), specifying the number of 4,096-character main memory banks which are available to a program. The leftmost location of the specified bank is the leftmost location of the protected memory area. (The rightmost location of the protected area is the rightmost location of memory.) For processors other than the Type 4201, the single-character contents of A are loaded into IBR. For the Type 4201 processor, a seventh bit, the rightmost bit of the contents of A-1, is loaded into IBR. The correspondence between the number loaded into IBR and the position of the barricade is in Table 8-18.

Format b: Storage protection with base relocation is provided by this instruction format; the index/barricade register (IBR) is loaded in the same manner as for basic storage protection (format a above), but the barricade is relocated relative to the base relocation address. Consequently, when storage protection is in effect, data cannot be delivered to memory locations above the barricade or below the base relocation address unless processing is in the interrupt mode. The character(s) at the location(s) specified by the B address is loaded into the base relocation register (BRR), specifying the number of 4,096-character main memory banks which are available to a program. The number of main memory locations so designated augments all memory references made in the standard (noninterrupt) mode. For processors other than the Type 4201, the single-character contents of B are loaded into BRR. For the Type 4201 processor, a seventh bit, the rightmost bit of the contents of B-1, is loaded into BRR. The character(s) specified by the A address is loaded into the index/barricade register (IBR), specifying the number of a 4,096 -character main memory bank. The barricade is established to the left of the leftmost location in the specified bank (as augmented by the base relocation address). For processors other than the Type 4201, the single-character contents of A are loaded into IBR. For the Type 4201 processor, a seventh bit, the rightmost bit of the contents of A-1, is loaded into IBR. The correspondence between the number loaded into IBR and the position of the barricade is shown in Table 8-18.

Contents of LIB		Number of Memory Locations to the	Conten	ts of LIB	Number of Memory Locations to the
Octal	Decimal	Left of the Barricade	Octal	Decimal	Left of the Barricade
00	0	0	42	34	139, 264
01	1	4,096	43	35	143, 360
02	2	8,192	44	36	147, 456
03	. 3	12,288	45	37	151,552
04	4	16, 384	46	38	155,648
05	5	20, 480	47	39	159,744
06	6	24, 576	50	40	163,840
07	7	28,672	51	41	167,936
10	8	32, 768	52	42	172,032
. 11	9	36, 864	53	43	176, 128
12	10	40, 960	54	44	180, 224
13	11	45,056	55	45	184, 320
14	12	49, 152	56	46	188, 416
15	13	53, 248	57	47	192, 512
16	14	57, 344	60	48	196, 608
17	15	61,440	61	49	200, 704
20	16	65,536	62	50	204,800
21	17	69, 632	63	51	208,896
22	18	73, 728	64	52	212,992
23	19	77,824	65	53	217,088
24	20	81, 920	66	54	221, 184
25	21	86,016	67	55	225,280
26	22	90, 112	70	56	229, 376
.27	23	94, 208	71	57	233, 472
30	24	98,304	72	58	237, 568
31	25	102, 400	73	59	241,664
32	26	106, 496	74	60	245,760
33	27	110, 592	75	61	249,856
34	28	114, 688	76	62	253, 952
35	29	118, 784	77	63	258,048
36	30	122, 880	1 00	64	262, 144
37	31	126, 976	1 01	65	266, 240
40	32	131,072	1 02	66	270, 336
41	33	135,168	1 03	67	274, 432

Contents of LIB		Number of Memory Locations to the	Content	s of LIB	Number of Memory Locations to the
Octal	Decimal	Left of the Barricade	Octal	Decimal	Left of the Barricade
1 04	68	278, 528	142	98	401,408
1 05	69	282,624	1 43	99	405, 504
1 06	70	286,720	1 4 4	100	409,600
1 07	71	290, 816	1 45	101	413,696
1 10	72	294, 912	146	102	417,792
1 1 1	73	299,008	1 47	103	421,888
1 12	74	303, 104	1 5 0	104	425, 984
1 13	75	307,200	151	105	430,080
$1 \ 14$	76	311,296	152	106	434,176
1 15	77	315, 392	1 5 3	107	438, 272
1 16	78	319, 488	154	108	442, 368
1 17	79	323, 584	1 5 5	109	446,464
120	80	327,680	156	110	450, 560
1 21	81	331,776	1 5 7	111	454,656
1 22	82	335,872	1 60	112	458, 752
1 23	83	339,968	161	113	462,848
124	84	344,064	1 62	114	466,944
1 25	85	348,160	1 63	115	471,040
126	86	352,256	164	116	475, 136
1 27	87	356, 352	1 65	117	479, 232
1 30	. 88	360,448	1 66	118	483, 328
1 31	89	364, 544	167	119	487, 424
1 32	90	368,640	1 70	120	491, 520
1 33	91	372,736	171	121	495,616
1 34	92	376,832	1 72	122	499, 712
1 35	93	380, 928	1 73	123	503,808
1 36	94	385,024	174	124	507,904
1 37	95	389,120	1 75	125	512,000
1 40	96	393, 216	1 76	126	516,096
1 41	97	397, 312	1 77	127	520,192

Table 8-18 (cont). Correspondence Between LIB Setting and Barricade Location

WORD MARKS

Formats a and b:

Word marks are not affected by this instruction.

	CTO DI I		
	SR	AAR	BAR
Format a:	NXT	A - 2	Bp
Format b:	NXT	A-2	B-2

ADDRESS REGISTERS AFTER OPERATION

NOTES

1. The 15 additional index registers which are included in the Storage Protect and Extended Multiprogramming Features are located in the first 60 character locations to the right of the barricade position specified by this instruction. These locations can be used as normal storage locations when they are not being used for indexing operations.

- 2. The LIB op code is a "privileged" op code which has special significance when storage protection is in effect with the Type 1201, 1251, 2201, or 4201 processor (see Appendix E).
- 3. This instruction is intended for use in the interrupt mode and should not be issued in the standard mode.
- 4. The LIB instruction is not interpreted by Easycoder Assembler A, B, or C.

EXAMPLE

Assuming that there are 131,072 storage locations in the main memory, set up the memory in such a way that the "open" memory area consists of locations 0 through 65,535 and the protected memory area consists of locations 65,536 through 131,072. The single octal character "20" is contained in the location tagged MP2.



FUNCTION

- Format a: Basic storage protection is provided by this instruction format; the contents (up to seven bits) of the index/barricade register (IBR) are stored in the character location(s) specified by the A address. All high-order bit positions in A which are not used to specify the contents of the index/barricade register are cleared to zeros. In the Type 4201 processor only, the seventh bit in IBR is stored in the rightmost bit position of location A-1 and the five remaining bit positions in A-1 are cleared to zeros.
- Format b: Storage protection with base relocation is provided by this instruction format; the contents of the index/barricade register (IBR) are stored in the same manner as for basic storage protection (format a, above); in addition, the contents of the base relocation register (BRR) are also stored. The contents (up to seven bits) of BRR are stored in the character location(s) specified by the B address. All high-order bit positions in B which are not used to specify the contents of the base relocation register are cleared to zeros. In the Type 4201 processor only, the seventh bit in BRR is stored in the rightmost bit position of location B-1 and the five remaining bit positions in B-l are cleared to zeros. The contents (up to seven bits) of the index/barricade register are stored in the character location(s) specified by the A address. All high-order bit positions in A which are not used to specify the contents of the index/barricade register are cleared to zeros. In the Type 4201 processor only, the seventh bit in IBR is stored in the rightmost bit position of location A-1 and the five remaining bit positions in A-1 are cleared to zeros.

WORD MARKS

Formats a and b:

Word marks are not affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR
Format a:	NXT	A-2	Bp
Format b:	NXT	A - 2	B-2

NOTE

- 1. The SIB instruction is not interpreted by Easycoder Assembler A, B, or C.
- 2. This instruction is intended for use in the interrupt mode and should not be issued in the standard mode.

EXAMPLE

Store the contents of the index/barricade register in the single character location tagged PROT.

	PROB	LEM.					PROGRAMMERDAT	TE PAGE OF
1		RD ABER	T P E		LOCATION	OPERATION CODE	OPERANDS	
	1 2	3 4	56	78		15 20	21,	63
1						SIB	PROT	
	····		++				······································	┟╌┺╌┹╼┸╌┺╼┨┉┹╶┺╶╧╺╲╌┠╴┺┉┻╌┖



FUNCTION

Format a: A table in memory is a series of fields, each of which normally contains an <u>argu-</u> ment of a function and the corresponding <u>value</u> of the function (see notes 1 and 2). The Table Lookup instruction initiates a search in a stored table for an argument which bears a specified relationship to a <u>search argument</u>, which is stated in the instruction (see illustration below). The B address specifies the rightmost location of the stored table, the A address specifies the location of the search argument, and the variant character specifies a relationship (equal to, higher than, etc.) between the desired argument in the table and the search argument. The table is searched from right to left until this relationship is found or until a table <u>field</u> is found which is shorter than the search argument. Then comparison indicators are turned on and the search terminates.

- Format b: Search the table whose rightmost location is specified by B for an argument which bears to the search argument specified by A a relationship specified by the variant character of a previous instruction. When this relationship is found or when a table field is found which is shorter than the search argument, turn on comparison indicators and terminate the search.
- Format c: Search the table whose rightmost location is specified by the contents of the B-address register (BAR) for an argument which bears to the search argument specified by A a relationship specified by the variant character of a previous instruction. When this relationship is found or when a table field is found which is shorter than the search argument, turn on comparison indicators and terminate the search.
- Format d: Search the table whose rightmost location is specified by the contents of BAR for an argument which bears to the search argument specified by the contents of the A-address register (AAR) a relationship specified by the variant character of a previous instruction. When this relationship is found or when a table field is found which is shorter than the search argument, turn on comparison indicators and terminate the search.

WORD MARKS

Formats a, b, c, and d:

The A operand (the search argument) must have a defining word mark. Each table field must also have a defining word mark.

	SR	AAR	BAR
Format a:	NXT	A-N _a	L _{ta}
Format b:	NXT	A-N _a	L _{ta}
Format c:	NXT	A-N _a	L _{ta}
Format d:	NXT	A _p -N _a	L _{ta}

ADDRESS REGISTERS AFTER OPERATION

NOTES

- 1. Each value in the table is normally stored immediately to the left of the corresponding argument, and each pair (argument plus value) constitutes a field in the table. However, if the values in the table are longer than three characters, it is advisable to store them in another part of memory and to store their 2- or 3-character addresses in the table instead. Since the timing of the TLU instruction depends on the number of characters searched in the table, it is desirable to minimize the length of the table.
- 2. The Branch on Condition Test instruction (see page 8-35) can be used after Table Lookup to branch to a routine which moves the located value to a work area. Note that at the completion of the TLU instruction, the B-address

register (BAR) contains the address of the desired value (or the address of a location containing the address of the desired value, in the case where the values are too long for efficient storage in the table).

3. The variant characters which specify the desired relationships between the search argument and the argument to be located in the table are as follows:

Variant Character (Octal)	Relationship Which Terminates Search
01	Stored Argument < Search Argument
02	Stored Argument = Search Argument
03	Stored Argument \leq Search Argument
04	Stored Argument > Search Argument
05	Stored Argument # Search Argument
06	Stored Argument \geq Search Argument

- 4. The length of each argument in the table must be equal to the length of the search argument. Note that a short table field (e.g., one which contains a short argument or which contains no value) can be used to terminate the search, which leaves the comparison indicators set to the condition "Stored Argument > Search Argument."
- 5. The Table Lookup instruction is not interpreted by Easycoder Assembler A, B, or C.
- 6. Although the Series 200 hardware will chain the variant character of a Table Lookupinstruction, the Mod 2 Assembler permits such chaining only if the B address of the instruction is also chained.
- 7. Easycoder Assembler D and Mod 2 Assembler:
 - a. Format a must use the generic op code (TLU) along with an explicit variant character.
 - b. Format b must use a specific op code (e.g., LEH) in order to supply the omitted variant character.
 - c. Formats c and d always use the variant character from the previous contents of the variant register. Therefore, the op code used should agree with the one used previously or be the generic form (TLU).
- 8. The Table Lookup instruction is used by the Series 200 Mod 2 Assembler to implement a number of symbolic statements. The following table indicates the correspondence between the mnemonic op codes for these statements and the TLU variants generated by the Mod 2 Assembler.

Op Code	Table Lookup Statements	Cor r esponding Variants
LE	Lookup Equal	02
LH	Lookup High	04
LL	Lookup Low	01
LEH	Lookup Equal or High	06
LLE	Lookup Low or Equal	03
LLH	Lookup Low or High (Unequal) 05

EXAMPLE

1. Figure 8-8 shows how a stored table is searched for an argument which bears a specified relationship to a search argument.

Search the table tagged TABLE1 for the value which corresponds to the argument (557) stored in the field tagged ARGMNT.

- <u>A Address</u>: ARGMNT (absolute value = location 609)
- <u>B Address</u>: TABLE1 (absolute value = location 149)

Variant 1: 02 = (Stored Argument = Search Argument)

EASYCODER

F	ROB	ILEN	A		·····		PROGRAMMER DATE PAGE OF	-
[CA	NRD MBE		MARK	LOCATION	OPERATION CODE	OPERANDS	
	1 2	3 4	5	67	8 1 14	15, 20	21,, 62/63,, 8	õ
- 1						TLU	ARGMNT, TABLE 1, 02	7
2			i I					7
3			I					



FORMAT



FUNCTION

- Format a: The contents of the A field are moved to the B field in the manner specified by the variant character (see Table 8-19). The programmer specifies how the move operation is to be performed by selecting the desired conditions from the table and encoding the resulting two octal digits as the variant character of the instruction. See note 5a.
- Format b: This format is valid in symbolic coding only when a specific op code is used to indicate the omitted variant character. The resultant machine-language format and functions are the same as those described for format a.
- Format c: The contents of the A field are moved to the field specified by the contents of the B-address register (BAR) in the manner specified by the variant character of a previous instruction (see Table 8-19). See note 5c.
- Format d: The contents of the field specified by the contents of the A-address register (AAR) are moved to the field specified by the contents of BAR in the manner specified by the variant character of a previous instruction (see Table 8-19). See note 5c.



SECTION VIII. INSTRUCTIONS

#2-139

8-87

Table 8-19. Move or	Scan Conditions
---------------------	-----------------

Variant Character (Octal)	Condition
XO	No information is moved. The A- and B-address registers are incremented or decremented in accordance with the high-order digit of the variant character.
X1	Move A-field <u>numeric bits</u> to corresponding bit positions in B field.
X2	Move A-field <u>zone bits</u> to corresponding bit positions in B field.
X3	Move A-field <u>data and item-mark bits</u> to corresponding bit positions in B field.
X4	Move A-field <u>word-mark bits</u> to corresponding bit positions in B field.
X5	Move A-field <u>numeric and word-mark bits</u> to corresponding bit positions in B field.
X6	Move A-field zone and word-mark bits to corresponding bit positions in B field.
X7	Move A-field data, word-mark, and item-mark bits to cor- responding bit positions in B field.
0X	Move one character from A to B. The A- and B-address registers are decremented by one.
1X	Move characters from <u>left to right</u> (A and B addresses specify leftmost characters in operand fields). Terminate the operation when the first A - or B-field <u>word mark</u> is sensed.
2X	Move characters from <u>right to left</u> (A and B addresses specify the rightmost characters in operand fields). Ter- minate the operation when the first A-field <u>word mark</u> is sensed.
3X	Move characters from left to right. Terminate the opera- tion when the control character " $@$ " (72 ₈) is sensed in the A field.
4X	Move characters from <u>right to left</u> . Terminate the opera- tion when the first B-field <u>word mark</u> is sensed.
5X	Move characters from left to right. Terminate the opera- tion when the control character ";" (32_8) with a word mark is sensed in the A field.
6X	Move characters from <u>right to left</u> . Terminate the opera- tion when the first A- or B-field <u>word mark</u> is sensed.
7X	Move characters from <u>left to right</u> . Terminate the opera- tion when either the control character ";" (32_8) with a <u>word mark</u> or control character "@" (72_8) is sensed in the A field.

a.

WORD MARKS

Formats a, b, c, and d:

Word marks and control characters affect the operation of the instruction as described in the table above.

ADDRESS REGISTERS AFTER OPERATION

	SR	AAR	BAR	
Format a:	NXT	A-1	B-1	VARIANT = 0X
	NXT	A+N _w	B+N	VARIANT = 1X
	NXT	A-Na	B-Na	VARIANT = 2X
	NXT	A+Na	B+Na	VARIANT = $(3, 5, or 7)X$
	NXT	A-N _b	B-N _b	VARIANT = 4X
	NXT	A-N _w	B-N w	VARIANT = $6X$
Format b:	NXT	A - 1	B-1	VARIANT = 0X
	NXT	A+N _w	B+N	VARIANT = 1X
	NXT		B-Na	VARIANT = 2X
	NXT	A+Na	B+Na	VARIANT = $(3, 5, or 7)X$
	NXT	A-N _b	B-N _b	VARIANT = 4X
	NXT	A-N _w	B-N w	VARIANT = 6X
Format c:	 NXT	A-1	B -1	VARIANT = 0X
	NXT		B -1 p B +N	VARIANT = 1X
	NXT	A-N _a	p w	VARIANT = 2X
	NXT		1	VARIANT = $(3, 5, or 7)X$
	NXT	a A-N _b	p a B - N p b	VARIANT = 4X
	NXT	A-N w	р b B-N pw	VARIANT = 6X
Format d:	NXT	A _p -1	B _p -1	VARIANT = 0X
	NXT	A_+N p_w	B_+N_w	VARIANT = 1X
	NXT	ANa		VARIANT = 2X
	NXT	A_p+N_a	B_+N_a	VARIANT = $(3, 5, \text{ or } 7)X$
	NXT	A _p -N _b	B _p -N _b	VARIANT = 4X
	NXT		B _p -N _w	VARIANT = 6X

NOTES:

1. This instruction is available only on the 1201, 1251, 2201, and 4201 (standard) central processors.

- 2. The character containing the terminating punctuation and/or control characters is moved or scanned in the same manner as the rest of the field.
- 3. The variant characters and the corresponding mnemonic op codes which they represent are contained in Appendix B.
- 4. The Move or Scan instruction is not interpreted by the Easycoder Assembler A, B, or C.
- 5. Although the Series 200 hardware will chain the variant character of a Move or Scan instruction, the Mod 2 Assembler permits such chaining only if the B address of the instruction is also chained.
- 6. Easycoder Assembler D and Mod 2 Assembler:
 - a. Format a must use the generic op code (MOS) with an explicit variant character.
 - b. Format b must use a specific op code (MLCW) to supply the omitted variant.
 - c. Formats c and d always use the variant character from the previous contents of the variant register. Therefore, the op code used should either agree with the one used previously or be the generic form (MOS).
- 7. The Move or Scan instruction is used by the Series 200 Mod 2 Assembler to implement a number of symbolic statements. Table B-9 in Appendix B indicates the correspondence between the mnemonic op codes for these statements and the MOS variants generated by the Mod 2 Assembler.

EXAMPLE

Move only the zone bits in the field tagged TEMP to the field tagged WORK from right to left, and terminate the operation when the first word mark in the B field is sensed.

EAS	YC	OD	ER
co	DING	FORM	

PI	ROBLEM		PROGRAMMER DAT	'E PAGE OF
		OPERATION CODE	OPERANDS	
	2 3 4 5 6 7 8	4 15 20	21,	63
- [MOS	TEMP WORK 42	
2				
		1		

INTERRUPT CONTROL

- STORE VARIANT AND INDICATORS
- RESTORE VARIANT AND INDICATORS
- MONITOR CALL
- RESUME NORMAL MODE



FUNCTION

The SVI instruction is used to store information regarding the current status of the processor when an interrupt condition occurs. The instruction stores the designated information in up to six consecutive locations following its own variant character.

Each bit in the six-bit variant character $(V_6V_5V_4V_3V_2V_1)$ represents processor control registers or indicators whose contents are to be stored in a single character location. The programmer specifies the amount of information to be stored by selecting the desired entries from Table 8-20 and encoding the resulting bit configuration as two octal digits.

VARIANT CHARACTER V ₆ V ₅ V ₄ V ₃ V ₂ V ₁	INFORMATION STORED
X X X X X 1	The contents of the variant register.
X X X X 1 X	The settings of the arithmetic, comparison, ad- dress mode, and item-mark trap mode indicators. This information is stored in seven bit positions of the character location — the six data bit posi- tions and the item-mark bit position.
	The arithmetic and comparison indicators are cleared when their contents have been stored.
X X X 1 X X	The contents of the auxiliary indicators register (AIR). The contents of the arithmetic, comparison, address mode, and item mark trap mode indi- cators are stored automatically in this register upon the occurrence of an external interrupt. Upon executing an RNM instruction to return to either standard or internal interrupt mode, the specified indicators are reset automatically using the contents of this register. The contents of this register can be changed by using the RVI instruction (see page 8-95).
	The auxiliary arithmetic and comparison indi- cators are cleared when their contents have been stored.
X X 1 X X X	The settings of the indicators associated with the scientific unit (see Appendix F) and the sector interrupt masks ² (see Appendix G). The scientific indicators are cleared when their contents have been stored.

Table 8-20. Information Stored by SVI Instruction

VARIANT CHARACTER V ₆ V ₅ V ₄ V ₃ V ₂ V ₁	INFORMATION STORED
X 1 X X X X	The settings of the protect, ¹ proceed, ¹ instruction timeout allow, ² S-mode, and relocation ² indicators and (if the processor is in the <u>external</u> interrupt mode) the setting of the internal interrupt (II) mode indicator. ¹
1 X X X X X	The protect, proceed, and instruction time out allow indi- cators are cleared when their contents are stored.
	The settings of the interrupt source indicators ¹ and the instruction time out indicator. The stored settings of the interrupt source indicators can be tested to determine the status of the processor as follows:
	1. Whether the processor is in the <u>external</u> interrupt mode, the <u>internal</u> interrupt mode, or the standard processing mode.
	2. The <u>source</u> of the interruption if the processor is in the external interrupt mode; any of three sources can be determined — a peripheral control, the con- trol panel (or console), or the Monitor Call instruc- tion (see page 8-98).
	3. Whether an external interrupt (EI) address violation has occurred (if the processor is in the <u>external</u> interrupt mode).
	4. Whether an op code violation has occurred (if the processor is in the <u>internal</u> interrupt mode).
	5. Whether an internal interrupt (II) address violation has occurred (if the processor is in the <u>internal</u> interrupt mode).
	The indicators referred to in 3 through 5, above, as well as those which identify the control panel (or console) and the Monitor Call instruction as the interrupt source, are cleared when their contents are stored.

Table 8-20 (cont). Information Stored by SVI Instruction

These indicators are included in a Type 1201, 1251, or 2201 processor equipped with the Storage Protect Feature (see Appendix E) or a Type 4201 processor equipped with the Extended Multiprogramming and 8-Bit Transfer Feature (see Appendix G).

²These indicators are included in a Type 1201, 1251, 2201, or 4201 processor equipped with the Extended Multiprogramming and 8-Bit Transfer Feature (see Appendix G).

WORD MARKS

A word mark is required in the location following the variant character to terminate the extraction of the SVI instruction. Other word marks (if any) in the locations in which information is stored are ignored and unaffected. Program operation resumes with the next word-marked location following the stored information (the next sequential op code). B_{p}

ADDRESS REGISTERS AFTER OPERATION

NXT A_p

VARIANT BIT		STOR	ED CHAR	ACTER LC	CATION BI	TS	
	I/M BIT	B BIT	A BIT	8 BIT	4 BIT	2 BIT	1 BIT
\mathbf{v}_1	0			Contents o	of Variant R	egister	
v ₂	Trap- mode: 1=yes; 0=no.	00=3-ch	s mode: aracter; aracter; aracter.	Overflow l=yes; 0=no. *	: Zero Balance: l=yes; 0=no. *	A≤B: 1=yes; 0=no. *	A = B: 1=yes; 0=no. *
v ₃	Contents of	AIR (ider	ntical to ir	oformation *	stored by `	√2, above *) *
v ₄	Extended I/O Indica- tor I = ON; O = OFF.	MPO:* 1=yes; 0=no.	DVC:* 1=yes; 0=no.	EXO:* 1=yes; 0=no.	Sector 0 Interrupt Mask: 1=on; 0=off.	Sector 1 Interrupt Mask: 1 = on; 0 = off.	Sector 2 Interrupt Mask: 1 = on; 0 = off.
v ₅	0	Protect indi- cator: l=on; 0=off. *	In- struc- tion Time- out Allow: l=on; 0=off.*	Smode	Proceed indi- cator: l=on; 0=off. *	Reloc- ation Indi- cator: 1=on; 0=off.	In external interrupt mode only: 1=II indi- cator on; otherwise, 0.
	and the second se	Process	or is in ex	ternal inte	errupt mode		
v ₆	0	EI Ad- dress viola- lation: l=yes; 0=no. *	Monitor Call: l=yes; 0=no.	Control panel or console inter- rupt: l=yes; 0=no. *	Periph- eral inter- rupt: l=yes; 0=no.	1	II Mode indicator: 1=on; 0=off.
		Process	or is <u>not</u> i	n external	interrupt n	node	
	0	II Ad- dress viola- tion: 1=yes; 0=no. *	Op code viola- tion: l=yes; 0=no. *	Instruc- tion Timeout Indicator 1=yes; 0=no. *	0	0	1

NOTES

1. Only the number of characters specified by the variant character are stored. They are stored in the order listed in Table 8-20: the contents of the variant register (if specified) are stored in the location immedi-

ately following the SVI instruction, etc., using only those locations actually required to store the requested information.

- 2. Item-mark and data bit positions which are not used to store information are cleared to zeros.
- 3. The format in which information is stored by the SVI instruction is shown in the preceding table. Indicators which are cleared (i.e., set to zero) when their contents are stored are indicated by an asterisk (*).
- 4. Bits corresponding to indicators which are not present in the user's processor are stored as zeros. For instance, an SVI instruction issued in a processor which does not contain the Storage Protect Feature will store zeros in those bit positions which correspond to indicators used only with the Storage Protect Feature.
- 5. The current status of the arithmetic, comparison, address mode, and trap mode indicators are not stored in the auxiliary indicators register (AIR) when an internal interrupt occurs. The contents of AIR should therefore not be stored by an SVI instruction in the internal interrupt mode, for the contents of AIR would be meaningless at the time of internal interruption.
- 6. The SVI op code is a "privileged" op code that has special significance when issued in a Type 1201, 1251, 2201, or 4201 processor equipped with the Storage Protect Feature (see Appendix E).
- 7. This instruction is intended for use in the interrupt mode and should not be issued in the standard mode.
- 8. This instruction is a standard feature on all processors but the Types 201 and 201-1, on which it is not available.
- 9. The method of coding interrupt service routines is described in Appendix D, "Interrupt Processing."
- 10. The contents of the variant register are not altered by the execution of this instruction; i.e., the variant character of the SVI instruction is not stored therein.

EXAMPLE

Store the following information in the three successive memory locations which immediately follow the variant character of the instruction:

- 1. The contents of the variant register;
- 2. The contents of the auxiliary indicators register (AIR); and
- 3. The settings of the interrupt source indicators.

The op code of the SVI instruction is tagged STORE, so that the locations of the stored information are STORE+2, STORE+3, and STORE+4.

PROBLEM					PROGRAMMER	DATE	PAGEOF
	LOCATION	OPERATION CODE	,		OPERANDS		
	3 7 8	15, <u>20</u> S,V.1.	4.5	<u></u>	<u> </u>		<u></u>
RVI		E VARI VICATO	ANT AND RS				
FORMA	<u>T</u>						
	OP COD	E ,	A ADDRESS	B ADDRESS	VARIANT		

FUNCTION

Up to five consecutive characters (previously stored via an SVI instruction) are loaded into the processor control registers and/or indicators specified by the variant character. Characters are retrieved from left to right, beginning with the character specified by the A address.

The low-order five bits of the variant character specify the registers and/or indicators whose contents are to be restored. The programmer specifies the amount of information to be restored by selecting the desired entries from Table 8-21 and encoding the resulting bit configurations as two octal digits.

VARIANT CHARACTER	INFORMATION RESTORED				
V ₆ V ₅ V ₄ V ₃ V ₂ V ₁					
0 X X X X 1	The contents of the variant register.				
0 X X I X	The settings of the arithmetic, comparison, ad- dress mode, and item-mark trap mode indi- cators. This information is stored in the six data bits and the item-mark bit of a character location.				
0 X X 1 X X	The contents of the auxiliary indicators regis- ter (AIR). Upon returning from external in- terrupt mode to either internal interrupt or standard mode, the contents of this register are moved automatically to the indicators speci- fied above for V_2 .				
0 X 1 X X X	The settings of the indicators associated with the scientific unit (see Appendix F) and the sector interrupt masks ² (see Appendix G).				
0 1 X X X X	The settings of the protect, ¹ proceed, ¹ instruction timeout allow, ² S mode, and relocation ² indicators and (if the processor is in the <u>external</u> interrupt mode) the setting of the internal interrupt (II) mode indicator. ¹				
	uded in a Type 1201, 1251, 2201, or 4201 processor Protect Feature (see Appendix E).				

Table 8-21. Information Restored by RVI Instruction

²These indicators are included in a Type 1201, 1251, 2201, or 4201 processor equipped with Extended Multiprogramming and 8-Bit Transfer Feature (see Appendix G).

WORD MARKS

Word marks neither affect nor are affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

SR	AAR	BAR
NXT	Ap	Bp

NOTES

- 1. Each entry in the righthand column of Table 8-21 is retrieved from a single character location. Only the number of characters corresponding to the selected table entries are retrieved by the RVI instruction.
- 2. The RVI op code is a "privileged" op code that has special significance when used with a Type 1201, 1251, 2201, or 4201 processor equipped with the Storage Protect Feature (see Appendix E).
- 3. This instruction is intended for use in the interrupt mode and should not be issued in the standard mode.
- 4. The format in which information is stored by an SVI instruction is shown in the table on page 8-94. Note that the information contained in the last character location is not restored by the RVI instruction.
- 5. This instruction is a standard feature on all processors but the Types 201 and 201-1, on which it is not available.
- 6. The method of coding interrupt service routines is described in Appendix D, "Interrupt Processing."
- 7. The protect and proceed indicators, when present in the user's system, are not turned on automatically by the computer but instead must be turned on by programmed instructions, as follows: (1) a 1-bit is set in the bit position which, when restored by the RVI instruction, indicates the status of the indicator; and (2) an RVI instruction with a V₅ bit of 1 in the variant character is executed, thereby turning on the appropriate indicator.
- 8. Unless the contents of the variant register are explicitly restored by this instruction, they are not altered by its execution; i.e., the variant character of the RVI instruction is not stored in the variant register.

EXAMPLE

Restore the contents of the variant register and auxiliary indicators register (AIR) that were previously stored by the SVI instruction example on page 8-95.

F	ROE	BLE	м			······	PROGRAMMERDATEDATE	PAGE OF
[C/ NU	ARD	ER	TYPE MARK	LOCATION	OPERATION CODE -	OPERANDS	
	1 2	3		67		4 15 20	²¹	
- [RVI	STORE + 2, Ø5	
2		1	i l			1	·····	
3		ί.						
4			Ì					
5		Ϊ.						
6		İ	I					
7								

EASYCODER

CODING FORM

SECTION VIII. INSTRUCTIONS



FUNCTION

The Monitor Call instruction causes the processor to enter the external interrupt mode (if the processor is not already in that mode). The following activities are automatically performed:

- 1. The EI interrupt source indicators are set to show that the Monitor Call instruction is the source of interruption, and the processor enters the external interrupt mode;
- 2. The settings of the arithmetic, comparison, address mode, and itemmark trap mode indicators are stored in the auxiliary indicators register (AIR);
- 3. The arithmetic indicators are cleared;
- 4. The contents of the sequence register (SR) and the external interrupt register (EIR) are interchanged, and the program branches to the instruction whose op code address was previously stored in EIR;
- 5. The processor switches to the three-character, non-trap mode.

WORD MARKS

Word marks are not affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

SR	EIR	AAR	BAR
JI (con- tents of EIR)	NXT	Ap	Вр

NOTES

- 1. If this instruction is issued in the external interrupt mode, the results are unspecified.
- 2. The interrupt source indicators can be stored via an SVI instruction (see page 8-92). Their stored contents can then be interrogated by programmed instruction to determine the interrupt source.
- 3. This instruction is a standard feature on all processors but the Types 201 and 201-1, on which it is not available.

EXAMPLE

Interrupt the central processor and branch to MONTOR, the location of the monitor program. The address tagged MONTOR, was previously stored in EIR.

I	RO	BLE	м_												ROGRAM	MER	 	DA	ATE			PA	GE	_0F
	C NU	ARD	ER	T AR		LOCATION							OP	ERAND	05		 		Τ					
	1 2	3	4 5	6 7	8		15,	20	21		1	. 1.4.				المستحد المستحد	 L	6	2 63		ل السريدين			80
1		<u> </u>		Π	ł		SCR		MONTOR	. 6.6.							 1		Ι.					
2		1	I	Π	Γ		1.	<u>(</u>			1											1		1.1.1
3								ζ												ساب				
4			I					{			1													last las
5		1.					MC	_			1						 							
6		1	Ì														 							
,		+		• •	-							_			·				~					

RNM RESUME NORMAL MODE

FORMAT



FUNCTION

Format a: The RNM instruction causes an exit from the program being executed in the interrupt mode (external or internal) to the program which was interrupted. The activities performed depend on the type of interrupt mode in which the instruction is issued.

When the RNM instruction is issued in the external interrupt mode:

- 1. The EI mode indicators are turned off;
- 2. The arithmetic, comparison, address mode, and item-mark trap mode indicators are restored to the status specified by the auxiliary indicators register (AIR);
- 3. The A and B addresses of the RNM instruction are stored in the A- and B-address registers (AAR and BAR), respectively; and
- 4. The contents of the sequence register (SR) and the external interrupt register (EIR) are interchanged, and the program branches to the instruction whose op code address was initially stored in EIR when the external interrupt occurred.

When the RNM instruction is issued in the internal interrupt mode:

- 1. The II mode indicator is turned off;
- 2. The A and B addresses of the RNM instruction are stored in AAR and BAR, respectively; and
- 3. The contents of SR and the internal interrupt register (IIR) are interchanged, and the program branches to the instruction whose op code address was initially stored in IIR when the internal interrupt occurred.

- Format b: This format operates like format a. except that the B address of the RNM instruction is not stored in BAR. The previous contents of BAR are not changed.
- Format c: This format operates like format a. except that no instruction addresses are stored. The previous contents of AAR and BAR are not affected by this format.

WORD MARKS

Formats a, b, and c:

Word marks are not affected by this instruction.

ADDRESS REGISTERS AFTER OPERATION

	SR	EIR	IIR	AAR	BAR	
Format a:	NXT	address of op code following RNM instruction	n/a	А	В	RNM ISSUED IN EXTERNAL INTERRUPT MODE
	NXT	n/a	address of op code following RNM instruction	А	В	RNM ISSUED IN INTERNAL INTERRUPT
Format b:	NXT	address of op code following RNM instruction	n/a	А	Bp	MODE RNM ISSUED IN EXTERNAL INTERRUPT MODE
	NXT	n/a	address of op code following RNM instruction	А	^B p	RNM ISSUED IN INTERNAL INTERRUPT MODE
Format c:	NXT	address of op code following RNM instruction	n/a	A p	в _р	RNM ISSUED IN EXTERNAL INTERRUPT MODE
	NXT	n/a	address of op code following RNM instruction	A p	Bp	RNM ISSUED IN INTERNAL INTERRUPT MODE

NOTES

1. The address of the instruction which follows the RNM instruction is stored in the appropriate interrupt register (EIR or IIR) when the RNM instruction is executed. This register therefore contains the address of the first instruction executed in the interrupt routine when the next interrupt of the same type occurs. This instruction should be an SVI instruction, which should be the first instruction executed in any interrupt service routine.

- 2. The method of coding interrupt service routines is described in Appendix D, "Interrupt Processing."
- 3. The RNM op code is "privileged" op code which has special significance when used with a Type 1201, 1251, 2201, or 4201 processor equipped with the Storage Protect Feature (see Appendix E).
- 4. This instruction is intended for use in the interrupt mode and should not be issued in the standard mode.

EXAMPLE

The simplified coding below shows a convenient method of restoring the starting address of the external interrupt routine (EXT2) in EIR when the normal program sequence is resumed.

CODING FORM									
EM							PROGRAMMER	DATE	PAGE OF
	2	ARK	LOCATION				OPERANDS		
3_4			8	15	, 20	21		62 63	· · · · · · · · · · · · · · · · · · ·
		Π	RESUME	RNM)		
.			EXT2	SVI		45			
					ί.				
Ì					2		INTERRUPT ROUTINE		<u> </u>
)				<u> </u>
İ			<u> </u>		Σ.		 	<u> </u>	<u></u>
				B .		RESUME	J		
	RD	BER	RD Y M IBER P K 3,4 567	RD TM LOCATION	RD T LOCATION OPERA IBER E R LOCATION COI 3 4 15 6 7 8 14 15	RD V M IBER LOCATION OPERATION CODE 3,415 6 7 8,	RD V N OPERATION BBER E COL COL 3,415 6 7 8 1415 20121 RESUME RNM 1415 20121 1 1	RD V M LOCATION OPERATION OPERANDS 3.415 6.7 8	EM PROGRAMMER DATE RD I M LOCATION OPERATION CODE OPERANDS 3 4 15 6 7 8 14 15 20 21 1 1 62 63 1 I RES,UME RNM Image: RNM <td< td=""></td<>

EDITING

• MOVE CHARACTERS AND EDIT



FUNCTION

Format a: The MCE instruction is used to insert identifying symbols and punctuation and to suppress unwanted zeros in a data field. The A field of an MCE instruction contains the information to be edited. The B field contains an edit control word which provides a framework for the edit operation. When an MCE instruction is executed, the data in the A field is moved to the B field where it is punctuated and formatted according to the edit control word already stored in that field.

> NOTE: An LCA instruction can be used to load the control word into the field where the edited information will eventually go. For instance, if the edited information is to be printed, the control word should be loaded into the print image area and the address of this area should be used as the B address of the MCE instruction.

Editing is performed according to the following rules:

RULE 1. Any character in the Series 200 character set can be used in the edit control word. Those characters having special meanings are listed in Table 8-22. Any other character, if included in the edit control word, remains in the edited result in the position where written.

RULE 2. A word mark in the high-order position of the B field controls the edit operation.

RULE 3. The number of replaceable characters in the edit control word must be at least as large as the number of characters in the A field.

RULE 4. Data is transferred from the A field character by character, from right to left. If a zero suppression symbol is not sensed in the edit control word, the edit operation terminates when the B-field word mark is sensed. A zero suppression symbol causes the edited result field to be scanned from left to right. During this scan, high-order zeros and commas are automatically replaced by blanks (unless an asterisk appears immediately to the left of the zero suppression symbol — see rule 5). Zero suppression is terminated by any of the following:

a. a decimal digit from 1 through 9,

b. a decimal point, or

c. the location that initially contained the zero suppression symbol.

RULE 5. An asterisk immediately to the left of the zero suppression symbol in the control word causes high-order zeros and commas to be replaced by asterisks instead of blanks in a zero suppression operation. High-order blanks are also replaced by asterisks.

RULE 6. A dollar sign immediately to the left of the zero suppression symbol in the control word is replaced with an A-field character and causes the edited result to be rescanned following the zero suppression operation. During this scan, the dollar sign is "floated" to the left of the high-order significant digit in the edited result.

CONTROL CHARACTER	FUNCTION
b (blank)	Blanks are replaced with A-field characters such that the rightmost character in the A field re- places the rightmost blank in the edit control word and all higher-order A-field characters replace successively higher-order blanks.
0 (zero)	This symbol specifies zero suppression. Its lo- cation in the control word is interpreted as the rightmost limit of zero suppression. It is re- placed with an A-field character.
(decimal point)	The decimal point remains in the edited field in the position where written.
, (comma)	Commas remain in the edited field where written unless zero suppression is specified (see rule 4). Commas in control word positions to the left of the high-order character transferred from the A field are replaced by blanks.
C_R , CR (credit) $\overline{0}$ (minus) <u>NOTE:</u> $\overline{0}$ is printed as a minus symbol.	The credit or minus symbol is undisturbed if the sign in the units position of the A field is negative. If the sign is positive, the credit (or minus) sym- bol is blanked out. A credit (or minus) symbol transferred from the A field is not subject to sign control.
378	An octal 37 is replaced by a blank in the edited field.
* (asterisk)	The asterisk remains in the edited field in the posi- tion where written unless it appears immediately to the left of the zero suppression symbol (see rule 5).
\$ (dollar sign)	The dollar sign remains in the edited field in the position where written unless it appears immedi- ately to the left of the zero suppression symbol (see rule 6).

Table 8-22. Sp	pecial Characters	in MCE	Instruction
----------------	-------------------	--------	-------------

Format b: The data contents of the A field are edited and stored in the field specified by the contents of the B-address register (BAR) according to the rules outlined above.

<u>Format c</u>: The data field specified by the contents of the A-address register (AAR) are edited and stored in the field specified by the contents of BAR according to the rules outlined above.

WORD MARKS

Formats a, b, and c:

Both the A field and the B field must have defining word marks. The A-field word mark terminates the transfer of data from the A field. The B-field word mark terminates the edit operation if no zero suppression symbol is sensed in the edit control word or if automatic dollar sign insertion is specified in conjunction with zero suppression. The B-field word mark is erased after terminating the edit.

If zero suppression is specified, a word mark is automatically set in the location containing the zero suppression symbol. When this word mark is sensed during the reverse scan associated with the zero suppression operation, it is erased and, if automatic dollar sign insertion is not called for, the edit operation terminates.

ADDRESS REGISTERS AFTER OPERATION

Unspecified

NOTES

- The zone bits in the units position of the A field are cleared to zero when moved to the B field. Therefore the value of the character in the units position in the A field may change when moved to the B field. For example,
- 2. Floating dollar sign insertion and automatic asterisk insertion can not be performed in the same edit operation.

an F in the units position of the A field will appear as a 6 in the result field.

3. The contents of the variant register are unspecified following the execution of this instruction. Therefore, an instruction requiring a variant character cannot be chained following an MCE instruction.

EXAMPLES¹

Data Field (A Field)	<u>(</u>)000099
Control Word (B Field)	(b) bb, bb0, bb&&0
Result of Edit	. 99

Example 1.

Data Field (A Field)	2 5454986
Control Word (B Field)	bb&bb&bbb
Result of Edit	254 54 986

Example 2.

Data Field (A Field)	◎ 00450
Control Word (B Field)	(\$) b, bb0. bb&CR*
Result of Edit	\$ 4.50 *

Example 3.

The character (37_8) is shown as an ampersand (&) in these examples. However, the ampersand is not the only equivalent of 37_8 as shown in Table B-6.

Example 4.	
Result of Edit	\$8,974.45
Control Word (B Field)	bbb , b\$0. bb
Data Field (A Field)	0 0897445

Data Field (A Field)(0)010450Control Word (B Field)(b)b, b*0.bbResult of Edit***104.50

Example 5.

INPUT/OUTPUT

PERIPHERAL DATA TRANSFERPERIPHERAL CONTROL AND BRANCH

INPUT/OUTPUT CONTROL OPERATIONS

Effective control over data transfers between the central processor and peripheral units and over the peripheral units themselves is maintained by the use of two basic instructions: Peripheral Data Transfer (PDT), and Peripheral Control and Branch (PCB). The PDT instruction is used to initiate data transfer operations and certain other related operations, such as backspace magnetic tape and advance the printer form.

The PCB instruction can perform four distinct functions: (1) it initiates strictly mechanical (non-data transfer) operations such as magnetic tape rewinds and card rejections; (2) it causes a program branch to be performed contingent upon the settings of peripheral condition indicators; (3) it changes the operational mode of a peripheral control; and (4) it allows a peripheral control to interrupt (or directs the control not to interrupt) the central processor when data transfer is completed.

Detailed programming and operating information for Series 200 peripheral devices is provided in separate publications. The remainder of this section is a summary of the PDT and PCB instructions, based on the assumption that the user is familiar with the contents of the applicable documents. In all applicable cases, the coding summary for a device is followed by a reference to the specific Honeywell manual or information bulletin where additional information can be found.

SELECTING RWC ASSIGNMENTS FOR USE IN PDT INSTRUCTIONS

As described below, the first control character (Cl) in a PDT instruction is referred to as the "read/write channel assignment." This six-bit character specifies the read/write channel(s) selected to complete the data path (see also pages 1-16 and 2-13). When coding a PDT instruction, the programmer may enter Table 8-24 to select an RWC assignment. The following discussion concerns the considerations involved in selecting RWC assignments and the correspondence between achievable data transfer rates and RWC assignments.

Considerations in Selecting RWC Assignments

At least four factors must be considered when selecting an RWC assignment. These factors are: (1) the data transfer rate of the device being addressed; (2) the processor being used; (3) the I/O sector to which the device is attached; and (4) the necessity of being upward compatible.

DEVICE DATA TRANSFER RATE

The first consideration in selecting an RWC assignment is the rated speed at which the device being addressed transfers data to or from main memory. The one or more RWC's assigned to an operation must receive memory accesses often enough to keep up with the I/O data transfer

8-110
rate of the device. For example, the RWC assignment used in a PDT instruction which addresses a Type 258 Disk Pack Drive must designate a data transfer capacity high enough to keep pace with the device's 208,000-character-per-second transfer rate.

However, due to mechanical tolerances, some devices may transfer data at instantaneous rates higher than their nominal transfer rates. In a few such cases, the devices require an RWC assignment having a greater data handling capacity than would be required if the nominal data transfer rate were maintained. As an example, a Type 204B-5 tape drive using a density of 556 bits per inch requires an RWC assignment having a data handling capacity of 167,000 characters per second, even though the nominal transfer rate for this device is less than 83,300 characters per second.

Table 8-23 lists the minimum RWC capacity requirements for each Series 200 peripheral device.

DEVICE	MINIMUM RWC CAPACITY REQUIRED (characters per second)
204A-1 Magnetic Tape Unit	83.3 KC
204A-2 Magnetic Tape Unit	167 KC
204A-3 Magnetic Tape Unit	167 KC
204B-1, -2 Magnetic Tape Units 200/556 bpi	83.3 KC
204B-3, -4 Magnetic Tape Units 200/556 bpi	83.3 KC
204B-5 Magnetic Tape Unit 200 bpi 556 bpi	83.3 KC 167 KC
204B-7 Magnetic Tape Unit 200/556/800 bpi	83. 3 KC
204B-8 Magnetic Tape Unit 200/556 bpi 800 bpi	83.3 KC 167 KC
204B-9 Magnetic Tape Unit 200/556 bpi 800 bpi 1200 bpi	83.3 KC 167 KC 167 KC
204B-11, -12 Magnetic Tape Units 200/556 bpi	83.3 KC
204C-13, -14 Magnetic Tape Units	83.3 KC
206 Printer	167 KC
214-1 Card Punch	83.3 KC

Table 8-23. Minimum RWC Capacity Requirements for Series 200 Peripheral Devices

Table 8-23 (cont).	Minimum RWC Capacity	y Requirements for	Series 200 Peripheral Devices
--------------------	----------------------	--------------------	-------------------------------

DEVICE	MINIMUM RWC CAPACITY REQUIRED (characters per second)
214-2 Card Reader/Punch	
Read	83.3 KC
Punch 222 Printers (All Models) ¹	83.3 KC 167 KC
	83.3 KC
223 Card Reader 223-2 Card Reader	83.3 KC
224-1, -2 Card Reader/Punch	
Read	83.3 KC
Punch 227 Card Reader-Card Punch	83.3 KC
Read	167 KC
Punch 232 MICR Reader-Sorter and Control	167 KC 83.3 KC
	83.3 KC
233-2 MICR Control	83.3 KC
209 Paper Tape Reader	
209-2 Paper Tape Reader	83.3 KC 83.3 KC
210 Paper Tape Punch	167 KC
212 On-Line Adapter	167 KC
212-1 Central Processor Adapter	83.3 KC
213-4 Time-of-Day Clock 220-1, -2, -3 Consoles	83.3 KC
	83.3 KC
234 Calcomp Plotter Control 235 Optical Journal Reader Control	83.3 KC
237 Bill Feed Printer Control	167 KC
258 Disk Pack Drive	250 KC
259 Disk Pack Drive	250 KC
259A Disk Pack Drive	167 KC
259B Disk Pack Drive	167 KC
261 Disk File	250 KC
262 Disk File	250 KC
270 Random Access Drum Storage (All Models)	167 KC
281 Single-Channel Communication Controls ² (All Models)	83.3 KC
286-1, -2, -3 Multi-Channel Communi- cation Controls	83.3 KC
286-4, -5 Message-Mode, Multi-Channe Communication Controls ³	83.3 KC
287 AUTODIN Communication $Control^2$	83.3 KC
287-1 USASCII AUTODIN Communication Control ²	83.3 KC

¹When a 222-3, -4, -5, or -6 printer is equipped with the Print Buffer (Feature 036), the transfer rate must be either 83.3 KC or 167 KC.

 2 The 281-2F, 287, and 287-1 controls require exclusive assignment of two 83.3 KC RWC's when operating in full-duplex mode.

³The maximum RWC capacity that can be assigned to a 286-4 or 286-5 is 167 KC.

THE PROCESSOR BEING USED

Each Series 200 processor except the 1201 and 1251 comes with a basic and an expanded I/O configuration. These I/O configurations include different numbers of RWC's. Clearly, then, the identity of the processor being used and whether or not it is an expanded configuration will help to determine what RWC assignments are available for use. For example, in the basic (3-channel) Type 201-2 processor, eight RWC assignments are available. Input/output operations proceeding at rates up to 167,000 characters per second can be handled on individual channels by designating either of two RWC assignments available for each channel. Two RWC assignments are provided for interlocking channels to handle rates of up to 333,000 and 500,000 characters per second, respectively. Adding Feature 016 to a Type 201-2 allows the use of two additional RWC assignments: one to increase I/O flexibility by permitting a fourth simultaneous I/O operation, and the other to interlock two channels in such a way as to achieve a 250,000-character-per-second transfer rate. Note that the maximum data transfer rate (all channels) achievable with the expanded I/O configuration remains 500,000 characters per second.

As indicated in Section II, Type 4201 processors are equipped with variable-speed read/ write channels. No more than two RWC's (a primary and the corresponding auxiliary) are ever made busy by a single RWC assignment. RWC's not made busy by a high-speed transfer are available for use in other operations. For example, in a basic 4201, a 250,000-character-persecond transfer from an I/O device in sector 1 can be handled using RWC assignment 55_8 and only RWC 3 will be tied up. The other three sector 1 RWC's will still be available for use in other operations, e.g., three 83,300-character-per-second transfers.

The "sector escape" code feature of the Type 4201 (used in both PDT and PCB instructions) makes variable-speed read/write channels even more attractive. An escape code allows an RWC normally restricted to operating in one sector to be used for I/O transfers in another sector. For example, an escape code can be used to assign RWC 1, normally used only in sector 1, to a data transfer in sector 2.

This facility enables the programmer to transfer RWC's temporarily to a sector performing several low-speed operations from another sector in which one or two operations are using the sector's entire data handling capacity. For example, escape codes could be used in a basic 4201 to perform simultaneously the operations indicated in Figure 8-9. In this example, escape codes are used to enable RWC's 1 and 1' to operate in sector 2.

Operation	Sector	Data Transfer Rate of Operation	RWC Used
1	1	167,000 char/sec	2
2	1	333,000 char/sec	3
3	2	83,000 char/sec	1
4	2	83,000 char/sec	- 1'
5	2	83,000 char/sec	4
6	2	83,000 char/sec	4'
7	2	83,000 char/sec	5
8.	2	83,000 char/sec	6

Figure 8-9. Example of Operation Utilizing Escape Codes

INPUT/OUTPUT SECTOR TO WHICH DEVICE IS CONNECTED

Each input/output sector in a Series 200 processor has a maximum total data transfer capacity. For Model 200, 1200, 1250, and 2200 processors, this maximum is 500,000 characters per second. Sector 3 of an expanded 4201 processor can handle up to 333,000 characters per second.

The identity of the I/O sector to which the addressed device is connected also becomes a factor when selecting RWC assignments for expanded Type 2201 processors and for all 1251 and 4201 processors. In general, the RWC assigned to an operation should be associated with the sector to which the addressed device is connected. However, as indicated above, this rule can be circumvented to advantage in 4201 processors by the use of escape codes.

UPWARD COMPATIBILITY

Because of the manner in which upward compatibility has been consistently implemented in Series 200 processors, very little consideration need be given to this factor when selecting RWC assignment codes. The one case where such consideration must be given is when assigning a primary RWC for which there is no corresponding auxiliary channel in the processor being programmed to an operation faster than 83,300 characters per second. An example of such a case is the assignment of the single channel RWC 1 to a drum read operation (102,000 characters per second) to be performed in a basic (3-channel) Model 200 processor. In the basic processor, RWC 1 can handle transfer rates up to 167,000 characters per second. However, in an expanded Model 200, RWC's 1 and 1' can handle only 83,300 characters per second apiece unless they are interlocked. Thus, if the attempt were made to run the basic 200 program on an expanded 200, the RWC 1 alone would not be able to handle the drum's transfer rate. In order to avoid such problems, the following general rule should be followed:

The RWC assignment in a PDT instruction addressing a device which operates between 83, 300 and 167,000 characters per second should be such that it would interlock the primary channel and its auxiliary if the program were run in a processor equipped with both channels; i.e., its high-order digit should be 5 or 7.

Clearly, there is no need to specify the "interlock" assignment if the device runs slower than 83,300 characters per second. Rather, in the interest of making more RWC's available for use in other operations, it is often wise in such cases to specify the single-channel assignment.



FUNCTION

- Format a: The PDT instruction causes data to be transferred between a peripheral device and the main memory area whose leftmost location is designated by the A address. Data transfer is terminated according to the data medium employed. Input/output control characters specify the data path through which the transfer is to be accomplished, as indicated in Tables 8-24 and 8-26.
- Format b: Data is transferred between a peripheral device and the main memory area whose leftmost location is designated by the A address. Data transfer is terminated according to the data medium employed. Input/output control characters and an escape code specify the data path through which the transfer is to be accomplished, as indicated in Tables 8-24, 8-25, and 8-26.

Config	Uration D:	ata Handling Capacity (Char./Sec.)	RWC's Interlocked and Made Busy ¹	RWC Assign- ment Code
		Type 201, 201-1	Processors	
I	Basic	$\left\{\begin{array}{c} 167,000\\ 167,000\\ 167,000\end{array}\right.$	$\frac{1}{2}$ $\frac{3}{3}$	51 52 53
With F C	`eature 016	83,000 83,000 167,000	$\frac{\frac{1}{2}}{\frac{3}{3}}$ $\frac{1}{\frac{1}{1}}$, 1'	11 15 51
		<u>Type 201-2 F</u>	Processor	
E	Basic	$\left\{\begin{array}{c}167,000\\167,000\\167,000\\333,000\\500,000\end{array}\right.$	$\frac{\frac{1}{2}}{\frac{3}{2},\frac{3}{2},\frac{3}{2},\frac{3}{2}}$	51 52 53 56 54
With F 0	`eature)16	83,300 83,300 167,000 250,000	1 1' 1, 1' 1', <u>3</u>	11 15 51 55
		Type 1201 P	rocessor	
		Same as Type 201-2	with Feature 016.	
		Type 1251 P	rocessor	
		Sector 1		
Е	Basic	$\left\{\begin{array}{c} 83,300\\ 83,300\\ 167,000\\ 167,000\\ 167,000\\ 250,000\\ 333,000\\ 500,000\end{array}\right.$	$\frac{\frac{1}{1}}{\frac{1}{2}}, \frac{1}{1}, \frac{1}{2}, \frac{3}{1}, \frac{3}{2}, \frac{3}{3}, \frac{3}{1}, \frac{3}{1}, \frac{3}{2}, \frac{3}{3}, \frac{3}{1}, \frac{1}{1}, 2, \frac{3}{2}, \frac{3}{3}$	11 15 51 52 53 55 56 54
		Sector 2		
With F 1	`eature 115	83, 300 83, 300 167, 000 167, 000 167, 000 250, 000 333, 000 500, 000	$ \frac{\frac{4}{4}}{\frac{4}{5}}, 4' \\ \frac{5}{6} \\ \frac{4}{5}, 6^{4} \\ 5, 6^{\frac{4}{4}} \\ 4, 4', 5, 6^{\frac{4}{4}} $	31 35 71 72 73 75 76 74
		<u>Type 2201 P</u>		
	Basic Feature	Same as Type 201-2 Sector 1 same as T	2 with Feature 016. ype 201-2 with Feature 016.	
	1115	Sector 2 same as T		

Table 8-24. Description of PDT I/O Control Character C1 (Read/Write Channel Assignment)

Configuration	Data Handling Capacity (Char./Sec.)	RWC's Interlocked and Made Busy ¹	RWC Assign- ment Code
	Туре 4201	Processor	
Basic	Sector 1 same as	Type 201-2 with Feature 016.	
	Sector 2 same as	Type 2201 with Feature 1115.	
	Sector 1		
	83, 300	1	11
	83,000	2	12
	83,000	3	13
	83,000	1	15
	83,000	$\frac{1}{2!}$	16
	83,000	<u>2</u> 31	17
		5	50
	250,000	$\frac{2}{1}$	
	167,000	$\frac{1}{2}$, 1, $\frac{1}{2}$, 2, \frac	51
	167,000	2, 21	52
	167,000	<u>3</u> , 31	53
	250,000	3	55
	333,000	3	56
	500,000	$ \frac{1}{2} \\ \frac{3}{3} \\ \frac{1}{2} \\ \frac{3}{2} \\ \frac{1}{2} \\ \frac{1}{2} \\ \frac{1}{2} \\ \frac{1}{3} \\ \frac{1}{2} \\ \frac{1}{3} \\ \frac{1}{3} \\ \frac{3}{3} \\ \frac{3}{3} \\ \frac{3}{3} \\ \frac{1}{3} \\ 1$	54
	Sector 2	_	
	83, 300	4	31
	83,000	5	32
With The stress	83,000	5	33
With Feature			35
1116	۲ 83,000	4 7	
	83,000	<u>5'</u>	36
	83,000	6'	37
	250,000	<u>5</u>	70
	167,000	<u>4</u> , 4'	71
•	167,000	5,5'	72
	167,000	6,6'	73
	250,000	6	75
	333,000	6	76
	500,000	$\frac{4}{5}$ $\frac{4}{5}$ $\frac{4}{5}$ $\frac{4}{5}$ $\frac{4}{5}$ $\frac{5}{6}$ $\frac{4}{5}$ $\frac{4}{5}$ $\frac{5}{6}$ $\frac{6}{6}$	74
	Sector 3	- ·	
	83, 300	8	22
	83,000	<u></u>	23
	83,000		26
			20
	83,000	7. 01	
	167,000	8,8	62
	167,000	$\frac{\frac{8}{9}}{\frac{8}{9}}$, $\frac{8}{9}$, $\frac{9}{9}$, $\frac{8}{9}$, $\frac{8}{9}$, $\frac{9}{9}$	63
	ل 333,000	<u>9</u>	66
	rs identify the RWC whose co CLC) are used in the operat	orresponding starting and curr tion.	ent location

Table 8-24 (cont). Description of PDT I/O Control Character C1 (Read/Write Channel Assignment)

 3 Uses RWC 3 for address storage during data transfer.

⁴Uses RWC 6 for address storage during data transfer.

Note: RWC 2 cannot be active while RWC 5 is active, nor can RWC 3 be active while RWC 6 is active.

Escape Code (CE)

The escape code is part of format b. of the PDT instruction. If the second control character is one of the escape codes shown in Table 8-25, the read/write channel(s) designated by Cl is assigned to an I/O operation in the sector indicated by the escape code. The addressed device must be connected to this sector.

Table 8-25. Description of PDT I/O Character CE (Escape Code)

Escape Code	Sector to Which RWC is Assigned
10	Sector 1
12	Sector 2
13	Sector 3

Table 8-26. Description of PDT I/O Control Character C2 (Peripheral Control Designation)



CONTROL CHARACTER	DESCRIPTIC	ИС			
C2 (cont)	Sector bits must always be zeros in Model 200 and 1200 peripheral ad- dresses.				
	Peripheral Control Address Bits: These three bits, in conjunction with the preceding three bits, identify the address of the peripheral control involved in the operation. It is recommended that the following octal configurations be used for control character C2 in order to provide uni- formity among Series 200 installations:				
	Peripheral Control	Octal Address ¹			
	Magnetic Tape Control ²	00 (output) 40 (input)			
	Paper Tape Reader or Card Reader ³	41			
	Paper Tape Punch or Card Punch ³ Printer	01 02			
	Type 212 On-Line Adapter	42			
	Console	07 (output) 47 (input)			
	Disk Control 04 (output) 44 (input)				
¹ C2 configurations are made up of (1) the input/output bit and (2) the peripheral control address bits. In Series 200 systems in which sector designations apply (viz., the Models 1250, 2200, and 4200), the specification of the sector bits may alter these recommended configurations.					

Table	8-26	(cont).	Description	of PDT	I/O	Control	Character	C2
		(Pe	eripheral Con	ntrol De	sign	ation)		

²In Series 200 installations containing both 1/2-inch and 3/4-inch magnetic tape systems, the recommended addresses of 00 and 40 should be assigned to the 1/2-inch tape control.

³In Series 200 installations containing a card reader/punch unit, these recommended addresses apply. However, if the installation contains a second card reader, the reader portion of the card reader/punch should be assigned the address 43_8 and the second card reader assigned the address 41_8 .

Additional Parameters (C3 through Cn)

The specific use of these control characters is dependent upon the type of peripheral device addressed. A summary of coding for these characters may be found in Tables 8-27 through 8-33.

PUNCTUATION MARKS

The execution of this instruction neither affects nor is affected by word marks or item marks. However, record marks may terminate the data transfer, depending upon the device used and the operation performed (see the specific Honeywell publications).

ADDRESS	REGISTERS	AFTER	OPERATION

SR	AAR	BAR
NXT	А	B

8-119

NOTES

- If either the read/write channel or the peripheral control (specified by Cl and C2, respectively) is found "busy" during the extraction of a PDT instruction, the instruction is <u>re-extracted</u>: the contents of SR are set back to the address of the PDT op code, and the extraction process begins again. This process, which allows the processor to respond to interrupt signals that may occur while the PDT instruction is awaiting the availability of a read/write channel or peripheral control, is not performed in the Type 201 and 201-1 processors; PDT extraction in these two processors waits until the busy channel or control is available.
- The PDT op code is a "privileged" op code when used in a Type 1201, 1251, 2201, or 4201 processor equipped with the Storage Protect Feature (see Appendix E).
- 3. Format b. of the PDT instruction is applicable only to Type 4201 processors.
- 4. Unspecified central processor activity can occur when an attempt is made to execute a PDT instruction having a read/write channel assignment (C1) of zero. It is therefore imperative that every PDT instruction contain some legal RWC assignment.
- 5. Control character Cl of a PDT instruction is stored in the variant register.

EXAMPLE

Read a card into the 80-character image area tagged CREAD. Use RWC2 and assume that the card reader control is assigned to the logical address of octal 41. Note that the data transfer rate in a card reading operation is less than 83,300 characters per second.

CODING FORM				
PROBLEM			PROGRAMMER DAT	E PAGE OF
		OPERATIO N CODE	OPERANDS	
1 2 3 4 5 6	7 8	14 15 20		63
		PDT	CREAD, 12,41	

EASYCODER

Table 8-27. Summary of PDT I/O Control Characters

Froutput operation	the second second second second second second second second second second second second second second second s	C2 CONTROL UNIT	C3 ADDITIONAL PARAMETERS	CA ADDITIONAL PARAMETERS	C5 ADDITIONAL PARAMETERS	C6 ADDITIONAL FARAMETERS
READ	XX.	хх	none	none	none	none
PUNCH	хх	хх	none	none	none	none
Type 223 Card Reader (Ord Card Reader/Punch (Order	er No. 504), <u>Type 21</u> No. 506) or <u>Type 22</u>	4-1 Card Punch (Or 7 Card Reader/Punc	rder No. 451), <u>Type</u> ch (Order No. 564)	214-2 Card Reader/P	unch (Order No. 432	2), <u>Type 224</u>
READ	хх	хх	See Table 8-28 (page 8-124)	none	none	none
PUNCH	x x	хх	See Table 8-29 (page 8-124)	none	none	none
Types 209, 209-2, and 210	Paper Tape Equipme	nt (Order No. 507)	<u> </u>			
PRINT	x x	xx	See Table 8-30 (page 8-125)	none	none	none
	READ PUNCH <u>Type 223 Card Reader (Ord Card Reader/Punch (Order</u> READ PUNCH Types 209, 209-2, and 210	READ X X PUNCH X X Type 223 Card Reader (Order No. 504), Type 21 Card Reader/Punch (Order No. 506) or Type 22 READ X X PUNCH X X PUNCH X X rype 223 Card Reader (Order No. 506) or Type 22 READ X X PUNCH X X PUNCH X X Types 209, 209-2, and 210 Paper Tape Equipme	READ X X X X PUNCH X X X X Type 223 Card Reader (Order No. 504), Type 214-1 Card Punch (Order No. 506) or Type 227 Card Reader/Punch (Order No. 506) or Type 200, 200-2, and 210 Paper Tape Equipment (Order No. 507)	ALAD/VETTE CHARNELCONTROL UNIT ADDITIONAL PARAMETERSREADX XX XPUNCHX XX XType 223 Card Reader (Order No. 504), Type 214-1 Card Punch (Order No. 451), Type Card Reader/Punch (Order No. 506) or Type 227 Card Reader/Punch (Order No. 564)READX XX XREADX XX XREADX XX XSee Table 8-28 (page 8-124)PUNCHX XX XSee Table 8-29 (page 8-124)PUNCHX XX XSee Table 8-29 (page 8-124)Types 209, 209-2, and 210 Paper Tape Equipment (Order No. 507)PRINTX XX XX XSee Table 8-30 (page	READX XX XADDITIONAL PARAMETERSADDITIONAL PARAMETERSREADX XX XnonenonePUNCHX XX XnonenoneType 223 Card Reader (Order No. 504), Card Reader (Order No. 504), Type 227 Card Reader/Punch (Order No. 451), Type 227 Card Reader/Punch (Order No. 564)noneREADX XX XSee Table 8-28 (page 8-124)nonePUNCHX XX XSee Table 8-29 (page 8-124)nonePUNCHX XX XSee Table 8-29 (page 8-124)nonePUNCHX XX XSee Table 8-29 (page 8-124)noneTypes 209, 209-2, and 210 Paper Tape Equipment (Order No. 507)NonenonePRINTX XX XSee Table 8-30 (pagenone	READX XX XADDITIONAL PARAMETERSADDITIONAL PARAMETERSADDITIONAL PARAMETERSADDITIONAL PARAMETERSREADX XX XNonenonenonePUNCHX XX XNonenonenoneType 223 Card Reader (Order No. 504), Type 214-1 Card Punch (Order No. 451), Type 214-2 Card Reader/Punch (Order No. 564)nonenoneREADX XX XSee Table 8-124)nonenonenonePUNCHX XX XSee Table 8-28 (page 8-124)nonenonenonePUNCHX XX XSee Table 8-29 (page 8-124)nonenonenoneTypes 209, 209-2, and 210 Paper Tape Equipment (Order No. 507)See Table 8-30 (pagenonenonenone

8-120

	UT AUTRUL OF LATION	READ/WRITE CHANNEL	CONTROL UNIT	C) ADDITIONAL PARAMETERS	ADDITIONAL PARAMETERS	TADISTIONAL PARAMETERS	There is a second second second second second second second second second second second second second second se
	READ FORWARD	хх	x ¹ .x	6 D ³ (D=tape drive, 0 - 7) ⁶	none	none	none
н	READ REVERSE (Feature 010 or 011)	x x	x ¹ x	2 D ⁴ (D=tape drive, 0 - 7) ⁶	none	none	none
E 1/2-INCH	WRITE	x x	x ² x	2 D ⁵ (D=tape drive, 0 - 7) ⁶	none	none	none
TIC TAPE	SPACE FORWARD	xx	x ¹ x	4 D (D=tape drive, 0 - 7) ⁶	none	none	none
MAGNETIC	BACKSPACE	xx	x ¹ x	0 D (D=tape drive, 0 - 7) ⁶	none	none	none
	ERASE	xx	x ² x	0 D (D=tape drive, 0 - 7) ⁶	none	none	none
ee:	Type 204B Series Magnetic T 204C-14 Magnetic Tape Units		ь. 503), <u>Турев 204</u> В.	l -11 and 204B-12 Magn	etic Tape Units (Ord	er No. 502), or Type	s 204C-13 and
	READ FORWARD	x x	x ¹ x	6 D (D=tape drive, 0 - 3)	none	none	none
3/4-INCH	READ SUPPRESSING CHANNEL	xx	x ¹ x	5 D (D=tape drive, 0 - 3)	C 0 (C=channel to be suppressed)	none	none
TAPE	WRITE	хх	x ² x	6 D (D=tape drive, 0 - 3)	none	none	none
MAGNETIC	SKIP WRITE	хx	x ² x	4 D (D=tape drive, 0 - 3)	none	none	none
Z	BACKSPACE	x x	x ¹ x	0 D (D=tape drive, 0 - 3)	none	none	none
ee:	Honeywell Series 200 Equipm	nent Operators' Ma	nual (Order No. 040)), or <u>Type 204</u> A Serie	s Magnetic Tape Uni	ts (Order No. 863)	
	SEARCH AND READ	хх	x ¹ x	See Table 8-29 (page 8-117)	0 T 9-bit trac dress nur 0 - 777 (c	nbered	SS Sector ad- dress num- bered 0 - 47 (octal)
S DRUM	READ	хх	x ¹ x	See Table 8-31 (page 8-125)	none	none	none
RANDOM AC	SEARCH AND WRITE	xx	x ² x	See Table 8-31 (page 8-125)	0 T 9-bit trac dress nur 0 - 777 (c	nbered	S S Sector ad- dress num- bered 0 - 47 (octal)
	WRITE	x x	x ² x	See Table 8-31 (page 8-125)	none	none	none
	READ ADDRESS REGISTER	xx	x ¹ x	See Table	none	none	none

		PDT I/O CONTROL CHARACTER					
NF	OUT/OUTPUT OPERATION	CI READ/WRITE CHANNEL	C2 CONTROL UNIT	C3 ADDITIONAL PARAMETERS	C4 ADDITIONAL PARAMETERS	C5 ADDITIONAL PARAMETERS	C6 ADDITIONA PARAMET
	LOAD ADDRESS REGISTER	xx	x ² x	04	none	none	none
	STORE ADDRESS REGISTER	x x	x ¹ x	0 4	none	none	none
	WRITE INITIAL	хх	x ² x	00 or 10 *	none	none	none
	EXTENDED WRITE INITIAL	хх	x ² x	20 or 30 *	none	none	none
	WRITE	хх	x ² x	0 l or 1 l *	none	none	none
	EXTENDED WRITE	xx	x ² x	2 l or 3 l *	none	none	none
	SEARCH AND WRITE	xx	x ² x	02 or 12*	none	none	none
	EXTENDED SEARCH AND WRITE	хх	x ² x	2 2 or 3 2 *	none	nonė	none
	SEARCH AND WRITE NEXT	хх	x ² x	03 or 13 *	none	none	none
	EXTENDED SEARCH AND WRITE NEXT	xx	x ² x	2 3 or 3 3 *	none	none	none
1	SEARCH AND READ	хх	x ¹ x	0 2 or 1 2 *	none	none	none
	EXTENDED SEARCH AND READ	хх	x ¹ x	2 2 or 3 2 *	none	none	none
	SEARCH AND READ NEXT	xx	$x^1 x$	03 or 13*	none	none	none
	EXTENDED SEARCH AND READ NEXT	xx	x ¹ x	2 3 or 3 3 *	none	none	none
	READ INITIAL	xx	x ¹ x	00or 10*	none	none	none
	EXTENDED READ INITIAL	xx	x ¹ x	20or 30*	none	none	none
	READ	xx	x ¹ x	0 l or 1 l *	none	none	none
	EXTENDED READ	хх	x ¹ x	2 l or 3 l *	none	none	none

TATO	UT/OUTPUT OPERATION			PDT I/O CONTROL C	HARACTER		
INP	UT/UUTPUT OPERATION	C1 READ/WRITE CHANNEL	C2 CONTROL UNIT	C3 ADDITIONAL PARAMETERS	C4 ADDITIONAL PARAMETERS	C5 ADDITIONAL PARAMETERS	C6 ADDITIONAL PARAMETERS
	READ (NO CARRIAGE RETURN)	xx	x ¹ x	0 0	none	none	none
OLE	READ (CARRIAGE RETURN)	хх	x ¹ x	0 1	none	none	none
CONSOLE	WRITE (NO CARRIAGE RETURN)	xx	x ² x	0 0	none	none	none
	WRITE (CARRIAGE RETURN)	хх	x ² x	0 1	none	none	none
See:	Control Panels and Consoles (Mo	odels 200/1200/1	250/2200), (Order N	Io. 453)			
	TRANSFER ID character to Series 200 memory.	xx	x x	4 X (X=unused)	none	none	none
SR	ACCEPT the H-800/1800 in- struction defined in the ID register. ⁷	xx	x x	0 0	none	none	none
NE ADAPTER	ACCEPT the H-800/1800 in- struction defined in the ID register, and cause the H-800/ 1800 to branch to U+3 or U+5.7	xx	xx	0 4	none	none	none
ON-LINE	DO NOT ACCEPT the H-800/ 1800 instruction defined in the ID register; rather, cause the H-800/1800 program to branch to U+6 or U+7 (read or write error). ⁷	xx	xx	l U (U = any value from 1 - 7, octal)	none	none	none
	SET the device busy indicator. ⁷	xx	xx	3 X (X=unused)	none	none	none
See:	Model 212 On-Line Adapter (DS)	<u> </u> [-274)		(A=unused)			
c 281	RECEIVE	x x	x ¹ x	none	none	none	none
SCCC	TRANSMIT	хх	x ² x	none	none	none	none
TIME-OF- DAY CLOCK	TRANSFER TIME TO MEMORY	xx	xx	none	none	none	none
CENTRAL PROC- ESSOR ADAPTER	TRANSFER DATA	xx	xx	none	none	none	none
	Type 212-1 Central Processor A	dapter (Order N	0. 2391	- <u>L</u>	L	1	1

	SUIPUT OPERATION	C1 READ/WRITE CHANNEL	C2 CONTROL UNIT	PDT 1/0 CONTROL C3 ADDITIONAL PARAMETERS	CHARACTER C4 ADDITIONAL PARAMETERS	CS ADDITIONAL DARAMETERS	G6 Appitional Parameters
232 and 233-2 MICR READER- SORTERS H	ANSFER DATA	x x	x x	none	none	none	none
	pe 233-2 MICR Control (Or	rder No. 464)					-
PLOTTER CONTROL T	LOT ⁸	x x	x x	none	none	none	none
JOURNAL	ANSFER DATA	xx	x x	none	nonë	попе	none
BILL FEED PRINTER CONTROL H	RINT	хх	x x	See Table 8-30	none	none	none
	 The high-order bit Odd parity is assu Odd parity is assu Odd parity is assu Odd parity and sho 7 for even parity, 	t must be 1. t must be 0. med. If even parit med. If even parit ort gap are assumed long gap.	y is required, the fin y is required, the fin l. The first octal ch	st octal character s aracter should be 3			
	Type 203C-7 Tape	Control.	oncluding device-rea				100404 10 146

8. A complete plot can be executed by a single PDT instruction.

Table 8-28. C3 Coding for Type 209 and 209-2 Paper Tape Readers

VALUE	B BIT	A BIT	8 BIT	4 BIT	3 BIT	1 BIT
1	Not used	One character per frame	Sense end of record	Check odd parity	Read Forward	Increment CLC
0	Not used	Two charac- ters per frame	Do not sense end of record	Check even parity	Read Re- verse (Fea- ture 010 or 011)	Decrement CLC

Table 8-29. C3 Coding for Type 210 Paper Tape Punch

VALUE	B BIT	A BIT	8 BIT	4 BIT	2 BIT 1 BIT
1	Not used	One character per frame	Not used	Compute odd parity	00 = Do not punch parity 01 = Parity bit in chan-
0	Not used	Two charac- ters per frame	Not used	Compute even parity	 10 = Parity bit in chan- nel six 10 = Parity bit in chan- nel seven 11 = Parity bit in chan- nel eight

1

	Type 206 Printer	Type 2	22 Printers ¹ and Type 237 Control
C3	INTERPRETATION	C3	INTERPRETATION
00nnnn	Print, then space the number of lines specified by nnnn (1 - 15).	00nnnn	Print, then space the number of lines specified by nnnn (0 - 15).
01nnnn	Print, then space to the head of the form if the end of the form is sensed; otherwise, space the number of lines specified by nnnn (1 - 15).	01 nnnn	Print, then space to channel one of the format tape (HOF) if channel two of the format tape (EOF) is sensed; otherwise, space the number of lines specified by nnnn (0 - 15).
l l nnnn	Do not print; space the number of lines specified by nnnn (1 - 15).	l lnnnn	Do not print; space the number of lines specified by nnnn (0 - 15).
100011	Print, then space to the head of the form.	100xxx 101xxx	Print, then space to channel xxx. ² Do not print; space to channel xxx. ²
101111	Do not print; space to the head of the form. 53	000 001 010 011 100 101 110 111	Channel 3 Channel 4 Channel 5 Channel 1 (Head of form) Channel 6 Channel 7 Channel 8 Channel 1 (Head of form) ³

Table 8-30. C3 Coding for Types 206 and 222 Printers and Type 237 Bill Feed Printer Control

¹Control characters are the same with or without the presence of the Print Buffer (Feature 036) in the printer.

² The basic Type 222-5 Printer can only space to channel 1; i.e., xxx must be 011 or 111. However, when equipped with Feature 1036 (8-channel Vertical Format Tape) this printer can space to any of the channels listed.

 3 In the 237 control, space to head of form if Read PDT has been received.

مىتىنى: ئەرىپالغان

VALUE	B BIT	A BIT	8 BIT	4 BIT	2 BIT	l BIT		
1	Override	Increment drum address register			Drum file designation			
0	Do not override	Do not increment drum address register	This is not a Read Address Register instruction	0,	- 7 (octal)			

Table 8-31.	C3 Coding	for	Tune	2704	Random	Access	Drum
Table 0-JI.	C5 Coung	TOL	rybe	210A	Kanuom	ACCESS	Drum

			PDI	: 1/0 C	CONTROL CHAR.
	, INPUT/OUTPUT OPERATION	A ADDRESS	C1	C2	C3
	FIRST DATA TRANSMISSION PDT	LOC (specifies "line 0" in 286)	хх	x ¹ x	none
-3 MCCC	RECEIVE DATA PDT	LOC+2 (specifies line ad- dress in 286)	хх	$x^1 x$	none
- 2,	TRANSMIT DATA PDT	LOC+2 (specifies line ad- dress in 286)	хх	x² x	none
Е 286-1,	LINE CONTROL PDT	LOC (specifies address of line to be controlled)	хх	x² x	none
TYPE		NOTE: The line con- trol transmission PDT instructions are listed in Table 8-33, below.			
D -5 MCCC	TRANSMIT (Load/test state only)	Leftmost character of field from which data is transferred.	хх	X ² X	Section address or line number, $00_8 - 63_8$.
286-4 AND GE-MODE	RECEIVE (Load/test state only)	Leftmost character of field to which data is transferred.	хх	x ¹ x	Section address or line number, $00_8 - 63_8$.
TYPES 28 MESSAGE	ASSIGN RWC AND LOAD SLC (Initialized or off-line state only)	Leftmost character of 5-character status field storing interrupt information.	ХХ	хх	none
	NOTES: 1. The high-order bit mu 2. The high-order bit mu			· .	

Table 8-32.Summary of PDT I/O Control Characters for Type 286 Multi-ChannelCommunication Control

Table 8-33. Type 286-1, -2, -3 Line Control Instructions

CODE ¹ (OCTAL)	INSTRUCTION	DESCRIPTION
10	Transmit last character	Inform the 286 that the last character has been sent from the central processor, and place the control unit in the receive mode for that line (after transmitting last char- acter).
60	Receive clear	Reset the bits of the logic character in the 286 memory. (This instruction should be given when power is first turned on.)

CODE ¹ (OCTAL)	INSTRUCTION	DESCRIPTION				
30	Inhibit 285 (service request)	Turn off the interrupt capability of a line that is requesting service (either input or output).				
50	Transmit idle character	Repeat the previously provided character indefinitely, without interrupts.				
40	Transmit	Stop the line from repeating character and cause an interrupt.				
74	Move Longitudinal Redundancy Check (LRC) Character	Move the LRC character from the LRC regi- ster to the data buffer register (Feature 087).				
34	Special Strobe	Activate the special strobe line to a Type 285 adapter via the Type 286 control.				
	NOTE: The control code is stored in location LOC+1. (The low-order two bits of this code must be 0.)					

Table 8-33 (cont). Type 286-1, -2, -3 Line Control Instructions

PCB PERIPHERAL CONTROL AND BRANCH

FORMAT (1/0 CONTROL CHARACTERS) OP CODE A ADDRESS CI C 2 C3 Cn []]] a. b. OP CODE A ADDRESS CI CE C2 C3 Cn ---7 c. d.

TYPES OF TEST AND CONTROL OPERATIONS

The Peripheral Control and Branch instruction can initiate four types of operations: (1) strictly mechanical peripheral device operations; (2) test and branch operations; (3) mode change operations; and (4) peripheral interrupt operations.

1. A mechanical operation is a non-data transfer operation such as rewind

magnetic tape or seek a disk pack drive cylinder.

- 2. A test and branch operation tests the status of a peripheral control and/ or a read/write channel(s). If the condition being tested (e.g., peripheral control busy, error in last card punched) is present, a program branch is performed.
- 3. A mode change operation conditions the addressed peripheral control to operate in a specific mode. For instance, the card reader control can be conditioned to reject illegally punched cards, to generate a busy signal if illegally punched cards are read, or both, depending upon the control characters of the PCB instruction.
- 4. A <u>peripheral interrupt operation</u> directs a peripheral control to change the setting of an interrupt function or an allow interrupt function (see Appendix D).

Control character Cl designates a read/write channel or combination of channels whose busy status is to be tested. If an RWC busy test is not desired, Cl must contain zeros. C2 designates the logical address of the peripheral control to be tested or actuated. The coding of this character is the same as its coding for a PDT instruction (see Table 8-26, page 8-118).

Control characters C3 through Cn designate the control and test operations. Any number of control characters may follow C2, each one designating a different operation. If control characters within a single instruction designate conflicting operations (e.g., punch Hollerith code and punch direct transcription mode), the control character to the left is cancelled by a conflicting control character to the right within the same instruction. If multiple test operations are specified within a single instruction, a branch will occur if <u>any</u> of the conditions tested is present. The specific use of characters C3 through Cn is dependent upon the type of peripheral device addressed. Tables 8-34 through 8-36 summarize the coding of these characters.

FUNCTION

- Format a: The read/write channel or channel combination specified by Cl is tested for busy status. If it is busy, a branch is made to the instruction at A. If the RWC is not busy (or if Cl is 00₈), the operation(s) specified by characters C3 through Cn is performed on the peripheral control specified by C2. This peripheral control must be connected to the input/output sector implied by the value of C1.
- Format b: The read/write channel or channel combination specified by Cl is tested for busy status. If it is busy, a branch is made to A. If the RWC is not busy, the instruction following the PCB is executed.
- Format c: The read/write channel or channel combination specified by Cl is tested for busy status. Also, the sector designated by CE is interrogated to determine whether or not it has currently available sufficient unassigned memory accesses per unit time interval to support the I/O data transfer rate implied by Cl, i.e., the data handling capacity of the RWC(s) designated by Cl (see Table 8-24). If the specified RWC is not busy and the designated sector can handle the data rate implied by Cl, the operation(s) specified by characters C3 through Cn is performed on the peripheral

control specified by C2, and the program continues in normal sequence. Otherwise, a branch is made to the instruction at A. The CE character must designate the I/O sector to which the peripheral control specified by C2 is connected (see Table 8-37 page 8-150).

Format d: The read/write channel or channel combination specified by Cl is tested for busy status. Also, the sector designated by CE is interrogated to determine whether or not it has currently available sufficient unassigned memory accesses per unit time interval to support the I/O data transfer rate implied by Cl, i.e., the data handling capacity of the RWC(s) designated by Cl (see Table 8-24). If the specified RWC(s) is not busy and the designated sector can handle the data rate implied by Cl, the program continues in sequence. Otherwise, a branch is made to the instruction at A.

PUNCTUATION MARKS

The execution of this instruction neither affects nor is affected by word marks or record marks.

ADDRESS REGISTERS AFTER OPERATION

SR	AAR	BAR	
NXT	A	Bp	NO BRANCH
JI (A)	А	NXT	BRANCH

NOTES

- 1. Formats c. and d. are applicable only to the Type 4201 processor. In order to produce a meaningful result, C1 must not be zero in these formats.
- 2. The PCB op code is a "privileged" op code when used in a Type 1201, 1251, 2201, or 4201 processor equipped with the Storage Protect Feature (see Appendix E).
- 3. Control character Cl of a PCB instruction is stored in the variant register.

EXAMPLE

In the following example, assume that the logical address of the card reader control is octal 41.

Set the card reader control to read Hollerith code (C3 = 27) and to reject automatically all cards with hole-count errors (C4 = 21). If the device is inoperable, branch to the location tagged STOP. (Note that since an RWC is not to be tested, C1 must contain zeros.)

CODING FORM

I	RO	BLE	M _								PROGRAMMER	D4	TE	PAGEOF
[C NU	ARC) IER	Ψ	N N	LOCATION	OPERATION CODE				OPERANDS			
- 6	1 2	2 3	4 5	6 6	78		4 15 20	21	المريد وروا		and the second second second second second second second second second second second second second second second	La la la la la la la la la la la la la la	2 63	
- [T				PCB	STOP	ØØ 41	27,21				<u> </u>
2		1								, , , , , , , , , , , , , , , , , , ,				<u> </u>
3		1							السويرية المرار			hand the base to	1	
4		1	Ì			<u></u>								<u></u>
5		1.	4	\square			L.			<u></u>				
6		1.	1	\square		<u></u>	· · · · · · ·		المحد ما ما م		<u> </u>			
7		1.		\parallel		<u></u>		L.					Lanie	
8		ļ.	-+	\downarrow	_	<u></u>	1	ليشيد					L	

	OPERAI	ION	PCB I/O Cl	CONTROL C	HARACTERS C3 through Cn
	Branch to A address if	device busy	хх	хх	10
	Branch to A address if	punch-check error	xx	x x	4 1
	Branch to A address if device unavailable.	Punch Hollerith code ⁴	хх	хх	2 7
	If available, set con- trol unit to:	Punch special code	xx	хх	26
UNCH		Punch direct tran- scription code (fea- ture 064)	xx	хх	2 5
214-1 CARD PUNCH		Generate busy sig- nal if punch-check error	XX	хх	2 3
		Offset-stack cards with punch-check error	XX	хх	2 1
TYPE		Offset-stack the card currently at the punch station	xx	хх	31
	Turn the control allow f	хх	x x	70	
	Turn the control allow f	хх	хх	71	
	Turn the control interru	хх	x x	74	
	Branch to A address if function is ON	хх	хх	75	
See:	Type 214-1 Card Punch	(Order No. 451)			
	Branch to A address if	device busy	хх	x ³ x	10
RD	Branch to A address if check error	хх	х ³ х	41	
2 CA	Branch to A address if	illegal punch	хх	x ³ x	42
TYPE 214-2 CARD READER/PUNCH	Branch to A address if device unavailable. If available, set con- trol unit to:	Terminate punch-feed read operations, op- erate in Hollerith mode, and accept all other cards ⁴	xx	x ³ x	27
		Read or punch special code	хх	x ³ x	2 6

	OPERAT	ION	PCB I/O	CONTROL	CHARACTERS
	OFERAI	ION	Cl	C2	C3 through Cn
		Read or punch direct transcription code (feature 064)	x x	x ³ x	2 5
(cont)		Generate busy signal if illegal punch	хх	x ³ x	24
TYPE 214-2 CARD READER/PUNCH (cont)		Generate busy signal if cycle-check or punch-check error	хх	x ³ x	2 3
		Offset-stack cards with illegal punches	x x	x ³ x	22
		Offset-stack cards with cycle-check or punch-check error	x x	x ³ x	2 1
		Operate in punch- feed read mode	x x	x ³ x	2 0
		Offset-stack the card currently at the punch station	XX	x ³ x	3 1
	Turn the control allow f	хх	x ³ x	70	
	Turn the control allow f	xx	x ³ x	7 1	
	Turn the control interru	XX	x ³ x	74	
	Branch to A address if t function is ON	хх	x ³ x	75	
See	: Type 214-2 Card Reade	er/Punch (Order No. 452)	ш)		
	Branch to A address if	device busy	x x	хх	10
	Branch to A address if a	cycle-check error	хх	хх	4 1
223-2 \ DER	Branch to A address if i	llegal punch	x x	хх	4 2
223, REA	Branch to A address if device unavailable. If available, set con-	Read Hollerith code and accept all error cards ⁴	xx	x x	2 7
TYPE CARD	trol unit to:	Read special code	xx	хх	2 6
		Read direct trans- cription code (fea- ture 044)	x	хх	2 5
		Offset-stack cards with cycle-check error	XX	XX	21

.

Table 8-34 (cont). Summary	of PCB I/0	O Control	Characters
------------------	------------	------------	-----------	------------

	OPERATI	N			L CHARACTERS
	OI LIMIT.		Cl	C2	C3 through Cn
cont)		Offset-stack cards with illegal punches	хх	хх	22
)ER (Generate busy signal if cycle-check error	хх	ХХ	23
REAI		Generate busy signal if illegal punch	хх	хх	24
223-2 CARD READER (cont)		Offset-stack the card currently at the read station.	хх	хх	3 1
23-	Turn the control allow fur	nction OFF	хх	хх	70
	Turn the control allow fur	nction ON	хх	ХX	71
: 223,	Turn the control interrup	t function OFF	хх	хх	74
ТҮРЕ	Branch to A address if th function is ON	e control interrupt	хх	хх	75
See	: <u>Type 223 Card Reader</u> (C	order No. 504)			
	Branch to A address if de	vice busy	хх	$x^3 x$	10
	Branch to A address if echo-check or read registration errors			X3 X	4 1
	Branch to A address if illegal punch			x ³ x	42
UNCH	Branch to A address if device unavailable. If available, set con- trol unit to:	Terminate punch-feed read operations, op- erate in Hollerith mode, and accept all error cards ⁴	хх	x ³ x	2 7
ц Д		Convert to special code	хх	$x^3 x$	26
ER/CARD PUNCH		Operate in direct transcription mode (Feature 064)	хх	x ³ x	2 5
READI		Generate busy signal if illegal punch	хх	x ³ x	24
-2 CARD READE		Generate busy signal if echo-check or read registration errors	хх	х ³ х	2 3
		Reject cards with illegal punches (Fea - ture 065)	хх	x ³ x	22
ТҮРЕ 224-1,		Reject cards with echo-check or read registration errors (Feature 065)	XX	X ³ X	2 1

	OPERA	TION	PCB I/	O CONTROI	CHARACTERS
			C1	C2	C3 through Cn
ont)		Operate in punch-feed read mode	хх	х ³ х	2 0
RD VCH (c		Reject card presently in the punch station	хх	х ³ х	3 1
2 CA PUN	Turn the control allow f	function OFF	хх	х ³ х	70
-1, - Ard	Turn the control allow i	unction ON	хх	х ³ х	71
224- ER C	Turn the control interru	upt function OFF	хх	х ³ х	74
TYPE 224-1, -2 CARD READER CARD PUNCH (cont)	Branch to A address if the control interrupt function is ON			x ³ x	75
Se	e: Type 224 Card Reade	r/Punch (Order No. 506)	• • <u></u>	.	• • • • • • • • • • • • • • • • • • •
	Branch to A address if	device busy	хх	хх	10
	Branch to A address if hole-count error			хх	4 1
	Branch to A address if	canch to A address if illegal punch			4 2
R	Branch to A address if device unavailable. If available, set con- trol unit to:	Terminate punch-feed read operations (Fea- ture 062), if appli- cable, operate in Hollerith mode, and accept all error cards ⁴	хх	XX	27
ADE		Read special code	хх	хх	2 6
ARD READER		Read direct tran- scription code (Fea- ture 040)	хх	хх	2 5
227 CA		Reject cards with hole-count errors	хх	хх	2 1
ТҮРЕ 2		Reject cards with illegal punches	хх	хх	22
H		Generate busy signal if hole-count error	хх	хх	23
		Generate busy signal if illegal punch	хх	хх	24
		Place previously read card in middle stacker (Feature 017)	хх	хх	3 1
		Place previously read card in the read eject stacker (Feature 017-1)	хх	хх	32

Table 8-34 (cont). Summary of PCB I/O Control Characters

Table 8-34 (cont). Summary of PCB I/O Control Charact

ſ					
ER	OPERATI	ON	PCB I/O	CONTROL C	HARACTERS
CAD			C1	C2	C3 through Cn
D RF	Turn the control allow fu	inction OFF	хх	x x	7 0
CAR.	Turn the control allow fu	nction ON	хх	x x	7 1
227 (co	Turn the control Interru	pt function OFF	хх	x x	74
TYPE 227 CARD READER (cont)	Branch to A address if th function is ON	ne control interrupt	хх	хх	75
Se	e: Type 227 Card Reader	/Punch (Order No. 564)		I	
	Branch to A address if d	evice busy	хх	x x	10
	Branch to A address if h ture 061)	ole-count error (Fea-	хх	хх	4 1
	Branch to A address if device unavailable. If available, set con- trol unit to:	Terminate punch-feed read operations (Fea- ture 062), if appli- cable, and punch Hollerith code ⁴	хх	хх	2 7
		Punch special code	хх	хх	2 6
Ŧ		Punch direct tran- scription code (Fea- ture 060)	ХХ	x x	2 5
CARD PUNCH		Reject cards with illegal punches (Fea- ture 062)	хх	xx	2 2
27 CARD		Reject cards with hole-count errors (Feature 061)	хх	xx	2 1
TYPE 22		Punch-feed read operations (Feature 062)	хх	xx	2 0
		Place previously punched card in middle stacker (Feature 017)	XX	xx	3 1
		Place previously punched card in the punch eject stacker (Feature 017-1)	хх	x x	3 2
	Turn the control allow fu	unction OFF	хх	хх	70
	Turn the control allow fu	inction ON	хх	x x	7 1

anch to A address if de anch to A address if pa anch to A address device unavailable. available, set con- ol unit to: rn the control allow fu rn the control allow fu rn the control interrup anch to A address if th action is ON	Punch (Order No. 564) Punch (Order No. 564) evice busy arity error Rewind the tape (re- verse direction) Run out the tape (for- ward direction) nction OFF nction ON ot function OFF	C1 X X X X X X X X X X X X X X X X X X X	C2 X X X X X X X X X X X X X X X	C3 through Cr 7 4 7 5 1 0 4 0 3 0 3 2 7 0 7 1 7 4
anch to A address if the Anchion is ON Cype 227 Card Reader/ anch to A address if de anch to A address if particular anch to A address if particular anch to A address device unavailable. available, set con- ol unit to: I'm the control allow fur I'm the control allow fur I'm the control allow fur I'm the control allow fur I'm the control interrupt anch to A address if the anch to A address if the anch to A address if the anch to A address if the anch to A address	Punch (Order No. 564) Punch (Order No. 564) evice busy arity error Rewind the tape (re- verse direction) Run out the tape (for- ward direction) nction OFF nction ON ot function OFF	x x x x x x x x x x x x x x x x x x x x	X X X X X X X X X X X X X X X X X X	7 5 1 0 4 0 3 0 3 2 7 0 7 1 7 4
Action is ON Cype 227 Card Reader/ anch to A address if de anch to A address if para anch to A address if para anch to A address device unavailable. available, set con- ol unit to: rn the control allow fur rn the control allow fur rn the control allow fur rn the control interrupt anch to A address if the anch to A address if the anch the anch the address if the anch the address if the anch the address if the anch the address if	Punch (Order No. 564) evice busy arity error Rewind the tape (re-verse direction) Run out the tape (for-ward direction) nction OFF nction ON ot function OFF	X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X	1 0 4 0 3 0 3 2 7 0 7 1 7 4
anch to A address if de anch to A address if pa anch to A address device unavailable. available, set con- ol unit to: rn the control allow fu rn the control allow fu rn the control interrup anch to A address if th action is ON	evice busy arity error Rewind the tape (re- verse direction) Run out the tape (for- ward direction) nction OFF nction ON of function OFF	X X X X X X X X X X X X	x x x x x x x x x x x x x x x x	4 0 3 0 3 2 7 0 7 1 7 4
anch to A address if pa anch to A address device unavailable. available, set con- ol unit to: rn the control allow fu rn the control allow fu rn the control interrup anch to A address if th action is ON	arity error Rewind the tape (re- verse direction) Run out the tape (for- ward direction) nction OFF nction ON of function OFF	X X X X X X X X X X X X	x x x x x x x x x x x x x x x x	4 0 3 0 3 2 7 0 7 1 7 4
anch to A address device unavailable. available, set con- ol unit to: rn the control allow fu rn the control allow fu rn the control interrup anch to A address if th action is ON	Rewind the tape (re- verse direction) Run out the tape (for- ward direction) nction OFF nction ON of function OFF	X X X X X X X X X X	X X X X X X X X X X X X	3 0 3 2 7 0 7 1 7 4
device unavailable. available, set con- ol unit to: .rn the control allow fu .rn the control allow fu .rn the control allow fu .rn the control interrup anch to A address if th .ction is ON	verse direction) Run out the tape (for- ward direction) nction OFF nction ON ot function OFF	X X X X X X X X	X X X X X X X X	3 2 7 0 7 1 7 4
ol unit to: rn the control allow fu rn the control allow fu rn the control interrup anch to A address if th action is ON	ward direction) nction OFF nction ON ot function OFF	x x x x x x	x x x x x x	7 0 7 1 7 4
rn the control allow fu rn the control interrup anch to A address if th action is ON	nction ON ot function OFF	x x x x	x x x x	71
rn the control interrup anch to A address if th action is ON	ot function OFF	XX	x x	74
anch to A address if th action is ON				
nction is ON	ne control interrupt	хх	xx	·
	Branch to A address if the control interrupt function is ON			75
ypes 209, 209-2, and	210 Paper Tape Equipme	ent (Order	No. 507)	• • • • • • • • • • • • • • • • • • •
anch to A address if de	evice busy	хх	хх	10
Branch to A address if tape-low condition is true			XX	60
Turn the control allow function OFF			хх	70
Turn the control allow function ON			хх	71
Turn the control interrupt function OFF			хх	74
Branch to A address if the control interrupt function is ON			хх	75
ypes 209, 209-2, and	210 Paper Tape Equipme	ent (Order	No. 507)	
anch to A address if d	evice busy	хх	хх	10
anch to A address if p	rint error	хх	хх	4 0
t 	rn the control allow fu rn the control allow fu rn the control allow fu rn the control interrup anch to A address if th ction is ON ypes 209, 209-2, and anch to A address if d	rn the control allow function OFF rn the control allow function ON rn the control interrupt function OFF anch to A address if the control interrupt ction is ON	rue rn the control allow function OFF X X rn the control allow function ON X X rn the control interrupt function OFF X X anch to A address if the control interrupt X X ction is ON ypes 209, 209-2, and 210 Paper Tape Equipment (Order anch to A address if device busy X X	truern the control allow function OFFX XX Xrn the control allow function ONX XX Xrn the control allow function OFFX XX Xrn the control interrupt function OFFX XX Xanch to A address if the control interruptX XX Xypes 209, 209-2, and 210 Paper Tape Equipment(Order No. 507)anch to A address if device busyX XX X

	OPERATION	PCB I/O	CONTROL	CHARACTERS
		Cl	C2	C3 through Cn
н Ц Ц	Branch to A address if device busy	хх	хх	10
PRINTER	Branch to A address if print error	x x	хх	4 0
-6 PI	Branch to A address if paper is moving	x x	x x	2 0
، 5,	Branch to A address if busy or paper is moving	x x	хх	30
3, -4,	Branch to A address if end of form	x x	x x	0 1
2, -	Branch to A address if channel eight	x x	x x	02
-1, -	Turn the control allow function OFF	xx	x x	70
222	Turn the control allow function ON	x x	x x	7 1
TPE	Turn the control interrupt function OFF	x x	x x	74
н	Branch to A address if the control interrupt function is ON	x x	хх	75
	E: PCB instructions with C3 characters 01, 02, 222-5 printer. However, the 222-5 equipped Format Tape) can perform all of the operation Control characters are the same with or with (Feature 036) in the printer.	l with Featur ons listed.	e 1036 (8-C	hannel Vertical
	Rewind	хx	x² x	2 D (D=tape drive, 0 - 7)
STIN	Rewind and release	хх	x ¹ x	2 D (D=tape drive, 0 - 7)
TIC TAPE UNITS 1/2-INCH	Branch to A address if read busy	хх	x ¹ x	0 D (D=tape drive, 0 - 7)
MAGNETIC 1/2-	Branch to A address if write busy	xx	x ² x	0 D (D=tape drive, 0 - 7)
MAC	Branch to A address if read/write error	хх	x ² x	4 D (D=tape drive, 0 - 7)
	Branch to A address if beginning of tape	хх	x ¹ x	6 D (D=tape drive, 0 - 7)

#2-139

	OPERATION	PCB I/	O CONTRC	L CHARACTERS
		Cl	C2	C3 through Cn
MAGNETIC TAPE UNITS 1/2-INCH (cont)	Branch to A address is end of tape	x x	x ² x	6 D (D=tape drive, 0 - 7)
TA VCH	Turn the control allow function OFF	ХХ	x ³ x	70
	Turn the control allow function ON	хх	x ³ x	7 1
I/NE	Turn the control interrupt function OFF	X X	X ³ X	74
MAG	Branch to A address if the control interrupt function is ON	x x	х ³ х	75
	 Type 204B Series Magnetic Tape Units (Order Magnetic Tape Units (Order No. 502), or Type Units (Order No. 623) The Type 204B-11 and 204B-12 Magnetic Tape nations in the range 0-3 and are unable to exect Tape drive designations for the Type 204C-13 	es 204C-13 a e Units are li cute the com and 204C-14	nd 204C-14 mited to ta mand "rewi Magnetic 7	Magnetic Tape pe drive desig- nd and release." Tape Units must
	be either 0 or 1; these units cannot execute th	e "rewind an	d release"	command.
	Rewind	XX	x ² x	2 D (D=tape drive, 0 - 3)
	Release	XX	x ¹ x	2 D (D=tape drive, 0 - 3)
NCH	Branch to A address if read busy	X X	x ¹ x	0 D (D=tape drive, 0 - 3)
S 3/4-INCH	Branch to A address if write busy	XX	x ² x	0 D (D=tape drive, 0 - 3)
		11		
UNITS	Branch to A address if read/write error	X X	x x	4 D (D=tape drive, 0 - 3)
UNITS	Branch to A address if read/write error Branch to A address if beginning of tape	x x x x	x x x ¹ x	(D=tape drive, 0 - 3) 6 D
				(D=tape drive, 0 - 3) 6 D (D=tape drive,

Table 8-34 (cont). Summary of PCB I/O Control Characters

S	Table 8-34 (cont). Summary of PCB 1/	PCB I/O CONTROL CHARACTERS			
UNITS)					
<u>(1</u>)	OPERATION	C1	C2	C3 through Cn	
TAPE H (cont	Turn the control allow function OFF	XX	$x^3 x$	70	
	Turn the control allow function ON	XX	x ³ x	71	
LINC.	Turn the control interrupt function OFF	X X	x ³ x	74	
MAGNETIC 3/4-INC	Branch to A address if the control interrupt function is ON	XX	x ³ x	75	
See:	Series 200 Equipment Operators' Manual (Order Tape Units (Order No. 863)	No. 040),	Type 204A	Series Magnetic	
M	Branch to A address if device busy ⁵	x x	x x	0 X or 1 X (X=unused)	
270A RANDOM ESS DRUM	Branch to A address if error indicator is ON	хх	хх	4 X (X=unused)	
A R DR	Turn the control allow function OFF	хх	хх	70	
107 SSS	Turn the control allow function ON	хх	ХХ	71	
C E C E C E	Turn the control interrupt function OFF	хх	ХХ	74	
TYPE	Branch to A address if the control interrupt function is ON	хх	XX	75	
See:	Type 270A Random Access Drum and Control (C	Order No. 0	09)		
TYPE 220-1 CONSOLE	Branch to A address if device busy	хх	x ² x	10	
See:	Control Panels and Consoles (Models 200/1200/	1250/2200),	(Order No	o. 453)	
2 E	Branch to A address if device busy	x x	x ² x	1 0	
220 OL	Reset the interrupt function	хх	x ² x	76	
T YPE 220-2 CONSOLE	Branch to A address if the interrupt function is ON	x x	x ² x	77	
See:	Control Panels and Consoles (Models 200/1200/	1250/2200),	, (Order No	b. 453)	

	OPERATION	PCB I/O CONTROL CHARACTERS			
	OFERATION	C1	C2	C3 through Cn	
-3 CONSOLE	Branch to A address if device busy	x x	x ² x	10	
	Turn the allow function OFF	x x	x ² x	7 0	
	Turn the allow function ON ⁸	хх	x ² x	7 1	
	Turn the data termination interrupt function OFF	хх	x ² x	74	
YPE 220-3	Branch to A address if data termination interrupt function is ON	хх	x ² x	75	
ΤΥ	Turn the manual interrupt function OFF ⁹	x x	x ² x	7 6	
	Branch to A address if manual interrupt function is ON^9	x x	x ² x	77	
See	e: Control Panels and Consoles (Models 200/12)	00/1250/220	00), (Order	No. 453)	
	Branch to A address if device busy	хх	x ³ x	0 X or 1 X (X=unused)	
ER	Branch to A address if data transfer is in progress	хх	х ³ х	7 X (X=unused)	
ADAPTER	Branch to A address if error or incomplete indicator is set	хх	Х ³ Х	4 X	
- LINE /	Branch to A address if parity error is stored	ХХ	х ³ х	5 X (X=unused)	
12 ON	Branch to A address if incomplete error is stored	ХХ	x ³ x	6 X (X=unused)	
YPE 2	Place control character C4 in the ID register if data transfer is not in progress	хх	x ³ x	C3: 2 X (X=unused)	
H				C4: octal char- acter to be placed in ID register	
	Branch to A address unconditionally, and clear the ID register	хх	x ³ x	3 X (X=unused)	
See	e: Model 212 On-Line Adapter (DSI-274)		······································		
DISK DE- VICES	Branch to A addressSeek out the cylinderif specified device is(specified by C5 andbusy; otherwise, setC6) in the packcontrol unit to:(specified by C4).	хх	x ² x	C3: 2 D (D=device address, 0-7) C4: 00	

Table 8-34 (cont).	Summary of PCB I/O Cont	trol Characters
--------------------	-------------------------	-----------------

CDDD truck			PCB I/O CONTROL CHARACTERS			
OPERATION		Cl	C2	C3 through Cn		
					C5 and C6: 0000 to 0143 for the Type 258, 0000 to 0312 for the Type 259.	
		<u>Restore</u> the specified device to cylinder zero.	xx	x ¹ x	3D (D=device address, 0-7).	
	Branch to A address if specified device is not busy; otherwise, set control unit to:	<u>Continue</u> with the next sequential record the operation (read or write) being per- formed with the cur- rent record.	ХХ	x ¹ x	7D (D=device address, 0-7).	
	Branch to A address if	хх	x ² x	10		
DISK DEVICES (cont)	Branch to A address if <u>device busy</u> .		ХХ	х ² х	C3: 0 D (D=de- vice ad- dress, 0-7) C4: 0 0 or another valid C3 character	
DISK	Branch to A address if condition occurred dur instruction.	хх	x ² x	5 0		
	Branch to A address if	хх	x ² x	60		
	Set control unit to over FORMAT WRITE PERI	хх	x ² x	4 0		
	Turn control allow fund	ction OFF.	хх	x ² x	70	
	Turn control allow fund	ction ON.	хх	X ² X	7 1	
	Turn drive allow functi	on OFF.	хх	x² x	72	
	Turn drive allow functi	хх	X ² X	73		
	Turn control interrupt	function OFF. ⁷	хх	$x^2 x$	74	
	Branch to A address if function is ON.	хх	x ² x	75		
	Turn drive interrupt fu	nction OFF.	x x	х ² х	76	

۰.

	OPERATION		<u>,</u>	CHARACTERS
2.054		C1	C2	C3 through Cn
DISK DE- VICES	Branch to A address if device interrupt function is ON.	хх	x ² x	77
See	: Disk Devices and Controls (Order No. 514)	ι	,	······
	Branch to A address if device busy	хх	x ³ x	10
	Branch to A address if parity error	хх	x ³ x	4 0
NEL Rol	Branch to A address if error other than parity error	хх	x ³ x	50
LE CHANNEL	Branch to A address if the 281 is in trans- mit mode and requesting data for trans- mission onto line	хх	x ³ x	6 0
TYPE 281 SINGLE COMMUNICATION	Branch to A address if the 281 is in re- ceive mode and requesting that central processor take received data	хх	x ³ x	6 1
PE 2 MMU	Turn the allow function OFF	хх	x ⁶ x	70
ТҮ. СО]	Turn the allow function ON	хх	x ⁶ x	7 1
	Turn the interrupt function OFF	хх	x ⁶ x	7 4
	Branch to A address if allow and interrupt functions are ON	хх	x6 x	. 75
	Branch to A address if device busy (Fea- ture 071)	0 0	x ⁶ x	10
MER	Turn the allow function OFF	0 0	x ⁶ x	7 0
TIM	Turn the allow function ON	0 0	x ⁶ x	7 1
INTERVAL	Turn the allow function ON (Feature 071)	00	x ⁶ x	7 3 (C4 - C6 specify time interval)
3 IN	Turn the interrupt function OFF	0 0	x ⁶ x	74
213-	Branch to A address if interrupt function is ON	0 0	x ⁶ x	7 5
TYPE	Turn the interrupt function OFF (Feature 071)	0 0	x ⁶ x	76
	Branch to A address if interrupt function is ON (Feature 071)	0 0	x6 x	77
Se	e: Type 213-3 Interval Timer and Feature 071 In	nterval Se	elector (Orde:	r No. 082)

SECTION VIII. INSTRUCTIONS

Table 8-34 (cont). Summary of PCB I/O Control Characters

	OPERATION	PCB I/O Cl	CONTROL C	HARACTERS C3 through Cn
TYPE 213-4 TIME OF DAY CLOCK	Branch to A address if device busy	хx	хх	10
	Branch to A address if device busy	хх	x ⁶ x	• 0 X or 1 0
ζ.	Branch to A address if device busy, and reserve	xx	x ⁶ x	C3: 20 C4: 00
CENTRAL ADAPTER	Branch to A address if reserve action by this central processor was not successful	xx	x ⁶ x	C3: 20 C4: 00 C5: 61
CENT CENT	Branch to A address if 212-1 is <u>not</u> set for data transfer (initiator)	x x	x ⁶ x	6 1
E 212-1 CESSOR	Branch to A address if 212-1 is set for data transfer (responder)	x x	x ⁶ x	64
TYPE PROCJ	Turn the allow function OFF	хх	x ⁶ x	70
	Turn the allow function ON	хх	x ⁶ x	7 1
	Turn the interrupt function OFF	x x	x ⁶ x	74
	Branch to A address if allow and interrupt functions are ON	x x	x6 x	75
See	: <u>Type 212-1 Central Processor Adapter</u> (Ord	ler No. 239)	
KOL	Branch to A address if control unit busy.	хх	хх	10
234 SONTROL	Turn the allow function OFF	x x	x x	70
G €	Turn the allow function ON	x x	x x	7 1
TYP] TTER	Turn the interrupt function OFF	хх	хх	74
DIO	Branch to A address if interrupt function is ON	хх	x x	75
See	: <u>Type 234 Plotter Control</u> (Order No. 561)			

		OPERATION		PCB I/O	CONTROL O	CHARACTERS C3 through Cn
1	Branch to A address if device busy		xx	xx	1 0	
CAL CONTROL	Bra	anch to A address if reader is data transfer or if control is	not_set	x x	xx	0 1
DER CO	1	rn the allow function OFF	······································	x x	хх	7 0
235 O] READ	Tu	rn the allow function ON		xx	хх	71
L		rn the interrupt function OFF		x x	хх	74
T YPE JOURNA]		anch to A address if interrupt ON	function	хх	хх	7 5
	Bra	anch to A address if control bu	ısy	хх	x x	1 0
ł		ect stacker designated;	Stacker 0	xx	хх	2 0
	Bra	ranch to A address if:	Stacker 1	xx	хх	2 1
	1.	the reader-sorter is not ready; or	Stacker 2	хх	хх	22
	2.	the 10-millisecond stacker	Stacker 3	хх	хх	2 3
RS	2.	selection period has elapsed; or	Stacker 4	хх	хх	24
ΞL			Stacker 5	хх	хх	2 5
SOI	3.	the leading edge of the document to be sorted has not passed the reading station; or	Stacker 6	x x	хх	2 6
с. Н			Stacker 7	хх	хх	27
ADI			Stacker 8	хх	хх	3 0
RE	4.	the reading station and a PDT instruction has not yet been issued; or	Stacker 9	хх	хх	3 1
MICR READER-SORTERS			Stacker X	хх	хх	3 2
			Stacker Y	хх	X X	3 3
d 233 - 2	5. the reader-sorter is per- forming an automatic reject on the document in question		Reject Stacker	хх	x x	3 7
232 and	1	Start feed. Branch to A address if feed can- not be started due to:		хх	хх	34
ТҮРЕ	1.	1. the reader-sorter not being ready; or				
	2. proper restart procedures not followed					
	Stop feed. Branch to A address if sorter- reader is not ready			хх	хх	3 5
		pocket-light control. Branch lress if:	to A	xx	хх	36

Table 8-34 (cont). Summary of PCB I/O Control Characters

ς

OPERATION			PCB I/O CONTROL CHARACTERS			
			C1	C2	C3 through Cn	
-	2. a, po	eader-sorter is not ready; or cket-light control PCB is already cocess				
	Branch	Amount field error	хх	хх	4 0	
	to A address	Process control field error	хх	хх	4 1	
	if:	Account field error	хх	ХХ	4 2	
ont)		Transit field error	хх	ХХ	4 3	
č		Auxiliary on-us field error	хх	X X	44	
ERS		Device error	хх	ХХ	5 0	
)RT]		Passed document condition	хх	хх	5 1	
READER-SORTERS (cont)	Operate in normal mode		хх	xx	خ 60	
ADE	Operate in short-document mode		xx	хх	6 1	
	Branch to A address if on-us field is complete		хх	хх	6 2	
233-2 MICR	Branch to A address if last document was a control document		xx	хх	63	
and 23	Branch to	o A address if end-of-file	xx	XX	64	
TYPE 232 an	Advance batch counter one digit. Branch to A address if the sorter-reader is not stopped or the batch counter is currently being advanced.		ХХ	XX	65	
	Turn allo	ow function OFF	x x	x x	7 0	
	Turn allo	ow function ON	хх	xx	7 1	
	Turn inte	errupt function OFF	хх	x x	74	
	Branch t is ON	o A address if interrupt function	хх	x x	75	
Se	e: <u>Type</u> 2	33-2 MICR Control (Order No. 464)				

Table 8-34 (cont). Summary of PCB I/O Control Characters

\$

•

	OPERATION		PCB I/O CONTROL CHARACTERS			
		OF EXAMINEN	C1	C2	C3 through Cn	
	Branch	Device busy	x x	x ³ x	10	
R	to A address	Form is moving	x x	x ² x	2 0	
ΓLΝ	if:	Device busy or form is moving	x x	x ³ x	3 0	
PRI		Print error or read check	x x	x ³ x	4 0	
g		Validity error	хх	x ³ x	4 1	
E O	Branch o	n channel 2 (EOF) of format tape	хх	$x^2 x$	0 1	
237 BILL FEED PRINTER CONTROL	Branch o	n channel 8 of format tape	x x	$x^2 x$	02	
D D BII	Turn on ·	validity check indicator	хх	x ¹ x	2 0	
237	Turn the	allow function OFF	x x	x x	70	
	Turn the allow function ON		x x	x x	71	
ТҮРЕ	Turn the interrupt function OFF		хх	x x	74	
	Branch to function	o A address if read interrupt is ON	xx	x ¹ x	7 5	
NOT		The high-order bit must be 1.				
NOT		Bill Feed Printer Control (Order Norther high-order bit must be 1.				
		The high-order bit must be 0.				
			out operations and to 0 for output operations			
		This control character should prece control to perform a certain action. set the control to the desired mode	It is the p	rogrammer's i	responsibility to	
		As the drum control does not permi- on another, it is considered busy if progress. (The value of the high-or case.)	either a rea	d or a write o	peration is in	
	6.	The high-order bit is ignored.				
		The interrupt functions of both the c turned on when a "not busy" status i respectively.				
	8.	For program interruption in the 201 contain the Program Interrupt Featu		processor, the	processor must	
		The manual interrupt function is app 220-3 is employed with the 201-0 or ters 76 and 77 perform no operation cases where the 201-0 or 201-1 is n	201-1 centres with other	ral processpr; central proce	C3 control chara ssors. In those	

Table 8-34 (cont).	Summary o	of PCB I/O	Control	Characters
14010 0 01 (0010).	Dummary		O O HOT OI	0110100010

Feature (012), the manual interrupt function can still be tested or turned off. Thus although the interrupt button cannot effect a manual interrupt, the corresponding function can be tested to set up a programmed interrupt.

	OPERATION		PCB I/O CONTROL CHARACTER			
		Cl	C2	C3	C4 through Cn	
1, -2 U	Branch to A address if device busy. If not busy, set the 286 to stop scanning and continue the pro- gram in sequence	хх	XX	10	none	
286-1, MCCU	Turn the allow function OFF	хх	хх	70	none	
РЕ 2 -3 М	Turn the allow function ON	хх	хх	71	none	
ТҮРЕ -3 1	Branch to A address if the interrupt was due to the 286 requesting service	хх	хх	75	none	
	Branch to A address if device busy	хх	xx	10	none	
	Branch to A address if parity error	хх	x x	4 0	none	
	Branch to A address if the interrupt was due to the 286 requesting service	хх	XX	75	none	
	Turn the allow function ON	хх	XX	71	none	
	Turn the allow function OFF	хх	XX	70	none	
	Set the 286 to the load/test state	хх	хх	25	none	
	Provide line orientation for load/test operation	хх	XX	4 1	none	
Þ	Turn the load/test state and line orientation OFF	хх	хх	24	none	
C C C	Turn the interrupt function OFF	хх	хх	74	none	
∑ ⊡	Release the RWC(S) assigned to the 286	хх	XX	27	none	
0 D	Set the halt/continue indicator to halt	хх	хх	20	none	
M-0	Set the halt/continue indicator to continue	хх	XX	21	none	
MESSAGE-MODE MCCU	Turn the parity error indicator and the parity error interrupt function OFF	хх	XX	26	none	
μ	Request the address of the next transfer that is to take place from the line designated by C4, and branch to the A address	хх	XX	36	C4: 00 to 77	
TYPE 286-4,	Abort the present instruction to the line designa- ted by C4, generate an interrupt, initiate the next instruction to the same line, and branch to the A address	ХХ	x x	33	C4: 00 to 77	
ΥТ	Abort the present instruction to the line designa- ted be C4, initiate the next instruction to the same line, and branch to the A address	хх	XX	32	C4: 00 to 77	
	Reset synchronization for the line designated by C4, and branch to the A address	хх	XX	37	C4: 00 to 77	
	Activate the special strobe line to the 285 adapter designated by C4, and branch to the A address	хх	x x	34	C4: 00 to 77	
	Deliver to the 286 the information specified by C5 et seq. for the next instruction to the line designated by C4, and branch to the A address	x x	X X	3 0	C4: 00 to 77 (See Table 8-36 for C5 et seq.)	

Table 8-35.Summary of PCB I/O Control Characters for Type 286Multi-Channel Communication Control
	OPERATION	PCB I/O CONTROL CHARACTERS									
		C1	C2	C3	C4 through Cn						
-5 MESSAGE- (cont)	Deliver to the 286 the information specified by C5 et seq. for the next instruction to the line designated by C4; then abort the present in- struction to that line, generate an interrupt, initiate the next instruction to the same line, and branch to the A address	хх	хх	33	C4: 00 to 77 (See Table 8-36 for C5 et seg.)						
TYPE 286-4, MODE MCCU	Deliver to the 286 the information specified by C5 et seq. for the next instruction to the line designated by C4, then abort the present in- struction to that line, initiate the next instruc- tion to the same line, and branch to the A address	хх	хх	32	C4: 00 to 77 (See Table 8-36 for C5 et seq.)						

Table 8-35 (cont). Summary of PCB I/O Control Characters for Type 286 Multi-Channel Communication Control

Table 8-36. PCB Control Characters C5 through C15 for Type 286-4, -5 Line Control Instructions

Control Character	Configurat	ion (Octal)	Description
C5 C6 C7		6 <u>C7</u> X XX six bits least significant six bits	Address to be loaded into RWC counters (SLC and CLC) prior to data transfer.
C8 C9	$\frac{C8}{XX}$ Bits <u>6</u> and <u>5</u> specify mode of operation of the line: $\frac{6}{5} = \frac{5}{0}$ 0 0 - Inhibit 0 1 - Receive 1 0 - Transmit 1 1 - Transmit Repeat Bit <u>4</u> is the Allow Timer bit 0 - Timer is not allowed 1 - Timer is allowed	<u>C9</u> XX Bit <u>6</u> is the response bit 0 - no interrupt is allowed at termi- nation of the in- struction. 1 - an interrupt is allowed. Bits <u>4</u> and <u>5</u> are not used and must be zero.	Control characters which specify line action; they are loaded into the next instruction section of memory.

Control Character	Configura	tion (Octal)	Description
C8 C9 (cont)	Bits 3 and 2 specify character parity 3 2 0 0 no parity 0 1 generation or checking is performed 1 0 even parity 1 1 odd parity	Bit <u>3</u> is the block parity bit 0 - block parity is not used 1 - block parity is used	
	Bit <u>1</u> is the character transfer bit 0 - one six-bit character transfer per line character 1 - two six-bit character transfers per line character	 Bit 2 is the command termination bit 0 - character recognized is the last one transferred 1 - one more data transfer is made to or from the CP after the character recognized and before command termination. Bit 1 defines block parity check bit 0 - check bit will be the half add sum of the parity bit of the preceding characters in the message. 1 - block parity character will have same parity generated or checked as the data characters. 	
C10 C11		<u>xx</u>	Eight bits (the low- order two bits of Cl0 and all six bits of Cl1) contain the first rec- ognition character.
C12 C13		2 <u>13</u> XX	Eight bits (the low- order two bits of Cl2 and all six bits of Cl3) contain the second rec- ognition character.

Table 8-36 (cont). PCB Control Characters C5 through C15 for Type 286-4, -5 Line Control Instructions

Control Character		Configuration (Octal)	Description
C14 C15	<u>C14</u> XX	C15 XX	Eight bits (the low- order two bits of Cl4 and all six bits of Cl5) contain the SIT char- acter for asynchronous lines.

Table 8-36 (cont). PCB Control Characters C5 through C15 for Type 286-4, -5 Line Control Instructions

Table 8-37. Description of PCB I/O Character CE

l

N

Escape Code	Sector to Which Device is Connected
10	Sector 1
12	Sector 2
13	Sector 3

2

APPENDIX

OCTAL NOTATION

A

Octal notation is a convenient shorthand method of writing pure binary numbers. In Series 200 programming it is used to represent such binary values as main memory addresses, variant characters, I/O control characters, and constants.

If a binary value is divided into groups of three bits, proceeding from right to left, each group may be replaced by its octal equivalent as indicated in Table A-1.

3-BIT BINARY GROUP	OCTAL EQUIVALENT
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

Table A-1. Binary-Octal Equivalents

Example 1.

The binary value

011111000101001110 when divided into three-bit groups 011 111 000 101 001 110 has an octal equivalent of 3 7 0 5 1 6 Example 2. The binary value 1010100111010 when divided into three-bit groups 1 010 100 111 010 has an octal equivalent of 1 2 4 7 2

APPENDIX A. OCTAL NOTATION

Table A-2. Decimal-Octal Conversi	ion	Table
-----------------------------------	-----	-------

-		· · · · · ·								A-										10n					·				
œ	E	0	000	009	<u>014</u>	07.4	0.22		A / A		.			MAL															0 -
RDE	DIGI	1	000 001 002	008 009 010	016 017 018	024 025 026	032 033 034	040 041 042	048 049 050	056 057 058		072 073 074			096 097 098	105	112 113 114	120 121 122	129	136 137 138	145	153	160 161	168 169	176 177	184 185	192 193	0	LOW-ORDE
N.O	OCTAL	3	003 004	011 012	019 020	027 028	035 036	043 044	051	059	067	075 076	082 083 084	091			114	122 123 124	131		146 147 148	154 155 156	162 163 164	170 171 172	178 179 180	186 187 188	194 195 196	234	
3	00	5	005	.013 014	021	029 030	037 038	045 046	054	061 062	069 070	077 078	085 086	093 094	101 102	109 110	117 118	125 126	133 134	141 142	149 150	157 158	165 166	173	181	189 190	190 197 198	5	RDER
┝		7 0000	007	015	023	031	039	047 5	6	063	071	079	087 12	095 13	103	111	119	127	135	143 21	151 22	159 23	167 24	175	183 26	27	199 30	7	
		0200 0400 0600	31 62 113	32 63 114	33 64 115	34 65 116	35 66 117	36 67 120	37 70 121	40 71 122	41 72	42 73	43		45 76	46 77	47 100	50 101	51 102		53 104	54 105	55 106	56 107	57 110	60 111	61 112	0200 0400	
		0800	144	145	146	147	150	151	152	153	123 154	124 155	156	157	127 160	130 161	131 162	132 163	133 164	165	135 166	136 167	137 170	140 171	141 172	142 173	143 174	0600	
		1000 1200 1400	175 226 257	176 227 260	177 230 261	200 231 262	201 232 263	202 233 264	234	204 235 266	205 236 267	206 237 270	207 240 271	241				214 245 276	215 246	247	217 250	220 251	221	222	223 254	224 255	225 256	1000 1200	1
		1600 1800	310 341	311 342	312 343	313 344	314 345	315 346	316 347	317 350	320 351	321 352	322 353	323		325	326	276 327 360	277 330 361	300 331 362	301 332 363	302 333 364	303 334 365	304 335 366	305 336 367	306 337 370	307 340 371	1400 1600 1800	
		2000	372 423	373 424	374 425	375 426	376 427	377 430	400 431	401 432	402 433	403 434	404 435		406 437	407 440	410 441	411 442	412 443	413 444	414 445	415 446	416 447	417	420 451	421 452	422 453	2000	
		2400 2600	454 505	455 506	456 507	457 510	460 511	461 512	462	463 514	464 515	465 516	466 517	467	470 521	471 522	472	473 524	474 525	475	476 527	477 530	500 531	501 532	502 533	503 534	504 535	2400 2600	
		2800	536 567	537 570	540 571	541 572	542 573	543 574	544 575	545 576	546 577	547 600	550 601		552 603	553 604	554 605	555 606	556 607	557 610	560 611	561 612	562 613	563 614	564 615	565 616	566 617	2800 3000	
		3200 3400	620 651	621 652	622 653	623 654	624 655	625 656	657	627 660	661	631 662		664		635 666	636 667	637 670	640 671	641 672	642 673	643 674	644 675	645 676	646 677	647 700	650 701	3200 3400	
		3600 3800	733	703 734	704 735	705 736	706 737	707 7 4 0	741	742	743	713 744	745	746	716 747			721 752		754	724 755	725 756	726 757	727 760		731 762	732 763	3600 3800	
		4000	1015	765 1016	1017	1020	1021	1022	1023	1024	1025	1026	1027	1030	1031	1032	1033	1034	1035	1036	1037	1007 1040	1041	1042	1043	1044	1045	4000 4200	
		4400 4600 4800	1077	1100	1101	1102	1103	1104	1105	1106	1107	1110	1111	1112	1113	1114	1115	1116	1117	1120	1121	1071 1122 1153	1123	1124	1125	1126	1127	4400	
		5000 5200		1162	1163	1164	1165	1166	1167	11,70	1171	1172	1173	1174	1175	1176	1177	1200	1201	1202	1203	1204	1205	1206	1207	1210	1211	4800 5000	
		5400 5600	1243	1244	1245	1246	1247	1250	1251	1252	1253	1254	1255	1256	1257	1260	1261	1262	1263	1264	1265	1235 1266 1317	1267	1270	1271	1272	1273	5200 5400 5600	
		5800 6000	1325	1326	1 327	1330	1331	1332	1333	1334	1335	1336	1337	1340	1341	1342	1343	1344	1345	1346	1347	1350 1401	1351	1352	1353	1354	1355	5800	
		6200 6400	1407 1440	1410 1441	1411 1442	1412 1443	1413 1444	1414 1445	1415 1446	1416 1447	1417 1450	1420 1451	1421 1452	1422 1453	1423 1454	1424 1455	1425 1456	1426 1457	1427 1460	1430 1461	1431 1462	1432 1463	1433 1464	1434 1465	1435 1466	1436 1467	1437 1470	6000 6200 6400	
с	5	6600 6800	1471	1472	1473	1474	1475	1476	1477	1500	1501	1502	1503	1504	1505	1506	1507	1510	1511	1512	1513	1514 1545	1515	1516	1517	1520	1521	6600 6800	_
SF NO		7000 7200	1604	1605	1606	1607	1610	1611	1612	1613	1614	1615	1616	1617	1620	1621	1622	1623	1624	1625	1626	1576 1627	1630	1631	1632	1633	1634	7000	DECIMAL
RAS		7600	1635 1666	1636 1667	1637 1670	1640 1671	1641 1672	1642 1673	1643 1674	1644 1675	1645 1676	1646 1677	1647 1.700	1650 1701	1651 1702	1652 1703	1653 1704	1654 1705	1655 1706	1656 1707	1657 1710	1660 1711	1661 1712	1662 1713	1663 1714	1664 1715	1665 1716	7400 7600	MAL
FCIMAL		8000	1717 1750	1751	1752	1753	1754	1755	1756	1757	1760	1761	1762	1763	1764	1765	1766	1767	1770	1771	1772	1773	1774	1775	1776	1777	2000	7800 8000	BAS
DFCI	5	8400	2001 2032 2063	2033	2034	2035	2036	2037	2040	2041	2042	2043	2044	2045	2046	2047	2050	2051	2052	2053	2054	2055	2056	2057	2060	2061	2062	8200 8400	SEN
		8800 9000	2114 2145	2115	2116	2117	2120	2121	2122	2123	2124	2125	2126	2127	2130	2131	2132	2133	2134	2135	2136	2137	2140	2141	2142	2143	2144	8600 8800	Ō
		9200	2176	2177	2200	2201	2202	2203	2204	2205	2206	2207	2210	2211	2212	2213	2214	2215	2216	2217	2220	2221	2222	2223	2224	2225	2226	9000 9200 9400	
		9600	2260 2311	2261	2262	2263	2264	2265	2266	2267	2270	2271	2272	2273	2274	2275	2276	2277	2300	2301	2302	2303	2304	2305	2306	2307	2310	9600	
Ľ		0,000 0,200	2342 2373																									10,00	
	10	0,600		2456	2457	2460	2461	2462	2463	2464	2465	2466	2467	2470	2471	2472	2473	2474	2475	2476	2477	2500	2501	2502	2503	2504	2505	10,40	0
	11	1,000	2506 2537	2540	2541	2542	2543	2544	2545	2546	2547	2550	2551	2552	2553	2554	2555	2556	2557	2560	2561	2562	2563	2564	2565	2566	2567	10,80	
	11	1,200 1,400 1,600	2621	2622	2623	2624	2625	2626	2627	2630	2631	2632	2633	2634	2635	2636	2637	2640	2641	2642	2643	2644	2645	2646	2647	2650	265,1	11,20	0 0
	11	1,800	2703	2704	2705	2706	2707	2710	2711	2712	2713	2714	2715	2716	2717	2720	2721	2722	2723	2724	2725	2726	2727	2730	2731	2732	2733	11,60	0
	12		2734 2765 3016	2766	2767	2770	2771	2772	2773	2774	2775	2776	2777	3000	3001	3002	3003	3004	3005	3006	3007	3010	3011	3012	3013	3014	3015	12,00	0
	12	2,600	3047 3100	3050	3051	3052	3053	3054	3055	3056	3057	3060	3061	3062	3063	3064	3065	3066	3067	3070	3071	3072	3073	3074	3075	3076	3077	12, 40 12, 60 12, 80	0
		3, 000 3, 200		31 32	3133	3134	3135	3136	3137	3140	3141	3142	3143	3144	3145	3146	3147	3150	3151	3152	3153	'31 54	3155	3156	3157	3160	3161	13,00	0
ĺ	13 13	3, 400 3, 600	3213 3244	3214 3245	3215 3246	3216 3247	3217 3250	3220 3251	3221 3252	3222 3253	3223 3254	3224 3255	3225 3256	3226 3257	3227 3260	3230 3261	3231 3262	3232 3263	3233 3264	3234 3265	3235 3266	3236 3267	3237 3270	3240 3271	3241 3272	3242 3273	3243 3274	13, 20	0
	14	3,800 1,000	3326	3327	3330	3331	3332	3333	3334	3335	3336	3337	3340	3341	3342	3343	3344	3345	3346	3347	3350	3320 3351	3352	3353	3354	3355	3356	13,80	0
	14	4, 200 4, 400	3410	3411	3412	3413	3414	3415	3416	3417	3420	3421	3422	3423	3424	3425	3426	3427	3430	3431	3432	3402 3433	3434	3435	3436	3437	3440	14,20	0
		4,600 4,800	3441 3472	3473	3474	3475	3476	3477	3500	3501	3502	3503	3504	3505	3506	3507	3510	3511	3512	3513	3514	3515	3516	3517	3520	3521	3522	14,60 14,80	
	15	5,000	3554	3555	3556	3557	3560	3561	3562	3563	3564	3565	3566	3567	3570	3571	3572	3573	3574	3575	3576	3546 3577	3600	3601	3602	3603	3604	15,00 15,20	0
	15	5,400 5,600 5,800	3636	3637	3640	3641	3642	3643	3644	3645	3646	3647	3650	3651	3652	3653	3654	3655	3656	3657	3660	3630 3661 3712	3662	3663	3664	3665	3666	15,40	0
	16	5,000 5,200	3720	3721	3722	3723	3724	3725	3726	3727	3730	3731	3732	3733	3734	3735	3736	3737	3740	3741	3742	3743	3744	3745	3746	3747	3750	15,80	0
		5,200 5,400																				3774 4025						16,20 16,40	
												н	GH-C	ORDE	RO	CTAL	DIG	ITS											
1000	-			_		_			_																				

Yr.

OCTAL-DECIMAL CONVERSION PROCEDURE

Consider the decimal number to be converted as a base and an increment. Locate the base (the next lower number which is evenly divisible by 200) in the margin of the lower chart and the increment in the body of the upper chart. The intersection of the row and column thus defined contains the high-order digits of the octal equivalent. The low-order digit appears in the margins of the upper chart opposite the increment. For example, to convert 7958 to octal, the base is 7800 and the increment is 158. Locate 158 in the upper chart and read down this column to the 7800 row below. The high-order octal result is 1742. Then read out to the margin of the upper chart to obtain the low-order digit of 6. Append (do not add) this digit to 1742 for an octal equivalent of 17, 426.

To convert an octal number to decimal, locate the high-order digits in the body of the lower chart and the low-order digit in the margin of the upper chart. Then perform the converse of the above operation.

APPENDIX

MISCELLANEOUS TABLES

B

CONTROL REGISTER	VARIANT CHARACTER (LCR & SCR Instructions)
CLC7	00
CLC1	0 1
CLC2	02
CLC3	03
CLC7'	04
CLC1'	05
CLC2'	06
CLC3'	07
SLC7	10
SLC1	11
SLC2	12
SLC3	13
SLC7'	14
SLC1'	15
SLC2'	16
SLC3'	17
CLC8	20
CLC4	21
CLC5	22
CLC6	23
CLC8'	24
CLC4'	25
CLC5'	26
CLC6'	27
SLC8	30
SLC4	31
SLC5	32
SLC6	33
SLC8'	34

Table	D 1	Control	Deviater	Designations
rabie	D-1.	Control	Register	Designations

#2**-**139

CONTROL REGISTER	VARIANT CHARACTER (LCR & SCR Instructions)
SLC4'	35
SLC5'	36
SLC6'	37
AC0	
AC1	
AC2	
AC3	
CSR	64
EIR	66
AAR	67
BAR	70
IIR	76
SR	77

Table B-1 (cont). Control Register Designations

Table B-2. Extended Move (EXM) Conditions

1

CONDITIONS	1	· · · · ·	'AR V ₅			BIT: V ₂	<u>s</u> v ₁
Type of Move							
1. A-field data bits — B	X	: 2	X I	x	х	x	1
2. A-field word-mark bits B	X	Ľ I	x :	Х	х	1	x
3. A-field item-mark bits \longrightarrow B	х		X :	Х	1	х	х
Direction of Move							
1. right to left	X	: 2	x	0	х	х	х
2. left to right	X	5 3	X	1	Х	х	Х
Termination of Move							
l. automatic after single-character move	0	()	х	х	х	х
2. A-field word mark	0		1	х	х	x	х
3. A-field item mark	1	()	х	х	х	х
4. A-field record mark	1		1 3	х	х	х	х

VARIANT CHARACTER (Octal)	BRANCH CONDITION
00	Unconditional
01	SENSE Switch 1 On
02	SENSE Switch 2 On
03	SENSE Switches 1 and 2 On
04	SENSE Switch 3 On
05	SENSE Switches 1 and 3 On
06	SENSE Switches 2 and 3 On
07	SENSE Switches 1, 2, and 3 On
10	SENSE Switch 4 On
11	SENSE Switches 1 and 4 On
12	SENSE Switches 2 and 4 On
13	SENSE Switches 1, 2, and 4 On
14	SENSE Switches 3 and 4 On
15	SENSE Switches 1, 3, and 4 On
16	SENSE Switches 2, 3, and 4 On
17	SENSE Switches 1, 2, 3, and 4 On
20	Unconditional
21	SENSE Switch 5 On
22	SENSE Switch 6 On
23	SENSE Switches 5 and 6 On
24	SENSE Switch 7 On
25	SENSE Switches 5 and 7 On
26	SENSE Switches 6 and 7 On
27	SENSE Switches 5, 6, and 7 On
30	SENSE Switch 8 On
31	SENSE Switches 5 and 8 On
32	SENSE Switches 6 and 8 On
33	SENSE Switches 5, 6, and 8 On
34	SENSE Switches 7 and 8 On
35	SENSE Switches 5, 7, and 8 On
36	SENSE Switches 6, 7, and 8 On
37	SENSE Switches 5, 6, 7, and 8 On
	ltiple SENSE switch condition, a branch ne specified conditions are met.

Table B-3. Branch on Condition Test (BCT) SENSE Switch Conditions

VARIANT CHARACTER (Octal)	BRANCH CONDITION
40	Do not branch
41	B< A (Low Compare)
42	B=A (Equal Compare)
43	$B \leq A$ (Low or Equal Compare)
44	B > A (High Compare)
45	B#A (Unequal Compare)
46	$B \ge A$ (High or Equal Compare)
47	Unconditional
50	Overflow
51	Overflow or B < A
52	Overflow <u>or</u> B=A
53	$Overflow \underline{or} B \le A$
54	Overflow <u>or</u> $B > A$
55	Overflow <u>or</u> B#A
56	$Overflow or B \ge A$
57	Unconditional
60	Zero Balance
61	Zero Balance <u>or</u> B <a< td=""></a<>
62	Zero Balance <u>or</u> B=A
63	Zero Balance <u>or</u> $B \leq A$
64	Zero Balance <u>or</u> $B > A$
65	Zero Balance <u>or</u> B#A
66	Zero Balance <u>or</u> $B \ge A$
67	Unconditional
70	Overflow <u>or</u> Zero Balance
71	Overflow or Zero Balance or $B < A$
72	Overflow or Zero Balance or B=A
73	Overflow or Zero Balance or $B \le A$
74	Overflow or Zero Balance or $B > A$
75	Overflow <u>or</u> Zero Balance <u>or</u> B#A
76	Overflow or Zero Balance or $B \ge A$
77	Unconditional

Table B-4.	Branch on	Condition	Test	(BCT)	Indicator	Conditions
------------	-----------	-----------	------	-------	-----------	------------

TE: When testing for a multiple indicator condition, a branch occurs if <u>any one</u> of the specified conditions is met.

VARIANT CHARACTER (Octal)	BRANCH CONDITION
00	Unconditional
01*	A bit is 1
02	B bit is l
03*	B and A bits are 11
04*	B and A bits are 00
05*	B and A bits are 01 (Positive sign)
06	(B and A bits are 10 (Negative sign)
07*	B and A bits are 11 (same as 03)
10	Word-mark bit is l
11*	Word-mark bit is 1, A bit is 1
12	Word-mark bit is 1, B bit is 1
13*	Word-mark bit is 1, B and A bits are 11
14*	Word-mark bit is 1, B and A bits are 00
15*	Word-mark bit is 1, Positive sign
16	Word-mark bit is 1, Negative sign
17*	Word-mark bit is 1, B and A bits are 11
20	Item-mark bit is 1
21*	Item-mark bit is 1, A bit is 1
22	Item-mark bit is 1, B bit is 1
23*	Item-mark bit is 1, B and A bits are 11
24*	Item-mark bit is 1, B and A bits are 00
25*	Item-mark bit is 1, Positive Sign
26	Item-mark bit is 1, Negative Sign
27*	Item-mark bit is 1, B and A bits are 11
30	Record mark
31*	Record mark, A bit is l
32	Record mark, B bit is l
33*	Record mark, B and A bits are 11
34*	Record mark, B and A bits are 00
35*	Record mark, Positive sign
36	Record mark, Negative sign
37*	Record mark, B and A bits are 11
40*	No punctuation (Word-mark and Item- mark bits are 00)
41*	No punctuation, A bit is 1
42*	No punctuation, B bit is 1
43*	No punctuation, B and A bits are 11
44*	No punctuation, B and A bits are 00
45*	No punctuation, Positive sign
46*	No punctuation, Negative sign
47*	No punctuation, B and A bits are 11
50*	Word mark only
51*	Word mark only, A bit is l
52*	Word mark only, B bit is l
53*	Word mark only, B and A bits are 11
54*	Word mark only, B and A bits are 00
55*	Word mark only, Positive sign
56*	Word mark only, Negative sign
57*	Word mark only, B and A bits are 11

Table B-5. Branch on Character Condition (BCC) Conditions

#2-139

VARIANT CHARACTER (Octal)	BRANCH CONDITION
60*	Item mark only
61*	Item mark only, A bit is l
62*	Item mark only, B bit is l
63*	Item mark only, B and A bits are 11
64*	Item mark only, B and A bits are 00
65*	Item mark only, Positive sign
66*	Item mark only, Negative sign
67*	Item mark only, B and A bits are 11
70*t	Unconditional
71*t	Word mark or A bit is 1
72*t	Word mark or B bit is 1
73*t	Word mark or B and A bits are 11
74*t	Word mark or B and A bits are 00
75*t	Word mark or Positive sign
76*t	Word mark or Negative sign
77*t	Word mark or B and A bits are 11
*Valid only on systems equipped (Feature 010 or 011).	d with the Advanced Programming Feature

Table B-5 (cont).	Branch on	Character	Condition	(BCC)	Conditions
-------------------	-----------	-----------	-----------	-------	------------

	Key Punch	Card Code	Central Processor Code	Octal	High Speed Printer	Key Punch	Card Code	Central Processor Code	Octal	High Speed Printer
	0	0	000000	00	0	ōor -	X, 0 or X ⁽¹⁾	100000	40	-
	1	1.	000001	01	1	J	X, 1	100001	41	- J
	2	2	000010	02	2	к	X, 2	100010	42	ĸ
- I	3	3	000011	03	3	L	x, 3	100011	43	L
	4	4	000100	04	4	м	X, 4	100100	44	M
	5	5	000101	05	5	N	X, 5	100101	45	N
	6	6	000110	06	6	0	X, 6	100110	46	0
	7	7	000111	07	7	P	X,7	100111	47	P
	8	8	001000	10	8	Q	X, 8	101000	50	Q
	9	9	001001	11	9	R	X, 9	101001	51	R
		8,2	001010	12	i i		X, 8, 2	101010	52	#
	#	8,3	001011	13	=	\$	X, 8, 3	101011	53	\$
	0	8,4	001100	14	:	*	X, 8, 4	101100	54	*
	Space	Blank	001101	15	Blank		X, 8, 5	101101	55	
	-	8,6	001110	16	> (2)		X, 8, 6	101110	56	≠ (2)
	&	8,7	001111	17		- or Ō	X or $X, 0^{(1)}$	101111	57	1/2 or ! (2) (3)
-	0 or &	R,0 or $R^{(1)}$	010000	20	+ •		8,5	110000	60	< (2)
នួនទីភ្	A	R, 1	010001	21	A	1	0,1	110001	61	1
	В	R, 2	010010	22	в	s	0,2	110010	62	S
	С	R, 3	010011	23	С	Т	0,3	110011	63	Т
	D	R, 4	010100	24	D	U	0,4	1101,00	64	U
	E	R, 5	010101	25	E	v	0,5	110101	65	v
	F	R, 6	010110	26	F	w	0,6	110110.	66	w
	G	R, 7	010111	27	G	x	0,7	110114	67	x
	н	R, 8	011000	30	н	Y	0,8	111000	70	Y
	I	R, 9	011001	31	I	Z	0,9	111001	71	Z
		R, 8, 2	011010	32	;		0,8,2	111010	72	Ø
	•	R, 8, 3	011011	33		.,	0,8,3	111011	73	
		R, 8, 4	011100	34)	%	0,8,4	111100	74	1
		R, 8, 5	011101	35	%		0,8,5	111101	75	CR
		R, 8, 6	011110	36	-		0,8,6	111110	76	(2)
	& or &	R or R,0 ⁽¹⁾	011111	37	_? (2)		0,8,7	111111	77	¢ (2)
	, ,	card c is cod (2) _{Indica}	ed in a card rea	nt to the s d or punc	h PCB instr	l processor uction.	cards). The sec code when contro ich has a 63-char:	ol character 26		

14

Table B-6. Series 200 Character Co

2) Indicates symbol which will be printed by a printer which has a 63-character drum (Type

(3) The exclamation point replaces the one-half symbol on a type roll containing the Mark II character font.

Table	B - 7.	Binary,	Octal,	and	Decimal	Equivalents
-------	---------------	---------	--------	-----	---------	-------------

Table B-8. Powers of 2

BIN.	ост.	DEC.	BIN.	OCT.	DEC.	
0	0	0	100000	40	32	
1	1	1	100001	41	33	
10	2	2	100010	42	34	
11	3	3	100011	43	35	
100	4	4	100100	44	36	
101	5	5	100101	45	37	
110	6	6	100110	46	38	
111	7	7	100111	47	39	
1000	10	8	101000	50	40	
1001	11	9	101001	51	41	
1010	12	10	101010	52	42	
1011	13	11	101011	53	43	
1100	14	12	101100	54	44	
1101	15	13	101101	55	45	
1110	16	14	101110	56	46	
1111	17	15	101111	57	47	
10000	20	16	110000	60	48	
10001	2 1	17	110001	61	49	
10010	22	18	110010	62	50	
10011	23	19	110011	63	51	
10100	24	20	110100	64	52	
10101	25	21	110101	65	53	
10110	26	22	110110	66	54	
10111	27	23	110111	67	55	
11000	30	24	111000	70	56	
11001	31	25	111001	71	57	
11010	32	26	111010	72	58	
11011	33	27	111011	73	59	
11100	34	28	111100	74	60	
11101	35	29	111101	75	61	
11110	36	30	111110	76	62	
11111	37	31	111111	77	63	

n		2 ⁿ	
0			1
1			2
2			4
3	Ì		8
4			16
5	,		32
6			64
7	ľ		128
8			256
9			512
10	<u>ا</u>	1	024
11		2	048
12		4	096
13		8	192
14		16	384
15		32	768
16		65	536
17		131	072
18		262	144
19	[524	288
20	1	048	576
21	2	097	152
22	4	194	304
23	8	388	608
24	16	777	216

B-8

Table B-9. Move or Scan VariantsMOVE OPERATION CODES

	MOVE OF EXATION CODES	
Mnemonic Op Code	Statement Name	Corresponding Move or Scan Variant
MLC	Move Left Characters	63
MLN	Move Left Numerics	61
MLW	Move Left Word Marks	64
MLZ	Move Left Zones	62
MLCA	Move Left Characters to A-Field Word Mark	23
MLCB	Move Left Characters to B-Field Word Mark	43
MLCS	Move Left Character Single	03
'MLCW	Move Left Characters and Word Marks	67
MLNA	Move Left Numerics to A-Field Word Mark	21
MLNB	Move Left Numerics to B-Field Word Mark	41
MLNS	Move Left Numeric Single	01
MLNW	Move Left Numerics and Word Marks	65
MLWA	Move Left Word Marks to A-Field Word Mark	24
MLWB	Move Left Word Mark to B-Field Word Mark	44
MLWS	Move Left Word Mark Single	04
MLZA	Move Left Zones to A-Field Word Mark	22
MLZB	Move Left Zones to B-Field Word Mark	42
MLZS	Move Left Zone Single	02
MLZW	Move Left Zones and Word Marks	66
MLCWA	Move Left Characters and Word Mark to A-Field Word Mark	27
MLCWB	Move Left Characters and Word Mark to B-Field Word Mark	47
MLCWS	Move Left Characters and Word Mark Single	07
MLNWA	Move Left Numerics and Word Mark to A-Field Word Mark	25
MLNWB	Move Left Numerics and Word Mark to B-Field Word Mark	45
MLNWS	Move Left Numeric and Word Mark Single	05
MLZWA	Move Left Zones and Word Mark to A-Field Word Mark	26
MLZWB	Move Left Zones and Word Mark to B-Field Word Mark	46
MLZWS	Move Left Zones and Word Mark Single	06
MRC	Move Right Characters	13

Table B-9 (cont). Move or Scan Variants

Corresponding Mnemonic Move or Scan Op Code Statement Name Variants Move Right Numerics MRN 11 MRW Move Right Word Marks 14 MRZ Move Right Zones 12 MRCG Move Right Characters to A-Field Group Mark-53 Word Mark MRCM Move Right Characters to A-Field Record Mark or Group Mark-Word Mark 73 MRCR Move Right Characters to A-Field Record Mark 33 MRCW Move Right Characters and Word Mark to A- or B-Field Word Mark 17 MRNG Move Right Numerics to A-Field Group Mark-Word Mark 51 MRNM Move Right Numerics to A-Field Record Mark or Group Mark-Word Mark 71 31 MRNR Move Right Numerics to A-Field Record Mark MRNW Move Right Numerics and Word Mark to A- or B-Field Word Mark 15 MRWG Move Right Word Marks to A-Field Group Mark-Word Mark 54 MRWM Move Right Word Marks to A-Field Record Mark or Group Mark-Word Mark 74 MRWR Move Right Word Marks to A-Field Record Mark 34 MRZG Move Right Zones to A-Field Group Mark-Word Mark 5**2** MRZM Move Right Zones to A-Field Record Mark or Group Mark-Word Mark 72 MRZR Move Right Zones to A-Field Record Mark 32 MRZW Move Right Zones and Word Mark to A- or B-Field Word Mark 16 MRCWG Move Right Characters and Word Marks to A-Field Group Mark-Word Mark 57 MRCWM Move Right Characters and Word Marks to A-Field Record Mark-Group Mark-Word Mark 77 MRCWR Move Right Characters and Word Marks to A-Field Record Mark 37 MRNWG Move Right Numerics and Word Marks to A-Field Group Mark-Word Mark 55 MRNWM Move Right Numerics and Word Marks to A-Field Record Mark-Group Mark-Word Mark 75

MOVE OPERATION CODES

Table B-9 (cont). Move or Scan Variants

MOVE OPERATION CODES

Mnemonic Op Code	Statement Name	Corresponding Move or Scan Variants		
MRNWR	Move Right Numerics and Word Marks to A-Field Record Mark	35		
MRZWG	Move Right Zones and Word Marks to A-Field Group Mark-Word Mark	56		
MRZWM	Move Right Zones and Word Marks to A-Field Record Mark-Group Mark-Word Mark	76		
MRZWR	Move Right Zones and Word Marks to A-Field Record Mark	36		
	SCAN OPERATION CODES			
SCNL	Scan Left to A- or B-Field Word Mark	60		
SCNR	Scan Right to A- or B-Field Word Mark	10		
SCNLA	Scan Left to A-Field Word Mark	20		
SCNLB	Scan Left to B-Field Word Mark	40		
SCNLS	Scan Left Single Position	00		
SCNRG	Scan Right to A-Field Group Mark-Word Mark	50		
SCNRM	Scan Right to A-Field Record Mark or Group Mark-Word Mark	70		
SCNRR				

INSTRUCTION SUMMARY

APPENDIX

C

INSTRUCTIONS FORMATS AND TIMING

Each Series 200 instruction is described interms of its operation code, formats, and timing formulas for the Series 200 Models 200/1200/1250/2200 in Table C-1. In addition, reference is made in each case to the page where the operations initiated by the instruction are described.

Preliminary timing formulas for the Model 4200 are given in Table C-2. Since the internal operation of the Model 4200 processor differs from that of the other Series 200 processors in that data is moved in groups of four characters (a word) rather than singly, the 4200 timing formulas differ considerably from those of the other processors.

The formulas given in both tables provide execution time in memory cycles. Equivalent expressions for symbols used in the tables are as follows:

SYMBOL	MEANING
А	Address of A-operand field.
В	Address of B-operand field.
h	The sum of the values of the multiplier digits which are less than or equal to five, plus the sum of the elevens complements of all digits whose values are greater than five.
N a	Number of characters in the A-operand field.
N aw	Number of words in the A-operand field.
N _b	Number of characters in the B-operand field.
N _{bw}	Number of words in the B-operand field.
N _{b1}	Number of words that the A field occupies in the B field, whether or not the operands have been modified by an arithmetic operation.
N _{b2}	Number of words in the B-operand field excluding N_{bl} .
N c	Number of control characters in the instruction.
Ncn	Number of control characters following control character 3 (C3).
N dd	Number of digits in the dividend.
N	Number of characters in the instruction.

SYMBOL	MEANING
Nia	Number of words in the item to be translated.
N _{ib}	Number of words in the result item.
Nic	Number of translation units (6-bit or 12-bit characters) to be translated.
Nj	Number of character locations bypassed to reach the next sequential op code.
Nm	Number of characters moved.
Nmr	Number of digits in the multiplier.
N_{q}	Number of digits in the quotient $(=N_{dd}-Z_{ld}-N_a+Z_{la}+1)$.
Nr	Number of characters referenced.
Nsc	Number of characters scanned.
^{N}st	Number of characters stored.
N _w	Number of characters in the A- or B-operand field, which- ever is shorter.
N _{wj}	Number of words bypassed to reach the next sequential op code.
N ws	Number of words stored.
n	Number of items in the table or the number of times the A operand is compared against some portion of the B operand.
Q	The value of the " i^{th} " digit of the quotient.
s	Sum of all multiplier digits.
SUM	Sum of the upwards-rounded values of all multiplier digits divided by 2.
v	Variant character.
w	Number of memory words used to store the data involved.
w _i	Number of four-character words used to store one more than the total number of characters in the instruction.
W mr	Number of words in the multiplier.
x ₀	Zero if no second scan (zero suppression); one if the scan is performed.
Y ₀	Zero if no third scan (dollar-sign insertion); one if the scan is performed.
Z	Number of characters scanned during zero suppression.
z_{la}	Number of leading zeros in the A-operand field.
Zlaw	Number of words containing leading zeros in the A-operand field.
Z _{ld}	Number of leading zeros in the dividend

SYMBOL	MEANING
Z _m r	Number of zeros in the multiplier.
Z _{ta}	Number of trailing zeros (i.e., consecutive low-order zeros) in the A-operand field.
z_{taw}	Number of words containing trailing zeros in the A-operand field.
Z _w	Number of words scanned during zero suppression.
Z _z	Zero if $Z_{la} = 0$; one if $Z_{la} \neq 0$.
\$	Number of characters scanned during dollar-sign insertion.
\$ _w	Number of words scanned during dollar-sign insertion.

- NOTE: The timing formulas presented in Tables C-1, C-2, and C-3 are based on the use of direct addressing. If address modification is used, the formulas in Tables C-1 and C-3 for the Models 200, 1200, 1250, and 2200 should be modified as follows:
 - 1. <u>Indirect Addressing</u> Add one memory cycle for each <u>character</u> extracted as a result of indirect addressing.
 - 2. <u>Indexed Addressing</u> Add three memory cycles for each indexed address.

Likewise, the use of address modification requires that the formulas in Tables C-2 and C-3 for the Model 4200 be modified as follows:

- 1. <u>Indirect Addressing</u> Add 1.16 memory cycles for each indirect address formed plus one memory cycle for each word extracted as a result of indirect addressing.
- 2. <u>Indexed Addressing</u> Add 3.167 memory cycles if one address is indexed, 5.16 memory cycles if both addresses are indexed.

Table C-1. Instruction Summary — Timing Formulas for Models 200, 1200, 1250, 2200*

all the second second	Op Octoi	Code Gard Galle	- Key Putch	Turite Purchas	Dividing (Alicense - Cycles)	an an an an an an an an an an an an an a	Through the path i	Sayusa Bari Masta	t sayan and Dec		
A	36	,R, 8, 6		Decimal Add	ARITHME' N ₁ +2+N ₂ +2N ₂ (no recomplement) ⁴ N ₁ +2+N ₂ +4N ₂ (recomplement) ⁴	a. A/A, B b. A/A c. A/	Duplicates A.	B operand. A operand only if smaller than B.	B-operand word mark.	Yes.	8-14
S	37	R or R,0 ³	å	Decimal Subtract	N ₊ +2+N ₊ +2N ₁ (no recomplement) ⁴ N ₊ +2+N ₊ +4N _b (recomplement) ⁴	a. S/A,B b. S/A c. S/	Duplicates A.	B operand. A operand only if smaller than B.	B-operand word mark,	Yes,	8-16
BA	34	R, 8, 4	•	Binary Add	$N_i + 1 + N_w + 2N_b$	a. BA/A, B b. BA/A c. BA/	Duplicates A.	B operand. A operand only if smaller than B.	B-operand word mark.	Yes.	8-17
BS	35	R,8,5		Binary Subtract	N ₁ +1+N _w +2N _b	a. BS/A,B b. BS/A c. BS	Duplicates A.	B operand. A operand only if smaller than B.	B-operand word mark.	Yes.	8-19
ZA	16	8,6		Zero and Add	N _i +1+N _w +N _b	a. ZA/A,B b. ZA/A c. ZA/	Duplicates A.	B operand. A operand only if smaller than B.	B-operand word mark.	Yes.	8-20
zs	17	8,7		Zero and Sub- tract	N ₁ +1+N _w +N _b	a. 2S/A,B b. 2S/A c. 2S/	Duplicates A.	B operand. A operand only if smaller than B.	B-operand word mark.	Yes.	8-22
м	26	R,6	F	Decimal Multiply	See Table C-3.	a. M/A, B b. M/A c. M/	Preserves B.	A and B fields.	Both word marks.	Yes.	8-23
D	27	R,7	G	Decimal Divide	See Table C-3.	a, D/A,B b. D/A c. D/	Preserves B.	A operand (divisor).	A-operand word mark.	Yes.	8-25
					LOGIC	INSTRUCTIONS					
EXT	31	R,9	I	Extract (Logical Product)	N ₁ +1+3N _w	a. EXT/A,B b. EXT/A c. EXT/	Preserves B.	Smaller oper- and.	Word mark of smaller operand.	Yes.	8-28
HA	30	R, 8	н	Half Add (Exclusive Or)	N ₁ +1+3N _w	a. HA/A,B b. HA/A c. HA/	Preserves B.	Smaller oper- and.	Word mark of smaller operand.	Yes.	8-29
SST	32	R,8,2		Substitute	N ₁ +4	a. SST/A, B, V b. SST/A, B ⁵ c. SST/A d. SST/	Preserves B.	None.	Single- character operation.	Yes.	8-30
с	33	R, 8, 3		Compare	N ₁ +2+N _w +N _b ⁶	a. C/A, B b. C/A c. C/	Preserves B.	B operand. A operand only if smaller than B.	B-operand word mark.	Yes.	8-32
в	65	0,5	v	(Unconditional)	N _i +2 ⁶	a. B/A	Bypasses B.	None.	n/a	No.	8-34
BCT	65	0,5	v	Branch on Condition Test	N ₁ +2 ⁶	a. BCT/A, V ⁷ b. BCT/	Bypasses B.	None.	n/a	Yes. 8	8-35
BCC	54	X,8,4	*	Branch on Character Condition	N _i +4	a. BCC/A, B, V ⁹ b. BCC/A, B c. BCC/A	Preserves B.	None.	Single- character operation.	Yes.	8-39
BCE	55	X,8,5		Branch if Character Equal	N ₁ +4	a. BCE/A, B, V ⁵ b. BCE/A, B c. BCE/A d. BCE/	Preserves B.	None.	Single- character operation.	Yes. ⁹	8-42
BBE	56	X,8,6		Branch on Bit Equal	N _i +4	a. BBE/A, B, V b. BBE/A, B c. BBE/A d. BBE/	Preserves B.	None.	Single- character operation.	Yes.	8-44
	-	L	J	L	CONTRO	LINSTRUCTIONS	L	L	L		L
SW	22	R, 2	в	Set Word Mark	N _i +3 ¹⁰	a. SW/A,B b. SW/A c. SW/	Duplicates A.	None.	n/a	Yes.	8-48
SI	20	R,0 or R ³	&:	Set Item Mark	N _i +3 ¹⁰	a. SI/A, B b. SI/A c. SI/	Duplicates A.	None.	n/a	Yes.	8-49
CW	23	R, 3	c	Clear Word Mark	N _i +3	a. CW/A, B b. CW/A c. CW/	Duplicates A.	Word marks are cleared.	n/a	Yes.	8-50
СІ	21	R,1	A	Clear Item Mark	N ₁ +3	a. CI/A, B b. CI/A c. CI/	Duplicates A.	None.	n/a	Yes.	8-51
н	45	X, 5	N	Halt	N ₁ +2 ⁶	a. H/ ¹¹ b. H/A c. H/A, B d. H/A, B, V	Preserves B.	None.	n/a	No.	8-52
NOP	40		-	No Operation	N ₁ +2 ¹²	a. NOP/	Bypasses A and B.	None.	n/a	No.	8-54
MCW	14	8,4		Move Characters to Word Mark	N _i +1+2N _w	a. MCW/A,B b. MCW/A c. MCW	Preserves B.	Smaller operand.	Word mark of smaller operand.	Yes.	8-55

Mnemonic	1.20	Code Card Code	Key Punch	Function	Timing (Memory Cycles) ¹	Format	Extraction Path ²	Required Word Marks	Terminated, Byt	Can Instruction Be Chained?	Desgribe On Page
<u></u>						STRUCTIONS (cont)			ليتعصر ومستخدرين	to the second second second second second second second second second second second second second second second	
LCA	15	Blank	Space	Load Characters to A-Field Word Mark	N _i +1+2N _a	a. LCA/A,B b. LCA/A c. LCA/	Preserves B.	A operand.	A-operand word mark.	Yes.	8-56
SCR	24	R, 4	D	Store Control Registers	N ₁ +5 ⁶	a. SCR/A, V ⁷ b. SCR/A c. SCR/	Bypasses B.	None.	n/a	Yes. ⁸	8-58
LCR	25	R, 5	E	Load Control Registers	N ₁ +5 ⁶	a. LCR/A, V ⁷ b. LCR/A c. LCR/	Bypasses B.	None.	n/a	Yes. ⁸	8-60
CAM	42	X, 2	к	Change Address- ing Mode	N _i +2 ¹²	a. CAM/V ⁷ b. CAM/	Bypasses A and B.	None.	n/a	Yes. ⁸	8-62
CSM	43	х, з	L	Change Sequenc- ing Mode	N ₁ +3 ¹²	a. CSM/ ¹¹ b. CSM/A c. CSM/A,B d. CSM/A,B,V	Preserves B.	None.	n/a	Yes. ⁸	8-66
EXM	10	8	8	Extended Move	N _i +1+2N _a	a. EXM/A, B, V ⁵ b. EXM/A, B c. EXM/A d. EXM/	Preserves B.	See page 8-67	See page 8-67	Yes. ⁸	8-67
MAT	60	8,5		Move and Translate	N _i +3N _a ¹³	a. MAT/A,B,V,,V b. MAT/A,B,C	See page .8-70	A operand.	Word mark in A operand or in table.	No.	8-70
MIT	62	0,2	S	Move Item and Translate	N _i +N _a +2N _{ic} ¹³	a. MIT/A, B, V ₁ , V ₂ , V ₃ b. MIT/A, B, C, V ₁	See page 8-74	None.	A-operand item mark or word mark in table.		8-74
LIB	77	0,8,7		Load Index/ Barricade Register	N _i +3 N _i +5	a. LIB/A b. LIB/A/B	Preserves B.	None.	Single- character operation.	Yes.	8-79
SIB	76	0,8,6		Store Index/ Barricade Register	N _i +3 N _i +5	a. JIB/A b. SIB/A/B	Preserves B.	None.	Single- character operation.	Yes.	8-82
TLU	57	R, 6	F	Table Lookup	$N_{i}+1+n(N_{a})+N_{b}^{14}$	a. TLU/A, B, V b. TLU/A, B c. TLU/A d. TLU	Preserves B.	A operand.	A-operand word mark.	Yes.	8-83
MOS	13	8, 3	#	Move or Scan	$\begin{array}{c} {N_{i}+1+3(N_{m})} & {}^{(14)}(Move) \\ {N_{i}+1+3(N_{gc})} & (1200 \; {\rm Scan}) \\ {N_{i}+2+2(N_{gc})} & (2200 \; {\rm Scan}) \end{array}$	a. MOS/A, B, Y b. MOS/A, B c. MOS/A d. MOS	Preserves B	See page 8-86	See page 8-86	¥ев.	8-86
	.L			·	INTERRUPT CON	TROL INSTRUCTION	IS			J	1
SVI	4 6	X ,6	0	Store Variant and Indicators	N _i +2+N _{st} +N _j ¹⁵	a. SVI/V	Bypasses A and B.	See page 8-93	See page 8=93	No.	8-92
RVI	67	0,7	x	Restore Variant and Indicators	N _i +2+N _r ⁴	a. RVI/A,V	Restores A and bypasses B.	None.	Word mark of next instruction.	No.	8-95
мс	44	X, 4	м	Monitor Call	N ₁ +2 ⁴	a. MC/	Bypasses A and B.	None.	Word mark of next instruction.	No.	8-98
RNM	41	x, 1	J	Resume Normal Mode	N ₁ +3 ¹⁶	a. RNM/A,B b. RNM/A c. RNM/	Preserves B.	None.	n/a	No.	8-99
		······			EDITING IN	STRUCTION	·····				
MCE	74	0,8,4	%	Move Characters and Edit	N ₁ +1+N _a +2N _b +2Z+2\$	a. MCE/A, B ⁷ b. MCE/A c. MCE/	Preserves B.	A operand and B operand (see page 8-106	See page 8-106	No.	8-104
	L	I	J	I	INPUT/OUTPUT	INSTRUCTIONS	I	L	L	L	L
PDT	66	0,6	w	Peripheral Data Transfer	MODEL 200: N_1+1 + data transfer time. MODELS 1200 and 1250 $(N_1-N_1+1) + (N_1+3)$ input/Subtuct cycles + 1	a. PDT/A,C ₁ ,.C _n	Bypasses B.	None.	Record mark in memory or unit record length.		8-115
					processor cycle + data transfer time, 17 MODEL 2200: $(N_{-}N_{+}1) + 2N_{-} + data$ transfer time, C						

Table C-1 (cont). Instruction Summary - Timing Formulas for Models 200, 1200, 1250, 2200*

Table C-1 (cont). Instruction Summary — Timing Formulas for Models 200 1200, 1250, 2200*

					TOP		·			
Op Code										
Mnemonic Octal	Card Code	Key Punch	Function	Timing (Memory Cycles) ¹	Format	Extraction Path ²	Required Word Marks	Terminated By:	Can Instruction Be Chained?	Described On Page:
				INPUT/OUTPUT INSTRU	CTIONS (cont)			Telefore de la companya de la company		AND AND ADDRESS OF
PCB 64	0,4	U	Peripheral Control and Branch	$\begin{array}{l} \mbox{MODEL 200:} \\ \mbox{N_i+1} \mbox{ (if no branch condition exists)} \\ \mbox{N_i+2} \mbox{ (if a branch occurs)} \\ \mbox{MODELS 1200 and 1250:} \\ \mbox{(N_i-c_i+1)+N_c input/output cycles}^{17} \\ \mbox{MODEL 2200:} \\ \mbox{(N_i-N_c+1)+2N_c} \\ \mbox{(N_i-N_c+1)+2N_c} \\ \end{array}$	a. PCB/A, C ₁ C _n	Bypasses B.	None.	n/a	No.	8-127
 ²The extraction particular sectors and the sector of the sect	erwise ind th of the v \underline{B} — The \underline{A} — The \underline{C} \underline{A} = The \underline{C} \underline{A} = The \underline{C} and \underline{B} — nate) card ory cycle can be cod cycles to can be cod cycles to can be cod can be cod an be chan ory cycle can be cod ory cycle is execute lies only t	icated, a arious is previous contents ontents of The com l code is from thi ed only is this form ed only i chained i fi from thi ed only i from thi d in a Ty o the Typ	add one memory instructions is de: contents of BAR of AAR are used of BAR are not u itents of AAR and in effect when co is formula if the in formats a. and hula if the instru in format a. when in the Type 201 or 2 is formula if the in formats a., b. is formula if the procession of the the is formula if the	cycle to each of these formu fined as follows: A are used as the B address w a sthe B address when the i sed in any format. I BAR are not used in any for ontrol character 26 is coded instruction is executed in a Type 20 ction is executed in a Type instruction is issued in the Ty instruction is executed in a Ty instruction is executed in a Ty instruction is executed in a Type instruction is executed in a Type instructin instruction is exe	when the instruction is instruction is coded in rmat. in a Card Read or Pur Type 1201 or 1251 pro 201 processor. 1-1 processor. 1-1 processor. 1-1 processor. 1-1 processor. 1-201 or 1251 pro type 1201 or 1251 pro	s coded in th h the format nch PCB ins bccessor. also a BCE cessor in th essor. bccessor. h footnote 1. le with the M	e format Op Code Op Code/A, truction. ; instruction. e format Op Code	/A. /A, B.	•	

Mnemonic Op Code	Instruction Name	Timing Formulas	Notes
	Fixed - Po	int Arithmetic Instructions	
A	Decimal Add	$\frac{No Recomplement}{W_{i}^{+}N_{aw}^{+}2N_{b1}^{+}2.5N_{b2}^{+}K^{l}}$ $\frac{Recomplement}{W_{i}^{+}N_{aw}^{+}2.5N_{bw}^{+}2N_{b1}^{+}2.5N_{b2}^{+}}$ K^{l}	BC K = 5 AV K = 6.5 WC K = 7
S	Decimal Subtract	$W_{i}^{+N}W_{i}^{+N}W_{b1}^{+2.5N}W_{b1}^{+2.5N}W_{b2}^{+K^{1}}$ $Recomplement$ $W_{i}^{+N}W_{aw}^{+2.5N}W_{b1}^{+2.5N}W_{b1}^{+2.5N}W_{b2}^{+}$ K^{1}	
ВА	Binary Add	$W_{i}^{+N}_{aw}^{+2N}_{b1}^{+2.5N}_{b2}^{+K^{1}}$	$\begin{array}{c} BC K = 5 \\ AV K = 6.5 \end{array}$
BS	Binary Subtract	$W_{i}^{+N}_{aw}^{+2N}_{b1}^{+2.5N}_{b2}^{+K^{1}}$	WC K = 7.5
ZA	Zero and Add	$W_{i}^{+2}N_{b1}^{+}N_{b2}^{+}K^{2}$	$N_{k=6}^{N} value is even$ $K = 6$
ZS	Zero and Subtract	$W_{i}^{+2}N_{b1}^{+1}N_{b2}^{+K}K^{2}$	N value is odd K ^{b1} 7 S Mode: Add 2 cycles
М	Decimal Multiply	See Table C-3.	
D	Decimal Divide	See Table C-3.	
	Log	ic Instructions	
EXT	Extract	W _i +3N _{b1} +7	
НА	Half Add	W _i +3N _{b1} +7	
SST	Substitute	W _i +7.34	
С	Compare	$W_{i}^{+2}N_{b1}^{+1}N_{b2}^{+K}$	BC K = 5.5 AV K = 7 WC K = 8
В	Branch (unconditional)	W _i +4.5	

Table C-2. Instruction Timings for the Model 4200

Mnemonic Op Code	Instruction Name	Timing Formulas	Notes
	Logic I	nstructions (cont)	
BCT	Branch on Condition Test	W _i +4.5	
BCC	Branch on Character Condition	W _i +6	
BCE	Branch on Character Equal	W _i +6	
BBE	Branch on Bit Equal	W _i +6	
	Contro	ol Instructions	
SW	Set Word Mark	w _i +5	
SI	Set Item Mark	W _i +5	
CW	Clear Word Mark	w _i +5	
CI	Clear Item Mark	W _i +5	
н	Halt	W _i +5	
NOP	No Operation	W _i +4	
MCW	Move Characters to Word Mark	$W_i + 2N_{b1} + K^2$	N value is even K = 6 N value is odd K = 7
LCA	Load Characters to A-field Word Mark	$W_i + 2N_{b1} + K^2$	N value is even K ^{bl} 5 N value is odd K ^{bl} 6
SCR	Store Control Registers	$W_{i}^{+}W+4.33$ $W_{i}^{+}W+13$	Non-I/O register I/O register
LCR	Load Control Registers	$W_{i} + W + 4.33$ $W_{i} + W + 24$	Non-I/O register I/O register
CAM	Change Address- ing Mode	W _i +4	

Table C-2 (cont). Instruction Timings for the Model 4200

#**2-**139

Mnemonic Op Code	Instruction Name	Timing Formulas	Notes
	Control I	nstructions (cont)	
CSM	Change Sequencing Mode	W _i +4	
EXM	Extended Move	$W_i + 2N_{b1} + K^2$	N _{bl} value is even K=5
			N _{bl} value is odd K=6
MAT	Move and Translate	W _i +1.67N _{ia} +1.67N _{ib} +N _{ic} +6.5	If A < 9+B then $N_{ia} = Number of char- acters in the item to be translated.$
			$N_{ib}^{} = Number of char-acters in theresult item.$
МІТ	Move Item and Translate	W _i +1.67N _{ia} +1.67N _{ib} +N _{ic} +6.5	If B<9+A or if the trans- lation is 6-bit to 12-bit (or 12-bit to 6-bit) then N _i = Number of <u>char-</u> ia <u>acters</u> in the item to be translated.
			N _{ib} = Number of <u>char-</u> <u>acters</u> in the result item.
LIB	Load Index/Bar- ricade Register	Basic storage protection W ₁ +W+4.5 Storage protection with base relocation W ₁ +2W+6	
SIB	Store Index/Bar- ricade Register	Basic storage protection W ₁ +W+4 Storage protection with base relocation W ₁ +2W+5	
TLU	Table Lookup	$W_i + n(N_{aw}) + N_{bw} + 3n + 9$	
MOS	Move or Scan	$W_{i}^{+3+(3N_{m}^{+1})}$	

Table C-2	(cont).	Instruction	Timings	for	the	Model 4	4200

Mnemoni c Op Code	Instruction Name	Timing Formulas	Notes
	Interrupt	Control Instructions	
мС	Monitor Call	W _i +4	
SVI	Store Variant and Indicators	$W_i^{+}N_{ws}^{+}N_{wj}^{+}8$	
RVI	Restore Variant and Indicators	W _i +7	
RNM	Resume Normal Mode	W _i +4.5	
	Edit Instr	uction	
MCE	Move Characters and Edit	$W_{i}^{+}N_{aw}^{+}2.3N_{bw}^{+}2Z_{w}^{+}2S_{w}^{+}6+X_{o}^{+}Y_{o}^{+}$	

Table C-2 (cont). Instruction Timings for the Model 4200

Function	Model	Timing (Memory Cycles)
â	200 1200 and	$N_{i}^{+5+2}N_{a}^{+2}Z_{ta}^{+5}N_{mr}^{-}Z_{mr}^{+s}(N_{a}^{-}Z_{ta}^{-})^{+2}(N_{a}^{-}Z_{ta}^{-})(N_{mr}^{-}Z_{mr}^{-})$
Multiply	1250 2200	$N_{i}^{+8+2N_{a}+2Z_{ta}+5N_{mr}-Z_{mr}+sum(N_{a}-Z_{ta})+3(N_{a}-Z_{ta})(N_{mr}-Z_{mr})}$
	4200	
	200 1200 and 1250	$\begin{split} &N_{i}^{+4+2}N_{a} \text{ if divisor } = 0 \\ &N_{i}^{+17.5+4.5}N_{a}^{+15.5}Z_{1a}^{+12.5}N_{dd}^{+15}N_{a}(N_{dd}^{-}N_{a}^{+}Z_{1a}^{-}) \text{ if } (N_{a}^{-}Z_{1a}^{-}) \leq \\ &(N_{dd}^{-}) \text{ and divisor } \neq 0 \\ &N_{i}^{+7+4}N_{a} \text{ if } (N_{a}^{-}Z_{1a}^{-}) > (N_{dd}^{-}) \end{split}$
Divide	2200	$N_{i}^{+7+2N_{a}} \text{ if divisor } = 0$ $N_{i}^{+9+2Z_{z}^{+5N_{a}^{+3Z_{1d}^{+}N_{q}^{+15N_{a}^{-2Z_{1a}^{+18.25}} \text{ if } (N_{a}^{-Z_{1a}^{-})} \leq (N_{dd}^{-Z_{1d}^{-})}$ and divisor $\neq 0$ $N_{i}^{+9+2N_{a}^{+2N_{dd}^{-}} \text{ if } N_{a}^{-N_{dd}^{-}} \text{ and } (N_{a}^{-Z_{1a}^{-})} > (N_{dd}^{-Z_{1d}^{-})}$ $N_{i}^{+10+N_{a}^{+3N_{dd}^{-}} \text{ if } N_{a}^{-N_{dd}^{-}} \text{ and } (N_{a}^{-Z_{1a}^{-})} > (N_{dd}^{-Z_{1d}^{-})}$
	4200	$W_{i}^{+2N} = X_{law}^{+2} \sum_{i=1}^{N_{q}} Q_{i}^{+2} (3N_{aw}^{+2}) + 19$ i=1

Table C-3. Timings for Decimal Multiply and Divide, Models 200, 1200,	1250, 2200,	and 4200
---	-------------	----------

APPENDIX

INTERRUPT PROCESSING

D

The execution of main-program instructions by the processor can be interrupted by an <u>external</u> interrupt source and, if the processor is a Type 1201, 1251 or 2201 equipped with the Storage Protect Feature (see Appendix E) or a Type 4201 equipped with the Extended Multiprogramming and 8-Bit Transfer Feature (see Appendix G), by an <u>internal</u> interrupt source.

EXTERNAL INTERRUPT

An external interrupt signal can be generated by any or all of three sources:

- 1. The operator's control panel or console;
- 2. The Monitor Call instruction (see page 8-98); or
- 3. A peripheral control.

The first two sources interrupt the processor directly: in the case of the control panel or console, the operator simply presses the INTERRUPT button; the Monitor Call instruction interrupts the processor when it is executed. However, a <u>peripheral control</u> interrupts program sequence as directed by the settings of two programmable storage functions contained within the control, as described on page D-5.

The interrupt signal sets indicators to show the <u>source</u> (whether 1., 2., or 3., above) and the <u>type</u> (external) of interruption. These indicators can be stored and then tested by programmed instruction as described further in this appendix. The processor acts upon the interrupt signal when the following conditions are present:

- 1. The processor is in the RUN mode (i.e., the processor is executing, without manual intervention, stored-program instructions under control of SR).
- 2. The processor is not in the external interrupt mode.
- 3. An instruction op code is about to be extracted.
- 4. A memory cycle is allocated to the processor.

It should be noted that condition 3. above does not cause an extensive delay if a Type 201-2, 1201, 2201, or 4201 processor is attempting to extract a Peripheral Data Transfer (PDT) instruction and the specified read/write channel or peripheral control is "busy." The attempt to issue a PDT instruction to a busy read/write channel or peripheral control does not "stall" the central processor. Rather, the instruction is "re-extracted": SR is set back to the address of the PDT op code, so that condition 3. recurs immediately after the channel or control is found busy.

ĺ

When the central processor is interrupted, it performs the following functions:

- 1. Stores the current status of the arithmetic, comparison, address mode, and trap mode indicators in the auxiliary indicators register (AIR).
- 2. Clears the arithmetic indicators.
- 3. Enters the three-character, non-trap mode.
- 4. Interchanges the contents of SR and EIR and branches to the instruction whose op code address was previously stored in EIR.
- 5. Enters the external interrupt mode.

The interrupt signal is maintained until one of the following steps is taken:

- 1. A PDT instruction is issued to the peripheral control.
- 2. The Interrupt function for the peripheral control is turned off.
- 3. The central processor is initialized.

INTERNAL INTERRUPT

An internal interrupt signal is generated only by a Type 1201, 1251, or 2201 processor equipped with the Storage Protect Feature or a Type 4201 processor equipped with the Extended Multiprogramming and 8-Bit Transfer Feature and is caused by a "violation" of storage protection. (The nature of storage protect violations — internal interrupt address violation, op code violation, etc. — is described in Appendix E.) Processor indicators are set by the internal interrupt signal to show the <u>cause</u> (e.g., op code violation) and the <u>type</u> (internal) of interruption. These indicators can be stored and then tested by programmed instruction as described further in this appendix.

The processor reacts to the internal interrupt signal when the conditions described on page D-1 are present (i.e., the processor is in the RUN mode, is not in the external interrupt mode, is about to extract an op code, and is presently allocated a memory cycle) <u>plus</u> one additional condition: the processor must not only not be in the external interrupt mode but also must not be in the <u>internal</u> interrupt mode. Thus, the following levels of interrupt priority exist in the Type 1201, 1251, 2201, or 4201 processor.

- 1. If the processor is in the non-interrupt (standard) mode, normal program sequence can be interrupted by either an external or an internal source.
- 2. If the processor is in the internal interrupt mode, program sequence can be interrupted only by an external interrupt source.
- 3. If the processor is in the external interrupt mode, program sequence <u>can not</u> be interrupted.¹

Interrupt signals generated by any or all of the three external sources (peripheral control, control panel or console, or Monitor Call instruction) may continue to occur while the processor is in the external interrupt mode. The priority in which the interrupts are accommodated is determined by the program (i.e., according to the programmer-established sequence of interrupt source tests).

The processor responds to an internal interrupt signal as follows:

- 1. The contents of SR and IIR are interchanged, and the program branches to the instruction whose op code address was previously stored in IIR.
- 2. The processor enters the internal interrupt mode.

Note that the status of the arithmetic, comparison, address mode, and trap mode indicators are not stored in AIR automatically when the processor responds to an internal interrupt signal. The storing (and subsequent restoring) of the contents of these indicators is the responsibility of the internal interrupt program.

INTERRUPT PROGRAMMING

Three of the four interrupt control instructions (pages 8-92 through 8-101) perform basic functions in an interrupt routine:

- The Store Variant and Indicators instruction (SVI) stores two types of information: (a) information which must be preserved for subsequent return to the interrupted program (e.g., indicator settings, variant register contents,¹ etc.); and (b) information required to identify the interrupt source.
- 2. The Restore Variant and Indicators instruction (RVI) restores the pertinent information stored by the SVI instruction before returning to the interrupted program.
- 3. The Resume Normal Mode instruction (RNM) returns the processor to continue sequencing in the interrupted program, unless the sector bits of SR have been modified.

The fourth interrupt control instruction — Monitor Call (MC) — causes an <u>external</u> interruption and, therefore, is not coded in the interrupt routine itself.

Other instructions are required in the interrupt routine to store and exercise control over address register contents, as shown in Figures D-1 and D-2. The interrupt routines in these figures are assumed to be executed in the same sector as the interrupted program; if not, or if interrupt processing modifies the sector bits in SR, the appropriate sector bits must be stored upon entering the routine and restored when exiting.

For proper re-entry to the interrupted program, the same set of indicators stored by the SVI instruction should be restored by the RVI. Since the RVI instruction prepares the processor to re-enter the interrupted program, it should be followed immediately by the RNM instruction. Note that the A- and B-address register settings at the time of the interrupt should also be restored before re-entering the interrupted program. The external interrupt coding shown in Figure D-1 exploits the ability to restore the address registers automatically by storing their

¹No means for storing the variant register contents is provided in the Type 201 and 201-1 processors. Therefore, when interrupt programming is used with these processors (optional on Type 201), variant characters must not be chained.

contents in the address fields of the RNM instruction. This technique requires that variant bit V_2 of the RVI instruction (see page 8-95) be a zero in order to ensure that the RNM instruction is executed in the maximum address mode of the machine. In an internal interrupt routine, on the other hand, the indicators associated with the V_2 must be stored and restored by the SVI/ RVI instructions. Therefore, since the address mode of executing the RNM instruction may not be maximum, the address fields of this instruction must not be coded. Instead, the address register settings must be stored in memory and restored by means of LCR instructions, as shown in Figure D-2.

EASYCODER

CODING FORM

PROBLEM		PROGRAMMER	DATE PAGE OF _
	OPERATION CODE	OPERANDS	
1 2 3 4 5 6 7 8 1 14	15, 20 21	<u></u>	
AAR,	CEQU #1C67	A-ADDRESS REGISTER	
BAR	CEQU #1C70	B-ADDRESS REGISTER	
	CEQU #1C60	MAXIMUM ADD .MODE FOR C. P.	IS 4
	CEQU #1C75	INDICATORS STORED	╧┇╧╁╌╝┡╪╌╅╌┟╌┶╌╘╴╁╌┟╌┟╌┟╌┟╌┟╌╻╴┝╌╽
<u> </u>	CEQU #1C35	INDICATORS RESTORED	
	ADMODE 4	SET MAXIUM ADDRESSING MODE	
RESTOR	RVI ENTER +2, ALLE	R RESTORE, INDICATORS MAXIMUN	M
EXIT	RNM Ø,Ø	EXIT WITH AAR + BAR RESTOR	
ENTER	SVI ALLS	ENTER AND STORE INDICATORS	S
	DCW #5	RESERVE STORAGE FOR INDICA	
		ENTER MAXIMUM ADDRESS MODE	Exclusion and the second secon
	SCR EXIT +4, AAR	SAVE AAR	
	SCR EXIT + 8, BAR	SAVE BAR	
		EXTERNAL	
		NTERRUPT	
		ROUTINE	
	B RESTOR	BRANCH TO RESTOR AND EXIT	

Figure D-1. Sample Coding For External Interrupt Routine

The first example (see Figure D-1) shows the initial and final coding to be used in an <u>external</u> interrupt routine. It is assumed that the address of the location tagged ENTER was previously stored in EIR, so that the presence of an external interrupt signal results in the automatic branch to the location tagged ENTER. It is assumed that the four-character addressing mode is the maximum addressing mode of the processor for which this routine is written.

NOTE: If the interrupt routine is not in the maximum addressing mode prior to branching to the location tagged RESTOR, a Change Addressing Mode instruction — CAM/MAX — must precede the RVI instruction so that the complete contents of any necessary control memory locations may be restored. Figure D-2 shows the initial and final coding written for an <u>internal</u> interrupt routine. It is assumed that the address of the location tagged START was previously stored in IIR and that the maximim addressing mode of the processor is the four-character mode.

The initial and concluding instructions in an internal routine are similar to those in an external interrupt routine, except that the SVI instruction must store the indicators associated with bit V_2 and must not store the contents of the auxiliary indicators register (AIR). All other pertinent indicators are stored by the SVI instruction and are subsequently restored by the RVI instruction at the conclusion of the routine.

							CODING FORM		
PRO	BLEM_						PROGRAMMER	DA1	E PAGE OF
N	CARD UMBER	TY PE	LOCATION	OPERATION CODE			OPERANDS		
- <u>-</u>	2 3 4 5	Concession of the local division of the loca	والمستعم والمستعم والمستية والمستية	15, , , , , , , , , , , 20	ليجواد المتلادي اجتباعت المتلاح المتحاد		· · · · · · · · · · · · · · · · · · ·	1 ,62	63 <u> </u>
1			AAR	CEQU	#1C67,		A- ADDRESS REGISTER		
2	L.i		BAR	CEQU	#1C7Ø		B-ADDRESS REGISTER		
3	Li		MAX	CEQU	#1.C6Ø		MAXIMUN ADD., MODE FOR CP 15	. 4	
4	11				#1073		ALL BUT AIR INDICATORS	1	
5			INDR	CEQU	#1033		ALL BUT AIR AND INT. INDICA	JD.	RS
6			SAVEA	DCW	#4C		TEMPORARY STORAGE FOR AAR		
7			SAVEB	DCW	#=4C		TEMPORARY STORAGE FOR BAR		
8				ADMODE	4		SET MAXIMUM ADDRESSING MODE		
9		\square	RESTOR	LCR	SAVEA, AAR		RESTORE AAR		
10				LCR	SAVEB, BAR		RESTORE BAR	1	
۳L				RVI	START+2.IN	DR	RESTORE ALL BUT AIR AND INT		ND _e
12	1.1			RNM			EXIT		
13		<u> </u> .		SVI	INDS		ENTER AND STORE ALL BUT AIR		ND-1.
14				DCW	#5	-11	STORAGE FOR ALL BUT AIR IND),	
15			· · · · · · · · · ·	- line i i i i i i i i i i i i i i i i i i	MAX		ENTER MAXIMUM ADDRESSING MC	DE	
16			<u></u>	SCR	SAVEA, AAR		SAVE AAR		
ı۳ 🗖				SCR	SAVEB, BAR	-	SAVE BAR	1.1	
18				12.	·····		· · · · · · · · · · · · · · · · · · ·		
19	<u>i i</u>	Ш-		1.			· · · · · · · · · · · · · · · · · · ·		
20		r		1.		.1N	TERNAL	L.L.	
21	4.4	1	L	J	· · · · · · · · · · · · · · · · · · ·	IN	TERRUPT ROUT INE		
22		1	-	}					<u></u>
23		Ц.	· · · · · · · · ·	1.		- 1 0000-1			
24	++++	↓		B	RESTOR		BRANCH TO RESTOR AND EXIT	<u>ــــــــــــــــــــــــــــــــــــ</u>	

EASYCODER

Figure D-2. Sample Coding for Internal Interrupt Routine

PERIPHERAL CONTROL INTERRUPT

This description pertains to most Series 200 peripheral controls; exceptions are noted in the various hardware manuals describing individual peripheral devices.

Generally, a peripheral control's interrupt facility includes two interrelated functions: the Allow function and the Interrupt function. Certain controls have more than one set of functions (e.g., two sets for disk controls, but one set for magnetic tape controls). When a peripheral control becomes ready to accept a PDT instruction (i.e., reaches a "not-busy" status), it transmits a signal to turn on the Interrupt function, but this signal must be complemented by one from the Allow function (turned on by a PCB instruction) in order to complete the interrupt signal for transmission to the central processor (see Figure D-3).¹ When the Interrupt function is turned on, the interrupt signal is repeated continuously until the central processor is interrupted or the signal is turned off.



Figure D-3. Interrupt Signal Generated by Peripheral Control

The interrupt facility for a peripheral control can be activated or deactivated simply by turning the Allow function on or off, respectively. If the Allow function is off at the time the peripheral control becomes not busy and all error information is stored, the interrupt signal can be neither completed nor transmitted. Another method of inhibiting the interrupt facility is to turn off the Interrupt function; this function will not be turned on again until the control completes another PDT instruction. Note that if an interrupt has occurred and the Allow function has then been turned off, the Allow function should not be turned on again until either the Interrupt function has been turned off or a PDT instruction has been initiated by the control; otherwise, an interrupt occurs immediately.

There are various methods of turning the Allow or Interrupt function on or off. The Allow function can be turned on or off by a PCB instruction; similarly, the Interrupt function can be tested or turned off by a PCB instruction. Also, when the peripheral control receives a PDT instruction, its Interrupt function is turned off automatically; at completion of the PDT, a pulse is sent to turn on the Interrupt function. In any situation, both functions are turned off by initializing the central processor.

Specific PCB C3 characters for individual controls are listed in Tables 8-34, through 8-36. The C3 character in a PCB instruction may be used wither to control or to test the status of a

¹This activity does not apply where there is no Allow function, as in the case of the Manual Interrupt function in a Type 220-3 Console connected to a Type 201 or 201-1 processor.

peripheral control's interrupt facility. The general formats of the C3 characters relating to interrupt control and test are:

1110x0 - Turn off the Allow function

1110x1 - Turn on the Allow function.

1111x0 - Turn off the Interrupt function.

11111x1 - Branch to A if the Interrupt function is on.

The 2-bit, shown here as x, is normally zero if the control being addressed contains only one set of Interrupt/Allow functions. If two sets of functions are present, this bit is set to identify the particular set being tested or controlled. All of these C3 characters result in a branch to A if the device addressed is not operable. Table D-1 summarizes Interrupt/Allow control and test operations for most peripheral controls; exceptions are noted in individual device manuals.

More than one control character can be used to specify multiple control and/or test operations in a PCB instruction. However, care must be taken in the use of certain combinations of these characters. For example, it is entirely possible for an interrupt to occur between extractions of control characters. In such a case, if control characters for "Branch on Interrupt" and "Turn Off Interrupt" were specified (in that order), the Interrupt function might be turned off without being acknowledged.

	RESULTING EFFECTS			
CONTROL/TEST OPERATIONS	ALLOW FUNCTION	INTERRUPT FUNCTIO		
Manual				
INITIALIZE Button	Turned off	Turned off		
Program - PCB Control Char.				
70	Turned off	None		
71	Turned on	None		
74	None	Turned off		
75	None	Branch to A if on		
Peripheral Control				
Upon receipt of PDT	None	Turned off		
When PDT completed	None	Turned on if Allow on		

Table D-1. Summary of Interrupt/Allow Function Control and Test Operations

¹All of these PCB control characters will result in a branch to A if the device addressed is not operable.
APPENDIX

STORAGE PROTECT FEATURE



When the Type 1201/1251 or 2201 processor is equipped with the Storage Protect capability (Feature 1114 or 1117, respectively), the main memory can be logically divided into two distinct areas: a protected area and an unprotected (or "open") area. When storage protection is in effect, the contents of the protected area are shielded from unintentional interference by any program operating in the standard (non-interrupt) mode (whether residing in the protected or unprotected area). The protected area is specified as follows:

- 1. The programmer sets the lower boundary of the area with a Load Index/ Barricade Register (LIB) instruction specifying the number of a 4, 096character memory bank (see page 8-79). The LIB instruction places this number in the index/barricade register. The lower boundary of the protected area is the leftmost (lowest) core storage location within this bank.
- 2. The upper boundary of the protected area is always the highest location in main memory.

The loading of the index/barricade register merely sets the low-order boundary of the protected area. In order to put storage protection into effect, the following conditions must be present:

- 1. The programmer must have turned the protect indicator on by issuing a Restore Variant and Indicators (RVI) instruction specifying the protect indicator (see page 8-95).
- 2. The processor must be in the standard (non-interrupt) mode.

INDEX REGISTERS

The Storage Protect Feature provides the user with an additional 15 index registers (Y1 through Y15), which are located in the leftmost 60 locations of the 4,096-character bank specified by the current contents of the index/barricade register. Thus, these index registers are relocated whenever the contents of the index/barricade register are altered by an LIB instruction. These 15 registers are usable whenever the index/barricade register is loaded with a proper bank number and are not dependent upon whether storage protection is in effect or not. Instructions whose address portions are indexed by these registers must be assembled and executed in the four-character addressing mode. The high-order bit of the five-bit address modifier in a four-character address distinguishes index registers X1 through X15 from Y1 through Y15 (see page 4-14).

CENTRAL PROCESSOR MODES

As previously noted, the central processor can operate in any one of three modes:

1. The standard mode,

- 2. The external interrupt mode (see Appendix D), or
- 3. The internal interrupt mode.

Internal Interrupt

When storage protection is in effect (i.e., the protect indicator is on and the processor is operating in the standard mode), certain operations are defined as violations of that protection. These violations are discussed below. A violation causes a violation indicator to be set which, in turn, causes an internal interrupt to occur at the next opportunity. The "next opportunity" means that moment when all of the following conditions are present:

- 1. The processor is in the RUN mode (i.e., automatically executing storedprogram instructions under the control of the sequence register),
- 2. The processor is about to extract an op code,
- 3. A memory cycle is allocated to the processor,
- 4. The processor is in the standard mode (i.e., not in external or internal interrupt mode), and
- 5. No peripheral or control panel interrupt signal is being received.

When an internal interrupt occurs, the contents of the sequence register and the internal interrupt register are interchanged and the central processor enters the internal interrupt mode. The status of the processor indicators are not stored automatically; therefore, the programmer must perform this function with a Store Variant and Indicators (SVI) instruction. The SVI instruction also clears the violation indicator so that an internal interrupt will not occur when a return is made to the standard mode. While in the internal interrupt mode, any external interrupt will cause the processor to switch to the external interrupt mode.

If an external interrupt occurs while the processor is in the internal interrupt mode, the 1-bit of the character stored by V5 of the SVI instruction indicates the condition. If it is desired to revert to the standard rather than the internal interrupt mode after servicing the external interrupt, this bit should be changed to 0 before executing the RVI instruction.

Note that three basic differences exist between the external interrupt mode and the internal interrupt mode:

- 1. A unique control memory location, the internal interrupt register (IIR), contains the address of the subroutine which services the internal interrupt,
- 2. The processor is subject to being interrupted by an external interrupt while still in the internal interrupt mode, but the reverse is not true,
- 3. No processor indicators are stored or altered (the address mode is not changed) upon entering the internal interrupt mode.

VIOLATIONS OF STORAGE PROTECTION

The following operations, which constitute violations of storage protection, fall into two general categories: address violations and op code violations.

- 1. An attempt to transfer information internally (i.e., not via a PDT instruction) to memory locations within the protected area. This includes any attempt to modify index registers Y1 through Y15. However, no violation occurs when information is transferred internally from the protected area or when the contents of the index registers are used in address modification. An internal transfer violation is detected when all of the following conditions are present:
 - a. The bank and sector bits in the A- or B-address register following instruction extraction are equal to or greater than the corresponding bits stored in the index/barricade register,
 - b. The protected location is addressed as a result location,
 - c. The protect indicator is on,
 - d. The program in control is operating in the standard mode, and
 - e. The instruction is not a PDT.

The above conditions are checked as the instruction is being executed. If all of these conditions are met, the internal interrupt <u>address</u> violation indicator is set, and the instruction proceeds to normal completion except that no information is transferred into memory (i.e., the write cycle is inhibited). The next opportunity for the internal interrupt to occur is at the extraction of the next op code. After the internal interrupt mode is entered, the internal interrupt register contains the address of the op code following the instruction which caused the violation, and the A- and B-address registers continue to increment or decrement, as appropriate.

2. An attempt to extract a PDT instruction (input <u>or</u> output) whose effective A address references a protected memory location. Since the PDT instruction is one of the operations normally prohibited when storage protection is in effect (see 4., below), the proceed indicator (see page E-5) must be set in order for the instruction to be extracted beyond the op code. Assuming that the proceed indicator is set, the starting address of the PDT operation is examined for address violation. Once it is determined that the effective A address references a protected address, no operation is performed (i.e., the specified read/write channel is not tested and the specified peripheral control is not addressed), the internal interrupt <u>address</u> violation indicator is set, the sequence register is advanced to the next op code, and an internal interrupt occurs.

Note that a PDT instruction is checked for possible violation during the extraction phase, while a nonperipheral instruction is checked during its execution phase (see 1., above). If a PDT instruction passes this test during extraction, it is free to be executed and thereby cause data to be transferred. If the information being transferred extends into the protected area, no address violation is detected. To insure that this will not occur, the user must set a record mark immediately prior to the protected area.¹

As mentioned previously, storage protection (and the checking functions related to it) are in effect only when the processor is operating in the standard

¹If communication devices are being used, two consecutive locations should contain record marks.

mode. However, violations of the protected area by PDT instructions executed in either of the two interrupt modes can be detected if the proceed indicator is set on (see page E-5).

3. An attempt to read from a main memory location whose address is greater than the main memory capacity actually present in the machine but within the addressing capacity of the memory address register.¹ Such an addressing attempt results in a parity error which normally causes the machine to halt. If storage protection is in effect and a parity error occurs, a check is made to determine whether the error occurred above the lower boundary of the protected area. If so, the storage protect hardware assumes that outof-range addressing has been attempted, ² no halt occurs, nor is data transferred; instead, the internal interrupt <u>address</u> violation indicator is set, instruction execution is prematurely terminated, and an internal interrupt occurs.

An attempt to reference an address greater than the addressing capacity of the memory address register results in a memory wraparound.

- 4. An attempt to execute a privileged op code. A privileged op code is one which is (a) not defined for the Series 200; (b) not recognized on the particular processor; (c) an instruction format violation in any floating-point instruction; or (d) prohibited when storage protection is in effect. The privileged op codes in category (d) are:
 - a. H (Halt)
 - b. LCR (Load Control Registers)
 - c. PDT (Peripheral Data Transfer)
 - d. PCB (Peripheral Control and Branch)
 - e. SVI (Store Variant and Indicators)
 - f. RVI (Restore Variant and Indicators)
 - g. RNM (Resume Normal Mode)
 - h. LIB (Load Index/Barricade Register)

The above op codes are "privileged" in the sense they are allowed to be executed in either of the interrupt modes but are prohibited in the standard mode while storage protection is in effect (one exception to this is discussed under "Proceed Indicator" below). Such op codes are categorized by the fact that they could possibly alter the monitor's knowledge of the status of the system or cause some action which is intolerable under certain conditions (e.g., a halt during transfer of data from a communications device). Since an undefined op code or one which is not installed on the user's processor would normally cause a halt due to a program check, such usage has the same effect as that of a privileged op code.

¹For example, an MAR with 15 active bits can address up to 32,768 locations; an MAR with 16 active bits can address up to 65,536 locations. A 49,152-character memory would require 16 active bits, thus making it possible to store an address which is beyond the actual memory size.

²The final responsibility for checking whether the parity check actually indicates out-of-range addressing rests with the programmer.

NOTE: Op code "00" is defined as an Internal Interrupt Call, and falls within the category of privileged op codes.

If a privileged op code is extracted when storage protection is in effect, the <u>op code</u> violation indicator is turned on, the sequence register is set back to the location of the op code, the operation is terminated, and an internal interrupt occurs. Once the internal interrupt mode is entered, the programmer has two choices: (1) if he wishes to execute the privileged instruction, he must set the proceed indicator (see below) and issue a Resume Normal Mode (RNM) command;¹ (2) if he wishes to bypass the privileged instruction, he must set the internal interrupt register to the location of the next sequential op code and issue a Resume Normal Mode instruction.²

PROCEED INDICATOR

The proceed indicator can be turned on by the Restore Variant and Indicators (RVI) instruction. Turning this indicator on permits the execution of <u>one</u> privileged instruction in the standard mode without op code checking or item-mark trapping being performed. The indicator is turned off following the extraction of any op code in the standard mode. It can also be turned off in either of the interrupt modes by a Store Variant and Indicators (SVI) instruction.

The proceed indicator can also be used to force the checking of the A address of a PDT instruction executed in either the internal or external interrupt mode. Thus, turning on this indicator prior to the extraction of a PDT instruction in a nonstandard (interrupt) mode results in the same address violation check as though it were extracted in the standard mode with storage protection in effect (see 2., page E-3). If the effective A address is found to reference a protected area, the actions described below are performed.

- 1. When the violation occurs in the internal interrupt mode:
 - a. The internal interrupt address violation indicator is set.
 - b. Further extraction of the instruction is not performed and the sequence register is set to the location of the next sequential op code.
 - c. An internal interrupt does <u>not</u> occur since the processor is already in the internal interrupt mode. Instead, the condition of the internal interrupt address violation indicator must be tested by the programmer after he has stored the status of the indicator via an SVI instruction. The SVI instruction also clears the indicator so that it will not cause an internal interrupt to occur when the standard mode is entered later.
- 2. When the violation occurs in the external interrupt mode:
 - a. The external interrupt address violation indicator is set.

¹ The instruction will still not be executed if it involves an address violation.

²If the internal interrupt register (which is currently set at the location of the privileged op code) is not advanced to the next op code, the return to normal mode results in the privileged op code again being extracted, thus causing an endless loop.

- b. Further extraction of the instruction is not performed and the sequence register is set to the location of the next sequential op code.
- c. An internal interrupt does not occur since this is impossible while in the external interrupt mode. Instead, the condition of the external interrupt address violation indicator must be tested by the programmer according to the method described in 1.c., above.

SCIENTIFIC UNIT FOR MODELS 1200, 1250, 2200, AND 4200

The scientific unit (Feature 1100A for the Type 1201, 1251, and 2201 processors, Feature 1101 for the Type 4201) provides a repertoire of 12 floating-point instructions, a binary mantissa shift instruction, and a binary integer multiply instruction.¹ This appendix is a programmer's working summary of both features, which are functionally identical;² additional information can be found in the hardware bulletin <u>Scientific Unit for Models 1200/1250/2200</u>, Feature 1100 (Order No. 126): Before referring to this appendix, the programmer should become familiar with the detailed functional and programming information contained in the hardware bulletin.

DATA FORMAT

The fixed-length floating-point word contains a 36-bit binary mantissa and 12-bit binary exponent and is capable of expressing numbers in the approximate range $\pm 10^{\pm 616}$



In control memory, a floating-point word may occupy any of the four floating-point accumulators. The accumulators are addressed as octal digits 0, 1, 2, and 3 in the floating-point instructions. Each accumulator comprises three specific 18-bit control memory registers. Only the low-order 12 bits of the rightmost register are used to express the exponent. (In the Type 4201 processor each accumulator comprises the low-order 18 bits in each of three specific 19-bit control memory registers.)



FLOATING-POINT REGISTERS

The four addresssable floating-point accumulators have the control memory addresses as shown on page F-2.

 $^{^{1}}$ None of these instructions are interpreted by Easycoder Assembler A, B, or C.

²A minor exception to this identity is described in connection with the Floating Divide instruction.

Accumulator Address	Control Memory Address (Operator's Control Panel Only)					
	High-Order Mantissa	Low-Order Mantissa	Exponent			
0	43	42	41			
1	47	46	45			
2	53	52	51			
3	57	56	55			

NOTE: In program instructions, the floating-point accumulators may be addressed only via the octal digits 0, 1, 2, and 3 in the floating-point instructions. The instructions LCR and SCR <u>must not</u> be used to address these accumulators. At the control panel, the operator may address these locations with the addresses in the above table.

A normal zero, i.e., a floating-point word of 48 zeros, is stored in the "pseudo accumulator" for use as a floating-point operand. The pseudo accumulator, which is addressed by octal digit 7, may be used only as the source of a normal zero and not as the destination of a floating-point result.

The low-order result register (LOR) in the scientific unit may contain a low-order sum, difference, or product, or may contain the remainder of a division operation.

NOTE: Floating-point instructions do not disturb the contents of the variant register.

FLOATING-POINT INDICATORS

Exponent Activated when a base-2 exponent exceeds +2047. The correct mantissa and an Overflow: exponent which is 4096 less than the correct exponent are delivered. If an exponent is less than -2048, a normal zero is delivered automatically.

Divide Activated when a divisor is equal to zero. This indicator causes termination Check: of a division operation without accumulator alteration.

MultiplyActivated when the product of a Binary Integer Multiply instruction exceeds 24Overflow:bits in length. The low-order 24 bits are delivered.

AUTOMATIC FORMATTING IN ARITHMETIC OPERATIONS

- Prenormal- Mantissa of divisor (and dividend with Feature 1101) is normalized (left-shifted) ization: with adjusted exponent.
- Equali-Mantissa of operand with smaller exponent is right-shifted until exponents arezation:equal.

Postnor- Mantissa of result is normalized with adjusted exponent.

malization:

SYMBOLOGY

- A: A address of the instruction.
- B: B address of the instruction.
- X: Floating-point accumulator addressed in the high-order three bits of an instruction variant (usually the source of an operand).

Y:	Floating-point accumulator addressed in the low-order three bits of an instruction variant (usually the destination of a result).
(A):	Floating-point word contained in the main memory field from loca- tion A through location A-7.
(X) or (Y):	Floating-point word contained in accumulator X or Y.
LOR:	Low-order result register.
(LOR):	Floating-point word contained in LOR.
A _p :	Previous setting of A-address register.
B _p :	Previous setting of B-address register.
D:	One if there is a two-bit overflow into LOR; otherwise zero.
JI:	Address of next instruction if branch occurs.
NXT:	Next sequential instruction.
N _n :	Number of bit positions shifted for automatic formatting.
N ₁ :	Number of binary ones in a multiplier.
N_s	Number of shifts.
[]:	"smallest integer greater than"
W:	Number of memory words used to store the data involved.
X-:	In the first variant of an instruction, only the high-order three bits specifying accumulator X are significant.
-Y:	In the first variant of an instruction, only the low-order three bits specifying accumulator Y are significant.
SP:	Single-precision.
DP:	Double-precision.
SR:	Sequence register.
Ni:	Number of characters in an instruction.
w _i :	Number of words in an instruction.

TIMING NOTES

All timings shown are based on the use of direct addressing. Three memory cycles should be added for each indexed address and one memory cycle should be added for each character extracted as a result of indirect addressing.

NOTES: Floating-point instructions do not disturb the contents of the variant register.

Table F-1. Summary of Scientific Instructions

Ten and an an an an an an an an an an an an an	OCTAL			REGISTERS	TIMING	TIMING (MEMORY CYCLES)		
FORMAT		OP CODE	FUNCTION	AFTER OPERATION	1201/1251	2201	4201	
and the second second second second second second second second second second second second second second second			DATA MOV	ING INSTRUCTIONS				
STORE FLOATING Memory to accumulator	FMA/A, X-,00 or	07	(X) is stored in A through A-7. (X) is unaltered.	AAR: A-8 BAR: B p	N ₁ +11	N ₁ +12	w _i +7	
Accumulator to accumulator	TAM/A,X- FAA/XY,00 or TAA/XY	06	(X) is loaded into Y. No nor- malization occurs	AAR: A BAR: B ^p p	7	8	W _i +4.5	
LOAD FLOATING A Memory to accumulator	ACCUMULATOR FMA/A, -Y, 02 or TMA/A, -Y	07	(A) is loaded into Y. No nor- malization occurs.	AAR: A-8 BAR: B _p	N ₁ +11	N _i +12 8	W _i +8 W _i +4.5	
Accumulator to accumulator	FAA/XY,02 or TAA/XY	06	(X) is loaded into Y. No nor- malization occurs.	AAR: A _p BAR: B _p	7	8	wi+4.5	
STORE LOW-ORDE Memory to accumulator	<u>CR RESULT</u> FMA/A, 00, 07 or TLM/A	07	(LOR) is stored in A through A-7. No normalization occurs.	AAR: A-8 BAR: B _p	N _i +10	N _i +11	W _i +8	
Accumulator to accumulator	FAA/-Y,07 or TLA/-Y	06	(LOR) is stored in Y. No nor- malization occurs.	AAR: A BAR: B ^P _p	6	7	W ₁ +4	
LOAD LOW-ORDED Memory to accumulator	R RESULT FMA/A,00,01 or TML/A	07	(A) is loaded into LOR. No normalization occurs.	AAR: A-8 BAR: B _p	N _i +10	N _i +10	W _i +9	
Accumulator to accumulator	FAA/X-,01 or TAL/X-	06	(X) is loaded into LOR. No normalization occurs.	AAR: A _p BAR: B _p	6	6	W _i +4	
FLOATING ADD		r	FLOATING POINT AI	RITHMETIC INSTRUCTIONS				
Memory to accumulator	FMA/A, XY, 10 or AMA/A, XY	07	(A) is added to (X) and the sum is stored in Y. Indicator: Exponent overflow. Formatting: Equalization, postnormalization.	AAR: A-8 BAR: B _p LOR: Low-order result of operation. Sign bit = 0. Exponent = high-order exponent minus 35.	N _i +13+ [N _n /6]	N _i +13+[N _n /4]	w _i +13+N _n /6	
Accumulator to accumulator	FAA/XY, 10 or AAA/XY	06	(X) is added to (Y) and the sum is stored in Y. Indicator: Exponent overflow. Formatting: Equalization, postnormalization.	AAR: A BAR: BP LOR: Low-order result of operation. Sign bit = 0. Exponent = high-order exponent minus 35.	10+ [N _n /6]	10+ [N _n /4]	W _i +9+N _n /6	
FLOATING SUBTE Memory to accumulator	ACT FMA/A, XY, 11 or SMA/A, XY	07	Twos complement of (A) is added to (X) and the result is stored in Y. Indicator: Exponent overflow. Formatting: Equalization, postnormalization.	AAR: A-8 BAR: B LOR: Low-order result of operation. Sign bit = 0, Exponent = high-order exponent minus 35.	$N_i+13+[N_n/6]$	N ₁ +13+[N _n /4]	W _i +13+N _n /6	
Accumulator to accumulator	FAA/XY, 11 or SAA/XY	06	Twos complement of (Y) is ad- ded to (X) and the result is stored in Y. Indicator: Exponent overflow. Formatting: Equalization, postnormalization.	AAR: A BAR: B DOR: LOw-order result of operation. Sign bit = 0. Exponent = high- order exponent minus 35.	10+[N _n /6]	10+[N _n /4]	W _i +8+N _n /6	
FLOATING MULTH Memory to accumulator	PLY FMA/A, XY, 13 or MAM/A, XY	07	(X) is multiplied by (A). The high-order product is stored in Y; the low-order product is stored in LOR. Indicator: Exponent overflow. Formatting: Postnormalization.	AAR: A-8 BAR: B _p LOR: Low-order product. Sign bit = 0. Ex- ponent = high-order exponent minus 35.	N _i +18+[N ₁ /6] +[N _n /6]	$N_{i}+21+[N_{1}/4]$ + $[N_{n}/4]$	Max=W _i +26+ +N _n /6 Min=W _i +18.5+ N _n /6	
Accumulator to accumulator	FAA/XY, 13 or MAA/XY	06	(X) is multiplied by (Y). The high-order product is stored in Y; the low-order product is stored in LOR. Indicator: Exponent overflow. Formatting: Postnormalization.	AAR: A _p BAR: B _p LOR: Low-order product. Sign bit = 0. Ex- ponent = high-order exponent minus 35.	$15 + \left[N_{1} / 6 \right] + \left[N_{n} / 6 \right]$	$19+\left[N_{1}/4\right]+\left[N_{n}/4\right]$	Max=W _i +21.0+ N _n /6 Min=W _i +13.5+ N _n /6	

Table F-l (cont).	Summary of S	Scientific Instructions
-------------------	--------------	-------------------------

FURNAT	OCTAL OP CODE	FUNCTION	REGISTERS AFTER OPERATION	тімці 1201/1251/2	IG (MEMORY CYC	LES)
	<u> </u>	FLOATING POINT AR	ITHMETIC INSTRUCTIONS (c	ont)		
			Γ		<u>_</u>	
FLOATING DIVIDE Memory to FMA/A, XY, 12 accumulator or DMA/A, XY	07	 (A) is divided by (X). The quotient is stored in Y; the remainder is stored in LOR. Indicators: Exponent overflow, divide check. Formatting: Prenormalization of divisor (and of dividend with Feature 1101), postnormalization of quotient. 	AAR: A-8 BAR: B _p LOR; Remainder. Sign = sign of divi- dend. Exponent = exponent of normal- ized dividend minus 35, and plus one if the absolute value of the dividend mantissa is greater than the absolute value of the mantissa of the nor- malized divisor.			Max=W ₁ +30.5+ N _n /6 Min=W ₁ +22+ N _n /6
Accumulator to FAA/XY,12 accumulator or DAA/XY	06	(Y) is divided by (X). The quotient is stored in Y; the re- mainder is stored in LOR. Indicators: Exponent overflow, divide check. Formatting: Prenormalization of divisor (and of dividend with Feature 1101), postnormalization of quotient.	AAR: A BAR: B LOR: Remainder. Sign = sign of divi- dend. Exponent = exponent of normal. ized dividend minus 35, and plus one if the absolute value of the dividend mantissa is greater than the absolute value of the mantissa of the nor- malized divisor.	21+[N _n /6]	29+[N _n /4]	Max=W ₁ +25.5+ N _n /6 Min=W ₁ +17+ N _n /6
[CONVI	ERSION INSTRUCTIONS			
DECIMAL TO BINARY FMA/A, -Y, 03 or DTB/A, -Y	07	The 11-character signed dec- imal integer whose low-order character is A is converted to a 36-bit binary integer. The binary integer is stored in the mantissa portion of Y; the exponent of (Y) is set to +35. One - or two-bit mantissa overflow is possible. If man- tissa overflow occurs, the low-order one or two bits are shifted into LOG. Y then con- tains the high-order result of conversion, with an exponent of 36 or 37. Normalization only occurs with overflow.	AAR: A-11 BAR: B _p LOR: Low-order result of conversion, Sign bit = 0. Ex- ponent = high-order exponent minus 35.	N ₁ +20+D	N ₁ +24	W ₁ +17.5
BINARY TO DECIMAL FMA/A, X-, 06 or BTD/A, X-	07	The mantissa portion of (X) is converted from a binary integer to a signed decimal integer. The decimal integer is stored in the 11-character main memory field whose low-order character is location A. The exponent portion of (X) is ignored and unaltered.	AAR: A-11 BAR: B _p	N _i +21	N _i +24	W ₁ +12+W
	·	CON	TROL INSTRUCTIONS			
FLOATING TEST AND BRANCH ON ACCUMULATOR CONDITION FMA/A, XC, 04	07	The mantissa portion of (X) is	AAR: A	N _i +3(NO	N _i +3	W _i +4.3
FBA/A, XC		tested for the condition specified by C, the low-order octal digit of variant 1. C=0 no branch C=1 (X) = 0 C=2 (X) < 0 C=3 (X) ≤ 0 C=4 (X) > 0 C=5 (X) ≥ 0 C=6 (X) $\neq 0$ C=7 unconditional branch If the condition specified by C is satisfied, program control branches to location A. NOTE: (X) must be normalized.	BAR: B _p NO BRANCH NXT BRANCH SR: NXT NO BRANCH JI(A) BRANCH	BRANCH) N ₁ +4 (BRANCH)	N ₃ +5	W ₁ +5

Table F-l (cont).	Summary of	Scientific	Instructions
-------------------	------------	------------	--------------

FORMAT	OCTAL OP CODE	FUNCTION	REGISTERS AFTER OFERATION	TIMI 1201/1251	NG (MEMORY C 2201	YOLES) 128 4201
		CONTROL INST	RUCTIONS (cont)			·····
FLOATING TEST AND BRANCH ON INDICATOR						
FMA/A,0D,05 or FBI/A,0D	07	The indicators specified by D, the low-order octal digit of variant 1, are tested. If any of the indicators is set, con- trol branches to location A.	AAR: A BAR: NXT BRANCH B _D NO BRANCH SR: NXT NO BRANCH JI(A) BRANCH	N _i +2 (NO BRANCH) N _i +3 (BRANCH)	N _i +2 N _i +4	W _i +3.8 W _i +4.3
		 D=0 no branch D=1 Multiply overflow D=2 Exponent overflow D=3 Exponent or multiply overflow D=4 Divide check or multiply overflow D=6 Divide check or exponent overflow D=7 Divide check, exponent overflow, or multiply overflow. NOTE: All indicators tested are reset. 				
<u>binary mantissa shift</u> bms/xm, v	04	 If single-precision, the mantissa of (X) is shifted in the mode specified by M, the low-order octal digit of the first variant. If double-precision, the mantissas of (X) and (LOR) are shifted. The second variant V (05VS63) specifies the number of positions by which bits are shifted. M=0 left, SP, rotate (end around) M=4 left, SP, arithmetic M=2 left, DP, rotate M=6 left, DP, arithmetic M=1 right, SP, rotate M=5 right, SP, arithmetic M=7 right, DP, rotate M=7 right, DP, arithmetic NOTE: The exponents of (X) and (LOR) are set to zero. In an arithmetic shift, the signs of the mantissas of (X) 	AAR: Ap BAR: Bp	7+[N _g /6]	8+[N _s /4]	W ₁ +4.5+N ₈ /6
		and (LOR) are pre- served.	ARITHMETIC INSTRUCTIONS			
BINARY INTEGER MULTIPLY		DINAL INTEGER A				. <u> </u>
BIM/A, B	05	The four-character fields in memory whose low-order char- acters are A and B are treated as 24-bit binary integers. The integers are multiplied together; the product is stored in the field specified by the B address. Indicator: Multiply overflow.	AAR: A-4 BAR: B-4 LOR: unspecified	N ₁ +21+[N ₁ /6]	N ₁ +23+[N ₁ /4]	Max=W ₁ +21.5 Min=W ₁ +16.5

EXTENDED MULTIPROGRAMMING AND 8-BIT TRANSFER FOR MODELS 1200, 1250, 2200, and 4200



The extended multiprogramming and 8-bit transfer capability is available as Feature 1120, 1121, and 1118 on the Models 1200/1250, 2200, and 4200, respectively. The models 1200/1250 and 2200 must be equipped with the Storage Protect Features (1114 and 1117, respectively) before Features 1120 and 1121 can be added.

Extended multiprogramming provides a processor with five basic capabilities required in a multiprogramming environment and one feature required for upward compatibility. These are:

- 1. Base relocation,
- 2. Storage protection with base relocation,
- 3. Interrupt masking,
- 4. Instruction timeout,
- 5. 8-bit transfer capability, and
- 6. Privileged SCR Instructions.

STORAGE PROTECTION WITH BASE RELOCATION

In a processor equipped with extended multiprogramming, storage protection operates in either of two ways: with or without base relocation. Storage protection without base relocation operates as described in Appendix E.

The storage protection offered by extended multiprogramming is made possible by using base relocation in conjunction with storage protection. Base relocation is in effect when the relocation indicator is set (via the SVI and RVI instructions) and the processor is in the standard (non-interrupt) mode.

Storage protection with base relocation places a barrier above and below the area of memory where the active program is to operate, to prevent it from altering the contents of the rest of memory. The lower barrier is specified by the contents of the base relocation register (BRR), which is loaded and stored via Load Index/Barricade Register (LIB) and Store Index/ Barricade Register (SIB) instructions. When relocation is in effect, the BRR is loaded with the bank address of the lowest memory bank (4,096 characters) available to standard mode programs. The BRR is added to each processor memory address transmitted to memory by a standard mode program. This prevents a standard mode program from writing into a memory bank below that specified by the BRR. The upper barrier is specified by the contents of the index barricade register (IBR). When storage protection is in effect and an attempt is made to

G**-**1

write into memory at an address greater than that stored in the IBR, a protection violation occurs resulting in an internal interrupt. The IBR contains the number of 4,096-character memory banks which are available to a program.

A monitor program keeps track of the locations of the various programs stored in memory and, via the settings of the BRR and the IBR, can relocate references to any number of 4,096character banks of memory. Thus, while there may be any number of programs stored in memory, only one program is active at any one time and all other programs are protected from the active program when storage protection is in effect. When, as the result of an interrupt, the monitor program activates a different program, it simply alters the settings of the BRR and the IBR to make available a different portion of memory.

Since all memory references are relocated via the BRR when relocation is in effect, index registers X1 through X15 effectively reside in the 4,096-character bank of memory specified by the BRR. The location of index registers Y1 through Y15 is also dependent on the setting of the relocation indicator. When relocation is activated, the Y index registers are also located in the 4,096-character bank specified by the BRR, where they become identical to index registers X1 through X15. When relocation is in effect, each program stored, including the monitor program, has its own set of 15 index registers when it is the active program. The index registers always reside in the memory area occupied by the active program.

EXTERNAL INTERRUPT MASKING

Each input/output (I/O) sector has associated with it a 1-bit mask. This mask is stored and set by Store Variant and Indicators (SVI) and Restore Variant and Indicators (RVI) instructions, respectively. When the mask for a sector is a zero, interrupts from sources in that sector are accepted and processed in the manner specified in Appendix D. When the mask for a sector is a one, then interrupts are <u>held</u> until the mask is altered or the interrupt function is reset. Control panel and Monitor Call interrupts are never masked. Depression of the INITIALIZE button on the control panel causes all mask bits to be reset to zeros.

INSTRUCTION TIMEOUT

It is possible for an instruction in a program to enter an infinite extraction or execution loop which would prevent a monitor program from servicing an interrupt within a specified time. To prevent this from occurring, a timeout function is provided which allows a maximum time limit to be placed on the extraction and the execution of any one instruction when the processor is in the standard mode. This function guarantees that a monitor program will, at some specified time, regain control of the system. The instruction timer is reset to zero and begins timing every time the processor starts to extract or execute a new instruction. If the timeout allow function is on, the protect indicator is set, and the processor is in the standard mode when the time interval elapses, then the instruction being extracted or executed is terminated and an internal interrupt occurs.

The timeout function is enabled by a timeout allow function which is set and reset by the SVI and RVI instructions. Refer to pages 8-92 and 8-95 for SVI and RVI instructions.

8-BIT TRANSFER CAPABILITY

This capability allows central processor Types 1201, 1251, 2201, and 4201 to transfer data between peripheral controls and memory in either 6- or 8-bit format, as specified in the Peripheral Data Transfer (PDT) instruction.

- 1. The 6-bit mode is the standard data transfer mode used in Series 200 central processors. In this mode, only data is transferred between memory and peripheral controls. Punctuation is preserved in memory.
- 2. The 8-bit mode is used in those applications where an 8-bit transfer is desired between the central processor and a peripheral control. In this mode of operation, data and punctuation are transferred between the central processor and peripheral controls. Record marks in memory do not terminate data transfer in this mode.

When in the 8-bit mode, the number of 8-bit character transfers to be performed is determined by a 3-character count field in the PDT instruction or by control characters associated with the PDT peripheral controls.

The high-order bit of the C3 control character in a PDT instruction is a multivariant bit which conditions the peripheral control in its interpretation of the remainder of the instruction. When this bit is a zero, all additional control characters beyond C3 are ignored by the control. When the high-order bit of C3 is a one, additional control characters are present and will be accepted by the peripheral control. In this case, the format of the PDT instruction becomes:

Op code/A address/C1, C2, C3, C4, C5, C6, C7.

Control character C4 is always present when the multivariant bit (bit 6 of C3) is a one. When the extended bit (bit 5 of C3) is a one, control characters C5, C6, and C7 are present. When the extended bit is a zero, control characters C5, C6, and C7 are ignored. The highorder bit of C4 determines the data transfer mode; one specifies 8-bit mode and a zero specifies 6-bit mode. Because 8-bit mode data transfers are not affected by record marks, data transfer is delimited by the setting of the extended bit in the C3 control character. If this bit is a zero, all data transfers previously terminated by a record mark are now terminated by transferring the number of characters specified in the record header area. If it is a one, all data transfers previously terminated by a record mark are now terminated by transferring the number of characters specified by the count field (C5, C6, and C7) of the PDT instruction.

PRIVILEGED SCR INSTRUCTION

When a processor is in the standard mode with the storage protection indicator ON and the proceed indicator OFF, the detection of an SCR instruction having a variant character of octal 00 through octal 37 will set the op code violation indicator and cause an internal interrupt to occur at the next opportunity.

The following status is specified at the conclusion of the trapped SCR instruction.

- 1. The internal interrupt register (IIR) contains the address of the privileged op code.
- 2. The A-address register (AAR) contains the address of the previous instruction.
- 3. The main memory locations specified by the A-address are undisturbed.
- 4. The variant register contains the variant character of the privileged SCR instruction.

All SCR instructions are identically executed if the proceed indicator is ON.

EXTENDED INPUT/OUTPUT CAPACITY FOR THE MODEL 4200

APPENDIX



An extended input/output capacity for the Model 4200 is available as Features 1116, 4214A, 4214B, and 4215.

FEATURE 1116

Feature 1116 increases the peripheral flexibility of the Model 4200 by providing a third input/output sector. This feature includes eight additional read/write channels for a total of 16, and facilities which allow the permanent connection of 16 additional peripheral controls for a total of 48. With this expanded system, up to 16 read/write channels can be used simultaneously for data transfer operations.

Sector 3 handles up to four peripheral devices simultaneously and has a maximum data transfer rate of 333,333 characters per second. Thus when feature 1116 is included, the I/O controller can accommodate a peak data transfer rate of 1,333,333 characters per second.

FEATURES 4214A and 4214B

Features 4214A¹ (Two Buffered I/O Sectors) and 4214B² (Two Additional Buffered I/O Sectors), provide the Model 4200 with buffered I/O sectors for those applications where additional compute time or a higher input/output transfer capability is required. When both features are included, sectors 1 and 3 remain unchanged but sector 2 is replaced with four buffered sectors. Each buffered sector has a data transfer rate of 500,000 characters per second, can handle up to 6 peripheral devices simultaneously, and provides facilities to permanently attach up to 16 modate a data transfer rate of 2,833,333 characters per second and perform a total of 16 simultaneous input/output operations. In addition to increasing the I/O capability of the Model 4200, Features 4214A and 4214B reduce the usage of available memory cycles by the I/O controller. Consequently, the memory cycles saved are available to the central processor.

FEATURE 4215

Feature 4215 (High-Speed Third Sector) increases the transfer rate of that sector to 1,333,333 characters per second. This allows connection of I/O peripheral devices with transfer rates exceeding 500,000 characters per second to the third sector. When Feature 4215 is added

Requires the installation of Feature 1116.

²Requires the installation of Feature 4214A.

to the system, the data transfer rate is 2,333,333 characters per second. When Feature 4215 is included as well as Features 4214A and 4214B, the I/O controller can accommodate a peak data transfer rate of 3,833,333 characters per second.

BUFFERED SECTORS

A single buffered sector is equipped with six 4-character buffers. Therefore, up to six devices operating concurrently are provided with a 4-character storage area. A buffer accumulates up to 4 characters of data before requiring access to main memory. The buffered sectors may be used without their buffer areas (direct mode) but this arrangement results in a slower data transfer rate. Table H-1 indicates whether or not a control/device can be connected to a buffered sector in either the buffered or in the direct mode.

In order to attain optimum system performance, sectors and their maximum data transfer rates should be taken into consideration before permanently connecting peripheral controls to particular sectors.

Peripheral Control/Device	Buffered Mode	Direct Mode
Type 203 - Tape Controls (all)	Yes	No
Type 206 – High-Speed Printer Control	No	No
Type 206A – Printer Control for 822-3	No	No
Type 207 - Card Reader Control (for Type 227)	No	No
Type 208 - Card Punch Control (for Type 227)	No	No
Type 208-1 - Card Punch Control (for 224-1, -2, or 214-1)	Yes	Yes
Type 208-2 - Card Read/Punch Control (for 224-1, -2, or 214-2)	Yes	Yes
Type 209 Type 209-2 - Paper Tape Reader and Control	No	Yes
Type 210 - Paper Tape Punch and Control	Yes	Yes
Type 212 - On-Line Adapter	No	No
Type 212-1 – Central Processor Adapter	No	Yes
Type 213-3 - Interval Timer	Yes	Yes
Type 213-4 — Time of Day Clock	Yes	No
Type 220-1, -2, -3 - Console	No	Yes
Type 222-1, -2, -3, -4, -5, -6 - Printer and Control	Yes	No
Type 223 - Card Reader and Control	Yes	No
Type 223-2 – Card Reader and Control	Yes	No
Type 229 - Printer and Control	Yes	No
Type 232 - MICR Reader-Sorter and Control	No	Yes
Type 233-2 - MICR Control	No	Yes
Type 234 - Plotter Control	Yes	Yes
Type 235 — Optical Journal Reader Control	Yes	Yes
Type 237 - Bill Feed Printer Control	No	No
Type 238 - Optical Reader Control	No	No
Type 257 - Control for 258, 259 Disk Pack Drives	No	No
Type 257-1 - Control for 258, 259 Disk Pack Drives (6-and 8-bit transfer)	No	No

Table H-1. Controls/Devices Connectable to Buffered Sectors

Peripheral Control/Device	Buffered Mode	Direct Mode
Type 257A – Control for 259A Disk Pack Drive	No	No
Type 257B - Control for 259B Disk Pack Drive	No	No
Type 257B-1- Control for 259B Disk Pack Drive (-6 and 8-bit transfer)	No	No
Type 260 - Control for 261 and 262 Disk Files	Yes	No
Type 260-1 - Control for 265, 266 High-Speed Drums	Yes	No
Type 260-2 - Control for 267 High-Speed Drums	No	No
Type 270A-1, -2, -3 - Random Access Drum Storage and Control	No	No
Type 281 - Single-Channel Communication Controls (all)	No	Yes
Type 286-1, -2, -3, -4, -5 — Multi-Channel Communication Controls (all)	No	No
Type 287 – AUTODIN Communication Control	No	Yes
Type 287-1 — USASCII AUTODIN Communication Control	No	Yes

Table H-1 (cont). Controls/Devices Connectable to Buffered Sectors

ADDRESS (CONT.)

A-ADDRESS REGISTER (AAR), 4-4 A-FIELD WORD MARK-LCA LOAD CHARACTERS TO A-FIELD WORD MARK-LCA. 8-56 AAR A-ADDRESS REGISTER (AAR), 4-4 ABSOLUTE: 5-13 " MEMORY ADDRESSES. CONVERSION OF SYMBOLIC TAGS TO ABSOLUTE MEMORY ADDRESSES: 3-2 ACCESS " DRUM, C3 CODING FOR TYPE 270A RANDOM ACCESS DRUM, 8-125 RANDOM ACCESS DRUMS, 1-11 " DRUM UNITS. RANDOM ACCESS DRUM UNITS. 1-11 MEMURY ACCESS. 2-5 ACTIVE ADDRESS BITS IN SERIES 200 PROCESSORS, 4-15 ACTIVITIES CONTROL UNIT ACTIVITIES, 2-11 INPUT/OUTPUT TRAFFIC CONTROL ACTIVITIES, 2-12 ADD COMPLEMENT ADD. 8-7 " EXAMPLES, COMPLEMENT ADD EXAMPLES, 8-8 TRUE ADD EXAMPLES. 8-7 " INSTRUCTION, EXTRACTION OF DATA FIELDS IN TYPICAL ADD INSTRUCTION, 4-2 TYPICAL ADD INSTRUCTION, 4-1 SERIES 200 ADD AND SUBTRACT OPERATIONS. 8-4 TRUE ADD . 8-7 ADD-A, 8-14 ADD-BA BINARY ADD-BA, 8-17 ADD-HA HALF ADD-HA. 8-29 ADD-ZA ZERO AND ADD-ZA. 8-20 ADDITION BINARY ADDITION. 8-4 DECIMAL ADDITION, 8-7 ALGEBRAIC SIGNS IN DECIMAL ADDITION, 8-7 " TABLE. BINARY ADDITION TABLE, 8-4 ADDITIONAL " CODING RULES, 5-12 " PERIPHERAL DEVICES, 1-16, 1-17 " READ/WRITE CHANNELS, UNIT LOADS, AND ADDRESS ASSIGNMENTS. 1-22 ADDRESS S A AND B ADDRESSES, 3-2 ABSOLUTE MEMORY ADDRESSES, CONVERSION OF SYMBOLIC TAGS TO ABSOLUTE MEMORY ADDRESSES, 3-2 " ASSEMBLY. FOUR-CHARACTER ADDRESS ASSEMBLY . 5-4 THREE-CHARACTER ADDRESS ASSEMBLY, 5-4 TWO-CHARACTER ADDRESS ASSEMBLY, 5-3 " ASSIGNMENTS. ADDITIONAL READ/WRITE CHANNELS, UNIT LOADS, AND ADDRESS ASSIGNMENTS + 1-22 ADDRESS ASSIGNMENTS AND UNIT LOADS AVAILABLE IN SERIES 200 PROCESSORS, 1-19 " BITS ACTIVE ADDRESS BITS IN SERIES 200 PROCESSORS, 4-15 " CODES: 5-12 INDEX REGISTER ADDRESSES IN FOUR-CHARACTER ADDRESSING MODE, 4-14 INDEX REGISTER ADDRESSES IN THREE-CHARACTER ADDRESSING MODE . 4-12 INDEXED ADDRESS, ASSEMBLY OF INDEXED ADDRESS IN FOUR-CHARACTER ADDRESSING MODE, 5-23 ASSEMBLY OF INDEXED ADDRESS IN THREE-CHARACTER ADDRESSING MODE, 5-22 EXTRACTION OF INDEXED ADDRESS IN THREE-CHARACTER MODE: 4-13 INDEXED FOUR-CHARACTER ADDRESSES. EXTRACTION OF INDIRECT AND INDEXED FOUR-CHARACTER ADDRESSES. 4-15 INDIRECT ADDRESS. ASSEMBLY OF INDIRECT ADDRESS IN FOUR-CHARACTER ADDRESSING MODE, 5-24 ASSEMBLY OF INDIRECT ADDRESS IN THREE-CHARACTER ADDRESSING MODE, 5-23 (CONT.)

" LITERALS. 5-19 " MODE-ADMODE . SET ADDRESS MODE-ADMODE . 7-11 MODIFICATION 4-8
MODIFICATION CODES, 5-21
PERIPHERAL ADDRESSES AND UNIT LOADS, 1-17
POTENTIAL ADDRESSES WITHIN ADDRESS RANGE, 4-16 " RANGE POTENTIAL ADDRESSES WITHIN ADDRESS RANGE, 4-16 " REGISTER RANGE. POTENTIAL ADDRESSES OUTSIDE ADDRESS REGISTER RANGE • 4-16 " REGISTERS, 2-8 THREE-CHARACTER ADDRESS, 4-10 THREE-CHARACTER INDIRECT ADDRESS, EXTRACTION OF THREE-CHARACTER INDIRECT ADDRESS, 4-11 TREATMENT OF ADDRESSES LARGER THAN A MEMORY,S MAXIMUM ADDRESS, 4-16 ADDRESS-DSA DEFINE SYMBOLIC ADDRESS-DSA, 6-7 ADDRESSES OUTSIDE ADDRESS REGISTER RANGE POTENTIAL ADDRESSES OUTSIDE ADDRESS REGISTER RANGE. 4-16 ADDRESSING. 4-1 EXPLICIT ADDRESSING, IMPLICIT ADDRESSING, AND CHAINING, 4-17 INDEXED ADDRESSING, 4-12, 4-14 INDIRECT ADDRESSING, 4-10, 4-13 INTERLEAVED ADDRESSING, 2-5 " MODE. ADDRESSING MODES, 1-4, 4-5 ASSEMBLY OF INDEXED ADDRESS IN FOUR-CHARACTER ADDRESSING MODE, 5-23 ASSEMBLY OF INDEXED ADDRESS IN THREE-CHARACTER ASSEMBLY OF INDEXED ADDRESS IN THREE-CHARACTER ADDRESSING MODE, 5-22 ASSEMBLY OF INDIRECT ADDRESS IN FOUR-CHARACTER ADDRESSING MODE, 5-24 ASSEMBLY OF INDIRECT ADDRESS IN THREE-CHARACTER ADDRESSING MODE, 5-23 CHANGING ADDRESSING MODES VIA CAM INSTRUCTION, 8-65 FOUR-CHARACTER ADDRESSING MODE, 4-13, 4-8 INDEX REGISTER ADDRESSES IN FOUR-CHARACTER ADDRESSING MODE, 4-14 INDEX REGISTER ADDRESSES IN THREE-CHARACTER ADDRESSING MODE, 4-12 IHREE-CHARACTER ADDRESSING MODE, 4-6 IWO-CHARACTER ADDRESSING MODE, 4-5 " MODE-CAM. CHANGE ADDRESSING MODE-CAM, 8-62 REGISTERS USED IN ADDRESSING, 4-3 ADVANCED PROGRAMMING, 1-21 " FEATURE. MODEL 200 ADVANCED PROGRAMMING FEATURE, 1-21 " INSTRUCTIONS, BCC TEST CONDITIONS WITH ADVANCED PROGRAMMING INSTRUCTIONS, 8-41 ALGEBRAIC SIGNS IN DECIMAL ADDITION, 8-7 ALPHANUMERIC " CONSTANTS, 6-4 " LITERALS, 5-18 ANGULAR POSITION INDICATOR, 1-11 AREA DEFINING LITERALS. 5-19 AREA-DA DEFINE AREA-DA. 6-7 AREA-RESV RESERVE AREA-RESV. 6-6 ARITHMETIC OPERATIONS, 8-4 AUTOMATIC FORMATTING IN ARITHMETIC OPERATIONS. F-2 " SIGN CONVENTIONS. DECIMAL ARITHMETIC SIGN CONVENTIONS. 8-9 " UNIT. 2-10 DATA FLOW BETWEEN MAIN MEMORY AND ARITHMETIC UNIT, 2-11 ASSEMBLER ASSEMBLERS, 5-3 RELATIONSHIP OF SOURCE, ASSEMBLER, AND OBJECT PROGRAM, 5-2 ASSEMBLY " CONTROL STATEMENTS, 7-1 FOUR-CHARACTER ADDRESS ASSEMBLY, 5-4 " OF INDEXED ADDRESS IN FOUR-CHARACTER ADDRESSING MODE . 5-23 (CONT.)

COMPUTER-GENERATED INDEX

ASSEMBLY (CUNT.) " OF INDEXED ADDRESS IN THREE-CHARACTER ADDRESSING MODE: 5-22 " OF INDIRECT ADDRESS IN FOUR-CHARACTER ADDRESSING MODE: 5-24 " OF INDIRECT ADDRESS IN THREE-CHARACTER ADDRESSING MODE + 5-23 THREE-CHARACTER ADDRESS ASSEMBLY. 5-4 TWO-CHARACTER ADDRESS ASSEMBLY. 5-3 ASSIGNMENTS ADDRESS ASSIGNMENIS. ADDITIONAL READ/WRITE CHANNELS. UNIT LOADS. AND ADDRESS ASSIGNMENTS, 1-22 ADDRESS ASSIGNMENTS, 1-22 ADDRESS ASSIGNMENTS AND UNIT LOADS AVAILABLE IN SERIES 200 PROCESSORS, 1-19 SELECTING RWC ASSIGNMENTS, CONSIDERATIONS IN SELECTING RWC ASSIGNMENTS, 8-110 SELECTING RWC ASSIGNMENTS FOR USE IN PDT INSTRUCTIONS, 8-110 AUTOMATIC FORMATTING IN ARITHMETIC OPERATIONS, F-2 AUXILIARY READ/WRITE CHANNELS PRIMARY AND AUXILIARY READ/WRITE CHANNELS, 2-16 B-ADDRESS REGISTER (BAR), 4-4 BAR B-ADDRESS REGISTER (BAR) + 4-4 BARRICADE LOCATION CORRESPONDENCE BETWEEN LIB SETTING AND BARRICADE LUCATION. 8-80 BASE RELOCATION STORAGE PROTECTION WITH BASE RELOCATION, G-1 BASE-XBASE SET OUT-OF-SEQUENCE BASE-XBASE+ 7-18 BASIC " CONCEPTS. 4-1 " INPUT/DUTPJT DATA PATH, 1-18 " TEST CONDITIONS FOR BCC INSTRUCTION, 8-40 BCC BRANCH ON CHARACTER CONDITION (BCC) CONDITIONS, 8-5 " INSTRUCTION. BASIC TEST CONDITIONS FOR BCC INSTRUCTION, 8-40 " TEST CONDITIONS WITH ADVANCED PROGRAMMING INSTRUCTIONS, 8-41 BCT BRANCH ON CONDITION TEST (BCT) INDICATOR CONDITIONS, B-4 BRANCH ON CONDITION TEST (BCT) SENSE SWITCH CONDITIONS, B-3 " INSTRUCTION INDICATOR TEST CONDITIONS FOR BCT INSTRUCTION. 8-37 SENSE SWITCH CONDITIONS FOR BCT INSTRUCTION, 8-36 BILL FEED PRINTER C3 COUNG FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8-125 BINARY OCTAL, AND DECIMAL EQUIVALENTS, 8-8 ADD-BA . 8-17 ADDITION. 8-4 ADDITION TABLE, 8-4 CONSTANTS, 6-2 LITERALS, 5-16 SUBTRACT-BS, 8-19 SUBTRACTION, 8-4 BINARY-OCTAL EQUIVALENTS, A-1 BIT EQUAL-BBE BRANCH ON BIT EQUAL-BBE, 8-44 BITS ACTIVE ADDRESS BITS IN SERIES 200 PROCESSORS, 4-15 BLANK, 5-15 " CONSTANTS, 6-4 BPI RECORDING DENSITY 1200 BPI RECORDING DENSITY, 1-8 BRANCH IF CHARACTER EQUAL-BCE. 8-42 " ON BIT EQUAL-BBE, 8-44 " ON CHARACTER CONDITION (BCC) CONDITIONS, 8-5 " ON CHARACTER CONDITION (BCC) CONDITIONS, 8-5 " ON CHARACTER CONDITION-BCC, 8-39 " ON CONDITION TEST (BCT) INDICATOR CONDITIONS, 8-4 " ON CONDITION TEST (BCT) SENSE SWITCH CONDITIONS, 8-3 " ON CONDITION TEST-BCT, 8-35 BRANCH-B. 8-34 BRANCH-PCB PERIPHERAL CONTROL AND BRANCH-PCB, 8-127 BUFFER PRINT BUFFER 1-8 BUFFERED SECTORS, H-2

CONTROLS/DEVICES CONNECTABLE TO BUFFERED SECTORS. H=2 CALL-MC MONITOR CALL-MC+ 9-98 CAM INSTRUCTION CHANGING ADDRESSING MODES VIA CAM INSTRUCTION, 8-65 MODES SPECIFIED BY VARIANT CHARACTER IN CAM INSTRUCTION. 8-63 CAPABILITY 8-BIT TRANSFER CAPABILITY. G-3 CAPACITY EXTENDED INPUT/OUTPUT CAPACITY FOR THE MODEL 4200. H-1 " REQUIREMENTS. MINIMUM RWC CAPACITY REQUIREMENTS FOR SERIES 200 PERIPHERAL DEVICES, 8-111 CARD " CODES + PU PUNCHED CARD CODES, 3-8 " COLUMN, MARK (CARD COLUMN 7), 5-6 TYPE (CARD COLUMN 6), 5-6 " COLUMNS 1-5+ CARD NUMBER (CARD COLUMNS 1-5), 5-5 " COLUMNS 15-20. OPERATION CODE (CARD COLUMNS 15-20), 5-10 " COLUMNS 8-14, LOCATION (CARD COLUMNS 8-14), 5-8 EASYCODER CARD D OPTIONS, 6-10 " EQUIPMENT. PUNCHED CARD EQUIPMENT, 1-7, 1-8 " FORMAT. PUNCHED CARD FORMAT . 3-8 " NUMBER (CARD COLUMNS 1-5) . 5-5 " READ OPERATION, DATA PATH DURING CARD READ OPERATION, 1-19 CË PCB 1/0 CHARACTER CE, DESCRIPTION OF PCB 1/0 CHARACTER CE, 8-149 PDT 1/0 CHARACTER CE, DESCRIPTION OF PDT 1/0 CHARACTER CE (ESCAPE CODE) . 8-118 CENTRAL PROCESSOR. 1-1. 2-1 CHARACTERISTICS SUMMARY OF CENTRAL PROCESSOR CHARACTERISTICS. 2-17 LOGICAL DIVISION OF SERIES 200 CENTRAL PROCESSOR. 2-1 MODEL 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR), 2-6 " MODES, E-1 CHAINING EXPLICIT ADDRESSING, IMPLICIT ADDRESSING, AND CHAINING: 4-17 CHANGE ADDRESSING MODE-CAM, 8-62 " SEQUENCE REGISTER (CSR) 4-3 " SEQUENCING MODE-CSM 8-66 CHANGING ADDRESSING MODES VIA CAM INSTRUCTION, 8-65 CHANNEL ADDITIONAL READ/WRITE CHANNELS, UNIT LOADS, AND ADDRESS ASSIGNMENTS, 1-22 AJXILIARY READ/WRITE CHANNELS, PRIMARY AND AUXILIARY READ/WRITE CHANNELS, 2-16 INTERLOCKING READ/WRITE CHANNELS, 2-16 MODEL 4200 VARIABLE-SPEED READ/WRITE CHANNELS, 2-16 READ/WRITE CHANNEL, 1-18 TYPE 286 MULTI CHANNEL. SUMMARY OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL. 8-126 CHARACTER CE, DESCRIPTION OF PCB I/O CHARACTER CE, 8-149 DESCRIPTION OF PDT I/O CHARACTER CE (ESCAPE CODE) , 8-118 " CODES, SERIES 200 CHARACTER CODES, B-7 " CONDITION. BRANCH ON CHARACTER CONDITION (BCC) CONDITIONS. B⇒5 " CONDITION-BCC. BRANCH ON CHARACTER CONDITION-BCC. 8-39 " C1. DESCRIPTION OF PDTI/O CONTROL CHARACTER C1. 8-116 " C2, DESCRIPTION OF PDT I/O CHARACTER C2 (PERIPHERAL (CONT .)

CHARACTER (CONT.) CONTROL DESIGNATION. 8-118 " EQUAL-BCE. BRANCH IF CHARACTER EQUAL-BCE + 8-42 INPUT/OUTPUT CONTROL CHARACTERS, 5-21 LOAD CHARACTERS TO A-FIELD WORD MARK-LCA, 8-56 MOVE CHARACTERS AND EDIT-MCE, 8-104 MOVE CHARACTERS TO WORD MARK-MCW, 8-55 PCB I/O CONTROL CHARACTERS, SUMMARY OF PCB I/O CONTROL CHARACTERS, 8-130 SUMMARY OF PCB I/O CONTROL CHARACTERS FOR TYPE SUMMARY OF PCB I/O CONTROL CHARACTERS FOR ITPE 286, 8-146 PDT I/O CONTROL CHARACTERS, SUMMARY OF PDT I/O CONTROL CHARACTERS, 8-120 SUMMARY OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL, 8-126 " REPRESENTATION ON MAGNETIC TAPE, 3-7 REPRESENTION OF CHARACTERS IN MAGNETIC CORE STURAGE, 2=3 SPECIAL CHARACTERS IN MCE INSTRUCTION, 8-105 VARIANT CHARACTER: 3-3: 5-20 MODES SPECIFIED BY VARIANT CHARACTER IN CAM INSTRUCTION: 8-63 CHARACTERISTICS CENTRAL PROCESSOR CHARACTERISTICS, SUMMARY OF CENTRAL PROCESSOR CHARACTERISTICS. 2-17 CHARACTERS C5 PCB CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4. -5 LINE. 8-148 CHECK PARITY CHECK, 2-6 CLEAR " ITEM MARK-CI, 8-51 " WORD MARK - CW, 8-50 CLEAR-CLEAR, 7-19 CODE ADDRESS CODES, 5-12 ADDRESS MODIFICATION CODES, 5-21 DESCRIPTION OF PDT I/O CHARACTER CE (ESCAPE CODE), 8-118 OPERATION CODE, 3-2 OPERATION CODE (CARD COLUMNS 15-20), 5-10 OPERATION UTILIZING ESCAPE CODES, EXAMPLE OF OPERATION UTILIZING ESCAPE CODES. 8-114 PUNCHED CARD CODES, 3-8 SERIES 200 CHARACIER CODES, 8-7 CODING C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS. 8-124 C3 CODING FOR TYPE 210 PAPER TAPE PUNCH, 8-124 C3 CODING FOR TYPE 270A RANDOM ACCESS DRUM, 8-125 C3 CODING FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8-125 " FORM, 5-5 EASYCODER CODING FORM, 5-5 " RULES. ADDITIONAL CODING RULES, 5-12 SAMPLE CODING FOR EXTERNAL INTERRUPT ROUTINE, D-4 SAMPLE CODING FOR INTERNAL INTERRUPT ROUTINE, D-5 COLUMN MARK (CARD COLUMN 7), 5-6 Type (Card Column 6), 5-6 COLUMNS " 1=5, CARD NJMBER (CARD COLUMNS 1-5) + 5-5 " 15-20+ OPERATION CODE (CARD COLUMNS 15-20), 5-10 " 8-14. LOCATION (CARD COLUMNS 8-14), 5-8 COMMUNICATION EQUIPMENT DATA COMMUNICATION EQUIPMENT, 1-12, 1-13 COMMUNICATIONS NETWORK CUSTOMER INQUIRY HANDLING VIA TYPICAL COMMUNICATIONS NETWORK, 1-15 COMPARE-C. 8-32 COMPATIBILITY UPWARD COMPATIBILITY, 8-114 COMPLEMENT ADD . 8-7 " EXAMPLES, 8-8 COMPONENTS SERIES 200 COMPONENTS: 1-1 CONCEPTS BASIC CONCEPTS, 4-1 CONDITION BASIC TEST CONDITIONS FOR BCC INSTRUCTION, 8-40 (CONT.)

CONDITION (CONT.) BCC TEST CONDITIONS WITH ADVANCED PROGRAMMING INSTRUCTIONS: 8-41 BRANCH ON CONDITION TEST (BCT) INDICATOR CONDITIONS. 8-4 BRANCH ON CONDITION TEST (BCT) SENSE SWITCH CONDITIONS, B-3 CHARACTER CONDITION, BRANCH ON CHARACTER CONDITION (BCC) CONDITIONS, B=5 EXTENDED MOVE (EXM) CONDITIONS, B-2 EXTENDED MOVE CONDITIONS, 8-68 INDICATOR TEST CONDITIONS FOR BCT INSTRUCTION, 8-37 SCAN CONDITIONS. MOVE OR SCAN CONDITIONS, 8-88 SENSE SWITCH CONDITIONS FOR BCT INSTRUCTION, 8-36 " TEST, BRANCH ON CONDITION TEST (BCT) INDICATOR CONDITIONS: B-4 BRANCH ON CONDITION TEST (BCT) SENSE SWITCH CONDITIONS: B-3 " TEST-BCT. BRANCH ON CONDITION TEST-BCT, 8-35 CONDITION-BCC CHARACTER CONDITION-BCC, BRANCH ON CHARACTER CONDITION-BCC. 8-39 CONFIGURATIONS MEMORY CONFIGURATIONS FOR TYPE 4201 PROCESSORS, 2-4 CONNECTABLE CONTROLS/DEVICES CONNECTABLE TO BUFFERED SECTORS, H-2 CONSECUTIVE STORAGE LOCATIONS IN MAIN MEMORY, 3-4 CONSIDERATIONS IN SELECTING RWC ASSIGNMENTS, 8-110 CONSDLE " EQUIPMENT: 1-14 TYPE 220-1 CONSOLE: 1-3 TYPE 220-3 CONSOLE: 1-3 CONSTANT ALPHANUMERIC CONSTANTS, 6-4 BINARY CONSTANTS, 6-2 BLANK CONSTANTS. 6-4 DECIMAL CONSTANTS, 6-2 DEFINE CONSTANT WITH WORD MARK-DCW, 6-2 FLOATING-POINT CONSTANTS, 6-5 NUMERIC CONSTANTS, 6-2 OCTAL CONSTANTS. 6-3 CONSTANT-DC DEFINE CONSTANT-DC. 6-5 CONTENTS LOADED CONTROL REGISTER CONTENTS LOADED BY LCR INSTRUCTION. 8-61 " STORED. CONTROL REGISTER CONTENTS STORED BY SCR INSTRUCTION. 8-58 CONTROL: 8-47 " ACTIVITIES. INPUT/OUTPUT TRAFFIC CONTROL ACTIVITIES, 2=12 " CHARACTER CI, DESCRIPTION OF PDTI/O CONTROL CHARACTER CI, 8-116 " CHARACTERS, INPUT/OUTPUT CONTROL CHARACTERS, 5=21 SUMMARY OF PCB I/O CONTROL CHARACTERS, 8=130 SUMMARY OF PCB I/O CONTROL CHARACTERS FOR TYPE 286, 8=146 SUMMARY OF PDT I/O CONTROL CHARACTERS, 8=120 SUMMARY OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL, 8=126 " CHARACTERS C5. PCB CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4, -5 LINE, 8-148 " DESIGNATION, DESIGNATION; DESCRIPTION OF PDT I/O CHARACTER C2 (PERIPHERAL CONTROL DESIGNATION; 8-118

 EQUALS-CEQU; 7-13
 INPUI/OUTPUT TRAFFIC CONTROL; 2-12
 LOGICAL DECISION PERFORMED BY INPUT/OUTPUT TRAFFIC CONTROL; 2-14

 SYMBOLIC REPRESENTATION OF INPUT/OUTPUT TRAFFIC CONTROL + 2-15 " INSTRUCTIONS. TYPE 286-1, -2, -3 LINE CONTROL INSTRUCTIONS. 8=126 " INTERRUPT PERIPHERAL CONTROL INTERRUPT, D-5 INTERRUPT CONTROL . 8-91 (CONT.)

CONTROL (CONT.) INTERRUPT/ALLOW FUNCTION CONTROL. SUMMARY OF INTERRUPT/ALLOW FUNCTION CONTROL AND TEST OPERATIONS, D-7 INPUT/OJFPUT CONTROL OPERATIONS, 8-110 TYPES OF TEST AND CONTROL OPERATIONS, 8-128 " PANEL. TYPE 1201 CONTROL PANEL, 1-2 PERIPHERAL CONTROL, 1-7 INTERRJPT SIGNAL GENERATED BY PERIPHERAL INTERNOT SIGNAL GENERATED BT PERIPHERAL CONTROL: D=6 PERIPHERAL CONTROL AND BRANCH=PCB: 8=127 " REGISTER CONTENTS LOADED BY LCR INSTRUCTION: 8=61 " REGISTER CONTENTS STORED BY SCR INSTRUCTION: 8=58 " REGISTER DESIGNATIONS. B-1 "REGISTER FUNCTION. TYPICAL CONTROL REGISTER FUNCTION. 2-7 "REGISTERS STORED BY SCR INSTRUCTION. 8-59 " REGISTERS-LCR. LOAD CONTROL REGISTERS-LCR. 8-60 " REGISTERS-SCR. STORE CONTROL REGISTERS-SCR, 8-58 " STATEMENTS. ASSEMBLY CONTROL STATEMENTS, 7-1 " UNIT + 2-11 " UNIT ACTIVITIES, 2-11 CONTROLLER MEMORY CONTROLLER + 2-5 CONTROLS/DEVICES CONNECTABLE TO BUFFERED SECTORS, H-2 CONVENTIONS DECIMAL ARITHMETIC SIGN CONVENTIONS, 8-9 DIVIDE SIGN CONVENTIONS, 8-13 MULTIPLY SIGN CONVENTIONS, 8-10 CONVERSION OF SYMBOLIC TAGS TO ABSOLUTE MEMORY ADDRESSES, 3-2 " PROCEDURE. OCTAL-DECIMAL CONVERSION PROCEDURE, A-3 " TABLE, DECIMAL-OCTAL CONVERSION TABLE, A-2 CORE STURAGE REPRESENTION OF CHARACTERS IN MAGNETIC CORE STORAGE. 2=3 COUNTERS READ/WRITE COUNTERS, 2-8 CSR CHANGE SEQUENCE REGISTER (CSR) + 4-3 CUSTOMER INQUIRY HANDLING VIA TYPICAL COMMUNICATIONS NETWORK, 1-15 CW CLEAR WORD MARK - CW. 8-50 CYCLE DISTRIBUTION, MEMORY CYCLE DISTRIBUTION, 2-12 MEMORY CYCLE, 2-3 C1 PDTI/O CONTROL CHARACTER C1. DESCRIPTION OF PDTI/O CONTROL CHARACTER C1. 8-116 C15 PCB CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4, -5 LINE, 8-148 C2 PDT I/O CHARACTER C2, DESCRIPTION OF PDT I/O CHARACTER C2 (PERIPHERAL CONTROL DESIGNATION + 8-118 C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS, 8-124 FOR TYPE 209 AND 209-2 PAPER TAPE READERS, 8=124
 "FOR TYPE 210 PAPER TAPE PUNCH, 8=124
 "FOR TYPE 270A RANDOM ACCESS DRUM, 8=125
 "FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8=125 C5 PCB CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4, -5 LINE, 8-148 DATA " COMMUNICATION EQUIPMENT, 1-12, 1-13 " FIELD FORMAT IN MAIN MEMORY, 3-5 " FIELDS. EXTRACTION OF DATA FIELDS IN TYPICAL ADD INSTRUCTION: 4-2 "FLOW BETWEEN MAIN MEMORY AND ARITHMETIC UNIT: 2-11 "FORMAT: F-1: 3-1 (CONT.)

DATA (CONT.) DATA FORMAT ON MAGNETIC TAPE, 3-8 MAGNETIC TAPE DATA FORMAT, 3-7 SUMMARY OF INTERNAL DATA FORMATS, 3-6 " FORMATTING STATEMENTS, 6-1 ORGANIZATION OF DATA IN MAIN MEMORY. 3-4 PATH. BASIC INPUT/OUTPUT DATA PATH, 1-18 DATA PATH DURING CARD READ OPERATION, 1-19 " TRANSFER INTERVALS DURING ONE PERIPHERAL OPERATION, 2-13 " TRANSFER OPERATION. PERIPHERAL DATA TRANSFER OPERATION, 1-17 " TRANSFER RATE. DEVICE DATA TRANSFER RATE. 8-110 " TRANSFER/PDT. PERIPHERAL DATA TRANSFER/PDT, 8-115 DECIMAL " ADDITION, 8-7 ALGEBRAIC SIGNS IN DECIMAL ADDITION, 8-7 " ARITHMETIC SIGN CONVENTIONS. 8-9 CONSTANTS, 6-2 " EQUIVALENTS. BINARY, OCTAL, AND DECIMAL EQUIVALENTS, B-8 "LITERALS, 5-16 "SUBTRACTION, 8-8 DECIMAL-OCTAL CONVERSION TABLE, A-2 DECISION LOGICAL DECISION PERFORMED BY INPUT/OUTPUT TRAFFIC CONTROL + 2-14 DEFINE " AREA-DA+ 6-7 " CONSTANT WITH WORD MARK-DCW+ 6-2 " CONSTANT-DC. 6+5 " SYMBOLIC ADDRESS-DSA. 6-7 DEFINING LITERALS AREA DEFINING LITERALS, 5-19 DENSITY 1200 BPI RECORDING DENSITY, 1-8 DESCRIPTION " OF PCB I/O CHARACTER CE, 8-149 " OF PDT I/O CHARACTER CE (ESCAPE CODE), 8-118 " OF PDT I/O CHARACTER C2 (PERIPHERAL CONTROL DESIGNATION, 8-118 " OF PDTI/O CONTROL CHARACTER C1, 8-116 SERIES 200 INSTRUCTION DESCRIPTIONS, SYMBOLOGY USED IN SERIES 200 INSTRUCTION DESCRIPTIONS, 8-2 DESIGNATION DENSITY DESIGNATION CONTROL REGISTER DESIGNATIONS, B=1 DESCRIPTION OF PDT I/O CHARACTER C2 (PERIPHERAL CONTROL DESIGNATION, 8-118 DEVICE ADDITIONAL PERIPHERAL DEVICES, 1-16, 1-17 DATA TRANSFER RATE, 8-110 INPUT/OUTPUT SECTOR TO WHICH DEVICE IS CONNECTED. 8-114 SERIES 200 PERIPHERAL DEVICES, MINIMUM RWC CAPACITY REQUIREMENTS FOR SERIES 200 PERIPHERAL DEVICES, 8-11 VISUAL INFORMATION PROJECTION DEVICES, 1-14. 1-16 DISK " FILES, 1-10, 1-" PACK DRIVES, 1-10 DISTRIBUTION MEMORY CYCLE DISTRIBUTION. 2-12 DIVIDE "OPERATION, FACTOR LOCATIONS IN DIVIDE OPERATION, 8-12 " SIGN CONVENTIONS, 8-13 DIVIDE-D. 8-25 DIVISION. 8-11 LOGICAL DIVISION OF SERIES 200 CENTRAL PROCESSOR. 2-1 DRIVES DISK PACK DRIVES, 1-10 DRUM HIGH-SPEED DRUMS. 1-11. 1-12 RANDUM ACCESS DRUMS, 1-11 TYPE 270A RANDOM ACCESS DRUM, C3 CODING FOR TYPE 270A RANDOM ACCESS DRUM, 8-125 " UNITS. RANDOM ACCESS DRUM UNITS, 1-11 DUMP-HSM MEMORY DUMP-HSM. 7-14 EASYCODER (CONT.)

EASYCODER (CONT.) " CARD D OPTIONS, 6-10 " CODING FORM, 5-5 " PROGRAMMING, 5-1 SET 11 PUNCTUATION INDICATORS (EASYCODER C AND D ONLY) , 5-7 EDIT INSTRUCTION, 1-22 EDIT-MCE MOVE CHARACTERS AND EDIT-MCE. 8-104 EDITING, 8-103 EIR EXTERNAL INTERRUPI REGISTER (EIR) + 4-3 END-END, 7-20 EQUAL-BBE BIT EQUAL-BBE. BRANCH ON BIT EQUAL-BBE, 8-44 EQUAL-BCE CHARACTER EQUAL-BCE, BRANCH IF CHARACTER EQUAL-BCE, 8-42 FQUALS+CFQU CONTROL EQUALS-CEQU. 7-13 EQUALS-EQU. 7-12 FOUIPMENT CONSOLE EQUIPMENT 1-14 DATA COMMUNICATION EQUIPMENT 1-12 1-13 PAPER TAPE EQUIPMENT 1-12 PERIPHERAL EQUIPMENT 1-6 PUNCHED CARD EQUIPMENT 1-7 1-8 TELLER TERMINAL EQUIPMENT 1-16 EQUIVALENTS BINARY-OCTAL EQUIVALENTS, A-1 DECIMAL EQUIVALENTS. BINARY, OCTAL, AND DECIMAL EQUIVALENTS, B-8 ESCAPE CODE DESCRIPTION OF PDT I/O CHARACTER CE (ESCAPE CODE), 8-118 EXAMPLE OF OPERATION UTILIZING ESCAPE CODES, 8-114 EXAMPLE COMPLEMENT ADD EXAMPLES, 8-8 " OF OPERATION UTILIZING ESCAPE CODES, 8-114 TRUE ADD EXAMPLES. 8-7 EXECUTE=EX 7-4 EXM EXTENDED MOVE (EXM) CONDITIONS, B-2 EXPLICIT ADDRESSING, IMPLICIT ADDRESSING, AND CHAINING, 4-17 EXTENDED " INPUT/OUIPUT CAPACITY FOR THE MODEL 4200, H=1 " MOVE (EXM) CONDITIONS, B=2 " MOVE CONDITIONS, 8-68 " MOVE-EXM: 8-67 " MULTI-PROGRAMMING AND 8-BIT TRANSFER+ 1-23 " OF INFORMATION UNITS IN MIT OPERATION+ 8-75 EXTERNAL INFERRUPT+ D-1 EXTERNAL INTERRUPTS, 1-4 " MASKING, G-2 " REGISTER (EIR), 4-3 " ROUTINE. SAMPLE CODING FOR EXTERNAL INTERRUPT ROUTINE, D-4 EXTRACT-EXT: 8-28 EXTRACTION " OF DATA FIELDS IN TYPICAL ADD INSTRUCTION, 4-2 " OF INDEXED ADDRESS IN THREE-CHARACTER MODE, 4-13 " OF INDIRECT AND INDEXED FOUR-CHARACTER ADDRESSES, 4-15 OF THREE-CHARACTER INDIRECT ADDRESS, 4-11 FACTOR LOCATIONS IN DIVIDE OPERATION, 8-12 FEATURE MODEL 200 ADVANCED PROGRAMMING FEATURE, 1-21 OPTIONAL FEATURES, 1-20 SERIES 200 OPTIONAL FEATURES, 1-20 STORAGE PROTECT FEATURE, E-1 " 0191, 1-23 " 1116, H-1 " 4215, H+1 FEATURES 4214A AND 42148. H-1 FEED PRINTER C3 CODING FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER. 8-125 FIELD FORMAT. DATA FIELD FORMAT IN MAIN MEMORY. 3-5 " LENGTH, VARIABLE FIELD LENGTH, 3-1 FIELDS, 3-4 A AND B FIELDS IN MULTIPLY OPERATION, 8-10

FIELDS (CONT.) DATA FIELDS. EXTRACTION OF DATA FIELDS IN TYPICAL ADD INSTRUCTION. 4-2 FILES DISK FILES, 1-10, 1-11 FLOATING-PUINT " CONSTANTS, 6-5 " INDICATORS, F-2 " REGISTERS, F-1 FLOW DATA FLOW BETWEEN MAIN MEMORY AND ARITHMETIC UNIT. 2-11 FORM CODING FORM . 5-5 EASYCODER CODING FORM. 5-5 FORMAT DATA FIELD FORMAT IN MAIN MEMORY, 3-5 DATA FIELD FORMAT IN MAIN MEMORY, 3-5 DATA FORMAT ON MAGNETIC TAPE, 3-8 INSTRUCTION FORMAT, 3-2 INTERNAL DATA FORMATS, SUMMARY OF INTERNAL DATA FORMATS, 3-6 SUMMARY OF INTERNAL DATA FORMATS, 3-(ITEM FORMATS, TWO ITEM FORMATS IN MAIN MEMORY, 3-5 MAGNETIC TAPE DATA FORMAT, 3-7 PUNCHED CARD FORMAT, 3-8 RECORD FORMAT IN MAIN MEMORY, 3-6 SERIES 200 INSTRUCTION FORMAT 1, 4-17 SERIES 200 INSTRUCTION FORMAT 2, 4-18 SERIES 200 INSTRUCTION FORMAT 3, 4-18 SERIES 200 INSTRUCTION FORMAT 3, 4-18 TITING FORMATTING AUTOMATIC FORMATTING IN ARITHMETIC OPERATIONS, F-2 " STATEMENTS. DATA FORMATTING STATEMENTS, 6-1 FORMULAS MODELS 200 INSTRUCTION SUMMARY-TIMING FORMULAS MODELS 200. 1200, 1250, AND 2200, C-4 FOUR-CHARACTER " ADDRESS ASSEMBLY . 5-4 " ADDRESSES, EXTRACTION OF INDIRECT AND INDEXED FOUR-CHARACTER ADDRESSES, 4-15 ADDRESSING MODE, 4-13, 4-8 ASSEMBLY OF INDEXED ADDRESS IN FOUR-CHARACTER ADDRESSING MODE, 5-23 ASSEMBLY OF INDIRECT ADDRESS IN FOUR-CHARACTER ADDRESSING MODE: 5-24 INDEX REGISTER ADDRESSES IN FOUR-CHARACTER ADDRESSING MODE: 4-14 FUNCTION " CONTROL . SUMMARY OF INTERRUPT/ALLOW FUNCTION CONTROL AND TEST OPERATIONS, D=7 MAIN MEMORY FUNCTIONS, 2=2 TYPICAL CONTROL REGISTER FUNCTION, 2=7 GENERATE-GEN. 7-17 GENERATED INTERRUPT SIGNAL GENERATED BY PERIPHERAL CONTROL. D=6 HALF ADD-HA, 8-29 HALT-H, 8-52 HANDLING CUSTOMER INQUIRY HANDLING VIA TYPICAL COMMUNICATIONS NETWORK . 1-15 HEADER-PROG PROGRAM HEADER-PROG. 7-2 HEADER-SEG SEGMENT HEADER-SEG. 7-4 HIGH-SPEED " DRUM5, 1-11, 1-12 " PRINTERS, 1-9 I/O CHARACTER CE, DESCRIPTION OF PCB I/O CHARACTER CE. 8-149 description of PDT I/O character ce (escape CODE) . 8-118 " C2, DESCRIPTION OF PDT I/O CHARACTER C2 (PERIPHERAL CONTROL DESIGNATION, 8-118 I/O CONTROL CHARACTERS SUMMARY OF PCB I/O CONTROL CHARACTERS, 8-130 SUMMARY OF PCB I/O CONTROL CHARACTERS FOR TYPE 286. 8-146 SUMMARY OF PDT I/O CONTROL CHARACTERS, 8-120 SUMMARY OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 (CONT.)

I/O CONTROL CHARACTERS (CONT.) MULTI CHANNEL + 8-126 TIR INTERNAL INTERRUPT REGISTER (IIR), 4-4 IMPLICIT ADDRESSING EXPLICIT ADDRESSING, IMPLICIT ADDRESSING, AND CHAINING: 4-17 INDEX REGISTER " ADDRESSES. INDEX REGISTER ADDRESSES IN FOUR-CHARACTER ADDRESSING MODE, 4-14 INDEX REGISTER ADDRESSES IN THREE-CHARACTER ADDRESSING MODE, 4-12 " MAP + 4-9 SERIES 200 INDEX REGISTER MAP, 4-9 INDEX REGISTERS. E-1. 4-9 SIMULTANEOJSLY, NUMBER OF INDEX REGISTERS SIMULTANEOUSLY AVAILABLE TO A PROGRAM, 4-10 INDEX/BARRICADE " REGISTER-LIB. LOAD INDEX/BARRICADE REGISTER-LIB. 8-79 " REGISTER-SIB. STORE INDEX/BARRICADE REGISTER-SIB, 8-82 INDEXED: 5-21 ADDRESS, ASSEMBLY OF INDEXED ADDRESS IN FOUR-CHARACTER ADDRESSING MODE, 5-23 ASSEMBLY OF INDEXED ADDRESS IN IHREE-CHARACTER ADDRESSING MODE, 5-22 EXTRACTION OF INDEXED ADDRESS IN THREE-CHARACTER MODE: 4-13 " ADDRESSING, 4-12, 4-14 " FOUR-CHARACTER ADDRESSES, EXTRACTION OF INDIRECT AND INDEXED FOUR-CHARACTER ADDRESSES, 4-15 INDICATOR ANGULAR POSITION INDICATOR, 1-11 " CONDITIONS, BRANCH ON CONDITION TEST (BCT) INDICATOR CONDITIONS. B-4 FLOATING-POINT INDICATORS, F-2 INDICATORS, 8-9 PROCEED INDICATOR, E-5 PUNCTUATION INDICATORS, SET 1 PUNCTUATION INDICATORS, 5-7 SET 11 PUNCTUATION INDICATORS (EASYCODER C AND D ONLY) + 5-7 " TEST CONDITIONS FOR BCT INSTRUCTION + 8-37 INDICATORS-RVI RESTORE VARIANT AND INDICATORS-RVI, 8-95 INDICATORS-SVI STORE VARIANT AND INDICATORS-SVI, 8-92 INDIRECT, 5-23 ADDRESS, ASSEMBLY OF INDIRECT ADDRESS IN FOUR-CHARACTER ADDRESSING MODE, 5-24 ASSEMBLY OF INDIRECT ADDRESS IN THREE-CHARACTER ADDRESSING MODE, 5-23 EXTRACTION OF THREE-CHARACTER INDIRECT ADDRESS, 4-11 " ADDRESSING 4-10 4-13 EXTRACTION OF INDIRECT AND INDEXED FOUR-CHARACTER ADDRESSES, 4-15 INFORMATION PROJECTION DEVICES, VISUAL INFORMATION PROJECTION DEVICES, 1-14, 1+16 "RESTORED BY RVI INSTRUCTION, 8-96 "STORED BY SVI INSTRUCTIONS, 8-92 UNITS, EXTENDED OF INFORMATION UNITS IN MIT OPERATION, 8-75 INPUT/OUTPUT. 8-109 " CAPACITY . EXTENDED INPUT/OUTPUT CAPACITY FOR THE MODEL 4200, H-1 " CONTROL CHARACTERS, 5-21 " CONTROL OPERATIONS, 8-110 DATA PATH. BASIC INPUT/OUTPUT DATA PATH, 1-18 SECTOR TO WHICH DEVICE IS CONNECTED, 8-114 TRAFFIC CONTROL, 2-12 LOGICAL DECISION PERFORMED BY INPUT/OUTPUT TRAFFIC CONTROL, 2-14 SYMBOLIC REPRESENTATION OF INPUT/OUTPUT TRAFFIC CONTROL: 2-15 (CONT.)

INPUI/OUTPUT (CONI.) TRAFFIC CONTROL ACTIVITIES, 2-12 INQUIRY HANDLING CUSTUMER INQUIRY HANDLING VIA TYPICAL COMMUNICATIONS INSTRUCTION ADVANCED PROGRAMMING INSTRUCTIONS, BCC TEST CONDITIONS WITH ADVANCED PROGRAMMING INSTRUCTIONS, 8-41 BCC INSTRUCTION, BASIC TEST CONDITIONS FOR BCC INSTRUCTION, 8-40 BCT INSTRUCTION, INDICATOR TEST CONDITIONS FOR BCT INSTRUCTION. 8-37 SENSE SWITCH CONDITIONS FOR BCT INSTRUCTION. 8-36 CAM INSTRUCTION CHANGING ADDRESSING MODES VIA CAM INSTRUCTION. 8-65 MODES SPECIFIED BY VARIANT CHARACTER IN CAM INSTRUCTION: 8-63 " DESCRIPTIONS, SYMBOLOGY USED IN SERIES 200 INSTRUCTION DESCRIPTIONS, 8-2 EDIT INSTRUCTION, 1-22 EDII INSTRUCTION FORMAT, 3-2 SERIES 200 INSTRUCTION FORMAT 1, 4-17 SERIES 200 INSTRUCTION FORMAT 2, 4-18 SERIES 200 INSTRUCTION FORMAT 3, 4-18 SERIES 200 INSTRUCTION FORMATS, 3-3 THE FULLIONS, 8-1 LCR INSTRUCTION. CONTROL REGISTER CONTENTS LOADED BY LCR INSTRUCTION: 8-61 LINE CONTROL INSTRUCTIONS, 1YPE 266-1, -2, -3 LINE CONTROL INSTRUCTIONS, 8-126 MCE INSTRUCTION SPECIAL CHARACTERS IN MCE INSTRUCTION, 8-105 PDT INSTRUCTIONS, SELECTING RWC ASSIGNMENTS FOR USE IN PUT INSTRUCTIONS, 8-110 PRIVILEGED SCR INSTRUCTION, G-4 RVI INSTRUCTION, INFORMATION RESTORED BY RVI INSTRUCTION. 8-96 SCIENTIFIC INSTRUCTIONS, SUMMARY OF SCIENTIFIC INSTRUCTIONS, F-4 SCR INSTRUCTION. CONTROL REGISTER CONTENTS STORED BY SCR INSTRUCTION, 8-58 CONTROL REGISTERS STORED BY SCR INSTRUCTION, 8-59 SERIES 200 INSTRUCTIONS, SYMBOLIC REPRESENTATION OF SERIES 200 INSTRUCTIONS, 3-4 " SUMMARY-TIMING FORMULAS MODELS 200, 1200, 1250, AND 2200, C=4 SVI INSTRUCTIONS, INFORMATION STORED BY SVI INSTRUCTIONS, 8-92 " TIMEOUT. G-2 " TIMINGS FOR THE MODEL 4200, C-7 TYPICAL ADD INSTRUCTION, 4-1 EXTRACTION OF DATA FIELDS IN TYPICAL ADD INSTRUCTION + 4-2 INTERLEAVED ADDRESSING, 2-5 INTERLEAVING MODEL 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR) , 2-6 INTERLOCKING READ/WRITE CHANNELS, 2-16 INTERNAL " DATA FORMATS. SUMMARY OF INTERNAL DATA FORMATS, 3-6 " INTERRUPT, D-2, E-2, 1-4
" INTERRUPT REGISTER (11R), 4-4
" INTERRUPT ROUTINE, SAMPLE CODING FOR INTERNAL INTERRUPT ROUTINE. D=5 INTERRUPT CONTROL + 8-91 EXTERNAL INTERRUPT, D-1 EXTERNAL INTERRUPTS, 1-4 INTERNAL INTERRUPT, D-2, E-2, 1-4 " MASKING. EXTERNAL INTERRUPT MASKING, G-2 PERIPHERAL CONTROL INTERRUPT, D-5 " PROCESSING, D-1 (CONT.)

INTERRUP1 (CONT.) " PROCESSING MODE: 1-3 PROGRAM INTERRUPT + 1-22 " PROGRAMMING. D-3 " REGISTER. EXTERNAL INTERRUPT REGISTER (EIR) + 4-3 INTERNAL INTERRUPT REGISTER (11R) + 4-4 " ROUTINE. SAMPLE CODING FOR EXTERNAL INTERRUPT ROUTINE. D-4 SAMPLE CODING FOR INTERNAL INTERRUPT ROUTINE. D=5 " SIGNAL GENERATED BY PERIPHERAL CONTROL, D-6 INTERRUPT/ALLOW FUNCTION CONTROL SUMMARY OF INTERRUPT/ALLOW FUNCTION CONTROL AND TEST OPERATIONS. D-7 INTERVALS DATA TRANSFER INTERVALS DURING ONE PERIPHERAL OPERATION + 2-13 INTRODUCTION + 5-1 + 6-1 + 7-1 + 8-1 ITEM FORMATS, TWO ITEM FORMATS IN MAIN MEMORY, 3-5 " MARK-CI, CLEAR ITEM MARK-CI . 8-51 " MARK-51, SET ITEM MARK-SI+ 8-49 MOVE ITEM AND TRANSLATE-MIT+ 8-74 ITEM-MARK TRAPPING MODE+ 1-5 LANGUAGE SYMBOLIC LANGUAGE + 5-3 LCR INSTRUCTION CONTROL REGISTER CONTENTS LOADED BY LCR INSTRUCTION, 8-61 LENGTH VARIABLE FIELD LENGTH, 3-1 LIB SETTING CORRESPONDENCE BETWEEN LIB SEITING AND BARRICADE LOCATION. 8-80 LINE " CONTROL INSTRUCTIONS, TYPE 286+1, -2, -3 LINE CONTRUL INSTRUCTIONS, 8-126 " NUMBER-SETLIN. SET LINE NUMBER-SETLIN, 7-18 PCB CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4, -5 LINE, 8-148 LITERAL ORIGIN-LITORG, 7-9 LITERALS: 5-15 ADDRESS LITERALS, 5-19 ALPHANUMERIC LITERALS, 5-18 AREA DEFINING LITERALS, 5-19 BINARY LITERALS, 5-16 DECIMAL LITERALS, 5-16 OCTAL LITERALS, 5-17 LOAD " CHARACTERS TO A-FIELD WORD MARK-LCA. 8-56 CONTROL REGISTERS-LCR, 8-60 INDEX/BARRICADE REGISTER-LIB, 8-79 LOADED CONTROL REGISTER CONTENTS LOADED BY LCR INSTRUCTION. 8-61 LOADS ADDITIONAL READ/WRITE CHANNELS, UNIT LOADS, AND ADDRESS ASSIGNMENTS + 1-22 UNIT LOADS. ADDRESS ASSIGNMENTS AND UNIT LOADS AVAILABLE IN SERIES 200 PROCESSORS + 1-19 PERIPHERAL ADDRESSES AND UNIT LOADS, 1-17 LOCATION (CARD COLUMNS 8-14), 5-8 BARRICADE LOCATION, CURRESPONDENCE BETWEEN LIB SETTING AND BARRICADE LOCATION, 8-80 CONSECUTIVE STORAGE LOCATIONS IN MAIN MEMORY, 3-4 FACTOR LOCATIONS IN DIVIDE OPERATION, 8-12 LOGIC, 8-27 LOGICAL " DECISION PERFORMED BY INPUT/OUTPUT TRAFFIC CONTROL, 2-14 " DIVISION OF SERIES 200 CENTRAL PROCESSOR, 2-1 TABLE LOOKJP-TLU. 8-83 MAGNETIC CORE STORAGE. REPRESENTION OF CHARACTERS IN MAGNETIC CORE (CONT.)

MAGNETIC (CONT.) STORAGE, 2-3 " TAPE. CHARACTER REPRESENTATION ON MAGNETIC TAPE, 3-7 DATA FORMAT ON MAGNETIC TAPE, 3-8 " TAPE DATA FORMAT, 3-7 " TAPE UNITS, 1-8, 1-9 MAIN MEMORY . 2-1 CONSECUTIVE STORAGE LOCATIONS IN MAIN MEMORY, 3-4 DATA FIELD FORMAT IN MAIN MEMORY, 3-5 DATA FLOW BETWEEN MAIN MEMORY AND ARITHMETIC UNIT, 2-11 " FUNCTIONS, 2-2 "IN THE TYPE 4201 PROCESSOR, 2-4 ORGANIZATION OF DATA IN MAIN MEMORY, 3-4 RECORD FORMAT IN MAIN MEMORY, 3-6 SIZE: 1-6 SPEED, 1-6 TWO ITEM FORMATS IN MAIN MEMORY, 3-5 MAP INDEX REGISTER MAP, 4-9 SERIES 200 INDEX REGISTER MAP, 4-9 MARK (CARD COLUMN 7) . 5-6 CLEAR WORD MARK - CW. 8-50 MARK-CI CLEAR ITEM MARK-CI, 8-51 MARK-DCW WORD MARK-DCW. DEFINE CONSTANT WITH WORD MARK-DCW, 6-2 MARK-LCA A-FIELD WORD MARK-LCA. LOAD CHARACTERS TO A-FIELD WORD MARK-LCA, 8-56 MARK-MCW WORD MARK-MCW. MOVE CHARACTERS TO WORD MARK-MCW, 8-55 MARK-SI SET ITEM MARK-SI, 8-49 MARK-SW SET WORD MARK-SW. 8-48 MASKING EXTERNAL INTERRUPT MASKING, G-2 MAT OPERATION, 8-73 MAXIMUM ADDRESS TREAIMENT OF ADDRESSES LARGER THAN A MEMORY,S MAXIMUM ADDRESS, 4-16 MCE INSTRUCTION SPECIAL CHARACTERS IN MCE INSTRUCTION, 8-105 MEMORY " ACCESS, 2-5 " ADDRESSES. CONVERSION OF SYMBOLIC TAGS TO ABSOLUTE MEMORY ADDRESSES, 3-2 " CONFIGURATIONS FOR TYPE 4201 PROCESSORS, 2-4 CONTROL MEMORY . 2-6 CONTROLLER, 2-5 " CYCLE, 2-3 " CYCLE DISTRIBUTION, 2-12 " DUMP-HSM, 7-14 " FUNCTIONS, MAIN MEMORY FUNCTIONS, 2-2 " INTERLEAVING. MODEL 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR), 2-6 MAIN MEMORY, 2-1 CONSECUTIVE STORAGE LOCATIONS IN MAIN MEMORY, DATA FIELD FORMAT IN MAIN MEMORY, 3-5 DATA FLOW BETWEEN MAIN MEMORY AND ARITHMETIC UNIT, 2-11 URGANIZATION OF DATA IN MAIN MEMORY, 3-4 RECORD FORMAT IN MAIN MEMORY, 3-6 IWO ITEM FORMATS IN MAIN MEMORY, 3-5 MAIN MEMORY IN THE TYPE 4201 PROCESSOR, 2-4 POSITION, ONE MEMORY POSITION, 2-3 " REGISTERS, CONTROL MEMORY REGISTERS, 2-8 SIZE OF CONTROL MEMORY REGISTERS (MODELS 200/1200/1250/2200/4200), 2-7 " SIZE. MAIN MEMORY SIZE, 1-6 SPEED, MAIN MEMORY SPEED. 1-6 " SUBSYSTEM. TYPE 4201 MEMORY SUBSYSTEM. 2-4 MEMORY,S MAXIMUM ADDRESS (CONT.)

á

MEMORY.5 MAXIMUM ADDRESS (CONT.) TREATMENT OF ADDRESSES LARGER THAN A MEMORY.S MAXIMUM ADDRESS: 4-16 MINIMUM RWC CAPACITY REQJIREMENTS FOR SERIES 200 PERIPHERAL DEVICES. 8-111 MIT OPERATION, 8-79 EXTENDED OF INFORMATION UNITS IN MIT OPERATION, 8-75 MODE ADDRESSING MODES: 1-4, 4-5 CENTRAL PROCESSOR MODES: E-1 CHANGING ADDRESSING MODES VIA CAM INSTRUCTION: 8-65 FOUR-CHARACTER ADDRESSING MODE: 4-13, 4-8 ASSEMBLY OF INDEXED ADDRESS IN FOUR-CHARACTER ADDRESSING MODE: 5-23 ASSEMBLY OF INDIRECT ADDRESS IN FOUR-CHARACTER ADDRESSING MODE: 5-24 INDEX REGISTER ADDRESSES IN FOUR-CHARACTER ADDRESSING MODE: 4-14 ADDRESSING MODE, 4-14 INTERRUPT PROCESSING MODE, 1-3 ITEM-MARK TRAPPING MODE, 1-5 MODES SPECIFIED BY VARIANT CHARACTER IN CAM INSTRUCTION, 8-63 STANDARD PROCESSING MODE, 1-3 THREE-CHARACTER ADDRESSING MODE, 4-6 ASSEMBLY OF INDEXED ADDRESS IN THREE-CHARACTER ADDRESSING MODE, 5-22 ASSEMBLY OF INDIRECT ADDRESS IN THREE-CHARACTER ADDRESSING MODE, 5-23 INDEX REGISTER ADDRESSES IN THREE-CHARACTER ADDRESSING MODE, 4-12 THREE-CHARACTER MODE EXTRACTION OF INDEXED ADDRESS IN THREE-CHARACTER MODE: 4-13 TWO-CHARACTER ADDRESSING MODE: 4-5 MODE=ADMODE SET ADDRESS MODE-ADMODE, 7-11 MODE-CAM CHANGE ADDRESSING MODE-CAM, 8-62 MODE-CSM CHANGE SEQJENCING MODE-CSM. 8-66 MODE-RNM RESUME NORMAL MODE-RNM. 8-99 MODEL " 200 ADVANCED PROGRAMMING FEATURE, 1-21 . 4200 EXTENDED INPUT/OUTPUT CAPACITY FOR THE MODEL 4200+ H=1 INSTRUCTION TIMINGS FOR THE MODEL 4200+ C-7 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR) + 2=6 " 4200 VARIABLE-SPEED READ/WRITE CHANNELS, 2-16 MODELS 1200 SCIENTIFIC UNIT FOR MODELS 1200. 1250. 2200. AND 4200 + F-1 " 200, INSTRUCTION SUMMARY-TIMING FORMULAS MODELS 200, 1200, 1250, AND 2200, C-4 " 200/1200/1250/2200/4200, SIZE OF CONTROL MEMORY REGISTERS (MODELS 200/1200/1250/2200/4200) + 2-7 MODIFICATION ADDRESS MODIFICATION. 4-8 " CODES ADDRESS MODIFICATION CODES, 5-21 MODULAR ORIGIN-MORG, 7-9 MONITOR CALL-MC, 9-98 MOVE " AND TRANSLATE-MAT, 8-70 CHARACTERS. MOVE CHARACTERS AND EDIT-MCE. 8-104 MOVE CHARACTERS TO WORD MARK-MCW. 8-55 " CONDITIONS. EXTENDED MOVE CONDITIONS, 8-68 EXTENDED MOVE (EXM) CONDITIONS, B-2 " ITEM AND TRANSLATE-MIT, 8-74 " OR SCAN CONDITIONS, 8-88 " OR SCAN VARIANTS. B-9 " OR SCAN-MOS, 8-86 MOVE-EXM EXTENDED MOVE-EXM. 8-67 MULTI CHANNEL SUMMARY OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL, 8-126 EXTENDED MULTI-PROGRAMMING AND 8-BIT TRANSFER. 1-23 MULTIPLICATION + 8-9 MULTIPLY (CONT+)

MULTIPLY " OPERATION• A AND B FIELDS IN MULTIPLY OPERATION. 8-10 " SIGN CONVENTIONS, 8-10 MULTIPLY-M. 8-23 NETWORK TYPICAL COMMUNICATIONS NETWORK. CUSTOMER INQUIRY HANDLING VIA TYPICAL COMMUNICATIONS NETWORK, 1-15 NORMAL MODE-RNM RESUME NORMAL MODE-RNM+ 8-99 NOTATION OCTAL NOTATION. A-1 NUMBER CARD NUMBER (CARD COLUMNS 1-5), 5-5 " OF INDEX REGISTERS SIMULTANEOUSLY AVAILABLE TO A PROGRAM: 4-10 NUMBER-SETLIN SET LINE NUMBER-SETLIN. 7-18 NUMERIC CONSTANTS • 6-2 OBJECT PROGRAM RELATIONSHIP OF SOURCE, ASSEMBLER, AND OBJECT PROGRAM . 5-2 OCTAL BINARY, OCTAL, AND DECIMAL EQUIVALENTS, B-8 " CONSTANTS, 6-3 " LITERALS, 5-17 NOTATION. A-1 OCTAL-DECIMAL CONVERSION PROCEDURE, A-3 OPERANDS, 5-11 OPERATION ARITHMETIC OPERATIONS, 8-4 AUTOMATIC FORMATTING IN ARITHMETIC OPERATIONS, F=2 CARD READ OPERATION. DATA PATH DURING CARD READ OPERATION, 1-19 " CODE • 3-2 OPERATION CODE (CARD COLUMNS 15-20) • 5-10 CONTROL OPERATIONS, IYPES OF TEST AND CONTROL OPERATIONS, 8-128 DIVIDE OPERATION, FACTOR LOCATIONS IN DIVIDE OPERATION, 8-12 INPUT/OUTPUT CONTROL OPERATIONS, 8-110 MAT OPERATION, 8-73 MIT OPERATION, 8-79 EXTENDED OF INFORMATION UNITS IN MIT OPERATION, 8-75 MULTIPLY OPERATION, A AND B FIELDS IN MULTIPLY OPERATION, 8-10 PERIPHERAL DATA TRANSFER OPERATION, 1-17 PERIPHERAL OPERATION, DATA TRANSFER INTERVALS DURING ONE PERIPHERAL OPERATION, 2-13 SUBTRACT OPERATIONS. SERIES 200 ADD AND SUBTRACT OPERATIONS. 8+4 TEST OPERATIONS, SUMMARY OF INTERRUPT/ALLOW FUNCTION CONTROL AND IEST OPERATIONS, D-7 " UTILIZING ESCAPE CODES EXAMPLE OF OPERATION UTILIZING ESCAPE CODES. 8-114 OPERATION-NOP NO OPERATION-NOP, 8-54 OPTIONAL FEATURES, 1-20 SERIES 200 OPTIONAL FEATURES, 1-20 OPTIONS EASYCODER CARD D OPTIONS, 6-10 ORGANIZATION OF DATA IN MAIN MEMORY, 3-4 ORIGIN-LITORG LITERAL ORIGIN-LITORG, 7-9 ORIGIN-MORG MODULAR ORIGIN-MORG. 7-9 ORIGIN-ORG: 7-7 OUT-OF-SEQUENCE. 5-15 BASE+XBASE, SET OUT-OF-SEQUENCE BASE-XBASE, 7+18 OUTSIDE ADDRESS REGISTER RANGE POTENTIAL ADDRESSES OUTSIDE ADDRESS REGISTER RANGE. 4-16 PACK DRIVES DISK PACK DRIVES, 1-10 PANEL TYPE 1201 CONTROL PANEL, 1-2 PAPER TAPE " EQUIPMENT, 1-12 " PUNCH. (CONT.)

PAPER TAPE (CONT.) C3 CODING FOR TYPE 210 PAPER TAPE PUNCH, 8-124 " READERS, C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS. 8-124 PARITY CHECK . 2-6 PATH BASIC INPUT/OUTPUT DATA PATH, 1-18 DATA PATH DURING CARD READ OPERATION. 1-19 PCB " CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4, -5 LINE, 8-148 " I/O CHARACTER CE, DESCRIPTION OF PCB I/O CHARACTER CE, 8-149 " I/O CONTROL CHARACTERS, SUMMARY OF PCB I/O CONTROL CHARACTERS, 8-130 SUMMARY OF PCB I/O CONTROL CHARACTERS FOR TYPE 286 8-146 PDT " I/O CONTROL CHARACTERS, SUMMARY OF PDT I/O CONTROL CHARACTERS, 8-120 SUMMARY OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL, 8-126 " INSTRUCTIONS. SELECTING RWC ASSIGNMENTS FOR USE IN PDT INSTRUCTIONS, 8-110 PDT 1/0 CHARACTER ÇE• DESCRIPTION OF PDT I/O CHARACTER CE (ESCAPE CODE), 8-118 " C2• DESCRIPTION OF PDT I/O CHARACTER C2 (PERIPHERAL CONTROL DESIGNATION, 8-118 PDTI/O CONTROL CHARACTER C1 DESCRIPTION OF PDII/O CONTROL CHARACTER C1, 8-116 PERIPHERAL ADDRESSES AND UNIT LOADS, 1+17 " CONTROL, 1-7 INTERRJPT SIGNAL GENERATED BY PERIPHERAL CONTROL + D-6 PERIPHERAL CONTROL AND BRANCH-PCB+ 8-127 " CONTROL DESIGNATION, DESCRIPTION OF PDT 1/0 CHARACTER C2 (PERIPHERAL CONTROL DESIGNATION, 8-118 " CONTROL INTERRUPT, D-5 " DATA TRANSFER OPERATION, 1-17 " DATA TRANSFER/PDT + 8-115 " DEVICES, ADDITIONAL PERIPHERAL DEVICES, 1-16, 1-17 MINIMUM RWC CAPACITY REQUIREMENTS FOR SERIES 200 PERIPHERAL DEVICES, 8-111 " EQUIPMENT. 1-6 " OPERATION. DATA TRANSFER INTERVALS DURING ONE PERIPHERAL OPERATION, 2-13 " SIMULTANEITY, 1-6 POSITION " INDICATOR. ANGULAR POSITION INDICATOR, 1-11 MEMORY POSITION. ONE MEMORY POSITION, 2-3 POTENTIAL ADDRESSES OUTSIDE ADDRESS REGISTER RAN, POTENTIAL ADDRESSES OUTSIDE ADDRESS REGISTER RANGE, 4-16 " WITHIN ADDRESS RANGE. 4-16 POWER POWERS OF 2. 8-8 PROCESSING POWER + 1=5 PRIMARY AND AUXILIARY READ/WRITE CHANNELS + 2=16 PRINT BUFFER, 1-8 PRINTER HIGH-SPEED PRINTERS, 1-9 SPEED PRINTERS, HIGH SPEED PRINTERS, 1-8 TYPE 237 BILL FEED PRINTER, C3 CODING FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8-125 PRIVILEGED SCR INSTRUCTION, G-4 PROCEDURE OCTAL-DECIMAL CONVERSION PROCEDURE: A-3 PROCEED INDICATOR, E-5 PROCESSING INTERRUPT PROCESSING, D-1 " MODE, INTERRUPT PROCESSING MODE: 1-3 STANDARD PROCESSING MODE: 1-3 (CONT.)

PROCESSING (CONT.) " POWER: 1-5 " UNIT: 2-5 PROCESSOR " BEING USED, 8-113 CENTRAL PROCESSOR . 1-1. 2-1 " CHARACTERISTICS, SUMMARY OF CENTRAL PROCESSOR CHARACTERISTICS, 2-17 MODEL 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR) , 2-6 " MODES, CENTRAL PROCESSOR MODES, E-1 SERIES 200 CENTRAL PROCESSOR, LOGICAL DIVISION OF SERIES 200 CENTRAL PROCESSOR: 2-1 SERIES 200 PROCESSORS, ACTIVE ADDRESS BITS IN SERIES 200 PROCESSORS, 4-15 ADDRESS ASSIGNMENTS AND UNIT LOADS AVAILABLE IN ADDRESS ADSIGNMENTS AND UNIT COADS AVAILABLE IN SERIES 200 PROCESSORS, 1-19 TYPE 4201 PROCESSOR, MAIN MEMORY IN THE TYPE 4201 PROCESSOR, 2-4 TYPE 4201 PROCESSORS, MEMORY CONFIGURATIONS FOR TYPE 4201 PROCESSORS, 2-4 PROGRAM " HEADER-PROG 7-2 " INTERRUPT 1-22 NUMBER OF INDEX REGISTERS SIMULTANEOUSLY AVAILABLE 10 A PROGRAM. 4-10 OBJECT PROGRAM, RELATIONSHIP OF SOURCE, ASSEMBLER, AND OBJECT PROGRAM. 5-2 PROGRAMMING ADVANCED PROGRAMMING. 1-21 EASYCODER PROGRAMMING. 5-1 " FEATURE. MODEL 200 ADVANCED PROGRAMMING FEATURE, 1-21 " INSTRUCTIONS, BCC TEST CONDITIONS WITH ADVANCED PROGRAMMING INSTRUCTIONS: 8-41 INTERRUPT PROGRAMMING. D-3 PROJECTION DEVICES VISUAL INFORMATION PROJECTION DEVICES, 1-14, 1-16 PROTECT FEATURE . STORAGE PROTECT FEATURE. E-1 STORAGE PROTECT: 1-23 PROTECTION STORAGE PROTECTION, VIOLATIONS OF STORAGE PROTECTION, E-3 STORAGE PROTECTION WITH BASE RELOCATION, G-1 PUNCH TYPE 210 PAPER TAPE PUNCH, C3 CODING FOR TYPE 210 PAPER TAPE PUNCH, 8-124 PUNCHED CARD " CODE5 . 3-8 " EQUIPMENT, 1-7, 1-8 " FORMAT, 3-8 PUNCTUATION INDICATORS SET 1 PUNCTUATION INDICATORS, 5-7 SET 11 PUNCTUATION INDICATORS (EASYCODER C AND D ONLY) . 5-7 RANDOM ACCESS DRUM C3 CODING FOR TYPE 270A RANDOM ACCESS DRUM. 8+125 RANDOM ACCESS DRUMS, 1-11 " UNITS, 1-11 RANGE ADDRESS RANGE. POTENTIAL ADDRESSES WITHIN ADDRESS RANGE, 4-16 POTENTIAL ADDRESSES OUTSIDE ADDRESS REGISTER RANGE. 4-16 RATE DEVICE DATA TRANSFER RATE, 8-110 READ OPERATION DATA PATH DURING CARD READ OPERATION, 1-19 READ/WRITE " CHANNEL . NEL, 1-18 ADDITIONAL READ/WRITE CHANNELS, UNIT LOADS, AND ADDRESS ASSIGNMENTS, 1-22 INTERLOCKING READ/WRITE CHANNELS, 2-16 MODEL 4200 VARIABLE-SPEED READ/WRITE CHANNELS. 2-16 PRIMARY AND AUXILIARY READ/WRITE CHANNELS, 2-16 " COUNTERS, 2-8 READERS (CONT.)

ROUTINE (CUNT.)

READERS (CONT.) 209-2 PAPER TAPE READERS. C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS. 8-124 RECORD FORMAT IN MAIN MEMORY, 3-6 RECORDING DENSITY 1200 BPI RECORDING DENSITY. 1-8 RECORDS. 3-6 REFERENCE SELF REFERENCE, 5-13 REGISTER A-ADDRESS REGISTER (AAR) + 4-4 ADDRESS REGISTERS. 2-8 # ADDRESSES. INDEX REGISTER ADDRESSES IN FOUR-CHARACTER ADDRESSING MODE, 4-14 INDEX REGISTER ADDRESSES IN THREE-CHARACTER ADDRESSING MODE . 4-12 B-ADDRESS REGISTER (BAR) . 4-4 CHANGE SEQJENCE REGISTER (CSR), 4-3 " CONTENTS LOADED, CONTROL REGISTER CONTENTS LOADED BY LCR INSTRUCTION. 8-61 " CONTENTS STORED . CONTROL REGISTER CONTENTS STORED BY SCR CONTROL REGISTER CONTENTS STORED BY SCR INSTRUCTION, 8-58 CONTROL MEMORY REGISTERS, 2-8 SIZE OF CONTROL MEMORY REGISTERS (MODELS 200/1200/1250/2200/4200), 2-7 " DESIGNATIONS. CONTROL REGISTER DESIGNATIONS, B-1 EXTERNAL INTERRUPI REGISTER (EIR), 4-3 FLOATING-POINT REGISTERS, F-1 " FUNCTION. TYPICAL CONTROL REGISTER FUNCTION. 2-7 INDEX REGISTERS, E-1, 4-9 INTERNAL INTERRUPT REGISTER (11R), 4-4 " MAP. INDEX REGISTER MAP, 4-9 SERIES 200 INDEX REGISTER MAP, 4-9 " RANGE POTENTIAL ADDRESSES OUTSIDE ADDRESS REGISTER RANGE + 4-16 REGISTERS JSED IN ADDRESSING + 4-3 SEQUENCE REGISTER (SR) . 4-3 REGISTER-LIB LOAD INDEX/BARRICADE REGISTER-LIB, 8-79 REGISTER-SIB STORE INDEX/BARRICADE REGISTER-SIB, 8-82 REGISTERS SIMULTANEOUSLY. NUMBER OF INDEX REGISTERS SIMULTANEOUSLY AVAILABLE TO A PROGRAM, 4-10 " STORED. CONTROL REGISTERS STORED BY SCR INSTRUCTION, 8-59 REGISTERS-LCR LOAD CONTROL REGISTERS-LCR, 8-60 REGISTERS-SCR STORE CONTROL REGISTERS-SCR, 8-58 RELATIONSHIP OF SOURCE, ASSEMBLER, AND OBJECT PROGRAM, 5-2 RELATIVE: 5-14 RELOCATION BASE RELOCATION, STORAGE PROTECTION WITH BASE RELOCATION, G-1 REPEAT-REP. 7-16 REPRESENTATION CHARACTER REPRESENTATION ON MAGNETIC TAPE. 3-7 SYMBOLIC REPRESENTATION OF INPUT/OUTPUT TRAFFIC CONTROL, 2-15 SYMBOLIC REPRESENTATION OF SERIES 200 INSTRUCTIONS, 3-4 REPRESENTION OF CHARACTERS IN MAGNETIC CORE STORAGE, 2-3 REQUIREMENTS MINIMUM RWC CAPACITY REQUIREMENTS FOR SERIES 200 PERIPHERAL DEVICES, 8-111 RESERVE AREA-RESV. 6-6 RESTORE VARIANT AND INDICATORS-RVI, 8-95 RESTORED INFORMATION RESTORED BY RVI INSTRUCTION, 8-96 RESUME NORMAL MODE-RNM. 8-99 ROUTINE EXTERNAL INTERRUPT ROUTINE. SAMPLE CODING FOR EXTERNAL INTERRUPT ROUTINE. D=4 D-4 INTERNAL INTERRUPI ROUTINE, SAMPLE CODING FOR INTERNAL INTERRUPT ROUTINE, (CONT.)

D=5RULES ADDITIONAL CODING RULES, 5-12 RVI INSTRUCTION INFORMATION RESTORED BY RVI INSTRUCTION, 8-96 RWC " ASSIGNMENTS CONSIDERATIONS IN SELECTING RWC ASSIGNMENTS. 8-110 SELECTING RWC ASSIGNMENTS FOR USE IN PDT INSTRUCTIONS, 8-110 " CAPACITY REQUIREMENTS. MINIMUM RWC CAPACITY REQUIREMENTS FOR SERIES 200 PERIPHERAL DEVICES. 8-111 SAMPLE CODING FOR EXTERNAL INTERRUPT ROUTINE, D-4
FOR INTERNAL INTERRUPT ROUTINE, D-5 SCAN " CONDITIONS. MOVE OR MOVE OR SCAN CONDITIONS. 8-88 " VARIANTS. MOVE OR SCAN VARIANTS. B-9 SCAN-MOS MOVE OR SCAN-MOS, 8-86 SCIENTIFIC " INSTRUCTIONS, SUMMARY OF SCIENTIFIC INSTRUCTIONS, F-4 " UNIT. SCIENTIFIC UNIT, 1-23 SCIENTIFIC UNIT FOR MODELS 1200, 1250, 2200, AND SCR INSTRUCTION CONTROL REGISTER CONTENTS STORED BY SCR INSTRUCTION. 8-58 CONTROL REGISTERS STORED BY SCR INSTRUCTION, 8-59 PRIVILEGED SCR INSTRUCTION, G-4 SECTOR BUFFERED SECTORS. H-2 CONTROLS/DEVICES CONNECTABLE TO BUFFERED SECTORS. H=2 INPUT/OUTPUT SECTOR TO WHICH DEVICE IS CONNECTED. 8-114 SEGMENT HEADER-SEG. 7+4 SEGMENT HEADER-SEG, 7-4 SELECTING RWC ASSIGNMENTS CONSIDERATIONS IN SELECTING RWC ASSIGNMENTS, 8-110 "FOR USE IN PDT INSTRUCTIONS, 8-110 SELF REFERENCE, 5-13 SELT REFERENCE, 543 SENSE SWITCH CONDITIONS BRANCH ON CONDITION TEST (BCT) SENSE SWITCH CONDITIONS, B-3 " FOR BCT INSTRUCTION, 8-36 SEQUENCE REGISTER " (SR) + 4-3 CHANGE SEQUENCE REGISTER (CSR), 4-3 SEQUENCING MODE-CSM CHANGE SEQUENCING MODE-CSM, 8-66 SERIES 200 " ADD AND SUBTRACT OPERATIONS, 8-4 ADD AND SOBTRACT OPERATIONS, 8-4
 "CENTRAL PROCESSOR, LOGICAL DIVISION OF SERIES 200 CENTRAL PROCESSOR, 2-1
 "CHARACTER CODES, B-7 COMPONENTS, 1-1 INDEX REGISTER MAP, 4-9 INSTRUCTION DESCRIPTIONS, SYMBOLOGY USED IN SERIES 200 INSTRUCTION DESCRIPTIONS + 8-2 "INSTRUCTION FORMAT, SERIES 200 INSTRUCTION FORMAT 1. 4-17 SERIES 200 INSTRUCTION FORMAT 2. 4-18 SERIES 200 INSTRUCTION FORMAT 3. 4-18 SERIES 200 INSTRUCTION FORMATS, 3-3 " INSTRUCTIONS, SYMBOLIC REPRESENTATION OF SERIES 200 " OPTIONAL FEATURES, 1-20 " PERIPHERAL DEVICES, MINIMUM RWC CAPACITY REQUIREMENTS FOR SERIES 200 PERIPHERAL DEVICES, 8-111 " PROCESSORS, ACTIVE ADDRESS BITS IN SERIES 200 PROCESSORS, 4-15 ADDRESS ASSIGNMENTS AND UNIT LOADS AVAILABLE IN SERIES 200 PROCESSORS, 1-19 SET " ADDRESS MODE-ADMODE . 7-11 (CONT.)

COMPUTER-GENERATED INDEX

SET (CONT.) " ITEM MARK-SI, 8-49 " LINE NUMBER-SETLIN, 7-18 " OUT-OF-SEQJENCE BASE-XBASE, 7-18 " WORD MARK-SW, 8-48 " 1 PUNCTUATION INDICATORS, 5-7 " 11 PUNCTUATION INDICATORS (EASYCODER C AND D ONLY). 5-7 SETTING LIB SETTING. CORRESPONDENCE BETWEEN LIB SETTING AND BARRICADE LOCATION, 8-80 SIGN CONVENTIONS DECIMAL ARITHMETIC SIGN CONVENTIONS, 8-9 DIVIDE SIGN CONVENTIONS, 8-13 MULTIPLY SIGN CONVENTIONS, 8-10 SIGNAL GENERATED INTERRUPT SIGNAL GENERATED BY PERIPHERAL CONTROL. D-6 SIGNS ALGEBRAIC SIGNS IN DECIMAL ADDITION. 8-7 SIMULTANEITY PERIPHERAL SIMULTANEITY, 1-6 SIMULTANEOUSLY INDEX REGISTERS SIMULTANEOUSLY. NUMBER OF INDEX REGISTERS SIMULTANEOUSLY AVAILABLE TO A PROGRAM. 4-10 SIZE MAIN MEMORY SIZE: 1-6 " OF CONTROL MEMORY REGISTERS (MODELS 200/1200/1250/2200/4200): 2-7 SKIP-SKIP+ 7-15 SOURCE RELATIONSHIP OF SOURCE, ASSEMBLER, AND OBJECT PROGRAM, 5-2 SPECIAL CHARACTERS IN MCE INSTRUCTION, 8-105 SPEED MAIN MEMORY SPEED. 1-6 " PRINTERS. HIGH SPEED PRINTERS, 1-8 SR SEQUENCE REGISTER (SR) . 4-3 STANDARD PROCESSING MODE, 1-3 STATEMENTS ASSEMBLY CONTROL STATEMENTS, 7-1 DATA FORMATTING STATEMENTS, 6-1 STORAGE " LOCATIONS. CONSECUTIVE STORAGE LOCATIONS IN MAIN MEMORY. 3-4 MAGNETIC CORE STORAGE. REPRESENTION OF CHARACTERS IN MAGNETIC CORE STORAGE, 2-3 " PROTECT PROTECT FEATURE, E-1 PROTECTION, STORAGE PROTECTION WITH BASE RELOCATION, G-1 VIOLATIONS OF STORAGE PROTECTION. E-3 STORE CONTRUL REGISTERS-SCR. 8-58 " INDEX/BARRICADE REGISTER-SIB, 8-82 " VARIANT AND INDICATORS-SVI, 8-92 STORED CONTROL RESISTER CONTENTS STORED BY SCR INSTRUCTION. 8-58 CONTROL REGISTERS STORED BY SCR INSTRUCTION, 8-59 INFORMATION STORED BY SVI INSTRUCTIONS, 8-92 SUBSTITUTE-SST+ 8-30 SUBSYSTEM TYPE 4201 MEMORY SUBSYSTEM, 2-4 SUBTRACT OPERATIONS SERIES 200 ADD AND SUBTRACT OPERATIONS, 8-4 SUBTRACT-BS BINARY SUBTRACT-BS, 8-19 SUBTRACT-S, 8-16 SUBTRACT-ZS ZERO AND SUBTRACT-ZS, 8-22 SUBTRACTION BINARY SUBTRACTION, 8-4 DECIMAL SUBTRACTION, 8-8 SUFFIX-SFX, 7-15 SUMMARY . 3-3, 3-6, 4-4 INSTRUCTION SUMMARY, C-1 " OF CENTRAL PROCESSOR CHARACTERISTICS, 2-17 " OF INTERNAL DATA FORMATS, 3-6 " OF INTERNUPT/ALLOW FUNCTION CONTROL AND TEST OPERATIONS. D-7 (CONT.)

SUMMARY (CONT.) " OF PCB I/O CONTROL CHARACTERS FOR TYPE 286, 8-146 " OF PCB I/O CONTROL CHARACTERS, 8-130 " OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL, 8-126 " OF PDT 1/O CONTROL CHARACTERS, 8-120 " OF SCIENTIFIC INSTRUCTIONS, F-4 SUMMARY-TIMING FORMULAS MODELS 200 INSTRUCTION SUMMARY-TIMING FORMULAS MODELS 200, 1200, 1250, AND 2200, C+4 SVI INSTRUCTIONS INFORMATION STORED BY SVI INSTRUCTIONS, 8-92 SWITCH CONDITIONS BRANCH ON CONDITION TEST (BCT) SENSE SWITCH CONDITIONS, 8-3 SENSE SWITCH CONDITIONS FOR BCT INSTRUCTION, 8-36 SYMBOLIC, 5-13 " ADDRESS-DSA, DEFINE SYMBOLIC ADDRESS-DSA, 6-7 " LANGUAGE, 5-3 " REPRESENTATION, SYMBOLIC REPRESENTATION OF INPUT/OUTPUT TRAFFIC CONTROL 2-15 SYMBOLIC REPRESENTATION OF SERIES 200 INSTRUCTIONS, 3-4 " TAGS, CONVERSION OF SYMBOLIC TAGS TO ABSOLUTE MEMORY ADDRESSES - 3-2 SYMBOLOGY . F-2 " USED IN SERIES 200 INSTRUCTION DESCRIPTIONS, 8-2 TABLE BINARY ADDITION TABLE, 8-4 DECIMAL-OCTAL CONVERSION TABLE, A-2 " LOOKUP-TLU, 8-83 MISCELLANEOUS TABLES, 8-1 TAGS SYMBOLIC TAGS, CONVERSION OF SYMBOLIC TAGS TO ABSOLUTE MEMORY ADDRESSES . 3-2 TAPE " DATA FORMAT MAGNETIC TAPE DATA FORMAT. 3-7 " EQUIPMENT. PAPER TAPE EQUIPMENT. 1-12 MAGNETIC TAPE, CHARACTER REPRESENTATION ON MAGNETIC TAPE, 3-7 DATA FORMAT ON MAGNETIC TAPE, 3-8 " PUNCH, C3 CODING FOR TYPE 210 PAPER TAPE PUNCH, 8+124 READERS. C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS, 8-124 " UNITS. MAGNETIC TAPE UNITS. 1-8. 1-9 TELLER TERMINAL EQUIPMENT, 1-16 TERMINAL EQUIPMENT TELLER TERMINAL EQUIPMENT, 1-16 TEST CONDITION TEST, BRANCH ON CONDITION TEST (BCT) INDICATOR CONDITIONS, B-4 BRANCH ON CONDITION TEST (BCT) SENSE SWITCH CONDITIONS, B-3 " CONDITIONS, BASIC TEST CONDITIONS FOR BCC INSTRUCTION, 8-40 BCC TEST CONDITIONS WITH ADVANCED PROGRAMMING INSTRUCTIONS, 8-41 INDICATOR TEST CONDITIONS FOR BCT INSTRUCTION, 8-37 " OPERATIONS, SUMMARY OF INTERRUPT/ALLOW FUNCTION CONTROL AND TEST OPERATIONS, D-7 TEST-BCT CONDITION TEST-BCT, BRANCH ON CONDITION TEST-BCT, 8-35 THREE-CHARACTER ADDRESSING MODE: 4-6 ASSEMBLY OF INDEXED ADDRESS IN THREE-CHARACTER ADDRESSING MODE . 5-22 ASSEMBLY OF INDIRECT ADDRESS IN THREE-CHARACTER ADDRESSING MODE. 5-23 INDEX REGISTER ADDRESSES IN THREE-CHARACTER ADDRESSING MODE, 4-12 " INDIRECT ADDRESS, EXTRACTION OF THREE-CHARACTER INDIRECT ADDRESS, 4-11 (CONT.)

THREE-CHARACTER (CONT.) MODE . EXTRACTION OF INDEXED ADDRESS IN THREE-CHARACTER MODE, 4-13 THREE-CHARACTER ADDRESS, 4-10 ASSEMBLY 5-4 TIMEOUT INSTRUCTION FIMEOUT, G-2 TIMING INSTRUCTION TIMINGS FOR THE MODEL 4200, C-7 " NOTES + F-3 TLU OPERATION, 8-87 TRAFFIC CONTROL " ACTIVITIES, INPUT/OUTPUT TRAFFIC CONTROL ACTIVITIES, 2-12 INPUT/OUTPUT TRAFFIC CONTROL • 2-12 LOGICAL DECISION PERFORMED BY INPUT/OUTPUT TRAFFIC CUNTROL: 2-14 SYMBOLIC REPRESENTATION OF INPUT/DUTPUT TRAFFIC CONTROL, 2-15 TRANSFER " CAPABILITY. 8-BIT TRANSFER CAPABILITY. G-3 " INTERVALS, DATA TRANSFER INTERVALS DURING ONE PERIPHERAL OPERATION. 2-13 " OPERATION. PERIPHERAL DATA TRANSFER OPERATION, 1-17 " RATE. DEVICE DATA TRANSFER RATE, 8-110 8-BIT TRANSFER. EXTENDED MULTI-PROGRAMMING AND 8-BIT TRANSFER. 1-23 TRANSFER-XFR, 7-6 TRANSFER/PDT PERIPHERAL DATA TRANSFER/PDT+ 8-115 TRANSLATE-MAT MOVE AND TRANSLATE-MAT. 8-70 TRANSLATE-MIT MOVE ITEM AND TRANSLATE-MIT, 8-74 TRAPPING MODE ITEM-MARK TRAPPING MODE, 1=5 TREATMENT OF ADDRESSES LARGER THAN A MEMORY, S MAXIMUM ADDRESS. 4-16 TRUE ADD: 8-7 " EXAMPLES: 8-7 TWO-CHARACTER " ADDRESS ASSEMBLY . 5-3 " ADDRESSING MODE + 4-5 TYPE (CARD COLUMN 6) + 5-6 TYPES OF TEST AND CONTROL OPERATIONS, 8-128 1201 CONTROL PANEL, 1-2 " 209. C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS, 8-124 " 210 PAPER TAPE PUNCH, C3 CODING FOR TYPE 210 PAPER TAPE PUNCH, 8-124 C3 CODING FOR TYPE 210 PAPER TAPE PUNCH, 8-14 220-1 CONSOLE, 1-3 220-3 CONSOLE, 1-3 237 BILL FEED PRINTER, C3 CODING FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8-125 270A RANDOM ACCESS DRUM, C3 CODING FOR TYPE 270A BANDOM ACCESS DRUM. C3 CODING FOR TYPE 270A RANDOM ACCESS DRUM. 8-125 " 286, SUMMARY OF PCB I/O CONTROL CHARACTERS FOR TYPE 286, 8-146 " 286 MULTI CHANNEL. SUMMARY OF PDT 1/0 CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL, 8-126 " 286-1, -2, -3 LINE CONTROL INSTRUCTIONS, 8-126 " 286-4 PCB CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4, -5 LINE, 8-148 " 4201 MEMORY SUBSYSTEM, 2-4 " 4201 PROCESSOR. MAIN MEMORY IN THE TYPE 4201 PROCESSOR: 2-4 MEMORY CONFIGURATIONS FOR TYPE 4201 PROCESSORS, 2=4 " 4201-9 CENTRAL PROCESSOR. MODEL 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR) • 2-6 TYPES 206 C3 CODING FOR TYPES 206 AND 222 PRINIERS AND TYPE 237 BILL FEED PRINTER, 8-125 TYPICAL (CONT.)

TYPICAL ADD INSTRUCTION + 4-1 EXTRACTION OF DATA FIELDS IN TYPICAL ADD INSTRUCTION + 4-2 " COMMUNICATIONS NETWORK . CUSTOMER INQUIRY HANDLING VIA TYPICAL COMMUNICATIONS NETWORK . 1-15 " CONTROL REGISTER FUNCTION, 2-7 UNIT ACTIVITIES. CONTROL UNIT ACTIVITIES, 2-11 ARITHMETIC UNIT. 2-10 DATA FLOW BETWEEN MAIN MEMORY AND ARITHMETIC UNIT, 2-11 CONTROL UNIT, 2-11 INFORMATION UNITS. EXTENDED OF INFORMATION UNITS IN MIT OPERATION. 8-75 " LOADS, ADDITIONAL READ/WRITE CHANNELS, UNIT LOADS, ADDITIONAL READ/WRITE CHANNELS, UNIT LOADS, AND ADDRESS ASSIGNMENTS, 1-22 ADDRESS ASSIGNMENTS AND UNIT LOADS AVAILABLE IN SERIES 200 PROCESSORS, 1-19 PERIPHERAL ADDRESSES AND UNIT LOADS, 1-17 MAGNETIC TAPE UNITS, 1-8, 1-9 PROCESSING UNIT, 2-5 PANDOM ACCESS OPLIM LINITS, 1, 1) RANDOM ACCESS DRUM UNITS, 1-11 SCIENTIFIC UNIT, 1-23 SCIENTIFIC UNIT FOR MODELS 1200, 1250, 2200, AND 4200, F-1 UPWARD COMPATIBILITY, 8-114 UTILIZING ESCAPE CODES EXAMPLE OF OPERATION UTILIZING ESCAPE CODES, 8-114 VARIABLE FIELD LENGTH 3-1 VARIABLE-SPEED READ/WRITE CHANNELS MODEL 4200 VARIABLE-SPEED READ/WRITE CHANNELS, 2-16 VARIANT " CHARACTER, 3-3, 5-20 MODES SPECIFIED BY VARIANT CHARACTER IN CAM INSTRUCTION, 8-63 RESTORE VARIANT AND INDICATORS-RVI, 8-95 SCAN VARIANTS. MOVE OR SCAN VARIANTS. B-9 STORE VARIANT AND INDICATORS-SVI. 8-92 VIOLATIONS OF STORAGE PROTECTION, E-3 VISUAL INFORMATION PROJECTION DEVICES, 1-14, 1-16 WORD " MARK CLEAR WORD MARK - CW. 8-50 " MARK-DCW. DEFINE CONSTANT WITH WORD MARK-DCW. 6-2 LOAD CHARACTERS TO A-FIELD WORD MARK-LCA. 8-56 MARK-MCW. MOVE CHARACTERS TO WORD MARK-MCW. 8-55 " MARK-SW. SET WORD MARK-SW. 8-48 ZERO '" AND ADD-ZA∙ 8-20 " AND SUBTRACT-ZS∙ 8-22 0191 FEATURE 0191, 1-23 1-5 CARD NUMBER (CARD COLUMNS 1-5), 5-5 1116 FEATURE 1116. H-1 1200 BPI RECORDING DENSITY: 1-8 INSTRUCTION SUMMARY-TIMING FORMULAS MODELS 200, 1200, 1250, AND 2200, C-4 MODELS 1200, SCIENTIFIC UNIT FOR MODELS 1200, 1250, 2200, AND 4200. F-1 1201 CONTROL PANEL TYPE 1201 CONTROL PANEL, 1-2 1250 INSTRUCTION SUMMARY-TIMING FORMULAS MODELS 200. 1200, 1250, AND 2200, C-4 SCIENTIFIC UNIT FOR MODELS 1200, 1250, 2200, AND 4200, F-1 15-20 OPERATION CODE (CARD COLUMNS 15-20), 5-10 200 " ADD . SERIES 200 ADD AND SUBTRACT OPERATIONS, 8-4
" ADVANCED PROGRAMMING FEATURE,
MODEL 200 ADVANCED PROGRAMMING FEATURE, 1=21 (CONT.)

200 (CONT.) CENTRAL PROCESSOR. LOGICAL DIVISION OF SERIES 200 CENTRAL PROCESSOR, 2-1 " CHARACTER CODES. SERIES 200 CHARACTER CODES. B-7 " COMPONENTS. SERIES 200 COMPONENTS, 1-1 " INDEX REGISTER MAP, SERIES 200 INDEX REGISTER MAP, 4-9 286 " INSTRUCTION DESCRIPTIONS, SYMBOLOGY USED IN SERIES 200 INSTRUCTION DESCRIPTIONS, 8-2 " INSTRUCTION FORMAT, SERIES 200 INSTRUCTION FORMAT 1, 4-17 SERIES 200 INSTRUCTION FORMAT 2, 4-18 SERIES 200 INSTRUCTION FORMAT 3, 4-18 SERIES 200 INSTRUCTION FORMAT 3, 4-18 SERIES 200 INSTRUCTION FORMATS, 3-3 INSTRUCTION SUMMARY-TIMING FORMULAS MODELS 200, 1200, 1250, AND 2200, C-4 " INSTRUCTIONS, SYMBOLIC REPRESENTATION OF SERIES 200 INSTRUCTIONS: 3-4 4200 " OPTIONAL FEATURES. SERIES 200 OPTIONAL FEATURES. 1-20 " PERIPHERAL DEVICES, MINIMUM RWC CAPACITY REQUIREMENTS FOR SERIES 200 PERIPHERAL DEVICES, 8+111 " PROCESSORS+ ACTIVE ADDRESS BITS IN SERIES 200 PROCESSORS. 4-15 ADDRESS ASSIGNMENTS AND UNIT LOADS AVAILABLE IN SERIES 200 PROCESSORS, 1-19 200/1200/1250/2200/4200 SIZE OF CONTROL MEMORY REGISTERS (MODELS 200/1200/1250/2200/4200) . 2-7 4201 206 TYPES 206. C3 CODING FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8-125 209 **TYPE 209** C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS. 8-124 209-2 PAPER TAPE READERS C3 CODING FOR TYPE 209 AND 209-2 PAPER TAPE READERS. 8-124 210 PAPER TAPE PUNCH C3 CODING FOR TYPE 210 PAPER TAPE PUNCH, 8-124 220-1 CONSOLE 4215 TYPE 220-1 CONSOLE, 1-3 220-3 CONSOLE TYPE 220-3 CONSOLE, 1-3 2200 INSTRUCTION SUMMARY-TIMING FORMULAS MODELS 200, 1200, 1250, AND 2200, C-4 SCIENTIFIC UNIT FOR MODELS 1200, 1250, 2200, AND 8-14

4200, F-1 222 PRINTERS C3 CODING FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8-125 237 BILL FEED PRINTER C3 CODING FOR TYPES 206 AND 222 PRINTERS AND TYPE 237 BILL FEED PRINTER, 8-125 270A RANDOM ACCESS DRUM C3 CUDING FOR TYPE 270A RANDOM ACCESS DRUM. 8-125 " MULTI CHANNEL, SUMMARY OF PDT I/O CONTROL CHARACTERS FOR TYPE 286 MULTI CHANNEL, 8-126 **TYPE 286**, SUMMARY OF PCB 1/0 CONTROL CHARACTERS FOR TYPE 286, 8-146 286-1 TYPE 286-1, -2, -3 LINE CONTROL INSTRUCTIONS, 8+126 286-4 TYPE 286-4. PCB CONTROL CHARACTERS C5 THROUGH C15 FOR TYPE 286-4+ -5 LINE+ 8-148 " MEMORY INTERLEAVING. MODEL 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR), 2-6 MODEL 4200. EXTENDED INPUT/OUTPUT CAPACITY FOR THE MODEL 4200, H-1 INSTRUCTION TIMINGS FOR THE MODEL 4200, C-7 SCIENTIFIC UNIT FOR MODELS 1200, 1250, 2200, AND 4200, F-1 " VARIABLE-SPEED READ/WRITE CHANNELS, MODEL 4200 VARIABLE-SPEED READ/WRITE CHANNELS, 2-16 " MEMORY SUBSYSTEM. TYPE 4201 MEMORY SUBSYSTEM, 2-4 " PROCESSOR, MAIN MEMORY IN THE TYPE 4201 PROCESSOR, 2-4 MEMORY CONFIGURATIONS FOR TYPE 4201 PROCESSORS, 2-4 4201-9 CENTRAL PROCESSOR MODEL 4200 MEMORY INTERLEAVING (TYPE 4201-9 CENTRAL PROCESSOR), 2-6 4214A FEATURES 4214A AND 4214B, H-1 4214B FEATURES 4214A AND 4214B, H-1 FEATURE 4215. H-1 8-BIT TRANSFER CAPABILITY, G-3 EXTENDED MULTI-PROGRAMMING AND 8-BIT TRANSFER. 1+23 LOCATION (CARD COLUMNS 8-14), 5-8



Ċ,

HONEYWELL TECHNICAL PUBLICATIONS REMARKS FORM

TITLE: SERIES 200 PROGRAMMERS' REFERENCE MANUAL (MODELS 200/1200/1250/2200/4200) DATED: OCTOBER, 1968 FILE NO: 113.0005.0000.2-139

ERRORS NOTED IN PUBLICATION:

Fold

SUGGESTIONS FOR IMPROVEMENT TO PUBLICATION:

Fold

ROM: NA	ME	 	 	_ D	ATE	
со	MPANY					
ТІТ	LE	 	 			
AD	DRESS		 ·			
AD	DRE55					

BUSINESS REPLY MAIL

No postage stamp necessary if mailed in the United States POSTAGE WILL BE PAID BY

HONEYWELL 151 NEEDHAM STREET NEWTON HIGHLANDS, MASS. 02161

ATT'N: MARKETING INFORMATION SERVICES, MS 251

Honeywell

1. 5ª 1

FIRST CLASS PERMIT NO. 39531 NEWTON HIGHLANDS MASS.