Multics
Processor Manual


## SOFTWARE SUPPORTEDE

All Multics Software Releases

OATE:
october, 1975

ORDER NUMBER:

AL39, Rev. O

This document describes the Processor used in the Multlcs system. It is assumed that the reader is familiar with the overall modular organization of the Multics system and with the philosophy of asynchronous operation. In addition? this manual presents a thorough discussion of virtual memory addressing concepts including segmentation and paging.

The manual is intended for use by system programmers responsible for writing software to interface with the special virtual memory hardware and with the fault and interrupt portions of the hardware. It should also prove valuable to programmers who must use machine instructions lparticulariy language iranslator implementorsl and to those persons responsible for analyzing crash conditions in System Dumps.
c 1974 Honeyweli Information Systems, Inc.



REVIEW DRAFT
SUBJECT TO GHANGE
October, 1975



## CONTENTS (Cont:




REVIEH ORAFT
SUBJECT TO CHANGE
October, 1975



## ILLUSTRATIONS




## CONTENTS (Cont)

|  |  | Page |
| :---: | :---: | :---: |
| Figure 3-5 | Unstructured 9-bit Character format. | 3-4 |
| Figure 3-6 | Unstructured 18-bit Half word Format | 3-4 |
| Figure 3-7 | Upper 18-bit Half Word Floating Point Binary Operand Format. |  |
| Figure 3-8 | Lower 18-bit Half Word Floating Polnt Binary Operand |  |
| Figure 3-9 | Single Precision floating foint Binary Operand form | 3 |
| Figure 3-10 | Double Precision floating Point Binary Operand For | 3-9 |
| Figure 4-1 | Accumulator Register (A) Format. | 4 |
| Figure 4-2 | Quotient Register (Q) Format | 4-2 |
| Figure 4-3 | Accumulator-Quotient Register (AQ) Format. | 4-3 |
| Figure 4-4 | Exponent Register (E) Format... | 4 |
| Figure 4-5 | Exponent-Accumulator-Quotient Register (EAQ) For | 4-4 |
| Figure 4-6 | Index Register ( $\mathrm{Xn}_{\mathrm{n}}$ ) Format | 4-5 |
| Figure 4-7 | Indicator Register (IR) Format | 4-5 |
| Figure 4-8 | Base Address Register (BAR) Format | 4-9 |
| Figure 4-9 | Timer Register (TR) Format | 4-9 |
| Figure 4-10 | Ring Alarm Register (RALR) Format. | 4-10 |
| Figure 4-11 | Pointer Register (PRn) Format. | 4-11 |
| Figure 4-12 | Procedure Pointer Register (PPR) Format | 4-13 |
| Figure 4-13 | Temporary Pointer Register (TPR) Format | 4-15 |
| Figure 4-14 | Descriptor Segment Base Register (DSBR, DBR) Format | 4-16 |
| Figure 4-15 | Segment Descriptor Word Associative Memory (SOWAM) <br> Format. |  |
| Figure 4-16 | Page Table Word Associative Memory (PTwAM) ${ }^{\circ}$ | 1 |
| Figure 4-17 | Fault Register Format. - | 4-23 |
| Figure 4-18 | Mode Register (MR) Format. | 4-25 |
| Figure 4-19 | Cache Mode Register (CMR) Format | 4-28 |
| Figure 4-20 | Control Unit (CU) History Register forma | 4-29 |
| Figure 4-21 | Operations Unit (0U) History Register format | 4-32 |
| Figure 4-22 | Appending Unit (AU) History Register Format. | 4-37 |
| Figure 4-23 | Configuration Switch Data Formats. . | 4-39 |
| Figure 4-24 | Control Unit Data Format | 4-41 |
| Figure 4-25 | Decimal Unit Data Format . . . . . | 4-46 |
| Figure 5-1 | Final Address Generation for an Unpaged Segment | - |
| Figure 5-2 | Examples of Page Number Formation.. . . . . | 5-4 |
| Figure 5-3 | Final Address Generation for an Paged Sagment. | 5-6 |
| Figure 5-4 | Appending Unit Operation Flowchart. | 5-9 |
| Figure 5-5 | Segment Descriptor Word (SDW) Format | 5-10 |
| Figure 5-6 | Page Table Word (PTW) Format | 5-11 |
| Figure 6-1 | Address Modifier (TAG) Field format. | 6-2 |
| Figure 6-2 | Common Eftective Address Formation Flowchart | 6-4 |
| Figure 6-3 | Register Modification flowchart. | 6-6 |
| Figure 6-4 | Register Then Indirect Modification flowchart. | 6-7 |
| Figure 6-5 | Indirect Then Register Modification flowchart. | 6-9 |
| Figure 6-6 | Indirect Then Tally Modification Flowchart. | 6-15 |
| Figure 6-7 | Format of Instruction Word ADORESS When Bit 29 | 6-16 |
| Figure 6-8 | ITP Pointer Pair format. - | 6-18 |
| Figure 6-9 | ITS Pointer Pair format. . | 6-19 |

Figure 6-10
Figure 6-11
Figure 8-1
Figure 9-1

Effective Segment Number Generation Flowchart. . . . . . 6-20
EIS Effective Address Formation Flowchart......... 6-22
Complete Appending Unit Operation Flowchart. ...... 8-4
Cache Store/Main Store Mapping ............. 9-3
tables


## INTRODUCTION TO PROCESSOR

The -processora described in this reference manual is a hardware module designed for use with the MuLIiplexed Information and computing Service (Multics). The many distinctive features and functions of Multics are enhanced by the powerful hardware features of the Processor. The addeessing features, in particular, are designed to permit the Multics software to compute relative and absolute addresses, locate data and prograns in different devices, and retrieve such data and program as necessary.

## MULIICS -RROCESSOR-FEAIURESA

The Multics Processor contains the following general featurest

1. Storage protection to place access restrictions on specitied segments.
2. Capability to interrupt a process in execution in response to an external signal (e.g., I/0 termination) at the end of any even/odd instruction pair imid-instruction interrupts are permitted for some instructions). to save processor status, and to restore the status at a later time without loss of continuity of the process.
3. Capability to fetch instruction pairs and to buffer two instructions lup to four instructions, depending on certait main store overlap conditions) inctuding the one currentiy in execution.
4. Overlapping -instruction-executiona, address preparation, and instruction fetch. While an instruction is being executed, address preparation for the next operand for even the operand following itl or the next instruction pair is taking place. The operations unit can be executing instruction $N$; instruction $N+1$ can be buffered in the operations unit inith its operand buffered in a main store porti; and the control unit can be executing instructions $N+2$ or $N+3$ (if such execution does not involve the main store port or registers of instructions $N$ or $N+1$, or preparing the address to fetch instructions $N+4$ and $N+5$.
5. Capability to detect main store instructions that alter the contents of buffered instructions. Abillty to delay preprocessing of an address using register modification if the instruction currentiy in execution changes the register to be used in that modification.
6. Interlacing capability to direct main store accesses to the proper system controller module.
7. Intermediate storage of address and controi information in high-speed registers addressable by content (Associative Memonyl.

REVIEN DRAFT
SUBJECT TO CHANGE
October. 1975
8. Intermediate storage of base address and control information in pointer registers which are loaded by the executing program.
9. Absolute address computation at execution time.

## SPECIAL CAPABILILIES

The Processor also includes several unique capabilties, such as hardware implemented segmentation and paging, address modfication, address appending, and detection of faults and external interrupts. These features are summarized in this section and described in detail respectively in Sections V, VI, and VII.

## -Segmentation-and-Paginga

A segment is a collection of data or instructions that is assigned a symbolic name and addressed symbolicaliy by the user. Paging is at the discretion of the software; the user need not be aware of the existence of pages. User visible address preparation is concerned with the calculation of a segment effective address relative to the origin of the segment; the processor hardware completes address preparation by translating the final segment effective address into an absoliste main store address. The aser may view each of his segments as residing in an independent main store unit. Each segment has its own origin which can be addressed as location zero. The size of each segment varies without affecting the addressing of the other segments. Each segment can be addressed like a conventional main store image starting at location zero. Maximum -segment-sizea is 262,144 words.

When viewed from the Processor, main store consists of blocks or pages, each of which is defined as "page-size" words in length. (The page size used by Multics is 1024 words.) Each page begins at an absolute address which is zero modulo the page size. Any page of a segment can be placed in any available main store block. These pages may be addressed as if they were contiguous even though they are in widely scattered absolute locations. Only currentiy referenced pages need be in main store. If a segment is not paged, the complete segment is located in contiguous blocks of main store. In the current Multics implementation, all user segments are paged.

## Address Modification_and_Address_ApRending

Prior to each main store access, two malor phases of address preparation take place:

1. -Address~modificationa by Register or Indirect Hord content, if
specified oy the Instruction Word or Indirect Word.
2. -Address-appendinga, in which a segment effective address is translated into an absolute address-to access main store.

Although the above two troes of modification are combined in most operations, they are described separately in Sections $V$ and VI. The address modification procedure can go on indefinltely, with one type of modification leading to repetitions of the same type or to other types of moditication prior
to a main store access for an operand. However, to simplify the descriptions in this manual, each type of address modification is described as if it were the first (and usually the onlyl modification prior to a main store access.

## Eaulis_and_Interruots

The Processor detects certain illegal procedures; faulty communication with the maln store; programmed faults; certain external events; and arithmetic faults. Many of the Processor fault conditions are deliberately or inadvertentiy caused by the software and do not necessarily involve error conditions.

Similariy, the Processor communicates with the other system modules by setting and answering external interrupts. When a fault or interrupt is recognized, a trap results. This causes the forced execution of a pair of instructions in a main store location, unique to the fault or interrupt, known as the fault or interrupt vector. The first of the forced instructions may cause safe storage of the processor status. The second instruction in a fault vector should be a transfer, or the faulting program will be resumed without the fault having been processed. Faults-and-interruptsa are described in Section VII。

Interrupts and certain low priority faults are recognized only at specific times during the execution of an instruction pair. If, at these times, the Processor detects the presence of bit 28 in the Instruction Word, the trap is inhiblted and program execution continues. the interrupt or fault signal is saved for future recognition and is reset only when the trap occurs.

## PROCESSOR MODES OF OPERALION


#### Abstract

There are three -modes of main store addressinga (Absolute Mode, Apdend Mode, and BAR Mode), and two modes of instruction execution (Normal Mode and Privileged Mode). These modes of operation and the functions performed are summarized in table 1-1.


## Instruction Modes

NORMAL MODE

Most instructions can be executed in the -Normal-Modea of operation. Certain instructions, classed as privileged, cannot be executed in Normal. Mode. These are identified in the individual instruction descriptions. An attempt to execute privileged instructions while in the Normal Mode results in an Illegal Procedure Fault. In the Normal Mode, various restrictions are indicated in Segment Descriptor Words and Page Table Words, which are explained in Section $V$. Address Preparation uses the appending phase. The Processor executes in Normal Mode when the access bits of the Segment Descriptor Word specify a nonprivileged procedure.

In Privileged Mode, all instructions can be executed. Address Preparation uses the appending phase. The Processor executes in Privileged-Modeal when the access bits of the Segment Descriptor Word specify a privileged procedure and the execution ring is equal to zero. Refer to Sections $V$ and VIII for more detailed information.

Addressing Modes
absolute mode

All instructions can be executed in the -Absolute-modea and unrestricted accass is permitted to privileged hardware features. Address Preparation for instruction fetches does not use the appending phase. During instruction fetches, the Procedure Pointer Register is ignored.

The Processor enters Absolute Mode immediately after a fault or interrupt and remalns in Absolute Mode until it executes a transfer instruction whose operand is obtained via explicit use of the appending mechanism, that is, via explicit reference to one of the pointer Register by the use of bit 29 of the Instruction Word (See Append Mode below).
-
APPEND MODE


#### Abstract

The -Append-Modea is the most commoniy used main store addressing mode. In this mode the final effective segment address is either added to the Procedure polnter Register, or it is added to one of the eight Pointer Registers. If bit 29 of the Instruction Word contains a 0 , then the Procedure Pointer Register is selected; otherwise, the Pointer Register given by bits 0-2 of the instruction word is selected.


bar mode

In -BAR (Base-Address-Register) Modea, the $18-b$ it BAR is used. The BAR contains a modulo 512 address bound in bit positions $9-17$ and a 0 modulo 512 base address in bit positions 0-8. All addresses are relocated by adding the effective segment address to the base address in bits o-8. The relocated address then becomes the inal segment effective address as in Append Mode and is added to the Procedure Pointer Reglster. A process is kept within certain main store ilmits by subtracting the unrelocated effective address from the

```
address bcund in bits 9-17. If the result is zero or negative, the relocated
``` address would be out of range, and a Store Fault occurs.

Table 1-1. Modes of Operation
EUNGIIONS NORMAL PRIVILEGED ABSOLUIE BAB
\begin{tabular}{|c|c|c|c|c|}
\hline Execute privileged instructions. & No & Yes & Yes & No \\
\hline Main store address for instruction fetch. & Append & Append & Absolute & Procedure Pointer Register pius EAR base address. \\
\hline Main store address for for operand \(f\) etch. & Append & Append & Append if bit \(29=1\), else Absolute. & Procedure Pointer Register pi us BAR base address. \\
\hline Restriction of access to other segments. & Some & Some & None & Total \\
\hline
\end{tabular}

RROCESSOR UNIT EUNCILONS
*Hajor functions of each principal logic element are listed below and are described in subsequent sections of this manual.
-Appending-Unita

Controis data input/output to main store.
Performs main store selection and interlace.

Does address appending.

Controis fautt recognition.
-Asseciatue-Memery-Assemblya

This assembly consists of sixteen 72-bit Page Table Word Assoclative Memory - (PTWAM) registersa and sixteen \(108-6 i t\) Segment Descriptor Word Associative Memory - (SOWAM) registersa These registers are used to hold pointers to most
recentiy used segments (SDWs) and pages (PTHs). This unit odviates the need for possible muitiple main store accesses before obtaining an absolute main store address of an operand.

REVIEH DRAFT

\section*{-Contrel-Unita}

Performs all Processor control functions.
Performs address modification.
Controls mode of operation (Privileged, Normal, etc.l.
Performs interrupt recognition.
Decodes Instruction Words and Indirect Words.
Pertorms Timer Register loading and decrementing.

\section*{- Qeperation~Unita}

Does fixed and floating binary arithmetic.
Does shifting and Boolean operations.

\section*{-Decillal-Unlia}
```

Does decimal arithmeflc.
Does character- and blt-string operations.

```
-

This section describes the comprehensive set of machine instructionsa for the Muitics processor. The presentation assumes that the reader is familiar with the general structure of the Processor, the representation of informationg the data formats, and the method of address preparation. Additional information on these subjects appears near the beginning of this section and in Sections III through VI.

\section*{INSIRUCIION REPERIOTRE}

The processor interprets a 10 bit field of the Instruetion Word as the Operation Code. This field size vields an instruction universe ofillatof which 547 are implemented. The instruction population is divided into 456 Basic Operations and 91 Extended Instruction Set (EIS) Operations.

\section*{Acrangment of Instructions}

Instructions in this section are presented alphabetlcaliy by their memonic codes within functional categories. Howeverg an overall alpnabetic isting of instruction codes and their names appears in Appendix 3 to aid the user in locating specific instructions via that code.

\section*{Basic Operations}

The 456 -basic operationsa in the Processor ali require exactiy one 36-bit machine word and are further subdivided into the following types:

181 Fixed Point Binary Arithmetic 75 Pointer Register
85 Boolean Operations 17 Miscellaneods
34 Floating Point Binary Arithmetic 28 Privileged
36 Transfer of Controi

\section*{Extended_Instruction SeI_IEISL_operalions}

The 91 Extended~Instruction \({ }^{-S t-(E I S) " O p e r a t i o n s a ~ a r e ~ f u t h e r ~ s u b d i v i d e d ~}\) into 62 EIS Single-Word Instructions and 29 EIS Multi-Word Instructions.

\section*{EIS SINGLE-WORD OPERATIONS}

The 62 - EIS Single-Word Instructionsa load, store, and perform special arithmetic on the Address Registers (ARn) used to access bit- and character-string operancs, and safe-store Decimal unit (DU) =ontrol information required to service a Processor fault. Like the Basic Operations, EIS Single-Word Instructions require exactly one 36 bit Machine Word.

\section*{EIS MULTI-WORD OPERATIONS}

The 29 -EISMulti-Word~Instructionsa perform Decimal Arithmetic and bitand character-string operations. They require 3 or \(436-b i t\) Machine Words depending on individual Operand Descriptor requirements.

\section*{-EORMAI-OF-INSIRUCIIONA_DESCRIPLION}

Each instruction in the repertoire is described in the following pases of this section. The descriptions are presented in the format shown below.
MNEMONIC INSTRUCTION NAME OP CODE COCTAL
*FORMAT: Figure or Figure reference

SUMMARY Text andfor bit transfer equations

MODIFICATIONS: Text

INOICATORS: Text andor logic statements

NOTESz Text

Line 1: MNEMONIC._INSIRUEIION_NAME_OP_CODE COCTAL)

This line has three parts that contain the following:
1. Mnemonic -- The -mnemonic-codea for the Operation field of the
assembler statement. The Multics assembier. ALM, recognizes this
 the actual object code.
2. Instruction Name -- The name of the machine instruttion from which the Mnemonic was derived.
3. Op Code (Octall -- The octal value of the operation code for the instruction. A zero or a one in parentheses following an octal code indicates whether bit 27 ( 0 p Code extension bit) of the instruction

REVIEW DRAFT
```

word is OFF or ON.

```
```

Line 2: EORMAI

```

The tayout and definition of the subfields of the instraction word or words is given here either as a Figure or as a reference to a Figune.

Line 3: SUMMARY

The change in the state of the processor affected by the execution of the instruction is described in a short and generally symbolic form. If reference is made to the state of an indicator in the SUMMARY, it is the state of the indicator before the instruction is executed.

\section*{Line \(4:\) MODIFICAILONS}

Those modifiers that cannot be used with the instruction are listed explicitiy as exceptions either because they are not permitted or because their effect cannot be predicted from the general address modification procedure. (See "Effective Address Formation" in Section VI.)
-
Line 5: LNDLCATORS

Only those indicators are listed whose state can be changed by the execution of the instruction. In most casesp a condition for setting on as well as one for setting off is stated. If only one of the two is stated, then the indicator remains unchanged if the condition is not net. Unless stated otherwise, the conditions refer to the contents of registers existing after instruction execution. Refer also to "Common Attributes of Instructions*, later in this section.

Line 68 NQIES

This part of the description exists oniy in those cases where the SUMMARY is not sufficient for in depth understanding of the operation.

REVIEW DRAFT
SUBJECT TO CHANGE
October, 1975

\section*{-Main-StoreZAddressesa}
\begin{tabular}{|c|c|}
\hline \(\boldsymbol{Y}\) & \(=\) the 18 low or der bits of the inal 24 bit main store address of the instruction operand after all address preparation is complete. \\
\hline Y-pair & \(=\) a symbol denoting that \(y\) designates a pair of main store locafions with successive addresses, the smaller address being even. When the main store address is even, it designates the pair Y(even), \(Y+1\); and when it is odd, the pair Y -1, Y(odd). The main store location with the smaller (even) address contains the most significant part of a double-word operand or the first of a pair of instructions. \\
\hline Y-blockn & \(=\) a symbol denoting that \(Y\) designates a block of main store locations of \(4-\), 8-, or 16-word extent. For a block of \(n\)-word extent, the Processor assumes that Y-biockn is a 0 modulo \(n\) address and performs address incrementing through the block aceordingly, stopoing when the address next reaches a valje o modulo D. Note the difference between Y-block addressing and \(Y\)-pair addressing that forces the address to be 0 modulo 2. \\
\hline Y-charnk & \(=\) a syabol denoting that \(Y\) designates a character or string of characters in main store of character size \(n\) bits as described by the kth operand Descriptor. specified by the data type field of Operand Descriptor \(k\) and may have values 4, 6, or 9. See Section VI, Effective Address Formation, for details of Operand Descriptors. \\
\hline Y-bith & \(=\) a symbol denoting that \(Y\) designates a bit or string of bits in main store as described by the kth Operand Descriptor. See Section VI, Effective Address Formation, for details of Operand Descriptors. \\
\hline
\end{tabular}

\section*{-Index-Valuesa}

When reference ls made to the elements of a string of characters or bits in main store, the notation shown in Register Position and Contents below is used. The index used to show traversing a string of extent \(a\) may take any of the values in the interval \((1, n)\) unless noted otherwise. the elements of a main store block are traversed explicitiy by using the index as an addend to the given block address, e.g, Y-block8+m and Y-block4+2m+1.

\section*{-Abbreviations-ana-symbolsa}
\begin{tabular}{|c|c|}
\hline A & Accumulator Register \\
\hline ARn & Address Register \(n(n=0,1,2, \ldots .7)\) (consists of: PRn.WORDNOI:PRn. CHARIIPRn. BITNO) \\
\hline AQ & Combinec Accumulator-Quotient Register \\
\hline BAR & Base Address Regis \\
\hline
\end{tabular}


\section*{Register Positions and Contents}
("R" standing for any of the registers ilisted above as well as for main store words, word-pairs, word-blocks, and character strings.
\begin{tabular}{ll}
\(R i\) & the ith bit position of \(R\) \\
\(R(i)\) & the \(i\) th register of a set of \(n\) registers, \(R\) \\
\(R i, j\) & the bit positions 1 through \(J\) of \(R\) \\
\(C(R)\) & the contents of the full register \(R\)
\end{tabular}


When the description of an instruction specifies a change for a part of a register or main store location, it is understood that the oart of the register or main store location not mentioned remains unchanged.
```

"0ther"Sxmbolsa
-> replaces
2% compare with
\& The Boolean connective AND
f the Boolean connective OR

- the Boolean connective NON-EQUIVALENCE (or EXCLUSIVE OR)
- the Boolean unary NOT operator
* not equal
n**m indicates exponentiation ln and m are integers); for
example, the ifith power of 2 is represented as 2**5.
multiolication; for example, C(Y) times :(Q) is represented
as C(Y) x C(Q).
dIvision; for example, C(Y) divided by C(A) is represented
as C(Y)/C(A).
concatenation; for example, string1 if string2.
the absolute value of the value between vertical bars ino
algebraic sign). For example the absoluta value of C(A) olus
C(Y) is represented as: iC(A) + C(Y)I.

```

\section*{COMMON AITRIBUTES OF INSIRUCIIONS}

\section*{Illeaal Modificatlon}

It an -illegal-modifiera is used with any instruction, an Illegal procedure Fault with a subcode class of Illegal Modifier occurs.

Parity Indicator

The Parity Indicator is turned \(O N\) at the end of a main store access which has incorrect parity.

\section*{Basic and EIS Sinale-Hord Instructions}

\begin{abstract}
The -Basic-Instructionsa and -EIS~Single-Hord"Instructionsa require exactiy one 36 bit Machine Hord and are interpreted according to the format shown in Figure 2-1 below.
\end{abstract}


\(i\)

I
Program Interrupt inhlbit blt. When this bit is setg the Processor will ignore all external Program Interrupt signals. See Section VII, Faults and Interrupts. for details.

A

> Indirect via pointer register flage See Section VI, Fifective Address formationg for details on the use of Pointer Registers.
> Instruction address modifier. See Section VI, Effective Adoress Formation, for details on Address Modification.

TAG

\section*{Indirect Hords}

\begin{abstract}
Certain of the Basic and EIS Single-Word Instructions permit indirection to be specified as part of Address Modification. When such indirectior is specified, C(Y) is interpreted as an Indirect~Worda according to the forrat shown in Figure \(2-2\) below.
\end{abstract}

-

ADDRESS

TALLY

TAG

The given address of the Oper and or next Indirect Horde This address may be:

An 18 bit main store address if \(A=0\) in the Instruction Word (Absolute Mode only)

An 28 bit offset relative to the Base Address Register (BAR) if \(A=0\) in the Instruction Hord (BAR Mode only)

An 28 bit offset relative to the base of the current procedure segment if \(A=0\) (Appending Mode only)

An 18 bit offset relative to the origin of the segment described by PRD if \(A=1\) in the Instruction Hord and PRn is selected by the Instruction Hord labsolute and Appending Modes onlyl

A count field for use by those Address Modifiers that involve taliying.

Next address moditier.

The EEISMuIti-Word-Instructionsa require 3 or 4 Machine Words depending on the Operand Descriptor requirements of the individual instructions. The words are interpreted according to the format shown in flgure 2-3 selow.



\section*{EIS Modification_Eields_(MF)}

Each of the Oper and Descriptors following an EIS Multi-Word Instruct.on Word has a Modification \({ }^{-1}\) Fielda in the Instruction Word. The Modification Firld
```

controls the interpretation of the Operand Descriptor. The Modification Fieid
is interpreted according to the format shown in Figure 2-4.

```


Figure 2-4 EIS Modification Field (MF) Format

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Dctal Code} & \multicolumn{4}{|c|}{Meaning as used in} \\
\hline & R-troe & ME REG & Indirect Operand Descriotor Pointer & ClOperand Descriotor)32.35 \\
\hline 00 & \(N\) & N & \(N\) & IPR \\
\hline 01 & AU & AU & AU & AU \\
\hline 02 & Qu & QU & Qu & 1 Qu \\
\hline 03 & DU & IPR(a) & IPR & IPR \\
\hline 04 & IC & IC (b) & IC(b) & IPR \\
\hline 05 & AL & A (c) & AL & A(c) \\
\hline 06 & QL & Q(c) & QL & Q(c) \\
\hline 07 & DL & IPR & IPR & IPR \\
\hline
\end{tabular}
(a) The DU modifier is permitted only in the second Operand Descriptor of the SCD, SCDR, SCM, and SCMR instructions to soecify that the test character(s) reside(s) in bits 0-18 of the Operand Descriptor.
(b) The IC modifier is permitted only in the REG field of Indirect Pointers and in MF3.REG for the SCD, SCDR, SCM, SCMR, MVT, TCT, and TCTR instructions, that is, the instructions that store summary results of a scan operation. C(IC) ls always interpreted as anged offiset.
(c) The limit of addressing extent of the processor ls 2**18-1 words; that isy given any main store address, \(Y\), a modifer may be employed to access a main store word anywhere in the range \(1 Y-\mathbf{2 F}^{* * 18}+1\), \(Y+2^{* * 18}-11\), provided other address range contraints are not violated. Since it is desirable to address this same extent as words, characters, and bits it is necessary to provide a register with range greater than the 12 bits of \(N\) or the 18 bits of normal R-type modifiers. This is done by extending the range of the \(A\) and \(Q\) modifiers as follows...
\begin{tabular}{ccc} 
Mede & Range & AعO_bils \\
9-bit & 20 & 16,35 \\
6-bit & 21 & 15,35 \\
\(4-\) bit & 21 & 15,35 \\
bit & 24 & 12,35
\end{tabular}

The unused high order bits are ignored.

EIS Qperand_Descriotors and_Indirect_Poloters

The words following an EIS Multi-Word Instruction Word are either descriptions of the operands or -Indirect-pointersa to the oderand descriptions. The interpretation of the words is performed according to the settings of the control bits in the associated Modification Field (MF). The kth Word following the Instruction Word is interpreted according to the contents of MFk. See EIS Modifications Fields (MF) above for meaning of the various control bits.

See Section III, Data Representation, and Section VI, Effective Address Formation, for further details.
-OPERANO~DESCRIPTOR-INDIRECT-POINTER-FORMAT 2

If MFk.ID \(=1\), then the kth word following an EIS multi-word Instruction Word is not an Operand Descriptor, but is an Indirect Pointer to an Operand Descriptor and is interpreted as shown in Figure 2-5.


Figure 2-5 Operand Deseriptor Indirect Pointer Format

ADDRESS The given address of the Operand Descriptor. This address may bei

An 18 bitmain store address \(18 A=0\) lAbsolute Mode only)

An 18 bit offset relative to the Base Address Register (BARI If \(A=0\) (BAR Mode only)

An 18 blt offset relative to the base of the current procedure segment if \(A=0\) (Appending Mode only)

A 3 bif Pointer Register number ( \(a\) ) and a 25 bit offset relative to C(PRD. WORDNO) if \(A=1\) (All modes)

A
\({ }^{\bullet}\) REG
Indirect via Pointer Register flag. This flag controls interpretation of the ADDRESS field of the Indirect Pointer just as the "A" flag controls interpretation of the ADDRESS field of the Basic and EIS Single-Hord Instructions.

Address modifier for ADORESSo All Register Modifers except DU and DL may be used. If IC is used, then ADDRESS is an 18 bit offset to value of the Instruction Counter for the Instruction hord. C(REG) is always interpreted as a werg offset to ADORESS.

\section*{- ALPHANUMERIC-OPERAŃD-DESCRIPTOR-FORHATA}

For any operand of an EIS Multi-word Instruction that requires Alphanumeric Data, the Operand Descriptor is interpreted as shown in Figune 2-6 below.


Figure 2-6 Alphanumeric Operand Descriptor Format

ADDRESS The given address of the operand. This address may be (for the kth operand):

An 18 bit main store address if MFK-AR= D (Absolute Mode only)

An 18 bit offset to the Ease Address Register if MFK•AR \(=0\) (BAR Mode onlyl

An 28 bit offset relative to the base of the current procedure segment if MFK•AR \(=0\) (Apoending Mode only)

A 3 bit Address Register number ( 0 ) and a 15 bit mord of fset to C(ARD.) if MFK.AR \(=1\) (All modes)

CN

Table 2-2 Aiphanumeric Character Number (CN) Codes
CCCNL \(4=b i 1 \quad \frac{\text { Data Iroe }}{6=b i t}\) 2_bil
\begin{tabular}{llll}
000 & 0 & 0 & 0 \\
001 & 1 & 1 & \(\times\) \\
010 & 2 & 2 & 1 \\
011 & 3 & 3 & \(x\) \\
100 & 4 & 4 & 2 \\
101 & 5 & 5 & \(x\) \\
110 & 6 & \(x\) & 3 \\
111 & 7 & \(x\) & \(x\)
\end{tabular}

TA Type Alphanumeric. This is the Data Type code for the operand. The interpretation of the ifeld is shown in Tabie 2-3 below. The code shown as Invalid causes an Iliegal Procedure Fault.

Tabie 2-3 Alphanumeric Data Trpe (TA) Codes

CIIAL
Data Ixoe
\begin{tabular}{ll}
00 & \(9-b i t\) \\
01 & \(6-b i t\) \\
10 & \(4-b i t\) \\
11 & Invalit
\end{tabular}
\(N\)
bperand lengt M. If MFk.RL \(=\) D, this field contains the string length of the operand. If MFg.RL \(=1\), this ileld contains the code for a register nolding the operand string length. See Table 2-1 and EIS Modification Fields (MF) above for a discussion of register codes.

\section*{-NUMERIC~OPERAND-DESCRIPTOR-FORMATA}

For any operand of an EIS Multi-word Instruction that requires Numeric Data, the Operand Descriptor is interpreted as shown in Figure 2-7 below.


Figure 2-7 Numeric Operand Descriptor Format

ADDRESS
key
The given address of the oper and. Thls address may be
(for the kth operand) An 28 bit main store address if MFK.AR= 0 (Absolute Mode only)

An 18 bit offset to the Base Address Register if MFG.AR \(=0\) (BAR Mode oniv)

An 18 bit offset relative to the base of the current procedure segment if MFk•AR \(=0\) (Appending Mode only)

A 3 bit Address Register number (al and a 15 blt wead offset to C(ARQ.) if MFK.AR \(=1\) (Ail modes)

CN
Character Number. This field gives the character position within the word at ADDRESS of the first operand character. Its interpretation depends on the Data Type (see TA below) of the operand. Table 2-2 above shows the interpretation of the field.


Table 2-4 Sign and Decimal Type (S) Codes
Octal Code Sian and Decimal Ixae
\begin{tabular}{ll}
00 & Fioating point, Ieadingsign \\
01 & Scaled ixed point, leadingsign \\
10 & Scaled fixed point, trailing sign \\
11 & Scaled fixed point, unsigned
\end{tabular}

N
Scaling factor. This field contains the two's complement value of the base 10 scaling factor: that is, the value of m. for numbers represented a \(\mathrm{n} \times 10^{* *} \mathrm{~m}\). The decimal coint is assumed to the right of the least significant digit of n. Negative values move the decimal point to the left; positive values, to the right. The range of mis (-32,31).

Oper and length. If MFk.RL \(=0\), this field contains the operand length in digits. If MFk.RL \(=1\), it contains the REG code for the register nolding the operand length and C(REG) is treated as a modulo 64 number.
-BIT-STRING-OPERAND-DESCRIPTOR-FORMATa

For any operand of an EIS Multi-word Instruction that -equires Bit-string Data, the Operand Descriptor is interpreted as shown in Figure 2-8 below.


Figure 2-8 Bit String Operand Descrptor Format

ADDRESS The given address of the operand. This address may be (for the \(k\) th operand):

An 18 bit main store address if MFK.AR=0 (Absolute Mode only

An 18 bit offset to the Base Address Register if MFk. AR \(=0\) (BAR Mode only)

An 18 bit offset relative to the base of the current procedure segment if MFK.AR \(=0\) (Apoending Mode only)

A 3 bit Address Register number ( \(D\) ) and a 15 bit mord offset to C(ARn.) if MFk.AR \(=1\) (All modes)

The character number of the 9-bit character within ADDRESS containing the first bit of the operand.

The bit number within the 9-bit character, \(C\), of the first bit of the operand.
```

FIXED POINT DATA MOVEMENT LOAD

```
```

-EIXEDZROINI_ARIIHMEIICN_INSIRUCILONS

```
-EIXEDZROINI_ARIIHMEIICN_INSIRUCILONS
-EixedZRoint=Data-MovementILoada
-EixedZRoint=Data-MovementILoada
EAA
EAA
    Effective Address to A
    Effective Address to A
    FORMAT: Basic Instruction Format (See Figure 2-1).
    FORMAT: Basic Instruction Format (See Figure 2-1).
    SUMMARY:
    SUMMARY:
    Y -> C(A)O,17
    Y -> C(A)O,17
    00.0.0 -> C(A)18,35
    00.0.0 -> C(A)18,35
    MODIFICATIONS: All except OU, DL
    MODIFICATIONS: All except OU, DL
    INDICATORS: (Indicators not listed are not affected)
    INDICATORS: (Indicators not listed are not affected)
        Zero If C(A) = O, then ON; otherwise OFF
        Zero If C(A) = O, then ON; otherwise OFF
        Negative If C(A) bit 0 = 1, then ON; otherwise JFF
        Negative If C(A) bit 0 = 1, then ON; otherwise JFF
        NOTES{ The EAA instruction, and the instructions EAQ and EAXn,
        NOTES{ The EAA instruction, and the instructions EAQ and EAXn,
        *
        *
EAQ
EAQ
Effective Address to Q
Effective Address to Q
                                    636 (0)
                                    636 (0)
FORMAT8 Basic Instruction Format (See Figure 2-1).
FORMAT8 Basic Instruction Format (See Figure 2-1).
SUMMARY:
SUMMARY:
Y C C(Q)0,17
Y C C(Q)0,17
00...0 -> C(Q)18,35
00...0 -> C(Q)18,35
MODIFICATIONS: All exceDt DU, DL
MODIFICATIONS: All exceDt DU, DL
INDICATORS: (Indicators not listed are not affectej)
INDICATORS: (Indicators not listed are not affectej)
Zero If C(Q) = O, then ON; otherwise OFF
Zero If C(Q) = O, then ON; otherwise OFF
Negative If C(Q)O = 1, then ON; otherwise OFF
Negative If C(Q)O = 1, then ON; otherwise OFF
NOTES& Attempted repetition with RPL causes an Illegal Procedure
NOTES& Attempted repetition with RPL causes an Illegal Procedure
Fault.
```

Fault.

```
 36 bits.


```

LDAC Load A and Clear 034 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: C(Y) }->\textrm{C}(A
00...0 -> C(Y)
MODIFICATIONS: AII except DU, DL,CI,SC,SCR
INDICATORS: (Indicators not listed are not affected)
Zero If C(A) = O, then ON; otherwise OFF
Negative If C(A)O=1, then ON; otherwise OFF
NOTES\& The LDAC instruction causes a special main store reference
that performs the load and clear in one cycle. Thus, this
instruction can be used in locking data.
LDAQ Load AQ
*
FORMAT\& Basic Instruction Format (See Figure 2-1%.
SUMMARY: C(Y-Dair) }->\mathrm{ C(AQ)
MODIFICATIONS: AII except DU, DL, CI, SC, SCR
INOICATORS: (Indlcators not listed are not affected)
Zero If C(AQ) = D, then ON; otherwise OFF
Negative I* C(AQ)O=1, then ON; otherwise OFF
LDI Load Indicator Register (0) (0)
FORMAT:
Basic Instruction Format (See Figure 2-1).
SUMMARY \&
C(Y)18,31 -> C(IR)
MODIFICATIONS: All excedt CI, SC, SCR

```
```

INDICATORS\& (Indicators not lisfed are not affected)
Parity If C(Y)27 = 1, and the Processor is in Absolute or
Mask Privileged Mode, then ON; otherwise OFF. This indicator
is not affected in the Normal or BAR modese
Not BAR Cannot be changed by the LDI instruction
Mode
Multiword If C(Y)30 = 1, and the Processor is in Absolute or
Instruction Privileged mode, then ON; otherwise OFF. This indicator
Fault is not affected in Normal or BAR modes.
Absolute Cannot be changed by the LDI instruction
Mode.
All Other If corresponding blt in C(Y) is in then ON; otherwise, off
Indicators
NOTES\& The relation between C(Y)18,31 and the indicators is given
in table 2-5 below.
The Taily Runout indicator reflects :(Y)25 regardiess of
what address modiflcation ls performed on the LDI
instruction for tally operations.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.

```

Table 2-5. Relation Between Data Blts and Indicators

Bit
Rosition_C(Y)
\begin{tabular}{ll}
18 & Zero \\
19 & Negative \\
20 & Carry \\
21 & Overfiow \\
22 & Exponent Overfion \\
23 & Exponent Undefion \\
24 & Overfiow Mask \\
25 & Taliy Runout \\
26 & Parity Error \\
27 & Parity Mask \\
28 & Not BAR Mode \\
29 & Truncation \\
30 & MultiwordInstruction Fauit (MIF) \\
31 & Absolute Mode
\end{tabular}

Indicator
Zero
Negative
rry
Over ilow

Exponent Undefion
Overflow Mask
Tally Runout
Parity Error
Parity Masi
Truncation
Multiword Instruction Fault (MIF)
Absolute Mode
```

LDQ
Load Q
236 10)
FORMAT\& Basic Instruction Format (See Figure 2-1).
SUMMARY: C(Y) }->\mathrm{ C(Q)
MODIFICATIONS\&
AII
INDICATORS:
Zero If $C(Q)=0$. then $O N$; othewise OFF
Negative If $C(Q) O=1$, then ON; otherwise OFF

```

\section*{LDQC}
```

FORMAT 8
SUMMARY 8
MODIFICATIONS: All except DU, OL, CI, SC, SCR
INDICATORS: (Indicators not listed are not affected)
Zero If $C(Y)=0$, then $O N$; otherwise off
Negative If $C(Y) O=1$, then $O N$ otherwise OFF
NOTES: The LDQC instruction causes a special main store reference that periorms the load and clear in one cycle. Thus, this instruction can be used in locking data.
LDXn
FORMAT:

```

SUMMARY:
For \(n=0,1, \ldots\) or 7 as determined by operation code \(C(Y) 0,17 \rightarrow C(X n)\)

MODIFICATIONS: AII except CI, SC, SCR




FIXED POINT DATA MOVEMENT STORE

STA
```

    FORMAT& Basic Instruction Format (See Figure 2-1).
    SUMMARY: C(A) }->\mathrm{ C(Y)
    MODIFICATIONS: AIt except DU, DL
    INDICATORS: None affected
    NOTES: . Attempted repetition with RPL causes an Illegal procedure Fault.
STAC
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: If C(Y) = O, then C{A) }->\mathrm{ C{Y}
MODIFICATIONS: AII except DU, DL, CI, SC, SCR
*
INDICATORS: (Indicators not listed are not affected)
Zero If initial C(Y) = O, then ON; otherwlse ofF
NOTES% If the initial C(Y) is nonzero, then C(Y) is not changed
by the STAC instruction.
Attempted repefition with RPL causes an Illegal Procedure
Fault.
Store A Conditional C(Y) = C(Q)
FORMAT: Sasic Instruction Format (See Figure 2-1).
SUMMARY: If C(Y) = C(Q), then C(A) mC(Y)
MODIFICATIONS: AII except DU, DL, CI, SC, SCR
INDICATORS: (Indicators not iisted are not affected)
Zero If initial C(Y)=C(Q), then ON; otherwise OFF

```

```

    Table 2-6. Control Relations for Store Character Instructions (Nine Bit)
    | Bit Position | Bit of | Structure |
| :--- | :--- | :--- |
| Within_Iag Eleld | Instrustion | Qf A_add_Y |


| 0 | 30 | Char cbits | $\begin{gathered} 0 \\ 0-8) \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 1 | 31 | Char cbits | $\begin{gathered} 1 \\ 3-171 \end{gathered}$ |
| 2 | 32 | Char cbits | $\begin{gathered} 2 \\ 18-26) \end{gathered}$ |
| 3 | 33 | Char (bits | $\stackrel{3}{27-351}$ |

STBQ
Store Character of Q (Nine Bit)
FORMAT\& Basic Inṣtruction Format ISee Figure 2-1).
SUMMARY:
Characters of C(Q) -> Corresponding Cnaracters of C(Y),
the character positions affected being specifled in the
tag field.
MODIFICATIONS:
None
INDICATORS: None affected
NOTES: Binary ones in the tag fiefd of this instruction specify
the character positions of Q and }Y\mathrm{ that are affected. The
control relations are shown in Table 2-6 above.
Attempted repetition with RPT, RPD, or RPL causes on
Illegal Procedure Fault.
Store Instruction Counter Plus 1
FORMAT:
Basic Instruction Format (See Figure 2-1).
SUMMARY:
C(PPR.IC) + 1 -> C(Y)0,17
C(IR) -> C(Y)18,31
00...0 -> C(Y)32,35
MODIFICATIONS: All except DU, DL, CI, SC, SCR

```


\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline \multirow[t]{7}{*}{SUMMARY:} & 00...0 \({ }^{\text {a }}\) C(Y-pair) 0.2 \\
\hline & C(PPR.PSR) \(\rightarrow\) C(Y-pair) 3,17 \\
\hline & C(PPR.PRR) \(\rightarrow\) C(Y-pair)18,20 \\
\hline & 00...0 \({ }^{\text {a }}\) c(Y-pair)21,29 \\
\hline & 43 (octal) \(\rightarrow\) C(Y-pair 30,35 \\
\hline & C(PPR.IC) \(+2 \rightarrow\) C(Y-pair) 36.53 \\
\hline & 00.0.0 \(\rightarrow\) C(Y-pair)54,71 \\
\hline MODIFICATIONS & AII except DU, DL, CI, SC, SCR \\
\hline INOICATORS: & None affected \\
\hline \multirow[t]{3}{*}{MOTES:} & The hardware assumes \(\mathrm{Y} 17=0\); no check is made. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure fault. \\
\hline & Store Indicator Register 754 (0) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline \multirow[t]{2}{*}{SUMMARY:} & \(C(I R) \rightarrow C(Y) 18,31\) \\
\hline & OD...0 \(\rightarrow\) C(Y)32,35 \\
\hline MODIFICATIONS: & All except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & None affected \\
\hline NOTESE & The contents of the Indicator Register after address preparation are stored in C(y)18,31. C(y)25 reflects the \\
\hline
\end{tabular} preparation are stored in C(y)18,31. C(Y)25 reflects the
State of the Tally Runout indicator prior to address
preparation. The relation between \(C(y) 18,31\) and the
Indicators is given in Table 2-5.
Attemptedrepetition with RPT, RPD, or RPL causes an
Illegal procedure fault.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{STQ} & \multirow[b]{2}{*}{FORMAT:} & Store Q & \multirow[t]{2}{*}{756101} \\
\hline & & Basic Instruction format (See Figure 2-1). & \\
\hline & SUMMARY: & \(C(Q) \rightarrow C(Y)\) & \\
\hline & MODIFICATIONS: & All except \(D U, ~ D L\) & \\
\hline & INDICATORS: & None affected & \\
\hline & NOTES: & Attempted repetition with RPL causes an Illegal Fault. & Procedure \\
\hline \multirow[t]{7}{*}{STT} & & Store Iimer Register & 454 (0) \\
\hline & FORMAT: & Basic Instruction format (See Figure 2-1). & \\
\hline & SUMMARY: & \(C(T R) \rightarrow C(Y) 0,26\) & \\
\hline & & 00...0 O \(^{\text {C(Y) } 27,35}\) & \\
\hline & MODIFICATIONS: & All except OU, OL, CI, SC, SCR & \\
\hline & INDICATORS: & None affected & \\
\hline & NOTES8 & Attempted repetition with RPT, RPD, or RPL Illegal Procedure Fault. & causes an \\
\hline \multirow[t]{4}{*}{STXn} & & Store Xn in Upper & \(74 n 10)\) \\
\hline & FORMAT: & Basic Instruction Format (See Figure 2-1). & \\
\hline & SUMMARY: & ```
For n = 0, 1, ...., or 7 as determined oy operat
    C(Xn) -> C(Y)0,17
``` & ion code \\
\hline & MODIFICATIONS: & All except \(D U, D L, C I, S C, S C R\) & \\
\hline & INDICATORS 2 & None affected & \\
\hline & NOTES: & Attempted repetition with RPL causes an Illegal Fault. & Procedure \\
\hline
\end{tabular}

-Elxed~PointニData~MovenentこShifid

\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & Shift C(A) right the number of positions specified by \(Y\) 11,17; fill vacated positions with zeros. \\
\hline MODIFICATIONS: & AII except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & (Indicators not listed are not aftected) \\
\hline Zero & If \(C(A)=0\), then \(O N\); otherwise OFF \\
\hline Negative & If C(A)O=1, then ON; otherwise OFF \\
\hline NOTES 8 & Attempted repetition with RPL causes an Iliegal Procedure \\
\hline
\end{tabular} Fault.
    FORMAT:
    \(\bullet\)
    SUMMARY:
        Snift \(C(A)\) right the number of positions specifled by
        Y11.17; fill vacated positions with C(A)0.
    MODIFICATIONS:
    INDICATORS:
        Zero
        If \(C(A)=0\), then \(O N\); otherwise OFF
        Negative
    NOTES:
LLR
Long Left Rotate

FORMAT: Basic Instruction Format (See Figure 2-1).

SUMMARY: Shiff C(AQ) deft by the number of positions specified by Y11. 17: enter each bit leaving AQO into AQ71.

FIXED POINT DATA MOVEMENT SHIFT



QLS

FORMAT:

SUMMARY 8

MODIFICATIONS:

INDICATORS:

Zero
Negative
Carry

NOTES:

QRL
- FORMAT

SUMMARY 2

MODIFICATIONS:

INDICATORS:

Zero
Negative

NOTES:

Q Left Snift
736 ( 0 )

Basic Instruction Format (See Figure 2-1).

Shift C(Q) left the number of positions specified by Y11,17: fill vacated positions with zeros.

Alf except \(D U, D L, C I, S C, S C R\)
(Indicators not isted are not affected)

If \(C(Q)=0\), then \(O N\); otherwise OFF
If \(C(Q) O=1\), then \(O N\); otherwise OFF
If C(Q)0 changes during the shift, then \(O N\); otherwise OFF

Attempted repetition with RPL causes an Iliegal Prodecure Fault.

Q Right Logic
\(772(0)\)

Basic Instruction Format (See Figure 2-1).

Shift CiQ) right the number of positions specified by Y11.17; fill vacated positions mith ze-os.

All except DU, DL, CI. SC, SCR
(Indicators not listed are not affected)

If \(C(Q)=0\), then \(O N\); otherwise OFF
If \(C(Q) 0=1\), then \(O N\); otherwise OFF

Attempted repetition with RPL causes an Illegal Procedure Fault.

-Eixed-Point-Additiona

ADA


075 (0)
ADD to A
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{MODIFICATIONS:} & Alt except CI, SC, SCR \\
\hline \multicolumn{2}{|r|}{INDICATORS:} & (Indicators not listed are not affected) \\
\hline & Zero & If \(C(A Q)=0\), then \(O N\); otherwise OFF \\
\hline & Negative & If \(C(A Q) 0=1\), then \(O N\) \% otherwise OFF \\
\hline & Overifion & If range of \(A Q\) is exceeded, then ON: otherwise OFF \\
\hline & Carry & If a carry out of AQO is generated, then ON; otherwise OFF \\
\hline \multirow[t]{3}{*}{} & \multirow[t]{3}{*}{NOTES:} & A 72-bit number is formed from civ) in the following manner: \\
\hline & & The lower 36 bits \((36,71)\) is identical to C(Y). Each of the upper 36 bits \((0,35)\) is identical to c(y) 0 . \\
\hline & & This 72-bit number is added to the contents of the combined AQ-register. \\
\hline \multirow[t]{2}{*}{ADL A} & & Add Logical to A 035 (0) \\
\hline & FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline * & SUMMARY: & \(C(A)+C(Y) \rightarrow C(A)\) \\
\hline & MODIFICATIONS: & A11 \\
\hline \multicolumn{2}{|r|}{INDICATORS:} & (Indicators not insted are not affected) \\
\hline & Zero & If \(C(A)=0\), then ON; otherwise OFF \\
\hline & Negative & If \(C(A) 0=1\), then ON; otherwise OFF \\
\hline & Carry & If a carry out of \(A O\) is gener ated, then ON; otherwise OFF \\
\hline \multicolumn{2}{|r|}{NOTES:} & The ADLA instruction is identical to the ADA instruction with the exception that the overflow indicator is not affected by the ADLA instructiong nor does an Overflow Fault occur. Operands and results are treated as unsigned, positive binary integers. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-13. \\
\hline SUMMARY & \(C(A Q)+C(Y-D a i r) \rightarrow C(A Q)\) \\
\hline MODIFICATIONS: & A!1 except \(D U, D L, C I, S C, S C R\) \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(A Q)=0\), then \(O N\); otherwise \(0 F F\) \\
\hline Negative & If C(AQ)O \(=1\), then ON; otherwise OFF \\
\hline Carry & If a carry out of AQO is generated, then ON; otherwise OFF \\
\hline NOTES: & The \(A D L A Q\) instruction is identicat to the \(A D A Q\) instruction with the exception that the Overfiow indicator is not affected by the ADLAQ instruction, nor does an overfiow Fault occur. Dperands and results are treated as unsigned, positive binary integers. \\
\hline & Add Logical to a 036 (0) \\
\hline FORMAT: & Basic Instruction format (See Figure 2-1). \\
\hline SUMMARY 8 & \(C(Q)+C(Y) \rightarrow C(Q)\) \\
\hline MODIFICATIONS: & All \\
\hline INDICATORS\& & (Indicators not listed are not affected) \\
\hline Zero & If \(C(Q)=0\), then \(O N\); otherwise OFF \\
\hline Negative & If \(C(Q) O=1\), then ON; otherwise OFF \\
\hline Carry & If a carry out of QD is generated, then ON; otherwise OFF \\
\hline
\end{tabular}

NOTES:
The ADLQ instruction is identical to the ADQ instruction
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY 8 & For \(n=0,1, \ldots\) or 7 as determined or operation code \\
\hline & \(C\left(X_{n}\right)+C(Y) 0,17 \rightarrow C(X n)\) \\
\hline MODIFICATIONS: & All except CI, SC, SCR \\
\hline INOICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C\left(X_{n}\right)=0\), then ON; otherwise OFF \\
\hline Negative & If \(C\left(X_{n}\right) 0=1\), then \(O N\); otherwise off \\
\hline Carry & If a carry out of XnO is generated, then ON; otherwise OFF \\
\hline NOTES8 & The ADLXn instruction \(1 s\) identical to the ADXn instruction with the exception that the Overflow indicator is not affected by the ADLXn instruction, nor does an overfion Fault occur. Operands and results are treated as unsigned, positive binary integers. \\
\hline & Add to Q 076 (0) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY 8 & \(C(Q)+C(Y) \rightarrow C(Q)\) \\
\hline MODIFICATIONS: & Ali \\
\hline INOICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(Q)=0\), then ON; otherwise OFF \\
\hline Negative & If \(C(Q) O=1\), then \(O N\); otherwise off \\
\hline Overfion & If range of Q is exceeded, then ON; otnerwise OFF \\
\hline
\end{tabular}
Carry If a carry out of QD is generated, then on; otherwise off

ADXn
\begin{tabular}{|c|c|}
\hline FORMAT & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & ```
For n = 0, 1, .... or 7 as determined by operation code
    C(Xn) +C(Y)0,17 ->C(Xn)
``` \\
\hline MODIFICATIONS: & All except CI, SC, SCR \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C\left(x_{n}\right)=0\), then \(O N\); otherwise off \\
\hline Negative & If \(C\left(X_{n}\right) 0=1\), then \(0 N\); otherwise off \\
\hline Overfion & If range of Xn is exceeded, then ON; otherwise OfF \\
\hline Carry & If a carry out of XnO is generated, then on; otherwise off \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline & Add One to Storage 054 (0) \\
\hline FORMAT: & Basic Instruction format (See Figure 2-1). \\
\hline SUMMARY 2 & \(C(Y)+1 \rightarrow C(Y)\) \\
\hline MODIFICATIONS: & Al: except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If C(Y) \(=0\), then ON: otherwise OFF \\
\hline Negative & If \(C(Y) O=1\), then \(O N\); otherwise OFF \\
\hline Overflow & If range of \(Y\) is exceeded, then ON; otherwise OFF \\
\hline Carry & If a carry out of \(Y 0\) is generated, then ON; otherwlse OFF \\
\hline NOTES8 & Attempted repetition with RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY 2 & \(C(A)+C(Y) \rightarrow C(Y)\) \\
\hline MODIFICATIONS: & All except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(Y)=0\), then \(O N\); otherwise OFF \\
\hline Negative & If \(C(Y) O=1\), then \(O N\); otherwise OFF \\
\hline Overfion & If range of \(Y\) is exceeded, then on; otnerwise off \\
\hline Carry & If a carry out of \(Y \mathrm{O}\) is generated, then ON ; otherwise OFF \\
\hline NOTES: & Attempted repetition with RPL causes an lllegal Procedure Fault. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARYZ & \(C(Q)+C(Y) \rightarrow C(Y)\) \\
\hline MODIFICATIONS: & All except DU, DL, CI, SC, SCR \\
\hline INOICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If C(Y) \(=0\), then ON; otherwise OFF \\
\hline Negative & IF C(Y)O \(=1\), then ON: otherwise off \\
\hline Overfiom & If range of \(Y\) is exceeded, then \(O N\); otnerwise OFF \\
\hline Carry & If a carry out of YO is generated, then ON; otherwise OFF \\
\hline
\end{tabular}

NOTES2 Attempted repetition with RPL causes an Illegal procedure Fault.

ASXn

FORMAT:

SUMMARY 8

MODIFICATIONS:

INDICATORS:

Zero
Negative
Overfion

Carry

NOTES:
anca \({ }^{\circ}\)

FORMAT:

SUMMARY:

MODIFICATIONS:

INDICATORS:

Zero
Negative
Overflow

Carry

NOTES:

Add Stored to Xn

Basic Instruction Format (See Figure 2-1).

For \(n=0,1, \ldots\) or 7 as determined oy operation code
\(C\left(X_{n}\right)+C(Y) 0,17 \rightarrow C(Y) 0,17\)

All except \(D U, D L, C I, S C, S C R\)
(Indicators not listed are nof affectes)

If C(Y)0.17 = O, then ON; otherwise OFF
If \(C(Y) 0=1\). then \(O N\); otherwise OFF
If range of \(Y 0,17\) is exceeded, then \(O N\); otherwise \(O F F\)
If a carry out of \(Y O\) is generated, then \(O N\); otherwise OFF

Attempted repetition with RPL causes an Illegal Procedure Faulı.

\section*{Add with Carry to \(A\)}

071 (0)

Basic Instruction Format (See Figure 2-1).

If Carry indicator OFF, then \(C(A)+C(Y) \rightarrow C(A)\)
If Carry indicator \(O N\), then \(C(A)+C(Y)+1 \rightarrow C(A)\)

A11
(Indicators not listed are not affected)

If \(C(A)=0\), then \(O N\); otherwise OFF
If \(C(A) 0=1\), then \(O N\); otherwise OFF
If range of \(A\) is exceeded, then \(O N\); otnerwise OFF

If a carry out of AO is generated, then ON: otherwise OFF

The AWCA instruction is identical to the ADA instruction with the exception that when the Carry indicator is ON at the beginning of the instruction, 1 is added to the sum of \(C(A)\) and \(C(Y)\) 。

AHCQ
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{FORMAT:
SUMMARY:} & Basic Instruction format (See Figure 2-1). \\
\hline & If Carry indicator OFF, shen \(C(Q)+C(Y) \rightarrow C(Q)\) \\
\hline & If Carry indicator \(O N\), then \(C(Q)+C(Y)+1 \rightarrow C(Q)\) \\
\hline MODIFICATIONS: & A11 \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(Q)=0\), then ON; otherwise OFF \\
\hline Negative & If C(Q)O = 1, then ON; otherwise OFF \\
\hline Overfiow & If range of \(Q\) is exceeded, then \(O N\); otnerwise OFF \\
\hline Carry & If a carry out of QO is generated, then ON; otherwise OFF \\
\hline NOTES: & The AWCQ instruction is identical to the ADQ instruction with the exception that when the Carry indicator is \(O N\) at the beginning of the instruction, 1 is added to the sum of \(C(Q)\) and C(Y). \\
\hline
\end{tabular}

\section*{FIXED POINT SUBTRACTION}

\section*{"Elxed-Point-Subiractiona}

\section*{SBA}

Subiract from A
```

    FORMAT: Basic Instruction Format (See Figure 2-1).
    SUMMARY: C(A) - C(Y) -> C(A)
    MODIFICATIONS& ABI
    INDICATORS: (Indicators not listed are not affected)
            Zero If C(A) = O, then ON; otherwise OFF
            Negative If C(A)O = 1, then ON; otherwise OFF
            Overfiom If range of A is exceeded, then ON; otherwise OFF
            Carry If a carry out of AO is generated, then ON; otherwise OFF
    SBAQ
Subtract from AQ
177 (0)
\bullet
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY\& C(AQ) - C(Y-pair) -> C(AQ)
MODIFICATIONS: AlI except DU, DL, CI, SC, SCR
INDICATORS: (Indicators not listed are not affected)
Zero If C(AQ) = O, then ON; otherwise OFF
Negative If C(AQ)O = 1, then ON; otherwise OFF
Overflow If range of AQ is exceeded, then ON; otnerwise OFF
Carry If a carry out of AQO is generated, then ON; otherwise OFF
SBLA
Subtract Logical from A
135 (0)
FORMAT\& Basic Instruction Format (See Figure 2-1).
SUMMARY: C(A) - C(Y) -> C(A)

| MODIFICATIONS: |  | A11 |
| :---: | :---: | :---: |
| INDICATORS: |  | (Indicators not listed are not affected) |
|  | Zero | If $C(A)=0$, then ON: otherwise OFF |
|  | Negative | If $C(A) O=1$, then ON; ot herwise OFF |
|  | Carry | If a carry out of $A O$ is generated, then $O N$; otherwise OFF |
| NOTES: |  | The SBLA instruction is identical to the SBA instruction with the exception that the overflow indicator is not affected by the SBLA instruction, nor does an Overflow Fault occur. operands and results are treated as unsigned, positive binary integers. |
| SBLAQ |  | Subtract Logical from AQ 137 (0) |
| FORMAT: |  | Basic Instruction format (See Figure 2-1). |
| SUMMARY: |  | $C(A Q)-C(Y-p a i r) \rightarrow C(A Q)$ |
| -MODIFICATIONS |  | All except DU, DL, CI, SC, SCR |
| INDICATORS: |  | (Indicators not listed are not aftected) |
| Zero |  | If $C(A Q)=0$, then $O N$; otherwise OFF |
| Negative |  | If $C(A Q) 0=1$, then ON; otherwise OFF |
| Carry |  | If a carry out of $A Q O$ is generated, then ON; otherwise OFF |
| NOTES: |  | The SBLAQ instruction is identical to the SBAQ instruction with the exception that the overtiow indlcator is not affected by the SBLAQ instruction, nor does an overfion Fault occur. Operands and results are treated as unsigned, positive binary integers. |
| SBLQ |  | Subtract Logical from Q 136 (0) |
|  | FORMAT: | Basic Instruction format (See Figure 2-1). |
| SUMHARY : |  | $C(Q)-C(Y) \rightarrow C(Q)$ |
|  | MODIFICATIONS: | A11 |

```
    INDICATORS: (Indicators not listed are not aftectef)
    Zero If C(Q) = O, then ON; otherwise OFF
    Negative If C(Q)O= i, then ON; otherwise off
    Carry If a carry out of QO is generated, then ON; othermise OFF
    NOTES: The SBLQ instruction is identical to the SBQ instruction
        with the exception that the overflow indicator is not
        affecfed by the SBLQ instruction, nor does an Overflow
        Fault occur. Operands and results are treated as
        unsigned, positive binary integers.
SBLXn
Subtract Logical from Xn
12n 10)
    FORMAT8 Basic Instruction Format (See Figure 2-1).
    SUMMARY:
        For n = 0, 1,\ldots.., or 7 as defermined by operation code
    C(Xn) - C(Y)0,17 ->C(Xn)
    MODIFICATIONS: All except CI, SC, SCR
    -
    INDICATORS: (Indicators not listed are not affected)
        Zero If C(Xn) = 0, then ON; otherwise OFF
            Negative If C(Xn)O = L, then ON; otherwise OFF
            Carry If a carry out of XnO is generated, then ON; otherwlse off
    NOTES The SBLXn instruction is identical to the SBXn instruction
        witn the exception that the Overflom indicator is not
        affected by the SBLXn instruction, nor does an Overflom
        Fault occur. Operands and resulis are treated as
        unsigned, positive binary integers.
            Subtract from Q
Basic Instruction Format (See Figure 2-1).
    SUMMARY: C(Q) - C(Y) - C(Q)
    MODIFICATIONS: AII
```

    INOICATORS:
                                    (Indicators not listed are not affected)
            Zero If C(Q) = O, then ON; otherwise OFF
                Negative
                    If C(Q)O = 1, then ON: otherwise OFF
                Overflow If range of Q is exceeded, then ON; otherwise OFF
                    Carry If a carry out of QO is generated, then ON; otherwise OFF
    SBXn
FORMAT:
Basic Instruction Format (See Figure 2-1).
SUMMARY: For n =0, 1, ... or }7\mathrm{ as determined oy operation code
C(Xn) - C(Y)0,17 - C(Xn)
MODIFICATIONS: AII exCept CI, SC, SCR
INDICATORS:
(Indicators not listed are not aftected)

- Zero
Negative
If C(Xn)0=1. then ON; otherwise OFF
Overflow
If range of Xn is exceeded, then ON; otherwise OFF
Carry If a carry out of XnO is generated, then ON; otherwise off
SSA
Subtract Stored from A
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY \&
C(A) - C(Y) -> C(Y)
MODIFICATIONS: A|I except DU, DL, CI, SC, SCR
INDICATORS:
(Indlcators not listed are not affectej)

```


\begin{tabular}{|c|c|}
\hline \multirow[t]{2}{*}{FORMAT8
SUMMARY:} & Basic Instruction Format (See Figure 2-1). \\
\hline & If Carry indicator \(O N\), then \(C(A)-C(Y) \rightarrow C(A)\) \\
\hline & If Carry indicator OFF, then \(C(A)-C(Y)-1 \rightarrow C(A)\) \\
\hline MODIFICATIONS: & A11 \\
\hline INDICATORS: & (Indicators not insted are not affected) \\
\hline Zero & If \(C(A)=0\), then ON; otherwise OFF \\
\hline Negative & If \(C(A) 0=1\), then ON: ofnerwise OFF \\
\hline Overfiom & If range of \(A\) is exceeded, then ON: otherwise OFF \\
\hline Carry & If a carry out of \(A D\) is generated, then ON; otherwise \\
\hline
\end{tabular}
NOTES:

SWCQ

FORMAT:

SUMMARY:

MODIFICATIONS:

INDICATORS:
(Indicators not listed are not affectes)
\begin{tabular}{ll} 
Zero & If \(C(Q)=0\), then \(O N ;\) otherwise OFF \\
Negative & If \(C(Q) O=1\), then \(O N ;\) otherwise OFF \\
Overflow & If range of \(Q\) is exceeded, then ON; otnerwise OFF \\
Carry & If a carry out of \(Q O\) is generated, then \(O N ;\) otherwise OFF
\end{tabular}

The SWCQ instruction is identical to the SBQ instruction with the exception that when the Carry indicator is OFF at the beginning of the instruction, ti is subtracted from the difference of \(C(Q)\) minus \(C(Y)\). The SWCQ instruction tredts the Carry indicator as the complement of a borrow indicator; due to the implementation of negative numbers in two's complement form.

\section*{-Eixed-Poiot-Multiolicationa}

MPF

> Multiply Fraction

401 (0)
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & \(C(A) \times C(Y) \rightarrow C(A Q), ~ l e f t ~ a d j u s t e d ~\) \\
\hline MODIFICATIONS: & All except CI, SC, SCR \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(A Q)=0\), then \(0 N\); otherwise OFF \\
\hline Negative & If C(AQ)D \(=1\), then ON; otherwise OFF \\
\hline Overfiow & If range of \(A Q\) is exceeded, then \(O N\); otherwise OFF \\
\hline NOTES: & Two 36-bit fractional factors (including sign) are multiolied to form a 71-bit fractional product lincluding sign), which is stored left-adjusted in the AQ-register. AQ71 contains a zero. Overflow can oceur only in the case of \(A\) and \(Y\) containing all ones and the result exceeding the combined \(A Q-r e g i s t e r\). \\
\hline
\end{tabular}


A Register


Main Store Location \(Y\)

\section*{yielding}


Combined AQ Register

MPY
Multipiy Integer
402 (0)

FORMAT: Basic Instruction format (See Figure 2-1).

SUMMARY: \(C(Q) x C(Y) \rightarrow C(A Q), r i g h t a d) u s t e d\)
\begin{tabular}{|c|c|}
\hline MODIFICATIONS: & Alt exceot CI, SC, SCR \\
\hline INOICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If C(AQ) \(=0\), then \(O N\); otherwise \(0 F F\) \\
\hline Negative & If \(C(A Q) 0=1\), then \(O N\); otherwise OFF \\
\hline \multirow[t]{8}{*}{NOTES:} & Two 36-bit integer factors (including sign) are multiplied to form a 71-bit integer product (including signl, which is stored in \(A Q\), right-adjusted. A20 is filled with an "extended sign bit". \\
\hline &  \\
\hline & Q Register Main Store Location Y \\
\hline & yielding \\
\hline & \begin{tabular}{rrrr}
0 & 0 & 0 \\
0 & 1 & 2 \\
\hline
\end{tabular} \\
\hline &  \\
\hline & Combined AQ Register \\
\hline & In the case of \(\left(-2^{* * 35)} \times\left(-2^{* * 35)}=+2^{* * 70}\right.\right.\), AQ1 is used to represent the product rather, than the sign. No overflow can occur. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction format (See Figure 2-1). \\
\hline SUMMARY 8 & \(C(Q) / C(Y)\) integer auotient \(\rightarrow \dot{C}(Q)\) \\
\hline & integer remainder \(\rightarrow\) C(A) \\
\hline MODIFICATIONS: & A! 1 \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline & If division takes place: If_nodikisiontakes_olacet \\
\hline Zero & \begin{tabular}{l}
If \(C(Q)=0\), then \(O N\); otherwise OFF \\
If divisor \(=0\), then \(O N\); otherwise OFF
\end{tabular} \\
\hline Negative & If \(C(Q) O=1\), then \(O N\) : 1 dividend \(<0\), then \(O N\); \\
\hline
\end{tabular}
NOTESE



Q Register
Main Store Location \(Y\)
vielding


If the dividend \(=-2^{*} 735\) and the divisor \(=-1\) or if the divisor \(=0\), then division does not take place. Instead, a Divide Check fault occurs. C(Q) contains the dividend magnitude, and the Negative indi ator reflects the dividend sign.
\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction Format (See Figure 2-i). \\
\hline SUMMARY 8 & \(C(A Q) / C(Y)\) fractional quotient \(\rightarrow C(A)\) \\
\hline & fractional remainder \(\rightarrow\) C(a) \\
\hline MODIFICATIONS: & AII \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline & If divisiontakes olace: Itmodivision takes olacet \\
\hline Zero & \begin{tabular}{l}
If \(C(A)=0\), then \(O N\); ofnerwise-0FF \\
If divisor \(=0\), then \(O N\); otherwise OFF
\end{tabular} \\
\hline Negative & If \(C(A) O=1\), then ON: If drvidend \(<0\), then ON;
otherwise OFF \\
\hline & ! \\
\hline NOTES: & A 71-bit fractional dividend (including sign) is divided by a 36-bit fractional divisor ylelding a 36-bit \\
\hline & fractional quotient lincluding signl and a 36-bit \\
\hline & fractional remainder (including sign). C(AQ)71 is \\
\hline . & ignored; bit position 35 of the remainder corresponds to \\
\hline & bit position 70 of the dividend. The remainder sign is \\
\hline
\end{tabular}


Combined AQ-Register

yielding

```

If idividendi }>={divisori or if the divisor = 0, dlvisio does not take place. Instead, a Divide Check fault occurs, $C(A Q)$ contains the dividend magnitude in absolute, and the Negative indicator reflects the dividend sign.

```

Negate \(A\)
\begin{tabular}{|c|c|}
\hline FORMAT \({ }^{\text {P }}\) & Basic Instruction format (See Figure 2-1). \\
\hline SUMMARY & \(-C(A) \rightarrow C(A) 1 f C(A) * 0\) \\
\hline MODIFICATIONS: & Ali, but none affect instruction execution. \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(A)=0\), then ON: otherwise OFF \\
\hline Negative & If C(A)O \(=1\), then ON: otherwise OFF \\
\hline Overflow & If range of \(A\) is exceeded, then ON; otnerwise OFF \\
\hline NOTES: & The NEG instruction changes the number in \(A\) to its negative (if \(\neq 0\). The operation is performed by forming the two's complement of the string of 36 bits. \\
\hline & Attempted repetition with RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

Negate Long
533 (0)

Basic Instruction Format (See Figure 2-1).
\(-C(A Q) \rightarrow C(A Q)\) if \(C(A Q) \neq 0\)

All. but none affect instruction executione
(Indicators not listed are not affected)

Zero If \(C(A Q)=0\), then \(O N\); otherwise \(0 F F\)
Negative

Overflom If range of \(A Q\) is exceeded, then \(O N\); ot herwise OFF

The NEGL instruction changes the number in AQ to its negative (if \(\neq 0\) ). The operation is oerformed by forming the two*s comolement of the string of 72 bits.

Attempted repetition with RPL causes an Illegal procedure Fault.

\section*{-Eixed-Point-Comoarisona}

CMG
Compare Magnitude
405 (0)

FORMAT:

SUMMARY:

MODIFICATIONS:
AII

INDICATORS:
(Indicators not listed are not affectej)
Zero If \(: C(A):=: C(Y):\) then \(O N\); otherwise off

CHK
Compare Masked
211 (0)
FORMAT 8

SUMHARY 8
For \(1=0,1 ; \ldots 35\)
\(C(Z) i=-C(Q) I \&(C(A) i \quad C(Y) i)\)

\section*{MODIFICATIONS: AI:}

INDICATORSE
(Indicators not isted are not affectej)

Zero If \(C(Z)=0\), then \(O N\); otherwise OFF
Negative
If \(C(Z) 0=1\), then \(O N\); otherwise off

NOTES:
The CMK instruction compares the contents of bit positions of \(A\) and \(Y\) for identity that are not asked by a 1 in the corresponding bit dosition of \(Q\).

The Zero indicator is set \(O N\) if the comparison is successful for all bit positions; i.e.e if for all i = o, 1......35 there is either: C(A)i \(=C(Y) l\) (the identical casel or \(C(Q) i=1\) (the masked case); otherwise, Zero
```

Indicator is set OFF.
The Negative Indicator is set ON if the comparison is
unsuccessful for bit Dosition D; i.e.e if C(A)O C(Y)O
(they are nonidenticall as well as C(Q)0 = D lthey are
unmasked): otherwise. Negative indicator is set OFF.

```

REVIEW DRAFT
```

CMPA Compare with A 115 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: C(A) :2 C(Y)
MODIFICATIONS: All
INDICATORS: (Indicators not listed are not affected)
The Zero (Z), Negative (N), and Carry (C) indicators are
set as follows.
Algebraic Comparison_(Signed_Blnark Operands)

| $Z$ | 1 | $C$ | Relation | Sian |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $C(A)>C(Y)$ | $C(A) O=0, C(Y) 0=1$ |
| 0 | 0 | 1 | $C(A)>C(Y)$ | $C(A) O=C(Y) 0$ |
| 1 | 0 | 1 | $C(A)=C(Y)$ | $C(Y)$ |
| 0 | 1 | 0 | $C(A)<C(Y)$ |  |
| 0 | 1 | 1 | $C(A)<C(Y)$ | $C(A) O=1, C(Y) 0=0$ |

Legical Comoarison_(Unsianed_Positive_3inark Operandsl
z Relation
O O C(A) < C(Y)
1 1 C(A) = C(Y)
0 1 C(A) > C(Y)
CMPAQ
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: C(AQ) 8:C(Y-pair)
MODIFICATIONS: All except DU, DL, CI, SC, SCR

```
\begin{tabular}{|c|c|}
\hline \multirow[t]{13}{*}{INDICATORS:} & (Indicators not listed are not affected) \\
\hline & The Zero (Z), Negative (N), and Carry (C) indicators are set as follows. \\
\hline & Algebraic Comoarisen (Signed_Binary Oegrands) \\
\hline & \(\underline{L} \times\) Belation Sign \\
\hline & \(000 \quad C(A Q)>C(Y\)-pair \(0 \quad C(A Q) 0=0, C(Y\)-dair \() 0=1\) \\
\hline & 0 0.1 \(C(A Q)>C(Y\)-dair \()\) \\
\hline & \(101 \mathrm{C}(A Q)=C(Y\)-pair \() \quad C(A Q) 0=C(Y\)-pair \() 0\) \\
\hline & \(010 \quad C(A Q)<C(Y-p a i r)\) \\
\hline & \(011 \quad C(A Q)<C(Y\)-pair \() \quad C(A Q) 0=1, C(Y-p a i r) 0=0\) \\
\hline & Legical comparison_Unsianed_Positive 3inary Oeerandsl \\
\hline & 2 c - Belation \\
\hline & \(00 \quad C(A Q)<C(Y-p a i r)\) \\
\hline & \(11 . C(A Q)=C(Y\)-pair \()\) \\
\hline - & \(01 \quad C(A Q)>\mathrm{C}(\mathrm{Y}\)-pair) \\
\hline CMPQ & Compare with Q 116 (0) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & \(C(Q): 2 C(Y)\) \\
\hline MODIFICATIONS: & A11 \\
\hline \multirow[t]{2}{*}{INDICATORS:} & (Indicators not listed are not affected) \\
\hline & The Zero (Z), Negative (N), and Carry (C) indicators are set as follows. \\
\hline
\end{tabular}
```

Alaebraic_Comoarisen_USigned_ginary Qoerandsl

| $Z$ | $N$ | $C$ | Relation | Slan |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $C(Q)>C(Y)$ | $C(Q) 0=0, C(Y) 0=1$ |
| 0 | 0 | 1 | $C(Q)>C(Y)$ |  |
| 1 | 0 | 1 | $C(Q)=C(Y)$ | $C(Q) 0=C(Y) 0$ |
| 0 | 1 | 0 | $C(Q)<C(Y)$ | $C(Q)<C(Y)$ |
| 0 | 1 | 1 | $C(Q) 0=1, C(Y) 0=0$ |  |

Legical comparisen_lUnslaned_Positive_3Lnary Ooecands2

| $Z$ | $E$ | RelaLion |
| :--- | :--- | :--- |
| 0 | 0 | $C(Q)<c(y)$ |
| 1 | 1 | $C(Q)=C(Y)$ |
| 0 | 1 | $C(Q)=C(Y)$ |

CMPXn
Compare with Xn


fixed point miscellaneous
-EixedZPoint=Miscellaneousa

SZN
Set Zero and Negative Indicators

| FORMAT: | Bas |
| :--- | :--- |
| SUMMARY | Set |
| MODIFICATIONS: All |  |

INDICATORS:
(Indicators not listed are not affectet)

Zero If $C(Y)=0$, then $O N$; otherwise OFF
Negative

SZNC

FORMAT 8
©SUMMARY8
Set indicators according to C(Y)
00...0 $=\mathbf{C ( Y )}$

MODIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$, otherwise OFF
Negative $\quad$ If $C(Y) O=1$, then $O N$; otherwise $O F F$

## - BOOLEAN-OPERAIION INSIRUCILONSA

```
-Brolean-ANRa
ANA
AND to A
    FORMAT: Basic Instruction Format (See Figure 2-1).
    SUMMARY: C(A)i C(Y)i mC(A)i for i=(0, 1, ..., 35)
    MODIFICATIONS: AlI
    INDICATORS: (Indicators not listed are not affected)
        Zero If C(A) = O, then ON; otherwise OFF
        Negative If C(A)O=1, then ON; otnerwise OFF
ANAQ AND to AQ 377 (0)
```



```
    FORMAT: Basic Instruction Format (See Flgure 2-1).
    SUMMARY& C(Q)i & C(Y)i -> C(Q)i for i = (0, 1, .... 35)
    MODIFICATIONS: AlI
```

|  | INDICATORS: | (Indicators not listed are not affected) |  |
| :---: | :---: | :---: | :---: |
|  | Zero | If $\dot{C}(Q)=0$, then $O N$; otherwise OFF |  |
|  | Negatlve | If C(Q)O $=1$, then ON; otherwise OFF |  |
| ANSA | , | AND to Storage A | 355 (0) |
|  | FORMAT: | Basic Instruction Format (See Figure 2-1). |  |
|  | SUMMARY: | $C(A) i \& C(Y) i \rightarrow C(Y) i$ or $i=(0,1, \ldots \ldots 35)$ |  |
|  | MODIFICATIONS: | All except DU, $O L, C I, S C, S C R$ |  |
|  | INDICATORS: | (Indicators not listed are not affected) |  |
|  | Zero | If $C(Y)=0$, then $O N$; otherwise ofF |  |
|  | Negative | If $C(Y) 0=1$, then $O N$; otherwise OFF |  |
|  | . NOTES8 | Attempted repetition with RPL causes an Illegal Fault. | Procedure |
| ANSQ |  | AND to Storage $Q$ | 356 (0) |
|  | FORMAT 8 | Basic Instruction Format (See Figure 2-1). |  |
|  | SUMMARY: | $C(Q) i \& C(Y) i \rightarrow C(Y) i$ for $i=(0,1, \ldots 35)$ |  |
|  | MODIFICATIONS: | AII except DU, DL, CI, SC, SCR |  |
|  | INDICATORS: | (Indicators not listed are not affectej) |  |
|  | Zero | If $C(Y)=0$, then ON; otherwise OFF |  |
|  | Negative | If $C(Y) 0=1$, then $O N$; otherwise OFF |  |
|  | NOTES: | Attempted repetition with RPL causes an Illegal Fault. | Procedure | Fault.



## -Boolean~ORa

ORA
OR to A
27510

| FORMAT: | Basic Instruction format (See Figure 2-1). |
| :--- | :--- |
| SUMMARY: | $C(A) i: C(Y) i \rightarrow C(A) i$ for $1=(0,1, \ldots, 35)$ |

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise $O F F$
Negative If $C(A) O=1$, then $O N$; otherwise $O F F$

ORAQ

| FORMAT: | Basic Instruction Format (See figure 2-1). |
| :--- | :--- |
| - SUMMARY: | $C(A Q) i: C(Y-p a i r) i \rightarrow C(A Q) i$ |
| for $1=(0,1, \ldots, 71)$ |  |

MOOIFICATIONS: All except DU, DL, CI, SC, SCR

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise OFF
Negative If $C(A Q) O=1$, then $O N$; otherwise OFF

ORQ
$O R$ to $Q$

FORMAT: Basic Instruction Format (See Figure 2-1).

SUMMARY:
$C(Q) \perp 1 C(Y) i \rightarrow C(Q) i$ for $i=(0,1, \ldots, 35)$

MODIFICATIONS: AlI

INDICATORS: (Indicators not listed are not affected

Zero If $C(Q)=0$, then $O N$; otherwise OFF

REVIEW CRAFT SUBJECT TO CHANGE October, 1975
 Fault.

```
ORSXn OR to Storage Xn 24n (0)
    FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY8 For n = 0, 1, ..., or 7 as determined ov operatlon code
    C(Xn)i :C(y)i -> C(y)i for i = (0, 1, .... 17)
    MODIFICATIONS: All except DU, DL, CI, SC, SCR
    INDICATORS: (Indicators not listed are not affectej)
        Zero If C(Y)O,17 = 0, then ON; otherwise OFF
        Negative If C(Y)O=1, then ON; otherwise OFF
    NOTES: Attempted repetition with RPL causes an lliegal procedure
        Fault.
ORXn
FORMAT: Basic Instruction Format Gee Figure 2-1).
SUMMARY: For n = 0, 1, ..., or 7 as determined or operation code
    C(Xn)i :C(Y)i -> C(Xn)i for i = (0, 1, ..., 17)
MODIFICATIONS: AJI except CI, SC, SCR
INDICATORS: (Indicators not listed are not affectef)
    Zero If C(Xn) = O, then ON; otherwise OFF
    Negative If C(Xn)O = 1, then ON; otherwise OFF
```

```
*Boglean-Exclusive-0R2
ERA
    EXCLUSIVE OR to A
        675 (0)
    FORMAT: Basic Instruction Format (See Figure 2-1).
    SUMMARY8 C(A)i © C(Y)i -> C(A)i for i= (0, 1, .... 35)
    MODIFICATIONS& AlI
    INDICATORS: (Indicators not listed are not affected)
        Zero If C(A) = O, then ON; otherwise OFF
        Negative If C(A)O= 1, then ON; otherwise OFF
ERAQ EXCLUSIVE OR to AQ 677 (0)
    FORMAT& Basic Instruction Format (See Figure 2-1).
    SUMMARY: C(AQ)I OC(Y-pair)I m C(AQ)I for i= (0, 1,\ldots., 71)
    MODIFICATIONS: AII except DU, DL, CI, SC, SCR
    INDICATORS: (Indicators not listed are not affectes)
        Zero If C(AQ) = D, then ON; otherwise OFF
        Negative If C(AQ)O = 1, then ON; otherwise OFF
ERQ
            EXCLUSIVE OR to Q
        676 (0)
    FORMAT: Basic Instruction Format (See Figure 2-1).
    SUMMARY: C(Q)i C C(Y)i mC(Q)i for i = (0, 1, .... 35)
    MODIFICATIONS: AII
    INDICATORS:
        (Indicators not listed are not affected)
        Zero If C(Q) = O, then ON; otnerwise OFF
            REVIEW DRAFT
            SUBJECT TO CHANGE
            October. 1975
\begin{tabular}{|c|c|c|c|}
\hline & Negative & If C(Q)O \(=1\), then ON; otherwise OFF & \\
\hline ERSA & & EXCLUSIVE OR to Storage A & 655 (0) \\
\hline & FORMAT: & Basic Instruction format (See Figure 2-1). & \\
\hline & SUMMARY & \(C(A) i\) C(Y)i \(\rightarrow\) CiY)i for \(i=(0,1, \ldots 35)\) & \\
\hline & MODIFICATIONS: & Al| except \(O U . D L, C I . S C, S C R\) & \\
\hline & INDICATORS: & (Indicators not listed are not aftectej) & \\
\hline & Zero & If \(C(Y)=0\), then ON; otherwise OFF & \\
\hline & Negative & If C(Y) \(0=1\), then ON: otherwise OFF & \\
\hline & NOTES8 & Attempted repetition with RPL causes ar Illegal Fault. & Procedure \\
\hline ERSQ & & EXCLUSIVE OR to Storage \(Q\) & 656 (0) \\
\hline & FORMAT: & Baslc Instruction Format (See Figure 2-1). & \\
\hline & SUMMARY: & \(C(Q) i\) C(Y)i \(\rightarrow C(Y) i\) for \(i=(0,1, \ldots \ldots 35\) & \\
\hline & MODIFICATIONS: & AII except DU, DL, CI, SC, SCR & - \\
\hline & INDICATORS\& & (Indicators not listed are not affectej) & \\
\hline & Zero & If \(C(Y)=0\), then ON; otherwise OFF & \\
\hline & Negative & If \(C(Y) 0=1\), then ON: otherwise off & \\
\hline & NOTES: & Attempted repetition with RPL causes an Illegal Fault. & Procedure \\
\hline
\end{tabular}

\begin{tabular}{|c|c|}
\hline CANA & Comparative AND with A 315 (0) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & \(C(Z) i=C(A) i \& C(Y) i\) for \(i=(0,1, \ldots, 35)\) \\
\hline MODIFICATIONS: & All \\
\hline INDICATORS: & (Indicators not listed are not affectej) \\
\hline ZERO & If \(C(Z)=0\), then ON; otherwise OFF \\
\hline Negative & If \(C(Z) O=1\), then \(O N\); otherwise OFF \\
\hline CANAQ & Comparative AND with AQ 317 (0) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline *summarra & \(C(Z) i=C(A Q) i \& C(Y-p a i r) i\) for \(i=(0,1, \ldots .71)\) \\
\hline MODIFICATIONS: & AII except DU, OL, CI, SC, SCR \\
\hline INDICATORS: & (Indicators not listed are not affectey) \\
\hline Zero & If \(C(Z)=0\), then \(O N\); otherwise off \\
\hline Negative & If \(\mathrm{C}(Z) 0=1\), then ON ; otherwise OFF \\
\hline CANQ & Comparative AND with Q 316 (0) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & \(C(Z) i=C(Q) i \quad\) C(Y)i for \(1=(0,1, \ldots, 35)\) \\
\hline
\end{tabular}

```

CNAA
Comparative NOT with A
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: C(Z)i=C(A)i \& CC(Y)i for i=(0, 1, ..., 35)
MODIFICATIONS: AII
INDICATORS: (Indicators not listed are not affected)
Zero If C(Z)=0, then ON; otherwise OFF
Negative If C(Z)O=1, then ON; otherwise OFF
CNAAQ
Comparative NOT with AQ
Basic Instruction Format (See Figure 2-1).
C(Z)i=C(AQ)i \& CO(Y-pair)i for 1= (0, 1, %., 71)
SUMMARY:
*
MODIFICATIONS: AlI except DU, DL, CI,SC.SCR
INDICATORS: (Indicators not listed are not affected)
Zero If C(Z)=0, then ON; oftherwise OFF
Negative If C(Z)O=1, then ON: otherwise OFF
CNAQ
Comparative NOT with Q
216 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: C(Z)i = C(Q)i \& CO(Y)i for i = (0, 1, ..., 35)

```
MODIFICATIONS: AII
    INDICATORS: (Indicators not listed are not affected)
Zero If \(C(Z)=0\), then \(O N\); otherwise \(O F F\)
Negative If \(C(Z) O=1\), then \(O N\); otherwise OFF
REVIEH DRAFT
SUBJECT TO CHANGE
October. 1975


```

-Eloating-Rolnt DatazMovenent Storea
DFST
FORMATI
SUMMARY:
INDICATORS:
NOTES: Attempted repetition with RPL causes an Iliegal Procedure
Fault.
DFSTR
FORMAT\&
-
SUMMARY:
MODIFICATIONS:
INDICATORS:
Zero
Negative
Exponent
Overilow
Exponent If exponent is less than - 128, then ON; otherwise OFF
Underfilow
NOTES: The DFSTR instruction performs a dousle precision true
round and normalization on C(EAQ) as it is stored.
The definition of true round is located under the
description of the Floating Round (FRD) instruction.
The definition of normalization is located under the
description of the floating Normaliza IFNO) instruction.
Except for the precision of the storedresult, the DFSTR
Instruction is identical to the FSTR lnstruction.

```

REVIEN DRAF

```

Steps in the execution may be thought of as follows:
Execute FNO
Execute FST
Restore C(EAQ) to original values.
Attempted repetition with RPL causes an lllegal Procedure
Fault.

```
```

FLOATING POINT ADDITION

```

\section*{-Eleating-Point Additiona}

DFAD
FORMAT:

SUMMARY 2
MODIFICATIONS:

INDICATORS:
Zero

Exponent Overfion

Exponent Underflow Carry If a carry out of \(A Q O\) is generated, then \(O N\); otherwise OFF Notess

Double Precision Floating Add

Basic Instruction format (See Figure 2-1).
(C(EAQ) + C(Y-Dair)) normalized \(\rightarrow\) C(EAQ)

AH except \(D U, D L, C I, S C, S C R\)
(Indicators not listed are not affected)

If C(AQ) \(=0\), then \(O N\); otherwise OFF
If \(C(A Q) O=1\), then \(O N\); otherwise DFF
If exponent is greater than 4127, then ON; otherwise OFF

If exponent is less than -128 , then \(0 N\); otherwise OFF

The DFAD instruction may be thought of as a Double Precision Unnormalizard Floating Add (DUFA) instruction folloned by a floating Normalize (FNO) instruction.

The definition of normalization is located under the description of the floating Normalize (FNO) instruction.

DUFA
\begin{tabular}{ll} 
FORMAT: & Basic Instruction Format (See Figure 2-1). \\
SUMMARY: & \(C(E A Q)+C(Y-D a i r) \rightarrow C(E A Q)\) \\
MODIFICATIONS: & \(A 11\) except \(D U, O L, C I, S C, S C R\)
\end{tabular}
 Floating Add (UFA) instruction followed by a fioating Normalize (FNO) instruction.

The definition of normalization is located under the description of the floating Normalize (FNO) instruction.
\begin{tabular}{|c|c|}
\hline FORMAT \({ }^{\text {P }}\) & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & \(C(E A Q)+C(Y) \rightarrow C(E A Q)\) \\
\hline MOOIFICATIONS: & AII except CI, SC, SCR \\
\hline INDICATORS: & (Indicators not iisted are not affectej) \\
\hline Zero & If \(C(A Q)=0\), then \(O N\); otherwise DFF \\
\hline Negative & If C(AQ)O \(=1\), then ON; otherwise OFF \\
\hline Exponent Overfiow & If exponent is greater than +127, then ON; otherwise OFF \\
\hline Exponent Underflow & If exponent is less than -128, then ON; otherwise OFF \\
\hline Carry & If a carry out of \(A Q O\) is generated, then ON; otherwise OFF \\
\hline
\end{tabular}

NOTES: The UFA instruction is executed as followsz

-Eloating-Peint SubIcactiond
\begin{tabular}{|c|c|c|}
\hline DFSB & & Double Precision floating Subtract 577 (0) \\
\hline & FORMAT: & Basic Instruction format (See Figure 2-1). \\
\hline & SUMMARY: & \((C(E A Q)-C(Y-p a i r))\) normalized \(\rightarrow\) C(EAQ ) \\
\hline & MODIFICATIONS: & Ald except \(O U, D L, C I, S C, S C R\) \\
\hline & INDICATORS: & (Indicators not listed are not aftectej) \\
\hline & Zero & If \(C(A Q)=0\), then \(O N\); otherwise OFF \\
\hline & Negative & If C(AQ)O \(=1\), then ON; otherwise OFF \\
\hline & Exponent Overfiow & If exponent is greater than +127, then ON; otherwise OFF \\
\hline & Exponent Underfiow & If exponent is less than -128, then ON; otherwise OFF \\
\hline & Carry & If a carry out of \(A Q O\) is generated, then ON; otherwise OFF \\
\hline & NOTES: & The DFSS instruction is identical to the Double Precision Floating Add (DFAD) instruction with the exception that the 2 's complement of the mantissa of the operand from main store is used. \\
\hline DUFS & & Double Precision Unnormalized floating Subtract 537 (0) \\
\hline & FORMAT: & Basic Instruction Format (See figure 2-1). \\
\hline & SUMMARY: & \(C(E A Q)-C(Y-p a i r) \rightarrow C(E A Q)\) \\
\hline & MODIFICATIONS: & All except DU, DL, CI, SC, SCR \\
\hline & INDICATORS: & (Indicators not listed are not affected) \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|}
\hline & Carry & If a carry out of AQO is generated, then ON; otherwise OFF \\
\hline & Notes: & Except for the precision of the mantissa of the operand from main store, the DUFS instruction is indentical with the UFS instruction. \\
\hline FSB & & Floating Subtract \(575(0)\) \\
\hline & FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline & SUMMARY: & \((C(E A Q)-C(Y)\) ) normalized \(\rightarrow\) C(EAQ) \\
\hline & MODIFICATIONS: & All except CI, SC, SCR \\
\hline & INDICATORS: & (Indicators not listed are not affectet) \\
\hline & Zero & If \(C(A Q)=0\), then \(O N\); otherwise OFF \\
\hline & Negative & If C(AQ)B = 2, then ON; otherwise OFF \\
\hline & Exponent Overfiom & If exponent is greater than +127 , then ON ; otherwise OFF \\
\hline & Exponent Underflow & If exponent is less than -128, then ON; otherwise off \\
\hline & Carry & If a carry out of AQO is generated, then ON; otherwise OFF \\
\hline & NOTES: & The FSB instruction may be thought of as an Unnormalzied Floating Subtract (UFS) instruction followed by a floating Normalize (FNO) instruction. \\
\hline & & The definition of normalization is located under the description of the floating Normalize (FNO) instruction. \\
\hline UFS & & Unnormalized Floating Subtract 535 (0) \\
\hline & FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline & SUMMARY 8 & \(C(E A Q)-C(Y)-C(E A Q)\) \\
\hline
\end{tabular}

\footnotetext{
MODIFICATIONS: AII except CI, SC, SCR
}

INDICATORS\&

\section*{Zero}

Negative
Exponent Overfiom

Exponent Underifom

Carry NOTES:
(Indicators not listed are not affected)
```

    If C(AQ) = O, then ON; otherwise OFF
    If C(AQ)O = 1, then ON; otherwlse OFF
    If exponent is greater than t127, then ON; otherwise OFF
    If exponent is less than -128, then ON; otherwise OFF
    If a.carry out of AQO is generated, then ON; otherwise OFF
    ```
    The UFS instruction is identical to the Unnormalized
    Floating Add (UFA) instruction with the exception that the
    \(2^{\circ}\) s complement of the mantissa of tre operand from main
    store is used.

\section*{-Eleating"Point Multiolicallend}

DFMP
Double Precision floating Multipiy

FORMAT 8

SUMMARY \(:\)

MODIFICATIONS:

INDICATORS:

Zero
Negative
Exponent Overflow

Exponent Underflow

Basic Instruction Format (See Figure 2-1).
(C(EAQ) \(x\) C(Y-pair)) normalized \(\rightarrow\) C(EAQ)

AII except DU, DL, CI, SC, SCR
(Indicators not listed are not affected)

If \(C(A Q)=0\), then \(O N\); otherwise OFF
If C(AQ)O \(=1\), then ON: otherwise OFF
If exponent is greater than +227 , then ON; otherwise OFF

If exponent ls less than -128 , then \(O N\); otherwise off

The DFMP instruction may be thought Precision Unnormallzed Fioating Multipiy (DUFM) instruction followed by a Fioating Normalize (FNO) instruction.

The definition of normalization is located under the description of the Floating Normalize (FNO) instruction.

Double Precision Unnormalized Fioating Muitiply
423 (0)

Basic Instruction Format (See Figure 2-1).
\(C(E A Q) \times C(Y-p a i r) \rightarrow C(E A Q)\)

MODIFICATIONS: AII except DU, DL, CI, SC, SCR

INDICATORS:
(Indicators not listed are not atfected)


REVIEW DRAFT
SUBJECT TO CHANGE
October, 2975

\begin{tabular}{|c|c|}
\hline INDICATORS 2 & (Indicators not listed are not affected) \\
\hline Zero & If C(AQ) \(=0\), then ON; otherwise OFF \\
\hline Negative & If \(C(A Q) 0=1\), then \(O N\); otnerwise OFF \\
\hline Exponent Overifon & If exponent is greater than +127 , then \(O N\); otherwise OFF \\
\hline Exponent Underflow & If exponent is less than -128, then ON; otherwise OFF \\
\hline \multirow[t]{5}{*}{NOTES} & The UFM instruction is executed as follows: \\
\hline & \(C(E)+C(Y) 0,7 \rightarrow C(E)\) \\
\hline & \((C(A Q) \times C(Y) 8,35) 0.71 \rightarrow C(A Q)\) \\
\hline & A normalization is performed only in the case of both factor mantissas being \(100 \ldots 0\) which is the \(2^{\circ} 5\) complement approximation to the decimal value -1.0 . \\
\hline & The definition of normalization is located under the description of the floating Normalize (FNO) instruction. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline OFDI & & Doubie Precision fioating Divide Inverted 527 (0) \\
\hline & FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline & SUMMARY: & \(C(Y-p a i r) / C(E A Q) \rightarrow C(E A Q)\) \\
\hline & MOdificationse & AlI except DU, DL, CI, SC, SCR \\
\hline & INDICATORS: & (Indicators not listed are not affected) \\
\hline & & Ifdikision takes place: LI_nedivision_takes_olsce: \\
\hline & Zero & If \(C(A Q)=0\), then \(O N\) if divisor mantissa \(=0\). otherwise OFF \\
\hline & Negative & If \(C(A Q) O=1\), then \(O N ; \quad\) If dividend \(<0\), then \(O N ;\)
otherwise \(O F F\) \\
\hline & Exponent Overfion & If exponent is greater than +127 , then ON ; otherwise OFF \\
\hline & Exponent Underilow & If exponent is less than -128 , then ON ; otherwise OFF \\
\hline & NOTES: & Except for the interchange of the roles of the operands, the execution of the DFOI instuction is identical to the execution of the Double Precision floating Divide (DFDV) instruction. \\
\hline & & If the divisor mantissa C(AQ) is zero, the division does not take place. Instead, a Divide Check Fault occurs and all registers remain unchanged. \\
\hline DFDV & & Double Precision Floating Divide 567 (0) \\
\hline & FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline & SUMMARY: & \(C(E A Q) / C(Y-p a i r) \rightarrow C(E A Q)\) \\
\hline
\end{tabular}

MODIFICATIONS: All except DU, DL, CI, SC, SCR

\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{INDICATORS 2}} & (Indicators not ilsted are not affecfed) \\
\hline & & If dixiston takes olace: Lfnodivision takes olacel \\
\hline & Zero & \begin{tabular}{l}
If \(C(A)=0\), then \(O N\); otherwise OFF \\
If divisor mantissa \(=0\), then ON; otherwise OFF
\end{tabular} \\
\hline & Negative & If \(C(A) O=O\), then \(O N\) : If dividens \(<0\), then \(O N\); otherwise OFF otherwise JFF \\
\hline & Exponent Overtiow & If exponent is greater than +127 , then \(O N\); otherwise OFF \\
\hline & Exponent Underflow & If exponent is less than -128, then ON; otherwise OFF \\
\hline \multirow[t]{2}{*}{} & NOTES: & Except for the interchange of roles of the operands, the execution of the FDI instruction is identical to the execution of the Floating Divide (FDV) instruction. \\
\hline & & If the divisor mantissa C(AQ) is zero, the division does not take place. Insfead, a Divide-Check fault occurs and all the registers remain unchanged. \\
\hline \multicolumn{2}{|l|}{FDV*.} & Fioating Divide 565 (0) \\
\hline \multicolumn{2}{|r|}{FORMAT 8} & Basic Instruction format (See Figure 2-1). \\
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{SUMMARY}} & \(C(E A Q) / C(Y) \rightarrow C(E A)\) \\
\hline & & \(00 \ldots 0 \rightarrow C(Q)\) \\
\hline \multicolumn{2}{|r|}{MODIFICATIONS:} & All except CI, SC, SCR \\
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{INDICATORS:}} & (Indicators not listed are not affected) \\
\hline & & Lf_dvision takesmaces Ifmo division takes olacet \\
\hline \multicolumn{2}{|r|}{\multirow[t]{3}{*}{Zero
Negative}} & \begin{tabular}{l}
If \(C(A)=0\), then \(O N\); otherwise OFF \\
If divisor mantissa \(=0\), then ON; otherwise OFF
\end{tabular} \\
\hline & & If C(A)D \(=1\), then ON; If dividend \(<0\), then ON: \\
\hline & & otherwlse OFF otherwise OFF \\
\hline \multicolumn{2}{|r|}{Exponent Overflow} & If exponent is greater than 4127 , then ON; otherwise off \\
\hline \multicolumn{2}{|r|}{Exponent Underflow} & If exponent is less than -128, then ON: otherwise OFF \\
\hline
\end{tabular}
```

The FDV instruction is executed as follows:
The dividend mantissa C(AQ) is shifted right and the
dividend exponent C(E) increased accordingly until
IC(AQ)0,27: < ICPY)8,35:.
C(E) - C(Y)O,7 -> C(E)
C(AQ) / C(Y)8,35 -> C(A)
00...0 -> C(Q)
If the divisor mantissa C(Y)8,35 is zero, the division
does not take place. Instead, a Divide Check fault
occurs, C(AQ) contains the dividend magnitude, and the
Negative indicator reflects the dividend sign.

```
\begin{tabular}{|c|c|}
\hline FORMAT & Basic Instruction format (See Figure 2-1). \\
\hline SUMMARY 8 & \(-C(A Q)\) normalized \(\rightarrow C(A Q)\) \\
\hline MODIFICATIONS: & All, but none affect instruction execution. \\
\hline INDICATORS: & (Indicators not listed are not aftected) \\
\hline Zero & If \(C(A Q)=0\), then \(O N\); otherwise OFF \\
\hline Negative & If C(AQ)O \(=1\), then ON: otherwise OFF \\
\hline Exponent Overfion & If exponent is greater than +127 , then ON; otherwise OFF \\
\hline Exponent Underfilom & If exponent is less than -128, then ON; otherwise OFF \\
\hline \multirow[t]{4}{*}{NOTES:} & This instruction changes the number in C(EAQ) to its normalized negative (if C(AQ) \(\neq 0)\). The operation is executed by first forming the tmo's complement of C(AQ), and then normalizing C(EAQ). \\
\hline & Even if orlginally C(EAQ) were normalized, an exponent overflow can still occur, namely when \(C(E)=+127\) and \(C(A Q)=100 \ldots 0\) which is the \(2^{*}\) s complement approximation for the decimal value -1.0 . \\
\hline & The definition of normalization may be found under the description of the floating Normalize (FNO) instruction. \\
\hline & Attempted repetition with RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

\section*{-Eloating-Polot Normalizea}

\section*{FNO}

Floating Normallze
\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction Format (See Figure 2-1]. \\
\hline SUMMARY 8 & \(C(E A Q)\) normalized \(\rightarrow\) C(EAQ) \\
\hline MODIFICATIONS: & All, but none aftect instruction execution. \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If C(EAQ) = floating point 0 , then ON; otherwise OFF \\
\hline Negative & If C(AQ)O \(=1\), then ON: otherwise OFF \\
\hline Exponent Overifiow & If exponent is greater than +127, then ON; otherwise OfF \\
\hline Exponent Underflow & If exponent is less than -128, then ON otherwise OFF \\
\hline Overfiom & Set OFF \\
\hline \multirow[t]{7}{*}{*NOTES} & The FNO instruction normalizes the nusber in C(EAQ) if \(C(A Q) \neq 0\) and the Overfiow indicator is OFF. \\
\hline & A normallzed floating number is defined as one whose mantissa lies in the interval \([0.5,1.0]\) such that \\
\hline & \(0.5<=1 C(A Q):<1.0\) \\
\hline & which, in turn, requires that \(C(A Q) O \neq C(A Q) 1\). \\
\hline & If the Overfiow indicator is \(O N\), then \(C(A Q)\) is shifted one place to the right, \(C(A Q) 0\) is inverted to reconstitute the actual sign, and the Overflow indicato is set OFF. \\
\hline & Normalization is performed by shifting C(AQ)1,71 one place to the left and reducing \(C(E)\) by 1 , repeatediy, until the conditions for \(C(A Q) O\) and \(C(A Q) 1\) are met. Bits shifted out of AQI are lost. \\
\hline & If \(C(A Q)=0\), then \(C(E)\) is set to -128 and the Zero indicator is set ON. \\
\hline
\end{tabular}

\footnotetext{
The FNO instruction can be used to correct overflows that occur with fixed point numbers.

Attempted repetition with RPL causes an Illegal procedure Fault.
}

\section*{-Eloatina-Point_Rounda}

DFRD

FORMAT:

SUMMARY:

MODIFICATIONS:

INDICATORS:

Zero
Negative
Exponent Overfiow

Exponent Underfion

\section*{NOTES:}
-

FRD
FORMAT:
SUMMARY:
MODIFICATIONS:

INDICATORS:

Double Precision Floating Round

Basic Instruction format (See Figure 2-1).

C(EAQ) rounded to 64 bits \(\rightarrow\) C(EAQ)

All, but none affect instruction execution.
(Indicators not listed are not affected)

If \(C(E A Q)=f l o a t i n g\) point \(O\), then \(O N\); otherwise OFF
If \(C(A Q) O=1\), then \(O N\); otherwise OFF
If exponent is greater than +127 , then \(O N\); otherwise off

If exponent is less than -128 , then \(O N\); otherwise OFF

The DFRD instruction is identical to the floating Round (FRD) instruction except that the rounding constant used is (11...1)65,71 instead of (11....1)29,71.

Attempted repetition with RPL causes an Illegal Procedure Fault.

Floating Round
471 (0)

Basic Instruction Format (See Figure 2-1).
\(C(E A Q)\) rounded to 28 bits \(\rightarrow C(E A Q)\)

All, but none affect instruction execution.
(Indicators not listed are not affected)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Zero & If & \(C(E A Q)=\) & floating & point 0, the & n ON; & \multicolumn{4}{|l|}{otherwise OFF} \\
\hline Negative & 17 & \(C(A Q) 0=\) & 1 then ON & ; otherwlse & OFF & & & & \\
\hline Exponent Overfiow & 17 & exponent & is greate & r than +127 & then & ON: & other & ise & OFF \\
\hline Exponent Underflow & I \({ }^{*}\) & exponent & is less t & han -128, & hen ON: & 0 & nerwis & e OFF & \\
\hline
\end{tabular}
```

NOTES:
If C(AQ) }\not=0\mathrm{ , the FRD instruction performs a true round to
a precision of 28 bits and a normalization on C(EAQ).
A true round is a rounding operation such that the sum of
theresult of applying the operation to two nunbers of
equal magnitude but opposite sign is exactiy zero.
The FRD instruction is executed as follows:
C(AQ) + (11...1)29,71 -> C(AQ)
If C(AQ)O = 0, then a carry is added at AQ71
If overflow occurs, C(AQ) is shifted one place to the
right and C(E) is increased by 1.
If overflow does not occur, C(EAQ) is normalized.
If C(AQ) = 0,C(E) is set to -128 and the Zero indicator
is set ON.
Attempted repetition with RPL causes an Illegal Procedure
Fault.

```

\begin{tabular}{|c|c|c|}
\hline FCMG & & Floating Compare Magnitude 425 (0) \\
\hline & FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline & SUMMARY 2 & IC(E,AQO, 27): : : \(1 \mathrm{C}(\mathrm{Y}):\) \\
\hline & MODIFICATIONS: & All except CI, SC, SCR \\
\hline & INDICATORS: & (Indicators not listed are not affected) \\
\hline & Zero & If \(1 C(E, A Q O, 27):=1 C(Y):\), then \(O N\); otherwise OFF \\
\hline & Negative & If : \(C(E, A Q O, 27):\) : \(C\) (Y) it, then \(O N\); otherwise OFF \\
\hline & NOTES: & The FCMG instruction is identical to the Fioating Compare (FCMP) instruction except that the magnitudes of the mantissas are compared instead of the algebraic values. \\
\hline FCMP & & Floating Compare 515 (0) \\
\hline & FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline & SUMMARY: & \(C(E, A Q D, 27) 8: C(Y)\) \\
\hline & MODIFICATIONS: & All except CI, SC, SCR \\
\hline & INDICATORS: & (Indicators not listed are not affected) \\
\hline & Zero & If \(C(E, A Q O, 27)=C(Y)\), then \(O N\); otherwise OFF \\
\hline & Negative & If \(C(E, A Q O, 27)<C(Y)\), then ON; otherwise OFF \\
\hline & NOTES: & The FCMP instruction is executed as followsz \\
\hline & & The mantissas are aligned by shifting the mantissa of the operand with the algebraicaliy smaller exponent to the right the number of places equal to the \\
\hline
\end{tabular} to the right the number of olaces equal to the difference in the two exponents.

\footnotetext{
The aligned mantissas are compared and the indicators sef accordingly.
}
```

-Eloating-Point Miscellaneousa
ADE
Add to Exponent
415 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: C(E) + C(Y)0,7 -> C(E)
MODIFICATIONS: AlI except CI, SC, SCR
INDICATORS: (Indicators not ilisted are not affectej)
Zero Set OFF
Negative Set OFF
Exponent If exponent is greater than +127, then ON; otherwise OFF
Overflow
Exponent If exponent is less than -128, then ON; otherwise OFF
Underflow
FSZN*
FORMAT: Basic Instruction Format (See Figure 2-1)
SUMMARY\& Set indicators according to C(y)
MODIFICATIONS: All excep\dagger CI, SC, SCR
INDICATORS: (Indicators nof listed are not affected)
Zero If C(Y)8,35 = O, then ON; otherwise OfF
Negative If C(Y)8 = 1, then ON; otherwise OFF
LDE
Load Exponent
FORMAT: Basic Instruction Format (See Figure 2-1).
411 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY:
MODIFICATIONS: All except CI, SC, SCR


## - IRANSEERA_INSIRUCIIONS

CALL6
Call (Using PR6 and PR7)
$713(0)$

| FORMAT | Basic Instruction Format (See Figure 2-1). |
| :---: | :---: |
| SUMMARY: | If C(TPR.TRR) < C(PPR.PRR) then <br> C(OSBR.STACK) : $: C(T P R . T R R) ~->~ C(P R T . S N R) ~$ |
|  | ```If C(TPR.TRR) = C(PPR.PRR) then C(PRG.SNR) -> C(PRT.SNR)``` |
|  | C(TPR.TRR) $\rightarrow$ C (PRT-RNR) |
|  | If $C(T P R . T R R)=0$ then C(SDW.P) $\rightarrow$ C(PPR.P): otherwise $0 \rightarrow C(P P R . P)$ |
|  | OO...0 - ${ }^{-}$C(PRT.WORONO) |
|  | 00...0 -> C(PRT.BITNO) |
|  | C(TPR.TRR) $\rightarrow$ C(PPR.PRR) |
|  | C(TPR.TSR) $\rightarrow$ C(PPR.PSR) |
|  | C(TPR.CA) $\rightarrow$ C(PPR.IC) |
| MODIFICATIONS: | All except $O U, D L, C I, S C, S C R$ |
| INOICATORS: | None affected |
| NOTES8 | If C(TPR.TRR) > C(PPR.PRR), an Access Violation Fault, Outward Call, occurs and the CALLE instruction is not executed. |
|  | If the CALL6 instruction is executed with the Processor in Absolute Mode with bit 29 of the instraction word equal to 0 and without indirection through an ITP or ITS pair, then... |
|  | the Appending Mode is entered for the address preparation of the CALL6 operand address and is retained if the instruction executes successfully, and... |

fetch and subsequent loacing into C(TPR.TSR) is equal to C(PPR.PSR) and may be undetined in Absolute Mode. and...
the Effective Ring Number loaded Into C(TPR.TRR) prior to the SDid fetch is equal to C(PPR.PRR) (which is 0 in Absolute Model implying that the Access Violation checks for Outward Call and Bad Outmard Call are ineffective and that an Access Violation, out of Call Brackets will occur if C(SDW-R1) $\neq 0$.


| FORMAT 8 | Basic Instruction format (See Figure 2-1). |
| :---: | :---: |
| SUMMARY | C(Y-pair) $3,17 \rightarrow$ C(PPR.PSR) |
| - | Maximum of C(Y-palr) 18,$20 ; C(T P R . T R R) ; C(S D W . R I) \rightarrow C(P P R . P R R)$ |
|  | $C(Y-p a i r) 36,53 \rightarrow C(P P R . I C)$ |
|  | If $C(P P R . P R R)=0$ then $C(S O W . P) \rightarrow C(P P R . P)$; otherwise 0 C(PPR.P) |
| - | $C(P P R . P R R) \rightarrow C(P R n, R N R)$ for $n=(0,1, \ldots 7)$ |
| MODIFICATIONS: | Al: except DU, DL, CI, SC, SCR |
| INDICATORS: | None affected |
| NOTES8 | The hardware assumes that $C(Y) 17=0 ;$ no check is made. |
|  | If an access violation occurs when fet=hing the sow for location $Y$, the $C(P P R . P S R)$ and $C(P P R . P Z R)$ are not altered. |
|  | If the RTCD instruction is executed with the processor in Absolute Mode mith bit 29 of the instruction word equal to D and without indirection through an ITP or ITS pair. then... |
|  | the Appending Mode is entered for the address preparation of the RTCD operand address and is retained if the instruction executes successfully, and... |
|  | the Effective Segment Number generated for the SDH fetch and subsequent loading into C(TPR.TSR) is equal to $C$ (PPR.PSR) and may be undefined in Absolute Mode, and... |
|  | the Effective Ring Number loaded into C(TPR.TRR) prior to the SDW fetch is equal to C(PPR.PRR) (which is 0 in Absolute Model imolying that control is almays transferred into Ring 0 . |
|  | Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure fault. |

JEO

FORMATE

SUMMARY 8

MODIFICATIONS:

INDICATORS:

Exponent Overfiom

NOTES:

TEU*

FORMATE

SUMMARY 8

MODIFICATIONS:

INDICATORS:

Exponent Underflow

Transfer On Exponent Overfiom

Basic Instruction Format (See Figure 2-1).

If Exponent Overflow indicator $O N$ then $C(T P R . C A)->C(P P R . I C)$ C(TPR.TSR) - $\boldsymbol{C}$ (PPR.PSR)
otherwise, no change to C(PPR)

All except $D U, D L, C I, S C, S C R$
(Indicators not listed are not affected)

Set OFF

Attempted repetition with RPT. RPD, or RPL causes an Ifiegal Procedure Fault.

Transter on Exponent Underfiow
61510

Basic Instruction Format (See Figure 2-1).

If Exponent Underfiow indicator $O N$ then C(TPR.CA) $\rightarrow$ C(PPR.IC) $C(T P R \cdot T S R) \rightarrow C(P P R . P S R)$
otherwise, no change to C(PPR)

Ali except DU, DL, CI, SC, SCR
(Indicators not ilsted are not affected)

Set OFF
Set OFF

NOTES:

Attempted repetition with RPT, RPD, or RPL causes an Illegai Procedure Fault.

| TMI |  | Transfer on Minus |  | 604 (0) |
| :---: | :---: | :---: | :---: | :---: |
|  | FORMAT: | Basic Instruction Format (See Flgure 2-1). |  |  |
| SUMMARY: |  | If Negative indicator 0 N then |  |  |
|  |  | C(TPR.CA) $\rightarrow$ C(PPR.IC) |  |  |
|  |  | C(TPR.TSR) $\rightarrow$ C(PPR.PSR) |  |  |
|  |  | otherwise, no change to C(PPR) |  |  |
| MODIFICATIONS: All except DU, DL, CI, SC, SCR |  |  |  |  |
|  | INDICATORS: | None affected |  |  |
| NOTES: |  | Attempted repetition with RPT, RPD, or RPL Illegal Procedure Fault. |  | causes an |
| tMOZ |  | Transter On Minus or Zero |  | 604 (1) |
|  | FORMAT 8 | Basic Instruction format (See Figure 2-1). |  |  |
|  | SUMMARY | If Negative or Zero indicator ON then C(TPR.CA) $\rightarrow$ C(PPR.IC) |  |  |
|  |  |  |  |  |  |
|  |  | $C(T P R . T S R) ~->~ C(P P R . P S R) ~$ |  |  |
|  |  | otherwise, no change to C(PPR) |  |  |
|  | MODIFICATIONS | All except DU, DL, CI, SC, SCR |  |  |
|  | INDICATORS: | None affected |  |  |
|  | NOTESz | Attempted repetition with RPT, RPD, or Illegal Procedure fault. | RPL | causes an |
| TNC |  | Transfer on No Carry | 602 (0) |  |
|  |  |  |  | - |
|  | FORMAT | Basic Instruction Format (See Figure 2-1). |  |  |
| SUMMARY |  | If Carry Indicator OFF then |  |  |
|  |  | $C(T P R . C A) \rightarrow C(P P R . I C)$ |  |  |

```
    C(TPR.TSR) -> C(PPR.PSR)
    otherwise, no change to C(PPR)
    MODIFICATIONS: All exCeDY DU, DL, GI, SC, SCR
    INDICATORS: None affected
    NOTES: Attempted repetition with RPT, RPD, or RPL causes an
    Illegal Procedure Fault.
TNZ
    FORMAT:
    SUMMARY:
    MODIFICATIONS: AII except, DU, DL, CI, SC, SCR
    INDICATORS: None affected
    NOTES: Attemptedrepetition with RPT, RPD, or RPL causes an
    Illegal Procedure Fault.
TOV
Transfer On Overifion
617 (0)
    FORMAT:
    SUMMARY:
    If Overflow indicator ON then
    C(TPR.CA) C(PPR.IC)
    C(TPR.TSR) }->\mathrm{ ( C(PPR.PSR)
    otherwise, no change to C(PPR)
    MODIFICATIONS: All except DU, DL, CI, SC, SCR
    INDICATORS: (Indicators not listed are not affectej)


TRA

INDICATORS:

NOTES:

TRC
FORMAT:
SUMMARY:

MODIFICATIONS:

INDICATORS:

NOTES:

TRIF

FORMATB

SUMMARY 8
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & C(TPR.CA) \(\rightarrow\) C(PPR.IC) \\
\hline & C(TPR.TSR) --> C(PPR.PSR) \\
\hline
\end{tabular}

MODIFICATIONSZ All except \(D U, D L, C I, S C, S C R\)
Transfer Unconditionaliy

Basic Instruction Format (See Figure 2-1).

C(TPR.CA) \(\rightarrow\) C(PPR.IC)
C(TPR.TSR) --> C(PPR.PSR)

None affected

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

Transfer on Carry
603 (0)

If Carry indicator \(O N\) then C(TPR.CA) C(PPR.IC) C(TPR.TSR) -> C(PPR.PSR)
otherwise, no change to C(PPR)

All except DU, DL, CI, SC, SCR

None affected

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

Transfer on Truncation Indicafor OFF
601 (1)

Basic Instruction Format (See Figure 2-1).
```

If Truncation Indicator OFF then
C(TPR.CA) }->\mathrm{ C(PPR.IC)
C(TPR.TSR) -> C(PPR.PSR)
otnerwise, no change to C(PPR)

```

```

    C(TPR.CA) }->\mathrm{ ( C(PPR.IC)
    C(TPR.TSR) -> C(PPR.PSR)
    MODIFICATIONS: AlI except DU, DL,CI, SC, SCR
    INOICATORS: None affected
    NOTES\& Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.
Transfer and Set SIave
715 (0)
FORMAT: Basic Instruction Format \See Figure 2-1).
SUMMARY: C(TPR.CA) }->\mathrm{ C(PPR.IC)
C(TPR.TSR) -> C(PPR.PSR)
MODIFICATIONS: AI| except DU, DL, CIg SCg SCR
-INDICATORS: None affected (except as noted below)
NOTES: If the TSS instruction is executed witn the Processor not
in BAR mode, the Absolute indicator is set OFF, and the
Not BAR Mode indicator is set OF= to signal that
subsequent addressing is to be done in the BAR Mode. The
Base Address Register (BAR) is used in the address
preparation of the transfer, and the BAR will be used in
address preparation for all subsequent instructions until
a fault or interrupt occurs.
If the TSS instruction is executed with the Not BAR Mocie
Indicator already OFF, it functions as a Transfer (TRL)
instruction and no indicators are changed.
Attempted repetition with RPT, RPD, or RPL causes an
Iliegal Procedure Fault.
TSXn
Transfer and Set Index Register Xn
70n (0)

```

FORMAT:

SUMMARY \(:\)
C(TPR.CA) -> C(PPR.IC)
```

Basic Instruction Format (See Figure 2-1).

```
```

For n = 0, 2, ... or 7 as determined by operation code

```
```

For n = 0, 2, ... or 7 as determined by operation code
C(PPR.IC) + 1 - C (Xn)

```
    C(PPR.IC) + 1 - C (Xn)
```



```
TZETransfer On Zero



REVIEW DRAFT
SUBJECT TO CHANGE
October, 1975


REVIEN DRAFT
SUBJECT TO CHANGE
October. 1975
```

    SUMMARY:
    MODIFICATIONS: AI| excedt DU, DL, CI, SC, SCR
    INDICATORS:
    NOTES:
    LPRI
-FORMAT:
SUMMARYE
MODIFICATIONS:
INDICATORS:

```
NOTES:

Starting at location \(Y\), the contents of eight word pairs (in ITS pair format) replace the contents of Pointer Registers 0 through 7 as shown. The hardware assumes that Y14,17 = 0000 and addressing is increnented accordingly; no check is made.

Since C(TPR.TRR) and C(SDW.RI) are both equal to zero in Absolute mode, \(C(Y+2 n-p a i r) 18,20\) are loaded into PRn.RNR in Absolute mode.


\begin{tabular}{|c|c|}
\hline & 43 (octal) \(\rightarrow\) C(Y+2n-pair) 30,35 \\
\hline & \(C(P R n\). WORDNO) \(\rightarrow C(Y+2 n-\) dair) 36.53 \\
\hline & \(000 \rightarrow C(y+2 n-p a i r) 54,56\) \\
\hline &  \\
\hline & \(00 \ldots 0 \Rightarrow C(Y+2 n-p a i r) 63.71\) \\
\hline MODIFICATIONS: &  \\
\hline INDICATORS: & None. af fected \\
\hline NOTES & Starting at location \(Y\), the contents of Pointer Registers 0 through 7 replace the contents of eight word pairs in ITS pair formati. The hardware assumes y bits 14 to \(17=\) 0000 and addressing is incremented accordingly; no check is made. \\
\hline & Attemped execution in BAR Mode causes an Illegal Procedure Fault. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline & Store PRO as ITS Pair 250 (0) \\
\hline & Store PR1 as ITS Pair 251 (1) \\
\hline & Store PR2 as ITS Pair 252 (0) \\
\hline & Store PR3 as ITS Pair 253 (1) \\
\hline & Store PR4 as ITS Pair 650 (0) \\
\hline & Store PR5 as ITS Pair 651 (1) \\
\hline & Store PR6 as ITS Pair 652 (0) \\
\hline & Store PR7 as ITS Pair 653 (1) \\
\hline FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY : & For \(n=0,1, \ldots\) or 7 as determined oy operation code \\
\hline & \(000 \rightarrow C(Y-p a i r) 0,2\) \\
\hline & \(C(P R n, S N R) \rightarrow C(Y-p a i r) 3,17\) \\
\hline & \(C(P R n=R N R) \rightarrow C(Y-p a i r) 18,20\) \\
\hline & 00.0.0 0 C(y-pair)21.29 \\
\hline & 43 (octal) \(\rightarrow\) C(Y-pair) 30,35 \\
\hline & \(C(P R n\)-WORDNO) \(\rightarrow\) C(Y-Dair) 36,53 \\
\hline & \(000 \rightarrow\) C(Y-Dair) 54.56 \\
\hline & 9*C(PRn.CHAR) + C(PRn.BITNO) \(\rightarrow\) C(Y-dair)57,62 \\
\hline
\end{tabular}


\section*{-Rolnter-Reqister Address Arithmetica}

```

"Rointer-ReqLster Miscellanequsa
EPAQ Effective Pointer to AQ Register 213 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: 00...0 -> C(AQ)O,2
C(TPR.TSR) -> C(AQ)3,17
00...0 -> C(AQ)18,32
C(TPR.TRR) -> C(AQ)33.35
C(TPR.CA) -> C(AQ)36,53
00...0 -> C(AQ)54,65
C(TPR.TBR) -> C(AQ)66,71
MODIFICATIONS: All except DU, OL, CI, SC, SCR
INDICATORS:

- Zero
If C(AQ) = O, then ON; otherwise OFF
NOTES: Attempted execution in BAR Mode causes an Illegal
Procedure Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.

```

CALENDAR CLOCK
-MLSCESLANEQUSA_INSIRUGIIRNS
-Calendar-clocka

RCCL
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & 00.0.0 C(AQ) 0,19 \\
\hline & C(Cat.endar Cl Ock) \(\rightarrow\) C(AQ)20,71 \\
\hline MODIFICATIONS: & AII except \(D U, D L, C I, S C, S C R\) \\
\hline INDICATORS: & None affected : \\
\hline NOTESt & C(TPR.CA)0,2 specify which processor port li.e., which System Controllerl is to be used. The contents of the clock in the designated System Controller replace the contents of the \(A Q-r e g i s t e r ~ a s ~ s h o w n . ~\) \\
\hline & Attempted execution in BAR Mode causes an Iflegal Procedure Fault. \\
\hline & Attempted repetition with PRT, RPD, or RPL causes an Iliegal Procedure Fault. \\
\hline
\end{tabular}

\section*{- Deraila}

DRL

FORMAT:

SUMMARY:

MCDIFICATIONS:

INDICATORS:

NOTES8

Derail
002101

Causes a fault which fetches and executes, in Absolute Mode, the instruction pair at main store location C+14 (octall. The value of \(C\) is obtained from the faUlt VECTOR switches on the Processor Configuration Panel.

All, but none affect instruction execution

None affected

Except for the different constant used for fetching the instruction pair from main store, the DRL instruction is identical to the Master Mode Entry (MME) instruction.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

\section*{Executea}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY 2 & Fetch and exectue the instruction in C(y) \\
\hline MODIFICATIONS: & Al' excedt DU, \(D L, C I, S C, S C R\) \\
\hline INOICATORS: & None aftected \\
\hline NOTES: & The XEC instruction itself does not affect any indicator. However, the execution of, the instruction from \(C(y)\) may aftect indicators. \\
\hline & If the execution of the instruction from \(C(y)\) modifies C(PPR.IC), then a transfer of control occurs; otherwise, the next instruction to be executey is fetched from C(PPR.IC)+1. \\
\hline & To execute a Repeat Double (RPD) instruction, the XEC instruction must be in an odd location. The instruction pair repeated is that instruction oair at C(PRR.IC)ti, that is, the instruction pair immediately following the XEC instruction. C(PPR.IC) is adlusted during the execution of the repeated instruction pair so that the next instruction fetched for execution is from the first word following the repeated instruction pair. \\
\hline & EIS Multimord instructions may be executed but the required Data Descriptors must be locatedimmediately after the XEC instruction, that is, starting at C(PRR.IC) + 1. C(PRR.IC) is adlusted during execution of the EIS Multiword instruction so that the next instruction fetched for execution is from the first word following the EIS Data Descriptors. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT & Basic Instruction format lSee Figure 2-11. \\
\hline SUMMARY 8 & Fetch and execute the instruction pair at c(y-pair) \\
\hline MODIFICATIONS: & AII except DU. DL, CI, SC, SCR \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{6}{*}{NOTES:} & The XED instruction itself does not affect any indicator. However, the execution of the instruction palr from C(Y-pair) may affect indicators. \\
\hline & The even instruction from Ciy-pairi must not alter C(Y-pairi36.71, and must not be another XED Instruction. \\
\hline & If the execution of the instruction pair from C(y-Dair) alters C(PPR.IC), then a transfer of control occurs; otherwise, the next instruction to be executed is fetched from C(PPR.IC)t1. If the even instruction from C(Y-pair) alters C(PPR.IC), then the transfer of control is effective immediately and the odd instruction is not executed. \\
\hline & To execute an instruction pair having a Repeat Double (RPD) instruction as the odd instruction, the XED must be located at an odd address. The instruction pair repeated is that instruction pair at C(PRR.Iこ) \(t\) 1, that is, the instruction pair immediately following the XED instruction. C(PPR.IC) is ad)usted juring the execution of the repeated instruction pair so the the next instruction fetched for execution is from the first word following the repeated instruction pair. \\
\hline & An attempt to execute an EIS Multiword instruction will cause an Illegal Procedure Fault. \\
\hline & Attemoted repetition with RPT, RPD, or RPL causes an
illeal Procedure Fault. \\
\hline
\end{tabular}
```

-Master-Mode=Entrya

```
MME
Master Mode Entry
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & Causes a fault that fetches and executes, in Absolute Mode, the instruction pair at main store location C+4(octall. The value of \(C\) is obtained from the FAULT VECTOR switches on the Processor Contiguration Panel. \\
\hline MODIFICATIONS: & All, but none affect instruction execution \\
\hline INOICATORS: & None affected \\
\hline \multirow[t]{6}{*}{Notes:} & Execution of the MME instruction implies the following conditions: \\
\hline & During the execution of the MME instruction and the two instructions fetched, the Processor is temporarily in Absolute Mode indeoendent of the value of the Absolute Mode indicator. The Processor stays in Absolute Mode if the Absolute Mode indicator is ON after the execution of the instructions. \\
\hline & The instruction at \(\mathrm{C}+4\) must not alter the contents of main store location \(\mathrm{C}+5\), and must not be an XED instruction. \\
\hline & If the contents of the instruction counter (PPR.IC) are changed during execution of the instruction pair at \(C+4\), the next instruction is fetched from the modified \(C(P R R . I C) ;\) otherwise, the next instruction is fetched from C(PPR.IC) +1 . \\
\hline & If the instruction at C+4 afters \(0(P P R . I C)\), then this transfer of control is effective immediately, and the instruction at \(\mathrm{C}+5\) is not executed. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Iflegal Procedure Fault. \\
\hline
\end{tabular}


MME 4
Master Mode Entry 4
\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY 8 & Causes a fault that fetches and executes, in Absolute Mode, the instruction pair at main store location C+56(octal). The value of \(C\) is obtained from the FAULT VECTOR switches on the Processor Configuration Panel. \\
\hline MODIFICATIONS: & All, but none affect instruction execution \\
\hline INDICATORS: & None affected \\
\hline NOTES: & Attempted execution in BAR mode causes an Illegal Procedure, Iliegal Opcode Fault. \\
\hline & Except for the different constant used for fetching the instruction pair from main store, the MME4 instruction is ldentcal to the Master Mode Entry (MME) instruction. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction Format tSee Figure 2-1 \\
\hline SUMMARY 8 & No operation takes place \\
\hline MODIFICATIONS: & Ali \\
\hline INDICATORS: & None affected (except as noted below) \\
\hline NOTES: & The PULS2 instruction is identical to the No Operation (NOP) instruction except that it causes certain unique synchronizing signals to appear in the processor logic circuitry. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

FORMAT 8


Figure 2-9 Repeat Double (RPD) Instruction Word format
\begin{tabular}{ll} 
SUMMARY: & Execute the pair of instructions at C(PPR.IC)ti ei ther a \\
& specified number of times or until a soecified termination
\end{tabular} condition is met.

MODIFICATIONS: None

INDICATORS: (Indicators not isted are not affected)


NOTES: The RPD instruction must be stored in an odd main store location except when accessed via the XEC or XED instructions, in which case the XEC or XED instruction must itself be in an odd main store location.

Both repeated instructions must use \(R\) or \(R I\) modifiers and only \(\mathrm{XI}, \mathrm{X} 2, \ldots, \mathrm{X7}\) are permitted. For the purposes of this description, the even repeated instruction shall use \(x\)-even and the odd repeated instruction shall use. \(x\)-odd. \(X\)-even and \(X\)-odd may be the same register.

If \(C=1\), then \(C(R P D\) instruction word) \(0,17 \rightarrow C(\times 0)\); otherwlse, \(C(X D)\) unchanged prior to execution.

The termination condition and tally fields of C(x0) control the repetition of the instruction pair. An initial tally of zero is interpreted as 256.
```

The repetition cycle consists of the following steps:
a. Execute the pair of repeated inst-uctions
b. C(XO) 0,7 - 1 -> C(x0)0,7
Modify C(X-even) and C(X-odd) as described below.
c. If C(X0)0,7 = 0, then set Taliy Runout indicator ON
and terminate.

```
```

d. If a terminate condition has been met. then set Tally
Runout indicator OFF and ferminate.
e. Go to step a.
If a Processor fault occurs during the exection of the
instruction pair, the repetition loop is terminated and
control passes to the fault lrap accoroing to the
conditions for the Processor Fault. C(X0), C(X-even), and
C(X-odd) are not up dated for the repetition cycle in which
the fault occurs. Note in oarticular that certain
Processor Fauits occurring during execution of the even
instruction preclude the execution of the odd instruction
for the faulting repefition crcle.
EIS Multiworo instructions cannot be mepeated. All other
instructions mar be repeated except as noted for
Individual instructions or those that ...
Explicitly alter C(xo)
The effective address, Y, of the operand lin the case of R
modification) or indirect word lin the case of RI
modification) is determined as follows{
For the first execution of the repeated instruction pair
*-*
C(C(PPR.IC)\&1)0,17 \& C(X-even) }->\quadY; Y-even ->>
C(x-even)
C(C(PPR,IC)+2)0,17 + C(X-odd) => Y-odd; Y-odd m
C(x-odd)
For all successive executions of the - epeated instruction
palr •..
if C(XD)8 = 1, then C(X-even) t Delta m Y-even,
Y-even }->C(X\mathrm{ -even); otherwise, C(X-even) }->\mathrm{ Y Y-even
if C(X0)9=1, then C(X-odd) + Delta m Y-odd, Y-odd
C(X-odd); otherwise, C(X-odd) }->Y\mathrm{ Y-odd
C(X0)8,9 correspond to Control Bits A and B, respectively,
of the RPD instruction.
In the case of RI modiflcation, only one indirect reference is made per repeated execution. The tag field of the indirect mord is not interpreted. The indirect word 1 s treated as though it had $R$ modilication with $R=$ N.
The bit configuration in $C(x 0) 11,17$ defines the conditions

```
for which the repetitlon loop is terminatede The
terminate conditions are examined at the completion of
execution of the odd instruction. If more than one
condition is specified, the repeat tervinates if any of
the specified conditions are met.
Bit \(17=0 \quad\)\begin{tabular}{l} 
Ignore all overflows. Do not set overflow
\end{tabular}
```

Bit 17=1 If Overilow Mask indicator is ON, then set
Overflow indicator and terminate;
otnerwise, cause an Overflow fault.
Bit 16 = 1 Terminate if Carry indicator OFF.
Bit 15 = 1 Terminate if Carry indicator ON.
Bit 14=1 Terminate if Negative indicator OFF.
Bit 13 = 1 Terminate if Negative indicator ON.
Bit 12 = 1 Terminate if Zero indicator OFF.
Bit 11 = 1 Terminate if Zero indicator ON.
At the time of terminations
C(X0)0,7 contain the Tally Resisue; that is, the
number of repeats remaining until a Tally Runout
would have occurred.
If the RPD instruction is interrupted (by any fauit)
before termination, the Taily Runout indicator is
OFF.
C(x-even) and C(x-odd) contain the effective
addresses of the next operands or indirect words that
would have been used had the repetition loop not
terminated.
Attempted repetition with RPT, RPD, or RPL causes an
Il|egai Procedure Fault.

```

FORMATZ

\begin{tabular}{|c|c|}
\hline SUMMARY: & Execute the instruction at C(PPR. IC) +1 either a specified number of times or until a specifled termination condition is met. \\
\hline MODIFICATIONS: & None \\
\hline INDICATORS: & (Indicators not iisted are not affectes) \\
\hline Taliv Runout & If \(C(x 010,7=0\) or ink address \(C(Y)=0\) at terminationg then ON: otherwise OFF \\
\hline All other Indicators & None affected. However, the execution of the repeated instruction may affect indicators. \\
\hline \multirow[t]{6}{*}{NOTES:} & The repeated instruction must use an \(R\) modifier and only X1, X 2 , .... \(\mathrm{X7}\) are permitted. For the purposes of this description, the repeated instruction shall use Xn. \\
\hline & If \(C=1\), then \(C(R P L\) instruction word) \(0,17 \rightarrow C(x 0) ;\) otherwise, \(C(x)\) unchanged prior to execution. \\
\hline & The termination concition and tally tields of C(XO) control the repetition of the instruction. An initial tally of zero is interpreted as 256. \\
\hline & The repetition crcle consists of the following stepsi \\
\hline & a. Execute the repeated instruction \\
\hline & \begin{tabular}{l}
b. \(\quad C(x 0) 0,7-1 \rightarrow C(X 0) 0,7\) \\
Modify \(C\left(X_{n}\right)\) as described belom.
\end{tabular} \\
\hline
\end{tabular}
C. If \(C(X O) 0,7=0\) or \(C(Y) 0,17=0\), then set Taliy Runout indicator \(O N\) and terminate.
d. If a terminate condition has been met, then set Tally Runout indicator DFF and terminate.
e. Go to step a.


C(Y) 0,17 is known as the link address and is the effective address of the next entry in a threaded list of operands to be referenced by the repeated instruction.

The operand data is formed as
(00...0)0,17: \(1: C(Y) 18, p\)
where \(p\) is 35 for single precision operands and 71 for double precision operands.

The bit configuration in \(C(x 0) 11,17\) and the ink address, C(Y)0,17, define the conditions for which the repetition loop is terminated. The terminate conditions are examined at the completion of execution of the instruction. If more than one condition is specified, the repeat terminates if any of the specified conditions aremet.

C(Y) \(0,17=0\) Set Tally Runout indicator \(O N\) and terminate.
Bit \(17=0\) Ignore all overflows. Do not set Overflom Indicator; inhibit Overflow Fault.
Bit \(17=1\) If Overflom Mask indicator is \(O N\), then set

```

Bit 13=1 Terminate if Negative indicator ON.
Bit 12 = 1 Terminate if Zero indicator OFF.
Bit 11 = 1 Terminate if Zero indicator ON.
At the time of termination:
C(x0)0.7 contain the Tally Residue; that is, the
number of repeats remaining until a Tally Runout
mould have occurred.
If the RPL instruction is interrupted (by any fault)
before termination, the Taliv Runout indicator is
OFF.
C(Xn) contain the last link address, that is, the
effective address of the list word containing the
last operand data and the nexi link address.
Attempted repetition with RPT, RPD, or RPL causes an
Iliegal procedure Fauli.

```

FORMAT:

\begin{tabular}{|c|c|}
\hline SUMMARY \({ }^{\text {- }}\) & Execute the instruction at C(PPR.IClti either a specified number of times or until a specified termination condition is met. \\
\hline MODIFICATIONS: & None \\
\hline INDICATORS: & (Indicators not listed are not aftected) \\
\hline Taliy Runout & If \(6(\times 0) 0,7=0\) at terminationg then 0,0 otherwise, OFF \\
\hline All other Indicators & None affected. However, the execution of the repeated instruction may affect indicators. \\
\hline NOTES: & The repeated instruction must use an \(R\) or \(R I\) modifier and only \(X 1, X 2, \ldots, X 7\) are permitted. For the purposes of this description, the repeated instruction shall use \(X n\). \\
\hline & If \(C=1\), then \(C(R P T\) instruction word) \(0,17 \rightarrow C(X 0) ;\) othermise, \(C(X O)\) unch anged prior to execution. \\
\hline & The termination condition and tally fields of cexol control the repetition of the instruction pair. initial tally of zero is interpreted as 256. \\
\hline - & The repetition cycle consists of the following stepst \\
\hline & a. Execute the repeated instruction \\
\hline & \begin{tabular}{l}
b. \(\quad C(X 0) 0,7-1\) - \(C(X 0) 0,7\) \\
Modify \(C(X n)\) as described below
\end{tabular} \\
\hline
\end{tabular}
C. If \(C(X 0) 0,7=0\), then sef Tally Ranout indicator \(O N\) and terminate
d. If a terminate condition has been met, then set Tally Runout indicator OFF and terminate
e. Go to step a

If a Processor Fault occurs during the exection of the instruction, the repetition loop is terminated and control passes to the Fault Trap according to the conditions for the Processor Fault. \(C(X O)\) and \(C(X n)\) are not updated for the repetition cycle in which the tault occurs.

EIS Multiword instructions cannot be repeated. All other instructions may be repeated ex=ept as noted for individual instructions or those that ...

Explicitiy alter C(xo)

Explicitiy alter C(PPR.IC)+2

The effective address, \(Y\), of the operand in the case of R modification) or indirect word (in the case of RI modificationl is determined as follows:

For the first execution of the repeated instruction ...
\(C(C(P P R, I C)+1) 0,17+C(X n) \rightarrow Y ; Y \rightarrow C(X n)\)
For all successive executions of the repeated instruction - .
if \(C(X 0) 8=1\), then \(C(X n)+D e l t a \rightarrow Y, Y \rightarrow(X n) ;\) otherwise, \(C(X n) \rightarrow Y\)
C(xO) 8 corresponds to Control Bit A of the RPD instruction.

\begin{tabular}{ll} 
Bit \(15=1\) & Terminate if Carry indicator ON. \\
Bit \(14=1\) & Terminate if Negative indicator OFF. \\
Bit \(13=1\) & Terminate if Negative indicator ON. \\
Bit \(12=1\) & Terminate if Zero indicator OFF. \\
Bit \(11=1\) & Terminate if Zero indicator ON.
\end{tabular}
```

At the time of termination:
C(x0)0,7 contain the Tally Residue; that is, the
number of repeats remaining until a Taliy Runout
would have occurred.
If the RPT instruction is interrusted (by any faulit)
before termination, the Taliy Runout indicator is
OFF.
C(xn) contain the effective address of the next
operand or indirect word that would have been used
had the repetition loop not terminated.
Attempted repetition with RPT. RPD, or RPL causes an
Illegal Procedure Fault.

```

\section*{-Ring-Alarm_Reqistera}

Store Ring Alarm


\section*{-Store BaseZAdocess_Realstera}
```

SBAR Store Base Address Reglster 550 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: C(BAR) GC(Y)0.17
MODIFICATIONS: AlI except DU, DL, CI, SC, and SCR
INDICATORS: None affecfed

```
-Iranslationa
\begin{tabular}{|c|c|}
\hline FORMAT: &  \\
\hline SUMMARY: & Shift C(A) leffthrek positabas: \\
\hline & \begin{tabular}{l}
y \({ }^{\prime} C(A): C(Y) \rightarrow 4-b i t\) quotient plus remainder \\

\end{tabular} \\
\hline & Shift C(Q) left six positions \\
\hline & 4-bit quotient \(\rightarrow\) cras 32,35 \\
\hline & remainder \(\rightarrow\) C(A) \\
\hline MODIFICATIONS: & All except CI, SC, SCR \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(A)=0\), then \(O N\) \\
\hline Negative & If \(C(A) O=1\) before execution, then \(O N\); otherwise OFF \\
\hline NOTESz & The BCD instruction carries out one step in an "algorlthm for the conversion of a binary nsmber to a string of Binary-Coded-Decimal (BDC) digits. The algorithm requires the repeated short division of the binary number or last remainder by a set of constants C(i) \(=8\) **i \(\times 10^{* *}(n-i)\) for \(1=1,2, \ldots . n\) with \(n\) being defined bys \\
\hline & \(10^{* *}(n-1)<=1<b i n a r y ~ n u m b e r>t<=10 * * n-1\). \\
\hline & The values in the table that follows are the conversion constants to be used with the BCJ instruction. Each vertical column represents the set of constants to be used depending on the initial value of the sinary number to be converted. The instruction is executed once per digit while traversing the appropriate column from top to bottom. \\
\hline & An alternate use of the table for conversion involves the use of the constants in the row corresponding to conversion step 1. If, after each exezution, the contents of the accumulator are shifted right 3 positions, the constants in the first row, starting at the appropriate \\
\hline
\end{tabular}
```

column, may be used while traversing the row from left to
right.
Because there is a limit on range, a full 36 bit woro
cannot be converted. The largest binary number that may
be converted correctly is 2**33-1 yielding ten decimal
digits.
Attempted repetition with RPL casses an Illegal Procedure
Fault.

```
1

```

    for each execution of the instruction.
    Use of TAG values other than those defined above causes an
    Illegal Procedure Fault.
    Attempted execution in Normal or BAR Mode causes a Illegal
    Procedure Fault.
Attempted repetitlon with RPT, RPD, or RPL causes an
Illegal Procedure Fault.
LDBR
FORMAT:
SUMMARY8
INDICATORS:
NOTES:
Load.Descriptor Segment Base Reglster 232 (0)
Basic Instruction Format (See Figure 2-1).
If SDWAM is enabled, then
0 C C(SDWAM(i).FULL) for i=0,1, ···.., 15
(i) -> C(SOWAM(i).USE) for i=0, 1, ..., 15
If PTWAM is enabled, then
0 - C(PTWAM(i).FULL) for 1 = 0, 1,···, 15
(i) }->\mathrm{ C{PTWAM(i).USE) for i=0, 1, ..., 15
C(Y-pair)0,23 C) C(DSBR.ADDR)
C(Y-pair)37,50 C(DSBR.BOUND)
C(Y-pair)55 -> C(DSBR.U)
C(Y-pair)60,71 m C(DSBR.STACK)
Alf except DU, DL, CI, SC, and SCR

```

INDICATORS:

NOTESE

None affected

The hardware assumes \(Y 17=0 ;\) no check is made.
The Associative Memories are cleared (FULL indicators reset) if they are enabled.

See Section IV, Program Accessible Registers, and Section V, Addressing -- Segmentation and Paging, for description
and use, respectively, of the SDWAM, PTWAM, and DSBR.

Attempted execution in Normal or \(3 A R\) Mode causes an Illegal Procedure Fault.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

LDT
\begin{tabular}{|c|c|c|}
\hline FORMAT 8 & Basic Instruction Format iSee & Figure 2-1). \\
\hline SUMMARY : & \(C(Y) 0,26 \rightarrow C(T R)\) & \\
\hline MODIFICATIONS: & All except CI, SC, SCR & \\
\hline INDICATORS: & None Affected & \\
\hline NOTES: & Attempted execution in Normal Procedure Fault. & or BAR Mode causes a Iliegal \\
\hline & Attempted repetition with & T, RPD, or RPL causes an \\
\hline
\end{tabular} Illegal Procedure Fault.

Load Page Table Pointers
257 (1)
```

FORMATs Basic Instruction Format (See Figure 2-1).
SUMMARY \&
INDICATORS:
NOTES:
FORMAT:
SUMMARY:

```
```

For 1 = 0, 1, ···., 15

```
For 1 = 0, 1, \ldots., 15
\(m=C(P T W A M(i) \cdot U S E)\)
\(C(Y+m) 0,14 \rightarrow C(P T H A M(m)\). POINTER)
\(C(Y+m) 25,26 \rightarrow C(P T H A M(m)\). PAGE)
\(C(Y+m) 27 \rightarrow C(P T H A M(m) \cdot F)\)
MODIFICATIONS: AI; except DU, DL, CI, SC, SCR
None affected
The hardware assumes \(114,17=0000\); no check is made.
The Associative Memory is ignored (for=ed to "no match*) during Address Preparation.
```

Load Timer Register

LPTP

```
See Section IV, Program Accessible Registers, and Section
V, Addressing -- Segmentation and Paging, for description
and use, respectiveiv. of the PTWAM.
Attempted execution in Normal or 3AR Mode causes an
Iliegal Procedure Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.
\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline \multirow[t]{4}{*}{SUMMARY:} & For \(\mathrm{i}=0,1, \ldots, 15\) \\
\hline & \(m=C(P T W A M(i) . U S E)\) \\
\hline & \(C(Y+m) 0,17 \rightarrow C(P T W A M(m) . A D D R) ~\) \\
\hline & \(C(Y+m) 29 \rightarrow C(P T W A M(m) . M)\) \\
\hline MODIFICATIONS: & All except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{5}{*}{NOTES:} & The hardware assumes Y14,17 = 0000; no check is made. \\
\hline & The Associative Memory is ignored (forced to "no match") during Address Predaration. \\
\hline & See Section IV, Program Accessible Registers, and Section \(V\), Addressing -- Segmentation and Paging, for description and use, respectively, of the PTWAM. \\
\hline & Attempted execution in Normal or \(B 4 R\) Mode causes an Illegal Procedure Fault. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline & Load Ring Alarị Register 774 (1) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY: & \(C(Y) 33,35 \rightarrow C(R A L R)\) \\
\hline MODIFICATIONS: & All except DU, DL, CI, SC, SCR \\
\hline
\end{tabular}

INOICATORS:

NOTES:

None affected

Aftempted execution in Normal or BAR Mode causes an Illegal Procedure Fault.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure fault.
\begin{tabular}{|c|c|}
\hline LSDP & Load Segment Descriptor Pointers 257 (0) \\
\hline FORMAT 8 & Basic Instruction Format (See Figure 2-1). \\
\hline \multirow[t]{4}{*}{SUMMARY:} & For \(1=0,1, \ldots 15\) \\
\hline & \(m=C(S O W A M(i) \cdot U S E)\) \\
\hline & \(C(Y+m) 0.14 \rightarrow C(S D W A M(m) . P O I N T E R)\) \\
\hline & \(C(Y+m) 17 \rightarrow C(S D W A M(m) \cdot P)\) \\
\hline ODIFICATIONS: & Alt except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{5}{*}{NOTES:} & The nardware assumes Y14,17=0000; no check is made. \\
\hline & The Associative Memory is ignored (foreed to "no matche) during Address Preparation. \\
\hline & See Section IV, Program Accessible Rejisters, and Section V, Addressing -- Segmentation and Paging, for description and use, respectively, of the SDWAM. \\
\hline & Attempted execution in Normal or \(3 A R\) Mode causes an Illegal Procedure Fault. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

\begin{tabular}{ll} 
NOTES: & See Section IV, Program Accesible Registers, for \\
description and use of Control Unit Data.
\end{tabular}

\section*{-Privilegeda_- Reqister-Storea}
SCPR Store Central Processor Register \(452(0)\)


\section*{INDICATORS: None affected}

NOTES: See Section IV, Program Accessible Registers, for description and use of the various registers.

For tag values \(00,20,40\), and 60 , the History Register stored is selected by the current value of a cyclic Counter for each Unit. The individual Cyclic Counters are advanced by one count for each execution of the instruction.

The use of TAG values other than those defined above causes an Iliegal Procedure Fault.

Attempted execution in Normal or BAR Mode causes an Illegal Procedure fault.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.
\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction format (See Figure 2-1). \\
\hline SUMMARY 8 & C(Controi Unit Data) \(\rightarrow\) C \((Y-b\) lock 8\()\) words 0 to 7 \\
\hline MODIFICATIONS: & AII except DU, DL, CI, SC. SCR \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{5}{*}{NOTES:} & See Section IV, Program Accessible Registers, for description and use of Control Unit Data. \\
\hline & The SCU instruction safe-stores control information required to service a Processor tault. The Control Unit Data is not, in general, valid at any time except when safe-stored by the first instruction of a fault/interrupt vector. \\
\hline & The hardware assumes Y15,17 = 000 and addressing is incremented accordingly: no check is made. \\
\hline & Attempted execution in Normal or BAR Mode causes an Illegal Procedure Fault. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

FORMAT:

SUMMARY:

MODIFICATIONS:

INDICATORS:

NOTES: The hardmare assumes \(Y 17=0\); no checa is made.
C(DSBR) is unchanged.
See Section IV, Program Accessible Registers, and Section \(V\), Addressing -- Segmentation and Paging for description and use, respectively, of the DBR.

Attempted execution in Normal or BaR Mode causes an Illegal Procedure Fault.

Attempted repetition with RPT, RPD, or RPL causes an Idlegal Procedure Fault.
\begin{tabular}{|c|c|}
\hline SPTP & Store Page Table Pointers 557 (1) \\
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline \multirow[t]{6}{*}{SUMMARY:} & For \(i=0,1, \ldots, 15\) \\
\hline & \(C(P T W A M(i) . P O I N T E R) \rightarrow C(Y+i) 0,14\) \\
\hline & C(PTHAM(i). PAGE) \(\rightarrow\) C \((Y+i) 15,26\) \\
\hline & \(C(P T W A M(i) . F) \rightarrow C(Y+i) 27\) \\
\hline & \(0000 \rightarrow C(Y+i) 28,31\) \\
\hline & \(C(P T W A M(i) . U S E) \rightarrow C(Y+i) 32,35\) \\
\hline MODIFICATIONS: & AII except DU, \(D L, C I, S C, S C R\) \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{6}{*}{NOTES:} & The hardware assumes that \(\mathrm{Y} 14,17=0000\), and addressing is incremented accordingly; no check is made. \\
\hline & The contents of PTWAM(m) remain unchanged. \\
\hline & The Associative Memory is ignored (forced to a "no match") during Address Preparation. \\
\hline & See Section IV, Program Accessible Registers, and Section V, Addressing -- Segmentation and Paging for description and use, respectively, of the PTWAM. \\
\hline & Attempted execution in Normal or BAR Mode causes an Illegal Procedure Fault. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

```

SSDP
Store Segment Descriptor Pointers
FORMAT: Basic Instruction Format lSee Figure 2-1).
SUMMARY:
For i = 0, 1,···. 15
C(SDWAM(i).POINTER) }->C(Y+i)0,1
00.0.0 - C(Y+1)15,26
C(SOWAM(i).F) - C C(Y+i)27
ODOO - C(Y+i)28,31
C(SDWAM(i).USE) }->C(Y+1)32,3
MODIFICATIONS: All except DU, DL, CI, SC, SCR
INDICATORS: None affected
NOTES\& The hardmare assumes Y14,17 = 0000, and addressing is
incremented accordinglv; no check is made.
The contents of SOWAM(i) are unchanged.
The Associative Memory is ignored (forced to a "no match*)
during Address Preparation.
See Section IV, Program Accessible Registers, and Section
V, Addressing -- Segmentation and Paging for descripilon
and use, respectivelv, of the SDWAM.
Attempted execution in Normal or SAR Mode causes an
IIIegal Procedure Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.

```

SSDR
\begin{tabular}{|c|c|}
\hline FORMAT & Basic Instruction Format (See Figure 2-1). \\
\hline \multirow[t]{7}{*}{SUMMARY} & For \(1=0,1, \ldots .15\) \\
\hline & \(C(S D W A M(i) . A D O R) ~ \rightarrow C(Y+2 i-p a i r) 0,23\) \\
\hline & C(SOWAM(i).R1, R2, R3) \(\rightarrow\) C(Y+2i-pair)24,32 \\
\hline & \(0000 \rightarrow C(Y+2 i-p a i r) 33,36\) \\
\hline & C(SOWAM(i). BOUND) \(\rightarrow\) C(Y+2i-pair)37.50 \\
\hline & C(SDWAM(i).R, E, P, U, G, C) \(\rightarrow\) C \(C\) (Y+2i-pairisi,57 \\
\hline & C(SDWAM(i).CL) \(\rightarrow\) C(Y+2i-pair) 58,71 \\
\hline MODIFICATIONS: & Ali except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{6}{*}{'notess} & The hardware assumes \(\mathrm{Y} 13,17=00000\), and addressing is incremented accordingly; no check is made. \\
\hline & The contents of SDWAM(1) are unchanged. \\
\hline & The Associative Memory is ignored (forced to a "no match") during Address Preparation. \\
\hline & See Section IV, Program Accessible Registers, and Section V, Addressing -- Segmentation and Paging for description and use, respectively, of the SDWAM. \\
\hline & Attempted execution in Normal or BAR Mode causes an Illegal Procedure Fault. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

\begin{tabular}{|c|c|}
\hline FORMAT 8 & Basic Instruction format (See figure 2-1). \\
\hline \multirow[t]{3}{*}{SUMMARY 8} & For \(1=0,1, \ldots .15\) \\
\hline & \(0 \rightarrow C(S D W A M(i) . F)\) \\
\hline & (i) \(\rightarrow\) C(SDWAM(1).USE) \\
\hline MODIFICATIONS & All except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{2}{*}{NOTES:} & The full/Empty bit of each SDWAM Register is set to zero, and the usage counters (SDWAM.USE) are initialized to their pre-assigned values of 0 through 15. The remainder of C(SDWAM(i)) are unchanged. \\
\hline & The execution of this instruction enaples the SOWAM if it is previousiy disabled and if C(TPR.CA) \(16,17=01\). \\
\hline \multirow[t]{5}{*}{-} & The execution of this instruction disables the SDWAM if C(TPR.CA) \(16,17=10\). \\
\hline & The execution of this instruction sets the full/Empty bits of all cache blocks to Empty if C(TPR.こA)15=1. \\
\hline & See Section IV, Program Accessible Registers, and Section V, Addressing -- Segmentation and Paging for description and use, respectively, of the SDWAM. \\
\hline & Attempted execution in Normal or \(3 A R\) Mode causes an Illegal Procedure fault. \\
\hline & Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. \\
\hline
\end{tabular}

\section*{-Prixilegeda_--Conflqucation-and"Statusa}

\section*{RMCM}

Read Memory Controlter Mask Register
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1). \\
\hline SUMMARY 2 & For the selected System Controller: \\
\hline & It the Processor has a Mask Register asssigned, then \\
\hline & \(C(M R) 0,15 \rightarrow C(A Q) 0,15\) \\
\hline & 00...0 \(\rightarrow\) C \(C(A Q) 16,31\) \\
\hline & C(HR) \(32,35 \rightarrow\) C(AQ) 32,35 \\
\hline & \(C(M R) 36,51 \rightarrow C(A Q) 36,51\) \\
\hline & 00...0 - \(C\) C(AQ) 52,67 \\
\hline & \(C(M R) 68,71 \rightarrow C(A Q) 68,71\) \\
\hline & otherwise, 00...0 -C C(AQ) \\
\hline MODIFICATIONS: & Alt except DU, DL, CI, SC, SCR \\
\hline 'indicators: & (Indicators not listed are not affected) \\
\hline Zero & If \(C\) (AQ) \(=0\), then \(O N\); otherwise OFF \\
\hline Negative & If \(C(A Q) O=1\), then \(O N\); otherwise OFF \\
\hline Notes: & The contents of the Mask Register remain unchanged. \\
\hline & C(TPR.CA)O,2 specify which Processon Port li.e., which System Controlier) is used. \\
\hline & Attempted execution in Normal or BAR Mode causes an Illegal Procedure Fault. \\
\hline
\end{tabular}


All except DU, DL, CI, SC, SCR

INDICATORS: None affected

NOTES: See Section IV, Program Accessible Registers, for description and use of the various registers.

For effective addresses y0006x and y0007x, Store Unit selection is done by the normal address decoding function of the System Controller.

Attempted execution in Normal or BAR Mode causes an
Illegal Procedure fault.
Attemptedrepetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.
```

-Rcivilegeda - -SystemZControla
CIOC
Connect I/O Channel
015 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: The System Controller addressed by Y (i.e., contains the
word at Y) sends a connect pulse to the port specified by
C(Y)33,35.
MODIFICATIONS: AlI excedt DU, DL, CI, SC, SCR
INDICATORS:
None affected
NOTES: Attempted execution in Normal or BAR Mode causes an
Illegal Procedure Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Iliegal Procedure Fault.
Set Memory Controiler Mask Register
553 (0)
FORMAT: Basic Instruction Format (See Figure 2-1).
SUMMARY: For the selected System Controllerz
If the Processor has a Mask Register assigned, then
C(AQ)0,15 -> C(MR)0.15
C(AQ)32,35 -> C(MR)32,35
C(AQ)36,51 -> C(MR)36,51
C(AQ)68,71 -> C(MR)68,71
otherwise, a Store Fault, Not Control, occurs.
MODIFICATIONS: All except DU, DL, CI, SC, SCR
INDICATORS\& None affected

```


Attempted repetition with RPL causes an Illegal procedure Fault.

SMIC
Set Memory Controller Interrupt Cells 451 (0)
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic Instruction Format (See Figure 2-1) \\
\hline SUMMARY 8 & For \(\mathrm{i}=0,1, \ldots, 15\) and \(\mathrm{C}(\mathrm{A}) 35=03\) \\
\hline & if. \(C(A) i=1\), then set Interrupt Cell i ON \\
\hline & For \(i=0,1, \ldots, 15\) and \(C(A) 35=18\) \\
\hline & if \(C(A) i=1\), then set Interrupt Cell \(16+1\) ON \\
\hline MODIFICATIONS: & All except \(D U, D L, C I, S C, S C R\) \\
\hline INDICATORS & None aftected \\
\hline NOTES: & C(TPR.CAlD,2 specify which Processor Port li.e., which System Controllers is used. \\
\hline & Attempted execution in Normal or BAR Mode causes an Illegal Procedure Fault. \\
\hline
\end{tabular}
FORMAT: Basic Instruction Format (See Figure 2-1)

SUMMARY \(\quad\) The effective address, \(Y\), is used to select a System Controller (SCU) and the function to be performed as follows:

Effective Address Eunction
yoobox C(AQ) \(\rightarrow\) C(SCU Mode Register)
y0001x Reserved
y0002x C(AQ) -> C(Interrupt Mask Port 0)
yo012x C(AQ) \(\rightarrow\) C(Interrupt Mask Port 1)
y0022x C(AQ) \(\rightarrow\) C(Interrupt Mask Port 2)
yoo32x C(AQ) -> C(Interrupt Mask Port 3)
y0042x \(\quad C(A Q) \rightarrow C(I n t e r r u p t ~ M a s k ~ P o r \$ 4)\)
y0052x C(AQ) \(\rightarrow\) C(Interrupt Mask Port 5)
yo062x C(AQ) \(\rightarrow\) C(Interrupt Mask Port 6)

v0003x C(AQ)0.15 \(\rightarrow\) C(Interrupt Cells)(0,15) \(C(A Q) 36,51\) - \(C(I n t e r r u p t C e l l s i(16,31)\)
y0006x
or \(C(A Q) \rightarrow C(S t o r e ~ U n i t ~ M o d e ~ R e g i s t e r) ~\)
y0007x
where: \(\quad y=o c t a l\) value of \(Y 0,2\) as used to select SCU \(x=\) any octal digit

MODIFICATIONS: AII except DU, DL, CI, SC, SCR

INDICATORS: None affected
\begin{tabular}{ll} 
NOTES: & If the Processor does not have a Mask Register assigned in \\
the selected System Controller, a Store fault, Not \\
Control, will occur.
\end{tabular}
```

See Section IV, Program Accessiole Registers, for
description and use of the various regi sters.
Attempted execution on Normal or BAR Mode causes an
Iliegal Procedure Fault.

```


AARn
FORMAT:

SUMMARY:
-
\begin{tabular}{|c|c|}
\hline MODIFICATION & AII except DU, DL, CI, SC, SCR \\
\hline INDICATORS: & None affected. \\
\hline NOTESE & An alphanumeric descriptor is fetched from \(Y\) and \(C(Y) 21,22\) (TA field) is examined to determine the data type described. \\
\hline & If TA \(=0\) (9-bit data), \(C(Y) 18,19\) goes to \(C(P R n . C H A R)\) and zeros fill C(PRn.BITNO). \\
\hline & If \(T A=1(6-b i t d a t a)\) or \(T A=2(4-b i t\) data), \(C(y) 18,20\) is appropriately translated into an equivalent character and bit position that goes to C(PRn。CHAR) and C(PRn.BITNO). \\
\hline
\end{tabular}
```

Attempted repetition with RPT, RPD, or RPL causes an
Iliegal Procedure Fault.
LARn
Load Address Register n
FORMAT: EIS Single-Word Instruction (See Figure 2-1).
SUMMARY: For n = 0, 1, .... or 7 as determined by operation code
C(Y)0,23 - C(ARn)
MODIFICATIONS: All except OU, DL, CI, SC, SCR
INDICATORS2 None affected
NOTES8 Attempted repetition with RPT, RPD, or RPL causes an
Iliegal Procedure Fault.
LAREG
Load Address Registers
-FORMATE EIS SIngle-Word Instruction (See Figure 2-1).
SUMmARY\&
For n = 0, 1, ..., 7
C(Y+n)0,23 -> C(ARn)
MODIFICATIONS3 AII Except DU, DL, CI, SC, SCR
INOICATORS: None affected
NOTES: The hardware assumes Y15,17 = 000 and addressing is
incremented accordingly; no check is made.
Attempted repetition with RPT, RPD, or RPL causes an
Iflegal Procedure Fault.
LPL
Load Pointers and Lengths
FORMAT\& EIS Single-Word Instruction (See Figure 2-1).
SUMMARY: C(Y-block8) -> C(Decimal Unit Control Jata)
MODIFICATIONS: All exceDt DU, DL, CI, SC, SCR

```


ARAn

FORMAT:

SUMAARY:

MODIFICATIONS: -
INDICATORS:

NOTES:

ARn to Alphanumeric Descriptor
\(54 n\) (1)

EIS Single-Word Instruction (See Figure 2-1).

For \(n=0,1, \ldots\). or 7 as determined oy operation code
C(PRN.WORONO) \(\rightarrow C(Y) 0,17\)
If. C(Y)21,22 \(=00(T A\) code \(=0)\), then
C(PRn.CHAR) \(\rightarrow\) C(Y)18,19
\(0 \rightarrow C(Y) 20\)
If \(C(Y) 21,22=01\) (TA code \(=1\) ), then
(9 * C(PRN.CHAR) + C(PRN.BITNO) ( 6 -> C(Y)18,20
If \(C(Y) 21,22=10(T A\) code \(=2)\), then (9. C(PRN.CHAR) + C(PRn.BITNO) - 1) 4 - C(Y)18,20

AlI except DU, DL, CI, SC, SCR

None affected

This instruction is the inverse of AAR?.
The alphanumeric descriptor is fetched from \(Y\) and \(C(y) 21,22\) (TA field) is examined to defermine the data type described.
```

If TA = 0 (9-bit data), C(PRN.CHAR) goes to C(Y)18,19.

```
If \(T A=1\) (6-bit data) or \(T A=2\) ( 4 -bif data), C(PRn.CHAR)
and C(PRn.BITNO) are translated to an equivalent character
position that goes to \(C(Y) 18,20\).
If C(Y)21,22 = 11 (TA code \(=3\) ) or C(Y)23 \(=1\) (unused
bit), an lilegal Procedure Fault occurs.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

\section*{ARNn}

FORMAT:

SUMMARY: INDICATORS:

NOTES:

SARn

FORMAT:

SUMMARY 8

MODIFICATIONS:

INDICATORS:

ARn to Numeric Descriptor \(64 n\) (1)

EIS Single-Word Instruction (See Figure 2-1).

For \(n=0,1, \ldots\). or 7 as determined oy operation code
C(PRn.WORDNO) -> C(Y)0,17
If C(Y)zi \(=0(T N\) code \(=0)\), then C(PRN.CHAR) -> C(Y)18.19 \(0 \rightarrow C(Y) 20\)

If \(C(Y) 21=1(T N\) code \(=1)\), then
(9*C(PRn.CHAR) + C(PRn.BITNO) - 11 ( 4 - \(C(Y) 18,20\)

Ali except DU, DL, CI, SC, SCR

None affected

This instruction is the inverse of NARn.
The numeric descriptor is fetched from \(Y\) and \(C(Y) 2 i\) (TN bit) is examined.

If TN \(=0\) (9-bit datal, then C(PRn.CHAR) goes to C(Y) 18,19.

If \(\mathrm{TN}_{\mathrm{N}}=1\) (4-bit data), then C(PRn.CHAR) and C(PRn.BITNO) are translated to an equivalent cha-acter position that goes to Cirilis,20.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

Store Address Register \(n\)
00...0 - C(Y)24,35

All except \(D U, D L, C I, S C, S C R\)

None affected

NOTES8 Attempted repetition with RPT, RPD, or RPL causes an Itlegal Procedure Fault.

SAREG

FORMAT
EIS Single-Word Instruction (See Figure 2-1).

SUMMARY:
For \(n=0,1, \ldots ., 7\)
\(C(A R n) \rightarrow C(Y+n) 0,23\)
\(00 . . .0\) - \(C(Y+n) 24,35\)

MODIFICATIONS: Ail except OU, OL, CI, SC, SCR

INDICATORS:

NOTE
The hardware assumes Y15,17 \(=000\) and addressing is incremented accordingly; no check is made.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

SPL
Store Pointers and Lengths
447 (1)

FORMAT 8

SUMAARY \(:\)

MODIFICATIONS:

INDICATORS:

NOTES
The hardware assumes Y15,17 \(=000\) and addressing is incremented accordingly; no check is made.

See Section IV, Program Accessiole Registers, for description and use of Decimal Unit Control Data.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

\section*{-ELS_-Address-Register_Seecial_Arithmetica}

FORMAT:


Figure 2-12 EIS Address Register Special Arithmetic Instruction Format
ARn Number of Address Register selected
ADDRESS Literal word displacement value
OPCODE Instruction operation code
\(I\) Program Interrupt inhibit bit
A

REG
Use Address Register contents flag
Any Register Modifier except DU, DL, and IC

SUMMARY

MODIFICATIONS: None except \(A U, Q U, A L, Q L\), or \(X n\)
\begin{tabular}{ll} 
INDICATORS: & None affected \\
NOTES: & \\
& The steps described in SUMMARY define special 4-bit \\
& addition arithmetic for ADDRESS, \(C(P E G), C(P R n . W O R D N O)\),
\end{tabular}

```

A9BD
Add 9-Bit Displacement to Address Register 500 (1)
FORMAT:
SUMMARY:
MODIFICATIONS:
INDICATORS:
NOTES:
-
ABD
Add Bit Displacement to Address Register

FORMAT:

SUMMARY:

EIS Address Register Special Arithmetic Instruction (See Figure 2-12).

If $A=0$, then

ADDRESS + C(REG) / $36 \rightarrow C(P R n$. WORDNO)
(C(REG) modulo 36) / 9 - C(PRn.CHA२)
C(REG) modulo $9 \rightarrow$ C(PRn.BITNO)
If $A=1$, then
C(PRN.WORONO) + ADORESS + (9*C(PRn.CHAR) + $36 * C(R E G)$ + C(PRn.BITNO)) / $36 \rightarrow C(P R n$ - HORJNO)

```
        (19 * C(PRN.CHAR) * 36 * C(REG) *
    C(PRn.EITNO)) modulo 36) ( 9 - C(PRn.CHARI
    (9 * C(PRN.CHAR) + 36 * C(REG) *
    C(PRn.BITNO)) modulo 9 - C(PRn.BITNO)
MODIFICATIONS: None except AU, QU, AL, QL, or XN
INDICATORS: None affected
NOTES: The steps described in SUMMARY define special blt addition
    arithmetic for ADDRESS, C(REG), C(PRN.WORDNO),
    C(PRn.CHAR), and C(PRN.BITNO).
    The use of an Address Register is inherent; the value of
    bit 29 affects Address Preparation but not instruction
    decoding.
    Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.
Add Word Displacement to Address Register
507 (1)
    FORMAT8 EIS Address Register Special Arithmetic Instruction
*
SUMMARY:
MODIFICATIONS: None except AU, QU, AL, QL, and Xn
INDICATORS: None affected
NOTES: The use of an Address Register is inherent; the value of
bit 29 affects Address Preparation but not instruction
decoding.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.
```

| S4BDFORMAT:SUMMARY: |  | Subtract 4-bit Displacement from Address Register 522 (1) |
| :---: | :---: | :---: |
|  |  | EIS Address Register Special Arithmetic Instruction (See Figure 2-12). |
|  |  | If $A=0$, then |
|  |  | - (ADDRESS + C(REG) / 4) -> C(PRn.WJRONO) |
|  |  | - C(REG) modulo $4 \rightarrow$ C(PRn.CHAR) |
|  |  | - 4 * (C(REG) modulo 2) + $1 \rightarrow$ C(PRT.BITNO) |
|  |  | If $A=1$, then |
|  |  | ```C(PRN.HORDNO) - ADDRESS + (9 * C(PRN.CHAR) - 4* C(REG) + C(PRN.BITNO)) / 36 -> C(PRn.WORJNO)``` |
|  |  | ```((9 * C(PRN.CHAR) - 4 * C(REG) + C(PRn.BITNO)I modulo 36) / 9 -> C(PRn.CHAR)``` |
|  |  | ```4 * (C(PRN.CHAR) - 2 * C(REG) + C(PRn.BITNO) / 4) modulo 2 + 1 -> C(PRn.BITNO)``` |
|  | MODIFICATIONS: | None except $A U, Q U, A L, Q L$, or $X n$ |
|  | .INDICATORS: | None affected |
|  | NOTES | The steps described in SUMMARY define special 4-bit subtraction arithmetic for ADDRESS, C(२EG), C(PRn.WORDNO), C(PRn.CHAR), and C(PRN.BITNO). |
|  |  | The use of an Address Register is inverent; the value of bit 29 affects Address Preparation bat not instruction decoding. |
|  |  | Attempted repetition with RPT, RPD, or RPL causes an Illegal procedure Fault. |
| S6BD |  | Subtract 6-Bit Displacement from Address Register 521(1) |
|  | FORMAT: | EIS Address Register Special Arithmetic Instruction |



```
    The use of an Address Register is inverent: the value of
    bif 29 affects Address Preparation bjt not instruction
decoding.
Attempted repetition with RPT, RPD, or RPL causes an
Iliegal Procedure Fault.
SBD
FORMAT:
SUMMARY:
-
MODIFICATIONS: None except AU, QU, AL, QL, or Xn
INOICATORS:
NOTES:
Subtract Bit Displacement from Address Register 523 (1)
If A = 0, then
    - (ADDRESS + C(REG) / 36) -> C(PRn.NORDNO)
    - (C(REG) modulo 36) / 9 -) C(PRn.CHAR)
    - C(REG) modulo 9 -> - C(PRN.BITNO)
If }A=1,\mp@code{then
    C(PRN.WORDNO) - ADDRESS + (9 * C(PRn.CHAR) - 36 * C(REG)
        + C(PRN.BITNO)) / 36 -> C(PRn.WORJNO)
    ((9 * C(PRN.CHAR) - 36 * C(REG) +
        C(PRn.BITNO)) modulo 36) / 9 -> C(PRn.CHAR)
    (9 * C(PRN.CHAR) - 36 * C(REG) *
        C(PRN.BITNO)) modulo g-> C(PRN.BITNO)
The steps described in SUMMARY define soecial bit
subtraction arithmetic for ADORESS, C(REG), C(PRn.WORDNO),
C(PRn.CHAR), and C(PRn. BITNO).
The use of an Address Pegister is inlerent; the value of
bit 29 affects Address Preparation bat not instruction
decoding.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal procedure fault.
```

| FORMATE | EIS Address Register Special Arithmetic Instruction (See Figure 2-12). |
| :---: | :---: |
| SUMMARY 8 | If $A=0$, then |
|  | - (ADDRESS + C(REG)) $\rightarrow$ C(PRn。WORDNJ) |
|  | If $A=1$, then |
|  |  |
|  | OD $\rightarrow$ C(PRN.CHAR) |
|  | $0000 \rightarrow C(P R n . B I T N O)$ |
| MODIFICATIONS: | None except $A U, Q U, A L, Q L$, or $X n$ |
| INDICATORS: | None Affected |
| NOTES: | The use of an Address Register is inherent; the value of bit 29 affects Address Preoaration but not instruction decoding. |
|  | Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. |

## -ELS - Alohanumeric_Comoared

CHPC
Compare Alphanumeric Character Strings
106
(1)

FORMAT:


Figure 2-13 Compare Alphanumeric Strings (CMPC) EIS Muiti-hord Instruction Format

| FILL | Fill character for string extension |
| :---: | :---: |
| MF 1 | Modification Field for Operand Descriptor 1 |
| - MF2 | Modification Field for Operand Descriptor 2 |
| I | Program Interrupt inhibit bit |
| Y-charni | Address of *ieft-hand* string |
| CN1 | First character position of "left-hand" string |
| TA1 | Data type of *left-hand* string |
| N1 | Length of "left-hand" string |
| Y-charn2 | Address of "right-hand" string |
| CN2 | First character position of "right-hand" string |
| N2 | Length of *right-hand* string |

ALM Coding Format:

descna
Y-charg2\{(CN2)\},N2
$n=4$. 6, or 9 (TA2 is ignored)

SUMMARY 8

```
For i = 1,2,\ldots...minimum (N2,N2)
    C(Y-charg1)i-1 2: C(Y-charg2)i-1
```



FORMAT:


Figure 2-14 Scan Characters Double (SCD) EIS Multi-Word Instruction Format

| MF1 | Modification Fileld for Operand Descriptor 1 |
| :--- | :--- |
| MF2 | Modification Field for Operand Descriptor 2 |
| Y-charni | Program Interrupt inhibit bit |
| CN1 | Address of string |
| TA1 | First character position of string |
| N1 | Data type of string |
| Y-charn2 | Length of string |
| CN2 | Address of test character palr |
| Y3 | First character position of test character pair |
| A | Address of compare count word |
| REG | Indirect via Pointer Register flag for y |

ALM Coding Format:

```
sCd
descna
descna
arg
(MF1), (MF2)
descna descna
Y-charni[(CN1)],N1
Y-charn2[(CN2)]
\(\mathbf{n}=4,6\), or 9 (TA1 \(=2,1\), or 0 )
Y 3 [, tag]
```

| SUMMARY |  | For $1=1,2, \ldots, N 1-1$ <br>  |
| :---: | :---: | :---: |
|  |  |  |
|  |  | On instruction comotetion |
|  |  | 00.0.0 C(Y3)0.11 |
|  |  | i $\rightarrow$ C(Y3) 22,35 |
|  | MODIFICATIONS: | None except $A U$, $Q U, A L$, $Q L$, or $X n$ for $M F 1$ and REG None except $D U, A U, Q U, A L, Q L$, or $X n$ for MF2 |
| INDICATORS: |  | (Indicators not listed are not affected) |
| Taily Runout |  | If the string length count is exhausted without a match, or if $N 1=1$, then $O N$; otherwise OFF |
| NOTES8 |  | Botn the string and the test character pair are treated as the data type given for the string, ral. The data type given for the test character pair. TAZ, is ignored. |
|  |  | Instruction execution proceeds until a character pair match is found or the string length coant is exhausted. |
|  |  | If MFk.RL $=1$, then Nk does not contain the operand length; instead, it contains a register code for a register holding the operand length. |
|  |  | If MFk.ID $=1$, then the kth word fotioning the Instruction Word does not contain an Operand Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor. |
|  |  | If MF2.ID $=0$ and MFZ.REG $=D U$, then the second word following the Instruction Word does not contain an Operand Descriptor for the test character pair; instead, it contains the test character pair as a Direct Upper operand in bits 0,17 . |
|  | ! | Attempted execution with XED causes an Ilitegal Procedure Fault. |
|  | . | Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. |
| SCOR |  | Scan Characters Double in Reverse 121 (1) |
|  |  | - |
|  | FORMAT 2 | Same as Scan Characters Double (SCD) (See Figure 2-14). |
| SUMMARY 8 |  | For $\mathrm{i}=1,2, \ldots,{ }^{\text {c }}$ - 1 |
|  |  | C(Y-charni)N1-i-1,N1-i is C(Y-charg2)0.1 |

On instruction completion
$00 . .0$ - C(Y3)0,11
i $\rightarrow$ C(Y3) 12,35

MODIFICATIONS:

INDICATORS:

```
None excep f AU, QU, AL, QL, or Xn for MF1 and REG
None except DU, AU, QU, AL, QL, or XN for MF2
(Indicators not listed are not affected)
If the string length count is exhausted without a match,
or if N1 = 1, then ON; otherwise OFF
```

Taliy
Runous
NOTES: Both the string and the test character pair are treated as
the data type given for the string, TAl. The data trpe
given for the test character pair, tAZ, is ignored.
Instruction execution proceeds until a character pair
match is found or the string length coant is exhausted.
If MFK.RL $=1$, then Nk does not contain the operand
length; instead, it contains a rejister code for a
register holding the operand length.
It MFK.ID $=1$, then the kth word following the Instruction
Word does not contain an Oper and Descriptor; instead, it
contains an Indirect Pointer to the Operand Descriptor.
If MF2.ID $=0$ and MF2.REG $=D U$, then the second word
following the Instruction Word does not contain an Operand
Descriptor for the test character pair: instead, it
contains the test character pair as a Direct Upper operand
in bits $0,17$.
Attempted execution with XED causes an Illegal Procedure
Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure fault.

## FORMAT:



Figure 2-15 Scan with Mask (SCM) EIS Multi-Word Instraction Format

| MASK | Comparison bit mask |
| :---: | :---: |
| MF 1 | Modification Field for Operand Descriptor 1 |
| -MF2 | Modification Field for Operand Descriptor 2 |
| I | Program Interrupt inhibit bit |
| Y-charal | Address of string |
| CN1 | First character position of string |
| TA1 | Data type of string |
| N1 | Length of string |
| Y-charn2 | Address of test character |
| CN2 | First character position of test character |
| Y 3 | Address of compare count word |
| A | Indirect via Fointer Register fiag for Y |
| REG | Register moditier for Y3 |

## ALM Coding Formats

```
scm (MF1),(MF2)t,mask(octalexpression)]
descna Y-charn1[(CN1)],N1 D = 4, 6, or g (TA1 = 2, 1, or 0)
descna
arg
```

$$
\begin{aligned}
& y-c h a r n 2[(C N 2)] \\
& Y 3\{, t a g]
\end{aligned} \quad \bar{a}=4,6 \text { or } 9 \text { (TAL is ignored) }
$$



Taily Runout

NOTES:

If the string length count exhausts, then $O N$; otherwise, OFF

Both the string and the test character are treated as the data type given for the string, TAl. The data type given for the test character, TAZ, is ignored.

Instruction execution proceeds until a masked character match is found or the string length count is exhausted.

Masking and comparision is done on full 9-bit fields. If the given data type is not 9-bit (TAL $\neq 0)$, then characters from $C\left(Y-c h a r D_{1}\right)$ and $C(Y$-charg2) are high-order zero filled. Ali 9 bits of C(MASK) are used.

If MFi.RL $=1$, then N1 does not contain the operand lengtn; instead, it contains a rejister code for a register holding the operand length.

If MFK.ID $=1$, then the $k$ th word following the Instruction Word does not contain an Operand Descaiptor; instead, it contains an Indirect Pointer to the Operand Descriptor.

If MF2.ID $=0$ and MF2.REG $=D U$, then the second word following the Instruction Word does not contain an Operand Descriptor for the test character; instead, it contains the fest character as a oirect Upper ooerand in bits 0,8.

Attempted execution with XED causes an Illegal procedure

Fault.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure fault.

| FORMAT: | Same as Scan with Mask (SCM) (See Figure 2-15). |
| :---: | :---: |
| SUMMARY 8 | For characters $1=1,2, \ldots \ldots, N_{1}$ |
| , | For bits $\mathrm{J}=0,1, \ldots 8$ |
|  | ```C(Z))= C(MASK)J& ((C(Y-charnI)N1-1)) (C(Y-cha~n2)1)))``` |
|  | If $\mathrm{C}(2) 0,8=00 \ldots 0$, then |
|  |  |
|  | i $\rightarrow$ C(Y3)12,35 |
|  | otherwise, continue scan of c(y-charnil |
| MODIFICATIONS: | None except $A U$, $Q U, A L, Q L$, or $X n$ for $Y F 1$ and REG None except $D U, A U, Q U, A L, Q L$, or $X n$ for MF2 |
| INDICATORS* | (Indicators not listed are not affected) |
| Taliy Runout | It the string length count exhausts, then $O N$; otherwise, $O F F$ |
| NOTES\& | Both the string and the test character are treated as the data type glven for the string. TAl. The data type given for the test character, $T A Z, ~ i s ~ i g n o r e d . ~$ |
|  | Instruction execution proceeds until a masked character match is found or the string length cosnt is exhausted. |
|  | Masking and comparision is done on fuli g-bit fieldse If the given data type is not g-bit (TA1 $\neq 0$ ), then characters from $C(Y-c h a r g 1)$ and $C(Y-c h a r g 2)$ are high-order zero filled. All 9 bits of C(MASK) are used. |
|  | If MF1.RL $=1$, then N1 does not contain the operand length; instead, it contains a rejister code for a register holding the operand length. |
|  | If $M F K$.ID $=1$, then the $k$ th word following the Instruction Word does not contain an Operand Desc-iptor; instead, it |

If MF2.ID $=0$ and MF2.REG $=D U$, then the second word following the Instruction Word does not contain an Operand Descriptor for the test character; instead, it contains the test character as a Direct Upper ojerand in bits 0,8.

Attempted execution with XED causes an Illegal Procedure Fault.

```
Attempted repetition with RPT, RPD, or RPL causes an
```

Illegal Procedure Fault.

FORMAT:


Figure 2-16 Test Character and Translate (TCT) EIS Muiti-Word Instruction format


SUMMARY:

$$
\text { For } \begin{aligned}
i & =1,2, \ldots N 1 \\
m= & C(Y-c h a r g 1) i-1 \\
\text { If } & C(Y-c h a r 92) m-1 \neq 00 \ldots 0, \text { then } \\
& C(Y-c h a r 92) m-1 \rightarrow C(Y 3) 0,8
\end{aligned}
$$



| MOUIFICATIONS: |  |
| :---: | :---: |
| INDICATORS: | (Indicators not listed are not affected) |
| Taliy Runout | If the string length count exhausts, then on; otherwise, OFF |
| NOTES: | If the data type of the string to be scanned is not 9-bit (TA1 $\neq 0$ ). then characters fron c(Y-chargili are high-order zero filied in forming the table index, m. |
|  | Instruction execution proceeds until a non-zero table entry is found or the string length cojnt is exhausted. |
|  | If MF1.RL $=1$, then N1 does not contain the operand length; instead, it contains a register code for a register holding the operand length. |
|  | If MFi.ID $=1$, then the first word following the Instruction Word does not contain an Operand Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor. |
|  | Attempted execution with XED causes an Illegal Procedure Fault. |
| - | Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault. |

## FORMAT:



Figure 2-17 Move Alphanumeric Left to Right (MLR) EIS Multi-Hord Instruction Format

| FILL | Fill character for string extension |
| :---: | :---: |
| T | Truncation Fault enable bit |
| MF1 | Modification Field for Operand Descriptor 1 |
| MF2 | Modiflcation Field for Operand Descriptor 2 |
| Y-charni | Address of sending string |
| CN1 | First character position of sending sfoing |
| TA1 | Data type of sending string |
| N1 | Length of sending string |
| Y-charn2 | Address of recelving string |
| CN2 | First character position of receiving string |
| TA2 | Data type of receiving string |
| N2 | Length of receiving string |

ALM Coding Format:

```
descna
descna
mlr
```

SUMMARY:

## (MF1), (MF2) [, fill(octalexpression)] [, enablefault ]

 Y-charni[(CN1)],N1 $\quad D=4,6$, or $9(T A 1=2,1$, or 0$)$ $Y$-cnarn2l(CN2) $\mathrm{H}, \mathrm{N} 2 \quad \mathrm{n}=4,6$, or 9 (TA2 $=2,1$, or 0 )For $i=1,2, \ldots$ minimum (N1,N2)
$C(Y-c h a r n i) i-1 \rightarrow C(Y-c h a r n 2) i-1$

|  | If $N 1<N 2$, then for $i=N 1+1, N 1+2, \ldots, N 2$ C(FILL) $\rightarrow$ C(Y-charg2)i-1 |
| :---: | :---: |
| MODIFICATIONS: | None except $A U, Q U, A L, Q L$, or $X \cap$ for $Y F 1$ and MF2 |
| INOICATORS: | (Indicators not listed are not affected) |
| Truncation | If N 1 > N 2 then ON ; otherwise OFF |
| NOTES ${ }^{\text {S }}$ | If data types are dissimilar (TA1 $\neq$ TAZ), each character is high-order truncated or zero filled, as adpropriate, as it is moved. No character conversion takes place. |
|  | If N1 $>$ N2, then (N1-N2) trailing characters of c(y-charnil are not moved and the Trunzation indicator is set ON. |
|  | If N1 $<$ N2 and TA2 $=2$ (4-bit data) or 1 (6-bit data). then fill characters are high-order truncated as they are moved to C(y-charg2l. No characte conversion takes place. |
|  | If $N 1<N 2, C(F I L L) O=1, T A 1=1$, and $T A 2=2$, then C(y-chardi)Ni is examined for a GBCD overpunch sign. If a negative overpunch sign is found, then the minus sign character is placed in C(r-charg2in2; otherwise, a olus sign character is placed in C(y-charg2in2. |
|  | If MFK.RL $=1$, then $N K$ does not contain the operand length; instead, it contains a register code for a register holding the operand length. |
|  | If MFK.IO $=1$, then the kth word following the Instruction Word does not contain an Operand Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor. |
|  | $\mathrm{C}(\mathrm{Y}$-charn1) and $\mathrm{C}(\mathrm{y}$-charn2) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the Jperand Descriptors so that sending string (C(y-cha-口1)) data is not inadvertentiv destroved. |
|  | The user of string replication or overlaying is warned that the decimal Unit addresses the main store in unaligned (not on 0 modulo 8 boundary) units of $y$-block words and that the overlayed string (C(y-charn2)) is not refurned to main store until the unit of $y$-block 8 words is |

```
filled or the instruction completes.
If \(T=1\) and the Truncation indicator is set \(O N\) by
execution of the instruction, then a Truncation (Overfiom)
Fault occurs.
Attempted execution with XED causes an lliegal Procedure
Fault.
```

| FORMAT: | Same as Hove Alphanumeric Left to Right (MLR) (See Figure 2-17). |
| :---: | :---: |
| SUMMARY ${ }^{\text {S }}$ | For $i=1,2, \ldots \ldots, m i n i m u m(N 1, N 2)$ |
|  | $C(Y-c h a r n 1) N 1-i \rightarrow C(Y-c h a r n 2) N 2-i$ |
|  | If $\mathrm{N} 1<\mathrm{N} 2$, then for $\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 2+1, \ldots \mathrm{~N}$ |
|  | C(FILL) $\rightarrow$ C(Y-charn2)N2-i |
| MODIFICATIONS | None except $A U$, $Q U, A L, Q L$, or $X n$ for $M F 1$ and MF2 |
| INDICATORS 8 | (Indicators not listed are not affected) |
| Truncation | If N 1 > N 2 then ON : otherwise OFF |
| 'notese | If data types are dissimilar (TAL $\neq$ TAZ), each character is high-order truncated or zero filled, as appropriate, as it is moved. No character conversion takes place. |
|  | If $N 1 \geqslant N 2$, then (N1-N2) leading charateters of C(Y-charn1) are not moved and the Truncation indicator is set $O N$. |
|  | If N1 < N2 and TA2 = 2 (4-bit data) or 1 (6-bit data), then FILL characters are high-order trincated as they are moved to C(Y-charn2l. No character conversion takes place. |
|  | If MFk.RL $=1$, then Nk does not contain the operand length; instead, it contains a register code for a register holding the operand length. |
|  | If MFK.ID $=1$, then the $k$ th mord following the Instruction Word does not contain an Operand Descriptor; instead, contains an Indirect Pointer to the Doerand Descriptor. |
|  | C(Y-charni) and C(Y-charg2) may be ove-lapping strings; no check is made. This feature is useful for repilication of substrings within a larger string, but care must be |

exercised in the construction of the Operand Descriptors so that sending string (C(y-charal)) data is not inadvertentiy destroyed.

The user of string replication or overlaying is warned that the Decimal Unit addresses the main store in unaligned (not on 0 modulo 8 boundary) units of $\gamma$-block 8 words and that the overlayed string (C(y-charn2)) is not returned to main store until the unit of $Y$-blocik 8 words is filled or the instruction completes.

If $T=1$ and the Truncation indicator is set $0 N$ by execution of the instruction, then a Truncation (Overflowl Fault occurs.

Attempted execution with XED causes an Illegal Procedure fault.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

FORMAT 8


Figure 2-18 Move Alphanumeric Edited (MVE) EIS Multi-Word Instruction format

| MF1 | Modification Field for Operand Descriptor 1 |
| :--- | :--- |
| MF2 | Modification field for Operand Descriptor 2 |
| MF3 | Modification Field for Operand Descriptor 3 |
| Y-charni | Program Interrupt inhibit bit |
| CN1 | Address of sending string |
| TA1 | First character position of sending stoing |
| N1 | Data type of sending string |
|  | Length of sending string |


| Y-char92 | Address of MOP control string |
| :--- | :--- |
| CN2 | First character position of MOP control string |
| N2 | Length of MOP control string |
| Y-charg3 | Address of receiving string |


| CN3 | First character position of receiving string |
| :---: | :---: |
| TA3 | Data type of receiving string |
| N3 | Length of receiving string |
| ALM Coding Formats |  |
| mve <br> descna <br> desc9a <br> descna | (MF1), (MF2), (MF3) $\mathrm{n}=4,6$, or $9(T A 1=2,1$, or 0$)$ <br> $Y$-Char $1[(C N 1)], N 1$  <br> $Y$-Charg2[(CN2)],N2 $\mathrm{D}=4,6$ or 9 (TA3 $=2,1$, or 0$)$ |
| SUMMARY: | $C(Y-c h a r n 1) \rightarrow C(Y-c h a r n 3)$ under CiY_cnar92) MOP control |
|  | See "Micro Operations for Edit Instructions" later in this section for details of editing under MJP control. |
| MODIFICATIONS: | None except $A U, Q U, A L$, $Q L$, or $X n$ for $4 F 1, M F 2$, and MF3 |
| INDICATORS: | None affected |
| NOTES: | If data tyoes are dissimilar (TA1 $\neq$ TA3), each character of c(y-charnil is high-order truncated or zero filled, as appropriate, as it is moved. No cnaracter conversion takes place. |
|  | If the data type of the receiving string is not g-bit lta3 $\neq 0)$, then Insertion Characters are high-orcer truncated as they are inserted. |
|  | The maximum string length is 63. The $=$ ount fields N1, N2, and N3 are treated as modulo 64 numbers. |
|  | The instruction completes normaliy only if $N 3=$ ninimum (N1, N2,N3), that is, if the receiving string is the first to exhaust; otherwise, an Illegal Procedure Fault occurs. |
|  | If MFK.RL $=$ 1, then Nk does not contain the operand length; instead, it contains a register code for a register holding the operand lengthe. |
|  | If MFK.ID $=1$, then the kth word following the Instruction Word does not contain an Operand Descriptor: instead. it contains an Indirect Pointer to the Operand Descriptor. |
|  | C(Y-charnil and C(Y-charn3) may be ove-lapping strings; no |

check is made. This feature is useful for replication of
substrings within a larger string, but care must be exercised in the construction of the Jperand Descriptors so that sending string (Cir-chargi)) data is not inadvertently destroyed.

The user of string replication or overlaying is warned that the becimal Unit addresses the main store in unaligned (not on 0 modulo 8 boundary) units of y-biock 8 words and that the overlayed string (C(y-chern3)) is not returned to main store until the unit of y-biccikg worcs is

## FORMAT:



Figure 2-19 Move Aiphanumeric with Transiation (MVT) EIS Multi-Word
Instruction Format

FILL
T

MF1
MF2
Y-charal
CN1
TA1
N1

Y-charg2
CN2
TA2
N2
Y-char93

Fill character for string extension
Truncation Fault enable bit
Modification Field for Operand Descriptor 1
Modification Field for Operand Descriptor 2
Address of sending string
First character position of sending st-ing
Data type of sending string
Length of sending string

Address of receiving string
First character position of receiving string
Data type of receiving string
Length of receiving string
Address of char acter translation table

REVIEW DRAFT

$$
2-202
$$

ALM Coding Format:
mut
descna
descna ar 9
(MF1), (MF2)t, fili(octalexpression)]f, enabiefaulti
Y-charnil(CN1)],N1 $\quad n=4,6$ or 9 (TA1 $=2,1$, or 0 ) $Y$-charg2[(CN2)], N2 $\quad \mathrm{n}=4,6$, or $9(T A 2=2,1$, or 0$)$ Y-charg3[,fag)

For $1=1,2, \ldots$ minimum (N1,N2)
$m=C(Y-c h a r n 1) i-1$
C(Y-char93)m-1 $\rightarrow C(y-c h a r n 2) i-1$
If $\mathrm{N}_{1}<\mathrm{N} 2$, then for $\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 2+2, \ldots, \mathrm{~N}_{2}$
$m=C(\dot{F} I L L)$
$C(Y$-char 93$) m-1 \rightarrow C(Y-c h a r n 2) 1-1$

MODIFICATIONS: None except $A U$, $Q U, A L, Q L$, and $X n$ for MFI, MF2, and REG
INDICATORS:

Truncation If NI $>\mathrm{N} 2$ then ON ; otherwise OFF

NOTES:
If the data tyoe of the receiving field is not g-bit (TAL

* 0), then characters from $C(Y-c h a r g 3)$ are high-order truncated, as appropriate, as they areemoved.

If the data tyoe of the sending field is not g-bit ITAi $\neq$ 0). then characters from $C(y-c h a r g i l$ are high-order zero filied when forming the table index.

If $N 1$, N2, then (N1-N2) leading characters of C(Y-charg1) are not moved and the Truncation indicator is set $0 N$.

If MFKoRL $=1$, then NK does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID $=1$, then the $k$ th word following the Instruction Word does not contain an Oper and Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor.

```
C(Y-charn1) and C(Y-charn2) may be ove-lapping strings; no
check is made. This feature is useful for replication of
substrings within a larger string,"but care must be
exercised in the construction of the Operand Descriptors
so that sending string (C(y-charg1)) data is not
inadvertently destroyed.
The user of string replication or overlaying is warned
that the Decimal Unit addresses the main store in
```

unaligned (not on 0 modulo 8 boundary) units of Y-block 8 words and that the overlayed string (C(Y-charg2)) is not returned to main store until the unit of p-block8 words is filled or the instruction completes.
If $T=1$ and the Iruncation indicator is set $O N$ by execution of the instruction, then a Truncation (Overflowl Fault occurs.
Attempted execution with XED causes an Illegal procedure Fault.
Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure fault.

## FORMAT:



Figure 2-20 Compare Numeric (CMPN) EIS Multi-Word Instauction Format

Key

## MF 1

MF2

I

Y-charn1
CN:
a TN1
S 1
SF 1
$N 1$
Y-charn2
CN2
b TN2
S2

SF 2
N2

Modification Field for Operand Descriptor 1
Modification Fiefd for Operand Descriptor 2
Program Interrupt inhibit bit
Address of "left-hand" number
First character position of "left-hand" number

Data type of "left-hand" number
Sign and decimal type of "left-hand" number
Scaling factor of "left-hand" number
Length of "left-hand* number
Address of "right-hand" number
First character position of "right-hand" number
Data trpe of "right-hand" number
Sign and decimal type of "right-hand" number

Scaiing factor of "right-hand" number
Length of "right-hand" string

| cmon descalfl. descalti. | (MF1), (MF2) <br>  |
| :---: | :---: |
| SUMMARY | C(Y-charni) : $\mathrm{C}_{\text {c }} \mathrm{C}$ (-charg2) as numeric values |
| MODIFICATIONS: | None excot $A U$, $Q U, A L, Q 1$, or $X$, for MF1 and MF2 |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero |  |
| Negative | If C(Y-chargi) > C(Y-chargl), then ON; otherwise OFF |
| Carry | If $\mathrm{fC}(\mathrm{Y}$-charg1): > C (Y-charg2) l , then OFF, otherwise $O N$ |
| NOTES: | Comparison is made on 4-bit numeric values containe o in each character of C(Y-charnk). If either given data tyde is 9-bit (TNk $=0$ ), characters from C(Y-char9k) are nigh-order truncated to 4 bits before comparison. |
|  | Sign characters are located according to information in CNE, SK, and Nk and interpreted as 4-bit fields; 9-bit sign characters are high-order truncated before interpretation. The sign character 15 loctall is interpreted as a minus sign; all other legal sign characters are interpreted as plus signs. |
|  | The position of the decimal point in C(Y-charak) is determined from information in CNk, Sk, SFk, and Nk. |
|  | Comparision begins at the decimal position corrsponding to the first digit of the oper and with the larger number of integer digits and ends with the last gigit of the operand with the larger number of fraction digits. |
|  | Four-bit numeric zeros are used to represent digits to the left of the first given digit of the operand with the smaller number of integer digits. |
|  | Four-bit numeric zeros are used to represent digits to the right of the last given digit of the operand with the smaller number of iraction digits. |
|  | Instruction execution proceeds until an inequality is found or the larger string length count is exhausted. |

If MFk.RL $=1$, then $N_{k}$ does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID $=1$, then the kth word following the Instruction Word does not contain an Operand Desc-iptor; instead, it contains an Indirect Pointer to the Operand Descriptor.

[^0]
## -ELS - Numerle Moved

MVN

## FORMAT:



Figure 2-21 Move Numeric (MVN) EIS Muiti-Word Instruction Format
kex

| P | 4-bit data sign character control |
| :---: | :---: |
| T | Truncation Fault enable bit |
| $R$ | Rounding flag |
| MF1 | Modification Field for Operand Descriptor 1 |
| HF2 | Modification Field for Operand Descriptor 2 |
| 1 | Program Interrupt inhibit bit |
| y-charni | Address of sending number |
| CN1 | First character dosition of sending number |
| TN1 | Data type of sending number |
| S1 | Sign and decimal trpe of sending numben |
| SF 1 | Scaling factor of sending number |
| N1 | Length of sending number |
| Y-charn2 | Address of receiving number |

CN2 First character position of receiving number
b TN2

S2
SF 2
N2
Data trpe of receiving number
Sign and decimal type of receiving numoer
Scaling factor of receiving number
Length of receiving string


| SUMMARY | C(Y-charni) converted and/or rescaled $\rightarrow$ C (Y-charn2) |
| :---: | :---: |
| MODIFICATIONS: | None except $A U$, $Q U, A L, Q L$, or $X$, for MFI and MF2 |
| INDICATORS: | (Indicators not iisted are not affected) |
| Zero | If $C(Y$-char $2 \mathbf{2})=$ decimal 0 , then $O N$; otherwise OFF |
| Negative | If a minus sign character is moved to C(Y-chara2), then ON: otherwise OFF |
| Truncation | If low-order digit truncation occurs without rounding, then ON; otherwise OFF |
| Overfiom | If fixed point integer overflow occurs, then $O N$; otherwise unchanged. (See NOTES) |
| Exponent Overfiom | If exponent of floating point result exceeds +127, then ON: otherwise unchanged. |
| Exponent Underflow | If exponent of floating point result is less than -128 , then ON; otherwise unchanged. |
| NOTES 2 | If data types are dissimilar (TN1 $\mathcal{T N Z ) , ~ e a c h ~ c h a r a c t e r ~}$ is high-order truncated or filled, as appropriateg as it is moved. The fill data used is "00011"b for digit characters and ${ }^{\circ 0} 00010^{\circ} \mathrm{b}$ for sign characters. |
|  | If TN2 and S2 specify a 4-bit signed number and S2 specify a 4 -bit signed number and $P=1$, then a legal pius sign character in C(y-charni) is converted to 13 (octal) as it is moved. |
|  | If N2 is not large enough to hold the integer part of c(Y-charnll as rescaled by SF2, an overflow condition exists; the Overflon indicator is set $O N$ and an Overflom Fault occurs. This implies that an unsigned fixed point receiving field has a minimum length of 1 character; a signed fixed point field, 2 characters; and a fioating point field, 3 characters. |
|  | If N2 is not large enough to hold all the given digits of |

C(Y-charnil as rescaled by $S F 2$ and $R=0$, then a truncation condition exists; data movement stops when C(Y-charn2l is filled and the Truncation indicator is set ON. If $R=1$, then the last digit moved is rounded accorcing to the absolute value of the remaining digits of c(y-charnil and the instruction completes normally.

If MFK.RL $=1$, then NE does not contain the operand length; instead, it contains a register code for a register holding the operand length.


FORMAT:


Figure 2-22 Move Numeric Edited (MVNE) EIS Multi-Word Instruction Format

MF1
MF2
-MF 3

I

Y-charni
CN1
TN1
S1
N1
Y-char 92
CN2
N2
Y-charn3
CN3

Modification Field for Operand Descriptor 1
Modification Field for Operand Descriptor 2 Modification Field for Operand Descriptor 3 Program Interrupt inhibit bit Address of sending string First character position of sending string Data type of sending string Sign and decimal type of sending string Length of sending string Address of MOP control string First character position of MOP control string Length of MOP control string Address of receiving string First character position of receiving string

## ALH Coding Format:

| mune | (MF1), (MF2), (MF3) | - |
| :---: | :---: | :---: |
| descolifils,ns,tsl | Y-chargi[(CN1)],N1 | $\mathrm{n}=4$ or 9 |
| desc9a | Y-charg2 [ (CN2) ],N2 |  |
| descna |  | $0=4,6$, or 9 |

SUMMARY:

MODIFICATIONS: None except $A U$, $Q U, A L, Q L$, or $X n$ for $Y F 1, M F 2$, and MF3
$C(Y-c h a r ম 1) \rightarrow C(Y-c h a r \Delta 3)$ under $C\left(Y_{2} c n a r 92\right)$ MOP control
See "Micro Operations for Edit Instructions* later in this section for details of editing under MJP control.

INDICATORS
None affected

NOTES:
If data types are dissimilar (TA1 $\neq$ TA3), each character of C(y-charg1) is high-order truncated or zero filled, as appropriate, as it is moved. No character conversion takes place.

If the data tyoe of the recelving string is not g-bit tTA3 $\neq 0$, then Insertion Characters are high-order truncated as they are inserted.

The maximum string length is 63. The count fields N1. N2, and N3 are treated as modulo 64 numbers.

The instruction completes normally oniv if N3 = minimum (N1,N2,N3), that is, if the receiving string is the first to exhaust; otherwise, an Illegal Procedure Fault occurs.

If MFK-RL $=1$. then NK does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFK.ID $=1$, then the kth word following the Instruction Word does not contain an Operand Desc-iptor: instead, it contains an Indirect Pointer to the Operand Descriptor.

C(Y-charni) and C(Y-charn3) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the jperand Descriptors so that sending string (C(Y-chargi)) data is not inadvertentiv destroyed.

The user of string replication or overlaying is warned that the Decimal unit addresses the main store in

[^1]
## FORMAT 8



Figure 2-23 Combine Bit Strings Left (CSL) EIS Multi-Word Instruction Format

| $F$ | Fill bit for string extension |
| :---: | :---: |
| BOLR | Boolean result control field |
| -T | Truncation Fault enable bit |
| MF 1 | Moditication Fleld for Operand Descriptor 1 |
| MF2 | Modification Field for Operand Descriptor 2 |
| 1 | Program Interrupt inhibit bit |
| Y-biti | Address of msending* string |
| C1 | First character position of "sending* string |
| B1 | First bit position of "sending" string |
| N1 | Length of "sending* string |
| r-bit2 | Address of "receiving* string |
| 62 | First character position of "receiving* string |
| B2 | First bit position of "receiving* string |
| N2 | Length of "receiving* string |

ALM Coding Format:

```
    csi {MF1),(MF2)[.enablefault]{,bool(octalexpression)l{,fil(10:1)]
    descb Y-biti[(BITNO1)],N1
    descb Y-bit2[(BITNO2)],N2
```



If MFk.ID = 1, then the kth word following the Instruction Word does not contain an Oper and Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor.
$C(y-b i \nmid 1)$ and $C(y-b i \dagger 2)$ may be overlapoing strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the jperand Descriptors

```
inadvertentiy destroyed.
The user of string replication or ovarlaying is warned that the Decimal Unit addresses the main store in unaligned (not on 0 modulo 8 boundaryl units of y-blocks words and that the overlayed string (c (y-bit2)) is not returned to main store until the unit of \(y\)-block 8 words is filled or the instruction completes.
If \(T=1\) and the Truncation indicator is set \(0 N\) by execution of the instruction, then 3 T-uncation (overflow) Fault occurs.
Attempted execution with XED causes an Illegal Procedure Fault.
Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.
\begin{tabular}{|c|c|}
\hline FORMAT \({ }^{\text {P }}\) & Same as Combine Strings Left (CSL) (See Figure 2-23). \\
\hline \multirow[t]{6}{*}{SUMMARY 8} & For \(1=\) bits 1, 2, ..., minimum (N1,N2) \\
\hline & \(m=C(Y-b i t i) N i-1\) il \(C(Y-b i t 2) N 2-1\) \\
\hline & C(BOLR)m \(\rightarrow\) C \(C(Y-b i+2) N 2-i\) \\
\hline & If \(\mathrm{N} 1<\mathrm{N} 2\), then for \(\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 1+2, \ldots \mathrm{~N}\) \\
\hline & \(m=C(F): 1: C(Y-b i+2) N 2-i\) \\
\hline & \(C(B O L R) m \rightarrow C(Y-b i t 2) N 2-i\) \\
\hline MODIFICATIONS: & None except \(A U, Q U, A L, Q L\), or \(X n\) for \(M=1\) and MF2 \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(Y-b i t 2)=O D \ldots D\), then ON; otherwise OFF \\
\hline Truncation & If \(\mathrm{N} 1>\mathrm{N} 2\). then ON ; otherwise OFF \\
\hline NOTES: & If N1 \(>\) N2, the high order (N1-N2) bits of C(Y-bit1) not processed and the Truncation indicator is set ON. \\
\hline
\end{tabular}
The bit pattern in C(BOLR) defines the Boolean operation
to be performed. Any of the sixteen dossibie Boolean
operations may be used. See NOTES under Combine Strings
Left (CSL) instruction for examples of BOLR.
If MFK.RL \(=1\), then Nk does not contain the operand
length; instead, it contains a register code for a ength; instead, it contains a rejister code for a register holding the operand length.
```

```
If MFk.ID = 1, then the kth word following the Instruction
Word does not contain an Operand Descriptor; instead, it
contains an Indirect Pointer to the Operand Descriptor.
C(Y-bit1) and C(Y-bit2) may be ove-lapping strings; no
check is made. This feature is useful for replication of
substrings within a larger string, but care must be
exercised in the construction of the Jperand Descriptors
so that sending string (c(y-biti)) data is not
inadvertentiy destroyed.
The user of string replication or overlaying is warned
that the Decimal Unit addresses the main store in
unaligned (not on 0 modulo 8 boundary) units of Y-block8
words and that the overlayed string (C(Y-bit2)) is not
returned to main store until the unit of Y-block8 words is
filled or the instruction completes.
If T = 1 and the Truncation indicator is set ON by
execution of the instruction, then a Truncation (Overflow)
Fault occurs.
Attempted execution with XED causes an Illegal Procedure
Fault.
Attempted repetition with RPT, RPD, or RPL causes an
I|legal Procedure Fault.
```


## -ELS_-8it-Siring_Compared

CMPB
Compare Bit Strings
066 (1)

FORMAT:


Flgure 2-24 Compare Bit Strings (CMPB) EIS Multi-Word Instruction format

F
$\boldsymbol{T}$
.MF 1
HF2

I

Y-bit1
C1
B1
N1
Y-bit2
C2
B2
N2

Fill bit for string extension
Iruncation Fault enable bit
Modification Fleld for Operand Descriptor 1
Modification Field for Operand Descriptor 2
Program Interrupt inhibit bit
Address of "left hand" string
First character position of "left hand" string
First bit position of "left hand" string
Length of "left hand" string
Address of "right hand" string
First character position of "right hand" string
First bit position of "right hand" strlng
Length of "right hand" string

ALM Coding Formats

$$
\begin{array}{ll}
\text { cmpb } & \text { (MFi), (MF2)I-enablefault]I,fill(011)] } \\
\text { descb } & Y-b i t i[(B I T N O 1)], N 1 \\
\text { descb } & Y-b i t 2[(B I T N O 2)], N 2
\end{array}
$$

SUMMARY:
For $\mathrm{i}=1,2, \ldots$, minimum $(N 1, N 2)$

C(Y-biti)i-1 23 C(Y-bit2)i-1
If $N 1<N 2$, then for $i=N 1+1, N 1+2, \ldots . . N 2$
C(FILL) : : C(Y-bit2)i-1
If $N 2<N 2$, then for $i=N 2+1, N 2+2, \ldots ., N 1$ C(Y-biti)i-1: $: C(F I L L)$


NOTES: Instruction execution proceeds until an inequality is found or the larger string length count is exhausted.

If MFK.RL $=1$, then $N K$ does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFK.ID $=1$, then the kth word following the Instruction Word does not contain an Operand Desc-iptor; instead, it contains an Indirect Pointer to the Operand Descriptor.

Attempted execution with XED causes an Illegal Procedure Fault.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

| SZTL | Set Zero and Truncation Indicators <br> with Bit Strings Left |
| :---: | :---: |
| FORMATS | Same as Combine Strings Left (CSL) (Sea Figure 2-23). |
| SUMMARY 3 | For $1=$ bits 1, 2, .... minimum (N1,N2) |
|  | $m=c(y-b i t 1) i-1: 1: C(Y-b i t 2) i-1$ |
|  | If $\mathrm{C}(B O L R) \mathrm{m} \neq 0$, then terminate |
|  | If N 1 < N 2 , then for $\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 1+2, \ldots . . \mathrm{N} 2$ |
|  | $m=C(f)$ i: $C(Y-b i t 2) i-1$ |
|  | If $C(B O L R) m \neq 0$, then terminate |
| MODIFICATIONS | None except $A U$, $Q U, A L, Q L$, or $X X^{\prime}$ for $M F 1$ and MF2 |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $\mathrm{C}(\mathrm{BOLR}) \mathrm{m}=0$ for all i , then ON; otherwise off |
| Truncation | If N 1 > N 2 , then ON ; otherwise OFF |
| NOTES8 | If N1 > N2, the low order (N1-N2) bits of C(Y-biti) are not processed and the Truncation indicator is set ON. |
|  | The execution of this instruction is identical to Combine Strings Left (CSL) except that C(BOLR) in is not placed into C(Y-bit2)i-1. |
|  | The bit pattern in $C(B O L R)$ defines the Boolean operation to be performed. Any of the sixteen possible Boolean operations may be used. See NOTES under Combine Strings Left (CSL) instruction for examples of BOLR. |
|  | If MFK.RL $=1$, then $N k$ does not contain the operand length; instead, it contains a register code for a register holding the operand length. |
|  | If MFK.ID $=1$, then the $k$ th word foliowing the Instruction Word does not contain an Operand Desc-iptor; instead, it contains an Indirect Pointer to the Operand Descriptor. |
|  | If $T=1$ and the truncation indicator is set $O N$ by |
| - | execution of the instruction, then a Truncation (Overflow) Fault occurs. |
|  | Attempted execution with XED causes an Illegal Procedure Fault. |
|  | Attempted repetition with RPT, RPD, or RPL causes an Itlegal Procedure fault. |

Set Zero and Truncation Indicators 065 (1) with Bit Strings Right

Same as Combine Strings Left (CSL) (See Figure 2-23).

For $i=b i t s 1,2, \ldots$ minimum (Ni,N2)
$m=C(Y-b i t 1) N 1-i \quad: \quad C(Y-b i t 2) N 2-i$
If $C(B O L R) m \neq 0$, then terminate
If N1 < N2, then for $i=N 1+1, N 1+2, \ldots$. N2
$m=C(F): C(Y-b i t 2) N 2-i$
If $C(B O L R) m \neq 0$, then terminate

MODIFICATIONS: None except $A U, Q U, A L, Q L$, or $X n$ for MFi and MF2

INDICATORS:
(Indicators not listed are not affected)

Zero If $C(B O L R) m=0$ for ali i, then $O N$; otherwise OFF
Truncation If $N 1>N 2$, then $O N$; otherwise OFF

If N1 > N2, the low order (N1-N2) bits of C(Y-biti) are not processed and the Truncation indicator is set $O N$.

The execution of this instruction is identical to Combine Strings Right (CSR) except that c(BOLZ)m is not placed into C(Y-bit2)N2-i.

The bit patiern in C(BOLR) defines the Boolean operation to be performed. Any of the sixteen possible Soolean operations may be used. See NOTES under Combine Strings Left (CSL) instruction for examples of BOLR.

If MFk.RL $=1$, then $N_{k}$ does not contain the operand length; instead, it contains a rejister code for a register holding the operand length.

If MFk.ID $=1$, then the $k$ th word following the Instruction Word does not contain an Operand Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor.

If $T=1$ and the Truncation indicator is set on by execution of the instruction, then a Truncation (Overflow)

Fault occurs.

Attempted execution with XED causes an Lllegal Procedure Fault.

Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

```
-ELS - Data_Conversiena
BTD
Binary to Decimal Convert
301 (1)
```

FORMAT 8


Figure 2-25 Binary to Decimat Convert (BTD) EIS Muiti-Hord Instruction Format


| btd | (MF1), (MF2) |
| :--- | :--- |
| descgns | $Y-c h a r 91((C N 1)], N 1$ |
| descD[Is,ns,ts) | $Y$-charn2[(CN2)],N2 $\quad a=4$ or 9 |

SUMMARYE
C(Y-char91) converted to decimal -> C(Y-charg2)

| MODIFICATIONS: | None except $A U$, $Q U$, $A L$, $Q L$, or $X$, for $M F 1$ ad MF2 |
| :---: | :---: |
| INOICATORS: | (Indicators not listed are not affectej) |
| Zero | If C(Y-charn2) = decimal 0 , then ON: otherwise OFF |
| Negative | If a minus sign character is moved to C(Y-chara2), then ON: otherwise OFF |
| Overfiom | If fixed point integer overfiom occurs, then on; otherwise unchanged (See NOTES) |
| NOTES: | C(Y-chargi) contains a two ${ }^{\circ}$ complement binary integer aligned on g-bit character bounjaries with length $0<N 1$ $<=8$. |
|  | If TN2 and S2 specify a 4 -bit signed namber and $P=1$, then if $C(Y-c h a r g 1)$ is positive (bit of $C(Y-c h a r 91) 0=$ 0 ), then the 13 (octal) pius sign character is moved to C(Y-charn2) as appropriate. |
|  | The scaling factor of C(Y-charn2), SF2, must be 0 . |
|  | If N2 is not large enough to hold the digits of c(y-chargil an overflow condition exists; the puerflow indicator is set $O N$ and an Overflow Fault occurs. This implies that an unsigned fixed point receiving field has a minimum length of 1 character and a signed fixed point field, 2 characters. |
|  | If MFK.RL $=1$, then Nk does not contain the operand length; instead, it contains a register code for a register holding the operand length. |
|  | If MFK.ID $=1$, then the kth word following the Instruction Word does not contain an Operand Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor. |
|  | C(Y-char91) and C(Y-charn2) may be overlapping strings; no check is made. |
|  | Attempted conversion to a floating point number (S2 = 0) or attempted use of a scaling factor (SF2 $\neq 0$ ) causes an Illegal Procedure Fault. |
| . | If $N 1=0$ or $N 1 \geqslant 8$ an Illegal Procedure Fault occurs. |
|  | Attempted execution with XED causes an Illegal Procedure Fault. |

Attempted repetition with RPT, RPD, or RPL causes an Iliegal Procedure Fault.

## FORMAT:



Figure 2-26 Decimal to Binary Convert (DTB) EIS Muli i-Hord Instruction Format
key
MF1 Modification Field for Operand Descriptor 1
MF2 Modification Field for Operand Descriptor 2

I Program Interrupt inhibit bit
-Y-charn1
CN1 First character position of decimal number
a TNI
S1 Sign and decimal type of decimal numbe*
N1 Length of decimal number
Y-chara2 Address of binary number
CN2 First character position of binary numoer
N2 Length of binary number in characters

## ALM Coding Formatz

```
descn[\s,ns,ts]
desc9ns
(MF 1), (MF 2)
Y-charg1{[CN1)},N1 D=4 or 9
Y-char92{(CN2)],N2
```

SUMMARY 8
$C\left(Y-c h a r \_1\right)$ converted to binary $\rightarrow C(Y-c h a r 92)$

MODIFICATIONS: None except $A U$, $Q U, A L, Q L$, or $X n$ for MFI ad MF2

INDICATORS: (Indicators not listed are not affected)

REVIEW DRAFT

| Zero | If $C(Y-c h a r g 2)=0, ~ t h e n ~ O N: ~ o t h e r w i s e ~ O F F ~$ |
| :--- | :--- |
| Negative | If a minus sign character is tound in C(Y-chargil, then |
| $O N ;$ otherwise OFF |  | unchanged (See NOTES)

NOTESE


## FORMAT 8



Figure 2-27 Add Using 2 Decimal Operands (AD2D) EIS Multi-Word Instruction Format
kex

| P | 4-bit data sign character control |
| :---: | :---: |
| $\bullet T$ | Truncation Fault enable bit |
| R | Rounding tlag |
| MF1 | Modification Field for Operand Descriptor 1 |
| MF2 | Modification Field for Operand Descriptor 2 |
| 1 | Program Interrupt inhlbit bit |
| Y-charni | Address of augend (AD2D), minuend (SB2D), multiplicand (MP2D), or divisor (DV2D) |
| CN1 | First character position of a ugend (AD2D), minuend (SB2D), multipicand (MP2D), or divisor (DV2D) |
| TN1 | Data type of augend (AD2D), minuend (SB2D), wultiplicand (MP2D), or divisor (DV2D) |
| S1 | Sign and decimal type of augend (AD2D), minuend (SB2D), multiplicand (HP2D), or divisor (DV2D) |
| SFi | Scaling factor of augend (AD20), minuend (SB2D), |

multiplicand (HP2D), or divisor (DV2D)
N1
Length of augend (AD2D), minuend (SB2D), multiplicand (MP2D), or divisor (DV20)

Y-chard2 Address of addend and sum (AD2D), subtrahend and difference (SB2D), multiplier and product (MP2D), or dividend and quotient (OVZD)

First character dosition of addend and sum (AD2D), subtrahend and difference (SB2D), multiplier and product (MP2D), or dividend and quotient (DV2D)
b TN2
Data type of addend and sum (AD2D), subtratend and difference (SBZD), multiplier and oroduct (MPZD), or dividend and quotlent (DV2D)

S2

SF 2

N2
Sign and decimal type of addend and sum (AD2D), subtranend and difference (SB2D), multiplier and oroduct (MP2D), or dividend and quotient (DV2D)

Scaling factor of addend and sum (AD2D), subtrahend and difference (SB2O), multiplier and product (MP2D), or dividend and quotient (OVZD)

Length of addend and sum (AD2D), subtrahend and difference (SB2D), multiplier and product (MP2D), or dividend and quotient (OV2D)

## ALM Coding Formatz


-

| SUMMARY 2 | C(Y-charn1) + C(Y-charn2) $\rightarrow$ C(Y-charn2) |
| :---: | :---: |
| MODIFICATIONS: | None except $A U, Q U, A L$, $Q L$, or $X_{n}$ for $\mathrm{MFP}_{1}$ and MF2 |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If C(Y-charn2) = decimal 0 , then ON; otherwise OFF |
| Negative | If C(Y-charn2) is negative, then ON; otherwise off |
| Truncation | If the truncation concition exists without rounding, then ON; otnerwise OFF (See NOTES) |
| Overilow | If the overflow condition exists, then $O N$; otherwise unchanged (See NOTES) |
| Exponent Overflow | If exponent of floating point result exceeds 127 then ON; otherwise unchanged. |
| Exponen ${ }^{\text {a }}$ | If exponent of floating point result is less than -128 |

Underflow then ON; otherwise unchanged

NOTES: If TN2 and S2 specify a 4-bit signed number and $p=1$, then the 13 loctal) plus sign ciaracter is placed appropriately if the result of the operation is positive.

If N2 is not large enough to hold the integer part of the result as scaled by SF2, an overflow condition exists; the Overflow indicator is set ON and an Overflow fault

```
occurs. This implies that an unsigned fixed point
receiving lield has a minimim lengtn of 1 character: a
signed flxed Doint field, 2 characters; and a floating
point field, 3 char acters.
If N2 is not large enough to nold all the digits of the
result as scaled by SF2 and R = 0, then a truncation
condition exists; data movement stops when C(y-charn2) is
filled and the Truncation indicator is set ON. If R = 1,
then the last digit moved is rounded according to the
absolute value of the remaining digits of the result and
the instruction comoletes normally.
If MFK.RL = 1, then NK does not contain the operand
length; instead, it contains a register code for a
register holding the operand length.
If MFk.ID = 1, then the kth word following the Instruction
Word does not contain an Operand Descriptor; instead, it
contains an Indirect Pointer to the Ooərand Descriptor.
C(Y-charni) and C(Y-charn2) mav be ove-lapping strings; no
check is made.
If T = 1 and the Truncation indicator is set ON by
execution of the instruction, then a Truncation (Overflow)
Fault occurs.
Detection of a character outside the range {0, i1] (octal)
in a digit position or a character outside the range
[12,17] loctal) in a sign position causes an lliegal
Procedure Fault.
Attempted execution wlth XED causes an Illegal Procedure
Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Iliegal Procedure Fault.
```

FORMAT:


Figure 2-28 Add Using 3 Decimal Operands (AD3D) EIS Multi-Hord Instruction Format
kex
$p$

- $T$

R
MF 1
MF2
MF3
I
Y-charn1

CN1
a TN1

S1

SF 1

Ni

Y-charn2

1 Sign and decimal type of augend (AD3D), minuend (SB3D),
multiplicand (HP3D), or divisor (DV3D)
4-bit data sign character control
Truncation Fault enable bit
Rounding flag
Modification Field for Operand Descriptor 1
Modification Field for Operand Descriptor 2
Modification Field for Operand Descriptor 3
Program Interrupt inhibit bit
Address of augend (AD3D), minuend (SB3D), multiplicand (MP3D), or divisor (DV3D)

First character position of augend (ADSD), minuend (SB3D). multiplicand (MP3D), or divisor (DV30)

Data type of augend (AD3D), minuend (SB3D), multiplicand (MP3D), or divisor (DV3D)


Scailing factor of augend (AD3D), minuend (SB3D), multiplicand (MP3D), or divisor (DV3D) (MP3D), or dividend (DV3D)


| Exponent Underflow | If exponent of floating point result is less than -128 then ON; otherwise unchanged |
| :---: | :---: |
| NOTES: | If TN3 and S3 specify a 4 -bit signed namber and $P=1$. then the 13 loctall plus sign character is olaced appropriately if the result of the operation is positive. |
|  | If S3 specifies fixed point and N3 is not large enough to |
|  | hold the integer part of the result as scaled by SF3, an |
|  | overflow condition exists; the overflow indicator is set |
|  | ON and an Overflow fault occurs. Inis implies that an |
|  | unsigned fixed point receiving field has a minimum length |
|  | of 1 character; a signed fixed point field, 2 characters; |
|  | and a floating point field, 3 charactens. |
|  | If N3 is not large enough to hold all the digits of the |
|  | result as scaled by SF3 and $R=0$, then a truncation |
|  | condition exists; data movement stops when C(y-charg3) is |
|  | filled and the Truncation indicator is set ON. It $\mathrm{P}=1$, |
|  | then the last digit moved is rounded according to the |
|  | absolute value of the remaining digits of the result and |
|  | the instruction completes normaliy. |
|  | If MFK.RL $=1$, then NK does not contain the operand |
|  | length; instead, it contains a register code for a |
|  | register holding the operand length. |
|  | If MFk.ID $=$ 2, then the k (h word following the Instruction |
|  | Word does not contain an Oper and Descriptor; instead, it |
|  | contains an Indirect Pointer to the Operand Descriptor. |
| - | C(Y-charnil, C(y-charn2), and C(Y-charn3) may be |
|  | overlapping strings; no check is made. |
|  | If T $=1$ and the Truncation indicator is set $O N$ br |
|  | execution of the instruction, then a Truncation (Overflowl |
|  | Fault occurs. |
|  | Detection of a character outside the mange [0,11] (octal) |
|  | in a digit position or a character outside the range |
|  | [12.17] (octal) in a sign position causes an Illegal |
|  | Procedure Fault. |
|  | Attempted execution with XED causes an Illegal Procedure |
|  | Fault. |
|  | Attempted repetition with RPT, RPD, or RPL causes an |

## -EIS - Decimal Subtractiena

SB2
Subtract Using 2 Decimal Operands
203 (1)

FORMAT:

SUMMARY:

MODIFICATIONS

Same as Add Using 2 Decimal Operands (AD20) (See Figure 2-27).
$C(Y-c h a r n 1)-C(Y-c h a r n 2) \rightarrow C(Y-c h a r n 2)$

None except $A U$, $Q U, A L g Q L$, or $X n$ for $M F 1$ and MF 2
(Indicators not listed are not affected)
Zero If $C(Y$-char $D Z)=$ decimal 0 , then $O N$; otherwise OFF
Negative If C(Y-charn2) is negative, then ON; otherwise OFF

Iruncation If the truncation condition exists witnout rounding, then ON; otherwise OFF (See NOTES)

Overfiom If the overfiow condition exists, then ON; othermise unchanged (See NOTES)
Exponent
Overfion

Exponent If exponent of floating point result is less than -128 Underfion
then ON; otherwise unchanged

## NOTES:

If TN2 and S2 specify a 4-bit signed number and $P=1$, then the 13 loctal) plus sign character is placed appropriately if the result of the operation is positive.

If N2 is not large enough to hold the integer part of the result as scaled by SF2, an overflow condition exists; the Overfiow indicator is set $D N$ and an Dverflow Fault occurs. This implies that an unsigned fixed point receiving field has a minimum lengtn of 1 character; a signed fixed point field, 2 characters; and a floating point field, 3 characters.

If $N 2$ is not large enough to hold all the digits of the result as scaled by SF2 and $R=0$, then a truncation condition exists; data movement stops when Ciy-charn2l is filied and the Truncation indicator is set $O N$. If $R=1$, then the last digit moved is rounded according to the
absolute value of the remaining digits of the result and the instruction completes normally.

If MFK.RL $=1$, then NK does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID $=1$, then the kth word following the Instruction Word does not contain an Operand Descriptor; instead, it contains an Indirect Pointer to the Operand Descriptor.

C(Y-charn1) and $C(Y$-charn2) may be overlapoing strings; no check is made.

If $t=1$ and the Truncation indicator is set $O N$ by execution of the instruction, then a Truncation (Overflow) Fault occurs.

Detection of a character outside the ange $[0,11]$ (octal) in a digit position or a character outside the range [12,17] (octal) in a sign position causes an Illegal Procedure Fault.

Attempted execution with XED causes an Ilifegal Procedure Fault.

Attempted repetition with RPI, RPD, or RPL causes an Illegal Procedure Fault.

SB30
Subtract Using 3 Decimal oper ands
223 (1)

| FORMAT: | Same as Add Using 3 Decimal Operands (AD3D) (See Figure 2-28). |
| :---: | :---: |
| SUMMARY 8 | $C(Y-c h a r n 1)-C(Y-c h a r n 2) \rightarrow C(Y-c h a r n 3)$ |
| -MOOIFICATIONS\& | None except AU, QU, AL, QL, or $X^{\prime}$, for MF1 and MF2 |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If C(Y-charn3) = decimal 0 , then ON; otherwise OFF |
| Negative | If C(Y-charn3) is negative, then ON; otherwise OFF |
| Truncation | If the truncation concition exists without rounding, then ON; otherwise OFF (See NOTES) |
| Overflow | If the overfiow condition exists, then on; otherwise unchanged (See NOTES) |
| Exponent Overflow | If exponent of floating point result exceeds 127 then ON: otherwise unchanged. |
| Exponent Underfiow | If exponent of floating point result is less than -128 then ON; otherwise unchanged |

NOTES: If TN3 and S3 specify a 4 -bit signed number and $p=1$, then the 13 loctall plus sign character is placed appropriately if the result of the operation is positive.

If S3 specifies fixed point and N3 is not large enough to nold the integer part of the result as scaled by SF3, an overflow condition exists; the overflow indicator is set ON and an Overflow Fault occurs. This implies that an unsigned fixed point receiving tield nas a minimum length of 1 chargeter; a signed fixed point field, 2 characiers;

```
and a floating point field, 3 characte-s.
If N3 is not large enough to hold all the digits of the
result as scaled by SF3 and R = 0, then a truncation
condition exists; data movement stops when C(y-charg3) is
filled and the Truncation indicator is set ON. If R = 1.
then the last digit moved is rounded according to the
absolute value of the remaining digits of the result and
the instruction completes normally.
If MFK.RL = 1, then NK does not contain the operand
length; instead, it contains a rezister code for a
register holding the operand length.
If MFk.ID = 1, then the kth word following the Instruction
Word does not contain an Operand Descriptor; instead, it
contains an Indirect Pointer to the Operand Descriptor.
C(Y-charg1), C(Y-charn2), and C(Y-charn3) may be
overlapping strings; no check is made.
If T = 1 and the Truncation indicator is set ON by
execution of the instruction, then a Truncation (Overflow)
Fault occurs.
Detection of a character outside the range [0,11] (octal)
in a digit position or a character outside the range
[12,17] (octal) in a sign position causes an Illegal
Procedure Fault.
Attempted execution with XED causes an Illegal Procedure
Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Iliegai Procedure Fault.
```

-EIS - Decimal Muliolicationa
MP2D
Multiply Using 2 Decimal Oper ands

| FORMAT 8 | Same as Add Using 2 Decimal Operands (AD2D) (See Figure 2-27). |
| :---: | :---: |
| SUMMARY 8 | $C(Y-c h a r n 1) \times C(Y-c h a r n 2) \rightarrow C(Y-c h a r n 2)$ |
| MODIFICATIONS: | None except $A U$, $Q U$, $A L, Q L$, or $X \cap$ for YF1 and MF2 |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(Y$-charn2) $=$ decimal 0 , then $O N$; otherwise OFF |
| Negative | If C(Y-charg2) is negative, then ON; otherwise OFF |
| Truncation | If the truncation condition exists witnout rounding, then ON; otherwise OFF (See NOTES) |
| Overfiom | If the overfiow condition exists, then $O N$; otherwise unchanged (See NOTES) |
| Exponent Overifiow | If exponent of floating point result exceeds 127 then ON; otherwise unchanged. |
| Exponent Underfion | If exponent of floating point result is less than -128 then ON; otherwise unchanged |
| NOTES: | If TN2 and S2 specify a 4 -bit signed number and $P=1$, then the 13 (octal) plus sign character is placed appropriately if the result of the operation is positive. |
|  | If $N 2$ is not large enough to hold the integer part of the result as scaled by SF2, an overfion condition exists; the Overfion indicator is set $O N$ and an Overflow Fault occurs. This implies that an unsigned fixed point receiving field has a minimum leng† of 1 character; a signed fixed point field, 2 characters; and a floating point field, 3 characters. |
|  | If $N 2$ is not large enough to hold all the digits of the result as scaled by SF2 and $R=0$, then a truncation condition exists; data movement stops when C(Y-charg2l is filled and the Truncation indicator is set $O N$. If $R=1$, then the last digit moved is rounded according to the |

[^2]

NOTES:

> If TN3 and S3 specify a 4-bit signed number and $P=1$, then the 13 foctall plus sign cnaracter is placed appropriatelv if the result of the operation is positive.
> If S3 specifies fixed point and N3 is not large enougn to nold the integer part of the result as scaled by SF3, an overflow condition exists; the overflow indicator is set ON and on Overflow Fault occurs. This implies that an unsigned fixed point receiving field has m minimum length of 1 character; a signed fixed point field, 2 characters;

```
and a floating point field, 3 characterse
If N3 is not large enough to hold alit the digits of the
result as scaled by SF3 and R = 0, then a truncation
condition exists; data movement stops when C(y-charg3) is
filted and the Truncation indicator is set ON. If R=1,
then the last digit moved is rounded according to the
absolute value of the remaining digits of the result and
the instruction completes normally.
If MFK.RL = 1. then NK does not contain the operand
length; instead, it contains a register code for a
register holding the operand length.
If MFk.ID = 1, then the kth word following the Instruction
Word does not contain an Operand Descriptor; instead, it
contains an Indirect Pointer to the Operand Descriptor.
C(Y-charg1), C(Y-charn2), and C(Y-charn3) may be
overlapping strings; no check is made.
If T = 1 and the Truncation indicator is set ON by
execution of the instruction, then a Truncation (Overflow)
Fault occurs.
Detection of a character outside the range [0,11l (octall
in a digit position or a character outside the range
[12.17] (octali in a sign position causes an Illegal
Procedure Fault.
Attempted execution with XED causes an Illegal Procedure
Fault.
Attempted repetition with RPT, RPD, or RPL causes an
Illegal Procedure Fault.
```

| OV2D |  | Divide Using 2 Decimal Operands 227 (1) |
| :---: | :---: | :---: |
|  | FORMAT 8 | Same as Add Using 2 Decimal Operands (AD20) (See Figure 2-27). |
|  | SUMMARY: | $C(Y-c h a r n 2) / C(Y-c h a r \Delta 1) \rightarrow C(Y-c h a r n 2)$ |
|  | MODIFICATIONS: | None except $A U$, $Q U, A L, Q L$, or $X n$ for MFI and MF2 |
|  | INDICATORS: | (Indicators not listed are not affected) |
|  | Zero | If $C(Y$-char 2 2 $=$ decimal 0 , then ON; otherwise OFF |
|  | Negative | If $C(Y$-char 2 ) is negative, then $0 N$; otherwise off |
|  | Truncation | If the truncation condition exists witnout rounding, then ON; otherwise OFF (See NOTES) |
|  | Overfiow | If the overilon concition exists, then $O N$; otherwise unchanged (See NOTES) |
|  | Exponent <br> Overfion | If exponent of floating point resift exceeds 127 then ON; otherwise unchanged. |
|  | Exponent Underfiow | If exponent of floating point result is less than $\mathbf{- 1 2 6}$ then ON; otherwise unchanged |
| NOTES: |  | This instruction performs continued long division on the operands until it has produced enougn output digits to satisfy the requirements of the guotient field. The number of required quotient digits, $N Q$, is determined before division begins as follows ... |
|  |  | 1) Floating point quotient |
|  |  | $N Q=N 2$, but if the divisor is greater than the dividend after operand alignment, the leading zero digit produced is counted and the effective precision of the result is reduced by one. |
|  |  | 2) Fixed point quotient |
|  |  | $N Q=(N 2-L Z 2+1)-(N 1-L Z 1)+(E 2-E 1-S F 2)$ |
|  |  | where: $N_{D}=$ given operand field length <br> $L Z n=$ leading zero count for operand $n$ <br> $E_{D}=$ exponent of operand $D$ <br> SF2 $=$ scaling factor of quotient |
|  |  | 3) Rounding |
|  |  | If rounding is specified $(R=1)$, then one extra quotient digit is produced. |

If C(Y-charni) $=$ decimal 0 or $N Q>63$, then division does not take place, $C(Y-c h a r n 2)$ are unchanged, and a Divide Check Fault occurs.


FORMAT:

SUMMARY $:$

Same as Add Using 3 Decimal Operands (AD30)
(See Figure 2-28).
$C(Y-c h a r n 2) / C(Y-c h a r n 1) \rightarrow C(Y-c h a r n 3)$

| MODIFICATIONS: | None except $A U, Q U$, $A L$, QL, or $X$, for MF1 and MF2 |
| :---: | :---: |
| INDICATORS: | (Indicators not listed are not aftected) |
| zero | If C(Y-charg3) = decimal 0 , then ON; otherwise OFF |
| Negative | If C(Y-charn3) is negative, then ON; otherwise off |
| Truncation | If the truncation condition exists witnout rounding, then ON: otherwise OFF (See NOTES) |
| Overflow | If the overfiow condition exists, then $O N$; otherwise unchanged (See NOTES) |
| Exponent Overfiom | If exponent of floating point ressit exceeds 127 then ON; otherwise unchanged. |
| Exponent Underfion | If exponent of floating point result is less than -128 then $O N$; otherwise unchanged |
| NOTES: | This instruction performs continued long division on the operands until it has produced enosgh output digits to satisfy the requirements of the quotient field. The number of required quotient digits, $N Q, i s$ determined before division begins as follows |
|  | 1) Floating point quotient |
|  | $N Q=N 3$, but if the divisor is greater than the dividend after operand alignment, the leading zero digit produced is counted and the effective precision of the result is reduced by one. |
|  | 2) Fixed point quotient |
|  | $N Q=(N 2-L 22+1)-(N 1-L 21)+(E 2-E 1-S F 3)$ |
|  | where: $\quad N_{n}=$ given oderand field length <br> $L Z n=$ leading zero count for operand $n$ <br> En $=$ exponent of operand $n$ <br> SF3 $=$ scaling factor of quotient |
|  | 3) Rounding |
|  | If rounding is specified $(R=1)$, then one extra quotient digit is produced. |
|  | If $C(Y$-charni) $=$ decimal $D$ or $N Q>63$, then division does not take place, $C(Y-c h a r n 3)$ are unchanged, and a Divide Check Fault occurs. |

If TNJ and 53 specify a $4-b i t$ signed number and $P=1$, then the 13 (octail pius sign character is placed appropriately if the result of the operation is positive.

If S3 specifies fixed point and N3 is not large enough to hold the integer part of the result as scaled by SF3, an overfiow condition exists; the overflow indicator is set ON and an Overflow Fault occurs. Inis implies that an unsigned fixed point receiving field has a minimum length
of 1 character; a signed ilxed point field, 2 characters: and a floating point field, 3 characters.

If N3 is not large enough to hold all the digits of the result as scaled by SF3 and $R=0$, then a truncation condition exists; data movement stops when c(y-charn3) is filied and the Iruncation indicator is set $O N$. If $R=1$, then the last digit moved is rounded according to the absolute value of the extra quotient digit and the instruction completes normally.


The Move Alphanumeric Edited (MVE) and Move Numeric Edited (MVNE) instructions require micro operations to perform the editing functions in an efficient manner. The sequence of micro operation stejs to be executed is contained in storage and is referenced by the second operand descriptor of the MVE or MVNE instructions. Some of the micro operations require special characters for insertion into the string of characters being edited. These special characters are shown in the "Edit Insertion Table" discussion below.

## Micco eperation Sequence

The micro operation string operand descriptor points to a string of g-bit characters that specify the micro operations to be performed during an edited move. Each of the 9-bit characters defines a microoseration and has the following formatz


- Figure 2-29 Micro Operation (MOP) Character Format

MOP
5 bit code specifying Micro Operation to be perfomed.

IF Information fieid containing one of the following...

1. A sending string character count. A value of 0 is interpreted as 16.
2. The index of an entry in the edit insertion table to be used. Permissible values are 1 through 8.
3. An interpretation of the "olank-wาen-zero" operation

## Edit Insertion Iable

```
Kinile executing an edit instruction, the processor provides a register of eight g-bit characters to hold insertion information. This register, called the Edit Insertion Tabled, is not maintained after execution of an edit
```

instruction. At the start of each edit instructiong the processor hardware initializes the table to the values given in table 2-8, where each symbol refers to the corresponding standard ASCII character.

| Table Entry |  |
| :---: | :---: |
| Number-- | Chacactec |
| 1 | blank |
| 2 | $\vdots$ |
| 3 | $\vdots$ |
| 4 | - |
| 5 | $\$$ |
| 6 | 0 |
| 7 | 0 |

One or all of the table entries can be changed by the Load Table Entry or the Change Table micro operations to provide different insertion characters.

## EditFIags

The hardware provides the following four -edit flagsa for use by the micro operations.

ES End Suppression Flag; initialiy OFF and set ON by a micro operation when zero suppression ends.

SN Sign fiag; initially set off it the sending string is alphanumeric or unsigned numeric. If the sending string is signed numeric, the sending string sign character is tested and $S N$ is set OFF if positive, and ON if negative.

2
Zero fiag; initially set ON. It is set off whenever a sending string character that is not decimal zero is moved into the receiving string.
$B 2$
Blank-When-Zero flag; initially set off and is set on by either the ENF or SES micro operation. If, at the completion of a move, both the $Z$ and $B Z$ are $O N$, the receiving string is filled with cha-acter 1 of the Edit Insertion Table.

## Iecminating_Micro_operations

The micro operations are terminated normally when the receive string length becomes exhausted. The micro operations are terminated abormally fwith an Illegal Procedure fault) it a move from an exhausted sending string or the use

## -MYNE and MYE Di ffecencesa

The hardware executes MVNE in a slightiy different manner than it execules MVE. This is due to the inherent differences in which numeric and alphanumeric data is handied. The following are brief descriptions of the hardware operations for MVNE and MVE.
-NUMERIC EDITA

1. Load the entire sending string number (maximum length 63 characters) into the Decimal Unit Input Buffer as 4-bit digits inigh-order truncating 9-bit datal. Strip the sign and exponent characters $\mathrm{I}_{\mathrm{f}}$ any), put them aside into special holding registers and decrease the Input Buffer count accordingly.
2. Test sign and, if required, set the $S N$ flag.
3. Execute micro operation string, starting with first (4-bit) digit.
4. If an Edit Insertion rable entry or MOP insertion character is to be stored, "ANDed", or "ORed" into a receiving string of 4- or 6-bit characters, high-order truncate the character accordingly.
5. If the receiving string is g-bit characters, high-order fill the (4-bit) digits from the Input Buffer with bits $0-4$ of character 8 of the Edit Insertion Table. If the receiving string is 6-bit characters, high-order fill the digits with "od"b.

## -ALPHANUMERIC EDITA

1. Load Decimal Unit Input Buffer with sending string characters. Data is read from main store in unaligned units (not o modulo 8 boundary) of $y$-block 8 words. The number of characters read is the minimum of the remaining sending string count, the remaining receiving string count, and 64.
2. Execute micro operation string, starting with the first receiving string character.
3. If an Edit Insertion Table entry or MOP insertion character is to be stored, "ANDed", or "ORed" into a receive string of 4- or 6-bit characters, high-or oer truncate the character accordingly.

## Micro Ooerators

A description of the 17 micro operations (MOPs) follows. The mnemonic, name, octal value, and the function performed is given for each MOP in a format similar to that for Processor Instructions. These micro operations are included in the alphabeitc ilist of instructions in Appendix $D$. identified by the code MOP.

Cnecks for termination are made during and after each micro operation. All MOPs that make a zero test of a sending string characten test only the four least significant bits of the cnaracter.

The following additional abbreviations and symbols are used in the descriptions of the MOPS.

| EIT | Edit Insertion Table |
| :--- | :--- |
| pin | current position in the sending string |
| pmop | current position in the micro operation string |
| pout | current position in the receiving string |

## CHT

## Change Table

SUMMARYE

FLAGS:

NOTES:

ENF
-
SUMMARY :
 ES set ON

It ES is ON, then no action If $C(I F) 1=1$, then $B Z$ set $O N$; otherwise no action

FLAGS: (Fiags not listed are not affected)

```
        ES If OFF, then set ON
        BZ
    If C(IF)I = 1, then set ON; othewise no change
IGN
    Ignore Source Character
    C(IF) + pin -> pin
    FLAGS:
    None affected
INSA
SUMMARY:
-
FLAGS:
NOTES:
INSB
SUMMARY:
```

```
If ES is OFF, then
```

If ES is OFF, then
C(EITII -> C(Y-charn3)pout+1
C(EITII -> C(Y-charn3)pout+1
If C(IF) = 0, then pmop = pmop + 1
If ES is ON, then
If C(IF) \& O, then
m = C(IF)
C(EIT)m -> C(Y-charg3)pout+1
If $C(I f)=0$, then
c(y-char92)pmop+1 ->c(Y-charn3)poutt1
DMOD $=$ DMOD +1
FLAGS: None affected
NOTES: If C(If) > 8 an illegal Procedure Fault occurs.
INSH Insert Table Entry 1 Multiple ..... 01
SUMMARY 8
FLAGS: None affected
INSN Insert on Negative ..... 12
SUMMARY 8 If $S N$ is OFF, then-
C(EIT)I $\rightarrow$ C(Y-charn3)pout+1
If $C(I F)=0$, then $p m o d=p m o p+1$
If $S N$ is $O N$, then
If C(IF) $\neq 0$, then
$m=C(I F)$
C(EIT)m -> C(Y-charn3)pout+1
If $C(I F)=0$, then

DMOD $=$ DMOD +1
FLAGS: None affected
NOTES: If C(IF) $>8$ an illegal procedure Fault occurs.

I NSP

SUMMARY:

FLAGS:

NOTES:

LTE *

SUMMARY :

FLAGS:

NOTES:

MFLC

SUMMARYE

Insert on Positive

If $S N$ is $0 N$, then
C(EIT)I $\rightarrow$ C(Y-charn3)pout 41
If $C(I f)=0$, then pmod $=$ pmop +1
If $S N$ is $O F F$, then
I; C(IF) $\neq 0$, then
$m=C(I F)$
C(EIT)m $\rightarrow$ C(Y-charn3)pout+1
If C(If) $=0$, then C(Y-char92)pmop+1 ->C(Y-charg3)pout+1
pmop $=$ pmop +1

None affected

If C(IF) > 8 an Illegal Procedure Fault occurs.

Load Table Entry
$m=C(I f)$
C(Y-charg2)pmop+1 $\rightarrow$ C(EIT)m
pmop $=$ pmop + 1

None affected

If C(IF) $=0$ or $C(I F)>8$ an Illegal Procedure Fault occurs.

Move with Float Currency Symbol Insertion

If ES is $O N$, then $C(Y$-chargi)pinti $\rightarrow C(Y$-charg3)poutti
If ES is OFF and C(Y-chàral)pinti = decimal 0 , then C(EIT)I $\rightarrow$ C(Y-charn3)poutti

If ES is OFF and C(Y-chargilpinti $\neq$ decimal 0 , then C(EIT)5 - $C(Y-c h a r$ D3) pout+i


```
    C(IF) characters are moved to C(Y-cha~n3). However, if
    the receiving string contains a non-zero character, then
    C(IF)+1 characters are moved to C(Y-charn3); the insertion
    character olus C(Y-charn1). The user is advised that a
    possible Illegal Procedure Fault due to this condition may
be avoided by assuring that the Z and 3Z flags are dN.
MORS
    SUMMARY:
    FLAGS&
MSES
    SUMMARY:
For i = 1, 2, ...., C(IF)
    C(Y-charn1)pin+i -> C(Y-charg3)pout+i
Eor mye
For i = 1, 2, ...., C(IF)
    C(Y-charg1)pin+i m C(Y-charg3)pout+i
    C(Z) = C(Y-charnilpin+i & C(EIT) 3
        If C(z) }=0\mathrm{ , then for }1=i+1, i+2,\ldots,C(IF
            C(Y-charg1)pin+1 -> C(Y-charn3)pout+1
        If C(Z) = D, then
            C(Z) = C(Y-charni)pinti & C(EIT)4
            If C(Z) }=0\mathrm{ , then
```

                SN Set ON
                For \(1=i+1, i+2, \ldots, C(I F)\)
                C(Y-charnilpint) \(-\boldsymbol{C}(y-c h a r n 3)\) poutt \()\)
            (Flags not listed are not affected) change
    MVC

SUMMARY:

FLAGS:

MVZA

SUMMARY:
-

MVZB

SUMMARY 8

Move Source Character

For $1=1,2, \ldots, C(I F)$
$c(y-c h a r n 1) p i n+1 \rightarrow c(y-c h a r n 3) p o u t+1$

None affected

Move with Zero Suppression and Asteriss Replacement

```
For i = 1, 2, ...., C(IF)
```

If ES is ON, then C(Y-charnilpinti $\rightarrow$ C(Y-charg3)pout+i
If ES IS OFF and C(Y-charni)pinti = decimal 0 , then
C(EITI2 -> C(Y-charn3)pout+i
If ES is OFF and C(Y-chargilpinti $\neq$ decinal 0 , then C(Y-charnilpinti $\rightarrow$ C(Y-charn3)pout4i

ES set on
(Flags not listed are not affected)

If OFF and any of $C(Y$-charni)pinti $\neq$ decimal 0 , then $O N$; otherwise unchanged

If N1 or N2 exhausts before N3, an Illegal Procedure Fault occurs.

Move with Zero Suppression and Blank Replacement
04

For $i=1,2, \ldots, C(I F)$
If ES is ON, then C(Y-charni)pinti $\rightarrow C(Y$-charn3)pout+i

If ES is OFF and C(Y-charni)pinti= decimal 0 , then $C(E I T) 1 \rightarrow C(Y-c h a r n 3)$ poutt $i$

If ES is OFF and C(Y-chargilpinti $\neq$ decimal 0 , then C(Y-charnilpinti $\rightarrow C(Y-c h a r n 3) p o u t+i$ ES set on

```
    FLAGS: (FIags not listed are not affected)
        ES If OFF and any of C(Y-chargilpinti f decimal o, then ON;
        otherwise uncahnged
    NOTES: If N1 or N2 exhausts before N3, an Illegal Procedure fault
    occurs.
SES
    Set End Suppression
                            O
SUMMARY: If C(IF)O=0. then ES set OFF
    If C(IF)O = 1, then ES set ON
    If C(IF)I = 1, then BZ set ON; otherwise no action
FLAGS: (Flags not listed are not affected)
    ES
    Set by this micro operation
    BZ
If C(IF)I = 1, then ON; otherwise no crange
```


## Micr8 Operation_Code_Assianment_Man

Operation code assignments for the micro operations are shown in table 2-9 below. (--) indicates an unassigned code. All unassigned codes cause an Illegal Procedure Fault.

Table 2-9 Micro Operation Code Assignment Yapa

| 0 | 1. | 2 | 3 | 4 | 5 | $\underline{2}$ | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 --- 1 | insmi | ent | ses | mvzb: | mvzal | mflsi | mflci |
| 1 insb: | insal | insn! | insp: | ign | mve | mses | mors: |
| 1 1te | cht 1 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## DATA REPRESENTATION

## INEORMAILON ORGAMIZAILQN

The Processor, like the rest of the Muitics system, is organized to deal with information in basic units of 36-bit "words".
Other units of 4-, 6-, 9-bit "characters" or "bytes", 18-bit "half mords", and 72-bit "ward pairs"
can be manlpulated within the Processor by use of the instruction set.
these bit groupings are used by the
hardware and softnare to represent a variety of forms of coded data.
Certain processor functions appear to manipulate larger units of $144,288,576$, and 1152 bits, but
functions are performed by means of repeated use of 72-bit word pairs.
All information is
respresented as strings of blnary bits.

## ROSIIION NUMBERING

The numbering of bit positions, characte- positlons, and words increases in the direction of conventional reading and writing: from the most-significant to the least-significant digit of a number, and frofleft to right in conventional alphanumeric text.

Graphic presentations in this manual show registers and data with position numbers increasing from left to right.

## NUMBER SYSIEV

The arithmetic functions of the processo are implemented in the tro*s complement, binary number system. One of the primary properties of this number system is that a field (or register) having width $n$ bits may be inprepreted in two different ways; the "logical" case and the marithmetic" or "al gebraic" case.

```
    In the loglcal case, the number is unsigred, positive, and lies in the.
range (0,2**n-1). The results of arithmetic operations on numbers
for this case are interpreted as o modulo n nambers.
Overfliow Is not defined tor this case since tie range of the fleld or
register cannot be exceeded.
The numbers "0" and "2**n - 1" are consecutive (not separated) in the
set of numbers defined for the field or reglster.
```

REVIEG DRAFT
SUBJECT TO CHANGE
October, 1975 . 3-1

AL39

In the arithmetlc case, the number is signed and lles in the range $\left(-2^{* *}(n-1), 2^{* *}(n-1)-1\right)$. Overflow is defined for this case since since the range can be exceeded in elther direction (positive or negative). The left-hand-most bit of the fleld or register (bit o) serves as the sign bit and does not contribute to the value of the number.

The main advantage of this implementation 15 that the hardware arithmetle algorithms for the two cases are identlcal; the only distinction lying in the interpretation of the results by the user. Instruction set features are provided
for performing binary arithmetic with overtlod disabled (the so-called logical instructions) and for comparing numbers in either sense.

Subtraction $1 s$ perforned by adding the two*s complement of the subirahend to the mi rivend.
(Note that when the subtrahend is zero the aljorithm for forming the iwo s complement is still carried out, but, since the two*s complement of zero is zero, the result is correctol

Another important feature of the two's complement number system (with respect to comparison of numeric values) is that the "no borrow" condition in true subtraction is identical to the "carry" condition in true addition and vice versa.

A statement on the assumed focation of the binary point has significance only for multiplication and division. These two oserations are implemented for the arithmetic case in both integer and fraction modes.
"Integer" means that the position of the binary point is sssumed to the right of the least-significant bit position cthat is, to the right of the right-hanomost bit of the fleld or register) and miraction" means that the position of the binary point is assumed to the left of the most-signiticant bit position that is, betmeen bit 0 and bit 1 of the fleld or register; recall that bit 0 is the sign biti.

## INFORMAILON EORHATS

The figures bet ow show the unstructured formats (templates) for the various information units deflined for the Processor.
Data transfer between the Processor and main store ls word oriented; a 36-bit machine word is transferred for single-precision operands and sub-fields of machine words, and a $72-b i t$ mord palr is transferred for all other cases (multi-nory operands, lnstruction fetches, bit- and character-str.

The information unit to be used and the data transfer mode is defermined by the processor according to the function to be performed.

The 36-bit unstructured machine word shown in figure $3-1$ belon is the minum addressable information unit in main store. Its location is uniquely determined oy its main store address, Y. All other intormation units are defined relative to the $36-b i t$ machine word.


Figure 3-1 Unstructured Machine Hord Format

Two consecutive machines words as shown in figure 3-2 below, the first having an even main store address, form a 72-bit word pair. In 72-bit word pair data transfer mode, the word pair is uniquely located by the main store address of either of its constituent $36-b i t$ machine words. Thus, if $Y$ is even, the word pair at ( $Y, Y+1$ is selectede If $Y$ is odd, the word pair at (Y-ig) is selected. The term "Y-pair" is used for such a word pair address.


Figure 3-2 Unstructured Hord Pair Format

4-bit characters are mapped onto $36-b i$ machines words as shown in figure 3-3 below. The "0" bits at bit positions 0, 9, 18, and 27 are forced to be 0 by the Processor on data transfers to main store and are ignored on data transfers from main store.


Figure 3-3 Unstructured 4-bit Character Format

6-bit characters are mapped onto $36-b i t$ machines words as shown in figure


Figure 3-4 Unstructured 6-bit Character Format
9-bit characters are mapped onto 36-bit machine words as shown in figure
$3-5$ below.


Figure 3-5 Unstructured 9-bit Character Format

18-bit half words are mapped onto 38-bit machine words as shown in figure 3-6 below.


Figure 3-6 Unstructured 18-bit Half Word Format

## DAIA PARITY

Odd parity on each 36-bit machine word transferred to main store is generated as it leaves the Processor, is verified at several points along the transmission path, and is held in main store as an "extra" bit. If an incorrect parity is detected at any of the various parity "cneck points", the main store
returns an Illegal Action signal and code appropriate to the check point.

On data transfers from main store, the parity bit is retrieved and transmitted with the data bits. The same verification checks are made and Illegal Action signalled for errors. The processor makes a final parity check as the data enters the Processor.

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975
3-4
AL39

Any defected parity error causes the Processor Parity indicator to set ON and (if enabled) a Parity Fault.

## REPRESENIAIION OE DAIA

Data is defined by imposing an operand structure on the information units described above. Data is represented in two forms: numeric or alphanumeric. The form is determined by the Processor according to function to be performed.

## Numeric_Data

Numeric data is represented in three modes: fixed point binary, floating point binary, and decimal. The mode is determined by the processor according to the function being performed and any Address Modification invoked for the instruction being executed.

FIXED POINT BINARY DATA

```
Fixed Point Binary Integers
    \bullet
    Fixed point binary integer data is defined by imposing either of the bit
position value structures shown below on an information unit of n bits.
```

Logical values
$a(0) \times 2^{* *} n+a(1) \times 2^{* *}(n-1)+\ldots+a(n-1)$

Arithmetic values

$$
["-* a(0)](a(1) \otimes a(0)) \times 2^{* *}(n-1)+(a(2) \operatorname{a}(0)) \times 2^{* *}(n-2)+\ldots+(a(n-1) 0 a(0))
$$

## wheres

a(l) is the value of the bit in the ith bit position

- indicates the Boolean Exclusive $O R$ function
*g* indicates the position of the binary point

```
["-*ga(0)] selects the proper sign according the value of a(0)
The following fixed point binary integer data items are defineds
```



Fixed point binary fraction data is defined by imposing the bit position value structure below on an information unit of $n$ bits.

Arithmetic values


Note that logical values are not defined for fixed point binary fraction
data.

The following iixed point binary fraction data items are definedz

REVIEW DRAFT


Table 3-2 Fixed Point Binary Fraction Values

| Oper and | $\begin{aligned} & 6-b i t \\ & \text { Byte } \end{aligned}$ | $\begin{aligned} & \text { 9-bit } \\ & \text { Byte } \end{aligned}$ | Lower 18-bit Haif Hord |
| :---: | :---: | :---: | :---: |
| Arithmetic range |  |  |  |
| .Maxima: |  |  |  |
| Neg. | ---(1) |  |  |
| Pos. | ( $\left.2^{* * 5}\right)^{-1}$ ) $\times 2^{* *-35}$ | ( 2** $^{*}$ )-1) $\times 2$ **-35 | ( $2^{* *} 17$ )-1) $\times 2 * *-35$ |
| Resolutionz | 2**-35 | 2**-35 | 2**-35 |
|  | Upper 18-blt | 36-bit |  |
| Operand | Half Word | Single Precision |  |

Arithmetic range

| Minirumi | 0 | 0 |
| :--- | :---: | :---: |
| Maximaz | 0 |  |
| Ne9. | -1.0 | -1.0 |
| Pose | $1.0-2 * *-17$ | $1.0-2 * *-35$ |
| Resolutionz | $2 * *-17$ | $2 * *-35$ |

(1) No Negative maximum is shown for 6-bit Byte, g-bit Byte, and Lower 18-bit Half Hord operands since the high-order zero fill ouring operand alignment forces the sign bit to zero.

All operands are legal for the Divide Fraction (DVF) instruction but only the 18 -bit Halt word and $36-b i t$ Single Precision operands are legal for the

Multiply Fraction (MPF) instructione

Fixed point binary fraction operands are iliegal for all other instructions.

A floating point binary number is expressed as

$$
Z=M \times 2 * E E
$$

wheres
M is an arlthmetic fixed point binary fraction; the mantissa
E Is an arithmetic fixed point integer; the exponent

A floating point binary number is defined by imposing the bit position value structure below on an information unit of $n$ bits.

Exponent values
 $T$

Mantissa valuez
$\left[{ }^{* *}-\infty(8)\right](a(9) \theta a(8)) \times 2 * *-1+(a(10) \theta a(8)) \times 2 * *-2+\ldots+(a(n-1) \theta a(8)) \times 2 * *(7-n)$

where the symbols and notation are the same as for fixed point binary data above.

The following floating point data items are defined.
0 Name

18 Half Word Operand
36 Single Precision Operand
72 Double Precision Operand

For clarity, the formats of these operands are shown in figures 3-7 through 3-10 below.



Figure 3-7 Upper 18-bit Half Word Floating Point Binary Operand format

REVIEW DRAFT SUBJECT TO CHANGE October. 1975 3-8

AL39


Figure 3-8 Lower 18-bit Half Word Floating Point Binary operand format


Figure 3-9 Single Precision Floating Point Binary Operand Format


Figure $3-10$ Doubie Precision Fioating Point Binary Operand format

The mroper operand is selected by the Processor during preparation of the main store address for the operand. If the data width of the operand is smaller than the register involved, the operand is nigh-order or low-order zero filled as necessary.

## Overiength Registers

The combined AQ register is used to hold the mantissa of all floating point binary numbers. The $A Q$ register is said to be overlength with respect to the operands since it has more bits than are provided by the operands. Oper ands are low-order zero filled when loaded and low-order truncated lor rounded, depending on the instruction when stored. Thus, the result of all fioating point instructions has more bits of precision in the $A Q$ than may be stored.

Users are cautioned that algorithms involving floating point operands may
suffer from propagation of truncation errors unless the algorithms are designed to hold mantissas in the $A Q$ register as long as possibie. It is possible to retain full AQ precision of results if they are saved with the Store AQ (STAQ) and Store Exponent (STE) instructions but such saved data are not usable as a floating point operand.

A floating point number is sald to be normalized if the reiation

$$
(0.5 \leq 8 M:<1.0)
$$

is satified. the presence of unnormalized numbers in any finite mantissa arithmetic can only degrade the accuracy of results. for example, in an arithmetic allowing onlv two digits in the mantissa, the number $0.005 \times 10 * 72$ has the value zero instead the value one half.

Normalization is a process of shifting the mantissa and adiusting the exponent until the relation above is satisfied. Normalization may be used to recover some or all of the extra bits of the overiength AQ register after a floating point operation.

There are cases where the limits of the registers force the use of unnormalized numbers. For example, in an arithmetic allowing three digits of mantissa and one digit of exponent, the calculation 0.3 $x$ 10**-10 $\quad 0.1 \times$ $10^{* *-11 ~(t h e ~ n o r m a l i z e d ~ c a s e) ~ m a r ~ n o t ~ b e ~ m a d e, ~ b u t ~ 0.03 ~ x ~} 10^{* *-9-0.001 \times x}$ $10^{* *-9}=0.029 \times 10^{* *-9}$ (the unnormallzed case) is a validresult.

Some examples of normalized and unnormalized numbers ares
Unnormalized positive binary $0.00011010 \times\left(2^{* * 7)}\right.$
Same number normalized $0.11010000 \times(2 * * 4)$

Unnormalized negative binary $1.11010111 \times(2 * *-4)$
Same number normalized
$1.01011100 \times\left(2^{* *-6)}\right.$

The minimum normalized non-zero floating point binary namber is 2**-128 in all cases.

Tabie 3-3 Fioating Point Binary Operand Vai jes


(1) There is no unique representation for the value zero in floating point binary numbers; any number with mantlssa zero has the value zero. However, the Processor treats a zero mantissa as a special case in order po preserve precision in later calculations with a zero intermediateresult. Whenever the Processor detects a zero mantissa as the result of a floating binary operation, the AQ register is cleared to zeros and the Eregister is set to -128. This representation is known as a floating normalized zero. The unnormalized zero lany zero mantissal wili be nandied correctiy if encountered in an operand but precision may be lost. For example, A $x$ $10 * *-14+0 \times 10 * * 85$ will not produce desired results since all the precision of $A$ will be lost when it is aligned to match the $10^{* * 85}$ exponent of the 0 .
(2) No Negative maximum is shown for Lower 18-bit Half Wordoperands since the high-order zero fill during operand alignment forces the sign bit to zero.
(3) A value cannot be given for Resolution in these cases since such a value depends on the value of the exponent, E. The notation used (i:m) indicates resolution to 1 bit in a field of m . Thus, the following general statement on resolution may be mades

The resolution of a floating point binary operand with mantissa length $m$ and exponent value $E$ is $2 *$ (E-且).

DECIMAL DATA

Deciral numbers are expressed in one of the following formst -

Fixed point, no sign
Fixed point, leading sign
Fixed point, trailing sign
Fioating point $\quad \pm$ MMMMMM. $\times 10^{*} * E$

The form is specified by control information in the Operand Descriptor for the operand as used by the Extended Instruction Set (EIS). (See Section II, Machine Instructions.)

```
A decimal number is defined by imposing any of the character position value structures below on a 4-bit Character or g-bit Character information unit of length D characters.
```

Fixed point, no signs

$$
c(0) \times 10^{* *}(n-1)+c(1) \times 10^{* *}(n-2)+\cdots+c(n-1)
$$

Fixed point, leading signs

```
[sign=c(0)]c(1)\times10**(n-2)+c(2)\times10**(n-3)+\ldots+c(n-1)
```

```
Fixed point, tralling signz
```


$\$$
Floating points
〔sign=c(0)]c(1) $\times 10^{* *}(n-3)+c(2) \times 10^{* *}(n-4)+\ldots+c(n-2)\{e x p o n e n t=8$ bits]
1
wheres


The decimal number as described above is the only decimal data item defined. It may begin on any legal character boundary iwithout regard to word boundaries) and has a maximum extent of 63 characters.

The Processor handles decimal data as 4-bit bytes internally. Thus, 9-bit characters are high-order fruncated as they are transferred from main store and high-order filled as they are transferred to main store. The fill pattern is ${ }^{\circ 000110 " b}$ for digit characters and "00100"b for sign characters. The fioating point exponent is a special case and is treated as a two s complement binary integer.

The Processor performs validity checking on decimal data. Only the byte values (0,il) octal are legal in digit positions and only the byte values (12,17) octal are legal in sign positions. Detection of an illegal byte value causes an Illegal Procedure fault. The interpretation of decimal sign characters is shown in Tabel 3-4 below.

Table 3-4 Decimal Sign Character Interprefation

9-bit $4-b i t$
Character Chacacter Interoretation

| 52 | 12 | + |
| :--- | :--- | :--- |
| $53(1)$ | $13(2)$ | + |
| 54 | $14(1)$ | $t$ |
| $55(1)$ | $25(1)$ | + |
| 56 | 16 | $t$ |
| 57 | 17 | $t$ |

REVIEW DRAFT SUBJECT TO CHANGE October. 1975
(1) This character is used as the default sign character for storage of results. The presence of other characters will yield correct results according to the interpretation.
(2) An optioral control bit in the Eis Decimal Arithmetic instructions (See Section II, Machine Instructions) allows the selection of (13) octal for the plus sign character for storage of results in 4-bit data mode.

Decimal Data Values

The Operand Descriptors for decimal data operands have a 6-bit two*s complement binary tield for invocation of a Scaling factor (SF). This Scaling Factor has the same effect as the value of $E$ in tloating point decimal operands; a negative value moves the assumed decimal point to the left; a positive value, to the right. The use of the Scaling factor extended the range and resolution of decimal data operands. The range of the Scaling factor is (-32,31).

Table 3-5 Decimal Data Values

| Operand | Fixed Point No Sign | Fixej Point <br> Leading or Trailing Sign |
| :---: | :---: | :---: |
| Arithmetic range Minimumz Haximums Resolutions | $\begin{gathered} 0(1) \\ (10 * * 64-1) \times 10 * * 31 . \\ 1: \operatorname{SF}(2) \end{gathered}$ | $\pm\left(10 * * 63-\begin{array}{c} 0 \\ 18 \\ 185 F \end{array}\right) \times 10 * * 31$ |
| Operand | 9-bit Fioating Point | 4-bit Floating Point |
| Aritnmetic range Minimum: Maximum: Resolutionz | $\pm\left(10^{* *} 62-\begin{array}{c} 0 \\ 1: 5 F+E \end{array}\right) \times 10^{* * 158}$ |  |

(1) See Decimal Zero below.
(2) A value cannot be given for Resolution in these cases since such a value depends on the value of the Scaling factor, $S F$, andor the exponent, $E$. The notation used (1:SF+E) indicates resolution to 1 part in 10 ** (SF+E). Thus, the following general statement on resolution may be made:

The resolution of a fixed point decimal operand with Scaling factor SF is 10 **SF and the resolution of a floating point deeimal operand with Scaling Factor SF and exponent E is $10^{* *}(S F+E)$.

```
    As in floating point binary arithmetic, there is no unique representation
of the value zero except in the case of fixed point, no sign data. Therefore,
the Processor detects a zero result and forces a value of to. for fixed polnt,
leading or trailing sign and to. x 10**127 for floating point data. Again, as
in floating binary arithmetic, other representations of the value zero will be
handied correctly except for possible loss of precision during operand
alignment.
```


## Alohanumeric Data

Alphanumeric data is represented in two modes; character string and bit string. The mode is determined by the Processor according to the function being performed.

## CHARACTER STRING DATA

Character string data is defined by imposing the character position structure below on a 4-bit, 6-bit, or 9-bit Cnaracter information unit of length D characters.
$c(0)$ i: $c(1)$ il $\ldots$ i: $c(n-1)$

## wheres

c(i) is the character in the ith character position.
18 indicates the concatenation operation.

The character string described above is the oniy character string data item defined. It may begin on any legal character boundary $\quad$ without regard to word boundariest and has a maximum extent as shown in Tabie 3-6 belowe

Table 3-6 Character String Data Length Limits

| Character Size | Length_himit |
| :---: | :---: |
| $9-b i t$ | 1048576 |
| $6-b i t$ | 1572864 |

## 4-bit 2097152

No interpretation of the characters is made except as specified for the instruction being executed. (See Section II, Machine Instruetions.l

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975
3-14
AL39

## BIT STRING DATA

Bit string data is defined by imposing the bit position structure belon on a machine word information unit of length $n$ bits.
$b(0) 11 b(1) 11 \ldots 11 b(n-1)$

```
wherez
```

b(i) is the value of the bit in the ith position.
if indicates the concatenation operation.

The bit string described above is the only bit string data item defined.
If may begin at any bit position twithout regard to character or word boundaries) and has a maximum extent of 9437184000 bits.


#### Abstract

A Processor register is a harware assembly that holds information for use in some specified way. An accessible register is a register whose contents are available to the user for his ourposes. some accessible registers are explicitiv referenced by particular instructions, some are indicitly referenced during the course of execution of instructions, and some are used in both ways. The accessibie registers are listed in the table below. See section II, Machine Instructions, for a discussion of each instruction to determine the way in which the registers are used.


## Table 4-1 Processor Regisiers

| Name M | Mnemonic B | Bit_Lezath | Quantity |
| :---: | :---: | :---: | :---: |
| Accumulator Register | A | 36 | 1 |
| Quotient Register | Q | 36 | 1 |
| Accumulator-Quotient Register(1) | AQ | 72 | 1 |
| Exponent Register | E | 8 | 1 |
| Exponent-Accumulator-Quotient Register (1) | EAQ | 80 | 1 |
| Index Registers | Xn | 18 | 8 |
| Indicator Register | IR | 14 | 1 |
| Base Address Register | BAR | 18 | 1 |
| Timer Reglster | TR | 27 | 1 |
| Ring Alarm Register | RALR | 3 | 1 |
| Pointer Registers | PRn | 42 | 8 |
| Procedure Pointer Register | PPR | 37 | 1 |
| Temporary Pointer Register | TPR | 42 | 1 |
| Descriptor Segment Base Register | DSBR, (DBR) | 151 | 1 |
| Segment Descriptor Word Associative Memory | $y$ SDWAM | 85 | 16 |
| Page Table Word Associative Memory | PTWAM | 51 | 16 |
| Fault Register |  | 35 | 1 |
| Mode Register | MR | 33 | 1 |
| Cache Mode Register | CMR | 28 | 1 |
| Control Unit (CU) History Register |  | 72 | 16 |
| Operations Unit (ou) History Register |  | 72 | 16 |
| Decimal Unit (DU) History Register |  | 72 | 16 |
| Appending Unit (AU) History Register |  | 72 | 16 |
| Configuration Switeh Data |  | 36 | 5 |


| Controi Unit Data | 576 | 1 |
| :--- | :--- | :--- |
| Decimal unit data | 288 | 1 |

(1) These registers are not separate physical assemblies but are logical combinations of their constituent registers.

In the descriptions that follow, the diagrams given for rejister formats do not imply that a physical assembly possessing the pictured bit pattern exists.

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975 4-1
AL39

The diagram is a graphic representation of the form of the register data as it appears in main store when the register contents are stoned or how data bits must be assembled for loading into the register.

ACCUMULATOR_REGISIER_IAL

Eormat: - 36 bits


Figure 4-1 Accumulator Register (A) Format

## Description:

A 36 bit physical register located in the Operations Unit.

## Eunctions

In fixed point binary operations, holds operands and resulis.
In floating point binary operations, holds the most significant part of the mantissa.

In shifting operations, holds original data and shifted results.
In acdress preparation, may hold two logically independent word offsets, A-Upper and A-Lower, or an extended range bit or character offset.

## QUOILENI REGISIER (Q)

Eormat: - 36 bits


[^3]
## Qescriotions

## A 36 bit physical register tocated in the Operations Únit.

## Eunction:

In fixed point binary operations, holds operands and results.
In floating point binary operations, holds the least significant part of the mantissa.

In shifting operations, holds original data and shifted results.
In acaress preparation, may hold two logically indepenjent word offsets, Q-Upper and Q-Lower, or an extended range bit or character offset.

ACCUMULAIOR=QUOIIENI_REGISIER_(AQL

## Eormati - 72 bits



Figure 4-3 Accumulator-Quotient Register (AQ) rormat

## Description:

A logical combination of the Accumulator (A) and Quotient (Q) registers.

## Eunction:

In fixed point binary operations, holds double precision operands and
results.
In floating point binary operations, holds the mantissa.
In shifting operations, holds original data and shiftedresults.

## EXRONENI_REGLSIER_(EL

## Eocmat: - bits



## Descriotion:

## An 8 bit physical register located in the Operations Unit. Bits pictured as "x" are "don"t care" bits, that is, are irrelevant to the register or its use.

Eunction:

In floating point binary operations, holds the exponent.

## EXRONENT-ACCUMULAIQR-QUOILENI REGLSIER (EAR)

## Eormat: - 80 bits



Figure 4-5 Exponent-Accumulator-Quotient Register (EAQ) Format

## Descriotion:

A logical combination of the Exponent (E), Accumulator (A), and Quotient (Q) registers. Although the register has a total of 90 bits, only 72 are
involved in transfers to and from main store. The low order 8 bits are truncated on store and zero filied on load.

## Eunctien:

In floating point binary operations, holds operands and results.

Eormat: - 18 bits each


Figure 4-6 Index Register ( $X_{n}$ ) Format

## Description:

```
Eight 18 bit physical registers in the Operations Unit numbered 0 through
7. Index Register data may occupy the position of either an Upper or Lower
18-bit Half Word operand in a main store machine word.
```


## Eunction:

In fixed point binary operations, hold half word operands and results.
In acdress preparationg hold word offsets or extended range bit or .character offsets.

## INDICAIQR REGISIER IIRL

Eocmat: - 14 bits


Figure 4-7 Indicator Register (IR) Format

## Qescriotions

```
A logical assemblage of 14 indicator flags from various Units of the Processor. The data occupies the position of a Lower \(18-\mathrm{bit}\) Half Word operand. Bits pictured as "x" are "don"t care" bits and are irrelevant to the register or its use. Bits pictured as "0" are reserved and must have value 0 . When interpreted as data, a bit value of 1 corresponds to the \(O N\) state of the indicator, a bit value of 0 corresponds to the OFF state.
```

The functions of the individual indicator bits are given below. An "x in
the column headed "h indicates that the state of the indicator is noll
affected by instructions that load the IR.
key 1 Indicator_Name
a Zero
b Negative
c
Carry
$d$ overflon
e
f Exponent Underfiow

## Action

This indicator is set $O N$ menever the output of the main binary adder consists entirely of zero bits for binary or shifting operations or the output of the decinal adder consists of zero digits for decimal operations; otherwise, it is set OFF.

This indicator is set $O N$ whenever the output of bit 0 of the main binany adder has value 1 for binary or shifting operations or the sign character of the result of a decimal operation is the negative sign character; otherwise, it is set OFF.

This indicator is set ov for any of the following conditions; otherwise, it is set OFF.
(1) If a bit propagates leftward out of bit 0 of the main binary adder for any binary or shifting oseration.
(2) If ivaluei: =< ivalue2: for a decimal numeric comparision operation.
(3) If chari $=<$ char2 for a decimal alphanumeric compare operation.

This indicator is set $O N$ if the arithmetic range of a register is exceeded in a fixed point binary operation or if the target string of a decimal numeric operation is too small to hold the integer part of the result. It remains $0 N$ until reset by the Transfer on Overflow (TOV) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may al so cause an Overilow Fasit. (See Overfiom Mask indicator below.)

This indicator is set $O N$ if the exponent of the result of a floating point binary or decimal numeric operation is greater than +127. It remains ON antil reset by the

Transfer on Exponent Overflow (TEO) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator 2 N may also cause an Overflow Fault. ISee Overiflow Mask indicator below.l

This indicator is set on if the exponent of the result of a floating point binary or decimal numeric operation is less than -128.

Key $L$ Indicater Name

9 Overfiow Mask
h Taliy Runout
i
Parity Error

J Parity Mask

## Action

It remains ON until reset by the Transfer on Exponent Underflow (TEU) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may also cause an Jverflom Fault. (See Overflow Mask indicator below.l

This indicator is set ON or OFF only by the instructions that load the $I R$. When set $O N$, it inhibits the generation of the fault for those events that normally cause an Overfiow Fault. If the Overflow Mask indicator is set OFF after ocurrence of an overfiow event, an Overflow Fault will not occur even though the indicator for that event is still set ON. The state of the Overflow Mask indicator does not affect the setting, testing, or storing of any other indicator.

This indicator is set off at initialization of any tallying operation, that is, any repeat instruction or any Indirect Then tally Address Modification. It is then set on for any of the following conditions:
(1) If a repeat instruction terminates because of tally exhzust.
(2) If a Repeat Link (RPL) instruction terminates because of a zero link address.
(3) If a talivexhaust is detected for an Indirect Ihen Tally modifier. The instruction will be executed whether or not tally exnaust oceurs.

This indicator is set $O N$ whenever the wain store signals Illegal Actor with a parity error code or the Processor detects an internal parity error condition. The indicator is sef off only by instructions that load the IR.

This indicator is set ON or OFF only by the instructions that load the IR. When it is set ON, it inhibits the generation of the Parity fault for all events that set the Parity Error indicator. If the Parity Mask indicator is set OFF after the ocurrence of a Parity Error event, a Parity Fault wili not occur even though the Parity Error indicator
may still be set 0 . The state of the Parity Mask indicator does not affect the loading. testing, or storing of any other indicator. generated from previousiy set darity error indicators. The status of the parity mask indicator does not affect the setting, testing, or storing of the parity error indicator.

1 Iruncation
m Mid Instruction Interrupt Fault

Action
This indicator is set OFF only by execution of the Transfer and Set Slave (TSS) instruction that places the processor in BAR Mode. It is set ON ltaking the Processor out of BAR Mode) by the execution of any transfer class instruction ether then ISS during a Faulf or Interrupt Trap. However, it the Fault or Interrupt Trap occurs while in BAR Mode, and the transfer class instruction is Return (RET), Return Control Double (RTCD), or Restore Control Unit (RCU) and bit 28 of the saved IR data is 0 , the Processor will remain in BAR Mode.

This indicator is set $O N$ whenever the target string of a decimal numeric operation is too small to hold all the fraction digits of the result or the target string of an alphanumeric operation is too small to hold all the bits or characters to be stored. Also see the Overflow indicator condition for decima: numeric overations. The event that sets this indicator $O N$ may also cause an Overfion Fault. lsee Overflow Mask indicator above.)

This indicator is set $O N$ whenever the current instruction is interrupted oy an external event. The indicator nas meaning only when determining the proper restart resquence for the interrupted instruction. The indicator is set OFF at normal termination of every instruction. The events that set this indicator ares
(1) An Access Violation =ault during Address Preparation for any operand.
(2) Detection of the arrival of a Program Interrupt signal during execution of those EIS instructions that allow very long operand strings.

This indicator is set ON only by execution an absolute (non-appended) transfer class instruction during a Fault or Interrupt trap and is set OFF by any execution of an appended transfer class instruction. However, if the Processon is not in Absolute Mode when the Fault or Interrupt occurs and the transfer class instruction is Return (RET), Return Control Jouble (RTCD), or

Restore Control Unit (RCU) and the appropriate mode bit is properly set in the IR data, the Processor will remain in its current mode.

```
Eormals - 18 bits
```



Figure 4-8 Base Address Register (BAR) Format

## Descriotions

```
An 18 bit physical register in the Control Unit. The data is pictured in
its normal operand position as stored by the Store Base Address Register
(SBAR) instruction. Bits pictured as "x" are "don"t care" bits and are
irrelevant to the register or its use.
```


## Eunction:

The Base Address Register provides automatic hardware address relocation
and address range limitation when the Processor is in BAR Mode.
BAR.BASE
Contains the high-order nine bits of an 18 -bit address
relocation constant. The low order bits are generated
as zeros.

## IIMER_REGISIER_(IRI

Eormat: - 27 bits


27
9

Figure 4-9 Timer Register (TR) format

## Descrioitens

> A bit setable, free running clock in the Contmol Unit. The value decrements at a rate of 512 kHz Its range is 1.953125 microseconds to approximately 4.37 minutes. Bits pictured as "x" are don ct care"bits and are irrelevant to the register and its use.

## Eunction:

The $T R$ may be loaded with any convenient value with the privileged Load Timer (LDT) instruction. When the value next passes th-ough zero, a Timer Runout Fault will be signalled. If the Processor is in Normal or BAR Mode with Program Interrupts not innibited, the fault will occur immediately. If the Processor is in Absolute or Privileged Mode or has Program Inferrupts inhibited, the fault will be delayed until the processor returns to uninhibited Normal or BAR Mode.

## RING ALARM REGISIER (RALR)

## Eormat: - 3 bits



Figure 4-10 Ring Alarm Register (RALR) Format

## Descriotions

A 3 bit physical register in the Appending Unit. The bits pictured as "x" are "don"t care"bits and are irrelevant to the register or its use. The bits may have meaning with regard to other data structures.

## Eunctions

If the Effective Ring Number (See TPR.TRR below) is greater than the contents of RALR an Access Violation, Ring Alarm, Fault will occur. The Multics supervisor uses this mechanism to assure the proper handing of User Ring events (such as QUITs) that occur while executing in the supervisor. .

Eormais - 42 bits each

Even Hord of ITS Pointer Palr


Odd Word of ITS Pointer Pair


## Descriptions

```
Eight logical combinations of physical registers from the Appending Unit
and Control Unit numbered 0 through 7. PRn.RNR and PRn.SNR are located in
the ApDending Unit and PRn.WORDNO, PRn.CHAR, and PRn.BITNO are located in
the Decimal Unit. Bits pictured as "x" are "don"t care" bits and are
irrelevant to the register and its use. Bits pictured as "0" are reserved
and must have value 0. The format above shows the data from the register
when stored in ItS Pointer Pair format. The "x" bits dz have meaning in
the ITS Pointer Pair format. Certain of the register data may also be
stored in Packed Pointer format.
The reader's attention is directed to the double definition of bits 21-26
of the Odd Word and to the Note under the discussion of PRn.CHAR.
```


## Eunction:

The Pointer Registers hold information relative to the location in main store of "external" data items, that is, data items external to the segment
containing the procedure being executed. The functions of the individual constituent registers are:
key Register Eunction
PRn. RNR
The Ring Number Register contains the maximam privilege level (smaliest ring number) that tiay be assigned to a process attempting to access the data item described by the Pointer pegister. For example, if PRn.RNR is

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975
greater lless privileged) than the current validation level of the process las contained in PPR.PRR described belowl then the Effective Ring Number for the access is PRn.RNR. The value of PRn.RNR is determined from directory entry information for the segment when the pointer data is constructed.


SARD the CHAR and BITNO fields as indicated in the lower line of the fomat (bits 18-23) will contain the character number plus bit offset.

WARNING: The Decimal Unit has builtin hardware checks for illegal bit oftset values but the appending unit does not except for a single case for pa=ked pointers. See NOTES for Load Packed Pointers (LPRPD) in Section II. Machine Instuctions.

Key Register
PRE.BITNO

## Eunction



The Bit Number register contains the number of the bit within PRn.CHAR of the word at PRn.WORDNO containing the data item. The value is determined when the pointer data is constructed f-om the data item Nord and character 0 . Unaligned data items mar have any value in the range (0.10) octal. See NOTE under PRn. CHAR above.

## RROCEDURE POINIER REGISIER_IPPRL

```
Eormat: - 37 bits
```

    Word 0 of Control Unit Data
    

```
Word 4 of Control Unit Data
```

    -
    

```
Figure 4-12 Procedure Pointer Register (PPR) Format
```


## Descriotion:

A logical combination of physical registers from the Appending Unit and the Control Unit. PPR.PRR, PPR•PSR, and PPR•P are located in the Appending Unit and PRR.IC is located in the Control Unit. The data is pictured as it appears in main store in Words 0 and 4 of Control Unit Jata. Bits pictured as "x" are "don"t care" bits and are irrelevant to the register or its use. The bits do have meaning with regard to Control Unit Data. $\quad$ See Control Unit Data belom.l

## Eunction:

The Procedure Pointer Register holds information relative to the location
in main store of the procedure segment in execution and the location of the
current instruction within that segment. The functions of the individual
constituent registers are:

REVIEW DRAFT
SUBJECT TO CHANGE

| Bealster | Eunction |
| :---: | :---: |
| PPR.PRR | The Rrocedure sing Register contains the number of the ring (validation levell in which the process is executing. It is set to the Effective Ring Number of the procedure segment when control is transferred to the procedure. |
| PPR.PSR | The Rrocedure Segment Begister contains the segment number of the procedure being executed. Its value changes every time control is transferred to a new procedure. |
| PPR.P | The Privileged bit register is a flag controlifing execution of privileged instructions. Its value is "1"b (permitting privileged instructions) is PPR.PRR is 0 gnd the privileged bit in the Segaent Descriptor hord (SDW.P) for the procedure is " ${ }^{* *}$ b. Its value is ${ }^{* 0 *} 0$ if SOW.P is 0 or PPR.PRR is greater than 0 . Its value is set every time a new procedure is entered. |
| PPR.IC | The Instruction counter register contains the mord offset from the origin of the procedure segment to the current instruction. |

## IEMPORAKY POINIER_REGLSIER_(IPR)

Eecmale - 42 bits

Word 2 of Control Unit Data


Word 3 of Control Unit Data


Hord 5 of Control Unit Data


## Descriotion:

A logical combination of physical registers from the Apoending Unit and the Control Unit. TPR.TRR, TPR.TSR, and TPR.TBR are located in the Appending Unit and TPR.CA is located in the Control Unit. The data is pictured as it appears in main store in Words 2, 3, and 5 of Control unit Data. Bits pictured as "x" are "don"t care" bits and are irrelevant to the register or its use. The bits do have meaning with regard to Control Unit Data. (See Control Unit Data below.)

## Eunction:

The Temporary Pointer Register holds information relative to the location in main store of indirect words and pointers (during address preparation) and operands (during instruction execution). At the completion of address preparation, the contents of the $T P R$ is presented to the Appending Unit Associative Memory Assembiles for transistion into the final 24-bit main store address. The functions of the individual constituent registers are:

| Reglster | Eunction |
| :---: | :---: |
| TPR.TRR | The Iemporary Ring Register contains the Effective Ring Number for the data access. If the access is to the procedure segment, TPR.TRR is set to PPR.PRR; it the access invokes a Pointer Register. TPR.TRR is set to the larger of PRn.RNR and PPR.PRR. |
| TPR.TSR | The Iemporary segment Begister contains the segment number of the segment to be accessed. |
| TPR.TBR | The Lemoorary Bit Begister holds the bit offset for indirect words or pointers (during address preparation) |
|  | or operands (during instruction execution). Its value |
|  | is calculdted during address preparation from the |
|  | contents of PRn.CHAR and PRn.3ITNO and other |
|  | information provided by the Address Modification |
|  | specified for the instruction. See PRn.CHAR and |
|  | PRn. BIINO above for further detail. |
| TPR.CA | The computed Address register contains the word offset |
|  | of indirect words or pointers lduring adddress |
|  | preparation) or operands ldaring instruction |

OESCRIPIOR SEGMENI BASE REEISIER_IDSZREOBRL

```
Eocmata - 51 bits
    \bullet
    Even Hord of Y-palr
```



Odd Word of Y-pair


Figure 4-14 Descriptor Segment Base Register (DSBR, JBR) Format

## Qescription:

A loyical combination of various Appending Unit registers. The data is pictured in the format expected by the Load Descriptor 3ase Register (LDBR) and Store Descriptor Base Register (SDBR) instructions. Bits pictured as
"0" are reserved and must have the value 0 .

## Eunctions

The Descriptor Segment Base Rejister contains information concerning the Descriptor Segment for a process. The descriotor Segment holds the Segment Descriptor Hords (SDWs) for all segments accessible by the process. The functions of its individual constituent registers arei

| Register | Eunction |
| :---: | :---: |
| DSBR.ADDR | The interpretation of the ADDRress -egister depends on the value of DSBR.U. |
|  | EOL DSBRAADDR_contains |
|  | $\mathrm{U}=0$ The 24 -bit main store address of the Page Table for the Descriptor Segment. |
|  | U=1 The 24-bit main store address of the Descriptor Segment. |
| DSBR-BND | The Bound register contains 14 most significant bits of the highest 16 word biock of the Descriptor Segment that can be addressed without causing an Access Violation, |
| OSBR•U | The $u$ register is a flag specifying whether the descriptor segment is unpaged $(U=1)$ or paged $(U=0)$. |
| DSER.STACK | The SIACK register contains the upper 12 bits of the 15-bit stack base segment number. It is used only during the execution of the CALL6 instruction. Segment Number of the Stack Segment for a running process is given by 8 * DSER.STACK + PPR.PRR.) |

SEGMENI_DESCRIPIQR HORD_ASSQCIALIVE_MEMORY_(SQWAML

Eermats - 85 bits each

Even Hord of Y-pairs as stored by Store Segment Descriptor Registers (SSDR)


Odd Word of Y-pairs as stored by Store Segment Descriptor Registers (SSDR)


Data as stored by Store Segment Descriptor Pointers (SSDP)


Figure 4-15 Segment Descriptor Word Associative Memory (SDWAM) Format

## Description:

Sixteen logical combinations of registers and flags from the Appending unit comprising the Segment Descriptor Word Associative Memory Assembly. The registers are numbered from 0 through 15 but are not directiy addressable by number. Bits pictured as " 0 " are reserved and must nave the value 0 .

## Eunction:


#### Abstract

Hardware segmentation in the Multics Processor is implemented by the Appending Unit (See Section $V$, Address - Segmentation and Paging for details). In order to permit addressing by Segment Numper and offset as prepared in the temporary pointer Register (described above), a table containing the location and status of each accessible segment must be kept. This table is the Descriptor segment and is uniaue to the process. The Descriptor Segment for a running process is located by information helf in the Descriptor Segment Base Register (DSBP) described aoove.


Every time an Effective Segment Number (TPR.TSR) is preoared, it is used as an index into the Descriptor Segment to retrieve the Segment Descriptor Word (SDW) for the target segment. To reduce the vumber of main store references required for segment addressing, the SOWAM provides a content addressable store to hold the sixteen most recently refarenced SJW.


| Register | Eunction |
| :---: | :---: |
| SDWAM.ADDR | The interpretation of the ADDRress egister depends on the value of SDWAM.U. |
|  | Eor SDWAMeADOR contains |
|  | $U=0$ The 24-bit main store address of the Page Table for the target segment. |
|  | $U=1$ The $24-b i t$ main store address of the target segment. |
| SDWAM.R1 | Upper limit of readmrite Ring Braaket. (See Section VIII, Hardware Ring Implementationl |
| SDWAM.R2 | Upper limit of read/execute Ring Bracket. (See Section VIII, Hardware Ring Implementation) |
| SDWAM.R3 | Upper ifmit of call Ring Bracket. (See Section VIII, Hardware Ring Implementations |
| SDWAM.BOUND | The upper limit of segment addresses stated as a number of 16 word blocks. A segment address (TPK.CA) with a block address larger than this. value will cause an Access Violation, Out of Segment Bounds, Fault. |
| SDWAM.R | Bead permission bit. If this bit is set $O N$, read access requests may be honored. |


| SDWAM.E | Execute permission bit. If this bit is set ON, the SDH may be loaded into the Procedure Pointer Register (PPR) and control transtered to the segment for exectuion. |
| :---: | :---: |
| SOWAM.W | Write permission bit. If this bit is set ON, write access requests may be honored. |
| SDWAM.P | Privileged flag bit. If this bit is set on, privileged instructions from the segment may be execited if PPR.PRR is 0. |


| Register | Eunction |
| :---: | :---: |
| SOWAM.U | Unpaged flag bit. If this bit is set 0 , the segment is undaged and SDWAM.ADDR is the 24-bit main store address of the base of the segment. If this bit is set OFF, the segment is paged and SOWAM.ADJR is the 24-bit address the array of Page table Words (PTWs) for the segment. |
| SOWAM.G | Gate control bit. If this bit is set on, calls into the segment must be to an offset no greater than the value of SDWAM.CL as described belon. |
| SDWAM.C | Cactie control bit. If this bit is set $0 N$, data from the segment may be placed in the cache store. |
| SOWAM.CL | Qall Limiter value. If the segment is gated (SJWAM.G set 0 (N), transfers of control into the segment must be to segment addresses no greater than this value. |
| SOWAM.POINTER | The Effective Segment Number used to fefch this SOW from main store. |
| SDWAM.F | Eull/empty bit. If this bit is set $O N$, the $\operatorname{SDW}$ in the register is valid. If this oit is set off, a "hit" is not possible. All SDWAM.F bits are set OFF by the instructions that clear the SDWAM. |
| SDWAM.USE | USage count for the register. The SDWAM.USE field is used to maintain a strict fifo queue order among the SOWs. When an SDW is matched its USE value is set to 15 ("newest") and the queve is reordered. SDWs newly fetched from main store replace the SDW with USE value 0 ("oldest") and the queue is reordered. SOWAM.USE is set the internal (and invisible) SONAM register number by instructions that clear the SDWAY. |

Egrmat: - 51 bits each

Data as stored by Store Page Table Registers (SPTR)


Data as stored by Store Page Table Pointers (SPTP)


Figure 4-16 Page Tabie Word Associative Memory (PTNAM) Format

## Descriotion:

Sixteen logical combinations of registers and flags from the Appending Unit comprising the Page Table Word Associative Memory Assenbly. The registers are numbered from 0 through 15 but are not directly addressable by number. Bits pictured as "o" are reserved and must have the valde 0 .

## Eunctions

Hardware paging in the Muitics Processor is implemented by the Appending Unif (See Section $V$. Address -- Segmentation and Paging for details). In order to permit segment addressing oy Page Number and page of fset as derived from the Effective Address prepared in the Temporary Pointer Register (TPR.CA described above). a table containing the location and status of each page of an accessible segment must be keot. This table is the Page Table Word Array (PTWA) for the segment that is located in the System Segment table (SST) (a supervisory ring 0 data basel and is sharable by all processes. The PTWA for an accessible paged segment is located by intormation held in the Segment Descriptor Word (SDW) for the segment.

Every time an Effective Address (TPR.CA) for a paged segment is prepared, it is separated into a Page Number and a Dage offset. The Page Number is used as an index into the Paje Table Word Array to retrieve the Page Table Word (PTW) for the target Dage. To reduce the numper of main store references required for paging, the PTWAM provides a content addressable store to hold the sixteen most recentiy referenced PIWs.

Whenevar a reference to the PTW for a page of a paged segment is reguired, the Page Number (as derived from TPR.CA) is matched associatively against all 16 PTWAi.PASE:D registers (described below) and, simultaneousiy,


#### Abstract

TPR.TSR is matched against PTHAM.POINTER (described below). If the PTHAM match logic circuitry indicates a "nit", all usage counts (PTWAM.USE) greater than the usage count of the "hit" register are decremented by one, the usage count of the "nit" register is set to 15 , and the contents of the "nit" register are read out into the adaress preparation circuitry as necesary. If the PTWAM match logic does not indicate a "nit", the PTW is fetched from main store and loaded into the PTWAM register with usage count 0 (the "oldest"), all usage counts are decremented by one with the newly loaded register rolling over from 0 to 15 , and the newly loaded register is read out into the address preparation circuitry as necessary. Faulted FTWs are not loaded into the PTWAM. The functions of the constituent registers and flags of each PTWAM register are:


Register
PTWAM.ADOR
PTWAM.M
PTWAM.POINTER

Eunction
The AD2gess register holds the 18 most significant bits of the 24-bit main store address of the page. The hardware ignores low order bits of the page address according to page size based on the following ...

| Page Size | ADDR 3its |
| :---: | :---: |
| in words | ignored |
| 64 | none |
| 128 | 17 |
| 256 | $16-17$ |
| 512 | $15-17$ |
| 1024 | $143-17$ |
| 2048 | $13-17$ |
| 4096 | $12-17$ |

Page Modified flag bit. This bit is set $O N$ whenever the PTH is used for a store trpe instruction. When the bit changes value from 0 to 1 , a special extra cycie is genersted to write it back into the PTW in the PTWA.

PTWAM.POINTER
The Effective Segment Number used to fetch this PTH from main store.

PTHAM. PAGENO The 12 most significant bits of the 18 -bit Effective Address (TPR.CA) used to fetch this PTW from main store. Low order bits are forced to zero by the hardware and not used as dart of the PTWA incex according to page size based on the following ...

| Page Size | PAGENJ bits |
| :---: | :---: |
| in words | forzed |
| 64 | none |
| 128 | 11 |
| 256 | $10-11$ |
| 512 | $09-11$ |
| 1024 | $08-11$ |

PTWAM.F Eull/empty bit. If this bit is seton, the PTH in the register is valide If this bit is set OFF, a "nit* is not possidle. All PTWAM.F oits are set OFF by the instructions that clear the PTWAM.

PTWAM.USE USagE count for the rejister. The JTWAM.USE field is used to maintain a strict fifo queue order among the

PTWs. When an PIW is matched its USE value is set to 15 ("newest") and the queue is reordered. PTWs newiy fetched from main store replace the PTW witn USE value 0 ("oldest") and the queue is reorjered. PTWAM.USE is set the internal (and invisible) PTNAM register number by instructions that clear the PTWAY.

## EAULI_REGISIER

Eocmat: - 35 bits

Data as stored by Store Central Processor Register (SCPR), TAG = 01, instruction


Figure 4-i7 Fault Register Format

## Qescriotion:

```
A logical combination of flags and registers all located in the Control
Unit. The register is stored and sleared by the SCJR (tag 01) command. Note that the data is stored into the berd pair at location \(Y\) and that the
``` contents of \(Y+1\) are cleared. The fault Register cannot be loaded.

\section*{Eunction:}
```

The Fault Register contains the conditions in the Processor for several of
the hardware faults. Data is strobed into the Fault Register during a
fault sequence. Once a bit or field in the Fault Register has been set, it
remains set until the register is cleared. The data mill not be
overwritten during subsequent fault events.
The reader's attention is directed to another apparent anomoly in the design of the Multics Processor as an enhancement to an existing desian. It will be noted that the fault Register recor as events from only ports A through D. These four ports are the limit of connectability of the

```
```

existing design and, since all eight ports are reported in Control Unit
Data (described below), no change was made in the fasit Register for the added ports. Data reported for ports $A$ through $D$ are valid in both locations.
The functions of the constituent flass and registers are:

```

REVIEW URAFT
kex Register
\begin{tabular}{|c|c|}
\hline a & ILL OP \\
\hline 0 & ILL MOO \\
\hline c & ILL SLV \\
\hline \(d\) & ILL PROC \\
\hline e & NEM \\
\hline \(f\) & 008 \\
\hline 9 & WRT INH \\
\hline \(n\) & PROC PARU \\
\hline \(i\) & PROC PARL \\
\hline 1 & \$CON A \\
\hline k & SCON 8 \\
\hline 1 & \$CON C \\
\hline m & \$CON 0 \\
\hline \(n\) & DA ERR1 \\
\hline 0 & DA ERR2 \\
\hline & IAA \\
\hline & IAB \\
\hline & IAC \\
\hline & IAD \\
\hline D & CPAR OIR \\
\hline q & CPAR STR \\
\hline \(r\) & CPAR IA \\
\hline
\end{tabular}

5 CPAR BLK

REVIEW DRAFT SUBJECT TO CHANGE October. 1975

An illegal operation code has been detected.
An illegal Address Modifier has been detected.
An illegal BAR Mode procedure has been encountered.
An illegal procedure other than \(3 A R\) Mode has been encountered.

A nonexistant main store address has been requested.
A BAR Mode Doundary violation has occured.
An illegal decimal digit has beer detected by the Decimal Unit. (Flag name is obsoletel

A parity error has been detected in the upper 36 bits of data.

A parity error has dtected in the lower 36 bits of data.

a store operation.
A cache parity error has occured during a cache store data block load.

Table 4-2 System Controller Illegal Action Codes
\begin{tabular}{|c|c|c|c|}
\hline Code & Priorily & Processor Eaull & Beason \\
\hline 00 & & & No illegal action \\
\hline 01 & & CMD & Unassigned \\
\hline 02 & 5 & STR & Nonexistent address \\
\hline 03 & 1 & CMD & Stop on condition \\
\hline 04 & & CMD & Unassi gned \\
\hline 05 & 12 & PAR & Data parity, store to SJU \\
\hline 06 & 11 & PAR & Data parity in store \\
\hline 07 & 10 & PAR & Data parity in store and store to SCU \\
\hline 10 & 4 & CMD & Not control \\
\hline 11 & 13 & CMD & Port not enadied \\
\hline 12 & 3 & CMD & Illegal command \\
\hline 13 & 7 & STR & Store not ready \\
\hline 14 & 2 & PAR & ZAC parity, CPU to SCU \\
\hline 15 & 6 & PAR & Data parity, CPU to SCU \\
\hline 16 & 8 & PAR & ZAC parity, SCU to store \\
\hline 17 & 9 & PAR & Data parity, SCU to store \\
\hline
\end{tabular}

\section*{MODE REGISIER}

Eormat: - 33 bits

Even word of Y-pair as stored by Store Central Processor २egister (SCPR), TAG \(=06\). instruction


Figure 4-18 Mode Register (MR) Format

\section*{Descriotion:}

A logical assemblage of flags and registers from the Control Unit. The
```

Mode Register and the Cache Mode Register are both stored into the Y-Dair
by the SCPR, TAG = 06, instruction. The Mode Register is loaded with the
Load Central Processor Register (LCPR), Tag = 04 instruction. Bits
pictured as "0* are reserved and must have the value 0.
The functions of the constituent flags and registers are:

```



Test mode indicator. This bit is set ON whenever the Test/Normal switch on the Processor Maintenance panel is in rest position and is set OFF otherwise. It serves to enable the program control of voltage and Timing Margins.

Enable mode register. When this bit is set 0 , all other bits and controls of the mode register are active. When this bit is set OFF, the mode register controls are disabled.

The traps described above (Address match, OPCODE match, Control Unit History Register counter overflow occur after conoletion of the next ogd Lastruction following their detection. They are handed as Group VII faults in regard to servicing and inhibition. The complete Group VII priority sequence 1 s....
\[
\begin{aligned}
& 1 \text { - con } \\
& 2 \text { - tro } \\
& 3 \text { - sdf } \\
& 4 \text { - OPCODE Trap } \\
& 5 \text { - Control Unit History Register counten overflow } \\
& 6 \text { - Address match trap } \\
& 7 \text { - External interrupts }
\end{aligned}
\]

\section*{CACHE MODE RE GISIER_(CMRL}

Eormat: - 28 bits
Odd word of Y-pair as stored by Store Central Processor Register (SCPR). TAG
\(=06\), instruction = 06, instruction


Figure 4-19 Cache Mode Register (CMR) Format

\section*{Qescriation:}

A logical assemblage of flags and registers from the control unit. The Mode Register and Cache Mode Register are Doth stored into the y-pair by the SCPR, TAG \(=06\), instruction.

The Cache Mode Register data stored is address depenjent. The algorithm used to map main store into the cache store (See Section \(x\), Cache Store) is effective for the SCPR instruction. In general, the user may read out data from the directory entry for any cache block by proper selection of certain subfields of the final \(24-b i t\) main store addrass. In particular. the user may read out the directory entry for the cache block involved in a suspected cache error by assuring that the required \(24-b i t\) final address subfields are the same as those for the access which produced the suspected error.

WARNING: The user is warned that the fault handing procedurefs) should be unencachabie (SDW.C \(=0\) ) and that the History Registers and cache should be disabled as quickiy as possible in order that vital infomation concerning the suspected error not be lost.

The Cache Mode Register is loaded with the Load Central Procesor Register (LCPR), TAG \(=02\), instruction. Those items with an "x" in the column headed \(L\) are not loaded with the LCPR instruction. Bits pictured as "o" are reserved and must have the value 0 .


CONIROL UNII (CU) HISIQRY REGISIERS

Eormat: - 72 bits each

Even word as stored by Store Central Processor Register (SCPR), Tag = 20, instruction



Figure 4-20 Control Unit (CU) History Register Format

\section*{Descriationz}

Sixteen logical combinations of flags and registers from the Control Unit. The sixteen registers are nandied as a rotating quese controlled by the Control Unit History Register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or SCPR). True multicycie instructions (such as -ipri, ireg, rcu, etc.) will have an entry for each of treir cycles.

\section*{Eunctionz}

A Control Unit History Register entry shows the conditions at the end of the Control Unit cycle to which it applies. The sixteen registers will hold the conditions for the tast sixteen Control Unit cycles. Entries are made according to controls set in the Mode Register. (See Mode Register above)

The meanings of the constituent flags and registers are:

Kex Elaq Name
Meaning
a PIA
prepare instruction address
b POA
prepare operand address
request indirect word
d SIW
e por
f PON
\(g\) RAW
n SAW
restor indirect word
prepare operand tally lindirect tally chainl
prepare operand notally (as for POT except no chainl
request read-alter-rewrite word
restore read-alter-rewrite word
key Elag Name
\begin{tabular}{|c|c|c|}
\hline 1 & TRGO & transfer Go (conditions met) \\
\hline 1 & XDE & execute XED from even IC \\
\hline k & \(\times 00\) & execute XED from odd IC \\
\hline 1 & IC & execute odd instruction of the current pair \\
\hline m & RPTS & execute a repeat operation \\
\hline \(n\) & HI & wait for instruction fetch \\
\hline 0 & AR F/E & 1 = Computed Address (TPR.CA) has valid data \\
\hline D & \(\overline{X I P}\) & NOT prepare Program Interrupt address \\
\hline a & \(\overline{\text { FLT }}\) & NOT prepare Fault address \\
\hline \(r\) & \(\overline{\text { BASE }}\) & NOT BAR mo de \\
\hline & OPCODE & current operation code \\
\hline & I & Program Interrupt inhibit bit \\
\hline & P & Pointer register flag bit \\
\hline & TAG & \begin{tabular}{l}
Currrent address modifier \\
This modifier is replaced by the contents of the TAG fields of indirect words as they are fetched during indirect chains.
\end{tabular} \\
\hline & ADDRESS & Current Computed Address (TPR.CA) \\
\hline & CMD & SCU command \\
\hline sel & SEL ected) & Port select bits. (Valid only if Port A through 0 is \\
\hline 5 & XEC-INT & A Program Interrupt is present \\
\hline \(t\) & INS-FETCH & Perform an instruction fetch \\
\hline \(u\) & CU-STORE & Control Unit store cycie \\
\hline \(v\) & OU-STORE & Operatons Unit store cycle \\
\hline W & CU-LOAD & Control Unit load cycle \\
\hline x & OU-LOAD & Operations Unit load cycte \\
\hline \(\boldsymbol{y}\) & OIRECT & direct cycle \\
\hline
\end{tabular}
direct cycle

Port control logic not busy
Port interface busy

\section*{Eocmats - 72 bits each}

Even word as stored by Store central Processor Regsiter (SCPR),TAG = 40 , instruction


Odd word as stored by Store Central Processor Register (SCPR), TAG \(=40\), instruction


Figure 4-21 Operations Unit (OU) History Register Format

\section*{Descriotions}

Sixteen logical combinations of flags and registers from the Operations Unit and Control Unit. The sixteen registers are hand ed as a rotating queue controlled by the operations Unit History Register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or SCPR).

\section*{Eunction:}

An Operations Unit History Register entry shows the conditions at the end of the Operations Unit cycle to which it applies. The sixteen registers will hold the conditions for the last sixteen operations unit cycles. Entries are made accorcing to controls set in the Mode २egister. (See Mode Register above)

The meanings of the constituent flags and registers ares

Kex Elag Name RP REG

Meaning
Primary Operations Unit operation register RP REG receives the instruction operation code and other data from the Control Unit during the Control Unit instruction cycle while the Operations Unit may be be busy with a prior operation. RP REG is further sub-structured as ...
\begin{tabular}{|c|c|c|}
\hline key & Elag Name & Meaning \\
\hline & OP CODE & The 9 most significant bits of the operation code for the instruction. Note that basic (non EIS) operations do not involve bit 27 hence the 9 bit field \(i s\) sufficient to define the operation code. \\
\hline a & 9 CHAR & Character size for Indirect Then Tally modifiers
\[
\begin{aligned}
& 0=6-b i t \\
& 1=9-b i t
\end{aligned}
\] \\
\hline b & TAG1,2,3 & The 3 least significant bits of the modifier of the instruction. This field may contain a character position for an Indirect Then Tally character modifier. \\
\hline \(c\) & CR FLG & Character operation flag \\
\hline \(d\) & DK FLG & Direct operation tlag \\
\hline & EAC & Effective address counter for LREG/SREG instructions \\
\hline & RS REG & \begin{tabular}{l}
Secondary Operations Unit operation register \\
OP CODE is moved from RP REG to RS REG during the operand fetch and is held until completion of the instruction.
\end{tabular} \\
\hline e & RB1 FULL & OP CODE buffer full \\
\hline \(\boldsymbol{f}\) & RP FULL & RP REG |U11 \\
\hline 9 & RS FULL & RS REG full \\
\hline \(n\) & GIN & First cycle for all Operations Unit operations \\
\hline 1 & GOS & Second cycle for Operations unit mutti-ops \\
\hline 1 & GD1 & First divide cycle \\
\hline \(k\) & GD2 & Second divide crile \\
\hline 1 & GOE & Exponent compare cycle \\
\hline n & GOA & Mantissa alignment crcle \\
\hline \(n\) & GOM & General Operations unit crale \\
\hline 0 & GON & Normalize cycle \\
\hline p & GOF & Final Operations Unit cycie \\
\hline q & STR OP & Operations Unit store data avallable \\
\hline \(\dagger\) & DA-AV & Data not available \\
\hline
\end{tabular}
A register not in use
Q register not is use
\(\times 0\) not in use
\(\times 1\) not in use
\(\times 2\) not in use
\begin{tabular}{l}
\(A\) \\
\(\bar{Q}\) \\
\(\bar{Q}-\overline{R E G}\) \\
\(\overline{0}\) \\
\(\overline{X D-R G}\) \\
\(\overline{1}\) \\
\(\overline{\times 1}-\overline{R G}\) \\
\(\overline{2}\) \\
\(\overline{X 2-R G}\) \\
\hline
\end{tabular}
\begin{tabular}{ll} 
Key Elag Naqe & Meaning \\
\(3 \times 3-R G\) & \(\times 3\) not in use \\
\(\overline{4} \overline{X 4-R G}\) & \(\times 4\) not in use \\
\(\overline{5} \overline{\times 5-R G}\) & \(\times 5\) not in use \\
\(\overline{6} \overline{X 6-R G}\) & \(\times 6\) not in use \\
\(\overline{7} \overline{\times 7-R G}\) & \(x 7\) not in use
\end{tabular}

ICT TRACKER The current value of the Instruction Counter (PPR.IC). Since the Control Unit and Doserations Unit run asynchronousiy and overiap is usualiy enabled, the value of ICT TRACKER may net be the address of the Operations Unit instruction currentiy being executed.

DECIMAL UNII COUL HISIORY REGISIERS

Eormats - 72 bits each

Deciral Unit History Register data is stored with the store Central Processor Register (SCPR), TAG \(=60\), instruction. No format diagram is given because the data is defined as individual bits.

\section*{Qescrintions}

\begin{abstract}
Sixteen logical combinations of flags from the Decimal Unite The sixteen registers are handled as a rotating queue controlled by the Decimal Unlt History Register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference data entry or SCPR).

The Decimal Unit and the Control Unit run synchronousiy. There is a Control Unit History Register entry for every Decimal Unit History Register entry and vice versa. If the Processor is not executing a Decimal operation, the Decimal Unit History Register entry will show an idle condition.
\end{abstract}

\section*{Eunction:}
```

A Decimal Unit History Register entry shows the conditions in the Decimal
Unit at the end of the Control Unit cycie to which it apolies. The sixteen
registers wili hold the conditions for the last sixteen control Unit
cycles. Entries are made according to controls set in the Mode Register.

```
(See Mode Register above)
A minus ( - ) sign preceeding the flag name indicates that the comolement of the flag is shown. Unused bits are set ON.

The meanings of the constituent flags are:

REVIEN DRAFT
\begin{tabular}{|c|c|c|}
\hline bil & Elag_Name & Meaniog \\
\hline 0 & -FPOL & Prepare operand length \\
\hline 1 & -FPOP & Prepare operand pointer \\
\hline 2 & -NEED-DESC & Need descriptor \\
\hline 3 & -SEL-ADR & Select address register \\
\hline 4 & -DLEN=DIRECT & Length equals direct \\
\hline 5 & -DFRST & Descriotor processed for first time \\
\hline 6 & -FEXR & Extended register modiflcation \\
\hline 7 & - ELAST-frSt & Last cycle of DFRST \\
\hline 8 & -DDU-LDEA & Decimal Unit load \\
\hline 9 & -dDu-stae & Decimal Unit store \\
\hline 10 & -DREDO & Redo operation without pointer and length uodate \\
\hline 11 & -OLVL<WD-SZ & Load with count less than word size \\
\hline 12 & -EXH & Exhaust \\
\hline 13 & DEND-SEQ & End of sequence \\
\hline 14 & -DEND & End of instruction \\
\hline 15 & \(-\mathrm{DU}=\mathrm{RD}+\mathrm{WRT}\) & Decimal Unit write-back \\
\hline 16 & -PTRADO & PR address bit 0 \\
\hline 17 & -PTRAO1 & PR address bit 1 \\
\hline 18 & fa/II & Descriptor 1 active \\
\hline 19 & FA/I2 & Descriptor 2 active \\
\hline 20 & fa/I3 & Descriptor 3 active \\
\hline 21 & -WRD & Word operation \\
\hline 22 & -NINE & 9-bit character operation \\
\hline 23 & -SIX & 6-bit character operation \\
\hline 24 & -FOUR & 4-bit character operation \\
\hline 25 & -BIT & Bit operation \\
\hline
\end{tabular}

26
27
28
29
30 FSAMPL

Unused
Unused
Unused
Unused
Sample for mid-instruction interrupt
\begin{tabular}{|c|c|c|}
\hline bit & Elag Name & Meaning \\
\hline 31 & -DFRST-CT & Specified first count of a sequence \\
\hline 32 & -ADJ-LENGTH & Adjust length \\
\hline 33 & -INTRPTD & Mid-instruction interrupt \\
\hline 34 & -INHIB & Inhibit STCi (force "Stcom) \\
\hline 35 & & Unused \\
\hline 36 & DUD & Decimal Unit idte \\
\hline 37 & -GDLDA & Descriptor load gate A \\
\hline 38 & -GDLDB & Descriptor load gate B \\
\hline 39 & -GDLDC & Descriptor load gate C \\
\hline 40 & NLD1 & Prepare alignment count for first nameric operand load \\
\hline 41 & GLDP1 & Numeric operand one load gate \\
\hline 42 & NLD2 & Prepare alignment count for second numeric operand load \\
\hline 43 & GLDP2 & Numeric operand two load gate \\
\hline 44 & ANLD1 & Aiphanumeric operand one load gate \\
\hline 45 & ANLD2 & Alphanumeric operand two load gate \\
\hline 46 & LDWRT1 & Load rewrite register one gate \\
\hline 47 & LDHRT2 & Load rewrite register two gate \\
\hline 48 & -data-avldu & Decimal Unit data available \\
\hline 49 & WRTI & Rewrite register one loaded \\
\hline 50 & GStR & Numeric store gate \\
\hline 51 & ANSTR & Alphanumeric store gate \\
\hline 52 & FSTR-OP-AV & Operand available to be stored \\
\hline 53 & -FEND-SEQ & End sequence flag \\
\hline 54 & -FLEN<128 & Length less than 128 \\
\hline 55 & FGCH & Character oderation gate \\
\hline 56 & fanpk & Alphanumeric packing cycle gate \\
\hline
\end{tabular}
\begin{tabular}{lll}
57 & FEXMOP & Execute MOP gate \\
58 & FBLNK & Blanking gate \\
59 & & Unused \\
60 & DGBD & Binary to decimal execution gate \\
61 & DGDB & Decimal to binary execution gate
\end{tabular}
\begin{tabular}{lll} 
bit Elag_Name & Meaning \\
62 & DGSP & Shift procedure gate \\
63 & FFLTG & Floating result flag \\
64 & FRND & Rounding flag \\
65 & DADD-GATE & Add/substract execute gate \\
66 & OMP+DV-GATE & Muitiply/divide execution gate \\
67 & DXPN-GATE & Exponent network execution gate \\
68 & & Unused \\
69 & & Unused \\
70 & & Unused \\
71 & & Unused
\end{tabular}

\section*{APPENDING UNLI CAUL_HISIORY_REGISIERS}

\section*{Eormat: - 72 bits each}

Even word as stored by Store Central Processor Register (SCPR), TAG = 00 , instruction

```

Odd word as stored by Store Central Processor Registar (SCPR), TAG = DO,
instruction

```


Figure 4-22 Appending Unit (AU) History Register format

\section*{Descriotion:}

Sixteen logical combinations of flags and registers from the Appending Unit. The sixteen registers are handled as a rotating gueue controlled by the Appending Unit History Reaister counter. The counter is always set to the riumber of the oldest entry and advances by one for each history
```

register reference (data entry or SCPR).

```

\section*{Eunctions}

An Appending Unit History Register entry shows the conditions in the Appending Unit at the end of an address preparation cycle in Appenting Mode. The sixteen registers will hold the conditions for the last sixteen such address prepartion cycles. Entries are made according to controls set in the Mode Register. (See Mode Register above)

The meanings of the constituent flags and registers ares
\begin{tabular}{ll} 
2il Elag Name & Meaning \\
ESN & Eflective segment number (TPR.TSR) \\
a BSY & Data source for ESN
\end{tabular}
\(00=\) from PPR.PSR
\(01=\) from PRn•SNR
\(10=\) from TPR.TSR
\(11=\) not used
b FDSTPW
Descriptor segment PTW fetch
c MDSPTW
Descriptor segment PTW modification
d FSDWP
SDW fetch from paged descriptor segnent
PTW letch
FPTW
PTW+1 fetcn

9 MPT
PTH modification
h FANP
Final address fetch irom non-paged segment
1 FAP Final address fetch from paged segment
1 SOWAMM SDWAM match ocurred
SDWAMR SOWAM register number for SDWAMM=1
\(K\) PTWAMM PTHAM match ocurred
PTWAMR PTWAM register number for PTWAMM=1
1 FLT ACV or OFTD fault on this cycte
ADD 24 bit final address from this cycle

TRR Ring number from this cycie (IPR.TRZ)
m CA
Segment is encacheable
n FHLD

\section*{CONEIGURAIION SWIICH_DAIA}

Eormatz - 36 bits each

Data read by Read Switches (RSW), \(Y=x \times x \times x 0\), instruction


Data read by Read Switches (RSW), \(Y=x \times x \times x 2\), instruction


Data read by Read Switches (RSW), \(y\) - \(x x x x x i / 3\), instruction


Data read by Read Switches (RSW), \(Y=x \times x \times x 4\), instruction


\section*{DescriotlonE}

The Kead Switches (RSW) instruction provides the ability to interrogate various switches and options on the Processor Maintenanee and Configuration Danels. The least significant digit (bits 15-17) of the address field is used to select the switches to be read. High order address bits are ignored. Data is placed in the A-Register. Bits pictured as "o" are unimplemented or represent options tnat are standard on the Multics Processor. Bits pictured as "1" represent options that are standard on the Multics Processor.

REVIEW DRAFT

Read Switches \((R S W), Y=x \times x x x i\) reads data for Ports \(A, B, C\), and \(D\). Switches (RSW), \(Y=x \times x \times x 3\) reads data for Ports \(E, F, G\), and \(H\).

\section*{Eunction:}

\[
1 \text { = half, half of MEM is configu-ed }
\]


Figure 4-24 Controi Unit Data Format

\section*{Descrietions}

REVIEH DRAFT SUBJECT TO CHANGE
October, 1975

A logical collection of flags and registers from the Appending unit and the Control Unit. In general, the data has valid meaning only when stored with the Store Control Unit (SCU) instruction as the fi-st instruction of a Fault Trap pair. Bits pictured as "0" are reserved and must have the value 0 .

\section*{Eunctions}

\begin{tabular}{|c|c|c|c|c|}
\hline Hord & key & & Eield Name & Meaning \\
\hline 0 & & & PPR.PRR & Procedure ring register \\
\hline 0 & & & PPR.PSR & Procedure segment registem \\
\hline 0 & a & & PPR.P & Privileged bit \\
\hline 0 & \(b\) & & XSF & External segment flag \\
\hline 0 & c & x & SDWAM.SDWAMM & Match on SDWAM \\
\hline 0 & \(d\) & \(\times\) & SD-ON & SDWAM enabled \\
\hline 0 & \(e\) & \(\times\) & PTWAM.PTHAMH & Match on PTWAM \\
\hline 0 & \(f\) & x & PT-ON & PTWAM enabled \\
\hline 0 & 9 & \(\times\) & PI-AP & Instruction fetch apoend cycie \\
\hline 0 & h & X & DSPTH & Fetch Descriptor Segment PTW \\
\hline 0 & \(i\) & x & SDWNP & Fetch SOW - nonpaged \\
\hline 0 & 1 & x & SDWP & Fetch SDW - paged \\
\hline 0 & \(k\) & X & PTW & Fetch PTW \\
\hline 0 & 1 & x & PTH2 & Fetch oredage PTH \\
\hline
\end{tabular}
\begin{tabular}{lll}
0 & \(m\) & \(\times F A P\) \\
0 & \(n\) & \(\times F A N P\) \\
0 & 0 & \(\times F A B S\) \\
0 & & \(F C T\)
\end{tabular}
Fetch final address - paged
Fetch final address - nonoaged
Fetch final address - absslute
Fault counter - counts instruction retries

Hecd key 1 Eield Name
\begin{tabular}{|c|c|c|c|}
\hline 1 & a & \[
\begin{aligned}
& \mathbf{x} \\
& \mathbf{x}
\end{aligned}
\] & \[
\begin{aligned}
& \text { IRO } \\
& \text { ISN }
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{1} & \(b\) & \(\times\) & Oeb \\
\hline & & \(\times\) & IOC \\
\hline \multirow[t]{2}{*}{1} & c & x & E-OFF \\
\hline & & x & IA + IM \\
\hline \multirow[t]{2}{*}{1} & \(d\) & \(\times\) & ORB \\
\hline & & x & ISP \\
\hline \multirow[t]{2}{*}{1} & e & x & R-OFF \\
\hline & & \(\times\) & IPR \\
\hline \multirow[t]{2}{*}{1} & 1 & \(\times\) & Own \\
\hline & & \(\times\) & NEA \\
\hline \multirow[t]{2}{*}{1} & 9 & \(\times\) & H-OFF \\
\hline & & \(\times\) & 008 \\
\hline 1 & \(n\) & x & NO GA \\
\hline 1 & i & x & OCB \\
\hline 1 & J & \(\times\) & OCALL \\
\hline 1 & k & \(\times\) & BOC \\
\hline 1 & 1 & x & INRET \\
\hline 1 & m & \(\times\) & CRT \\
\hline 1 & \(n\) & \(\times\) & RalR \\
\hline 1 & 0 & \(\times\) & AM-ER \\
\hline 1 & p & \(\times\) & 00S8 \\
\hline 1 & a & \(\times\) & Paru \\
\hline 1 & \(r\) & x & PARL \\
\hline 1 & \(s\) & x & ONC1 \\
\hline 1 & + & x & ONC2 \\
\hline 1 & & x & IA \\
\hline 1 & & \(\times\) & IACHN \\
\hline 1 & & \(\times\) & CNCHN \\
\hline
\end{tabular}

\section*{Meaning}
```

For ACV - illegal ring order
For STR - illegal segment number
For ACV - out of execute bracket
For IPR - illegal op code
For ACV - execute bit is off.
For IPR - illegal address or modifier
For ACV - out of read braaket
For IPR - illegal slave procedure
For ACV - read bit is off
For IPR - illegal EIS digit
For ACV - out of write bracket
For STR - nonexistent address
For ACV - write bit is off
For STR - out of bounds
For ACV - not a gate
For ACV - out of call brazket
For ACV - outmard call
For ACV - bad outward call
For ACV - inward return
For ACV - cross ring transfer
For ACV - ring alarm
For ACV - associative memory error
For ACV - out of segment sounds
For PAR - processor parity upper
For PAR - processor parity lower
For ONC - CPU/SIU sequence error \$1
For ONC - CPU/SCU sequence error %2
SCU illegal action lines (See Table 4-2)
Illegal action CPU port.
For CON - connect (CIOC) SPU port

```
\(1 \times F / I\) ADOR
\(1 \mathrm{u} \times \mathrm{F} / \mathrm{I}\)

2
TPR.TRR

Modulo 2 tault/interrupt vector address
Fault/interrupt bit flag oit
\(0=\) interrupt
\(1=1 \mathrm{ault}\)
Temporary ring register

Hord kex 1 Eield Name
\begin{tabular}{|c|c|c|c|}
\hline 2 & & TPR.ISR & Temporary segment register \\
\hline 2 & & CPU & CPU number \\
\hline 2 & & delta & Address increment for repeats \\
\hline 3 & & tsna & Pointer Register number for non-EIS operands or for EIS operand \#1 further substructured as... \\
\hline 3 & a & PRNO & Pointer register number \\
\hline 3 & b & ---- & 1 = PRNO is valid \\
\hline 3 & & TSNB & Pointer Register number for EIS operand \(\$ 2\) further substructures as for TSNA above \\
\hline 3 & & TSNC & Pointer Rejister number for EIS operand \#3 further suostructured as for TSNA above \\
\hline 3 & & TEMP BIT & BITNO field of Temporary Pointer Register (TPR.TBR) \\
\hline 4 & & PPR.IC & Instruction counter \\
\hline 4 & a & ZERO & zero indicator \\
\hline 4 & b & NEG & Negative indicator \\
\hline 4 & c & CARY & Carry indicator \\
\hline 4 & d & OVFL & Overfion indicator \\
\hline 4 & e & EOVF & Exponent overflow indicator \\
\hline 4 & \(f\) & EUFL & Exponent underfiow indicator \\
\hline 4 & 9 & OFLM & Overflow mask indicator \\
\hline 4 & h & TRO & Tally runout indicator \\
\hline 4 & i & PAR & Parity error indicator \\
\hline 4 & 1 & PARM & Parity mask indicator \\
\hline 4 & k & BM & Not BAR Mode indicator \\
\hline 4 & 1 & TRU & EIS truncation indicator \\
\hline 4 & m & MIF & Mid-instruction interrupt \\
\hline 4 & \(n\) & ABS & Absolute mode \\
\hline
\end{tabular}

\section*{Meaning}
```

Temporary segment registe:
CPU number
Address increment for repeats
Pointer Register number for non-EIS operands
or for EIS operand %i further substructured
Pointer register number
1 = PRNO is valid
Pointer Register number for EIS operand %2
further substructures as for TSNA above
Pointer Rejister number for EIS operand \#3
further suostructured as for TSNA above
BITNO field of Temporary Pointer Register
Instruction counter
Zero indicator
Negative indicator
Carry indicator
Overfion indicator
Exponent overflow indicator
Exponent underfiow indicator
Overflow mask indicafor
Tally runout indicator
Parity error indicator
Parity mask indicator
Absolute mode

```
Current Effective Address
First cycle of a repeat oseration
Executing a repeat
Executing a repeat double
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Herd key 1 Eield Name} & Meaning \\
\hline 5 & \(d\) & RL & Executing a repeat link \\
\hline 5 & e & POT & \begin{tabular}{l}
Prepare operand tally \\
This flag is up until the indirect word of an It indirect cycie is successfully fetched.
\end{tabular} \\
\hline 5 & \(!\) & PON & \begin{tabular}{l}
Prepare operand notaliy \\
This filag is up until the indirect word of a "return" type instruction is successfully fetched. It indicates that there is no indirect chain even though an indirect fetch is being done.
\end{tabular} \\
\hline 5 & 9 & XDE & Execute double from even IC \\
\hline 5 & n & XDO & Execute double from odd IC \\
\hline 5 & 1 & ITP & ITP cycte \\
\hline 5 & J & RST & Restart this instruction \\
\hline 5 & k & ITS & Executing ITS indirect crele \\
\hline 5 & 1 & FIF & Fault occured during instruction fetch \\
\hline 5 & & CT HOLD & Contents of the *remember modifier" register \\
\hline 6 & & & Word 6 is the contents of the "working instruction register" and reflects conditions at the exact point of address preparation when the fault/interrust occured. The ADDRESS and TAG fields are replaced with data from pointer registers, indirect pointers, and/or indirect words duming each indirect cyle. Each instruction of the current pair is moved to this register before actual address preparation begins. \\
\hline 7 & & & Word 7 is the contents of the minstruction holding register". It contains the odd mord of the last instruction pair fetched from main store. Note that, orimarily because of store overlap, this instruction is not necessarily paired with the instruction in Word 6. \\
\hline
\end{tabular}

RECIMAL UNII DAIA


\section*{Descriotions}
```

A logical collection of flags and registers from the Decimal Unit. Sits
pictured as "0* are reserved and must have the value 0.

```

\section*{Eunctions}


The meanings of the constituent flays and registers arei

Herd \(L\) Eield Name Meaning
\begin{tabular}{|c|c|}
\hline 0 & 2 \\
\hline 0 & 0 \\
\hline 0 & CHTALLY \\
\hline 2 & D1 PTR \\
\hline 2,4,6 & TA \\
\hline \(2 \times\) & I \\
\hline 2,4,6 & F \\
\hline 2,4,6 & A \\
\hline 3 & LEVEL \\
\hline 3 & D1 RES \\
\hline 4 & O2 PTR \\
\hline
\end{tabular}

All bit string instruction results are zero
Negative overpunch found in 6-4 expanded move
The number of characters examined by the SCAN, TCT, or TCTR instruction (up to the interrust or match)

Address of last double word accessed by operand Descriptor 1; bits 17-23 (bit add~ess) valid only for initial access

Alphanumeric type of Operand Descriptor \(1,2,3\)
Decimal Unit interrupted flag; a cooy of the Mid-Instruction Interrupt Fault indicator

First time; data in Operand Descriptor \(1,2,3\) is valid Operand Descriptor \(1,2,3\) is active

Difference in the count of charactens loaded into the CPU and characters stored back to main store

Count of characters remaining in Operand Descriptor 1

Address of last double word ac=essed by Operand

Descriptor 2; bits 17-23 (bit add~ess) valid only for initisl access
\(4,6 \times R\)
Last cycie performed must be repeated

Count of characters remaining in Operand Descriptor 2

Address of the last double word accesssed by Operand Descriptor 3; bits 17-23 (bit addeess) valid only for initial access

REVIEW ORAFT
\begin{tabular}{|c|c|c|}
\hline Hord & Eield Name & Meaning \\
\hline 6 & JMP & Descriptor count; number of words to skip to find the next instruction following this multimord instruction \\
\hline 7 & 03 RES & Count of characters remaining in Operand Descriptor 3 \\
\hline
\end{tabular}

\section*{ADDRESSING MODES}

The Multics Processor is able to access the main store in either of tho modes; Absolute Mode or Append Mode.

The Processor prepares an Effective Address for each maln store reference for instructions or operands. An Effective Address consists of a 12-bit segment number and an 18-bit offset within that segment. An offsel is defined as the number of machine words from the segment base or origin to the referent. The Processor uses the Effective Address to generate a 24-bit linal addresse. The final address is used either as a direct operand or as an address for a maln store access. The various means of Effective Address formation are explained in Section VI, Effective Address Formation. The generation of the final addess is difterent In the two Addressing Modes.

\section*{Absolute Mode}

In Absolute Mode, the segment number is nuli, that is, undefinedy and the segment base is the origin of main store. The final addeess is generated by high-order zero filling the offset with six binary o.s. Absolute Hode addressing is limited to the first 262,144 words of main store.

In Absolute Mode, all instruction fetches are made from Absolute addresses. Instruction operands may be located anywhere in main store and may be accessed by specifying ITS Address Modification for the instruction or by loading a Pointer Register with an appropriate value and specifying ITP Address Modification or using bit 29 of the instruction word. The use of ITS or ITP Address Modification in an Indirect Word will have the same effect.

WARNING: The use any of the above constructs in Absolute Mode places the Processor in Append Mode for one or more Address Preparation cycles. All necessary registers must be properiy loaded and all fault
conditions must be considered (See Append Mode below).

If a transfer of control is made with any of the above constructs, the processor remains in Append Mode after the transfer and subsequent instruction tetches are made in Append Mode.

REVIEH DRAFT
SUBJECT TO Change
October, 1975

Although no segment is defined for Absolute Mode, is may be helpful to understanding to visualize a virutalg unpaged segment overlaying the first 262,144 words of main store.

\section*{Append Made}

In Append mode, the appending mechanism is employed for ail main store references. The appending mechanism is described in "segmentation" and "Paging" following in this section.

\section*{SEGMENIALION}

A Multics seament is defined as an array of machine words of arbitrary cbut limited) size containing arbitrary data. A segment is identified within the Processor by a seament Dumber (segna), unique to the segment for the process, that is assigned by the operating system when the segment is first referenced by the process.

\begin{abstract}
To simpify this discussion, the operation of the hardware ring mechanism is not described although it is an integral part of Address Preparation. See Section VIII, Hardware Ring Implementation, for a discussion of the ring mechanism hardware.
\end{abstract}
- An Effective Address in the Processor consists of a pair of infegers (seang, offsef). The range of segne is (0,2**12-1), the range of offsel is ( \(0,2+* 18-1\). The description of the segment identified by segne value \(n\) is kept In the gth word-pair (ofiset= 2 *) in a table known as the descripior segment (dseg) . The descriptor segment always has segno value 0 and contains descriptions of all segments accessible by the process including its own description in \(Y\)-pair 0. The location of the descriptor segment for a running process is held by the Processor in the Descriptor Segment Base Register (DSER). (See Section IV, Program Accessible Registers) Each word-oair of a descriptor segment is known as a Segment Descriptor Word (SDW) and is 72 bits long. (See Figure 5-5, Segment Descriptor Word (SDW) Format, Iater in this section.)

A bit in the SDW for a segment (SDW.U) specifies whether the segment is paged or unpaged. The following is a simplified description of the appending process for unpaged segments. (Refer to Figures 4-14 and 5-5)
\begin{tabular}{|c|c|}
\hline 1. & 2 * segne \(>=16\) * (DSBR.BND + 1), Violation, Out of Segment Bounds Fault. \\
\hline 2. & tch the SDW from DSBR.ADOR + 2 * seanc. \\
\hline
\end{tabular}
3. If SOH.F \(=0\). 0 , then generate Directed Fault a where D is given in SOW.FC. The value of \(n\) used here is the value assigned to define a missing segment tault or segment fault.
4. If ofiset \(>=16\) * (SDW. BOUNO + 1), then generate an Access Violation, Out of Segment Bounds Fault.
5. If the access Dits (SDW.R, SDW.E, eitc.) of the segment are incompatible with the reference, generate the appropriate Access violation Fault.

REVIEW DRAFT
SUBJECT TO CHANGE
6. Generate final address SOW.ADR + offset.

Figure 5-1 depicts the relationships described above.


Figure 5-1 Final Address Generation for an Unpaged Segment

\section*{PAGING}
```

    A page is defined as a block of 2**n machine words. The Multics Processor
    is designed in such a way that D is adlustable in the range (6,12). Experience
has shown that the optimum value for n is 10 yielding a page size of 1024 words.
With the value of n establisted, the processor divides a k-bit offset or segne value into two parts; the high order ( $k-n$ ) bits forming a page number, $x$, and the low order a bits forming a word number, k . Atgorithmically, this may stated asz

$$
\begin{aligned}
& y=\text { value modulo (oage size) } \\
& x=(\text { value }-y) / \text { (page size) }
\end{aligned}
$$

```

The symbols \(x\) and \(x\) will be used in this context througnout this section. Examples of page number formation are shown in Figure 5-2 below.


A bit in the SOW for a segment (SDW.U) specifies whether the segment is gaged or unpaged. A paged segment may be defined as an array of pages of arbitrary (but Iimited) size with each page an array of 1024 machine words. Thus, a reference to a word or words of a paged segment may be treated as a reference to word \(x\) of page \(x\) of the segment.

Multics subdivides the Virtual Memory into page size biocks of 1024 words each. In the main store, the blocks are known as main store gages; on the paging device and the secondary storage, the blocks are known as cecerds. Such a subdivision of space allows a segment page to handied as a physical block independently from the other pages of the segment and from other segments. When a reference to word in a paged segment is required land the word is not already in main storel, a main store page is allocated and toe record containing the segment page is read in. Unneeded segment pages need not occupy space in main store.

The location and status of page \(x\) of a paged segment is kept in the \(x\) th word of a table known as the qage lable for the segment. The words in this table are known as Page Iable bocds (PINs). (See Figure 5-6, Page Table Hord (PTW) Format, later in this section.)
```

Any segment may be paged as appropriate and convenient. SDW.ADR for a paged segment points to the page table for the segment instead of the base of the segment. If aseg for a process is paged, DSBR.ADOR points to the page table for aseg.

```

The full algorithm used by the processor to access word effset of paged segment segne (including dseg paging) is as follows. (Refer to figures 4-14,
```

5-5, and 5-5)

```
1. If 2 (segne \(>=16\) * DSBR.BND, the generate an Access Violationg Out of Segment Bounds Fault.
2. Form the quantities:
\[
\begin{aligned}
& x 1=(2 * \text { segn2 }) \text { modulo } 1024 \\
& x 1=(2 * 2302-x 1) / 1024
\end{aligned}
\]

REVIEW DRAFT
SUBJECT TO CHANGE
October, 1975
and so on are used \(\Rightarrow\) s names, a superficial but irritating confusion is
introduced. on the other hand, do use uncommon keywords as names
where that is convenient. There is certainly no hara in using idft
to name a variable for the "debit final total" cor something of the
sort) even though dft' is a keyword.
o where possible, avoid using troublesome letters in idertifiers. for exarple, the dinits zerg and gne are trcublesome because some output devices do not clearly distinguish between zero and the letter ó or between one and the letter ' 1 '.

\section*{Literal_fonstants}

\begin{abstract}
There is a literal constant lexeme for each type of arithmetic and string value. The full syntax ant interpretation of these lexemes are given later. in the section on "Expressions". The following is a representative set of examples of arithmetic literal constants:
\end{abstract}

Arithmetic_fenstant Ratg-Iyee
\begin{tabular}{|c|c|}
\hline 304 & fixed dec (3) \\
\hline 3.04 & fixed dec \((3,2)\) \\
\hline 3.04e-5 & float dec(3) \\
\hline 3.04e-5i & complex float dec(3) \\
\hline 011 coc & fixed (7) \\
\hline 0.11 .0001 b & fixed (7,4) \\
\hline C11. COC1e-2b & \(f(00 t(7)\) \\
\hline 311.0n01e-2bi & complex float (7) \\
\hline
\end{tabular}

Coserve that an aritrmetic constant dces not begin with a sign. When a negative constant is required, it is written as two lexemes, a sign followed by an arithmetic constant.

The following is a representative set of examples of string literal constants:
\begin{tabular}{|c|c|c|}
\hline Strina_fonstant &  & Bemark \\
\hline "abcd" & char (4) & \\
\hline (3) "abcd" & char (12) & means "abcdabcdabcd" \\
\hline "'\% & char ( 0 ) & means the nutl string \\
\hline ""r"Hello," he said." & char (17) & "\% counts as \({ }^{\prime \prime}\) in value \\
\hline "11.101 "b & \multicolumn{2}{|l|}{b.it (5) mix tombexa . -} \\
\hline (4) "01"b & \(b i t(8)\) & means "C1010101"b \\
\hline "'0 & \(b i t(0)\) & means the null string \\
\hline
\end{tabular}

Any ASCII character can be usec in a character' string constante inclucing such non-printiny characters as tab, newline, and soon. A string constant is a single lexeme, and is not considered to contain smaller lexemes.
```

        There are six gug&5ugjor_bexeres; each is given, together with its purpose,
    in the following table:
Puns5uater purgess
- (period) indicates the decimal or binary point; also,
separates names in a qualified reference
- (corma) separates items in a list of arguments, parameters.
subscripts, ceclarations, options, and sc on
: (colon) terminates a condition prefix or a label prefix:
also, separates the hounds of an array
: (semicolon) terminates a statement
( (left indicates the beginning cf a list, an expression, an
parenthesis) iteration factor, and so on
) (right iridicates the end of a list, an expression, an
parenthesis) iteration factor, and sc on
These lexemes are used in most of the features of PL/I.

```

Goerators

There are five kinds of gefatgr jexemes; they are defined as follows:
            cbassification goeraters
            arithmetic +- * \(\quad\) *
            relaticnal \(=\bullet=\left\langle{ }^{\circ}\langle \rangle\right\rangle\langle=\)
            loqical - \(\quad\).
            string II
            qualifier \(\quad \rightarrow\)
Nost of the operators are defined in the section on "Operators". The only
exception is the qualifier operator, which is defined in the section on
"Expressions".
\begin{tabular}{lll} 
Draft - Subject to Change & & Honeywell Proprietary \\
Draft - Suhject to change & Honeywell proprietary
\end{tabular}

\section*{AODRESS APPENDING}

At the completion of the formation of the fifective Address lSee Section VI, Effective Address Formation) an Effective Segment Number (seang) is in the Segment Number Register of the Jemporary Pointer Registe- (TPR.SNR) and a Computed Address (effset) is in the Conputed Address register of the Temporary Pointer Register (TPR.CA) (See Section IV, Program Accessible Registers, for a discussion of the Temporary Pointer Registerl.

\section*{Address Appending Sequences}

Once segng and offset are formed in TPR.SNR and TPR.CA, respectivelv, the process of generating the final address can involve a number of different and distinct Appending Unit cycles.

The operation of the Appending Unit is shown the flowchart in figure 5-4. This flowchart assumes that Directed faults Store Faults. or Parity faults do not occur.

A segment boundary check is made in every cycie except PSDH. If a boundary violation is detectede an Access Violation, out of Segment Bounds fault will be generated and the execution of the instruction aborted. The occurence of any Fault will abort the sequence at the point of occurence. The operating system will safe store the control unit Data for possible retry and will attempt to resolve the Fault codition.

The value of the Associative Memories may be seen in the fiowchart by observing the number of cycles bypassed if an SDW or PTW is found in the Associative Memory.

There are nine different Appending Unit cycles that involve accesses to main store. Tho of these (FANP, FAP) generate the tinal address and initiate a main store access for the operand or instruction pairi five (NSDW, PSDW, PTW, PTW2 and DSPTW) generate a main store access to fetch an SOW or PTW; and two (MDSPTW and MPTW) generate a main store access to update page status bits (PTW.U and PTW.M) in a PTW. The cycles are definedin table 5-1 below.

Table 5-1 Appending Unit Crcle Detinitions
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Cycle \\
Name
\end{tabular} & Eunction \\
\hline FANP & Einal Address NonPaged \\
\hline & Generates the final address and initiates an main store access to an unpaged segment for operands or instructions. \\
\hline FAP & Einal Address Paged \\
\hline & Generates the final address and initiates a main store access to a paged segment for operands or instructions. \\
\hline NSDW & Nonpaged SDW Fetch \\
\hline & Fetches an SDW from an unpaged dseg. \\
\hline PSDW & Paged SDW Fetch \\
\hline & Fetches an SOW from a paged descriptor segmerit. \\
\hline PTW & PIW Fetch \\
\hline & Fetches a PTW from a page table other than a dseg page table. \\
\hline PTW2 & Second PIW Fetch (Same as PTW above) \\
\hline - & Fetches the next PIW from a page table other than a dseg oage table during hardware prepaging for certain uninterruptable EIS instructions. This cycle does net load the next PTH into the Appending unit. It merely assures that the PIH is not faulted (PTW.F = "1") and that the target page will be in main store when and if needed by the instruction. \\
\hline DSPTH & Qescriptor Segment RIW Fetch \\
\hline & Fetches a PIW from a dseg page table. \\
\hline MDSPTW & Modify DSPIW \\
\hline & Sets the page accessed bit (PTW.U) in the PTW for a page in a dsea page table. This cycle alwars immediately follows a DSPTW cycle. \\
\hline MPTH & Modify RIH \\
\hline & Sets the page modified bit (PTW.M) in the PTW for a page in other than a dseg page table. \\
\hline
\end{tabular}


Figure 5-4 Appending Unit Operation Flowchart

\section*{Seqment Descriotor_hord_(SOh) Format}

\begin{abstract}
The Segment Descriptor Word (SDW) palr contains information necessary to control the access to a segment by a process. The SDW for a segment is constructed from data in the directory entry for the segment and in the System Segment table (SST) when the segment is initiated by the p-ocess. the SOW for segment \(n\) (unique within the process) is placed at offset 2 n in the Descriptor Segment (dseg) of the process.
\end{abstract}

Even_hord


Qdd_hord


Figure 5-5 Segment Descriptor Word (SOH) Format
\begin{tabular}{|c|c|}
\hline Field Name & Descriotion \\
\hline ADDR & 24 bit base address of segment ( \(U=1\) ) or segment page table ( \(u=0\) ). \\
\hline R1 & highest effective read/write ring. \\
\hline R2 & highest effective readfexecute ring. \\
\hline R3 & highest effective call ring. \\
\hline \multirow[t]{2}{*}{\(F\)} & \begin{tabular}{l}
directed fault indicator. \\
1 = the necessary unpaged segment or segment page table is in memory.
\end{tabular} \\
\hline & 0 = execute the directed fault specified in FC. \\
\hline FC & the number of the directed fault (DFD-DF3) to be executed if \(F=0\). \\
\hline BOUND & largest 16-word olock number that may be accessed without causing an Access Violation, Dut of Segment Bounds Fault. \\
\hline R & read permission bit. \\
\hline
\end{tabular}
```

Eield Name Descriotion
E exECute permission bit. (XEC \& XED excludej)
H write permission bit.
P privileged mode bit.
0 = privileged instructions cannot be executed.
L = privileged instructions mav de executed if in ring 0.
paged/unpaged bit.
O = segment is paged and ADDR is the address of the page
table.
1 = segment is unpaged and ADDR is the base address of the
segment.
gate indicator bit.
0 = any call frow an external segment must be to an offset
less than the value of CL.
1 = any legal segment offset may be calied.
cache control bit.
0 = words (operands or instructions) from this segment may not
be placed in the cache.
1 = words from this segment may be placed in the cache.
Cl cali immiter.
Any external cali to this segment must se to an offset less
than CL if G=0.

```

\section*{Page_Iable Word_(PIH2_Eormat}

The Page Table Hord (PTH) contains location and status information for a page of a paged segment. The PTWs for a paged segment are copied from the directory entry file map for the segment into the Page Table Word array (PTWA) of a iree area in the Active Segment Table (AST) area of the SST when the segment is first initiated by a process. Subsequent initiations by other processes reference the existing PTWA.


Figure 5-6 Page Table Word (PTH) Format
\begin{tabular}{|c|c|}
\hline Eield Name & Descciotion \\
\hline ADOR & 18 bit modulo 64 page address if page is in store, \\
\hline & 18 or bit record number of page if page is not in store. \\
\hline & The hardware ignores low order bits of the in-store page address according to page size based on the foltowing ... \\
\hline
\end{tabular}
```

Eield Name Desccietion

| Page Size | ADDR Bits |
| :---: | :---: |
| in_mords | ignered |
| 64 | none |
| 128 | 17 |
| 256 | $16-17$ |
| 512 | $15-17$ |
| 1024 | $14-17$ |
| 2048 | $13-17$ |
| 4096 | $12-17$ |

    DID device id for device containing the page.
    W I = page has not yet been written out.
    P temporary bit used in post_processing.
    U I = page has been used. (touched).
    M I = page has been modilied.
    Q 1 = page has been used during the guantum.
    W 1 = page is wired.
    S
    F . 1 = page is in store.
    0 = page not in store. Execute directed faslt FC.
    FC directed fault number for page fault.
    ```

\section*{DEEINIIIQN_QE EEEECIIVE_ADDRESS}

The Effective Address in the Multics Processor ls the useres soecification of the location of a data item in the Multics Virtual Memory. Each reterence to the Virtual Memory for operands, indirect words, indirect pointers, Operand Descriptors, or instructions must provide an Effective Address. The hardware and the operating system translate the effective Address into the true location of the data item and assure that the data item is in main store for the reference.

The Effective Address consists of two parts, a segment number and an offset. The value of each part is the result of the evalsation of a hardware algorithm (expression) of one or more terms. The selection of the algorithm is made by the use of control bits in the Instruction Word; namely, bit 29 for segment number modification and the Address Modification (or TAG) field for offset modification. If the TAG field of the Instruction Word specifies certain "indirect" modifications. the TAG field of the Indirect Wort is also treated as an Address Moditier, thus establishing a continuing "indirect chain". Bit 29 of an Indirect Word has no meaning in the context of Address Motification.

\begin{abstract}
The results of evaluation of the Address Modification algorithm are stored in temporary registers used as working registers by the processor. The segment number is stored in the Temporary Segment Register (TPR.TSR). The offset is stored in the Computed Address Register (IPR.CA). When each Effective Address computation has been completed, the C(TPR.TSR) and the C(TPR.CA) are presented to the Appending Unit for transiation to a 24-bit final Add-ess (See Section V, Addressing -- Segmentation and Paging).
\end{abstract}

IYRES OF EEEECIIVE_ADDRESS_EORMAIION

There are two types of Effective Address formation. The first tyoe does not make explicit use of segment numbers. The algorithm selected produces a value for C(TPR.CA) only. The segment number in C(TPR.TSR) does not change and is the
segment rumber used to fetch the instruction. In this case, all references are said to be "local" to the procedure segment as held in C(PPR.PSR).

\footnotetext{
The second fype makes use of a segment number stored either in an Indirect Word-pair in main store or in a pointer Register (PRn). The algorithm selected produces values for both \(C(T P R\). TSK) and C(TPR.CA). The segment number in \(C(T F R\). TSR) may change and, if it changes, references are said to be "external" to the procedure semment as held in C(PPR.PSR).
}

REVIEN DRAFT
SUBJECT TO CHANGE
```

The two types of Effective Address formation can be intermixed. In cases where Effective Address calculations are chained togetter through pointer Registers or Indirect Words, each Effective Address is translated to a $24-b i t$ final address to fetch the next item in the chain.

```

\section*{EFEECLIVE ADDRESS FORMALLQN DESCRIPILOM}

This description of Effective Address formation is divided into two parts corresponding to the two types. The first part describes the type that involves only the offset value C(TPR.CA). The segment number C(TPR.TSR) is assumed constant and equal to C(PPR.PSR).

The second part describes the type that involves both the segment nubber C(TPR.TSR) and the offset C(TPR.CA).

EFFECIIVE ADDRESS FORMAILON INYOLVING_OEESEI ONLY

The Address Modifications described here produce values for C(TPR.CA) only. The segment number C(TPR.TSR) is assumed constant and equal to C(PPR.PSR).

\section*{Ine Address_Modifier_(IAGL_Eield}
-
Bits 30-35 of an Instruction Word or Indirect Word constitute the Address Modifier or rag field. The format of the tag field is:


Figure 6-1 Address Modifier (TAG) Field Fornat

\section*{Eield Name Eunctien}

Tm The "modifier" fieldi specifies one of four general types of offset modification.

Td The "designator" field; specifies a register number or an Indirect Then Taliy variation.

\section*{General Iyoes of offset Modification}

There are four general types of offset modification: Register, Register Then Indirect, Indirect Then Register, and Indirect then tally. The general types are described in table 6-1 below.

REVIEW DRAFT
SUBJECT TO Change
October, 1975
\[
6-2
\]

Each Effective Address formation for an operand begins with a preliminary step of loading TPR.CA with the ADDRESS field of the Instruction Word. Inis preliminary step takes place during instruction decode. The value loaded into TPR.CA is symbolzied by "ye in the descriptions following.

Table 6-1 General Offset Modification Types
Im
\begin{tabular}{|c|c|c|}
\hline Kalue & Modiller Irde & Descriotion \\
\hline 0 & Register (R) & The contents of the designated register, Td, are added to the current Computed Address to form the modified Computed Address. Addition is two's complement, modulo \(2 * * 18\) ans overflow is not possible. \\
\hline 1 & Register Then Indirect (RI) & The contents of the designated register, Ta, are added to the current Computed Address to form the modified Computed Address as for Register modification. The word at C(TPR.CA) is then fetched and interpreted as an lndirect word. The TAG field of the Indirect hory specifies the next step in Effective Adaress formation. The use of du or al as the designator in this modification type will cause an Illegal Procedure, liliegal Modifier Fault. \\
\hline 2 & Indirect Then Taliy (IT) & The Indirect Word at C(TPR.CA) is fetched and the modification performed according to the variation specified in ta amd the contents of the Indirect Word. This modification tyoe allows automatic incrementing and decrementing of addresses and taliy counting. \\
\hline 3 & Indirect Then Register (IR) & The register designator, \(T d\), is safe-stored in a special holdinj register (CT-HOLD). The word at the current C(TPR.CA) is fetched and interpreted as an Indirect Word. The TAG field of the Indirect Word specities the next step in Effective Address formation as follows: \\
\hline & & If Indirect IAG is: then: \\
\hline
\end{tabular}
\begin{tabular}{ll} 
R or & Perform Register modification using Td \\
IT & from \(C T\) HOLD.
\end{tabular}

IR Replace the safe-stored Td value in CT-HOLD with the ta value of the Indirect Word TAG field and fetch the next Indirect word from the ADDRESS given in the Indirect Word.

The algorithmic flowcharts dedicting the Effective Address formation process are scattered throughout this section and are linked together with "Go to" labels. The flownart starts with Figure 6-2 below.


Figure 6-2 Common Effective Address Formation Flowchart

\section*{Reqister (RL Modification}

In Register modification (Tm = of the value of Td designates a register whose contents are to be added to C(TPR.CA) to form a modified C(TPR.CA). This modfied C(IPR.CAl becomes the Effective Address of the operand. See Table 6-2 and Figure 6-3 below for details.

EXAMPLES:
\begin{tabular}{llll} 
& Label & Instruction & Effective_Address \\
1. & a & ida \(y\) & \(y\) \\
2. & a & sta \(y, n\) & \(y\) \\
3. & a & Idaq \(y, a u\) & \(y+C(A) O, 17\) \\
4. & a & tra \(3, i c\) & \(a+3\) \\
5. & a & \(1 d a y, d u\) & \(y ;\) operand has the form
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline 6. & a & \(1 \times 14\) vodi & y; & oper and zero \\
\hline 7. & a & mpy \(y, 1\) & \(\gamma\) & \(\mathrm{c}\left(\mathrm{X}_{1}\right)\) \\
\hline 8. & a &  & & \(\mathrm{c}\left(\mathrm{X}_{7}\right)\) \\
\hline
\end{tabular}

Table 6-2 Register Modification Decode
(NOTE\& All examples start with the preliminary step, y \(\rightarrow\) C(TPR.CA))
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Td } \\
\text { yalue }
\end{gathered}
\] & Register Selected & Coding Hnemonic & Effective Address \\
\hline 0 & none & \(n\) or nuli & \(y\) \\
\hline 1 & A0,17 & au & \(y+C(A) 0,17\) \\
\hline 2 & Q0,17 & qu & \(y+C(Q) 0,17\) \\
\hline 3 & none & du & \(y\) y \(y\) becomes the uppe- 18 bits of the 36-bit zero filled operand \\
\hline 4 & PPR. IC & ic & \(y+C(P P R . I C)\) \\
\hline 5 & A18, 35 & a) & \(v+C(A) 18,35\) \\
\hline 6 & Q18,35 & a) & \(y+C(Q) 18.35\) \\
\hline 7 & none & dI & \(y\) y becomes the lowe- 18 bits of the 36-bit zero filled operand \\
\hline 10 & X0 & 0 or \(\times 0\) & \(y+c(\times 0)\) \\
\hline 11 & X1 & 1 or \(\times 1\) & \(v+C\left(x_{1}\right)\) \\
\hline 12 & \(\times 2\) & 2 or \(\times 2\) & \(y+6(x 2)\) \\
\hline 13 & X3 & 3 or \(\times 3\) & \(y+c\left(x^{3}\right)\) \\
\hline 14 & X4 & 4 or \(\times 4\) & \(y+c\left(x_{4}\right)\) \\
\hline 15 & \(\times 5\) & 5 or \(\times 5\) & \(v+c(\times 5)\) \\
\hline 16 & X6 & 6 or \(\times 6\) & \(v+c(x 5)\) \\
\hline 17 & X7 & 7 or \(\times 7\) & \(v+C(x 7)\) \\
\hline
\end{tabular}


Figure 6-3 Register Modiflcation Flowchart
-
Reqister Inen Indirect (RI) Modification
```

In Register Then Indirect modification (Tm = 1) the value of Td designates a register whose contents are to be added to C(TPR.CA) to form a modiled C(TPR.CA). This modified C(TPR.CA) is used an as Effective Address to fetch an Indirect Horde The ADDRESS field of the Indirect Word is loaded into TPR.CA and the TAG field field of the Indirect Word is interpreted in the next step of an indirect chaln. The TALLY field of the Indirect Word is ignored.
The indirect chain continues until an Indirect Hord TAG field soecifies a modification without indirection, namelyg a Register modification.

```

The coding mnemonic for Register Then Indirect modification is cinere \(\quad\) w is any of the coding mnemonics for Register modification as given in table 6-2 above except du and dl. The du and di register codes are illegal and will cause an Illegal Procedure, Illegal Modifier fault. See flomehart in figure 6-4 below.


SIARI EA
(Figure 6-2)

Figure 6-4 Register Then Indirect Modification Flowchart

\section*{Indirect Then Register ILRL_Modification}

In Indirect Then Register modification \((T m=3)\) the value of Td designates a reglster whose contents are to be added to ClTPR.CAl to form the final modifed C(TPR.CAl during the last step in the indirect chain. The value of td is sate-stored in a special holding register, CT-HOLD. The inital C(TPR.CAl is used an as Effective Address to fetch an Indirect Word. The ADDRESS fiefd of the Indirect Word is loaded into TPR.CA and the TAG field field ot the Indirect Word is interpreted in the next step of an indirect chain. The tally field of the Indirect Word is ignored.

If the Indirect Word TAG field specifies a Register Then Indirect modification, that modification is performed and the indirect chain continues.

If the Indirect Word TAG field specifies Indire:t Then Register modification, the Ta value from that TAG field replaces the safe-stored Td value in CT-HOLD and the indirect chain continues.

If the Indirect Word TAG specfies Register or Indirect Then Tally modification, that modification is replaced with a Register modification using the Id value safe-stored in CT-HOLD and the indirect chain ends.

The coding mnemonic for Indirect Then Register modification is *c where \(\dot{C}\) is any of the coding mnemonics for Register modification as given in Table 6-2 above except null.
-
EXAMPLES:
\begin{tabular}{|c|c|c|c|}
\hline & Label & Instruction & Eflective_Address \\
\hline 1. & \[
\begin{aligned}
& a \\
& b
\end{aligned}
\] & \[
\begin{aligned}
& \text { lda b, }{ }^{*} n \\
& \text { arg y, } 2
\end{aligned}
\] & \[
(\text { CT-HOLD }=n)
\] \\
\hline 2. & \[
\begin{aligned}
& a \\
& b
\end{aligned}
\] & \(1 \times 12 b, F d 1\) sta y,au & ```
(CT-HOLD = di)
* operand has the form
    zero 0.y
``` \\
\hline 3. & \(a\)
\(b\)
\(c\)
\(d\) & \[
\begin{aligned}
& \text { lda } b, * 1 \\
& \arg c, n * \\
& \arg d, * 4 \\
& \arg y, a l
\end{aligned}
\] & \[
\begin{aligned}
& (C T-H O L O=\times 1) \\
& (C T-H O L O=\times 4) \\
& y+C(X 4)
\end{aligned}
\] \\
\hline 4. & \[
\begin{aligned}
& a \\
& b+c\left(x_{1}\right) \\
& c
\end{aligned}
\] & \[
\begin{aligned}
& \operatorname{ldx0} b, 1 \geqslant \\
& \arg c, * i c \\
& \arg 5, d i
\end{aligned}
\] & \[
\begin{aligned}
& (C T \text {-HOLD }=i c) \\
& a+5
\end{aligned}
\] \\
\hline
\end{tabular}


\section*{Indirect Inen Ially (IV) Modification}

In Indirect Then Tally modification (Tm=2) the value of Td specifies a variation. The inital C(TPR.CA) is used an as Effective Address to fetch an Indirect Word. The Indirect Hord is interpreted and possibly altered as the modification is performed.

The TALLY field of the Indirect Word is used to count references made to the Indirect Word. It has a maximum range of 4096 . If the TALLY field has the value 0 after a reference to the Indirect Word, the Tally Runout indicator will be set \(O N\), otherwise the Tally Runout indicator will be set off. The value of
the TALLY field and the state of the Tally Runout indicator have no effect on Effective Address formation.

WARNING: If there is more than one Indirect word in an indinect chain trat is referenced by a tally counting modification, only the state of the TALLY field of the last such word will be reflected in the tally Runout indicator.

The variations of the Indirect Then tally modification are given in table 6-3 below and explained in cetail in the paragraphs following. See flowchart in figure 6-6. Those entries given as "Undefined" cause an Illegal Procedure, Illegal Modifier Fault. (See "Effective Address Formation Involving Both Segment Number and offset" later in this section for certain special cases.)

Table 6-3 Variations of Indirect Then Tally Modification


Switches on the Processor Configuration panel.
This variation may be used in Indirect word or program control transfer vectors or tree structures to signal invalidentries or entries that require special handing. C(TPR.CA) at the time of the fault contains the Effective Address of the word \(=0\) ontaining the fault Tag 1 modification. Thus, the ADDRESS and TALLY fields of that word may contain information relative to recovery from the fault.

REVIEW DRAFT

The rag field of the Indirect hord is interpreted as a 6-bit, unsigned, positive address increment value, della. For each reference to the Indirect Word, the ADDRESS field is reduced oy delia and the TALLY field is increased oy 1 before the Effective Address is formed. ADDRESS arithmetic is modulo 2**i8. TALLY arithmetic is modulo 4096. If the tally field overflows to 0 , the Tally Runout indicator is set ON, otherwise it is set OFF. The Effective Address is the value of the modified ADDRESS field.

EXAMPLE:
\begin{tabular}{llccc} 
Label & Instruction & \begin{tabular}{c} 
Reference \\
Count
\end{tabular} & Efective tally \\
Adess & Lalue
\end{tabular}

\section*{Sequence Character Reverse (Td = 5)}

Bit 30 of the TAG fiefd of the Indirect Hord is interpreted as a character size flag, ib, with the value 0 indicating 6-bit characters and the value 1 indicating 9-bit characters. Bits 33-35 of the TAG field are interpreted as a 3-bit character position counter. ci. Bits 31-32 of the TAG field must be zero.


EXAMPLES:

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & & & 5 & 4 & c & \(t+5\) & 00...0000* \\
\hline a & 10 & O, scr & 1 & 2 & \(c+1\) & t+1 & 00...0"900 \\
\hline b & \(v f d\) & 18/cti, 12/4,1/1,5/2 & 2 & 1 & \(c+1\) & t+2 &  \\
\hline c & aci & "abcdefgh" & 3 & 0 & \(c+1\) & \(t+3\) & 00... \(0^{\circ 0} e^{00}\) \\
\hline & & & 4 & 3 & c & \(t+4\) & OO... \(0^{\circ 0} \mathrm{~d}^{\infty}\) \\
\hline & & & 5 & 2 & c & t+5 & \(00 \ldots 0{ }^{\circ 0}{ }^{\circ 0}\) \\
\hline
\end{tabular}

REVIEW DRAFT
SUBJECT TO CHANGE


Indirect (Td = 11)
The Effective Address is the value of the ADORESS fiefd. The TALLY
and TAG fields are ignored.

Sequence Char acter (Td \(=12\) )
Bit 30 of the TAG field of the Indirect word is interpreted as a character size flag, Il, with the value 0 indicating b-bit characters and the value 1 indicating \(9-b i t\) characters. Bits 33-35 of the TAG field are interpreted as a 3-bit character position counter. cif. Bits 31-32 of the TAG field must de zero.

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975


Add Deita (Td=13)

The TAGfield of the Indirect Word is interpreted as a 6-bit, unsigned, positive address increment value, delta. For each reference to the Indirect word, the ADDRESS field is increased by della and the TALLY field is reduced by 1 after the effective address is formed. ADDRESS arithmetic is modulo 2**18. TALLY arithmetic is modulo 4096. If the TALLY field is reduced to 0 , the Tally Runodt indicator is set ON, otherwise it is set OFF. The Effective Add~ess is the value of the original unmodified ADDRESS fielde

EXAMPLE:


\section*{Decrement Address, Increment Taliy (Td = 14)}

For each reference to the Indirect Word. the ADDRESS field is reduced oy 1 and the TALLy field is increased dy 1 pefere the Effective Adaress is formed. ADDRESS arithmetic is mojulo 2**i8. TALLY arithmetic is modulo 4096. If the TALLY field overfiows to o, the rally Runout indicator is set ON, otherwise it is set OFF. The TAG

fleld of the Indirect Word is gnored. The Effective Address is the

EXAMPLE:

\begin{abstract}
Decrement Address, Increment Tally, and Continue (Td = 15)
The action for this variation is identical to that for the Decrement Address, Increment Tally variation except that the tag ileld of the word ls interpreted and con posible. If the Tac of the Indirect Wordinvokes at the register is forced to "nullo before the next Effective Address is
\end{abstract} formed. increased by 1 and the TALLY Address is formed. ADDRESS arithmetic is motulo \(2 *=18\). TALLY arithmetic is modulo 4096. If the TALLY field is reduced to 0 , the Tally Runout indicator is set ON, otherwise it is set OFF. The taG field of the Indirect hord is ignored. The Effective Address is the EXAMPLE:

The action for this variation is identical to that for the Increment Indirect Word is interpreted and continuation of the indirect cha in is possible. If the TAG of the Indirect Worcinvokes a register, that
is, specifies R, RI, or \(I R\) modification, the effective td value for the register is forced to "null" before the next Effective Address is formed.

REVIEW DRAFT


\section*{EEEECIIYE ADDRESS EORMAILON_INVOLVING BOIH_SEGMENI NUMBER_AND_OEESEI}

The second type of Address \(F\) ormation allows formation of a modified Segment Number and a moditied offset simultaneously. See Figure 6-10, Effective Segnent Number Generation Flowchart, for details.

Ine Use_of Bit 22 el_the_Instruction_Hord

In the foregoing discussion of Effective Address Formation Involving offset Onir it was noted that a preliminary step of loacing the ADDRESS field (y) of the Instruction Word into C(TPR.CA) was performed before the specifled modification was carried out. C(TPR.CA) was then used as ove data inpat to the modification process.

If bit 29 of the Instruction Word is set to "i", so-called Pointer Register modification is invoked and the preliminary step is executed as foltows:
1. The ADDRESS field of the Instruction Word is interpretej as shown in figure 6-7 below.
2. \(\quad C(P R D . S N R) \rightarrow C(T P R . T S R)\)
3. maximum (C(PRn•RNR), C(TPR.TRR), C(PPR.PRR)) \(\rightarrow\) C(TPR.TRR)
4. C(PRD.WORDNO) + OFFSET \(\rightarrow\) C(TPR.CA)

-

Figure 6-7 Format of Instruction Word AODRESS When Bit \(29=1\)

Atter this preliminary steo is performed, Effective Address Formation proceeds as discussed above or as discussed for the Special yodifiers below.

\section*{Special Madifiers}

Whenever the Processor is forming an Append Mode Effective Address two special Address Modifiers may be specified and are effective under certain restrictive conditions. The special Address Modifiers are snown in Table 6-4 below and discussed in the paragraphs following.

The conditions for which the special Address Modifiers are effective are as follows:
1. The Processor must be forming an Append Mode Effective Address, that is, it must be in Append Mode or in Absolute Mode witn bit 29 set in the Instruction Word.
2. The Instruction Word (or previous Indirect Word) must ssecify Indirect Inen Register or Register Then Indirect modification.
3. The Effective Address for the Indirect Word must be even.

REVIEW DRAFT
SUBJECT TO Change
October, 1975

If any of these conditions is violated, the special Addeess Modifier wilt be interpreted as a normal Address Modifier and will cause an Illegal procedure, Illegal Modifier Fault.

Table 6-4 Special Append Mode Address Modifiers
\begin{tabular}{lll}
\begin{tabular}{ll} 
TAG \\
Yalue
\end{tabular} & \begin{tabular}{l} 
Coding \\
Mnemenic
\end{tabular} & Medification Name \\
41 & itp & Indirect to Pointer \\
43 & its & Indirect to Segment
\end{tabular}

INDIRECT TO POINTER (ITP) MODIFICATION

If the conditions above are satistied, the processor examines the tag ifeld of the Indirect Word for the value 41 (octall. If that value is found, the Indirect Word-pair is interpreted as an ITP Pointer Pair iSee figure b-8 below for formatl and the following actions take placez

For \(\mathbf{n}=C(I T P \cdot P R N U H):\)
\(C(P R n \cdot S N R) \rightarrow C(T P R \cdot T S R)\)
- maximum (C(PRn•RNR), C(SOH.R1), C(TPR.TRRI) - C C(TPR.TRR)
\(C(I T P \cdot B I T N O) \rightarrow C(T P R . T B R)\)
\(C(P R D \cdot H O R D N O)+C(I T P \cdot H O R D N O)+C(I) \rightarrow C(T P R-C A)\)
wheres
1. \(L=C(C T-H O L D)\) if the TAG fiefd of the Instruction Word or preceding Indirect Hord specified Indirect Then Register modilication, or
2. \(I=C(I T P . M O D . T d)\) if the TAG field of the Instruction Word or preceding Indirect Hord specified Register Then Indirect modification and ITP.MOD specifies either Register or Register Then Indirect modification.
3. SOW-R1 is the upper imit of the read/write Ring Bracket for the segment \(C(P R Q \cdot S N R)\). (See Section VIII, Hardware Ring Imolementation.l

REVIEW DRAFT

\section*{Even Word}

odd Word


Figure 6-8 ITP Pointer Pair Format
```

    Field
    Name Meaning
    PRNUM The number of the Pointer Register through which to make the
        segment reference.
    WORONO A word offset value to be added to C(PRD.HORDNO).
    BITNO A bit offset value for the data item.
    MOD Any normal Address Modifier (net itp or its).
    INDIRECT TO SEGMENT (ITS) MODIFICATION
If the conditions above are satisfied, the Processor examines the taG fleld of the Indirect Word for the value 43 (octall. If that value is found, the Indirect Word-pair is interpreted as an ITS Pointer Pair (See figure 6-9 below for format) and the following actions take places

```

\section*{C(ITS.SEGNO) -> C(TPR.TSR)}
```

maximum (C(ITS.RN), C(SDW.R1), C(TPR.TRR)) -> C(TPR.TRR)

```
maximum (C(ITS.RN), C(SDW.R1), C(TPR.TRR)) -> C(TPR.TRR)
C(ITS.BITNO) -> C(TPR.TBR)
C(ITS.WORDNO) + C(r) -> C(TPR.CA)
```

where:

1. $\quad L=C(C T-H O L D)$ if the TAG field of the Instruction word or preceding Indirect Word specified Indirect Then Register modification, or
2. $\quad \mathrm{E}=\mathrm{C}(I T P, M O D . \operatorname{td}$ if the TAG field of the Instruction Word or preceding Indirect Word specitied Register Then Indirect modification and ITP.MOD specifies either Register or Register Then Indirect moditication.
3. SOW.RI is the upper limit of the read/write Ring Bracket for the segment C(ITS.SEGN0). (See Section VIII, Hardware Ring Implementation.)

Even Hord


Odd Word


Figure 6-9 ITS Pointer Pair Format

Fieid
Name
SEGNO
HORDNO Word offset to be used in the effective address formation.
BITNO The bit offset for the data ifem.
MOD Any valid normal Address Modifier.

## Effective Seqment Number_Generation

The details of Effective Segment Number generation are shown in the flowchart in Figure 6-10 below.


Figure 6-10 Effective Segment Number Generation =Ionchart


Figure 6-10a Effective Segment Number Generation Flowthart (Con't.)

EEEECIIVE ADORESS EQRMALIQN_EQR_EXIENOEDINSIRUCIION SEI

A flowchart of the steps involved in Operand Descriptor Effective Address Formation is shown in Figure 6-11 below. The flowchart depicts the Effective Address Formation for operand $k$ as described by its Modificationfield, MFk. This Effective Address Formation is performed for each operand as its Operand Descriptor is decoded.


Figure 6-11 EIS Effective Adress Formation Flonchart

NOTE $1:$ The symbol "y stands for the contents of the ADORESS field of the Operand Descriptor. The symbols "CN" and "C" stand for the contents of the Character Number field. The symbol "B" stands for the contents of the Bit Number field.

NOTE 2: The algorithms used in the formation of the Effective Word/Char/Bit Address are described in "Cnaracter- and Bit-String Addressing" fotlowing.

REVIEN DRAFT
SUBJECT TO CHANGE
October. 1975

The Processor represents the Effective Address of a character- or bit-string operand in three different forms as follows:

1. Polnter Register Form

This form consists of a word value (PRD.WORONOI and a bit value (PRD-BITNO). The word value is the word offset of the word containing the first character or bit of the operand and the oit value is the bit position of that character or bit within the word. This form is seen when C(PRD) are stored as an ITS Pointer Pair or as a Packed Pointer (See "Indirect to Segment (its) Modification" earlier in this Section).
2. Address Register Form

This form consists of a word value (ARDoWORDNO), a character number (ARD.CHAR), and a bit value (ARD. BITNO). The word value is the mord offset of the word containing the flrst character or bit of the operand. The character number is the number of the g-bit character containing the first character or bit. The bit walue is the bit bit position within ARD.CHAR of the first character or bit. This form is seen when C(ARD) are stored with the Store Address Register $n$ (SARD) instruction.
3. Operand Descriptor Form

- This form is valid for character-string operands only. It consists of a word value (ADDRESS) and a character number (CN). The word value is the word offset of the word containing the first character of the operand and the character number is the number of that charaster within the word. This form is seen when C(ARn) is stored with the ARn to Alphanumeric Descriptor (ARAn) or ARn to Numeric Descriptor (ARNa) instructions. (The Operand Descriptor form for bit-string operands is identical to the Address Register form.l

NDTE: The terms "Pointer Register* and *Address Register" both apply to the same physical hardware register. The distinction arises from the manner in which the register is invoked and used and in the interpretation of the register contents. "Pointer Register" refers to the register as used by the Appending Unit and "Address Register* refers to the register as used by the Decimal unit.

The three forms are compatible and may be freely intermixed. For example, PRD may be loaded in Pointer Register form with the Effective Pointer to PRD (EPPD) instruction, then modified in Pointer Register form mith the Effective Address to Word/Bit Number of PRD (EAHPD), then further modified in Address Register form (assuming character size kl with the Add k-Bit Displacement to

Address Register (AkBD) instruction, and finaliy invoied in Operand Descriptor form by the use of MF.AR in an EIS Multimord instruction.

## Character-and Bit-String Address Acithmetic Algorithms

 The arithmetic algorithms for calculating characte- and bit-stringaddresses are presented bedow. The symbols "ADDRESS* and "CN" represent the

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975

```
ADDRESS and CN flelds of the Operand Descriptor being decodej. " "r" and " }\textrm{n}\mathrm{ " are
set according to the flowchart in Figure 6-11 above. If either has the value
"nuli", the contents of all fields shown is identically zero.
9-BIT CHARACTER STRING ADDRESS ARITHMETIC
\begin{tabular}{rl} 
Effective BITNO \(=\) & 0000 \\
Effective CHAR \(=\) & \((C N+C(A R D-C H A R)+C(C))\) modulo 4 \\
Effective WORDNO \(=\) & ADORESS \(+C(A R D . W O R D N O)+\) \\
& \((C N+C(A R D \cdot C H A R)+C(C)) / 4\)
\end{tabular}
6-BIT CHARACTER STRING ADDRESS ARITHMETIC
Effective BITNO = (9*C(ARD.CHAR) + 6*C(I) + C(ARD.BITNO) modulo 9
Effective CHAR = ((9*C(ARD.CHAR) + 6*C(C) + C(ARD.BITNO)) modulo 36) / g
Effective WORONO = ADDRESS + C(ARD.WORDNO) +
    (9*C(ARD.CHAR) + 6*C(L) + C(ARD.BITVO)) / 35
4-BIT CHARACTER STRING ADDRESS ARITHMETIC
        \bullet
Effective BITNO = 4 * (C(ARA.CHAR) + 2*C(I) + C(ARD.BITNJ)/4) modulo 2 + 1
Effective CHAR = ({9*C(ARD.CHAR) + 4*C(L) + C(ARD.BITNO)) modul0 36) / 9
Effective HORDNO = ADDRESS + C(ARZ.WORDNO) +
    (9*C(ARD.CHAR) + 4*C(I) + C(ARD.BITVO)) / 36
BIT STRING ADDRESS ARITHMETIC
Effective BITNO = (9*C(ARD.CHAR) + 36*C(C) + C(ARD.BITNO)) modulo g
Effective CHAR = ((9*C(ARD.CHAR) + 36*C(L) + C(ARD.BITNJ)) modulo 36) / 9
Effective WORDNO = ADDRESS + C(ARD.WORONO) +
    (9*C(ARD.CHAR) + 36*C([) + C(ARD.BITNO)) / 36
```


## FAULTS AND INTERRUPTS

Faults and Interrupts both result in an interruption of normal sequential processing, but there is a difference in how they originate. Generally, faults are caused by events or conditions that are internal to the processor and Interrupts are caused by events or conditions that are external to the Processor. Faults and Interrupts enable the Processor to respond promptiy when conditions occur that require system attention. A unique word-pair is dedicated for the instructions to service each fault and Interrupt condition. The instruction pair associated with a fault is calied the fault Vector. The instruction pair associated with an Interrupt is called the Interrupt Vector.

## EAULI CYCLE SERUENCE


#### Abstract

Following the detection of a Fault conditiong the Control Unit determines the proper time to initiate the Fault Sequence according to the Fault Group. At that time, the Controi Unit interrupts normal sequential orocessing with an Abort Cycle. The Abort Cycle brings all overlapped and aspnchronous functions within the Processor to an orderly halt. At the end of the Abort Cycie. the Control Unit initiates a fault Cycle.


In the Fault Cycle, the Processor safe-stores the Control Unit Data lSee Section IV, Program Accessibie Registers) into program-invisible holding registers in preparation for a Store Control Unit (SCU) insteuction, then enters Temporary Absolute Mode and generates an Effective Address for the Fault Vector by concatenating the setting of the FAULTCONTROL Switcres on the processor Maintenance panel with twice the Fault Number (See Table $\mathbf{7 - 1}$ ). This Effective Address and the Operation Code for the Execute Double (xED) instruction are forced into the Instruction Register and executed as an instruction. Note that the execution of the instruction is not done in a normal Execute cycle but in the Fault Cycle with the Processor in Temporary Absolute Mode.

If the attempt to tetch and execute the instruction sair at the fault Vector results in another fault, the current fault Cycle is aborted and a new Fault Cycie for the Trouble Fault (Fault Number 31) is initiated. In the Fault Cycle for a Trouble Fault, the Processor does not safe-store the Control Unit

Data. Therefore, it may be possible to recover the conditions for the original Fault by use of the store controi Unit (SCU) instruction.

If either of the two instructions in the fault vector results in a transfer of control to an Effective Address generated in Absolute Mode, the Absolute Mode indicator is set ON for the transfer and remains ON thereafter until changed by program action.

REVIEH DRAFT
SUBJECT TO CHANGE
OCtober. 1975

If either of the two instructions in the Fault Vector results in a transfer of control to an Effective Address generated in Append Mode ithrough the use of bit 29 of the instruction word or by use of the itpor ito modifiersl, the transfer is made in the Normal Mode and and the Processor remains in Normal Mode thereafter.

If no transfer of control takes place, the Processor returns to the mode in effect at the time of the Fault and resumes normal sequential execution with the instruction following the Faulting instruction (C(PPR.IC) 1 ).

Many of the Fault conditions are deilberately or inadvertentiy caused by the software and do not necessarily involve error conditions. The operating supervisor determines the proper action for each fauit condition by analyzing the machine conditions at the time of the Fault. Therefore, it is necessary that the first instruction in each of the fault Vectors be the store control Unit (SCU) instruction and the second be a transfer to a rojtine to analyze the machine conditions. If a Fault condition is to be intentionally ignored, the Fault Vector for that condition should contain an SCU/RCU pair referencing a unique $Y$-block8. By use of this pairg the machine conditions for the ignored Fault condition may be recovered if the ignored fault causes a Trouble fault.

## EAULI PRICRIIY

The Multics processor has provision for 32 faults of which 27 are implemented. The Faults areclassified into seven fauit priority Groups that roughly correspond to the severity of the faults. Fault Priority Groups are defined so that Fault recognition precedence may be establisned when two or more Faults exist concurrentiye Overlap and asynchronous functions in the Processor allow the simultaneous occurrence of Faults. Group 1 has the highest priority and Group 7 has the lowest. In Groups 1 through 6 , only one Fault within each Group is allowed to be active at any one time. The first fasit within a Group occuring through the normal program sequence is the one serviced.

In Group 7 Faults are saved by the hardware for eventual recognition. In the case of simultaneous fautts witnin group 7. Shutdown has the highest priority. Timer Runout is next, and Connect has the lomest priority.

There is a single exception to the handiling of faults in priority Group order. If an operand fetch generates a Parity Fault and the use of the operand in "closing out" instruction execution generates an overflow Fault or a Divide Check Fault, these Faults are considered simultaneous but the Parity fault takes precedence.

| OCTAL NUMBER | DECIMAL NUMBER | MNEMONIC | NAME | PRIQRII | SRQUP |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Sdf | Shutdown | 27 | 7 |
| 1 | 1 | str | Store | 10 | 4 |
| 2 | 2 | mme | Master Mode Entry 1 | 11 | 5 |
| 3 | 3 | 11 | Fault Tag 1 | 17 | 5 |
| 4 | 4 | tro | Timer Runout | 26 | 7 |
| 5 | 5 | cma | Command | 9 | 4 |
| 6 | 6 | dr 1 | Derail | 15 | 5 |
| 7 | 7 | lut | Lockup | 5 | 4 |
| 10 | 8 | con | Connect | 25 | 7 |
| 11 | 9 | par | Parity | 8 | 4 |
| 12 | 10 | ipr | Illegal Procedure | 15 | 5 |
| 13 | 11 | onc | Op Not Complete | 4 | 2 |
| 14 | 12 | sul | Startup | 1 | 1 |
| 15 | 13 | of 1 | Overfiom | 7 | 3 |
| 16 | 14 | div | Divide Check | 6 | 3 |
| 17 | 15 | ext | Execute | 2 | 1 |
| 20 | 16 | dit | Directed Fault 0 | 20 | 6 |
| 21 | 17 | df 1 | Directed Fault 1 | 21 | 6 |
| 22 | 18 | dit 2 | Directed Fault 2 | 22 | 6 |
| 23 | 19 | df 3 | Directed Fault 3 | 23 | 6 |
| 24 | 20 | acv | Access Violation | 24 | 6 |
| 25 | 21 | mme2 | Master Mode Entry 2 | 12 | 5 |
| 26 | 22 | mme3 | Master Mode Entry 3 | 13 | 5 |
| 27 | 23 | mine4 | Master Mode Entry 4 | 14 | 5 |
| 30 | 24 | 12 | Fault rag 2 | 18 | 5 |
| 31 | 25 | 13 | Fault tag 3 | 19 | 5 |
| 32* | 26 |  | Unassigned |  |  |
| 33 | 27 |  | Unassigned |  |  |
| 34 | 28 |  | Unassigned |  |  |
| 35 | 29 |  | Unassigned |  |  |
| 36 | 30 |  | Unassigned |  |  |
| 37 | 31 | trb | trouble | 3 | 2 |

## EAULI RECOGNIIIQN

For the discussion following, the term "function" is defined as a malor Processor functional cycle. Examples arez APPEND CYCLE, EA CYCLE, Instruction Fetch Cycle, Operand Store Cycle, Divide Execution Cycle.

Faults in Groups 1 and 2 cause the Processor to aoort all functions lmmediately by initializing itself and enter a Fault Cycle.

Faults in Group 3 cause the Processor to "close out" current functions without taking any irrevocable action (such as setting PTW.J in an APPEND CYCLE
or modifying an Indirect Word in an EA CYCLE, then to discard any fending functions (such as an APPENO CYCLE needed during an EA CY:LE), and to enter a Fault Cycle.

Faults in Group 4 cause the Processor to suspend overlapped operation, complete current and pending functions for the current instruction, and then enter a Fault Cycle.

REVIEW DRAFT
SUBJECT TO CHANGE

Faults in groups 5 or 6 are normaliy detected during Address Preparation and Instruction Decode. These Faults cause the Processor to suspend overtapped operation, complete the current and pending instructions, and to enter a Fault Cycie. If a Fault in a higher priority Group is generated by the execution of the current or pending instructions, that higner priority fault will take precedence and the Group 5 or 6 Fault will be lost. If a Goup 5 or 6 Fault is detected during execution of the current instruction, lfor example, an Access Violation. Out of Segment Bounds fault during certain interruptable EIS instructions), the instruction is considered "complete" upon detection of the Fault.

Faults in Group 7 are held and processed (with Program Interrupts) at the completion of the current instruction pair. Group 7 faults are inibitable by use of bit 28 of the Instruction Word.

Faults in Groups 3 through 6 must wait for the System Controller to acknowledge the 1 ast access request before entering the fault Cycle.

## EAULI DESCRIPIIQNS

## Group inaults

## Startup

- DC POHER has been turned on. When the POHER ON Dutton is depressed, the Processor is tirst initiailzed and then the startup fault. is recognized.


## Execute

1. The EXECUTE pushbutton on the Processor maintenance panel has been pressed.
2. An external gate signal has been substituted the EXECUTE pushbutton. for EXECUTE pushbutton.

The selection between the above conditions is made by settings of verious switches on the Processor Maintenance panel.

## Groun 2 Faults

Op Not Complete

Any of the following will cause an Op Not Complete Fault

1. The Processor has addressed a System Controller to which it is not attached.
2. The addressed System Controller failed to acknowledge the Processor.
3. The Processor has not generated a main store access request or a direct operand within 1 to 2 milliseconds and is not in the DIS

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975

```
state.
4. A Processor port recelved a data strobe without a preceding
    acknowledgement from the System Controller that it has received
    the access request.
5. A processor port received a data strobe before the data
    previousiv sent to it was unloaded.
```


## Trouble

The Trouble Fault is defined as the occurrence of a Fault during the fetch or execution of a Fault Vector or Interrupt vector. Such Fadits may be hardware generated (for example, OD Not Comolete or Parity), or operating system:generated lfor example, the page containing the effective address of an instruction 15 missing).

## Groun 3 Eaults

## Overfiow

An arithmetic overfion, exponent overflow, or exoonent underflow has been generated. The generation of this Fault is inhibited with the Overflow Mask indicator set $0 N$. Subsequent resetting of the Overflom Mask indicator to OFF does not generate this Fault from previously set Overflom indicators. The Overflow Fault Mask state does not affect the setting, testing or storing of indicators. the determinatior of - the specific overflow condition is by indicator festing by the control program.

## Divide Check

A Divide Check fault occurs when the actual division cannot be carried
out for one of the reasons specified with individual divide
instructions.

## Groun 4 Faults

## Store

The Processor attempted to select a disabled po-t, an out-of-bounds address was generated $\ln$ the BAR Mode or Absolute Mode, or an attempt was made to access a store unit that was not ready.

Command

1. The Processor attempted to load or read the Interrupt Mask Register in a System Controller in which it did not have an Interrupt Mask assigned.
2. The Processor issued an XEC command to a System controlier in which it did not have an Interrupt Mask assigned.
3. The Processor issued a Connect to a System Controller port that is masked OFF.

REVIEN DRAFT
SUBJECT TO CHANGE
4. The selected System Controller is in TEST mode and a condition
determined by certain System controller Maintenace panel switches
has been trapped.
5. An attempt was made to load a Pointer Register witn packed
Pointer data in which the BITNO field value was greater than 60
octal.

Lockup
The program is in a code sequence which has inhibited sampling for an external interrupt (whether present or not) or Group 7 fauit for longer than the prescribed time. In Absolute Mode or Privileged Mode the lockup time is 32 miliiseconds. In Normal Mode or BAR Mode the lockup time is specilied by the setting of the Lockup Timer in the Cache Mode Register. The Lock Timer is program settable to $2,4,8$, or 16 milliseconds.

While in Absolute Mode or Privileged Mode the Lockup Fault is signalled at the end of the time iimit set in the Lockup rimer but is not recognized until the 32 miliisecond linit. If the processor returns to Normal Mode or BAR Mode after the Fault has been signalled but before the 32 millisecond imit, the Fault is recognized before any instruction in the new mode is executed.

Parity

1. The selected System Controller has returned an Illegal Action signal with an Illegal Action Code for one of the various main store parity error conditions.
2. A Cache data parity error has occurred either for read, writeg or block load. Cache status blis for the condition have been sef in the Cache Mode Register.
3. The processor has detected a parity error in the System Controller interface port while either generating outgoing parity or verifying incoming parity.

## Group 5 Eaulis

Master Mode Entries 1-4

The corresponding Master Mode Entry instruction has been decoded.

Fault Tags 1-3
The corresponding Indirect Then Tally variation designator has been
detected during Address Preparation.

Derail

The Derail instruction has been decoded.

Illegal Procedure

REVIEN DRAFT
SUBJECT TO CHANGE
October, 1975

1. An illegal operation code has been decoded or an liliegal instruction sequence has been encountered.
2. An illegal modifier or modifier sequence has been encountered during Address Preparation.
3. An illegal address has been given in an instruction that the ADDRESS field for register selection.
4. An attempt was made to execute a privileged instruction in Normal Mode or BAR Mode..
5. An iliegal digit was encountered in a Decimal Numeric operand.

The conditions for the fault will be set in the fajlt Registerg Hord 1 of the Control Unit Data, or in both.

## Groue 6-Eaulis

## Directed Faults 0-3

$$
\begin{aligned}
& \text { A faulted Segment Descriptor Hord (SDW) or Page Table Word (PTW) with } \\
& \text { the corresponding Directed Fault number has been fetched by the } \\
& \text { Appending Unit. }
\end{aligned}
$$

## Access Violation

| 1. | Not in read bracket (ACV $3=0$ B ) |
| :---: | :---: |
| 2. | Not in write oracket (ACV5=0WB) |
| 3. | Not in execute bracket (ACV1=OEB) |
| 4. | No read permission (ACV4=R-OFF) |
| 5. | No write permission (ACV6=W-OFF) |
| 6. | No execute permission (ACV2=E-OFF) |
| 7. | Invalid ring crossing (ACV12=CRT) |
| 6. | Call imiter fault (ACV7=NO GA) |
| 9. | Outward cali (ACVY=OCALL) |
| 10. | Bad outward call (ACV10= BOC) |
| 11. | Inward return (ACV11=INRET) |
| 12. | Ring alarm (ACVI3=RALR) |
| 13. | Associative Memory error |
| 14. | Out of segment bounds |
| 15. | Iliegal ring order (ACVO=IRO) |
| 16. | Out of call brackets (ACVB=OCB) |

## Groun 7 Eaulis

## Shut down

An external power shutdown condition has been detected. DC POWER
shutdown will occur in approximately one mililsecond.

The Timer Register has decremented to or through the value zero. It the Processor is in Privileged Mode or Aosolute Yode, recognition of thls Fault is delayed until a return to Normal Mode or BAR Mode. Counting in the Timer Register continues.

## Connect

A connect signal (SCON strobe) has been received from a Systen Controlter. This event is to be distinguished fron a CIOC (connect) instruction encountered in the program sequence.

RRQGRAM INIERRUPIS AND EXIERNAL_EAULIS


#### Abstract

Each System Controiler contains 32 Execute Interrupt Cells that are used for communication among the active system modules (Processors, I/O Multiplexers, etc.l. The Execute Interrupt Cells are organized in a numbered priority chain. Any active system module connected to a System Controller port may request the setting of an Execute Interrupt Cell with the sxc command.


When one or more Execute Interrupt Cells in a System Controller is set, the System Controller activates the Execute Interrupt Present (xip) line to all System Controiler ports having an Execute Interrupt Mask assigned in which one or more of the Execute Interrupt Celis that are set is unmasked. Execute Interrupt Masks are assigned only to Processors. Each Execute Interrupt Cell has a unique Interrupt Vector located at an Absolute Address equal to twice the celi number.

## Execute Interrupt Samoling

The Processor always fetches instructions in pairs. At an appropriate point las eariy as possiblel in the execution of a pair of instructions, the next sequential instruction pair is fetcned and held in a special instruction buffer register. The exact point depends on instruction sequence and other conditions.

If the Interrupt Inhibit Bit (bit 28) is not set in the current instruction word at the point of next sequential instruction address preparationg the Processor samples the Group 7 Faults. If any of the Grous 7 faults is found, the next sequential instruction pair is net fetched and an internal flag is set reflecting the presence of the Fault. The Processor next samples the Execute Interrupt Present I ines from all eight Processor ports and loads a register with bits coresponding to the states of the lines. If any bit in the register is set ON, the next sequential instruction pair is not fetched and an internal flag ls
set reflecting the presence of the bit(s) in the register.

If the instruction pair address is being prepared as the result of a transter of control condition or if the current instruction is Execute (XEC), Execute Double (XED), Repeat (RPT), Repeat Double (RPD), or Repeat Link (RPL), the Group 7 Faults and Execute Interrupt Present lines are not sampled.

At the completion of the current instruction eaic lit no transfer of control has occurredl and the Processor is ready for the next instruction pair and the Group 7 Fault flag is set, the Processor will enter a Fault Cycle for the highest priority Group 7 Fault present.
At the completion of the current instruction pair lif no transfer of
control has occurred) and the Processor is ready for the next instruction palr
and the Execute Interrupt Present flag is set, the processor will enter an
Execute Interrupt cycle.

## Execute Intecrupt Cycle_Sequence


#### Abstract

In the Execute Interrupt Cycle, the Processor sate-stores the Control Unit Data (See Section IV, Program Accessible Registers) into program-invisible holding registers in preparation for a Store Control Unit (SCU) instruction, then enters Temporary Absolute Mode. It then issues an XEC command to the System Controller on the highest priority port for which there is a bit set in the Execute Interupt Present register.


The selected System Controiler responds by clearing its highest priority Execute Interrupt Cell and returning the Interrupt Vector address for that cell to the Processor.

NOTE If there is no Execute Interrupt Cell set in the selected System - Controller limplying that all have beencleared in response to XEC commands from other Processors), the System Controller will return the address value 1 which is not a valid Interrupt vector addresse The Processor senses this value, aborts the Execute Interrupt Cycle, and returns to normal sequential instruction processing.

The Interrupt Vector address returned and the Operation Code for the Execute Double (XED) instruction are forced into the Instruction Register and executed as an instruction. Note that the execution of the instruction is not done in a normal Execute Cycle but in the Execute Interrupt Cycle with the Processor in Temporary Absolute Mode.

If the attempt to fetch and execute the instruction pair at the Interrupt Vector results in a fault, the Execute Inerrupt Cycle is aborted and a fault Cycle for the Trouble Fault $\{$ Fault Number 311 is initiated. In the Fault Cycle for a Trouble Fault, the Processor does Det safe-store the Control Unit Data. Therefore, it may be possible to recover the conditions for the Execute Interrupt by use of the Store Control Unit (SCUl instruction.

If either of the two instructions in the interruot vector results in a transfer of control to an Effective Address generated in Absolute Mode, the Absolute Hode indicator is set $O N$ for the transfer and remains on thereafter until changed by program action.

If either of the two instructions in the Interrupt Veztor results in a transfer of controi to an Effective Address generated in Append Mode (through the use of bit 29 of the instruction word or by use of the itp or itp modifiers), the transfer is made in the Normal Mode and and the processor

REVIEW DRAFT
SUBJECT TO CHANGE
October. 1975

If no transfer of control takes place, the Processor returns to the mode in effect at the time of the Fault and resumes normal sequential execution with the instruction following the interrupted instruction (C(PPR.IC) +1).

```
NOTE: Due the time required for many of the EIS data movement instructions,
    additional Group 7 Fault and Execute Interrupt present sampling is
    done during these instructions. After the initial load of the Decimal
    Unit input data buffer, Group 7 Faults and Execute Interrupt Present
    are sampling for each input operand address preparation. The
    instruction in execution is interrupted before the operand is fetched
    and flags are set into Control Unit Data to signal the restart of the
    instruction.
```


## HARDWARE RING IMPLEMENTATION

RING PROIECIIQN PHILOSORHY


#### Abstract

The basic concept in the ring protection philosophy is the existence of a set of hierarchical levels of protection. A graphic representation of the concept may be given by a set of $N$ consecutive circles, numbered $0,1,2, \ldots, N-1$ from the inside out. The space included in circle 0 is called ring 0 , the space included between circle i-i and is called ring i. Any segrent in the system is placed in one and only one ring. The closer a segment to the center, the greater its protection and access privileges.


When a process is executing a procedure segment placed in ring $R$, the process is said to be in ring $R$ or also it is said that the current ring of the process is ring $R$. A process in ring $R$ potentially has access to any segment located in ring $R$ and in oufer rings. The word "potentially" is used because the final decision is subject to what access rights (read, writepexecute) the user has for the given segment. On the other hand, this same process in ring $R$ has no access to any segment located in inner rings, except to special procedures called "gates." Gates are procedures residing in a given ring and intended to provide controlled access to this ring. A process that is in ring $R$ can enter an inner ring $r$ only by calling one of the gate procedures associated with this inner ring r. Gates must be carefulty coded and must not trust any data that has been manufactured or moditied by the caller in a less privileged ring. In particular, they must validate all arguments passed to them by the caller so as not to compromise the protection of any segment residing in the inner ring.

[^4]
## BING PROIECILON_IN MULILCS

The ring protection designed for the Multics System uses the philosophy described above, but a few points have been altered in order to obtain more flexibility and better efficiency.

First, the assignment of a segment to one and only one ring, although sufficient to implement the solution of the protection oroblem, may be very inconvenient for a class of procedure segments, such as the library routines. Such procedures operate correctly in whatever ring the process is at the time they are called; they need no more access than the caller, and they might not perform correctly with less access than the caller. One solution could have been to have one copy of the library in each ring. Instead, the solution adopted by Multics was to relax the condition that a segment can be assigned to only one ring and aldon a procedure segment to be assigned to a set of consecutive rings defined by ino integers (ris ri), with ri <= r2. Such a procedure now, resides in rings $r 1$ to $r 2$. If it is called from ring $R$ such that ris $=R<=r 2$, then it behaves as if it were in ring $R$, and executes without changing the current ring of the process. If it is called from ring $R$ such that R > r2, then it behaves likes a gate associated with ring r2, accepting the call as an Inward Call and decreasing the current ring of the process from $R$ to rz. Upon return to the caller, the current ring is restored to R, of course. Note that by allowing the multiple ring resitency for a procedure segment, the current ring of a process is no longer defined by the procedure in execution; a new variable must be introduced to keep track of the value of the current ring.

Second, it was found desirable to be able to specify the maximum ring number from which a given gate was allowed to be called. And a third integer r3 was added to the pair of integers already associated with a segment. Any procedure segment, now, is associated with three ring numoers (r1, r2, r3) called its "ring brackets", such that $r 1<=r 2<=r 3$. By convention, if r3> r2, the procedure is a gate for ring r2, accessible froz rings no higher than r3; if r2 $=r 3$, the procedure is not a gate.

Third, it was found useful to relax, also for data segments, the condition that-they be assigned to only one ring. One would like to be able to specify that a segment resides in ring rifor "write" purposes bst resides in a less privileged ring $r$ 2 for "read" purposes.

Fourth, several difficulties were encountered in the implementation of outward calis and their associated returns. Because outward calls were not found essential for implementing the Multics system, they we-e simply declared illegal, and as a result, a procedure with ring brackets (ri, r2, r3i cannot be called from a ring $R$ such that $R<r i$.

In summary, the operations that are potentially permitted to a process in $r$ ing $R$ on segment whose ring brackets are (ri, r2, r3) are as followsz

| Write | 8 | if $0<=R<=r i$ |
| :--- | :--- | :--- | :--- |
| Read | 8 | if $0<=R<=r 2$ |
| Execute | 2 | if $r i<=R<=r 2$ (Execution in ring $R$ ) |
| Inward call | $z$ | if $r 2<R<=r 3$ (Execution in ring $r 2)$ |

The attempted operations are permitted if, in addition, the user has the appropriate access rights (read, write, execute) on that segnent.

## RING_PROIECIION IN IHE MULIICS_PROCESSOR

The Multics Processor offers har dware support for the implementation of the Multics ring protection. A particular effort was made to minimize the overnead associated with all authorized ring crossings, which the processor performs without operating system intervention, and to minimize the overhead associated with the validation of arguments, for which the processor provides a valuable

REVIEH DRAFT
SUBJECT TO CHANGE
October, 1975

The rumber of rings available in the processor is eight, numbered from 0 to 7. The current ring $R$ of a process is recorded in a hardware register (PPR.PRR).

The ring brackets (ri, $r 2, r 3)$ of a Segment are recorded in the Segment Descripfor Word (SOW) used by the hardware to access the segnent. In addition, the SDW contains the number of gates (SDW.CL) existing in the segment. The hardware assumes that all gates are located from word 0 to word (CL-2) and does not accept an inward call to this segment if the word number specified in the call is greater than (CL-1). The reason for this control is to prevent a malicious user from generating a call that would transfer control to any machine instruction of the gate procedure. (Such a call would defeat the purpose of the gate. Ine SDW also contains the access rights (read, write, execute) that the user has on that segment. If the same segment is used by several processes, there is an SDW describing the segment in the Descrijtor Segment of each process. In all SoWs pointing to the same segment, the values of ri, r2, r3 and CL are identical since they are user independent. The value of the access rights (read, write, executel are not necessarily the same because they are user dependent.

In order to provide assistance in argument validationg any pointerg being stored into an ITS Pointer Pair or loaded into a Pointer Register, also contains a ring number. Although the hardware does not prevent a process from writing any ring number in an ITS Pointer Pair, it ensures that, if iri, r2, r3) are the ring brackets of the segment in which the ITS Pointer Pair is located, the ring number field of this ITS Pointer Pair can be set or modified only from ring $R$ such that $R<=r i$. As for the ring number recorded in a pointer Register, the hardware ensures that a process in ring $R$ can set it to a value eaual to or greater than $R$, but never smaller.

During the execution of a machine instruction, the hardware may examine several SDWs, ITS Pointer Pairs and Pointer Registers. For any given such examination, the hardware records the maximum of the current ring, the ri value found in an SDW, the ring number found in an ITS pointer pairg or the ring number found in an pointer Register. This maximum, called the Temporary Ring Number, is kept in a hardware register (TPR.TRR) that is ujdated each such examination.

The reason for having this Temporary Ring Number available at any point of a machine instruction is because it represents the highest ring lieast privileged) that might have created or modified any information that led the hardware to the target segment it is about to reference. Although the current ring is R, the hardware uses the most pessimistic approach and pretends the current ring is CitPR.TRR), which is always equal to or greater than R. Thus the hardware uses C(TPR.TRR) instead of $R$ in all comparisions with the ring brackets involved in the enforcement of the ring protection rules given in the previous paragraph.

[^5]
## ARPENDING UNII OPERAILON WLIH RLNG MECHANISM

The complete flowchart for Effective Segment Number generation, including the hardware ring mechanism, is shown in figure 8-i below. See the description of the Access violation fault in Section VII of this document tor the meanings of the coded faults. The current instruction is in the Instruction Working Buffer (IWB).

(Figure 8-1a)

Figure 8-1 Complete Appending Unit Operation Flowchart

(Flgure 8-16)

Figure 8-ia Complett Appending Unit Operation flowhart (con*t.)


Figure 8-1b Complete Appending Unit Operation Fiowchart (con* $\mathrm{C}_{\mathrm{f}}$ )


Figure 8-ic Complete Appending Unit Dperation Flowchart (con*t.)


Figure 8-1d Complete Appending Unit Operation Flowchart (con*te)

REVIEW DRAFT
SUBJECT TO CHANGE
October, 1975
8-8
AL?9


Figure 8-ie Complete Appending Unit Operation Flowchart (con*t.)


REVIEW DRAFT


Fgiure 8-ig Complete Appending Unit Operation Flowchart (con*t.)


Figure 8-in Complete Appending Unit Operation Flowchart (con*t.)


Figute 8-1 Complete Appending Unit Operation Fiowchart (con*t.l



Figure 8-ik Complete Appending Unit Operation Flowchart (con•4.)


Figure 8-ik Complete Appending Unit Operation Flowchart (conet.)

## CAGHE STORE OPERATIOM

The Multics processor may be fitted with an optional Cache Stores The operation of thls Cache store is described in this section.

RHILOSQPHY QE CACHE SIORE

```
The Cache store is a high soeed buffer sfore
located within the processor that is intended to nold oderanys andfor instructions
in expectation of their immediate use.
This concept is difterent from that of holding a single operand lsuch as the divisor lor a divie instruction) in the processor during execution of a single lostruction.
A Cache Store depends on the Locality of Reference principle.
Locality of Reference involves the calculation of the probability,
for any value of d, that the aext instruction or operand reference after a reference to the instruction or operand at location A is to location Ata.
The calculation of probabilities for set of values of d requires the statlstical analysis ol large masses of real and simulated instruction sequences and data organizations.
It it can be shoun that the average expected datafinstructlon access time reduction (over the range ito di is statistlcaliy significant in comparision to the fixed Main store access time, then the implementation of a Cache store with block size dill contribute a signiflcant improvement in performance.
The results of such studies for the Multics processor with a cache Siore as described below shon a hit probability ranging between \(80 \%\) and \(95 \%\) depending on Instruction mix and data organization) and a peformance improvement ranglng up to. \(30 \%\).
```

CACHE SIOBE ORGANLZALION

The Cache store is implemented as 2048 36-bit words of high speedreglster storage mith associated control and content directory circuitry within the Processor. It is fuliy integrated with the normal data gath circuitry and is vi-tualiy invisible
to all programming sequences.
Parity ls generated, stored, and checked lust as in Main sto-e.
The total storage is divided into 512 blocks of 4 words each and the biocks are organized into 128 "Columns". of four "Levels" each.

October. 1975 9-1
AL. 39

```
Main Store is mapped into the Cache Store as described selow and shown in figure 9-1.
    M Main Store is divided into N blocks of 4 words each arranged in ascending order and
    numbered with the value of Final Address bits 15 tnrough 2i of the first word of the bloc
    A All Maln Store blocks with numbers n modulo 128 are grouped associatively mith Cache Store
        Column n.
    - Each Cache Store Column mav hold any four blocks of the associated set of yain Store blocks.
    a Each Cache Store column has associated with it a four entry directory lone entry for each Lev
        and a two bit "round robin" counter.
        Parity is generated, stored, and checked on each dlrectory entry.
    | A Cache Oirectory entry consists of a fifteen bit ADDRESS register, a pre-set, two blt
        TGG or Level Number register and a level Full flag bit.
    -When a Main Store block is loaded into a Cache Store block at some Level in the
        a;sociated Column, the Directory ADORESS register for that Column and
        Level is loaded with the final ADdress bits 0 through 14.
        ('evel selection is discussed in Cache store Control following.)
```



Figure 9-1 Main Storefcache Store Mapping

## Cache Store Addresslag

For a read operation, the 24 bit Finat Address prepared by the Appending Unit is presented simultaneously to the Cache Control and to the Main Store pont sefection circuitry. While port selection is being accomplished, the Cache store is accessed as follows.

- Final Address bits 15 through 21 are used to setect a Cache store Column.
- Final Address bits o through it are matched assoclatlvely agalnst the four oirectory ADDRESS registers for the selected Column.
- If a match occurs for level whose fult tiag ls ov, a hit is slgnalied, the Hain Store reference cycle is cancelied, and the taG reglster is read out.
- The TAG value and Final Address bits 22 and 23 are used to select the Level and Hord in the selected Column and the Cache Store data ls read out into the data circultry.
- If no hit is signalied, the Maln Store reference cycle proceeds and a Cache store block load cycle ls initiated (See Cache Store Control belon).

For a write operation, the 24 bit Final Address prepared by the Appending Unit is presented simultaneously to the Cache control and to the Maln store port setiection circultry. While port selection is being accomplished, the Cache store is accessed as follows.

- Final Address bits 15 througt, 21 are used to select a Cache store Column.
- Final Address bits 0 ihrough 14 are matched assoclatively against the four Directory ADORESS registers for the selected Column.
- If match occurs for level whose fuit flag is oy, a hit is signalied and the tag register is read out.
a The tag value and final Address bits 22 and 23 are used to select the level and hord in the selected Column, a Cache store write cycle if enabled, and the data is written to the Main Store and the Cache Store simultaneousir.
- It no hit is signalied, the Main store reference crcie proceeds with no further Cache store action.

CACHE SIRRE_CONIROL

## Enabling_and_Disabling_Cache_Stocs

The Cache Store is controlled by the state of several bits in the Cache
Mode Register (See Section IV, Program Accessible Registers, for a discussion of the Cache Mode Reglsterl. The Cache Mode Register may be loaded with the Load Central Processor Reglster (LCPR) Instruction. The Cache store control bits are as follows:
bil Value Action

180 The lower half of the Cache Store llevels 0 and il is disabled and is totally inactive.
1 The lower halt of the cache store 15 actlve and enabled as per the state of bits 20 and 21.

REVIEW ORAFT
SUB.ECT TO CHANGE
Octrber. 1975 9-4
AL 39


## Gache Stece_Contrel in Segment Qescriator Mords

Certaln data have characterkstics such that they should never be loaded into the cache store. Primary examples of such data are hardware mallboxes for the Ifo Multiplexer. Bulk. Srore Controller, etc. status return words, and varlous dy namic system data base segments such as the Systea Segment table and shared Directory Segments.
In general, any data that is purposety modified by an agency external to the processor with the intent to convey lntormation to the Processor should never be loaded into Cache Store.

Bit 57 of the Segment Descriptor Word is used to reflect thls property of "encazhability" for each segment See Section $V$, Addressing -- Segmentation and Paging, for a discussion of the Segmeit Descriptor Hordi. If the bit is set ON, data from the segment may be loaded into the Cache store; it the bit is off, they may not.

The encachability property may be treated as permanent (e.g., for hardware mallboxes) or dynamic (e.g., certain shared data bases) by the operating system. the operating system sets bit 57 on or off as appropriate tor the function to be performed on the segment.

## Leading the Cacbe Stece

The Cache Store is loaded with data implicitiy whenever a Che Store Block Load is slgnalled (See the discussion of read operations in "Cache store Addressing" above in this section). There is no explicit method or instruction to load data into the Cache Store.

```
    When a Cache Store Block Load is signalled, the Level ls selected from the value of the
Round Robln Counter for the selected Column, and the Cache Store write functlon is evabled.
IThe Round Robln Counfer contains the number of the least recently loaded Level..
When the data arrives from Maln Store, it is uritten into ine Cache Storg and
enitered Into the data circuliry. the processor proceeds with the execution of the
instruction requiring the operand if approprlate.
    When the Cache Store Hrite ls complete, further Address Preparation is inhibitej, bit 22 of the
Final Address is Inverted, and a second Main Store access tor the other half of the biock ls made. when the
second halif data arrives from Maln Store, it is mritten lnto the Cache Store,
Final Address blts 0 througn 14 are loaded into the Directory ADDRESS Reglsterg
the Level full flag is set ON, the Round Robin Counter is advanced by i, and
Address Preparation is permitted to proceed.
    If all four Level Full flags for a Column are set ON, a Column Full fiag is also set oN and
remains oN untili one or more Levels in the column are cleares.
```

Clearing the Cache Store
Cache Store can be cieared in two ways; General Clear aid Selective Cieare
The clearing action is the same in both cases, namely, the fall flags of the
selected Column(s) andfor Level(s) are ;et OFF.
general clear

The entire cache store ls cleared by setting all Column and Level fuli flags to off in the toilowing slituations:

- Upper or lower Cache Stora or both becoming enabled by appropriate bits in the operand of a Load Central Process.or Register lCCPRI Instruation. or br action of the Logic Board free edge switches
m Execution of clear Assoclative Memory Segments (CAMS lnstruction with. blt is of the address lleld


## selective clear

The Cache store is cleared selectively as follows:

- If a Read-and-Clear operation (LOAC, SZNC, etc.l results in a hit on the Cache Store, the Cache Store block hit is cleared.
- Execuiton of a Clear Associative Memory Pages (CAMP) with address bit 15 set on causes Final Address bits of through it to be matched agalinst all Cache Directory ADDRESS Registers. All Cache Store blocks hit are cleared.

Qumolng the cache Stare

When the Cache-to-Register mode flag (blt 24 of the Cache Mode Reglsterl is set ont the Processor Is forced to fetch the operands of ail Double precision operations Unit Load operations from

REVIEN DRAFT
SUBJECT TO CHANGE
October. 1975 9-6
AL3 3

```
the Cache Store.
Final Address blts 0 through 14 are lgnored. flnal Address blts 15 through 2l
select a Column, and Final address bits 22 and 23 select a level.
All other operations (e.g. Instruction Fetches, Single Precision operands, etc.l are
treated normally.
HARNIMGZ Note that the phrase "treated normally as used nere inciudes the case where the Cache Store in enabled. It the Cache store is enabled, the "opher operations will cause normal Block Loads and Cache store Hrites thas destroying the orglal contents of the Cache store.
Ite usir is marned that the Cache Store should pe disabled betere dumplog ls attenptedn
```

An indexed progran loop invoiving the LDAQ and STAQ instructions with the Cache-to-Reglster mode bit set on will serve to dump any or all of the Cache Store.

Note:
If a Fault or Program Interrupt should occur during the execution
of Cache Store dumping loop, the Cache-to-Register mode bit would seriousiy interiere with normal addres
in the servicing of such fault or Interrupt. Hence, the Cache-to-Register mode bit is reset automat lcaliy by any fault or Program Interrupt. APPENOIX A

## OPERATION CODE MAP IBIT $27=01$



020 1ADLXO:ADLX1:ADLX2:ADLX3:AOLX4:ADLX51ADLX6:ADLX7: I ILDQC :ADL ILOAC :AJLA IADLQ IADLAQI
040 IASXO IASXI IASXZ IASX 3 IASX4 IASX5 IASXG IASX7 IADWPOIAJWPI:ADHPZIADWP3IAOS IASA :ASQ ISSCR I


REVIEN ORAFT
SUBJECT TO CHANGE
October, 1975 9-7


REVIEN DRAFT SUBJECT TO CHANGE

OPERATION CODE MAP (BIT $27=0)$


REVIEW DRAFT

## ALPHABETIC OPERATION CODE LIS

This appendix presents a ilst of all processor instruction operation codes sorted on mnemonic and giving the octal operation code value, the instruction name, and the functional category.

The function category codes are as follows:

| FXO | Fixed Point |
| :--- | :--- |
| BOOL | Boolean Operations |
| FLTG | Floating Point |
| PREG | Pointer Register |
| PRIV | Privileged |
| MISC | Miscelianeous |
| EIS | Extended Instruction Set |
| IXFR | Transfer of Control |



| ADWP3 | $053(0)$ | PREG | Add to Word Number Field of PR3 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADWP4 | $150(0)$ | PREG | Add to Nord Number Field of PR 4 |
| ADWPS | $151(0)$ | PREG | Add to Word Number Field of PRS |
| ADWPG | $152(0)$ | PREG | Add to Word Number Field of PRG |
| ADWP7 | $163(0)$ | PREG | Add to Word Number Field of PR7 |

REVIEW DRAFT
SUBJEGT TO CHANGE
bctober, 1975

| ADXM | 06N(0) | FX0 | Ade to Index $\mathbb{N}$ |
| :---: | :---: | :---: | :---: |
| ALR | 775 (0) | FXO | A-Pobister ieft Rotate |
| ALS | 735 (0) | FXO | H-Reaster Lett shift |
| ANA | $375(0)$ | BOOL | AND to A-Register |
| ANAQ | 377 (0) | 800L | AND to AQ-Register |
| ANQ | $37610)$ | B00L | AND to Q-Register. |
| ANSA | 355 (0) | B00L | ANO to Storage from A-Register |
| ANSQ | 356 (0) | B00L | AND to Storage from Q-Reglster |
| ANSX0 | $34 \times 10)$ | B00L | AND to Storage fromin Index $n$ |
| ANXI | 36a(0) | B00L | AND to Index a |
| AOS | 054(0) | FXD | Add one to Storage |
| ARAT | 54n(1) | EIS | ARn to Alphanumerlc Descriptor |
| ARL | 771 (0) | FXD | A-Register Right Logical Shift |
| ARNa | $64 \mathrm{n}(1)$ | EIS | ARn to Numerlic Descriptor. |
| ARS | 731 (0) | FXD | A-Register Right Shift |
| ASA | 055 (0) | FXD | Add Stored to A-Register |
| ASQ | 056 (0) | FXD | Add Stored to Q-Register |
| $A S \times 0$ | $04 \mathrm{n}(0)$ | FXD | Add Stored to Index a |
| AWCA | $071(0)$ | FXD | Add With Carry to A-Reglister |
| AWCQ | $072(0)$ | FXD | Add With Carry to Q-Register |
| AWD | 507 (1) | EIS | Add Word Displacement to AR |
| BCD | $505(0)$ | MISC | Binary-to-8CD |
| BTD | 301 (1) | EIS | Binary-to-Decimal |
| CALL6 | 713 (0) | TXFR | calif |
| CAMP | 532(1) | PRIV | Clear Associative Memory Pages |
| CAMS | 532 (0) | PRIV | Clear Assoctatlve Memory Segments |
| GANA | 315 (0) | BOOL | Comparative AND with A-Register |
| CANAQ | 317 (0) | B00l | Comparative AND with AQ-Register |
| CANQ | 316 (0) | B00L | Comparative AND with Q-Register |
| CANXD | $30 . \mathrm{L}(0)$ | B00L | Comparative and with Index a |
| CIOC | 015 (0) | PRIV | Connect |
| CMG | $405(0)$ | FXD | Compare Magnitude |
| CHK | 211 (0) | FXD | Compare Masked |
| CMPA | 115 (0) | FXD | Combare with A-Register |
| CHPAQ | 117(0) | FXD | Compare with AQ-Reglster |
| CMPB | 066 (1) | EIS | Compare 8it Strings |
| CMPC | 106 (1) | EIS | Compare Alphanumeric Character Strings |
| CMPN | 303(1) | EIS | Compare Numerlc |
| CMPQ | 116 (0) | FXD | Compare with Q-Register |
| CMPXD | 10口(0) | FXD | Compare with Index $n$ |
| CNAA | 215 (0) | BOOL | Comparative NOT with A-Register |
| CNAAQ | 217(0) | B00L | Comparatlve Not with AQ-Register |
| CNAG | 216(0) | B00L | Comparative NOT with Q-Register |
| CNAXD | 200(0) | B00L | Comoarative NOT with Index n |
| CSL | 060 (1) | EIS | Combine dif Strings Left |
| CSR | 060(1) | EIS | Combine git Strings Right |
| C.HL | $111(0)$ | FXO | Compare With Litilts |
| DFAD | 477 (0) | FLTG | Qouble Precision floating add |


| DFCMG | $427(0)$ | FLTG | Double Precision Floating Compare Magnitude |
| :--- | :--- | :--- | :--- |
| DFCMP | $517(0)$ | FLTG | Double Precision Floating Compare |
|  |  |  |  |
| DFOI | $527(0)$ | FLYG | Double Precision Floating Divide Inverted |
| DFOV | $567(0)$ | FLTG | Double Precision Floating Divide |
| OFLD | $433(0)$ | FLTG | Double Precision FLoating Load |
| DFMP | $463(0)$ | FLTG | Double precision Floating Multioly |
| DFRD | $473(0)$ | FLTG | Double Precision Fioating Round |



## The OtherComputerCompany: Honeywell


[^0]:    Detection of a character outside the range [0.ii] loctail in a digit position or a character outside the range [12.17] (octal) in a sign position causes an lilegal Procedure Fault.

    Attempted execution with XED causes an Illegal Procedure Fault.

    Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

[^1]:    unaligned (not on 0 modulo 8 boundary) units of $Y$-block 8 words and that the overlayed string (c(y-charn3) is not refurned to main store until the unit of Y-block8 words is filled or the instruction completes.

    Attempted execution with XED causes an lliegal procedure Fault.

    Attempted repetition with RPT, RPD, or RPL causes an Illegal Procedure Fault.

[^2]:    absolute value of the remaining digits of the result and the instruction completes normally.

    If MFK.RL $=1$, then NK does not contain the operand length; instead, it contains a register code for a register holding the operand length.

    If MFK.ID $=1$, then the kth word following the Instruction Word does not contain an Operand Desc-iptor; instead, it contains an Indirect Pointer to the Operand Descriptor.

[^3]:    Figure 4-2 Quotient Register (Q) Format

[^4]:    Calls from an outer ring to an inner ring are referred to as minward calis." They are associated with an increase in the access capability of the process and are controlled by gates. On the other hand, calls from an inner ring to an outer ring, referred to as "outward calls" are associated with a decrease in the access capability of the process and do not need to be controlled.

[^5]:    The use of C(TPR.TRR) by the hardware allows the gate procedures to rely on the hardware to perform the validation of all addresses passed to the gate by the less privileged ring. The general ruie enforced here by the hardware regarding argument validation can be stated as follows: whenever an inner ring performs an operation on a given segment and references that segment through pointers manufactured by an outer ring, the operation is considered valid only if it could have been performed while in the outer ring.

