# LARGE SYSTEMS 

ASSEMBLY INSTRUCTIONS DPS 8000

## ASSEMBLY INSTRUCTIONS DPS 8000

## SUBJECT

Description of the Assembly Instructions for the DPS 8000 Information System.

## SOFTWARE SUPPORTED

GCOS 8 Software Release 2500

## DATE

March 1987

ORDER NUMBER
DZ51-00

## PREFACE

This manual contains information that enables the user to code programs in symbolic machine language which is then translated into binary machine instructions.

This manual is directed to users who are experienced in coding within the environment of a large-scale computer installation. Considerable knowledge and practical experience is required in the use of address modification with indirection, hardware indicators, fault interrupts and recovery routines, macro operations, pseudo-operations, and other features normally encountered in a large computer with a flexible instruction repertoire under control of a master executive program. It is assumed that the user is familiar with the two's complement number system.

This manual includes the processor capabilities, modes of operation, detailed descriptions of machine instructions, virtual memory addressing, paging, and the representation of data. It should prove useful to programmers who are responsible for analyzing conditions that cause system failures.

In this document, multiple vertical braces and brackets should be assumed to be a single brace or bracket; for example:

$$
\begin{array}{llll}
\left\{\begin{array}{l}
\} \\
\\
\{
\end{array}\right\} & \text { represents } & \{ & \}
\end{array} \quad \text { and } \begin{array}{lll}
{[ } & ] & \\
{[ } & ] & \text { represents [ }]
\end{array}
$$

> BULL DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE AND MAKES NO EXPRESS WARRANTIES EXCEPTAS MAY BE STATED IN TTS WRITTEN AGREEMENT WITH AND FOR ITS CUSTOMER. IN NO EVENT IS BULL. LIABLE TO ANYONE FOR ANY INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES.
> THE INFORMATION AND SPECIFICATIONS IN THIS DOCUMENT ARE SUBJECT TO CHANGE WITHOUT NOTICE. CONSULT YOUR BULL MARKETING REPRESENTATIVE FOR PRODUCT OR SERVICE AVAIIABILITY.

## LISTING AND CORRECTING DOCUMENTS

The Problem Analysis Solution System (PASS) data base is an online tool that provides direct communications between Bull software development organizations and Bull customers. Documentation-related transactions available to customers via PASS include those which:

- Generate a list of all software documents published for the current Software Release.
- Prepare Software Technical Action Requests (STARs) regarding documentation discrepancies.

Logon procedures for these functions and procedures for using PASS can be obtained by contacting the Bull Technical Assistance Center (TAC).

## DOCUMENT LISTING

A list of all GCOS 8 System software documents published for this Software Release and available through the Bull CSO Marketing and Sales Order Entry (telephone 1-800-343-6665) can be displayed via the NEWS facility of PASS. The document lists are available via the PASS meeting SWDOC_AVAILABILITY.

## DOCUMENTATION CORRECTIONS

Customers can submit documentation error reports via the PASS online STAR Maker facility. Responses to STARs, as well as other documentation changes, also are contained on PASS. (Documentation corrections contained on PASS may apply to prior Software Releases as well as to the current Software Release.)

In addition, corrections to documents will be entered on the PASS data base. Query PASS periodically to determine if any corrections exist. Corrections documented on PASS, if applicable to the next release of the software, will be incorporated into the next update of the manual.

## CONTEENTS

Page
SECTION 1 INTRODUCTION ..... 1-1
Processor Features ..... 1-1
Pipeline Architecture Of The DPS 8000 ..... 1-2
Faults And Interrupts ..... 1-2
Connect/Interrupt Mechanism ..... 1-3
Online Processor Tests ..... 1-4
Operator Modes ..... 1-4
Processor Modes Of Operation. ..... 1-4
Non-Extended/Extended Modes ..... 1-6
Memory Addressing Modes ..... 1-7
Virtual Memory Paging ..... 1-7
Absolute Mode ..... 1-8
Reserved Memory Space ..... 1-8
Interval Timer ..... 1-8
SECTION 2 REPRESENTATION OF DATA ..... 2-1
Formats ..... 2-1
Position Numbering ..... 2-1
The Machine Word ..... 2-1
Character-Strings ..... 2-2
Character Positions ..... 2-2
Bit Positions ..... 2-3
Literals ..... 2-3
Binary Numbers ..... 2-3
Fixed-Point Numbers ..... 2-3
Floating-Point Numbers ..... 2-5
Hexadecimal Floating-Point Numbers ..... 2-5
Quadruple-Precision Numbers ..... 2-6
Normalized Binary Floating-Point Numbers ..... 2-7
Binary Representation Of Fractional Values ..... 2-8
Decimal Numbers ..... 2-8
Decimal Data Character Codes ..... 2-9
Floating-Point Decimal Numbers. ..... 2-10
Decimal Number Ranges ..... 2-11
SECTION 3 MEMORY ORGANIZATION ..... 3-1
Virtual Memory ..... 3-1
Working Spaces ..... 3-2
Page Tables ..... 3-2
Domains. ..... 3-3
Segments ..... 3-4
Descriptors ..... 3-6

## COMTENTSS (cont)

Page
Standard Descriptor ..... 3-8
Standard Descriptor With Working Space Number ..... 3-10
Super Descriptor ..... 3-11
Super Descriptor With Working Space Number ..... 3-12
Extended Descriptor ..... 3-12
Extended Descriptor With Working Space Number ..... 3-13
Entry Descriptor ..... 3-14
Dynamic Linking Descriptor ..... 3-15
Shrinking ..... 3-16
SECTION 4 PROCESSOR ACCESSIBLE REGISTERS ..... 4-1
Accumulator Register (A) ..... 4-3
Quotient Register (Q) ..... 4-4
Accumulator-Quotient Register (AQ) ..... 4-4
Exponent Register (E) ..... 4-5
Exponent-Accumulator-Quotient Register (EAQ) ..... 4-5
Low Operand Register (LOR) ..... 4-6
Index Registers (Xn) ..... 4-6
General Index Registers (GXn) ..... 4-7
Indicator Register (IR) ..... 4-8
Timer Register (TR) ..... 4-12
Instruction Counter (IC) ..... 4-13
Address Registers (ARn) ..... 4-13
Linkage Segment Register (LSR) ..... 4-15
Instruction Segment Register (ISR) ..... 4-15
Segment Descriptor Registers (DRn) ..... 4-16
Segment Identity Registers (SEGIDn) ..... 4-17
Instruction Segment Identity Register - SEGID(IS) ..... 4-18
Pointer Registers (PR) ..... 4-19
Option Register (OR) ..... 4-19
Calendar Clock Register (CCR) ..... 4-20
Working Space Registers (WSRn) ..... 4-21
Safe Store Register (SSR) ..... 4-21
Stack Control Register (SCR) ..... 4-22
Argument Stack Register (ASR) ..... 4-23
Parameter Segment Register (PSR) ..... 4-23
High Water Mark Register (HWMR) ..... 4-24
Data Stack Descriptor Register (DSDR) ..... 4-25
Data Stack Address Register (DSAR) ..... 4-25
Page Directory Base Register (PDBR) ..... 4-26
CPU Mode Register (MR) ..... 4-26
Cache Mode Register (CMR), Lockup Fault Register (LUF) ..... 4-28
Configuration Register (PORT ASSIGNMENT) (CR) ..... 4-30
Address Trap Register (ATR) ..... 4-32
Virtual Address Trap Register (VATR) ..... 4-33

## COMTEFTS (cont)

I
Page
CPU Number Register (NR) ..... 4-34
Interrupt Mask Register (IMR) ..... 4-35
CPU Fault Register (FR). ..... 4-36
Extended Fault Register (EFR) ..... 4-40
History Register (HR) ..... 4-41
Reserve Memory Base Register (RMBR) ..... 4-43
SCU Fault Register (SCUFR) ..... 4-44
Syndrome Register (SYR) ..... 4-46
SCU Configuration Register (SCUCR) ..... 4-47
SCU History Register (SCUHR) ..... 4-49
Memory Error Status Register (MSR) ..... 4-51
Memory Identification Register (MID) ..... 4-52
SECTION 5 ADDRESS MODIFICATION AND DEVELOPMENT ..... 5-1
Address Modification Features ..... 5-1
Address Generation In The NS Mode. ..... 5-1
Basic Modification ..... 5-1
Indirect Addressing ..... 5-1
Tag Field ..... 5-2
Types Of Address Modification ..... 5-3
Register (R) ..... 5-3
Register Then Indirect (RI) ..... 5-7
Indirect Then Register (IR) ..... 5-9
Indirect Then Tally (IT) ..... 5-13
Indirect Word Format ..... 5-16
Variations Under IT Modification ..... 5-17
Address Modification Octal Codes ..... 5-25
Address Modification Flowchart ..... 5-26
Floatable Code ..... 5-27
Address Modification With Address Registers ..... 5-27
Single-Word Address Modification ..... 5-27
Multiword Address Modification ..... 5-30
Multiword Modification Field. ..... 5-31
Operand Descriptors ..... 5-35
Bit String Operand Descriptor ..... 5-35
Alphanumeric Operand Descriptors ..... 5-36
Numeric Operand Descriptors ..... 5-37
Indirect Word ..... 5-40
Operand Descriptor Address Preparation. ..... 5-41
Bit String Address Preparation ..... 5-43
Alphanumeric/Numeric Address Preparation ..... 5-44
Address Generation In The ES Mode ..... 5-49
Instruction Address Field And Register Formats. ..... 5-49
Instruction Address Field. ..... 5-49
Address Modification With No AR Indicated ..... 5-49
Address Modification With AR Indicated. ..... 5-50
Tag Field Modification. ..... 5-52

## COMTEMTS (cont)

Page
Operand Descriptor Modification ..... 5-55
Address Development ..... 5-57
Virtual Memory Addressing ..... 5-57
Operand Address Procedure ..... 5-58
Instruction Address Procedure ..... 5-59
Virtual Address Generation For NS Mode ..... 5-59
Standard Descriptor NS Mode ..... 5-60
Super Descriptor NS Mode ..... 5-61
Extended Segment Descriptor NS Mode ..... 5-63
Virtual Address Generation For ES Mode ..... 5-64
Standard Descriptor ES Mode ..... 5-64
Extended Segment Descriptor ES Mode ..... 5-65
Absolute Addressing Mode ..... 5-67
Paging. ..... 5-68
Address Translation Process ..... 5-68
Page Table Directory Word Format ..... 5-68
Page Table Base Word Format ..... 5-69
Page Table Word Format ..... 5-70
Mapping The Virtual Address To A Real Address ..... 5-71
Dense Page Table ..... 5-72
Locating The Page Table Directory Word ..... 5-72
Section Table ..... 5-75
Associative Memory ..... 5-79
Cache Memory ..... 5-82
Address Truncation ..... 5-83
Bounds Checking ..... 5-83
Word And Double-Word Operations ..... 5-84
Byte Operations ..... 5-85
Bit Strings And Table Of Translate Instruction ..... 5-85
Bound Check Equations ..... 5-85
SECTION 6 FAULTS AND INTERRUPTS ..... 6-1
Description Of Faults And Interrupts ..... 6-1
Fault Procedures ..... 6-1
Fault Priority ..... 6-2
Fault Recognition ..... 6-2
Fault Categories ..... 6-4
Instruction-Generated Faults ..... 6-4
Program-Generated Faults ..... 6-7
Virtual Memory-Generated Faults ..... 6-10
Hardware-Generated Faults ..... 6-16
Mode Faults ..... 6-17
Privileged Master Mode Faults ..... 6-17
Master Mode Faults ..... 6-17
Slave Mode Faults ..... 6-17
Any Mode Faults ..... 6-18
Miscellaneous Faults ..... 6-18
Segment Descriptor Flag Faults ..... 6-18

## CONTENTS (cont)

## Page

Page Table Word Control Field Faults ..... 6-20
Interrupt Procedures ..... 6-23
System Controller Interrupts ..... 6-23
Inward CLIMB Interrupts ..... 6-24
Multiword Instruction Interrupts ..... 6-24
IC Values Stored On Faults And Interrupts ..... 6-25
SECTION 7 MACHINE INSTRUCTION FUNCTIONS ..... 7-1
Single-Word Instructions ..... 7-1
Address Register Instructions ..... 7-2
Boolean Operations ..... 7-2
Comparison Operations ..... 7-2
Data Movement Instructions ..... 7-2
Data Shifting Instructions ..... 7-3
Effective Address To Register Instructions ..... 7-3
Fixed-Point Arithmetic Instructions ..... 7-3
Floating-Point Arithmetic Instructions ..... 7-4
Quadruple-Precision Floating-Point Instructions ..... 7-4
Privileged Master Mode Instructions ..... 7-5
Miscellaneous Instructions ..... 7-5
Special Processor Instructions ..... 7-5
Multiword Instructions ..... 7-5
Alphanumeric Instructions ..... 7-6
Numeric Instructions ..... 7-6
Bit String Instructions ..... 7-6
Conversion Instructions ..... 7-6
Edited Move Instructions ..... 7-6
Multiword Instruction Capabilities ..... 7-7
Address Register Instructions ..... 7-9
Address Register Load ..... 7-10
Address Register Store ..... 7-10
Alter Address Register Contents ..... 7-10
Special Address Register Instructions ..... 7-12
Boolean Operation Instructions ..... 7-13
Boolean Expressions ..... 7-13
Evaluation Of Boolean Expressions ..... 7-13
Boolean AND ..... 7-14
Boolean OR ..... 7-15
Boolean EXCLUSIVE OR ..... 7-15
Boolean COMPARATIVE AND ..... 7-15
Boolean COMPARATIVE NOT AND ..... 7-15
Fixed-Point Instructions ..... 7-16
Data Movement Load ..... 7-16
Data Movement Store ..... 7-16
Data Movement Shift ..... 7-17
Fixed-Point Addition ..... 7-17
Fixed-Point Subtraction ..... 7-18

## COMTENTS (cont)

Page
Fixed-Point Multiplication ..... 7-18
Fixed-Point Division ..... 7-18
Fixed-Point Comparison ..... 7-19
Fixed-Point Negate ..... 7-19
Floating-Point Instructions ..... 7-20
Data Movement Load. ..... 7-20
Data Movement Store ..... 7-20
Floating-Point Addition ..... 7-20
Floating-Point Subtraction ..... 7-20
Floating-Point Multiplication ..... 7-21
Floating-Point Division ..... 7-21
Floating-Point Comparison ..... 7-21
Floating-Point Negate ..... 7-21
Floating-Point Normalize ..... 7-21
Floating-Point Round ..... 7-21
Floating-Point Truncate Fraction ..... 7-21
Quadruple-Precision Instructions ..... 7-22
Multiword Instructions ..... 7-23
Multiword Instruction Format ..... 7-23
Multiword Modification Field ..... 7-24
Operand Descriptors And Indirect Words ..... 7-25
Operand Descriptor Indirect Word Format ..... 7-25
Alphanumeric Instructions ..... 7-25
Alphanumeric Operand Descriptor Format ..... 7-26
Alphanumeric Compare ..... 7-28
Alphanumeric Move ..... 7-28
Character Move To/From Register Instructions ..... 7-28
Operand Descriptor For Character Move Instructions ..... 7-29
Character Move Instruction Repertoire ..... 7-30
Numeric Instructions ..... 7-30
Numeric Operand Descriptor Format ..... 7-31
Numeric Compare ..... 7-33
Numeric Move ..... 7-33
Bit String Instructions ..... 7-34
Bit String Operand Descriptor Format ..... 7-35
Bit String Combine ..... 7-36
Bit String Compare ..... 7-36
Bit String Set Indicators ..... 7-36
Data Conversion Instructions ..... 7-36
Arithmetic Instructions ..... 7-37
Decimal Addition ..... 7-37
Decimal Subtraction ..... 7-37
Decimal Multiplication ..... 7-37
Decimal Division ..... 7-37
Micro Operations For Edit Instructions MVE, MVNE, And MVNEX ..... 7-38
Micro Operation Sequence ..... 7-38
Edit Insertion Tables ..... 7-39
MVNE, MVE, And MVNEX Differences ..... 7-40

## COMTEATSS (cont)

Page
Numeric Edit (MVNE AND MVNEX) ..... 7-40
Alphanumeric Edit (MVE) ..... 7-41
Micro Operation Repertoire ..... 7-41
Micro Operations Descriptions ..... 7-42
Edit Flags ..... 7-42
Micro Operation Code Assignment Map. ..... 7-57
Terminating Micro Operations ..... 7-57
Virtual Memory Instructions ..... 7-58
Descriptor Register Instructions ..... 7-58
Pointer Register Instructions ..... 7-58
Domain Transfer (CLIMB) ..... 7-58
Privileged Instructions ..... 7-59
Clear Associative Memory Pages ..... 7-59
Clear Cache ..... 7-59
Register Load. ..... 7-59
Register Store ..... 7-60
Memory Control ..... 7-60
System Control ..... 7-60
All Mode Instructions ..... 7-61
ES Mode Instructions ..... 7-62
Register-to-Register Instructions ..... 7-62
RR Type Instruction Format ..... 7-62
Movement And Arithmetic Instructions ..... 7-64
Shift Instructions ..... 7-65
Fixed-Point Instructions ..... 7-65
Transfer Instructions ..... 7-66
Conditional Transfer ..... 7-66
Unconditional Transfer ..... 7-66
Miscellaneous Instructions ..... 7-67
Option Register Instructions ..... 7-67
Binary-To-BCD Conversion ..... 7-67
Execute Instructions ..... 7-67
Gray-To-Binary-Conversion ..... 7-67
Programmed Fault. ..... 7-67
No Operation ..... 7-68
Repeat Instructions ..... 7-68
Pointer And Length Instructions ..... 7-68
Coding Limitations ..... 7-69
SECTION 8 MACHINE INSTRUCTION DESCRIPTIONS ..... 8-1
Format Of Instruction Description ..... 8-1
Abbreviations And Symbols. ..... 8-3
Common Attributes Of Instructions ..... 8-7
Illegal Modification. ..... 8-7
Parity Indicator ..... 8-7
Instruction Word Formats ..... 8-7
Single-Word Instructions ..... 8-7

## CONTEATS (cont)

Page
Multiword Instructions ..... 8-9
Address Register Special Arithmetic Instructions ..... 8-10
Character Move To/From Register Instructions ..... 8-11
Register-to-Register Instructions ..... 8-12
Instruction Repertoire ..... 8-14
APPENDIX A OPERATION CODE MAPS ..... A-1
APPENDIX B OBSOLETE INSTRUCTION CODES ..... B-1
APPENDIX C CHARACTER SETS ..... C-1
Unified Character Set - ASCII SEQUENCE ..... C-1
Unified Character Set - EBCDIC Sequence ..... C-4
Unified Character Set - GBCD Sequence ..... C-10
Unified Character Set - HBCD Sequence ..... C-12
I NDEX ..... i-1
ILLUSTRATIONS
Figure Page
3-1 Domain Of Noncontiguous Segments ..... 3-3
3-2 Layout Of Segments On Pages ..... 3-5
3-3 Shrunken Descriptor For Corresponding New Segment ..... 3-16
4-1 Accumulator Register (A) Format ..... 4-3
4-2 Quotient Register (Q) Format ..... 4-4
4-3 Accumulator-Quotient Register (AQ) Format ..... 4-4
4-4 Exponent Register (E) Format ..... 4-5
4-5 Exponent-Accumulator-Quotient Register (EAQ) Format ..... 4-5
4-6 Low Operand Register Format ..... 4-6
4-7 Index Register (Xn) Format ..... 4-6
4-8 General Index Registers (GXn) Format ..... 4-7
4-9 Indicator Register (IR) Format ..... 4-8
4-10 Timer Register (TR) Format ..... 4-12
4-11 Instruction Counter (IC) Format ..... 4-13
4-12 Address Register (ARn) Format (NS Mode) ..... 4-13
4-13 Address Register (ARn) Format (ES MOde) ..... 4-14
4-14 Linkage Segment Register (LSR) Format ..... 4-15
4-15 Instruction Segment Register (ISR) Format ..... 4-15
4-16 Segment Identity Register (SEGIDn) Format ..... 4-17
4-17 Instruction Segment Identity Register - SEGID(IS) Format ..... 4-18
4-18 Option Register (OR) Format ..... 4-19
4-19 Calendar Clock Register (CCR) Format ..... 4-20

## ILLUSTRATIONS (cont)

Figure Page
4-20 Working Space Register (WSRn) Format ..... 4-21
4-21 Safe Store Register (SSR) Format ..... 4-21
4-22 Argument Stack Register (ASR) Format ..... 4-23
4-23 Parameter Segment Register (PSR) Format ..... 4-23
4-24 High Water Mark Register (HWMR) Format ..... 4-24
4-25 Data Stack Descriptor Register (DSDR) Format ..... 4-25
4-26 Data Stack Address Register (DSAR) Format ..... 4-25
4-27 Page Directory Base Register (PDBR) Format ..... 4-26
4-28 CPU Mode Register (MR) Format ..... 4-26
4-29 Cache Mode Register (CMR), Lockup Fault Register Format (LUF) ..... 4-28
4-30 Configuration Register (Port Assignment ) (CR) ..... 4-30
4-31 Address Trap Register (ATR) Format ..... 4-32
4-32 Virtual Address Trap Register (VATR) Format ..... 4-33
4-33 CPU Number Register (NR) Format ..... 4-34
4-34 Interrupt Mask Register (IMR) Format ..... 4-35
4-35 Fault Register (FR) Format ..... 4-36
4-36 Extended Fault Register (EFR) Format ..... 4-40
4-37 History Register (HR) Format ..... 4-41
4-38 Reserve Memory Base Register (RMBR) Format ..... 4-43
4-39 System Control Unit Fault Register (SCUFR) Format ..... 4-44
4-40 Syndrome Register (SYR) Format ..... 4-46
4-41 SCU Configuration Register (SCUCR) Format ..... 4-47
4-42 SCU History Register (SCUHR) Format ..... 4-49
4-43 Memory Error Status Register Format. ..... 4-51
4-44 Memory Identification Register (MID) ..... 4-52
5-1 Indirect Word Format ..... 5-16
5-2 Address Modification Flowchart ..... 5-26
5-3 Single-Word Instruction Format ..... 5-28
5-4 Address Preparation For Single-Word Instruction ..... 5-29
5-5 Multiword Instruction Format ..... 5-30
5-6 Bit String Operand Descriptor Format ..... 5-35
5-7 Alphanumeric Operand Descriptor Format ..... 5-36
5-8 Numeric Operand Descriptor Format ..... 5-37
5-9 Indirect Word Format ..... 5-40
5-10 Flowchart For Operand Descriptor Address Preparation ..... 5-42
5-11 Virtual Address Generation Using Standard Descriptor (NS Mode). ..... 5-60
5-12 Virtual Address Generation Using Super Descriptor (NS Mode) ..... 5-62
5-13 Virtual Address Generation Using Extended Segment Descriptor (NS Mode) ..... 5-63
5-14 Virtual Address Generation Using Standard Descriptor (ES Mode). ..... 5-65
5-15 Virtual Address Generation Using Extended Segment Descriptor (ES Mode) ..... 5-66
5-16 Effective Absolute Address ..... 5-67
5-17 Page Table Directory Word (PTDW) Format ..... 5-68
5-18 Page Table Base Word (PBW) Format ..... 5-69
5-19 Page Table Word (PTW) Format ..... 5-70
5-20 Virtual Address ..... 5-72
5-21 Address Mapping Using A Dense Page Table ..... 5-73
5-22 PTDh Address ..... 5-73

## ILLUSTRATIONS (cont)

Figure Page
5-23 PTW Address ..... 5-74
5-24 Word Address ..... 5-75
5-25 Virtual Address ..... 5-75
5-26 Address Mapping Using A Section Table ..... 5-76
5-27 PBW Address ..... 5-77
5-28 PTW Address ..... 5-78
5-29 Word Address ..... 5-78
5-30 Page Table Word Associative Memory (PTWAM) Format ..... 5-79
5-31 Associative Memory Directory Word ..... 5-80
5-32 Cache Directory Word ..... 5-82
7-1 Single-word Instruction With Address Modification ..... 7-9
7-2 Alter Address Register Contents ..... 7-10
7-3 Special Address Register Instructions ..... 7-12
7-4 Multiword Instruction Format ..... 7-23
7-5 Operand Descriptor Indirect Word Format ..... 7-25
7-6 Alphanumeric Operand Descriptor Format ..... 7-26
7-7 Character Move Descriptor Format ..... 7-29
7-8 Numeric Operand Descriptor Format ..... 7-31
7-9 Bit String Operand Descriptor Format ..... 7-35
7-10 Micro Operation (MOP) Character Format ..... 7-38
8-1 Single-Word Instruction Format ..... 8-7
8-2 Multiword Instruction Format ..... 8-9
8-3 Address Register Special Arithmetic Instruction Format ..... 8-10
8-4 Character Move To/From Register Instruction Format ..... 8-11
8-5 Register To Register Instruction Format ..... 8-12
8-6 Standard I/O Mailbox ..... 8-95
8-7 Safe Store Stack Format - NS Mode ..... 8-107
8-8 Safe Store Stack Format - ES Mode ..... 8-108

## TABLES

Table Page
1-1 Status Of Processor Mode Determinants. ..... 1-5
2-1 Ranges Of Fixed-Point Numbers ..... 2-4
2-2 Ranges Of Binary Floating-Point Numbers ..... 2-7
4-1 Processor Accessible Registers ..... 4-2
4-2 System Controller Illegal Action Codes. ..... 4-38
4-3 Source Of Fault Register Errors ..... 4-39
5-1 Address Modification Octal Codes ..... 5-25
5-2 Register Codes ..... 5-33
5-3 Bound Check Equations ..... 5-86
6-1 Processor Faults By Fault Code ..... 6-3

## tables (cont)

Table Page
6-2 Processor Modes ..... 6-10
6-3 Classes Of Faults And Interrupts (DPS 8000) ..... 6-26
7-1 Alphanumeric Character Number (CN) Codes ..... 7-27
7-2 Alphanumeric Data Type (TA) Codes. ..... 7-27
7-3 Sign And Decimal Type (S) Codes. ..... 7-32
7-4 Default Edit Insertion Table Characters For MVE And MVNX. ..... 7-39
7-5 Edit Insertion Table Entries For MVNEX. ..... 7-40
8-1 Binary-To-BCD Conversion Constants ..... 8-78
8-2 Character Codes For ASCII And EBCDIC Overpunched Signs. ..... 8-398
A-1 Operation Code Map (Bit $27=0$ ) ..... A-2
A-2 Operation Code Map (Bit 27 = 1) ..... A-4


## SECTION 1

## IRIRODUCIION

This manual contains a set of machine instructions used on Honeywell Bull hardware and operating systems. The systems are highly modular, allowing system configuration to be matched to the work load mix. This section describes the essential characteristics of the central processors for these systems.

Each processor module in the system has full program execution capability. The processors conduct all actual computational processing (data movement, arithmetic, logic, comparison, and control operations) within the information system. The processor communicates only with the system controller (DPS 8000: SCU, System Control Unit) and associated memory. The processors contain several special features that make significant contributions to multiprogramming, high throughput, and rapid turnaround. These features are under the control of the operating system which maintains automatic supervision and complete control of the multiprogramming/multiprocessing environment.

## PROCRSSOR FEATURES

A processor contains the following general features:

1. Memory protection to place access restrictions on specified segments
2. Capability to interrupt program execution in response to an external signal (e.g., I/O termination), to save processor status and to restore the status at a later time without loss of program continuity
3. Capability to fetch instructions and to buffer instructions
4. A four-stage pipelined instruction development for greater performance
5. Fully interlaced store units addressable by a given SCU
6. Ability to hold recently referenced operands and instructions in a 64 K high-speed cache memory
7. An Extended (ES) mode that uses 36-bit addressing includes a set of general register-to-register instructions
8. Real memory configurations of up to 256 megawords are supported.
9. Quad-precision arithmetic operations for which the exponents are handled as powers of 16

## Pipeline Architecture of The DPS 8000

The four-stage pipeline processor consists of the following cycles:
A cycle: Effective address calculation and virtual address calculation are performed

V cycle: Virtual address to real address translation and bound checking, access checking (read, write permission, etc.) are performed

C cycle: Memory is accessed (cache) using the real memory addresss
E cycle: Instruction is executed by firmware control
One instruction execution completes via four cycles. The maximum instruction rate is attained when the processor is executing basic instructions (one memory access and one execution cycle). Because the processor operates as a four-stage pipeline, a new instruction can be issued before the prior one is completed, thereby reducing the effective execution time.

## Faults And Interrupts

The processor detects illegal instruction usages, faulty communication with main memory, programmed faults, certain external events, and arithmetic faults. Many of the processor fault conditions are deliberately caused by the software and do not necessarily involve error conditions. The processor communicates with the other system modules (I/O processors and other processors) by setting and answering external interrupts. When the processor responds to a fault or interrupt, control is transferred to an operating system module via an interdomain transfer using an entry descriptor obtained from a fixed memory location.

The locations in real memory containing the entry descriptors for interrupt, fault, and system entry (PMME) are as follows:

| Type | Location |
| :--- | :--- |
| Interrupt | $30-31$ (octal) |
| Fault | $32-33$ (octal) |
| System Entry | $34-35$ (octal) |
| Backup | $40-41$ (octal) |

Interrupts and certain low-priority faults are recognized only at specific times during program execution. If, at these times, bit 28 in the instruction word is set $O N$, the trap is inhibited and program execution continues. The interrupt or fault signal is saved for future recognition and is reset only when the trap is recognized.

## Connect/Interrupt Mechanism

On a connect to the IMX, the software points to a logical channel mailbox that resides anywhere in main memory. The mailbox is required to be 24 words, beginning at a 0-modul0-8 address. The operating system is responsible for placing specific information into the first eight words.

This mailbox serves as the primary intercommunication vehicle between the IMX and the CPU. Software specifies the (relative) starting location of the mailbox as the effective address of the connect instruction (CIOC). Normal CPU address preparation converts this to a real memory address, which is then used by the IMX.

Successive I/O operations to the same logical channel can be issued via a linked mailbox feature available through IMX's. However, once a connect has been issued by the software, it is the responsibility of the operating system to not issue another connect directed to the same logical channel until the current one is completed or a "lost interrupt" timeout has occurred.

All 128 channels (numbered 0-127) are data channels except channel numbers zero and three. Channel three is used for two-way communication between the CPU and IMX maintenance system (MCA). Channel zero is normally declared invalid, to avoid confusion that would otherwise exist in the operating system as to whether a given channel number field is zero, or the field is currently unused.

The CPU automatically directs the connect command to the "control" SCU. If the system configuration includes two SCU's (i.e., tandem), then the SCU which is designated as "control" is the one which processes all connects and interrupts for the operational system. The control SCU then adds a connect word pair to the destination port's connect queue and notifies the port that a connect is present in its queue. The IMX reads the contents of the queue with the Read Connect Words command instruction (RCW).

An interrupt queue mechanism is used in the DPS 8000 system that allows for up to 256 simultaneous entries for each of eight interrupt levels. Thus, the SCU maintains a queue for each interrupt level. Levels one and seven are for fault and special interrupts, respectively. The interrupt level for marker/terminate interrupts are specified at connect time in the mailbox (GCOS uses levels 5 and 3 , respectively).

The control SCU sends an interrupt present signal to all CPU's that are unmasked for this interrupt level (each CPU initializes and modifies its own masks independently). The SCU sends an accept signal to the candidate CPU selected, and automatically shuts off all further interrupt present signals by masking a unique system-wide "all mask".

The CPU, selected by the SCU to process the interrupt, transfers to the operating system interrupt handler by executing an interdomain CALL version of the CLIMB instruction, using the entry descriptor at location 30-31 (octal). The software interrupt handler uses the RIW instruction for each pair of interrupt words (one doubleword interrupt queue entry). The next interrrupt pair is selected from the highest priority (i.e., lowest numbered), unmasked level, and inserted into the $A Q$ register. When no more entries are available at any level that is unmasked for this CPU, then the $A Q$ register will contain all zeros.

The operating system examines the channel mailbox for status information. On terminate or marker type interrupts, status returns are automatically stored in the channel mailbox. Up to eight words of peripheral extended status are likewise stored.

## Online Processor Tests

The PATROL feature (Processor Activity Test Runs On Line) is implemented as firmware in its own unique CPU memory. PATROL runs test programs and reports status to the maintainance interface.

## OPERATING MODES

Three types of modes determine the operation of the CPU.

- Privileged Master, Master, and Slave modes which determine the processor mode of operation

O NS and ES (Non-extended/Extended) modes which determine whether 18-bit or 36-bit registers are used and determine the method to be used to generate effective and virtual addresses

- Memory addressing modes


## Processor Modes Of Operation

The three processor modes of operation are Privileged Master mode, Master mode, and Slave mode. The master mode bit in the indicator register, the privileged bit in the instruction segment register (ISR), and the housekeeping bit in the page table word (PTW) for the instruction define these processor modes.

The status of the determinants for each mode is shown in Table l-1.

Table 1-1. Status Of Processor Mode Determinants

|  | Processor Modes a |  |  |
| :--- | :---: | :---: | :---: |
| Determinants | Privileged <br> Master | Master | Slave |
| Master Mode Bit <br> in <br> Indicator Register <br> (bit 28) | ON | ON | OFF |
| Privileged Bit in <br> Instruction Segment <br> Register <br> (bit 26) | ON | OFF | OFF |
| Housekeeping Bit <br> in Page Table Word <br> for the Instruction <br> (bit 32) | ON b | ON/OFF | OFF |

a All other combinations are illegal and result in a Class 1 Security Fault.
b When working space zero is referenced, the housekeeping bit is assumed to be $O N$ and the processor addresses memory through absolute mode page tables.

A fault or an interrupt causes the processor to enter Privileged Master mode. If the processor is in Privileged Master mode, an instruction can change to Master mode by transferring to a segment marked non-privileged. The reverse is also true when transferring to a segment marked privileged. The use of a CLIMB instruction between Master and Privileged Master modes, like the transfer, not only allows a change of processor execution modes but also a change of domains.

The Master mode bit in the indicator register can be turned ON as follows:

1. Occurrence of an interrupt or a fault
2. Execution of the PMME version of the CLIMB instruction, which causes a system entry
3. Execution of the OCLIMB version of the CLIMB instruction where the master mode bit of the restored indicator register is ON

The following mode-dependent processor functions are listed by mode. None of these functions are permitted in Slave mode.

Functions allowed in Master and Privileged Master modes:

1. Accessing through working space register zero
2. Reading operands from a housekeeping page of segment descriptor type $T=0,2,4,6,12$, or 14
3. Executing instructions from housekeeping pages of type $T=0$ segments
4. Executing a CLIMB (ICLIMB or GCLIMB) not invoking a system entry option (PMME)
5. Executing a transfer to a privileged executable segment

Functions allowed only in Privileged Master mode:

1. Executing Privileged Master mode instructions (e.g., load working space registers)
2. Executing Privileged Master mode options of the LDDn, LDPn, or CLIMB instructions, such as copying the safe store register (SSR) to a descriptor register (DRn)
3. Writing on housekeeping pages of type $T=0,2,4,6,12$, or 14 segments, using instructions other than CLIMB, SDRn, STDn

## Non-Extended/Extended Modes

The NS (Non-extended) and ES (Extended) modes are specified with bit 24 of the Instruction Segment Register (ISR).

O When ISR bit $24=0$ NS mode.
O When ISR bit $24=1$ ES mode.
ISR bit 24 may be altered only with the CLIMB instruction.

Processor operations differ between NS and ES modes for the following:

- The number of bits in the index and the address registers
- The method used to generate effective address
- The execution of some instructions

O Additional register instructions available in ES mode

## Memory Addressing Modes

Three types of memory addressing exist in the DPS 8000.

1. Virtual memory which is mapped to a real (physical) memory address
2. Absolute mode which is used only when Working space zero is referenced
3. Reserved memory which is reserved for special use

## VIRTUAL MEMORY PAGING

Virtual memory paging mode is an integral part of the address translation process for mapping a virtual memory address to a real memory address. Each of the 512 working spaces (WS) is supported by one page table (PT) or by a section table (SCT) that references multiple page tables.

The location of a PT supporting a working space (WS) is indicated by a 9-bit working space number (WSN) that indexes the 512 -word page table directory called the working space page table directory (WSPTD). This directory contains the real memory address of the supporting page table. Words in the WSPTD are called page table directory words (PTDW), and words on the page table are called page table words (PTW). The location of a WSPTD is indicated by the page directory base register (PDBR).

The location of the SCT supporting a given WS is indicated by a 9-bit WSN that also indexes the page table directory (WSPTD). The SCT consists of up to 4 K words and includes the real memory address of the page table. The individual words in the SCT are called page table base words (PBW). The effect of SCTs is seen when paging is performed; these page tables are distributed throughout memory.

The processor utilizes the absolute addressing mode each time working space number zero is referenced. However, the virtual address is not mapped to a real address; it is used as the real address with a maximum size limitation of $2 * * 28$ words ( 256 megawords). Any time a working space other than zero (WSN $=0$ ) is referenced, the processor uses the paging mode.

To use the absolute addressing mode, the processor must be in Privileged Master mode. The master mode bit in the indicator register and the privileged bit in the instruction segment register must be ON. If these two conditions are not met, any attempted reference to WSN 0 results in a Command fault. The housekeeping bit is assumed ON when WSN 0 is referenced.

## RESERVED MIEYORY SPACB

Reserved memory space is defined by space above the Reserved Memory Base Register. This page is not represented in the Memory Utilization Table (MUT) and is addressable only in absolute mode.

## INTERVAL TI MER

The processor contains a timer that provides a program interrupt (timer runout fault) at the end of a variable interval. The timer is loaded by the operating system and can be set to a maximum of approximately four minutes total elapsed time.

## SECTION 2

## REPRRESENTIATION OF DATA

## FORMATS

The processor is functionally organized to process 36-bit groupings of information called words. Special features are also included for ease in manipulating 4-bit groups, 6-bit groups, 9-bit groups, 18-bit groups, 72-bit double-precision, and l44-bit quad-precision groups. These bit groupings are used by the hardware and software to represent a variety of forms of information.

## POSI TION NUKBERI NG

The numbering of bit positions, character positions, words, etc., starts with zero and increases from left to right as in conventional alphanumeric text. Bit zero is the most-significant bit and the right-most bit is the least-significant bit.

## THE MACHI NE WORD

The machine word consists of 36 bits arranged as follows:


Data transfers between the processor and memory are double-word-oriented; 36 bits are used at a time for single-precision data and two parallel 36-bit word are used for double-precision data. When words are transferred to a memory unit, Error Detection and Correction (EDAC) bits are added to each word pair before the words are stored. When words are requested from a memory unit, the EDAC bits are read from memory, verified, and removed before sending the word pair to the processor.

The processor has many built-in features for efficient transferring and processing of pairs of words. When a pair of words is transferred to or from memory, their addresses are an even number and the next higher odd number. A pair of words is arranged as follows.

## A Pair of Machine Words

Even Addresss
Odd Address
In an instruction intended for handling pairs of machine words, either of the two addresses may be used as the effective address ( $Y$ ). Thus,

If $Y$ is even, the pair of locations ( $Y, Y+1$ ) is accessed. If $Y$ is odd, the pair of locations ( $Y-1, Y$ ) is accessed. The term "Y-pair" is used for each pair of addresses. Preferred coding practice refers to the even address; the GMAP assembler issues a warning diagnostic if $Y$ is odd in an instruction intended for handling pairs of machine words.

## CHARACTER-STRI NGS

## Character Positions

Alphanumeric data is represented by 9-bit, 6-bit, or 4-bit characters. A machine word contains either four, six, or eight characters, respectively. The character positions within the word are as follows:

9-Bit Character (Bytes):


6-Bit Characters:


4-Bit Characters (Packed Decimal):


The $Z$ represents the bit value 0 ; other numbers in the fields represent the character positions.

## Bit Positions

Bit positions within a character are as follows:


Thus, both bit and character positions increase from left to right as in normal reading.

## LTERRALS

For information on literals refer to the GCOS 8 OS GMAP User's Guide.

## BI NARY NUMBERS

## Fixed-Point Numbers

Binary fixed-point numbers are represented with half-word, single-word, and double-word precision as shown below.

## Precision

Representation


Instructions can be divided into two groups according to the way in which the operand is interpreted: the "logic" group and the "algebraic" group.

For logic operations, operands and results are regarded as unsigned, positive binary numbers. In the case of addition and subtraction, the occurrence of an overflow is indicated by the carry out of the most significant (leftmost) bit position:

$$
\begin{aligned}
\text { 1. Addition } & \begin{aligned}
- & \text { If the carry out of the leftmost bit position equals } 1
\end{aligned} \\
& \text { (Carry indicator } O N \text { ), the sum is above the range. }
\end{aligned}
$$

In the case of comparisons, the zero and carry indicators show the relation.
For algebraic operations, operands and results are regarded as signed binary numbers, and the leftmost bit is used as a sign bit (a 0 being plus and 1 minus). When the sign is positive, all the bits represent the real value of the number; when the sign is negative, they represent the two's complement of the real value of the number.

In the case of addition and subtraction, the occurrence of an overflow is indicated by the carries into and out of the leftmost bit position (the sign position). If the carry into the leftmost bit position does not equal the carry out of that position, then overflow has occurred. If overflow has been detected and if the sign bit equals 0 , the result is below range; if with overfiow the sign bit equais 1 , the result is above range.

In integral arithmetic, the location of the decimal point is assumed to the right of the least significant bit position; that is, depending on the precision, to the right of bit position 35 or 71 ( 17 for upper half-word).

The number ranges for the various cases of precision, interpretation, and arithmetic are given in Table 2-1.

Table 2-1. Ranges Of Fixed-Point Numbers

| Interpretation | Arithetic | Precision |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Holi-word } \\ \left(X_{n}, Y_{0 \ldots .17}\right) \end{gathered}$ | Single-Word $(A, Q, Y)$ | Double-Word (AQ,Y-poir) |
| Algebraic | Integral | $-2^{17} \leq N \leq\left(2^{17}-1\right)$ | $-2^{35} \leq N \leq\left(2^{35}-1\right)$ | $-2^{71} \leq N \leq\left(2^{71}-1\right)$ |
|  | Fractional | $-1 \leq N \leq\left(1-2^{-17}\right)$ | $-1 \leq N \leq\left(1-2^{-35}\right)$ | $-1 \leq N \leq(1-2-71)$ |
| Logic | Integral | $0 \leq N \leq\left(2^{18}-1\right)$ | $0 \leq N \leq\left(2^{36}-1\right)$ | $0 \leq N \leq\left(2^{72}-1\right)$ |
|  | Fractional | $0 \leq N \leq\left(1-2^{-18}\right)$ | $0 \leq N \leq\left(1-2^{-36}\right)$ | $0 \leq N \leq\left(1-2^{-72}\right)$ |

## Floating-Point Numbers

Floating-point numbers are represented with single-word and double-word precision. The upper 8 bits represent the integral exponent to the base 2 in two's complement form, and the lower 28 or 64 bits represent the fractional mantissa in two's complement form.

The format for a floating-point number is:

where $S=$ sign bit
Before performing binary floating-point additions or subtractions, the processor aligns the number that has the smaller exponent. To maintain accuracy, the lowest permissible exponent of -128 , together with the mantissa of zero, has been defined as the machine representation of the number zero (which has no unique floating-point representation). Whenever a floating-point operation yields an untruncated resultant mantissa equal to zero ( 71 bits plus sign because of extended precision), the exponent is automatically set to -128.

## Hexadecimal Floating-Point Numbers

The hexadecimal option may be used in floating-point operations to declare hexadecimal constants, either explicitly or by default. The term hexadecimal refers to a floating-point format where the mantissa is a binary number, while the exponent represents a power of $16(2 * * 4)$. The mantissa is shifted by the number of places for 4 -bit groups as required by the exponent.

The hexadecimal floating-point mode is enabled only when bit 32 of the Indicator Register is set to 1 and bit 33 of the mode register is set to 1. After the hexadecimal floating-point mode is requested, the user controls the floating-point mode via the Indicator Register. If the bit 32 of the Indicator Register is not set to 1 , the floating-point mode will be binary.

## Quadruple-Precision Numbers

The data format used in quadruple-precision arithmetic is illustrated below. Notice that the format of data to be used in an operation is somewhat different from that of data to be stored after the operation.

The format for data when an operand in main memory is used as arithmetic data:


The format for data when the result is stored in main memory is as follows:

o The data in memory must reside on a double-word boundary.

- The four words of data may span two pages.

The registers $E, A Q$, and $L O R$ are used for quadruple-precision arithmetic. The format for data used as operation data is as follows:


The contents of EAQ and LOR following an operation is as follows:


Field Values
EU Exponent
MU High Order Mantissa
EL EU -15 (residue)
ML Low-order mantissa
Quadruple-precision value $N=(M U+M L) 16^{E U}$
The quadruple-precision instructions operate with the exponent as a hexadecimal exponent regardless of the value of bit 32 of the indicator register (IR).

## Normalized Binary Floating-Point Numbers

For normalized binary floating-point numbers, the binary point is placed at the left of the most significant bit of the mantissa (to the right of the sign bit). Numbers are normalized by shifting the mantissa left (and correspondingly adjusting the exponent) until no leading zeros are present in the mantissa for positive numbers, or until no leading ones are present in the mantissa for negative numbers. The vacated bit positions on the right are zero-filled.

The number ranges resulting from the various cases of precision, normalization, and sign are given in Table 2-2.

Table 2-2. Ranges Of Binary Floating-Point Numbers

|  | Sign | Single Precision | Double Precision |
| :---: | :---: | :---: | :---: |
| Normolized | Positive | $-2^{-129} \leq N \leq\left(1-2^{-27}\right) 2^{127}$ | $2^{129} \leq N \leq\left(1-2^{-63}\right) 2^{127}$ |
|  | Negotive | $\left(-1+2^{-26}\right) 2^{-129} \geq N \geq-2^{127}$ | $\left(-1+2^{-62}\right) 2^{-129} \geq N \geq-2^{127}$ |
|  | Positive | $2^{-155} \leq N \leq\left(1-2^{-27}\right) 2^{127}$ | $2^{-191} \leq N \leq\left(1-2^{-63}\right) 2^{127}$ |
|  | Negotive | $-2^{-155} \geq N \geq-2^{127}$ | $-2^{-155} \geq N 2-2^{127}$ |

NOTE: The floating-point number zero is not included in the table.

## Binary Representation Of Practional Values

A decimal fraction of a given number of digits cannot necessarily be represented exactly by a binary fraction of any finite number of bits. Consider, for example, the value $1 / 5$, which is represented in decimal notation as 0.2 . Trying to represent it by a four-bit binary fraction, one obtains (.0011) 2 or $3 / 16$; with eight bits, one obtains (.00110011) 2 or $51 / 256$. In fact, the exact value must be written as

$$
(0.2)_{10}=(0.0011)_{2} \ldots
$$

which means that the bit pattern 0011 in the binary expansion keeps repeating indefinitely. If the decimal value 0.2 is converted to a binary expansion of 71 bits and then converted back, the one-digit result would be 0.1, quite different from 0.2. The four-digit result would be 0.1999 , which is almost (but not quite) equal to 0.2. If computations were involved instead of only conversions, the imprecision in the decimal result could be propagated.

Various adjustments can be made to binary fractional values to make exact decimal results highly probable. One may use binary integer notation to represent all values, whether integral or fractional, but this may make multiplication or division of an operand by a power of 10 necessary in the course of a computation.

## DECI MAL NUNBERS

Scaled decimal numbers that are used directly in hardware arithmetic commands are expressed as decimal digits in either the 4-bit or 9-bit character format. They are expressed as unsigned numbers or as signed numbers using a separate sign character.

Decimal data utilizes the following formats:


Packed Decimal (4-bit)


ASCII/EBCDIC (9-bit)
Z represents unused bit positions.

## Decimal Data Character Codes

During arithmetic operations, decimal digits and signs are checked by the hardware as 4-bit data (the 4 least significant bits from a 9-bit numeric).

The following interpretations are made:

| Bit Pattern for <br> Character | Interpreted as | Illegal Procedure <br> (IPR) if |
| :---: | :---: | :---: |
| 0000 | 0 |  |
| 0001 | 1 |  |
| 0010 | 2 | found where |
| 0011 | 3 | descriptor |
| 0100 | 4 | specifies sign |
| 0101 | 5 |  |
| 0110 | 6 |  |
| 0111 | 7 |  |
| 0100 | 9 |  |
| 1001 | + | found where |
|  | + | descriptor |
|  | 1010 | + |
| 1011 | + | digits |
| 1100 | + |  |
| 1110 |  |  |
|  |  |  |

The following codes (9-bit zones are created by prefixing binary 00010) are generated for output signs; the octal values are:

|  | Plus | Minus |
| :---: | :---: | :---: |
| 4-bit <br> 9-bit | $14(13)$ <br> 053 | 15 <br> 055 |

For several numeric instructions, a sign value of 13 can be optionally generated.

## Floating-Point Decimal Numbers

The format for a floating-point decimal number expressed in 9-bit characters is:

| $\operatorname{SICN}$ | $10^{n} . . .10^{2}$ | $10^{1}$ | $10^{0}$ | 0 | Exbit |
| :---: | :---: | :---: | :---: | :---: | :---: |

where: SIGN can start ot any legal 9-bit character boundary
In 4 -bit character nototion, there are four formots for flooting-point decimol numbers:


The 8-bit exponent field, which now spans two character positions, is interpreted the same as in 9-bit character mode. The other two formats are formed with $n+1$ even. This effectively exchanges the two exponent representations in the formats shown.

## Decimal Number Ranges

The number ranges for decimal numbers are:

1. Fixed-point unsigned integer:

Range $=0 \ldots 10^{63}$
2. Fixed-point signed integer:

Range $= \pm 10^{62}$
3. Floating-point (implicitly signed):
a. 9-bit format range $- \pm 10^{61 * 10+127-128}$
b. 4-bit format range $- \pm 10^{60 * 10+127-128}$
c. Zero $= \pm 0 * 10^{+127-128}$

## SECTION 3

## MGIORY ORGAMIZATION

The Central Processing Units (CPUs) access the main memory through the System Control Unit (SCU). Similarly, the Input/Output Multiplexer (IMX) also accesses memory through the SCU. As a component, the SCU is a passive system element, responding to requests from active units, the CPUs and the IMXs. This large, memory-oriented system architecture, permits both CPU and IMX functions to execute asynchronously and concurrently. The functions of read, store, interprocessor communication, etc., are provided by the SCU.

Increased system throughput is achieved by operating the SCU and associated memory units on a 72-bit parallel basis. This corresponds to two single-word instructions, two data words, or one double-precision fixed-point or floating-point number.

Systems with more than one system controller provide an increased effective information rate, since each system controller operates independently and its functions can be overlapped with those of other system controllers.

Additional overlap is provided by memory interlacing. Each DPS 8000 SCU operates with full memory unit interlacing, in 8-word block increments, to reduce the possibility of the same memory unit being accessed in succession.

## VIRTUAL MEMORY

Virtual memory (VM) provides an extremely large, directly addressable memory space (2**43 bytes) and a complement of registers and instructions to manage virtual address space. The VM space is divided into a number of working spaces. The working spaces are further divided into variable sizes called "segments". A segment within a working space is described by a "segment descriptor", which has a base relative to the origin of the working space and a bound relative to the base, together with control information. Thus, for all memory references, virtual memory addresses are prepared relative to a particular working space and to a particular segment base within the working space. These virtual memory addresses are then mapped to real memory addresses by paging mechanisms.

To access (generate a memory address for) an area of VM, a process (used here to mean the smallest working unit of software) must have a segment descriptor that "frames" the particular segment of VM and that gives the desired permission for using this segment of VM (i.e., Read permission, Write permission, or Execute permission). A process cannot create a segment descriptor, nor change the base and bound to access an area of VM not enclosed by the area originally "framed", nor increase the permissions field. Therefore, a process is limited to accessing only those areas of VM described by segment descriptors that are available to the process.

The hardware environment for the virtual memory is composed of four elements ${ }^{1}$ : working spaces, domains, segments, and pages. The working spaces and pages are physical elements, whereas the segments and domains are logical elements. These elements are treated as separate components of the virtual memory but must be interpreted in the context of the whole environment, since they are closely related in their interaction with each other.

## Working Spaces

The virtual memory is divided into 512 ( 0 through 511) working spaces (WS) of $2 * * 34$ bytes, each of which is divided into fixed-length pages. These pages are used for memory management and have a fixed size of 1024 words ( 4096 bytes) each. Working space numbers (WSN) used to generate a particular virtual memory address are obtained from one of eight working space registers (WSR) or a segment descriptor register (DRn).

## Page Tables

Each working space has an associated page table that identifies the real memory allocation. The page table or section table for each working space is located in real memory by a pointer that resides in the working space page table directory (WSPTD). The directory has 512 entries and the pointer to the directory is stored in the page directory base register (PDBR). Directory entries are either pointers to page tables or pointers to section tables. The section table (SCT) consists of up to 4 K words called page table base words (PBW) that allow page tables to be divided and distributed throughout the memory. These pointers and tables can only be altered in the Privileged Master mode.

The virtual address has three components: a working space number (WSN), a page number, and a page byte number (commonly called an offset). The virtual address is automatically transformed to a real address by the hardware.

1. Historically, discussion of virtual memory included reference to working space quarters, described in this manual as working spaces. The working space quarter concept is not used by any software implementation; therefore, no further mention of working space quarters occurs in this manual. The hardware has not been changed.

## Domains

Another logical element of the virtual environment is the domain. A domain is the particular subset of virtual memory that currently can be accessed by a process. It is defined initially by the collection of descriptors contained within the linkage segment (the segment described by the contents of the LSR). The domain is a flexible and temporary range of operation that may encompass several noncontiguous segments in one or more working spaces (see Figure 3-1). Two or more domains may interact by including the same segment descriptor. Each domain contains exactly one linkage segment to define the domain. A change of domain implies a change of linkage segment and vice versa. Descriptors for the domain may also be in descriptor segments described in the linkage segment, in descriptor registers, or in the parameter segment.

WSN X


Figure 3-1. Domain Of Noncontiguous Segments

Also associated with the process are the safe store stack and the data stack segments. The safe store stack is always used (except for GCLIMB and PCLIMB) in a change of domain, but a new domain may or may not choose to access a different portion of the data stack segment. It does not have access to that portion used by the calling domain.

Normally, a change of domain is accomplished through a succession of operations that are associated with the ICLIMB instruction. Starting with two separate domains, which for convenience are referred to as calling domain and called domain, the entry descriptor accessed in the calling domain describes the called-domain linkage segment and identifies a specific initial instruction in an instruction segment described in that linkage segment. The contents of the calling domain's registers (LSR, ASR, PSR, and DSAR), as well as those of any other registers specified by the type of entry descriptor, are safe stored.

The change-of-domain CLIMB instruction indicates whether there are parameters and the number of arguments. The arguments may be either vectors or descriptors. (Refer to discussion of LDDn instruction in Section 8.) If the arguments are vectors, descriptors are prepared using the vectors and stored to form a parameter segment for the called domain.

The source of the list of vectors or descriptors is given as the contents of pointer register zero. (Descriptor register zero identifies the segment in which the list occurs and indicates whether vectors or descriptors are listed. Address register zero gives the offset in that segment of the list.) on change-of-domain return (OCLIMB), the contents of the calling-domain's domain registers and any other register contents that were safe stored are restored.

## Seqments

Another division of the working space is the segment. Each segment is a logical entity of variable length and may be as small as one byte or as large as 232 bytes. Consequently, a segment may reside on a portion of a page or span several pages. (Refer to Figure 3-2). Segments are described with two-word (72-bit) segment descriptors. When a virtual address is generated, the segment descriptor is located in the segment descriptor register. Segments in virtual memory are specified with a base value which is relative to the origin of the WS, and a bound which is relative to the base.

Page 0

Page 1

Page 2

Page 3


Figure 3-2. Layout Of Segments On Pages
To understand the relationship between pages and segments, it is necessary to understand the structure of a working space. The combination of a working space number and offset within the related working space is called a virtual address. Pages of 1 K size are ordered sequentially by virtual page number within a working space. Each page is represented by a page table word (PTW) that points to a real page, if that page is in memory.

A segment is a logical sequence of virtual addresses, starting from a base and of a size equal to the bound of that segment. The base and bound of a segment are contained in a system protected, two-word structure called a segment descriptor. A segment may be small, contained anywhere within a page, or it may span multiple pages, irrespective of page boundaries.

A segment is characterized by its elements and the form of access to these elements, which can be Execute, Read, or Write. Segments are classified either as descriptor segments or operand segments. The descriptor segments that contain valid descriptors as part of their contents may be used as linkage, parameter, argument, or safe store segments; whereas the operand segments may be instruction-only, data-only, instruction and data segments, or data stack segments as illustrated in the following diagram.


A segment of either class may also be loaded into one of the eight operand descriptor registers (DRn).

## Descriptors

A descriptor consists of a 72-bit word-pair and locates a segment in virtual memory. When the processor hardware obtains a descriptor from memory, the processor assumes that the descriptor begins on an even-word boundary and ignores the least significant bit of the virtual word address. If a descriptor is stored from a register, the processor hardware stores on an even-word boundary.

To allow a process to have access to a segment, a copy of the descriptor must be obtained to locate the segment in virtual memory. Also, the descriptor delimits, through a set of flags, what forms of access to the segment are available.

Twelve types of descriptors are available. Those segments containing instructions, data, or a combination of both are commonly called operand segments and have descriptors that are either type $0,2,4,6,12$, or 14 to indicate operand storage. The segments containing only descriptors (i.e., descriptor segments) have descriptors that are either type 1 or 3 to indicate descriptor storage. Operand memory references are always accomplished through operand segment descriptors, usually to nonhousekeeping pages, whereas descriptor references are made only through descriptor segment descriptors
to housekeeping pages. The remaining four descriptors are used only during the execution of the special transfer-of-domain (CLIMB) instruction. The list of descriptor types follows.

| Type | Descriptor | Contents |
| :--- | :--- | :--- |
| 0 | Standard | Instructions/data |
| 2 | Standard with WSN | Instr |
| 4 | Super | Data |
| 6 | Super with WSN | Data |
| 12 | Extended | Data |
| 14 | Extended with WSN | Data |
|  |  |  |
| 1 | Standard | Descriptors |
| 3 | Standard with WSN | Descriptors |
| 5 |  |  |
| 8 | Dynamic linking $\}$ |  |
| 9 | Entry | $\}$ |



Instructions such as LDSS and LDAS that load segment descriptors from operand segments to registers and instructions such as STSS and STPS that store segment descriptors in operand memory areas access segments of type $0,2,4,6$, 12 , or 14. In these instances, instruction operand memory addresses must specify operands in operand segments. An Illegal Procedure (IPR) fault occurs when operand or indirect word addresses are generated which specify segment descriptors of other than those types. This procedure has two exceptions:

1. Segment descriptor types 1 and 3 specify segments that include segment descriptors. The CLIMB, SDRn, LDPn, LDDn, and STDn instructions access segment descriptor segments to load or store segment descriptors. These segment descriptor segments must be located in housekeeping pages. An IPR fault occurs when either a segment descriptor is accessed with an instruction other than one of the five mentioned above, or when one of these instructions is used to access a segment descriptor in an operand segment that is not located in a housekeeping page.
2. Instructions such as LDDn can access both operand segments and segment descriptor segments because LDDn performs different operations with each access. These instructions indirectly access segment descriptors through operand segments. The safe store stack contains data other than segment descriptors. However, it is specified with type 1 or 3 segment descriptors. The safe store stack does not contain operand data and cannot be accessed except with Privileged Master Mode. Using this mode, the segment descriptor for the safe store stack can be obtained and converted to a type 0 or 2 segment descriptor. (Refer to the LDDn instruction description in Section 8.)

## STANDARD DESCRIPTOR

The format of the standard descriptor is:


Bound - A 20-bit field that is the maximum valid byte address within the segment; bits 0-17 are the word address and bits 18-19 are the 9-bit byte address. The bound is relative to the base. A zero bound indicates a l-byte segment if bit 27 is 1.

Flags - A 9-bit field that describes the access privileges as well as other control information associated with the descriptor:

| Bit | Flag Code | Meaning |
| :---: | :---: | :---: |
| 20 | R | Read |
|  |  | $\begin{array}{ll} 0 & \text { Read not allowed } \\ 1 & \text { Read allowed } \end{array}$ |
| 21 | W | Write |
|  |  | 0 Write not allowed <br> 1 Write allowed |
| 22 | S | Store by STDn |
|  |  | 0 Descriptor may not be stored in a type 1 or 3 segment by the STDn instruction. <br> 1 Descriptor may be stored in a type 1 or 3 segment by the STDn instruction. |
| 23 | C | Cache Use Control |
|  |  | Not used by DPS 8000 |
| 24 | X | NS/ES Mode (when in ISR; otherwise ignored) |
|  |  | 0 NS Mode |
|  |  | 1 ES Mode |
| 25 | E | Execute |
|  |  | 0 Execute not allowed <br> 1 Execute allowed |
| 26 | P | Privilege |
|  |  | 0 Privileged Master mode not required for execution <br> 1 Privileged Master mode required for execution |
| 27 | B | Bound valid |
|  |  | 0 Bound not valid; segment empty. <br> 1 Bound field maximum valid address. |
| 28 | A | Available segment |
|  |  | 0 Segment not available; references not allowed. <br> 1 Segment available; references allowed. |

Type - A 4-bit field that defines the descriptor type. The two types for standard descriptors are:

Type $=0$ The descriptor "frames" instruction/operand space.
Type $=1$ The descriptor "frames" an address space containing descriptors.

Base - A 36-bit virtual byte address that is relative to the working space defined in the WSR. Bits $0-33$ are a 34-bit word address and bits 34-35 represent a 9-bit byte within the word.

## STANDARD DESCRIPTOR WITH WORKING SPACB NUABER

The format of the standard descriptor with working space number (WSN) is:


This format is the same as that for the standard descriptor except that the flags field has been truncated to allow the descriptor to contain the actual working space number rather than point to a working space register. The three flag bits are the same as the corresponding flag bits of the standard descriptor. The state of the truncated flags is assumed as follows:

Flags - 1. Execute not allowed (NE)
2. Not privileged (NP)
3. Bound valid (B)
4. Segment available (A)

WSN - The actual working space number.
Type - A 4-bit field that defines the descriptor type. The two types for standard descriptors witn WSN are:

Type $=2$ The descriptor "frames" operand space.
Type $=3$ The descriptor "frames" an address space containing descriptors.

Super-descriptors may be used to define large segments. The definitions of the flags, WSR, WSN, and type fields of the super-descriptor are the same as those of the standard descriptor. The base and bound fields are automatically extended on the right to a length of 36 bits. The base is extended with zeros and the bound is extended with ones.

Therefore, a super descriptor with base, location, and bound of zero describes a segment that begins at location zero of a working space and extends $2 * * 26$ bytes ( 16 million words). A super descriptor with a base of 1 , and location of zero, and a bound of 3 describes a segment that starts at location $2 * * 26$ and extends $2 * * 28$ bytes ( 64 million words).

The format of the super descriptor is:


Base - A 10-bit virtual address (unit $2 * * 26$ bytes) within a working space. The 10-bit base is converted to a 36-bit base (unit 1 byte) by extending to the right by 26 zero bits.

Bound - A 10-bit virtual address (unit $2 * * 26$ bytes) that is the maximum valid address within the segment. Conversion to a 36-bit bound (unit 1 byte) is accomplished by extending the 10-bit field to the right by 26 one bits. The bound is relative to the base.

Flags - A field that describes the access privileges associated with the descriptor (identical to the flags field for the standard descriptor).

WSR - A 3-bit field that specifies which of the eight working space registers to use with this descriptor (identical to the WSR field for the standard descriptor).

Type - A 4-bit field that defines the type for the super descriptor. Type $=4$ The descriptor "frames" operand space.

Location- A 36-bit byte virtual address relative to the base; that is, an offset from the l0-bit base. The area framed by the super descriptor extends from (Base + Location) through (Base + Bound).

NOTE: If an attempt is made to use a super descriptor in the ES mode, an IPR fault occurs.

## SUPER DESCRIPTOR WITH WORKI NG SPACE NUNBER

The format of the super descriptor with working space number (WSN) is:


This format is the same as that for the super descriptor with the exception that the truncated flags field contains three bits that are defined identically as the corresponding three bits of the standard descriptor. The state of the truncated flags is assumed as follows:

Flags - 1. Execute not allowed (NE)
2. Not privileged (NP)
3. Bound valid (B)
4. Segment available (A)

WSN - The actual working space number
Type - A 4-bit field that defines the descriptor type as "super with WSN".
Type $=6$ The descriptor "frames" operand space.
NOTE: If an attempt is made to use a super descriptor with WSN in the ES mode, an IPR fault occurs.

## EXTENDED DESCRIPTOR

The format of the extended descriptor is:


Bound - A 20 -bit field that is the maximum valid byte address within the segment, modulo $2^{12}$ bytes ( $2^{10}$ words). In other words, the bound is in terms of 4096-byte pages. It is converted to a 36 -bit byte bound by extending to the right of the 20-bit field by 12 l-bits and adding four zero-bits in the high-order. The bound is relative to the base.

Flags - The same as in the standard descriptor
WSR - The same as in the standard descriptor
Type - The type for the descriptor
Type $=12_{10}$ for the extended descriptor
Base - The same as in the standard descriptor

## EXTEANLSD DESCRIPTOR WITH WORKING SPACE NUABER

The format of the standard descriptor with working space number (WSN) is:


This format is nearly the same as for the Extended Descriptor ( $T=1210$ ), except that the flag field is shorter and a working space number (WSN) is specified.
Flags - The three bits of the flag field are the same as the corresponding
standard descriptor flag bits. The state of the truncated flags is
assumed as follows:

1. Execute bit allowed
2. Not privileged (NP)
3. Bound valid (B)
4. Segment available ( $A$ )

WSN - The actual working space number
Type - The type of the descriptor $T=1410$ indicates an Extended descriptor with WSN

An entry descriptor is required to call a new domain. The entry descriptor describes the linkage segment that defines the new domain, a segment containing instructions to be initially executed in the domain, and an offset relative to the origin of that segment to which control is transferred. The entry descriptor is used with the CLIMB instruction and has the following format:


Entry Location - An 18-bit word address that is loaded into the instruction counter when the entry descriptor is used as an argument of the CLIMB instruction. The entry location is relative to the base of the new instruction segment.

F - Bit 18 is the "store" permission flag is interpreted the same as flag bit 22 of the other descriptor types.

ISEG No. - The number of the descriptor to be loaded into the instruction segment register (ISR). The ISEG number is expressed in units of descriptors and is an index relative to the new linkage segment base. The ISEG number is extended with three zeros to be expressed in bytes and is also used in loading the SEGID (IS) register as follows:

$$
\begin{aligned}
& \text { Bits } 0-1=11 \\
& \text { Bits } 2-11=\text { ISEG No. }
\end{aligned}
$$

WSR - The working space register containing the number of the working space to which the linkage base is relative.

Type - A 4-bit field that defines the entry descriptor type.
Type $=8$, 9, or 11 Each number has a special meaning for the CLIMB instruction (determining the registers to be saved in the safe store stack upon change of domain).

LBOUND - The bound of the linkage segment expressed in units of descriptors. To form a standard descriptor bound, bound $=$ 0000000||LBOUND||111.

Linkage base - The virtual starting address of the linkage segment relative to the working space defined by the working space register pointed to by the WSR field. When an entry descriptor is utilized, the associated linkage segment must be contained in the first $2 * * 26$ bytes of the working space. The last three bits of the linkage base are shown as zeros since the linkage segment must start on a double-word boundary; in actual practice, the hardware ignores the contents of these three bits.

## DYNANIC LNKING DESCRIPTOR

The dynamic linking descriptor has a double-word format with a type field of $T=5$ entered in bits $32-35$ of the even word. Bits $0-21,23-31$, and 36-71 are used to define how the linkage is to be resolved. Bit 22 indicates store permission. A dynamic linking fault occurs when the CLIMB instruction attempts to address through a dynamic linking descriptor. Any attempt by the STDn instruction to store a dynamic linking descriptor with the store permission bit (bit 22) of word 1 equal to zero in a type $T=1$ or 3 segment causes an SCL2 fault. The dynamic linking descriptor has the following format:


[^0]
## SHRI NKI NG

Shrinking provides descriptor access control. This is the only means available to the Slave mode for the creation of descriptors. In this process a new descriptor of decreased scope is formed in one of the descriptor registers from a descriptor already available. In essence a new subordinate segment identified by the shrunken descriptor is formed as shown in Figure 3-3.

Given
Segment


Figure 3-3. Shrunken Descriptor For Corresponding New Segment
Shrinking is used to prepare parameter descriptors for another domain, to facilitate access to portions of the domain, and to restrict access to specific shared portions of the domain. Shrinking operations may be performed on both standard and super descriptors, but the result is always a standard descriptor. A shrunken descriptor may be stored in a descriptor segment on a housekeeping page or in the descriptor stack addressable by the Argument Stack Register (ASR). Storing requires that the descriptor to be stored have store permission.

Shrinking is done using Load Descriptor Register n (LDDn) instruction, or a domain call, or the transfer version of the CLIMB instruction (ICLIMB or PCLIMB). In each instance, operands are used to define the shrinking operation in terms of a base address, size, and segment. The operands are called vectors and each is composed of two or four contiguous words. Each vector specifies one of the following functions to be performed by the instruction: copy descriptor, normal shrink, or data stack shrink. An operand of a LDDn instruction may be in the same segment as the LDDn instruction or in another segment. If the operand is in a descriptor segment, it is a descriptor, not a vector, and replacement occurs rather than shrinking.

A companion of the vector is an internal offset (a combination of a segment identifier (SEGID) and an address value) called a pointer. A pointer, in NS mode, is a 36 -bit operand with sufficient information to identify an operand within a domain. Since a pointer is relative to a domain, it can be used only to address operands within its domain. Pointers for one domain cannot be used in another domain; however, pointers can be exchanged and used by several instruction segments within a domain.

A pointer in ES mode is a 2-word construct containing the same information of segment identifier (SEGID) and address offset value.

## PROCBSSOR ACCESSIBLA REGISIERS


#### Abstract

A processor register is a hardware assembly that holds information for use in some specified manner. An accessible register is a register whose contents are available to the user. Some accessible registers are explicitly addressed by particular instructions, some are implicitly referenced during the execution of instructions, and some are used in both ways. The accessible registers are listed in Table 4-1. Refer to the Section 8, "Machine Instruction Descriptions" for a discussion of each instruction to determine the way in which the registers are used.


| Register Name | Mnemonic | $\begin{aligned} & \text { Length } \\ & \text { (bits) } \end{aligned}$ | Quantity |
| :---: | :---: | :---: | :---: |
| Accumulator Register | A | 36 | 1 |
| Quotient Register | $Q$ | 36 | 1 |
| Accumulator-Quotient Register (1) | AQ | 72 | 1 |
| Exponent Register | E | 8 | 1 |
| Exponent-Accumulator-Quotient Register (1) | EAQ | 80 | 1 |
| Low Operand Register | LOR | 72 | 1 |
| Index Registers | Xn | 18 | 8 |
| General Index Register | GXn | 36 | 8 |
| Indicator Register | IR | 18 | 1 |
| Timer Register | TR | 27 | 1 |
| Instruction Counter | IC | 18 | 1 |
| Adadress Registers | ARn | 24/36 | 8 |
| Linkage Segment Register | LSR | 72 | 1 |
| Instruction Segment Register | ISR | 72 | 1 |
| Segment Descriptor Registers | DRn | 72 | 8 |
| Segment Identity Registers | SEGID | 12 | 8 |
| Instruction Segment Identity Register | SEGID(IS) | 12 | 1 |
| Pointer Registers(2) | PRn | 108 | 8 |
| Option Register | OR | 2 | 1 |
| Calendar Clock (3) | CCL | 52 | 1 |
| Working Space Registers | WSRn | 9 | 8 |
| Safe Store Register | SSR | 72 | 1 |
| Stack Control Register | SCR | 2 | 1 |
| Argument Stack Register | ASR | 72 | 1 |
| Parameter Segment Register | PSR | 72 | 1 |
| High Water Mark Register | HWMR | 20 | 1 |
| Data Stack Descriptor Register | DSDR | 72 | 1 |
| Data Stack Address Register | DSAR | 17 | 1 |
| Page Directory Base Register | PDBR | 19 | 1 |
| CPU Mode Register | MR | 36 | 1 |
| Cache Mode Register, Lockup Fault Reg. | CMR/LFR | 34/2 | 1 |
| Configuration Register | CR | 18 | 1 |
| Address Trap Register | ATR | 72 | 1 |
| Virtual Address Trap Register | VATR | 72 | 1 |
| CPU Number Register | NR | 72 | 1 |
| Interrupt Mask Register (3) | IMR | 36 | 1 |
| CPU Fault Register | FR | 72 | 1 |
| Extended Fault Register | EFR | 72 | 1 |
| History Registers | HR | 144 | 64 |
| Reserve Memory Base Register | RMBR | 36 | 1 |
| SCU Fault Register (3) | SCUFR | 72 | 1 |
| Syndrome Register (3) | SYR | 72 | 1 |
| SCU Configuration Register (3) | SCUCR | 72 | 1 |
| SCU History Register (3) | SCHR | 144 | 64 |
| Memory Error Status Register (3) | MSR | 72 | 1 |
| Memory Identification Reqister(3) | MID | 72 | 1 |

(1) These registers are not separate physical assemblies but are combinations of their constituent registers.
(2) The pointer registers are not distinct physical registers but are a collective group of registers (DRn, ARn, SEGIDn).
(3) These registers exist in the system controller. However, because they may be read and/or written with processor instructions, they have been included in this table.

In the descriptions that follow, the diagrams given for register formats do not imply that a physical assembly possessing the pictured bit pattern actually exists. The diagram is a graphic representation of the form of the register data as it appears in memory when the register contents are stored or how data bits must be assembled for loading into the register.

If the diagrams contain the character "x" or " 0 ", the value of the bit in the position shown is irrelevant to the register. Bits pictured as "x" are not changed in the receiving cell when the register is stored. Bits pictured as "0" are set to 0 in the receiving cell when the register is stored. Neither " $x$ " bits nor " 0 " bits are loaded into the register. If fields contain the "/" character, the field is not used.

NOTE: Following descriptions of all of the programmable registers, the registers used only in Privileged Master Mode are described.

ACCUMULATOR REGISTER (A)
Format: 36 bits


Figure 4-1. Accumulator Register (A) Format
Description:
A 36-bit physical register

## Function:

In fixed-point instructions, holds operands and results.
In floating-point instructions, holds the most significant part of the mantissa and the result.

In shifting instructions, holds original data and shifted results.
In address preparation, may hold two logically independent offsets, A-upper and A-lower, or an extended range bit- or character-string length.

QUOTI ENT REGISTER (Q)
Format: 36 bits


Figure 4-2. Quotient Register (Q) Format

## Description:

A 36-bit physical register

## Function:

In fixed-point binary instructions, holds operands and results.
In floating-point instructions, holds the least significant part of the mantissa.

In shifting instructions, holds original data and shifted results.
In address preparation, may hold two logically independent offsets, Q-upper and Q-lower, or an extended range bit- or character-string length.

## ACCUMULATOR-QUOTI ENT REGISTER (AQ)

Format: 72 bits


Figure 4-3. Accumulator-Quotient Register (AQ) Format

## Description:

A combination of the accumulator ( $A$ ) and quotient (Q) registers

## Function:

In fixed-point binary instructions, holds double-precision operands and results.

In floating-point instructions, holds the mantissa and the result.
In shifting instructions, holds original data and shifted results.

EXPONENT REGISTER (E)
Format: 8 bits


Figure 4-4. Exponent Register (E) Format

## Description:

An 8-bit physical register

## Function:

In floating-point instructions, holds the exponent.

## EXPONENT-ACCUMULATOR-QUOTI ENT REGISTER (EAQ)

Format: 80 bits


Figure 4-5. Exponent-Accumulator-Quotient Register (EAQ) Format

## Description:

A combination of the exponent ( E ), accumulator (A), and quotient (Q) registers. Although the combined register has a total of 80 bits, only 72 are involved in transfers to and from main memory. The low-order 8 bits are discarded on store and zero-filled on load (that is, Q-register bits 28-35 are zero on load; bits 64-71 of the $A Q$ Register are ignored). See "Floating-Point Arithmetic Instructions" in Section 7.

## Function:

In floating-point instructions, holds operands and results.

## LOW OPERAND REGI STEER (LOR)

Format: 72 bits


Figure 4-6. Low Operand Register Format

## Description:

The lower operand register (LOR) functions in combination with the exponent (E), accumulator (A), and quotient (Q) registers in quadruple-precision floating-point operations.

## Function:

The 72-bit lower operand register is used for the lower mantissa of quadruple-precision (four words) with floating-point operations.

## INDEX REGISTERS (Xn)

Format: 18 bits each (NS Mode)


Figure 4-7. Index Register ( Xn ) Format

## Description:

Eight 18 -bit physical registers numbered 0 through 7. Index register data may occupy the position of either an upper or lower 18-bit half-word operand.

## Function:

In fixed-point binary instructions, hold half-word operands and results.
In address preparation, hold bit, character, or word offsets or hold extended range bit- or character-string lengths.

GEMERAL INDEX REGISTERS (GXn)
Format: 36 bits (ES Mode)


Figure 4-8. General Index Registers (GXn) Format

## Description:

Eight 36-bit physical registers numbered 0 through 7 used in ES mode only. General register data may occupy the entire 36 -bit operand.

## Function:

May be used as a data operand register with fixed-point operations; however, in the ES mode, GXn registers may be used as the single-precision operand register.

In address preparation, hold bit, character, or word offsets or hold extended range bit- or character-string lengths.

Format: 18 bits


Figure 4-9. Indicator Register (IR) Format

## Description:

An assemblage of 15 indicator flags from various units of the processor. The data occupies the position of a lower l8-bit half-word operand. When interpreted as data, a bit value of 1 corresponds to the ON state of the indicator; a bit value of 0 corresponds to the OFF state.

## Function:

The functions of the individual indicator bits follow.

## Key Indicator name Action

a Zero
b Negative
c
Carry

This indicator is set $O N$ whenever the output of the main binary adder consists entirely of zero bits for binary or shifting instructions or the output of the decimal adder consists entirely of zero digits for decimal instructions; otherwise, it is set OFF.

This indicator is set $O N$ whenever the output of bit 0 of the main binary adder has value 1 for binary or shifting instructions or the sign character of the result of a decimal instruction is the negative sign character; otherwise, it is set OFF.

This indicator is set $O N$ for any of the following conditions; otherwise, it is set OFF.
(1) If a bit propagates leftward out of bit 0 of the main binary adder for any binary or left-shifting instruction.
(2) If |valuel| <= |value2| for a decimal numeric

comparison instruction. $\quad$| (3) If charl <= char2 for a decimal alphanumeric |
| :--- |
| comparison instruction. |

Parity error

This indicator is set to ON or OFF only by the LDI, RET, and CLIMB instructions. When set $O N$, it inhibits the generation of the fault for those events that normally cause an overflow fault. When the overflow mask is $0 N$, no overflow fault is generated if either the overflow or the exponent overflow indicator is set to ON status. When the overflow mask is set OFF, an overflow fault is generated if either the overflow or the exponent overflow indicator is set to $O N$ status. If the overflow mask indicator is set OFF after an overflow event, an overflow fault does not occur even though the indicator for that event is still set $O N$. The state of the overflow mask indicator does not affect the setting, testing, or storing of any other indicator, nor does it affect the overflow fault caused by the truncation indicator.

This indicator is set OFF at initialization of any tallying operation. It is then set ON for any of the following conditions:
(1) If any Repeat instruction terminates because of tally runout.
(2) If a Repeat Link (RPL) instruction terminates because of a zero link address (NS mode only).
(3) If a tally exhaust is detected for an Indirect then Tally modifier. The instruction is executed whether or not tally runout occurs.
(4) If a string scanning instruction reaches the end of the string without finding a match condition.

This indicator is set by the hardware when a parity error occurs on an access to memory. It can be set with the LDI and STI instructions. The indicator is set OFF only by instructions that load the IR.

Multiword instruction interrupt

Action
This indicator is set ON or OFF only by the LDI, RET, and CLIMB instructions. When it is set $O N$, it inhibits the generation of the parity fault for all events that set the parity error indicator even when a MEMSYS fault condition is detected. If the parity mask indicator is set OFF after a parity error event, a parity fault does not occur even though the parity error indicator may still be set $O N$. The state of the parity mask indicator does not affect the loading, testing, or storing of any other indicator.

This indicator is set ON for an interrupt acceptance, a fault acceptance, a PMME instruction execution, and the execution of an OCLIMB instruction (when the master mode bit of the indicator register to be restored is ON). This indicator is reset to OFF following the execution of a TSS, RET (with operand bit 28=0), OCLIMB (when the master mode bit of the IR to be restored is OFF), or an ICLIMB instruction (when the second word bit 19=0).

This indicator is affected only by multiword instructions. It is set to ON during string instructions when the source string length is greater than the destination string length, and set to OFF when the reverse is true. For decimal arithmetic instructions, it is set to ON when there are no rounding specifications and the lowest digit, or more of the result is truncated, and set to OFF when the reverse is true. When the highest nonzero digit is lost, the Overflow Indicator is set ON.

This indicator is set OFF by the execution of the SPL instruction and by the end of execution of all multiword instructions, and is set $O N$ by the events described below. The indicator has meaning only when determining the proper restart sequence for an interrupted multiword instruction.

This indicator is set:
When any fault or interrupt occurs during the execution of a multiword instruction (except CLIMB);

## Action

The ON state of this indicator is used during the CLIMB (after a fault or interrupt) instruction, for example, to save the pointers and lengths data in order to resume the instruction.

Reserved for future use
This indicator is set ON or OFF only by the instructions that load the IR.

Reserved for future use
q
Hex mode

## NOTE: When set ON with bit 33 of the CPU mode register set ON, the floating-point instructions are executed in the hexadecimal exponent mode.

## TIMERR REGISTERR (TR)

Format: 27 bits


Figure 4-10. Timer Register (TR) Format

## Description:

A 27-bit settable, free-running clock. The value decrements at a rate of 512 kHz . Its range is 1.953125 microseconds to approximately 4.37 minutes.

## Function:

The TR may be loaded with any convenient value with the Load Timer Register (LDT) instruction. When the value next passes through zero, a timer runout fault is signalled. If the processor is in slave mode with interrupts not inhibited or is stopped at an uninhibited Delay Until Interrupt Signal (DIS) instruction, the fault occurs immediately. If the processor is in Master or Privileged Master mode or has interrupts inhibited, the fault is delayed until the processor returns to Slave mode or stops at an uninhibited DIS instruction.

## INSTRUCTION COUNTERR (IC)

Format: 18 bits


Figure 4-11. Instruction Counter (IC) Format

## Description:

An 18-bit physical register

## Function:

Holds the address of the current instruction being executed. The IC is incremented by 1 by the control unit for the sequential execution of single-word instructions or by the appropriate amount (2, 3, or 4) for multiword instructions. The content of the IC is changed by a transfer-of-control instruction or by a fault or interrupt.

A description of faults and interrupts is contained in Section 6.

## ADDRESS REGISTERS (ARn)

Format: 24 bits each (NS Mode)


Figure 4-12. Address Register (ARn) Format (NS Mode)

## Description:

Eight 24 -bit physical registers numbered 0 through 7 that are associated with the segment descriptor registers ( $D R \underline{n}$ ) and that allow address modification on a word, character, or bit basis

## Function:

The address registers provide address modification to the word, byte, and bit level:

Word - 18 bits ( $0-17$ ); a word offset within the segment described by the associated segment descriptor register

Char - 2 bits; designates one of the four 9-bit characters (bytes) of which the word is composed

Bit - 4 bits; designates one of the 9 bits within the character
Format: 36 bits each (ES Mode)


Figure 4-13. Address Register (ARn) Format (ES Mode)

## Description:

Eight 36-bit physical registers numbered 0 through 7 that are associated with the segment descriptor registers (DRn) and that allow addressing on a word, character, or bit basis

## Function:

In ES mode, each address register is extended to 36 bits. The ARn is as given in two's complement form, with bit 0 as sign bit. In the effective address generation, bit 0 is extended 4 bits to the left.

Word - 29 bits (1-29); a word offset within the segment described by the associated segment descriptor register

Char - 2 bits; designates one of the four 9-bit characters (bytes) of which the word is composed

Bit - 4 bits; designates one of the 9 bits within the character

## LINKAGE SEGYENT REGI STER (LSR)

Format: 72 bits


Figure 4-14. Linkage Segment Register (LSR) Format

## Description:

A 72-bit register that holds a type 1 standard descriptor that describes the linkage segment of the current domain of the currently executing process

## Function:

The linkage segment register is loaded only by executing a CWIMB instruction. The linkage segment register may be stored by transferring the contents of the LSR to an segment descriptor register ( $D R n$ ) and then storing DRn. When the bound field of the LSR is loaded, bits $0-6$ are forced to zero and bits 17-19 are forced to 111 . Thus, the size of the linkage segment is effectively limited to 1024 descriptors.

## INSTRUCTION SEGMENT RBGISTER (ISR)

Format: 72 bits

| 0 0 | $\begin{array}{ll} 12 \\ 90 \\ \hline \end{array}$ |  | $\begin{array}{r} 22 \\ 89 \\ \hline \end{array}$ |  | $\begin{aligned} & 33 \\ & 12 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bound | 20 | Flags | 9 | WSR 3 | Type |
| Base 36 |  |  |  |  |  |

Figure 4-15. Instruction Segment Register (ISR) Format

## Description:

A 72-bit register that holds a type 0 standard descriptor that describes the current instruction segment for the current domain of the currently executing process.

The instruction segment register may not be loaded or stored directly. The register is loaded during the execution of a CLIMB or transfer instruction with bit 29 ON. The ISR may be stored indirectly by moving its contents to an segment descriptor register ( $D R \underline{n}$ ) and then storing DRn. If bit 29 of an instruction word is zero or the AR bit in the MF field of a multiword instruction is zero, the instruction segment register is used in forming the virtual address of the operand. The base and bound values placed in the ISR are constrained; the 5 least-significant bits of the base field must be zero and the 5 least-significant bits of the bound field must be ones.

## SEGTIKNT DESCRIPTOR REGISTERS (DRD)

Format: 72 bits each

## Description:

Eight 72-bit registers that hold segment descriptors that describe address space contained within the current domain of the currently executing process. The format of the descriptors is in accordance with the content of the type fields; type fields $0,2,4,6,12$, and 14 are used for operand segments and type fields 1 and 3 are used for descriptor segments.

## Function:

Instructions are available for loading and storing the segment descriptor registers and for modifying their contents. A segment descriptor register is invoked for virtual operand address development when bit 29 of the instruction is 1 ; address bits 0,1 , and 2 specify which of the combined segment descriptor register ( $D R \underline{n}$ ) and address register $\underline{n}$ ( $A R \underline{n}$ ) is to be used. Each of these eight segment descriptor registers is associated with a corresponding address register. For example, an AR3 modification refers to the segment whose descriptor is the contents of DR3. For multiword instructions, the use of ARn and the associated DRn is specified by the AR bit in the MF field. Refer to "Multiword Modification Field" in Section 5.

## SEGYIENT IDENTI TY REGI STERS (SEGIDN)

Format: 12 bits each


Figure 4-16. Segment Identity Register (SEGIDn) Format

## Description:

Eight 12 -bit registers that have a one-to-one correspondence with the segment descriptor registers (DRn). The segment identity registers point to the source of the descriptor in the DRn.

## Function:

The SEGID registers are loaded concurrently with the related descriptor registers (DRn). The $S$ and $D$ field codes used in these registers indicate the origin of the descriptor ( $\mathrm{S}=$ segment, $\mathrm{D}=$ descriptor offset).

When $S=0$ :
The D field indicates the location of the segment descriptor loaded into the DRn.

For $D=1760$ through 1777 (octal), the selected register is copied into the DRn.
$D=1760 \quad$ Undefined
$D=1761$ The segment descriptor type field is changed. *
$D=1762 \quad$ Instruction Segment Register (ISR)
$D=1763 \quad$ Data Stack Descriptor Register (DSDR)
$D=1764 \quad$ Safe Store Register (SSR)
$D=1765 \quad$ Linkage Segment Register (LSR)
$D=1766 \quad$ Argument Stack Register (ASR)
$D=1767 \quad$ Parameter Segment Register (PSR)
$D=1770 \quad D R 0$, Descriptor Register 0$\}$
$D=1771 \quad$ DRI, Descriptor Register 1$\}$
$D=1772 \quad D R 2$, Descriptor Register 2$\}$
$D=1773 \quad$ DR3, Descriptor Register 3$\}$ Self-Identifying
$D=1774 \quad$ DR4, Descriptor Register 4$\}$
$D=1775 \quad$ DR5, Descriptor Register 5$\}$
$D=1776 \quad$ DR6, Descriptor Register 6$\}$
$D=1777 \quad$ DR7, Descriptor Register 7$\}$

* When $S=0$ with $D=1761$, 1763, and 1764, a Command fault occurs unless the CPU is in the Privileged Master mode.

When $S=0$ with $D=1761$ in the Privileged Master Mode and the type of the segment descriptor in the $\mathrm{DR} \underline{n}$ is $T=1$ or 3 , this segment descriptor type is changed to 0 or 2, respectively. SEGIDn is set to be self-identifying. No fault occurs and no operation is performed with the LDDn instruction, when the type in the $\operatorname{DRn}$ is not $T=1$ or 3 .

For $D=0000$ through 1757 (octal), the descriptor in DRn was loaded from the parameter segment and $D$ was the index to the desired descriptor.

## When $S=2$

The descriptor DRn was loaded from the argument stack using D as the index to the descriptor.

When $S=1$ or 3
The descriptor in DRn was loaded from the linkage segment using $D$ as the index to the descriptor.

## INSTRUCTION SEGMENT IDENTI TY REGISTER - SEGID(IS)

Format: 12 bits


Figure 4-17. Instruction Segment Identity Register - SEGID(IS) Format

## Description:

A 12-bit register that is associated with the instruction segment register (ISR) in the same manner that a SEGIDn register is associated with an segment descriptor register (DRn). This register points to the source of the descriptor in the ISR.

## Function:

The instruction segment identity register may not be loaded or stored directly; it is loaded with the identity of the source of the descriptor when a transfer or CLIMB instruction loads the Instruction Segment Register (ISR). The S and D field codes used in these registers indicate the origin of the descriptor. See SEGIDn description.

Format: A collective grouping of registers

## Description:

Eight "convenience" logical combinations of registers
Function:
The pointer registers are not physical registers but are convenient terms used to refer to segment descriptor register ( $D R n$ ), segment identity register (SEGIDn), and adaress register (ARn) utilized as a collective register.

## OPTION REGISTER (OR)

Format: 2 bits


Figure 4-18. Option Register (OR) Format

## Description:

A 2-bit register that controls the clearing of data stack space and bypassing the safe store portion of an inward CLIMB (ICLIMB) instruction. Bit 18 is the Data Stack Clear Flag (DSCF) and bit 19 is the Safe Store Bypass Flag (SSBF).

Function:
The option register is loaded with the Load Option Register (LDO) instruction and stored with the Store Option Register (STO) instruction.

Format: 52 bits


Figure 4-19. Calendar Clock Register (CCR) Format

## Description:

A 52-bit register that holds a calendar clock with a resolution of one micro second

## Function:

The CCR register provides a means for setting and reading the calendar clock. The CCR is set by using the SSCR 04 instruction and read by using the RSCR 04 instruction. (Refer to the individual descriptions of these instructions in Section 8).

## WORKING SPACE REGISTERS (WSRA)

Format: 9 bits each


Figure 4-20. Working Space Register (WSRn) Format

## Description:

Eight 9-bit registers located in the virtual unit, each of which holds a working space (WS) number that is used to form a virtual address

## Function:

A working space register is referred to by the WSR field of a descriptor. The LDWS and STWS instructions are used to load and store the working space registers, respectively. To execute these two instructions, the processor must be in Privileged Master mode. When the processor is initialized and cleared, working space register 0 is set to all zeros. The working space registers provide the means for sharing and isolating working spaces.

SAFE STORE REGISTER (SSR)
Format: 72 bits


Figure 4-21. Safe Store Register (SSR) Format

A 72-bit register located in the virtual unit that holds either a Type 1 or 3 standard descriptor that describes the safe store stack of the current process. Note that the format for a Type 3 descriptor differs in that the Flags field is truncated at bit 22 to allow the descriptor to contain the actual working space number (WSN) rather than point to a Working Space Register (WSR).

## Function:

The safe store register describes the safe store stack of the current process. The safe store register is loaded and stored with the Privileged Master mode instructions LDSS and STSS. A 2-bit hardware stack control register (SCR) is associated with the safe store register. The Stack Control Register (SCR) content determines the size of the safe store frame. (Refer to SCR below.)

## STACK CONTROL REGISTER (SCR)

Format: 2 bits (internal)

## Description:

An internal register that controls the size of the safe store frame

## Function:

The SCR is initialized by execution of the Privileged Master mode instruction LDSS. This register contains the code indicating the size of the last safe store frame as shown in the table below. (Refer to the discussion of the Safe Store Register (SSR).)

## SCR Safe Store Stack Size

$00-16$ words (Bit values are binary.)
01-24 words
11-64 words
$10-80$ words

Format: 72 bits


Figure 4-22. Argument Stack Register (ASR) Format

## Description:

A 72-bit register that holds a type 1 standard descriptor that describes (or frames) the argument stack of the current domain of the currently executing process

## Function:

Instructions are provided for loading (Privileged Master mode) and storing the argument stack register. The argument stack register is utilized by and may have its contents changed by the hardware during the execution of a Save Descriptor Register (SDRn) or CLIMB instruction. When the bound field of the ASR is loaded, bits $\overline{0}-6$ are forced to zero; if flag-bit $27=1$ (bound valid), bits 17-19 are forced to lll. Thus, the size of the argument stack is effectively limited to 1024 descriptors.

## PARAMETIER SEGMENT REGISTER (PSR)

Format: 72 bits


Figure 4-23. Parameter Segment Register (PSR) Format

## Description:

A 72-bit register that holds a type 1 standard descriptor that frames the parameter segment of the current domain of the currently executing process

## Function:

Instructions are provided for loading (Privileged Master mode) and storing the parameter segment register. The parameter stack register is utilized by and may have its contents changed by the hardware during the execution of the CLIMB instruction. When the bound field of the PSR is loaded, bits 0-6 are forced to zero; if flag-bit $27=1$ (bound valid), bits $17-19$ are forced to lll. Thus, the size of the parameter segment is effectively limited to 1024 descriptors.

## HI GH WATER MARK REGISTIER (HWNR)

Format: 20 bits


Figure 4-24. High Water Mark Register (HWMR) Format

## Description:

A 20 -bit register containing the maximum bound reached relative to the current ASR base.

## Function:

The bound defined by the address contained in the register prevents one program from gaining access to any portion of another program's descriptors that were stored on the argument stack. The HWMR allows the PAS instruction to be executed in the slave mode. Instructions which affect the HWMR are LDAS, SDRn, and CLIMB. (Refer to the individual descriptions of these instructions in Section 8.)

## DATA STACK DESCRIPIOR REGISTER (DSDR)

Format: 72 bits


Figure 4-25. Data Stack Descriptor Register (DSDR) Format

## Description

A 72 -bit register located in the virtual unit that holds a type 0 standard descriptor that frames the data stack area of memory for the current process

## Function:

Privileged Master mode instructions (LDDSD and STDSD) are available for loading and storing the data stack descriptor register. The contents of the data stack descriptor register are utilized by the hardware when the vector of the Load Descriptor Register (IDDn) or CLIMB instruction indicates that a working data stack descriptor is to be generated.

## DATA STACK ADDRESS REGISTER (DSAR)

Format: 17 bits


Figure 4-26. Data Stack Address Register (DSAR) Format

## Description:

A 17-bit special-purpose index register that points to the next available double-word location within the data stack area of memory framed by the data stack descriptor register (DSDR). Bit 17 is always zero.

## Function:

Privileged Master mode instructions (LDDSA and STDSA) are available for loading and storing the Data Stack Address Register. The contents of the DSAR may be altered during the execution of the Load Descriptor Register (LDDn) instruction, Load Data stack Address Register (LDDSA) instruction, or $\overline{C L I M B}$ instruction.

## PAGE DIRECTORY BASE REGISTIER (PDBR)

Format: 19 bits


Figure 4-27. Page Directory Base Register (PDBR) Format

## Description:

A 19-bit, modulo 512 word register that contains the base location of the working space page table directory.

## Function:

Privileged Master mode instructions (LPDBR, SPDBR) are available for loading and storing the page directory base register.

## CPU MODE REGISTER (MR)

Format: 36 bits


Figure 4-28. CPU Mode Register (MR) Format

An assemblage of flags and indicators from the CPU. The mode register is stored into the even word of a Y-pair by an SCPR instruction with tag $=6$. The mode register is loaded by an LCPR instruction with tag $=4$. These instructions may be executed in Privileged Master mode only.

On a SCPR tag 06, the second word contains the cache mode register and lockup fault register.

Function:
The CPU mode register controls the operation of those features of the processor capable of being enabled and disabled.

The functions of the constituent flags and indicators are as follows:

## Key Bits Function

DL 0-16 Bits 10-26 of address trap match entry descriptor location; bits $0-9,27=0$.
a 17 When set $O N$, enables a trap on addess match. A fault or machine stop occurs.

18-19 Not used
b 20* When set $O N$, indicates generation of incorrect data parity. Flag is reset by return of an SCU activity status.
c 21 When set $O N$, indicates generation of incorrect ZAC parity. Flag is reset by return of SCU actiity status.
d 22 Control SCU
0 = Lower memory port
$1=$ Port High memory port
e 23 Not used
£ 24-25 SEGID compare for LDPn
Bit 24 - Slave mode
Bit 25 - Master and Privileged Master mode
1 = enable compare
0 = disable compare
NOTE: Disabled by GCOS
g 26** Reset Backup fault flag
27-28 Not used
h 29 When set $O N$, enables history register transfer trace mode
i 30*** When set ON , ena' $\approx$ history register strobe
j 31 When set $O N$, resets bit 30 on fault
32 Not used
k 33 Set $O N$, enables hexadecimal exponent mode
$1 \quad 34$
m $\quad 35$
Set $O N$, enables CPU mode register

* If bit 20 is set:

1. On a store into cache, bad parity exists in the data.
2. On a store to the SCU, bad parity exists in the data.
3. On a block load into cache, bad parity exists in the data placed into cache, on the entry in cache directory, and on the data to the register defined in the instruction.
** The LCPR tag 04 instruction resets the Backup fault flag regardless of the value in $C(Y)$; this bit is set by hardware to indicate the occurrence of a backup fault. SCPR tag 06 stores the Backup fault flag as bit 26 of the CPU mode register.
*** If bit 31 is on, then bit 30 is reset OFF (locks history registers) for the following faults:

LUF, PAR, CMD, BND, IPR, Shutdown, SCL1, SCL2, SSSF, MPG, MSG, MWS, Dynamic Linking

Bit 30 is set to OFF for ONC fault regardless of the bit 31 setting.

## CACHE MODE REGISTER (COR), LOCKUP FAULT REGISTER (LUF)

Format: $34 / 2$ bits


Figure 4-29. Cache Mode Register (CMR), Lockup Fault Register Format (LUF)

A 34/2-bit register holding an assemblage of bits that provide information concerning cache mode and lockup faults.

## Function:

The CMR/LUF register is used to engage and disengage control of cache memory and to determine the existence of any lockup fault. This register is accessei only through Privileged Master mode. It is loaded by an LCPR instruction with tag $=02$ and stored by an $S C P R$ instruction tag $=6$.

The functions of the constituent bits are as follows:
Key Bits Function
0-17 Ignored
a 18

19
Zero

20
Zero
b 21 Cache enabled for instruction fetch; $1=$ enable
22 Zero
c 23** Cache to register; $1=0 N$
d 24-25 Level $0,1, O N ; 1=O N$
26-33 Zero
LUF 34-35 Lockup Fault register
NOTE: Word 0 of the double-precision store contains CPU mode register information. (Refer to CPU Mode Register for definition of these bits.)

Settings of the Lockup fault register are as follows:

## Bits 34-35 Milliseconds

| 00 | 8.0 |
| ---: | ---: |
| 01 | 16.0 |
| 10 | 32.0 |
| 11 | 64.0 |

These values are applicable in Slave mode. In Master or Privileged Master mode, the Lockup fault register is set to 128 milliseconds.

* Cache is cleared when enabled if the previous cache state was OFF. The CCAC instruction acts as a NOP.
** When the cache to register flag is ON , all double-precision instructions obtain operands from the normally selected double-word and column cache location determined by address bits Y25-26 and Y13-24, respectively. The address match in the cache directory is ignored (correct match is assumed). The cache level is selected by address bit Y12. All other instructions execute normally. If the use of the flag is to dump cache contents, the cache memory should be disabled to avoid being changed by the non-double-word instructions.

When cache is used for PATROL, only level 0 is used. The normal full/empty ( $F / E$ ) bits of cache blocks used by PATROL are set to empty. PATROL operation always assumes hits in cache, inaependent of the state of the $F / E$ bit and the address match. Cache flushes (e.g., due to write/notify buffer overflow) do not affect PATROL operation.

## CONFIGURATION REGISTER (PORT ASSIGNIENT) (CR)

Format: 18 bits


Figure 4-30. Configuration Register (Port Assignment ) (CR)
Description:
in 18 -bit register providing configuration information.

## Function:

The CR register is used to determine the port assignment and to determine the address split. This register can be used in the Privileged Master mode only. It is stored by the SCPR instruction with tag $=11$ and loaded by the LCPR instruction with tag $=11$.

The functions of the constituent fields are as follows:

## Key Bits Function

a $0 \quad$ Bit zero is not loaded by software
$0=$ Port A accesses lower memory
1 = Port B accesses lower memory
b 1 Port A Enabled
c 2 Port B Enabled
d 3 Port A Initialize from SCU ON
e 4 Port B Initialize from SCU ON
f 5-8 Address Split

$$
0000=256 \mathrm{MW}
$$

$$
1000=128 \mathrm{MW}
$$

$$
1100=64 \mathrm{MW}
$$

$$
1110=32 \mathrm{MW}
$$

$$
\text { IIll }=16 \mathrm{MW}
$$

NOTES: 1. Bits 0-4 are initialized by the Service Processor (SP)) in accordance with the designation of the lower memory port.
2. If only one port is enabled, the address split is not used. All memory accesses are directed to the lower memory port. The lower memory port must always be enabled.

Format: 72 bits

| $\begin{array}{ll} 0 & 0 \\ 0 & 4 \end{array}$ |  | $\begin{array}{llll} 3 & 3 & 3 & 3 \\ 2 & 3 & 4 & 5 \\ \hline \end{array}$ |
| :---: | :---: | :---: |
| 11111 <br> $1 / 1 / 11$ <br> $1 / 1 / 11$ | Real Trap Address | $a \mathrm{~b}$ c c |
| 5 |  | 28111 |
| 3 6 |  | 7 |
| Zeros |  |  |

Figure 4-31. Address Trap Register (ATR) Format

## Description:

A 72 -bit register containing an address trap address and information relating to it.

Function:
The ATR register is used to establish the absolute word address of a trap and to indicate the conditions and status of the trap. This register can be used in Privileged Master mode only. In order for the address trap to be enabled, bit 17 in the CPU mode register must be set ON. The ATR is stored using the SCPR instruction with tag $=12$ and loaded with the LCPR instruction with tag $=12$.

The contents of the register fields are as follows:
Key Bits Function
0-4 Ignored
5-32 Real word address

Key Bits Function
a $33 \quad 0=$ trap on instruction fetch or operand fetch $1=$ trap on instruction fetch
b $34 \quad 0=$ trap on load or store
$1=$ trap on operand store or indirect store
c 35 If $O N$, trap enabled on a real address
36-71 Zeros

## VIRTUAL ADDRESS TRAP REGISTER (VATR)

## Format: 72 bits



Figure 4-32. Virtual Address Trap Register (VATR) Format

## Description:

A 72 -bit register containing a virtual address trap address and information relating to it.

## Function:

This 72-bit register is used to establish the working space number and virtual address of a virtual address trap. This register can be used in Privileged Master mode only. In order for the address trap to be enabled, bit 17 in the CPU mode register must be set $O N$. It is stored with the SCPR instruction with tag $=14$ and loaded with the LCPR instruction with tag $=$ 14.

The functions of the constituent fields are as follows:

## Bits Function

0-8 Working Space Number
9-34 Bits 15-40 of the virtual address
33,34 Bits 33 and 34 of ATR apply to VATR operation. Therefore, the trap conditions are common for ATR and VATR operation.

35 When set $O N$, enables a trap on a virtual address

CPU NUIBER REGISTER (NR)
Format: 72 bits


Figure 4-33. CPU Number Register (NR) Format

## Description:

A 72-bit register that holds the CPU number

## Function:

The NR register is used to establish the CPU number. The NR register can only be used in Privileged Master mode. It is stored by the SCPR
instruction with tag $=13$ and loaded by the LCPR instruction with tag $=13$.
Only three bits of the two-word register are used as shown below:
Bits Function
0-32 Zeros
33-35 CPU Number
36-71 Zeros

Format: 36 bits


Figure 4-34. Interrupt Mask Register (IMR) Format

## Description:

A 36-bit register that contains a mask for interrupts.

## Function:

The IMR is used to enable or disable the interrupt levels from the CPU. The CPU can set the IMR with the Load Interrupt Mask Register (LIMR) instruction and can read the IMR with the Read Interrupt Mask Register (RIMR) instruction. Both of these instructions execute in Privileged Master Mode only. (Refer to discriptions of LIMR and RIMR in Section 8.)

An IMR per port exists in the SCU to inform the CPU of a particular event. (Refer to Interrupt Procedures in Section 6.)

The contents of the constituent bits of the IMR are as follows:
Key Bits Function
0-7 Interrupt levels (functions listed are a software convention)
a $\quad 0$ not used by GCOS
b $\quad I$ when $O N=$ fault channel interrupt
c 2 not used by GCOS
d $\quad 3$ when $O N=$ terminate interrupt
e 4 not used by GCOS
£ $\quad 5$ when $O N=$ marker interrupt
$g \quad 6$ not used by GCOS
h $\quad 7$ when $O N=$ special interrupt

All Mask, conditionally (see "k" below) When ON enables interrupt present signals (XIP) to all ports

Port connect mask. When ON enables connect faults
Functions as indicated below:
Bit 10 contents Bit 8 contents All Mask contents

| $x$ | 1 | 1 |
| :---: | :---: | :---: |
| 0 | 0 | Unchanged |
| 1 | 0 | 0 |

## CPU FAULT REGI STEER (FR)

Format: 72 bits


Figure 4-35. Fault Register (FR) Format

## Description:

A combination of flags and registers located in the system control unit (SCU). The fault register contains the conditions in the processor for several of the hardware faults.

## Function:

The FR register is stored and cleared by an SCPR instruction with the TAG = 1. The data is stored into the word pair at location $Y$ and that bits 36-71 $(Y+1)$ are cleared. The fault register cannot be loaded. Data accumulates in the fault register during a fault until the register is stored and cleared. The data is not overwritten during subsequent fault events.

An explanation of the constituent bits and their functions follows:
a $0 \quad$ When $O N$, a firmware-detected opcode, repeat, or modify Illegal Procedure fault (IPR) in MVE
b 1 When $O N$, an IPR in MVE
C 2 When $O N$, an illegal EIS descriptor: REG code for $A R$ displacement, DU/DL, Repeat, Modify, Register length code, IPR
d 3 When $O N$, an A-cycle or V-cycle, IPR
e 4 When $O N$, an illegal descriptor, IPR
f 5 When $O N$, indicates parity error in $C A$ or $C B$ chips
96 When ON, illegal EIS data, IPR
h 7 When ON, parity error on even word from the SCU port
i 8 When ON, parity error on odd word from the SCU port
j 9 When ON, cache directory multiple match
$k \quad 10$ When ON, that the processor has attempted a retry to the SCU; an error on the retry causes a CPU Command fault

111 When ON, indicates parity error in CN or CP chips

Not used
n 14 When ON, indicates parity error in EA chips
$0 \quad 15$ When $O N$, indicates parity error in CQ chips
IAA 16-19 Illegal action code from SCU on Port A. (See Table 4-2.)
IAB 20-23 Illegal action code from SCU on Port B. (See Table 4-2.)
p 24 When ON, a write-notify receiving buffer overflow (causes cache to automatically be cleared).

25-30 Not used
q 31 When $0 N$, parity error on write-notify at receiving port (causes cache to automatically be cleared).
r 32 When $O N$, a cache directory parity error
33 When ON, a cache storage parity error
$t \quad 34$ When $O N$, illegal action on store
u 35 When $O N$, that parity error occurred on other than the target pair of words. (Cache is always loaded 8 words at a time, but only two of these words represent the target pair.)

NOTES:

1. Bits 01-04 added for additional fault resolution
2. Bits $05,11,12,14,15$ added to locate parity error checker

## System Controller Illegal Action Codes:

The errors reported by the System Control Unit (SCU) cause illegal action codes resulting in CPU faults. The activities causing these faults, the faults, and the results are displayed in Tables 4-2 and 4-3.

Table 4-2. System Controller Illegal Action Codes

| $\begin{aligned} & \text { Code } \\ & \text { (Binary) } \end{aligned}$ | Activity | $\begin{gathered} \text { CPU } \\ \text { Fault Type } \end{gathered}$ | Result |
| :---: | :---: | :---: | :---: |
| Oxxx | Good memory activity | None |  |
| Ixxx | Memory error detected | Parity |  |
| x000 | Good SCU activity | None |  |
| x001 | Uncorrected read/alter/ rewrite (RAR) error | Parity | Uncorrected data rewritten to memory |
| x 010 | Bound check error | Bound |  |
| x011 | Parity error on write | Parity | Write aborted; if multiple writes, all aborted |
| 0100 | CONNECT to disabled or halted port | Command |  |
| $\times 101$ | Uncorrected read error | Parity | Incorrect data transmitted |
| x 110 | Internal SCU address/zone | Parity |  |
| x 111 | SCU multi-error detection | Parity |  |

## Table 4-3. Source Of Fault Register Errors

| Source Of |  |  |
| :--- | ---: | :--- |
| Error |  |  |
| CPU | SCU | GCOS |
| $\underline{H} / \mathrm{W}$ | $\underline{H} / \mathrm{W}$ | $\underline{S} / \mathrm{W}$ |

## Fault Reqister

| 0 ( 0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 l |  |  |  |  |
| 2 x |  |  |  |  |
| 3 ( 3 |  |  |  |  |
| 4 |  |  |  | X |
| 5 |  | X |  |  |
| 6 |  |  |  | X |
| 7 |  | x | X |  |
| 8 |  | X | X |  |
| 9 |  | X |  |  |
| 10 |  | X | X |  |
| 11 |  | X |  |  |
| 12 |  | $\mathbf{x}$ |  |  |
| 13 |  | X |  |  |
| 14 |  | X |  |  |
| 15 |  | x |  |  |
| 16-19 |  | X | X |  |
| 20-23 |  | X | X |  |
| 24 |  | X |  |  |
| 25-30 | (unused) | - | - | - |
| 31 |  | X | X |  |
| 32 |  | X |  |  |
| 33 |  | X |  |  |
| 34 |  | X | x |  |
| 35 |  | X | X |  |

## Extended Fault Reqister

| 0 | (unused ) | - | - |
| :--- | :--- | :--- | :--- |
| 1 | (unused) | - | - |
| 2 |  | $\mathbf{x}$ | - |
| 3 | (unused) | $\mathbf{x}$ |  |
| 4 |  | - | - |
| 5 |  | $\mathbf{x}$ | - |
| 6 |  | $\mathbf{x}$ |  |

## EXTERDED FAULT REGISTER (EFRR)

## Format: 72 bits



Figure 4-36. Extended Fault Register (EFR) Format

## Description:

The 72-bit EFR register containing PATROL information obtained from the DI status register (RDS).

## Function:

The EFR is used to determine diagnostic and error conditions not contained in the FR. The EFR can only be used in the Privileged Master mode. It is stored by the SCPR instruction with tag $=3$. The EFR register cannot be loaded.

The functions of the constituent bits are as follows:

## Key Bits Function Indicated

0 Always zero
a 1 When ON, PATROL cycle completed.
b 2 When ON, PATROL detected error.
c 3 When $O N$, a CPU firmware single error corrected
d 4 When $O N$, connect from diagnostic unit
e 5 When $O N$, a parity error in page table word associative memory (PTWAM) directory
$f 6$ When $O N$, a parity error in page table word storage
07-71 Always zero

Format: 144 bits


Figure 4-37. History Register (HR) Format

## Description:

The history registers record information about the 64 micro steps preceding the current step. Each history register entry is four words long; the depth of the history registers is 64 entries. The history registers are implemented as two independent groups. Each group has its own address pointer. Word 0 is in the first group; words 1 and 2 are in the second group. The first group of history registers receives an entry on every regular clock (micro instruction cycle). The second group receives an entry on every $C$ cycle. If the history register mode is set to transfer trace (by Test Mode Register bit 13), the second group is entered only on transfer-go cycles.

## Function:

A history register is loaded by the LCPR instruction with tag $=03$ or 07 and is stored by the SCPR instruction with tag $=20$. (Refer to ICPR and SCPR instruction descriptions in Section 8.) Entries are made according to controls set in the mode register.

The meaning of the constituent flags and registers are as follows:

## Key Bits Flag Name Function

Word 0 :

| a | 00 | DIDL | Execution cycle in the idle cycle |
| :---: | :---: | :---: | :---: |
|  | 01-14 | ECS | Execution control store address (address of next micro instruction) |
| b | 15 | CEND | Last micro instruction of the instruction |
| C | 16 | DPOA | Current "A" cycle for the operand |
| d | 17 | FPIA | Current " A " cycle for the instruction |
|  | 18-28 | RBIR | Opcode and inhibit bit of the instruction |
|  | 29 | AR | Address register bit |
|  | 30-35 | RSIR | Tag field of the instruction |
| Word 1 |  |  |  |
|  | 36-58 | Zeros |  |
| e | 59 | FSTRC | Store cycle |
| f | 60 | FDBLC | Double-word memory access |
| g | 61 | FDIRC | Direct operand |
| h | 62 | INSFCH | Instruction fetch |
| i | 63 | FICl7C | Bit 17 of the instruction counter (IC) |
| j | 64 | DPOAC | Operand first read or write cycle |
| k | 65 | DPGF | Paging cycle |
| 1 | 66 | PTW | PTW rewrite cycle |
| m | 67 | DPPG | Prepage cycle |
| n | 68 | Retry retryab | sable bit. (Instruction being executed is not direct if set.) |

Key Bits Flaq Name Function
069 PTBUSY Port busy
p 70 FBLKLD Block load request to cache
q 71 FBYRD Cache bypass read
Word 2

72-79
Zeros
80-107 Real memory address
Word 3
108-144
Zeros

## RESERVE MEMYORY BASE REGISTER (RMBR)

Format: 36 bits


Figure 4-38. Reserve Memory Base Register (RMBR) Format

## Description:

A 36-bit register designating the active processors and the reserve memory base. The bit setting, of the individual bits in bits 0-7, indicates an active processor when set $=1$.

Function:
The RMBR is loaded by the Privileged Master mode instruction Load Reserve Memory Base (LRMB) and stored by SCPR tag 10.

The meaning of the constituent bits are as follows when set $=1$.
Key Bits Function
a $0 \quad$ When $O N$ - processor \#O active
b 1 When $O N$ - processor \#l active
c 2 When ON - processor \#2 active

| Key | Bits |  |
| :--- | :--- | :--- |
| d Function |  |  |
| e | 3 |  |
| When ON - processor \#3 active |  |  |
| f | 5 | When ON - processor \#4 active |
| g | 6 | When ON - processor \#5 active |
| h | 7 | When ON - processor \#6 active |
|  | $8-35$ | When ON - processor \#7 active <br> real memory reserved exclusively for the CPU firmware |

## SCU FAULT REGISTER (SCUFR)

Format: 72 bits


Figure 4-39. System Control Unit Fault Register (SCUFR) Format

## Description:

The first 18 bits of the 72-bit SCU fault register contain an accumulation of flags indicating errors occurring in the SCU.

## Function:

The SCU fault register is read and reset by the Read System Controller Register (RSCR) instruction. The SCU selection is based upon the control SCU mode bit (22) in the CPU mode register.

The contents of the constituent bits are as follows:
Key Bit Error Indicated
a 0 Write data parity error
b 1 Read data parity error on $C$ board

The contents of the constituent bits are as follows:
Key Bit Error Indicated
a 0 Write data parity error
b $\quad 1 \quad$ Read data parity error on $C$ board
c 2 Bound check error
d 3 Non-correctable EDAC error
e 4 Port hold request
$f 5$ Backpanel address/zone bus parity error
$g 6$ Port zone address/zone bus parity error
h 7 Memory error
i 8 Memory lock timeout
j 9 Connect queue overflow
k 10 Interrupt queue overflow
111 Connect to a disabled port
m $\quad 12$ Connect to a halted port
n 13 Correctable EDAC error

- 14 Read/clear parity error
p 15 SCU/port bus parity error
q 16 Interrupt/connect queue data parity error (This shows up as a parity error in the IA field of the CPU fault register. The data read in is not reliable.)

17-71 Unused

Format: 72 bits


Figure 4-40. Syndrome Register (SYR) Format

## Description:

An 8-bit syndrome code with a corresponding real memory address, a read alter rewrite (RAR) bit, and a counter that counts the number of EDAC errors.

## Function:

The first word of the syndrome register is locked when a non-correctable EDAC error occurs. The counter in the second word operates continuously. In the unlocked state, an entry is made in the first word when a memory read operation produces a non-zero EDAC syndrome and the counter is incremented. The counter is incremented for each additional error and wraps around when it reaches the maximum count that it can hold. The syndrome register is read by the RSCR instruction with bits $22-24=6$. SCU selection is based on the control SCU bit in the CPU mode register. When the syndrome register is read, it is unlocked and the counter is reset to zero.

The contents of the constituent bits are as follows:

## Bit Function

0-7 A code that specifies either the position of the bit in error, or whether it is a single bit error, or if not single, the number of bits in error.

8-34 Bits 0-26 of the real memory address (double word) of detected syndrome

Bit Function
35 Memory operation type
$0=$ read
$1=R A R$
36-62 Zero
63-71 Counter

## SCU CONFIGURATION REGISTER (SCUCR)

Format: 72 bits


Figure 4-41. SCU Configuration Register (SCUCR) Format

## Description:

A 72-bit SCU register that controls configuration and operation

## Function:

The SCUCR is read and set in the Privileged Master mode by instructions RSCR and SSCR. (Refer to individual descriptions of these instructions in Section 8.)

The functions of the constituent bits are as follows.

Interlace configuration
$000=1$
$001=2$
$010=4$
$011=8$
$100=16$
$101=1$
$110=1$
Non-interlace configuration
$111=16$
b
3-4

C $\quad 5$
d
e 9-16
f $\quad 17-20$
g 21
22
h 23
i $\quad 24$
9

History Register Control: Recording Mode
$00=0 F F$, inhibit entry
$01=\mathrm{ON}$, record all selected activities continuously
$10=0 N$, record all selected activities, stop on fault and reset bits to 00
$11=0 N$, record start of selected activities, stop on fault and reset bits to 00

History Register Control: Port Select
$0=$ Record only for designated port
$1=$ Record for all ports
History register Control: Designated Port
Upper bound modulo 1 megawords (corresponds to minimum memory size)

Lower bound modulo 16 megawords (corresponds to port address split)

Used for hardware test
Not used
Used for hardware test
ID definer
$1=$ logical ID select
0 - Physical ID select

```
j 25-27 Requesting port number (read only)
k 28-35 Port enable indicator for ports 0-7
    l = enable
    0 = disable
36-71 Unused
```


## SCU HISTORY REGISTER (SCUHR)

Key Bits Function

Format: 144 bits


Figure 4-42. SCU History Register (SCUHR) Format

## Description:

The four-word SCU history register records activity status, activity flags, and command flags. A circular storage is maintained for 1024 activity cycles. If no activity occurs during a clock period, no entry is witten by the SCU.

## Function:

This register is read using the Privileged Master mode instruction Read System Control Register (RSCR) . A single two-word pointer is maintained. This pointer is incremented twice on each four-word SCU entry and once on each two-word read. If the history register is locked, it is necessary to reset the configuration register to the correct recording mode in order to turn the history register on.

The contents of the constituent fields of the register are as follows:
Key Bits Function
Word Pair 0

| a | 0 | Start of activity |
| :--- | :--- | :--- |
| b | $1-3$ | Port |
| c | $4-9$ | Command |
| DI | $10-19$ | Data-in activity shift register summation |
| DO | $20-29$ | Data-out activity shift register summation |
| d | $30-32$ | Port priority |
| e | $33-35$ | Activity number |
|  | $36-71$ | Write data, lower (previous cycle) |

Word Pair 1

|  | $0-27$ | Real memory address |
| :--- | :--- | :--- |
| f | $28-31$ | Zone |
| g | $32-35$ | Memory select |
|  | $36-71$ | Write data, upper |

## MEMORY ERROR STATUS REGISTER (MSR)

Format: 72 bits

| 0 |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |



Figure 4-43. Memory Error Status Register Format

## Description:

Eight bits in a 72 -bit register hold the error status of each memory board. The error conditions occurring on each active board memory cycle are entered in the error status register. Indication of the error is given on the error output line.

Function:
An error output is issued when any error occurs on the current cycle or when the error-register refresh-fault bit was set on an earlier cycle. The memory-error-status register is read and set by the Privileged Master Mode instructions, RMR and SMR, respectively. The memory error status register is reset when a read or write status command cycle occurs, or when memory is initialized.

The contents of the eight status bits is as follows:

## Key Bits Function

a 40 Al5-A22 address parity error
b 41 A7-A14 address parity error
C 42 A0-A6 address parity error
d 43 CMO-CM3 command parity error
e 44 Refresh fault
£ $45 \quad$ Timing generator parity error
g 46 Unit selected during a busy error
h 47 Illegal command or write in logical mode (WMID) error or select parity error

48-71 All other bits are zero.

## MIEMORY IDENTI FICATION REGISTER (KID)

Format: 72 bits


Figure 4-44. Memory Identification Register (MID)

## Description:

A 72-bit memory identification (MID) register is located on each memory board to indicate whether or not the board is present, to reflect status, and define physical characteristics of the board.

## Function:

The MID register is read and set by the Privileged Master mode instructions RMID and SMID, respectively.

The contents of the constituent fields are as follows:

## Key Bits Function

## a 0 <br> Memory board present

$0=$ not present $1=$ present
b 1 Memory clear status
0 = complete
1 = clear is active
c 2-3 Number of memory units per board.
$00=1$
$01=4$
$10=2$
$11=8$
d 4-5 Size of memory unit
$00=1 M$
$01=4 M$
$10=2 \mathrm{M}$ $11=8 M$
e 6 ID select
$0=$ physical ID select
1 = logical ID select
These bits reflect the memory select ID definer of the configuration register.
f 7 Memory unit 0 enable
0 = enable
$l=$ mask
g 8-11 Memory unit 0 logical ID code
h 12-15 Physical ID. This value is equal to the slot number.
16-35 Unused
36-47 Unused

| Key | Bits | Function |
| :--- | :--- | :--- |
| $i$ | 48 | Memory unit I enable |
| $j$ | 49 | Memory unit 2 enable |
| $k$ | 50 | Memory unit 3 enable |
| l | $51-54$ | Memory unit 1 logical ID code |
| $m$ | $64-67$ | Memory unit 2 logical ID code |
| $n$ | $68-71$ | Memory unit 3 logical ID code |
| Bits 7-11, 48-54, 64-71 are set by the SMID instruction. The enable bits |  |  |
| apply only for a logical ID select. |  |  |

## SECTION 5

## ADDRESS MODI FICATION AND DEVELOPNGENT

## ADDRESS MODI FICATION FEATURES

Address modification features permit the user to alter an address contained in an instruction (or in an indirect word referenced by an instruction). The address modification procedure is generally directed by the tag field of the instruction or indirect word. Address generation differs between the Non-extended (NS) and Extended (ES) modes depending upon the setting of ISR bit 24. ( $0=N S ; 1=E S$ ).

## ADDRESS GENERATION IN THE NS MODE

## Basic Modification

Address modification is performed in four basic ways: Register (R), Register Then Indirect (RI), Indirect Then Register (IR), Indirect Then Tally (IT). A fifth way, address register modification, is discussed later in this section under "Address Modification With Address Registers". Each of these basic types has variations in which selectable registers can be substituted for $R$ in $R, R I$, and IR and in which various tallying or other substitutions can be made for $T$ in IT. I indicates indirect address modification and is represented by the asterisk placed in the variable field of the program statement as *R or $R^{*}$ when IR or RI is specified. To indicate IT modification, only the substitution for $T$ appears in the variable field; the asterisk is not used.

## Indirect Addressing

Generally, in indirect addressing, the content of bits 0-17 in the word addressed by the instruction address ( $y$ ) is treated as another address, rather than as the operand of the instruction. Indirect address modification is performed by the hardware whenever called for by a program instruction. When I modification is called for by a program instruction, an indirect word is always obtained from memory. This indirect word may call for I modification again, or it may specify the effective address ( $Y$ ) to be used for the original instruction. Indirect addressing for RI, IR, and IT modification is indicated by a binary 1 in either position of the tag modifier field (bit positions 30 and 31) of an instruction or indirect word.

NOTE: A "l" in bit position 30 or 31 of an indirect word does not necessarily mean further indirection.

## Taq Field

An address modification procedure generally takes place as directed by the tag field of an instruction and the tag field of an indirect word. Repeat mode instructions and character store instructions do not provide for address modification.

The tag field consists of two parts, tag modifier ( tm ) and tag designator ( td ), as follows:

Bit $=$

where:
tm specifies one of four possible modification types: Register (R), Register Then Indirect (RI), Indirect Then Register (IR), and Indirect Then Tally (IT).
td specifies the activity for each modification type:

1. When $t m=R, R I$, or $I R$, $t d$ is called the register designator and generally specifies the register to be used in indexing.
2. When tm $=I T$, td is called the tally designator and specifies the tallying in detail.

The following table shows the valid assembler mnemonics for address modification and their relationship to the classes R, RI, IR, and IT.

| td | $\begin{gathered} t \mathrm{~m}=00 \\ \mathrm{R} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{tm}=01 \\ \mathrm{RI} \end{gathered}$ | $\begin{gathered} \mathrm{tm}=11 \\ I R \end{gathered}$ | $\begin{gathered} \mathrm{tm}=10 \\ \mathrm{IT} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 00 | Blank | * |  |  |
| 00 | $N$ | N* | *N | F |
| 01 | AU | AU* | * ${ }^{\text {d }}$ | - |
| 02 | QU | QU* | *QU | - |
| 03 | DU | -- | *DU | -- |
| 04 | IC | IC* | *IC | SD |
| 05 | AL | AL* | * ${ }^{\text {L }}$ | SCR |
| 06 | QL | QL* | * QL | - |
| 07 | DL | - | *DL | - |
| 10 | 0 | 0* | *0 | CI |
| 11 | 1 | 1* | *1 | I |
| 12 | 2 | 2* | *2 | SC |
| 13 | 3 | 3* | *3 | AD |
| 14 | 4 | 4* | * 4 | DI |
| 15 | 5 | 5* | *5 | DIC |
| 16 | 6 | 6* | *6 | ID |
| 17 | 7 | 7* | *7 | IDC |

## Types Of Address Modification

The four basic modification types, their mnemonic substitutions as used in the variable field of the program statement, and their binary forms are as follows:

| Modification Type | Variable <br> Field | Binary <br> Forms |  | Example |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{r} 3 \\ 0 \\ \hline \end{array}$ | $\begin{array}{rl} 3 & 3 \\ 2 & 5 \\ \hline \end{array}$ |  |
|  |  | tm | td |  |
| R | BETA, (R) | $\begin{aligned} & 3 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{array}{ll} 3 & 3 \\ 2 & 5 \end{array}$ | BETA, 5 |
|  |  | 00 | $1 \begin{array}{llll}1 & 1 & 1\end{array}$ |  |
|  |  | $\begin{aligned} & 3 \\ & 0 \end{aligned}$ | $\begin{array}{ll} 3 & 3 \\ 2 & 5 \\ \hline \end{array}$ |  |
| RI | BETA, (R)* | 01 | $1 \begin{array}{llll}1 & 0 & 1 & 0\end{array}$ | BETA , 2* |
|  |  | $\begin{aligned} & 3 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{array}{rl} 3 & 3 \\ 2 & 5 \\ \hline \end{array}$ |  |
| IR | BETA, * (R) | 12 | $1 \begin{array}{llll}1 & 1 & 1 & 1\end{array}$ | BETA, *7 |
|  |  | $\begin{aligned} & 3 \\ & 0 \\ & \hline \end{aligned}$ | 3 3 <br> 2 5 |  |
| IT | BETA, (T) | 10 | 1010 | BETA, SC |

The parentheses enclosing $R$ and $T$ indicate that substitutions should be made by the user for $R$ and $T$ as explained under the separate discussions of $R, I R, R I$, and IT modification below. Binary equivalents of the substitution are used in the tm subfield.

REGISTER (R)
The processor performs register address modification whenever an R-type variation is coded. The assembler places binary zeros in both positions of the tm subfield of the instruction. Accordingly, $l$ of 16 variations under $R$ are performed by the processor, depending upon bit configurations generated by the assembler, and placed in the designator subfield (td) of the general instruction. The 16 variations, their mnemonic substitutions used on the assembler coding sheet, the td field binary forms presented to the processor, and the effective address $Y$ generated by the processor are indicated below.
$R$ modification allows for the use of the instruction address field as the operand. This is called direct operand address modification, of which there are two types: Direct Upper (DU) and Direct Lower (DL). With the DU variation, the address field of the instruction serves as bit positions 0-17 of the operand and zeros serve as bit positions 18-35 of the operand. With the DL variation, the address field of the instruction serves as bit positions 18-35 of the operand and zeros serve as bit positions $0-17$ of the operand.

IC modification should only be used with an absolute operand. A relative operand that has IC modification is flagged with a possible relocation error $(R)$ by the assembler.

| Modification <br> Variation | Mnemonic <br> Substitution | $=\mathrm{XO}$ | Binary <br> Form <br> (td field) |
| ---: | :--- | ---: | :--- |

1. Symbol must be defined as one of the index registers by using an applicable pseudo-operation (EQU or BOOL).

The following examples show how R-type modification variations are entered and how they affect effective addresses.

EXAMPLES:

|  | 1 | 8 | 16 | Effective <br> Address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (I) |  | $\begin{aligned} & \text { EAXO } \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & \mathrm{I}, 0 \end{aligned}$ | $\mathrm{Y}=\mathrm{B}+\ldots$ |  |
| (2) |  | $\begin{aligned} & \text { LDA } \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & =2, D L \\ & C, A L \end{aligned}$ | $\mathrm{Y}=\mathrm{C}+2$ |  |
| (3) |  | $\begin{aligned} & \text { EAQ } \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & 3 \\ & M, Q U \end{aligned}$ | $Y=M+3$ |  |
|  | 1 | 8 | 16 | Address |  |
| (4) | ABC | LDA | -2,IC | $Y=A B C-2$ |  |
| (5) | XYZ | LDA | *,DU | $\operatorname{operand}_{0-17}=X Y Z, \text { operand } 18-35$ | $=0$ |
| (6) |  | $\begin{aligned} & \text { EAX7 } \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & \mathrm{ABC} \\ & 1,7 \end{aligned}$ | $\mathrm{Y}=\mathrm{ABC}+1$ |  |
| (7) |  | LDA | 2,DL | $\text { operand }_{0-17}=0, \text { operand }{ }_{18-35}=2$ |  |
| (8) |  | LDA | B | $\mathrm{Y}=\mathrm{B}$ |  |
| (9) |  | LDA | B, N | $Y=B$ |  |
| (10) | ALPHA | $\begin{aligned} & \text { EAX } \\ & \text { LDA } \\ & \text { EQU } \end{aligned}$ | ALPHA, 10 <br> C, ALPHA 2 | $\mathrm{Y}=\mathrm{C}+10$ |  |

Coding examples of R-type modification follow:

- $(R)=N$

ALPHA LDA ADRESI,N
is equivalent to
ALPHA LDA ADRESI
No address modification results; ADRESI is the effective operand.

- $(R)=X \underline{n}$ where $\underline{n}=0$ to 7

ALPHA LDA ADRES2,5
X 5 contains the value 2 .
ADRES2 DEC 12
OCT $\quad 7777$
OCT 123456765432
ADRES2 $2+2$ becomes the effective address and its contents (octal 123456765432) are loaded into the A-register.

A-register


X5

$0(R)=A U, A L, Q U, Q L$
ALPHA LDA ADRES3,QU
Bits 0-17 of the Q-register contain the value 3.
ADRES3 DEC 10
OCT $\quad 12$
OCT 14
OCT 16
ADRES3+3 becomes the effective address and its contents (octal 16) are loaded into the A-register.


- $(\mathrm{R})=\mathrm{DU}, \mathrm{DL}$

ALPHA LDA ADRES4,DU
There is no memory access to obtain modification of ADRES4. The address represented by the symbol ADRES 4 is placed in bits 0-17 of the A-register; bits 18-35 are filled with zeros.

ADRES4 OCT 10 (assume ADRES4 is at location 001002 octal)


After


A simple program segment, the movement of 50 words from ABC to XYZ, may help illustrate the power of address modification.

| Without Address Modification |  |  | With Address Modification |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 8 | 16 | 1 | 8 | 16 |
| START | LDXI | $=0 \mathrm{BL7}$, D | START | LDXI | 0,DU |
|  | LDA | ABC |  | LDA | ABC, 1 |
|  | STA | XYZ |  | STA | XYZ,1 |
|  | LDA | =1817 |  | ADLXI | 1,DU |
|  | ASA | START+1 |  | CMPXI | 50, DU |
|  | ASA | START+2 |  | TNC | START+1 |
|  | ADLXI | $=1817$ |  |  |  |
|  | CMPXI | $=50 \mathrm{Bl7}$ |  |  |  |
|  | TNC | START+1 |  |  |  |

## REGISTER THIEN INDIRECT (RI)

Register Then Indirect address modification is a combination in which both indexing (register modification) and indirect addressing are performed. For indexing modification under RI, the mnemonic substitutions for $R$ are the same as those given under the discussion of register ( $R$ ) modification with the exception that DU and DL are invalid for RI usage. For indirect addressing (I), the processor interprets the contents of the operand address associated with the original instruction or with an indirect word.

Under RI modification, the effective address $Y$ is found by first performing the specified register modification on the operand address of the instruction; the result of this $R$ modification under RI is the address of an indirect word which is then retrieved. (Refer to Figure 5-1.)

After the indirect word has been accessed from memory and decoded, the processor carries out the address modification specified by this indirect word. If the indirect word specifies RI, IR, or IT modification (any type specifying indirection), the indirect sequence is continued. When an indirect word is found that specifies $R$ modification, the processor performs $R$ modification, using the register specified by the td field of this last-encountered indirect word and the address field of the same word, to form the effective address $Y$.

The variations $D U$ and $D L$ of register modification ( $R$ ), when used with Register Then Indirect modification (RI), cause an Illegal Procedure (IPR) fault.

To refer to an indirect word from the instruction itself without including register modification of the operand address, the "no modification" variation should be specified; under RI modification, this is indicated by placing only an asterisk (*) in the tag position.

The following examples illustrate the use of RI modification, including the use of $(R)=N$ (no register modification). The asterisk appearing in the modifier subfield is the assembler symbol for I (Indirect). The address-subfield, single-symbol expressions shown are not intended as realistic coding examples, but to show the relation between operand addresses, indirect addressing, and register modification.

EXAMPLES:

|  | 1 | 8 | 16 | Modification Type | Effective Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | Z | EAA | 1 |  |  |
|  |  | EAXI | 2 |  |  |
|  |  | STA | Z,AU* | (RI) | $\mathrm{Y}=\mathrm{B}+2$ |
|  |  | ORG | Z+1 |  |  |
|  |  | ARG | B, 1 | (R) |  |
| (2) |  | EAQ | 3 |  |  |
|  |  | MPY | Z,* | (RI) | $\mathrm{Y}=\mathrm{B}+3$ |
|  | Z | $\stackrel{\text { ARG }}{ }$ | B,QU | (R) |  |
| (3) |  | EAX3 | 3 |  |  |
|  |  | EAX5 | 5 |  |  |
|  |  | STQ | Z,* | (RI) | $\mathrm{Y}=\mathrm{M}$ |
|  | Z | ARG |  | (RI) |  |
|  |  | ORG | $B+5$ |  |  |
|  |  | ARG | C, 3* | (RI) |  |
|  |  | ORG | C+3 |  |  |
|  |  | ZERO | M | (R) |  |

Coding examples of RI modification follow:

- (RI) $=N^{*}$

ALPHA LDA ADRESI,N*
is equivalent to
ALPHA LDA ADRESI,*
The indirect word at ADRESI is obtained; if this indirect word specifies further indirect modification, the process continues until an indirect word is obtained with ( $R$ ) modification.
$0(R I)=(X \underline{n}) *$ where $\underline{n}=0$ to 7
EAX5 5
EAX2 2
ALPHA LDA ADRES2,5*
The indirect word at ADRES2+5 is obtained. If the indirect word at this location is
LDQ ADRES3,2
the effective address is ADRES3+2.

INDIRECT THEN REGISTER (IR)
Indirect Then Register address modification is a combination in which both indirect addressing and indexing (register modification) are performed. IR modification is not a simple inverse of RI; several important differences exist.

Under IR modification, the processor first fetches an indirect word from the memory location specified by the address field $y$ of the machine instruction; the $C(R)$ of IR are safe stored for use in making the final index modification to develop the effective address Y.

Next, the address modification, if any, specified by this first indirect word is examined. If this modification is again $I R$, another indirect word is retrieved from storage immediately; and the new $C(R)$ are safe stored, replacing the previously safe stored $C(R)$. If an IR loop develops, the above process continues, each new $C(R)$ replacing the previously safe stored $C(R)$, until a type other than IR is encountered in the sequence.

If the indirect sequence produces an RI indirect word, the R-type modificatio. is performed immediately to form another address; but the I of this RI treats the contents of the address as an indirect word. The chain then continues with the $C(R)$ of the last IR still safe stored, awaiting final use. At this point the new indirect word might specify IR-type modification, possibly renewing the IR loop noted above; or it might initiate an RI loop. In the latter case, when this loop is broken, the remaining modification type is R or IT.

When either $R$ or $I T$ is encountered, it is treated as type $R$, where $R$ is the last safe stored $C(R)$ of an IR modification. At this point the safe stored $C(R)$ is combined with the $y$ of the indirect word that produced $R$ or $I T$, and the effective address $Y$ is developed.

If an indirect modification without register modification is desired, the "no modification" variation (N) of register modification should be specified in the instruction. This normally will be entered on coding sheets as $\star_{N}$ in the modifier part of the variable field. (The entry * alone is equivalent to $\mathrm{N}^{*}$ under RI modification and must be used in that way.)

EXAMPLE 1:
$(I R)=* N$
ALPHA LDA ADRESI,*N
The indirect word at ADRESI is obtained. If the indirect word at this location is:

ADRESI LDQ ADRES2
the effective address is ADRES2

## EXAMPLE 2:

IR and then $R$ or IT
$(I R)=*(X \underline{n}) \quad$ where $\underline{n}=0$ to 7
EAX5 15
ALPHA LDA ADRESI,*5
The indirect word at ADRESI is obtained. If the indirect word is:
ADRESI LDQ ADRES2,(R)
or
ADRESI LDQ ADRES2,(T)
the effective address is ADRES $2+15$

EXAMPLE 3:
$I R$ and then $R I$
$(I R)=*(X \underline{n})$ where $\underline{n}=0$ to 7
EAX5 16
EAX2 17
ALPHA LDA ADRESI,*5
ADRESI LDQ ADRES2,2*
-
$\dot{L} A$ ADRES4 ( in ADRES2+17)
the effective address is ADRES4+16
EXAMPLE 4:
IR and then IR
$(I R)=*(X n)$ where $\underline{n}=0$ to 7
EAX5 18
EAX3 19
ALPHA LDA ADRESI,*5
ADRES1 LDA ADRES2,*3
ADRES2 LDA ADRES3
the effective address is ADRES3+19
The following examples illustrate the use of IR-type modification, intermixed with $R$ and RI types, under the several conditions noted above.

EXAMPLES:

|  |  | Modification | Effective |
| :---: | :---: | :---: | :---: |

(1)
$\begin{array}{ll}\operatorname{LDQ} & 1, \mathrm{DL} \\ \mathrm{LDA} & \mathrm{Z}, \mathrm{*QL}^{2}\end{array}$
(IR)
$\mathrm{Y}=\mathrm{M}+1$
Z
ARG
M
(R)

|  | 1 | 8 | 16 | Modification Type | Effective Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (2) |  | EAX3 | 2 |  |  |
|  |  | EAX5 | 3 |  |  |
|  | $A B C$ | LDA | 2,*3 | (IR) | $\mathrm{Y}=\mathrm{C}+2$ |
|  | Z | ARG | B, $5^{*}$ | (RI) |  |
|  |  | ORG | B+3 |  |  |
|  |  | ARG | C,IC | (R) |  |
| (3) |  | EAX3 | 4 |  |  |
|  |  | EAX5 | 5 |  |  |
|  |  | EAQ | 6 |  |  |
|  |  | EAX7 | 7 |  |  |
|  |  | LDA | 2,*3 | (IR) | $Y=M+6$ |
|  | Z | ARG |  |  |  |
|  | B | ARG | C, *QU | (IR) |  |
|  | C | ARG | M, 7 | (R) |  |
| (4) |  | EAX3 | 8 |  |  |
|  |  | LDQ | 9,DL |  |  |
|  |  | LDA | Z,*DL | (IR) |  |
|  |  |  |  |  | $C(A) 18-35)=M$ |
|  | z | ARG | B,3* | (RI) |  |
|  |  | ORG | B+8 |  |  |
|  |  | ARG | M, QL | (R) |  |
| (5) |  | LDA | 10,DL |  |  |
|  |  | LDA | Z,*AL | (IR) | $\mathrm{Y}=\mathrm{B}+10$ |
|  | Z | ARG | B, AD | (IT) |  |
| (6) |  | EAX3 | 11 |  |  |
|  |  | LDA | 2,*N | (IR) | $\mathrm{Y}=\mathrm{B}$ |
|  | Z | ARG | B,3 | (R) |  |


|  | 1 | 8 | 16 | Modification Type | Effective Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (7) |  | EAX5 | 12 |  |  |
|  |  | LDA | Z, *N | (IR) |  |
|  | Z | ARG | B, *5 | (IR) |  |
|  | B | ARG | M,DU | (R) |  |
| (8) |  | EAX5 | 13 |  |  |
|  |  | IDA | 2,* | (RI) | $Y=M+13$ |
|  | Z | ARG | B, *5 | (IR) |  |
|  | B | ARG | M, DU | (R) |  |
| (9) |  | EAXI | 14 |  |  |
|  |  | LDA | X,* | (RI) | $\mathrm{Y}=\mathrm{Z}+14$ |
|  | X | ARG | B, *1 | (IR) |  |
|  | B | ARG | 2,ID | (IT) |  |
|  | Z | TALLY | A,10 | (IT) |  |

INDIRECT THEN TALLY (IT)
Indirect Then Tally address modification is a combination in which both indirect addressing and automatic incrementing/decrementing of fields in the indirect word are performed as hardware features, thus relieving the user of these responsibilities. The automatic tallying and other functions of IT modification allow processing of tabular data in memory, provide a means for working upon character data, and allow termination on user-selectable numeric tally conditions. When tally runout occurs, bit 25 in the indicator register is set. If an unassigned IT tag is used, an Illegal Procedure (IPR) fault occurs.

The variations under IT modification are summarized below. The mnemonic substitution for IT is ( $T$ ); the designator I for indirect addressing in IT is not represented. (Note that one of the substitutions for $T$ is I.)

| Variation | ```Mnemonic Substitution``` | $\begin{gathered} \text { Binary } \\ \text { Form } \\ \text { (td Field) } \\ \hline \end{gathered}$ | Effect on Processor and Indirect (Tally) Word for Each Reference |
| :---: | :---: | :---: | :---: |
| Fault | $F$ | 0000 | None. A Fault Tag fault is generated. The indirect word is not examined. |
| Character indirect | CI | 1000 | None. Applies to TALLY, TALLYB. |
| Sequence character | SC | 1010 | Obtain the operand address from the tally word; then add 1 to the character position value in the tag field and subtract 1 from the tally count field; add 1 to the address field and set the character position value to zero when the character position crosses a word boundary. Applies to TALIY, TALLYB. |
| Sequence character reversed | SCR | 0101 | Subtract 1 from the character position value in the tag field and add 1 to the tally count field; subtract 1 from the address field and set the character position value to 3 (TALLYB) or 5 (TALLY) when the character position crosses a word boundary. Then obtain the operand address from the tally word. Applies to TALLY, TALLYB. |
| Indirect | $I$ | 1001 | None. The operand address is the word to which the tally word address field refers. Applies to all tally pseudo-operations. |
| Increment address, decrement tally | ID | 1110 | Obtain the operand address from the tally word; add 1 to the address field and subtract 1 from the tally count field. Applies to all tally pseudo-operations. |
| Decrement address, increment tally | DI | 1100 | Subtract 1 from the address field, add 1 to the tally count field, and then obtain the operand address from the tally word. <br> Applies to all tally <br> pseudo-operations. |


| Variation | Mnemonic Substitutio | $\begin{gathered} \text { Binary } \\ \text { Form } \\ \text { (td Field) } \\ \hline \end{gathered}$ | Effect on Processor and Indirect (Tally) Word for Each Reference |
| :---: | :---: | :---: | :---: |
| Increment address, decrement tally, and continue | IDC | 2111 | Obtain the operand address from the tally word, add 1 to the address field, and subtract 1 from the tally count field. Additional address modification will be performed as specified by the tag field. Applies to TALLYC. Results in IPR fault in ES mode. |
| Decrement address, increment tally, and continue | DIC | 2101 | Subtract 1 from the address field, add 1 to the tally count field, and then obtain the operand address from the tally word. Additional address modification will be performed as specified by the tag field. Applies to TALLYC. Results in IPR fault in ES mode. |
| Add delta | $A D$ | 1011 | Obtain the operand address from the tally word, add an increment to the address field, and subtract 1 from the tally count field. Applies to TALLYD. |
| Subtract delta | SD | 0100 | Subtract an increment from the address field, add 1 to the tally count field, and then obtain the operand address from the tally word. Applies to TALLYD. |

## Indirect Word Format

The location of the indirect word is specified by the address field ( $y$ ) of the instruction or previous indirect word (IDC or DIC). IT modification causes the indirect word to be fetched and interpreted as specified by the td subfield of the instruction or previous indirect word that referred to the indirect word.

The format of the indirect word is shown in Figure 5-1.


Figure 5-1. Indirect Word Format
where:
Y - address field
Tally - tally field (ignored except for tally modification)
Tag - tag field
Depending upon the prior tally designator, the tag field for the indirect word is used in one of the following ways:

Tally Desianators
Taq Field

where:
tm - tag modifier

```
td - tag designator
    tb - character size indicator (0=6-bit, l=9-bit)
    cf - character position field
    Delta - delta field (Size of increment)
```


## Variations Under IT Modification

Fault $(T)=F$ Variation. The Fault variation enables the user to force program transfers to operating system routines or to corrective routines during the execution of an address modification sequence by causing a Fault Tag fault. (This will usually indicate some abnormal condition for which the user desires protection.)

Character Indirect (T) = CI Variation. The Character Indirect (CI) variation allows operations on the A register or $Q$ register where repeated reference to a single character in memory is required. The character size field (tb) of the indirect word specifies the character size.

For this variation, the effective address is the address field of the CI indirect word obtained via the tentative operand address of the instruction or preceding indirect word that specified the CI variation. The character position field (cf) of the indirect word is used to specify the character to be involved in the operation.

This variation is similar to the SC variation except that no incrementing or decrementing of the address, tally, or character position is performed.

EXAMPLES:

|  | z | TALLY | B, , 4 | 6-bit char. addressing |
| :---: | :---: | :---: | :---: | :---: |
|  | 1 | 8 | 16 |  |
| (2) |  | LDA | ADDR,CI |  |
|  | ADDR | TALLY | ADD, 3 | 6-bit char. addressing |
|  |  | or |  |  |
|  | ADDR | TALLYB | ADD, 3 | 9-bit char. addressing |

The effective address is ADD. The character in character position 3 is loaded into the A-register in character position 5 for 6-bit characters or into position 3 for 9 -bit characters. The remainder of the $A$-register is loaded with all zero bits.

Sequence Character ( $T$ ) = SC Variation. The Sequence Character (SC) variation is provided for sequential access to 6-bit or 9-bit characters. The character size field (tb) of the indirect word is used to specify the character size. Processor instructions that do not allow SC operations are so indicated in the individual instruction descriptions. The operand address is obtained from the address field of the indirect word referenced by the word containing the SC tag.

Characters are operated on in sequence from left to right within the machine word. The character position field (cf) of the indirect word is used to specify the character position to be involved in the operation. The Tally Runout indicator is set when the tally field of the indirect word reaches 0.

EXAMPLE:

| 1 | 8 | 16 | 32 |
| :--- | :--- | :--- | :--- |
|  | LDA | A,SC |  |
| A | TALLY | TABLE, 70,4 | 6-bit char. addressing |
| TABLE | BSS | 13 |  |

in which 70 is the count and 4 designates the character position of the tally start.

For register loads using the SC variation, a character is fetched from the indicated position of the memory location and is written into the lower end of the register; the remaining bits of the register are set to zero. For stores under the SC variation, a character is fetched from the lower end of the register and written into the indicated position in the memory location; the remaining character positions in the memory location remain unchanged.

The tally field of the indirect word is used to count the number of times a reference is made to a character. Each time an SC reference is made to the indirect word, the tally is decremented by 1, and the character position is incremented by 1 to specify the next character position. The tally runout indicator is set when the tally reaches 0 . When character position 5 (for 6-bit characters) or 3 (for 9-bit characters) is incremented, it is changed to position 0 and the address field of the indirect word is incremented by 1. All incrementing and decrementing are done after the effective address has been provided for the current instruction execution. The effect of successive references using $S$ modification is shown in the following examples.


The first effective address is ADD. The character in character position 3 is loaded into the A-register in position 5 (for 6-bit characters) or into position 3 (for 9-bit characters). The second reference will load ADD character 4 (if 6-bit) or ADD+1 character 0 (if 9-bit), etc. The tally is decremented from 12 to 0 . The destination in the A-register does not change.

Sequence Character Reverse $(T)=S C R$ Variation. The SCR variation is the reverse of SC. The character position is decremented by 1 and the tally is incremented by $l$ before the indirect word address field and character position are used as the operand character address. When the character position attempts to go negative, it is set to the maximum value ( 3 or 5 ) and the address is decremented by 1.

Indirect $(T)=I$ Variation. The Indirect (I) variation of IT modification is, in effect, a subset of the ID and DI variations described below in that all three -- I, ID, and DI - make use of one indirect word in order to refer to the operand. The I variation is functionally unique, however, in that the indirect word accessed by an instruction remains unaltered; no
incrementing/decrementing of the address field or tallyoccurs. Since the tag field of the indirect word under I is not interrogated, this word will always terminate the indirect chain.

The following differences in the coding and the effects of $*$, N , and I should be observed:

1. RI modification is coded as $\mathrm{R}^{*}$ for ali cases, excluding $\mathrm{R}=\mathrm{N}$.

For $R=N$ under RI, the modifier subfield can be written as $N^{*}$ or as * alone, according to preference.

When $N^{*}$ or just * is coded, the assembler generates a machine word with octal 20 in bit positions $30-35$; octal 20 causes the processor to add 0 to the address field $y$ of the word containing the $N^{*}$ or $*$ and then to access the indirect word at memory location $y$.
2. IR modification is coded as $\mathrm{*}_{\mathrm{R}}$ for all cases, including $\mathrm{R}=\mathrm{N}$.

For $R=N$ under IR, the modifier subfield must be written as ${ }^{*} N$.
When ${ }^{\mathrm{N}}$ is coded, the assembler generates octal 60 in bit positions 30-35 of the associated machine word; octal 60 causes the processor to (1) retrieve the indirect word at the location ( $y$ ) specified by the machine word, and (2) effectively safe store zeros (for possible final index modification of the last indirect word).
3. IT modification is coded using only a variation designator (I, ID, DI, $S C, S C R, C I, A D, S D, F, I D C$, or $D I C$ ); that is, no asterisk ( $*$ ) is written. Thus, a written IT address modification appears as ALPH,DI; BETA,AD; etc.

For the variation I under IT, the assembler generates a machine word with octal 51 in bit positions $30-35$; 51 causes the processor to examine one, and only one, indirect word to be retrieved from memory to obtain the effective address $Y$.

EXAMPLE:

| 1 | 8 | 16 | Modification <br> Type | Effective <br> Address |
| :--- | :--- | :--- | :--- | ---: |
|  | EAX5 | I |  |  |
| LDA | Z,I | (IT) | Y=B |  |
| ARG | B,*5 | (IR) |  |  |

Increment Address, Decrement Tally $(T)=$ ID Variation. The ID variation under IT modification provides automatic (hardware) incrementing or decrementing of an indirect word that is best used for processing tabular operands (data located at consecutive memory addresses). The indirect word always terminates the indirect chain.

In the ID variation, the effective address is the address field of the indirect word obtained via the tentative operand address of the instruction or preceding indirect word, whichever specified the ID variation. Each time such a reference is made to the indirect word, the address field of the indirect word is incremented by 1 and the tally portion of the indirect word is decremented by 1. The incrementing and decrementing are performed after the effective address is provided for the instruction operation. When the tally reaches zero, the Tally Runout indicator is set.

EXAMPLEE:


The first effective address is ADRES3; the second is ADRES3 plus 1, etc. The tally is decremented from 10 to zero. The TTF instruction checks the Tally Runout indicator. If the tally is not zero, transfer is made to ADRESI. If the tally is zero, processing continues with the instruction following TTF. Without the TTF instruction, only one effective address is obtained.

Decrement Address, Increment Tally (T) + DI Variation. The DI variation under IT modification provides automatic (hardware) incrementing and decrementing of an indirect word that is best used for processing tabular operands (data located at consecutive memory addresses). The indirect word always terminates the indirect chain.

In the DI variation, the effective address is the modified address field (1 less than the value before modification) of the indirect word obtained via the tentative operand address of the instruction or preceding indirect word, whichever specified the DI variation. Each time a DI reference is made to the indirect word, the address field of the indirect word is decremented by 1 and the tally portion is incremented by 1 . When the tally is incremented from 7777 to 0 , the tally runout indicator is set. The incrementing and decrementing are performed prior to providing the effective address for the current instruction operation.

EXAMPLES:


The first effective address is ADRES3 -1; the second is ADRES3 -2; etc. The tally increases from -l0 to 0 .

Increment Address, Decrement Tally, and Continue $(T)=$ IDC Variation. The IDC variation under IT modification functions in a manner similar to the ID variation except that, in addition to automatic incrementing/decrementing, it permits the user to continue the indirect chain in obtaining the instruction operand. Where the ID variation is useful for processing tabular data, the IDC variation permits processing of scattered data by a table of indirect pointers. More specifically, the ID portion of this variation provides the ability to sequentially step through a table and the C portion (continuation) allows indirection through the tabular items. The tabular items may be data pointers, subroutine pointers, or a transfer vector.

The address and tally fields are used as described under the ID variation. The tag field uses the set of instruction address modification variations under the following restrictions: no variation is permitted that requires an indexing modification in the IDC cycle since the indexing adder is in use by the tally phase of the operation. Thus, permissible variations are any allowable form of IT or $I R$; but if $R I$ or $R$ is used, $R$ must equal $N$.

EXAMPLES:

| 1 | 8 | 16 | Modification Type | Effective Address | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | LDA | Z,IDC | x | 1 |  |
| 2 | TALLYC | B,10, I | Y | 2 |  |
| B | ARG | X | Z | 3 |  |
|  | ARG | Y |  |  |  |
|  | ARG | Z | - |  |  |

The Tally Runout indicator is set on the loth reference.

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
| ADRESI | LDA | ADRES2,IDC |  |
|  | TTF | ADRESI |  |
| ADRES2 | TALLYC | ADRES3,4,* | word addressing and indirect |
| ADRES3 | ARG | ADI |  |
|  | ARG | AD2 |  |
|  | ARG | AD3 |  |
|  | ARG | AD4 |  |

$A D 1$ is the first effective address, $A D 2$ is the second, $A D 3$ is the third, and AD4 is the fourth.

Decrement Address, Increment Tally, and Continue $(T)=$ DIC Variation. The DIC variation under IT modification performs in much the same way as the DI variation except that, in addition to automatic decrementing or incrementing, it permits the user to continue the indirect chain in obtaining an instruction operand. The continuation function of DIC operates in the same manner and under the same restrictions as IDC except that (I) it increments in the reverse direction, and (2) decrementing/incrementing is performed prior to obtaining the effective address from the tally word. (Refer to the first example under IDC; work from the bottom of the table to the top.) DIC is especially useful in processing last-in, first-out lists. Some examples follow:

| 1 | 8 | 16 | Modification <br> Type | Effective <br> Address | Reference |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | LDA | Z,DIC | (IT) |  |  |
| Z |  | TALLYC | B, $-10, I$ | (IT) | Y |

Assuming an initial tally of -10 , the Tally Runout indicator is set on the l0th reference; there, the 12-bit tally field in the indirect word overflows and becomes all zeros.

EXAMPLES:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
| ADRESI | LDA | ADRES2,DIC |  |
|  | TTF | ADRESI |  |
| ADRES2 | TALLYC | ADRES $3,-4, * \mathrm{~N}$ | word addressing and indirect |
|  | ARG | AD4,* |  |
|  | ARG | AD3 |  |
|  | ARG | AD2,*N |  |
|  | ARG | ADI, *N |  |
| ADRES3 | BSS | 1 |  |
| ADI | ARG | A |  |
| AD2 | ARG | B |  |
| AD4 | ARG | C |  |

$A$ is the first effective address, $B$ is the second, $A D 3$ is the third, and $C$ is the fourth.

Add Delta $(T)=A D$ Variation. The Add Delta (AD) variation is provided for programming situations where tabular data to be processed is stored at equally spaced locations, such as data items, each occupying two or more consecutive memory addresses. It functions in a manner similar to the ID variation, but the incrementing (delta) of the address field is selectable by the user.

Each time such a reference is made to the indirect word, the address field of the indirect word is increased by delta and the tally portion of the indirect word is decremented by 1 . The addition of delta and decrementing are done after the effective address is provided for the instruction operation.

The following examples show the effect of successive references using $A D$ modification:

| 1 | 78 | 16 | Modification Type | Effective Address | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | LDAQ | $\mathrm{Z}, \mathrm{AD}$ | (IT) | B | 1 |
| Z | ETALLY | B,20,2 |  | B+2 | 2 |
| B | EBSS | 40 |  | B+4 | 3 |
|  |  |  |  | - | - |
|  |  |  |  | $\stackrel{0}{B+2 n}$ | $\stackrel{\square}{\underline{n}+1}$ |
| The Tally Runout indicator is set on the 20th referenc |  |  |  | . |  |
|  |  |  |  | - |  |

$\begin{array}{lll}\text { ADRESI } & \begin{array}{l}\text { LDAQ } \\ T T F \\ \text { ADRES2, }\end{array}, A D \\ \text { ADRESI }\end{array}$

ADRES2 ETALLYD ADRES3,10,2
word addressing with DELTA
ADRES3 EBSS 20
The first effective address is ADRES3; the second is ADRES3:2. The tally decreases from 10 to 0 .

Subtract Delta ( $T$ ) = SD Variation. The Subtract Delta (SD) variation is useful in processing tabular data in a manner similar to the $A D$ variation except that the table can easily be scanned from back to front using a programmer-specified increment. The effective address from the indirect word is decreased by delta and the tally is increased by l each time an SD reference is made to the indirect word. This is done before supplying the operand address to the current instruction, making the SD variation analogous to the DI variation.

## Address Modification Octal Codes

Address modification and 2-digit octal codes for each type of modification are listed in Table 5-1.

Table 5-1. Address Modification Octal Codes
LOW ORDER OCTAL DIGIT

|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | 0 | N | AU | QU | DU | IC | AL | QL | DL |
| G | 1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| O | 2 | N* | AU* | QU* |  | IC* | AL* | QL* |  |
| E R | 3 | 0* | 1* | 2* | 3* | 4* | 5* | 6* | 7* |
| O C T | 4 | F |  |  |  | SD | SCR |  |  |
| A L | 5 | CI | I | SC | AD | DI | DIC | ID | IDC |
| D I G | 6 | *N | *AU | *QU | *DU | *IC | *AL | QL | *DL |
| T | 7 | *0 | *1 | *2 | *3 | *4 | *5 | *6 | *7 |

## Address Modification Flowchart

The process of address modification is illustrated in flowchart form in Figure 5-2. Address register modification is not included in this example.


Figure 5-2. Address Modification Flowchart

## Floatable Code

Program statements may be written in floatable code. Such statements may then be executed from any location in memory without relocation at load time. Floatable code is created by use of instruction counter (IC) modification in all references to locations within a program. Thus, to transfer to location SYM, the following statement can be written:

TRA SYM-*,IC
or
TRA SYM, $\$$
The assembler accepts the currency symbol (\$) as a valid IC register designator. The following tag fields in a machine instruction are permitted:

Mnemonic Octal Code
\$
04
\$* 24
The assembler computes the difference between the value of the address location argument of the variable field and the current location as the content of the address field of the instruction word. The IC is then supplied for modification. *\$ is illegal and will be assembled as *IC.

NOTE: The FLOAT pseudo-operation or $\$$ modification does not apply when used with SYMREF symbols or within the range of a BLOCK pseudo-operation.

## Address Modification With Address Reqisters

Address registers (ARn) provide a second-level indexing capability. The address register format allows addressing on a character or bit basis and is used by the character and bit manipulation instructions of the processor. When an address register is used to modify an address in which character and/or bit addressing is not used, the character and bit positions of the address register are ignored.

## SI NGLE-WORD ADDRESS MODI FICATION

When an address register is to be used in address preparation, its application is specified in the instruction word. All single-word instructions to which address modification is applicable have the same instruction word format as shown in Figure 5-3.


Figure 5-3. Single-Word Instruction Format

AR\# - Address register number, if bit $29=1$
S $\quad-\quad$ Sign bit, if bit $29=1$
y - Address field bits 0-17 or bits 3-17, depending on the state of bit 29. Must be an absolute value if AR mode is used.

OP CODE - 10-bit operation code field
I - Program interrupt inhibit bit
AR - Address register bit. If bit $29=1$, use address register specified in bits 0,1 , and 2 of $y$ field for address modification and use operand descriptor register specification in bits 0,1 , and 2 of $y$ field as the segment descriptor. Bit 3 (sign) is then extended to bits 0,1 , and 2 . If bit $29=0$, no address register modification is performed and the $I S R$ is used as the segment descriptor.

TAG - Tag field: Used to control address modification
Tm - (Bits 30-31): Type of address modification
Td - (Bits 32-35): Index register or modification variation designator

NOTE: With some instructions, certain address modification is not permitted, and if such modification is specified, an Illegal Procedure fault (IPR) occurs. (Refer to the individual instruction specifications in Section 8.)

The address preparation for a single-word instruction with bit $29=1$ proceeds as follows:

1. The three most-significant bits of $y(0,1,2)$ are decoded to determine which of the eight address registers is to be used.
2. Bit 3 of the $y$ field is extended to fill bit positions 2, 1, and 0, thus forming a two's complement signed number.
3. The two's complement $y$ field is then added to the contents of the specified address register. The character and bit positions of the address register are ignored and the contents of the address register remain unchanged.
4. Address modification continues as specified by the tag field of the instruction word.

Diagramatically, address preparation for a single-word instruction is described below in Figure 5-4.


Figure 5-4. Address Preparation For Single-Word Instruction
When bit $29=0$, the first step of the address modification procedure using the address register is omitted and the only address modification performed is that specified by the tag field.

When an address register is specified, extending bit 3 of the $y$ field to form a two's complement signed number effectively designates bit 3 as a sign bit. This leaves 14 bits, 4 through 17, with which to designate an address offset. Thus an address offset with values between $-2 * * 14$ and $2 * * 14-1$ can be specified. An address register, then, contains a complete 18-bit memory address which may be offset $\pm 16 \mathrm{~K}$ by the partial address contained in the $y$ field of the instruction, as shown below.


Coding Examples:

1. LDQ $4, N, 2$

Effective Address $=4+C(A R 2)_{0-17}$
2. LDQ $-4, N, 2$

Effective Address $=-4+$ bits $0-17$ of $C(A R 2)$

MULTI WORD ADDRESS MODI FICATION
The general format of a multiword instruction is shown in Figure 5-5.
Memory

| Loc. |  |  | 2 |  | Instruction Word |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Variable Field | OP CODE | I | MFI |  |
| 1 | Operand Descriptor 1 or Indirect Word |  |  |  | Descriptor 1 |
| 2 | Operand Descriptor 2 or Indirect Word |  |  |  | Descriptor 2 |
| 3 | Operand Descriptor 3 or Indirect Word |  |  |  | Descriptor 3 |

Figure 5-5. Multiword Instruction Format
where:
Variable Field - Contains additional information concerning the operation to be performed, depending on the particular instruction. When descriptors 2 and 3 are present, most instructions provide a corresponding MF2 (bits 11-17) and MF3 (bits 2-8) within the variable field to describe the address modification to be performed on these operands when present. Exceptions to this are the CMPCT, MVT, SCD, SCDR, SCM, SCMR, TCT, and TCTR instructions.

OP CODE - The 10-bit operation code field; octal representation consists of three octal digits corresponding to bit positions $18-26$ and a 1 for bit position 27.

I - The program interrupt inhibit bit
MFl - Modification field l (MFl) describes address modification that is to be performed for descriptor 1.

## MULTIWORD MODI FICATION FIEID

Each modification field (MF) contained in a multiword instruction is a 7-bit field specifying address modification to be performed on the operand descriptors. The modification field is interpreted as follows:

| 2 | 3 | 4 | 5 through 8 | $<-\infty$ bits (MF3) |
| ---: | ---: | ---: | ---: | ---: | ---: |
| 11 | 12 | 13 | 14 through 17 | $<-\infty$ bits (MF2) |
| 29 | 30 | 31 | 32 through 35 | $<-\infty$ bits (MF1) |



AR - Address Register Specifier
0 - No address register used.
1- Bits 0-2 of the operand descriptor address field specify the address register to be used in computing the effective address of the operand. Bits 0-2 also specify the operand descriptor register that defines the segment containing the operand.

RL - Register or Length
0 - Operand length is specified in the N field (bits $32-35$ ) of the operand descriptor.

1- Length of operand is contained in the register that is specified by code in the N field (bits $32-35$ ) of the operand descriptor, in the machine format of REG (the coding format is different).

ID - Indirect Operand Deseriptor
0 - The operand descriptor follows the instruction word in its sequential memory location.

1- The operand descriptor location contains an indirect word that points to the operand descriptor. Only one level of indirection is allowed.

REG - Address modification register selection for R-type modification of the operand descriptor address field. The REG codes are approximately the same as the single-word modifications. In addition, for indirect string length specification ( $R L=1$ ), the $N$ field codes are similar to the REG field. A comparison of these codes is shown in Table 5-2.

Table 5-2. Register Codes

| Octal Code | REG <br> In MF <br> (1) | REG In <br> Indirect <br> Word When <br> $I D=1$ <br> (2) | Bits 32-35 <br> Of N When <br> $\mathrm{RL}=1$ | td Field Of Tag |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | None | None | IPR Fault | None |
| 0001 | AU | AU | AU | AU |
| 0010 | QU | QU | QU | QU |
| 0011 | DU | IPR Fault | IPR Fault | DU |
| 0100 | IC | IC | IPR Fault | IC |
| 0101 | A (3) | A (3) | A (3) | AL |
| 0110 | $Q$ (3) | Q (3) | Q (3) | QL |
| 0111 | IPR Fault | IPR Fault | IPR Fault | DL |
| 1000 | x0 | X0 | x0 | x0 |
| 1001 | X1 | XI | XI | X1 |
| 1010 | x 2 | X2 | X2 | X2 |
| 1011 | X3 | X3 | X3 | X3 |
| 1100 | X4 | X4 | X4 | X4 |
| 1101 | X5 | X5 | X5 | X5 |
| 1110 | X6 | X6 | X6 | X6 |
| 1111 | X7 | X7 | 87 | X7 |

(1) Register content is interpreted as a character or bit index. For an alphanumeric descriptor, this index is the number of 9-bit, 6-bit, or 4-bit characters, depending upon the data type specified in the descriptor. For a numeric descriptor, it is the number of 9-bit or 4-bit characters, also dependent upon the data type specified. For a bit descriptor, it is the number of bits.
(2) Register contents are interpreted as a word index.
(3) The A- and Q-registers provide for indexing by a number greater than $2 * * 18-1$. When the $A$ or $Q$ register is specified, the number of right-justified bits for indexing depends on the type of unit reference specified in the operand referring to the A- or Q-register, as follows:

18 bits for full-word (36-bit) operations
21 bits for 9-bit and 6-bit character operations
22 bits for 4-bit character operations
24 bits for bit operations
All addressing is modulo addressing. For example, when software desires to index backwards by $N$ words, it indexes forward by $2 * * 18-N$ words. This same method is also used in character and bit indexing.

| Unit | No. of Units/Word | No. to Effectively Yield -N |
| :---: | :---: | :---: |
| Word | 1 | 2**18-N |
| 9-bit | 4 | $4 * 2 * * 18-N \quad(2 * * 20-N)$ |
| 4-bit | 8 | $8 * 2 * * 18-N \quad(2 * * 21-N)$ |
| 6-bit | 6 | 6 * 2**18-N |
| 1 bit | 36 | 36 * 2**18-N |

For 1-bit and 6-bit, 4-bit, and 9-bit characters, A and $Q$ can be respectively loaded with $36, D U ; 6, D U ; 8, D U$; or $4, D U$; and $N$ can then be subtracted.

The index register designations may be specified by a symbol defined by the user to have a value in the octal range of $0,1, \ldots, 7$ (or $10,11, \ldots, 17$ when the $R L$ usage is in a descriptor that does not immediately follow the multiword instruction - an indirect descriptor).

Example:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  |  |  |
| XA | BOOL | 17 |
|  |  |  |
|  | MLR | $(0,1),(0,1)$ |
|  | ADSC9 | A,O,XA |
|  | ADSC9 | B,O,XA |

is used to specify a move of the number of characters specified by the current value of index register 7.

Similarly,

| 1 | 8 | 16 |
| :---: | :---: | :---: |
|  | MLR | $(0,1,1),(0,1)$ |
|  | ARG | LA |
|  | ADSC9 | B, O, XA |
|  | - |  |
| LA | ADSC9 | $A, 0, X A$ |

provides for the sending address of the move to be specified indirectly in the word labeled LA.

As a precautionary measure, all index register symbols should be defined with octal values in the range $10,11, \ldots .17$, since the assembler uses only the low-order 3 bits in all contexts except the indirect descriptor where the symbol cannot be identified from context as an index register designation.

The content of the IC is always interpreted as a word address when used in address modification. During the entire execution of a multiword instruction, the IC points to the instruction word. Thus, if IC address modification is involved with a descriptor word, the instruction word address is used.

Specifying DU or DL type address modification in the REG field of an indirect operand descriptor is illegal and causes an IPR fault.

DU address modification is legal for MF2 of the SCD, SCDR, SCM, and SCMR instructions; for all other instructions, an IPR fault occurs.

## Operand Descriptors

The operand descriptors describe the data to be used in the operation and provide the basic address for obtaining the data from memory. A unique operand descriptor format is required for each of the three data types: bit string, alphanumeric, and numeric. The operand descriptor machine formats are as shown in Figures 5-6, $5-7$, and 5-8.

BIT STRING OPERAND DESCRIPIOR


Figure 5-6. Bit String Operand Descriptor Format

Coding format for the bit string descriptor, BDSC, is:
BDSC - Bit descriptor
1816

BDSC LOCSYM, $\mathrm{N}, \mathrm{c}, \mathrm{b}, \mathrm{AM}$

## ALPEANUMERIC OPIERAND DESCRIPTORS



Figure 5-7. Alphanumeric Operand Descriptor Format
Coding formats for the alphanumeric descriptors are:
ADSC9 - ASCII alphanumeric descriptor
1816

ADSC9 LOCSYM, CN , N, AM
ADSC9 sets the TA field for 9-bit ASCII characters. ADSC6 - BCI alphanumeric descriptor
1816

ADSC6 LOCSYM,CN,N, AM
ADSC6 sets the TA field for 6-bit BCI characters. ADSC4 - Packed decimal alphanumeric descriptor
1816

ADSC4 LOCSYM, CN , N, AM
ADSC4 sets the TA field for 4-bit packed decimal characters.

NUMERIC OPERAND DESCRIPTORS


Figure 5-8. Numeric Operand Descriptor Format
Coding formats for the numeric descriptors are:
NDSC9 - ASCII numeric descriptor
$1 \quad 8 \quad 16$

NDSC9 LOCSYM, CN , N, S, SF , AM
NDSC9 sets the TN field for 9-bit ASCII characters.
NDSC4 - Packed decimal numeric descriptor
$1 \quad 8 \quad 16$

NDSC4 LOCSYM,CN, N, S, SF ,AM
NDSC4 sets the TN field for 4-bit packed decimal characters.
The legend for the machine and coding formats of the descriptors is as follows:
$y=$ starting data word address
18 bits (0-17) if address register not specified in MF; 15 bits (3-17) if address register specified in MF, with bit 3 extended; 15 bits (3-17) if address register specified in MF, with bit 3 extended (i.e., if bit 3 is zero, bits $0-2$ are also considered to be zero; if bit 3 is 1 , bits $0-2$ are also considered to be ls).
$c=$ starting character position within a word of 9-bit characters.
Code Char.
$00 \quad 0$
011
$10 \quad 2$
113
$\mathrm{b}=$ starting bit position within a 9-bit character.

| Code | Bit | Code | Bit |  |
| :--- | :--- | :--- | :--- | :--- |
| 0000 | 0 | 0101 | 5 |  |
| 0001 | 1 | 0110 | 6 |  |
| 0010 | 2 | 0111 | 7 | All other combinations of |
| 0011 | 3 | 1000 | 8 | these 4 bits are illegal |
| 0100 | 4 |  |  | codes and will cause an IPR |
|  |  |  |  |  |

$\mathrm{N}=$ either the number of characters or bits in the data string if RL $=0$ in MF; or a 4-bit code (bits 32-35) that specifies a register (see Table 5-2) that contains the number of characters or bits if RL $=1$ in MF
$\mathrm{CN}=$ starting character number within the data word specified by the starting data word address. Legal codes for the CN depends on the data type as shown below. Coding entry is by the character shown under CN Character.

| Data | CN | Legal | Illegal |
| :--- | :---: | :---: | :---: |
| Type | Character | Codes | Codes |

9-bit $0 \quad 000 \quad 001$
1010011
2100 101
3110111

6-bit $0 \quad 000 \quad 110$
$1001 \quad 111$
2010
3011

4100
5101

4-bit 0000
1001
2010
3011
$4 \quad 100$
5101
$6 \quad 110$
7111
$T A=$ a code that defines which type of alphanumeric character is used in the data

| Code | Data <br> Type |
| :--- | :--- |
| 00 | 9-bit |
| 01 | 6-bit |
| 10 | 4-bit |
| 11 | Illegal - causes IPR fault |

$T N=$ a code that defines which type of numeric character is specified.
Data

| Code | Data <br> Type |
| :---: | :---: |
| 0 | 9-bit <br> 1 |
| 4 -bit |  |

$S=s i g n$ and decimal type (coding entry is by character)
Character Code Description

| 0 | 00 | Floating-point, leading sign |
| :--- | :--- | :--- |
| 1 | 01 | Scaled fixed-point, leading sign |
| 2 | 10 | Scaled fixed-point, trailing sign |
| 3 | 11 | Scaled fixed-point, unsigned |

$S X=$ sign and scaling (for $X$ operation codes)
If $T N=0$ (unpacked data)
00 leading sign, overpunched, scaled
01 leading sign, separate, scaled
10 trailing sign, separate, scaled
11 trailing sign, overpunched, scaled
If $T N=1$ (packed data)
00 leading sign, separate, floating-point
01 leading sign, separate, scaled
10 trailing sign, separate, scaled
$l l$ no sign, scaled
SF = scaling factor
A two's complement binary number that gives the scale point position for scaled decimal numbers. The decimal point is assumed to be immediately to the right of the least-significant digit. The scaling factor is treated as a power of ten exponent where a positive number moves the scaled decimal point to the right and a negative number moves it to the left. Since the SF field is 6 bits, the largest number expressible is $M$ $x$ 10**31 and the smallest number is $M \times 10 * *-32$, where $M$ is the value of the data described by the numeric operand descriptor.

This field is ignored if $\mathrm{S}=00$.
Example: If data $=12345, \mathrm{~S}$ is not 00 , and $\mathrm{SF}=-3$, the value is 12.345.
$A M=$ address register modification, used when $A R=1$ in $M F$ field

## INDIRECT WORD

The basic instruction word containing the operation code is followed by either zero, two, or three descriptor words, with the number of descriptor words determined by the particular instruction. The descriptor words contain either the operand descriptor or an indirect word that points to the operand descriptor. When an indirect word points to the descriptor, the format of the indirect word is shown in Figure 5-9.


Figure 5-9. Indirect Word Format
The AR and REG fields are identical in function to the corresponding modification fields in the instruction word, except that the register content specified by the REG field of an indirect word is interpreted as word index only.

Indirect words can be generated with the ARG pseudo-operation as follows:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  | ARG | LOCSYM, RM, AM |

where:
LOCSYM - address
RM - register modification
$A M$ - address register modification
for example:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  | ARG | DFPRSS, 4 |

A flowchart of the operations involved in operand descriptor address preparation is shown in Figure 5-10. The chart depicts the address preparation for operand descriptor 1 of a multiword instruction as described by modification field 1 (MFI). A similar type address preparation would be carried out for each operand descriptor as specified by its MF code. A detailed description of the flowchart follows:

1. The multiword instruction is obtained from memory.
2. The indirect (ID) bit of MFI is queried to determine if the descriptor for operand 1 is present or is an indirect word.
3. This step is reached only if an indirect word was in the operand descriptor location. Address modification for the indirect word is now performed. If the AR bit of the indirect word is 1, address register modification step 4 is performed.
4. The $y$ field of the indirect word is added to the contents of the specified address register.
5. A check is now made to determine if the REG field of the indirect word specifies that a register type modification be performed.
6. The indirect address as modified by the address register is now modified by the contents of the specified register, producing the effective address of the operand descriptor.
7. The operand descriptor is obtained from the location determined by the generated effective address in item 6.
8. Modification of the operand descriptor address begins. This step is reached directly from 2 if no indirection is involved. The AR bit of MFl is checked to determine if address register modification is specified.
9. Address register modification is performed on the operand descriptor as described under "Address Modification with Address Registers" above. The character and bit positions of the specified address register are used in one of two ways depending upon the type of operand descriptor (i.e., whether the type is a bit string descriptor or a numeric or alphanumeric descriptor).
10. The REG field of MFI is checked for a legal code. If DU is specified in the REG field of MF2 in one of the four multiword instructions (SCD, SCDR, SCM, or SCMR) for which DU is legal, the CN field is ignored and the character or characters are arranged within the 18 bits of the word address portion of the operand descriptor.
11. The count contained in the register specified by the REG field code is appropriately converted and added to the operand address.
12. The operand is retrieved from the calculated effective address location.


Figure 5-10. Flowchart For Operand Descriptor Address Preparation

Operand descriptor address preparation is illustrated in the flowchart of Figure 5-10. Procedures for the preparation of bit string addresses and alphanumeric/numeric addresses follow.

## Bit String Address Preparation


$y, c$, and $b$ fields of descriptor with bit 3 of $y$ extended

where:
$\mathrm{Y}=\mathrm{WORD}+\mathrm{Y}$
$C=C H A R+c$
$B=B I T+b$

1. If (BIT + b) exceeds 8, a carry is generated to character position C and B $=(B I T+b)-9:$

$$
\begin{aligned}
\mathrm{BIT} & =7 \\
b & =5 \\
\mathrm{BIT}+\mathrm{b} & =12, \text { carry } 1 \text { to } \mathrm{C} \text { and } \mathrm{B}=12-9=3
\end{aligned}
$$

2. If (CHAR $+c+$ carry from B) exceeds 3 , a carry is generated to the word address and $C=(C H A R+C+c a r r y$ from $B)-4:$

CHAR $=2$
$c=3$
carry +1
$=6$, carry 1 to word address and $c=6-4=2$

First the data type designator (TA for alphanumeric, TN for numeric) is checked to determine the character size. If the data is in 9-bit characters, then the descriptor address and $C N$ fields can be added directly to the address register contents as follows:

$Y$ and $C N$ fields of the numeric or alphanumeric descriptor, bit 3 extended

contents of WORD \& CHAR positions of address register designated by bits $0,1,2$ of $y$
yields

modified character address

Bits 20-23 of the address register are ignored. CHAR is added to bits 18 and 19 of CN. Bit 20 of the descriptor is zero and is not used. If CHAR $+C N$ is greater than 3, a carry is generated to WORD $+y$ and CHAR $+C N=(C H A R+C N)$ -4.

If the data is in 4- or 6-bit characters, the 9-bit character representation contained in the CHAR and BIT portions of the specified address register is interpreted to determine the corresponding 4- or 6-bit character position within the memory word. Translation to a 4-bit character location can be accomplished as follows:

$$
C=2(C H A R)+[(B I T+4) / 9 \text { truncated }]
$$

If CHAR $=3$ and $B I T=7$,
then $C=2(3)+1=7$
If $C H A R=3$ and $\mathrm{BIT}=4$,
then $C=2(3)+0=6$

Translation to a 6-bit character location can be accomplished as follows:

```
C= = 9(CHAR)+BIT 
If CHAR = 3 and BIT = 7,
then }C=\frac{9(3)+7}{6}=
```

The remainder of 4 which represents the bit position within character position 5 is ignored. This means forcing the address register to point to the next lower character boundary.

The address modification can now take place.

$y$ and $C N$ fields of the numeric or alphanumeric descriptor, bit 3 extended

yields


For 4-bit character mode, if CN + CAR is greater than 7, a carry is generated to WORD +Y and $\mathrm{CN}+\mathrm{CAR}=(\mathrm{CN}+\mathrm{CAR})-8$.

For 6-bit character mode, a carry is generated to WORD $+Y$ when CN + CAR is greater than 5 and $C N+C A R=(C N+C A R)-6$.

In the next step of operand descriptor address preparation, as indicated in item 10 in the flowchart of Figure 5-10, the REG field is checked for a legal code. If DU is specified in the REG field of MF2 in one of the four multiword instructions (SCD, SCDR, SCM, or SCMR) for which DU is legal, the CN field is ignored and the character or characters are arranged within the 18 bits of the word address portion of the operand descriptor as follows:

Operand descriptor word address field (y) Character type (TA)


Where only one character is involved (SCM, SCMR), only character 0 is used.
In step ll, in the flowchart of Figure 5-10, the count contained in the register specified by the REG field code is appropriately converted and added to the operand address. The count conversion required depends upon the type of data.

Bit Operations. The bit count contained in the register is effectively divided by 36 to give a word count (WD) with a bit remainder (BR). Dividing the bit remainder by 9 gives a character count with a bit remainder. Thus the original bit count (BC) is converted to a word count, 9-bit character count (CC) and bit remainder, and is in proper form to add to the bit operand address. An example of the effective conversion is shown below:
bit count from register $/ 36=W D$ and $B R$

$$
B R / 9=C C \text { and } B C
$$

Expressed as a 24-bit address modifier

yields YCB:


Carries may occur from ( $B C+b m$ ) to ( $C C+c m$ ) and from ( $C C+c m$ ) to (WD + ym).

There are two conditions to note in forming WD:

1. If WD is a small number (expressible in less than 18 bits), it is right-justified in the 18-bit word area with zero-fill in the most-significant bit positions. Thus bit counts are always positive; they are not two's complement and there are no bit extensions.
2. If the bit count comes from the $A$ - or $Q$-registers, division by 36 may produce a WD greater than $2 * * 18-1$. In such a case, the result is interpreted modulo $2 * * 18$. For example, if the bit count is ( $2 * * 24$ )-1:

$=466,033$ with $\mathrm{BR}=27$
Thus, WD $=466,033-262,144=203,889$
And, $B R / 9=27 / 9=3$ with 0 remainder
So that, $W D=203,889$

$$
\begin{aligned}
C C & =3 \\
B C & =0
\end{aligned}
$$

No errors occur; the operation is legal and the results are predictable.

Character Operations. The character count contained in the register is divided by 4,6 , or 8 (depending upon the data type), which gives a word count with a character remainder. The word and character counts are then appropriately arranged in 21 bits (18-word address and 3 for character position) and added to the modified descriptor operand address. The appropriate carries occur from the character positions to the word when the summed character counts exceed the number of characters in a 36 -bit word. When the $A$ - or $Q$-registers are specified, large counts can cause the result of the division to be greater than $2 * * 18-1$, which is interpreted modulo $2 * * 18$, the same as for bit addressing.

As the final step, (12 in flowchart in Figure 5-10) the calculated effective address location is used to retrieve the operand.

## EXAMPLES:

| 1 | 8 | 16 | 32 |
| :--- | :--- | :--- | :--- |

* OPERAND DESCRIPTOR EXAMPLES

| MLR | , ,020,1 move blanks to output record |
| :---: | :---: |
| ADSC6 | , ,0 |
| ADSC6 | PRTOUT, 0,55+80-31 |
| MLR | move columns 31-80 |
| ADSC6 | RDWRK $+5,0,80-31+1$ to print columns 55-104 |
| ADSC6 | PRTOUT+9,0,80-31+1 |
| LDX7 | 31-I,DU ditto |
| LDX6 | 55-1, DU |
| LAR5 | =V18/RDWRK |
| LAR4 | =V18/PRTOUT |
| MLR | $(1,1,7),(1,1,6)$ |
| ADSC6 | , ,80-31+1,5 |
| ADSC6 | , , 80-31+1, 4 |
| LAR5 | =V18/RDWRK ditto |
| LAR4 | =V18/PRTOUT |
| LDX3 | 80-31+1, DU |
| MLR | $(1,1),(1,1)$ |
| ADSC6 | 5,0,83,5 |
| ADSC6 | 9,0, X3, 4 |

## ADDRESS GENERATION IN THE ES MODE

This subsection discusses the generation of effective addresses only insofar as it differs from the NS mode.

## Instruction Address Field And Reqister Formats

The instruction field and register used in the generation of an effective address are interpreted as follows.

## INSTRUCTION ADDRESS FIELD

Address preparation for all instructions starts with the address field of an instruction word (or the address field of an indirect word or data descriptor). All instruction words have the same format as shown in Figure 5-3.

Definitions for the individual fields of this format are found under "Single-Word Address Modification" in this section. The diagrams that follow start with only the address portion of an instruction field (bits 0-17).

## Address Modification With No AR Indicated

When bit $29=0$, no AR modification is specified. The sign ( S ) of ( y ) is extended 16 bits to the left, starting at bit 0 (rather than bit 3) as indicated below.


The $y$ field of an instruction/indirect word/data descriptor is interpreted as given in the two's complement form. Bit 0 is assumed as a sign. To generate the effective address, bit 0 is extended 16 bits to the left. Bit 17 expresses the word location. The effective address ( $Y$ ) field is $+/-128 \mathrm{KW}-1$. When the $A, Q$, or a GXn register is used in the $R$ modification of a basic instruction (single-word) or a vector instruction, bits 2 through 35 are treated as word address and bits 0 and 1 are ignored. An $A L / Q L$ specification in the tag field modification specifies 36 -bit $A / Q$ registers. An $A U / Q U$ specification results in an IPR fault. Address modification specified by the tag field is performed resulting in the effective address.

EXAMPLES:
$\left.\begin{array}{llll} & \text { I } & 8 & 16\end{array} \begin{array}{c}\text { Effective } \\ \text { Address }\end{array}\right]$

With no AR modification specified, address modification is processed in the same way as address modification in NS mode, with the exception of the AU/QU modification.

## Address Modification With AR Indicated

Address register modification is performed when instruction word bit $29=1$ or when the AR bit of a multiword instruction's MF field is 1.


AR $+y$ carry is ignored
Bits 3 through 17 of an instruction/indirect word/data descriptor are interpreted as given in a two's complement form. Bit 3 is assumed as a sign. Thus, the range of $Y$ is $+/-16 \mathrm{KW}-1$. To generate an effective address, bit 3 is extended 19 bits to the left. Bit 17 expresses the word location.

The address register ( ARn ) is extended to 36 bits as indicated in the previous format. ARn is interpreted as given in a two's complement form with bit 0 as a sign bit. In effective address generation, bit 0 is extended 4 bits to the left. Bits 0 through 29 are interpreted as a word address, bits 30 and 31 as a byte address within the word, and bits 32 through 35 as a bit address within the byte. If BIT > 8, BIT = 8 is assumed.

Every specification of an index register ( Xn ) is interpreted as specifying a 36 -bit GXn. An $A L / Q L$ specification in the register modification (R modification, REG modification, $N$ when RL $=1$ ) specifies the 36 -bit $A / Q$ registers. Any $A U / Q U$ specification results in an IPR fault. When GXn is used in the $R$ modification of a basic instruction (single-word instruction), bits 2 through 35 are treated as a word address.

When $G X / A / Q$ is used in the REG modification of a multiword instruction, bits 0 through 35 are treated as the number of characters specified by the bit number in the data descriptor.

Because effective address generation in ES mode involves sign extension, an instruction such as LDA LOCSYM causes a Bound fault if LOCSYM is greater than or equal to 128 K words, regardless of the instruction segment bound.
$\left.\begin{array}{llll} & 1 & 8 & 16\end{array} \begin{array}{c}\text { Effective } \\ \text { Address }\end{array}\right]$

## Tag Field Modification

In a basic instruction (single-word instruction), a tag field modification is performed after the AR modification. The tag field format follows:


The interpretation of a tag field and the accompanying modification method are the same as in the NS mode except that the address modification by the register A/Q/GXn/IC is altered as illustrated below. This applies to generation of the following:
an operand address in $R$ modification ( $t m=00$ )
an indirect word address in RI modification ( $\mathrm{tm}=01$ )
an operand address in IR modification ( $\mathrm{tm}=10$ )
The following should be noted with $A / Q / G X n$ modification:

1. EA (effective address) may be represented as Y.
2. The $G X \underline{n}$ specification code is identical to the $X \underline{n}$ specification code.
3. The $A / Q$ specification code is identical to the $A L / Q L$ specification code.
4. An AU/QU specification results in an IPR fault.

| 1 | 8 | 16 | Effective Address |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R-Type } \\ & (1) \end{aligned}$ | $\begin{aligned} & \operatorname{EAX2} \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & 1 \\ & B, 2 \end{aligned}$ | $\mathrm{Y}=\mathrm{B}+1$ |
| (2) | $\begin{aligned} & L D Q \\ & L D A \end{aligned}$ | $\begin{aligned} & =3, D L \\ & B, Q L \end{aligned}$ | $\mathrm{Y}=\mathrm{B}+3$ |
| RI-Type |  |  |  |
| Z A | $\begin{aligned} & \text { ARG } \\ & \text { ARG } \\ & \text { ORG } \\ & \text { ARG } \\ & \text { ORG } \end{aligned}$ | $\begin{aligned} & B \\ & A, 2^{\star} \\ & A+5 \\ & B, 5^{\star} \\ & B+1 \end{aligned}$ |  |
|  | - | - |  |
| (1) | $\begin{aligned} & \text { EAX2 } \\ & \text { LDA } \end{aligned}$ | $\begin{aligned} & 1 \\ & 2,2 * \end{aligned}$ | $\mathrm{Y}=\mathrm{B}+1$ |
| (2) | $\begin{aligned} & \text { EAXI } \\ & \text { STQ } \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{Z}, \mathrm{I}^{*} \end{aligned}$ | $Y=B$ |
| (3) | $\begin{aligned} & \text { EAX2 } \\ & \text { STA } \end{aligned}$ | $\begin{aligned} & 3 \\ & 2,2^{\star} \end{aligned}$ | $Y=A+5$ |
| IR-Type |  |  |  |
| 1 | 8 | 16 | Effective Address |
| (1) | $\begin{aligned} & \operatorname{LDQ} \\ & \operatorname{LDA} \end{aligned}$ | $\begin{aligned} & 3, \mathrm{DL} \\ & \mathrm{Z}, * \mathrm{OL} \end{aligned}$ | $\mathrm{Y}=\mathrm{B}+4$ |
| Z | $\dot{O R G}$ | B+1 |  |
| (2) | $\begin{aligned} & \text { EAX4 } \\ & \text { EAX5 } \\ & \text { STA } \end{aligned}$ | $\begin{aligned} & 3 \\ & 6 \\ & C, * 4 \end{aligned}$ | $\mathrm{Y}=\mathrm{Z}+9$ |
| C | $\begin{aligned} & \text { ARG } \\ & \text { ORG } \end{aligned}$ | $\begin{aligned} & B, * 5 \\ & z+3 \end{aligned}$ |  |



When IC modification is specified, effective address development is as follows:


## Carry ignored

The contents of the instruction counter extended on the left with 26 bits zero-filled is added to the contents of AR $+y$.

EXAMPLES:

|  | 8 | 16 | Effective <br> Address |
| :--- | :--- | :--- | :--- |

IC added to AR
(1)
(2)

| AWDX | $0, Q L, 3$ |  |
| :--- | :--- | :--- |
| AWDX | $1, Q L, 4$ |  |
| AWDX | $2, Q L, 2$ |  |
| SZN | TEST |  |
| TZE | TEST | $Y=I C+A R 3$ |
| TMI | $0, \$, 4$ | $Y=I C+$ AR4 |
| TRA | $0, \$, 2$ | $Y=I C+A R 2$ |
| - |  |  |
| ANDX | $1, A L, 2$ |  |
| LDA | $2, \$, 2$ | $Y=I C+A R 2$ |

When DU/DL modification is specified, effective address modification interprets the operand data as follows:

For DU


For DL


EXAMPLES:

|  |  | Effective <br> Address |
| :--- | :--- | :--- | :--- |

Compare GXI to AR3
(1)

EAXI A
GXI = address of A

Load AU with contents of AR2
(2)

| EAX3 | B |
| :--- | :--- |
| AWDX | $0,3,2$ |
| LDA | $0, D U, 2$ |

AR2=address of $B$
LDA 0,DU,2

Operand Descriptor Modification
When REG modification is specified in the MF field of a multiword instruction, it is processed as follows.

When $A / Q / G X n$ is specified
The 36 bits of $A / Q / G X n$ are used as the character number which is the character address.

An $A U / Q U$ specification results in an IPR fault.
1816 Address
(1) This moves the string "SOURCE" to the first six characters of $T O$. The contents of $X 3$ act as an offset into the source text.
LDX3 $=11, D L$

| $\cdot$ |  |
| :--- | :--- |
| ML $\dot{R}$ | $(, 1,3),, 040$ |
| ADSC9 | FROM,1,6 |
| ADSC9 | TO,0,6 |

- 

FROM ASCII 9,THIS IS THE SOURCE TEXT
TO BSS 2
(2) The string "LE " is moved to XB , starting at the third character of $X B$. The $Q$ register can be used in the same way.

LDA $\quad=4$,DL
-
$\operatorname{mLR} \quad(,,, A),(, \ldots, 1), 040$
ADSC9 XA,0,3
ADSC9 XB,2,3

|  | $\dot{~}$ |  |
| :--- | :--- | :--- |
| $X A$ | ASCII | 5, SAMPLE TEXT TO MOVE |
| $X B$ | BSS | 3 |

When IC is specified in the REG modification, it is treated as an 18-bit word address.

EXAMPLES:

$18 \quad 16 \quad$| Effective |
| :---: |
| Address |

The string "HIS IS" is moved to $Y$, beginning with the first character.

| EAX3 | $Y$ |  |
| :--- | :--- | :--- |
| AWDX | $0,3,2$ |  |
| $\cdot$ |  |  |
| MLR | $(,, 1 C),(1, \ldots), 040$ |  |
| ADSC9 | $3,1,6$ |  |
| ADSC9 | $0,0,6,2$ |  |
| ASCII | $4, T H I S$ IS THE TEXT |  |
| BSS | 2 |  |

When DU/DL is specified
DL - An IPR fault occurs.
DU - Permitted only in the SCD, SCDR, SCM, and SCMR instructions.

The effective address (EA(y)) generated by the operand descriptor is treated as follows.

Bits 16 through 33 of the effective address (EA(Y)) are interpreted as character data according to its data format (TA or $T N$ field of the descriptor).


For the SCM or SCMR instructions, only CHARO indicated in the diagrams is used. The shaded portions are ignored during effective address generation.

## ADDRESS DEVELOPNENT

## Virtual Memory Addressing

Virtual memory provides the processor with a virtual memory capability, consisting of a directly addressable virtual space of $2 * * 43$ bytes and the mechanisms for translating this virtual memory address to a real memory address. Memory paging is an integral part of the translation process for this conversion. An absolute addressing mode that allows bypassing the translation process is also provided. When the processor is operating in the absolute addressing mode, the virtual memory address and the real memory address are the same.

To provide for virtual memory management, assignment, and control, the $2 * * 43$ byte virtual memory space is divided into smaller units called working spaces, and segments.

- Working Spaces (WS)

The $2 * * 43$ bytes of virtual memory space are divided into 512 2**34-byte working spaces (WS). WS numbers used to generate a particular virtual memory address are obtained from one of the eight WS registers or a segment descriptor register ( $D R n$ ). The WS number is represented in a segment descriptor register either by the content of a specified WSR or by a 9-bit WSN field.

- Segments

A segment is part of a working space and may be as small as one byte or as large as 2**32 bytes for an extended segment. (GCOS disallows the use of contiguous working spaces for a single segment.) Thus, unlike the fixed size of a WS, a segment size is variable. Segments are described by a 72-bit descriptor.

When a virtual address is generated, the descriptor (more commonly referred to as the segment descriptor) is contained in a register such as the instruction segment register (ISR). For operands, the descriptor may be contained in other segment descriptor registers. The area of virtual memory constituting a segment is "framed" by the segment descriptor by defining a base value relative to the base of the WS and a bound value relative to the base of the segment.

Virtual memory affects memory address development for both instructions and operands in Privileged Master, Master and Slave modes of operation.

## OPERAND ADDRESS PROCEDURE

In the first phase of address generation, the effective address (EA) of the operand is generated as previously described for effective address generation. The EA is that address obtained after all register modification and indirect processing has taken place. It is an 18-bit word, 20 -bit byte, or 24 -bit bit address in the NS mode, and a 30 -bit word, 32 -bit byte, or 36 -bit bit address in the ES mode.

After the EA has been formed, the processor hardware forms the virtual memory address of the operand using the base, bound, and WS values from 1 of 9 segment descriptors. If bit 29 of the instruction for which the operand address is being prepared is zero, then the operand resides in the instruction segment and the base, bound, and WS from the instruction segment register (ISR) are used to form the virtual address of the operand; if bit 29 of the instruction is 1 , then descriptor register $\underline{n}$ ( $D R \underline{n}$ ) specified by bits 0,1 , and 2 of the address field of the instruction is used. Note that specifying DRn constitutes specifying ARn and vice versa.

When indirect EA development is involved, the following rules apply:
a. When $D R \underline{n}$ and $A R \underline{n}$ are involved (instruction bit $29=1$ ), $A R \underline{n}$ is applied only to the first address in a chain of indirect addresses. However, the base, bound, and WS from DRn are applied to each memory reference in the indirect chain.
b. When no $\operatorname{DR} \underline{n} / A R \underline{n}$ is specified (instruction bit $29=0$ ), the base, bound, and WS of the ISR are applied to each memory reference in an indirect chain.
c. A word in an indirect chain cannot specify a DRn.
d. An XEC or XED ${ }^{l}$ instruction does not constitute an indirect chain; therefore, the instruction executed may specify a different DRn than the XEC/XED instruction, or no DRn. If the instruction executed by the XEC/XED does not specify a DRn, the base, bound, and WS from the ISR are used to form the virtual address of the operand.

## INSTRUCTION ADDRESS PROCEEDURE

Virtual addresses for instructions are always formed using the value in the instruction counter (IC) and the base, bound, and WS from the ISR.

## Virtual Address Generation For NS Mode

For all memory accesses, a virtual address must be generated. The mechanics of generating the virtual memory address depend on whether the involved segment descriptor is a standard descriptor or a super descriptor. Thus, the procedure described below for generating the operand virtual address with a standard descriptor also applies to virtual address generation for accessing the instruction, argument, parameter, and linkage segments (the registers holding the descriptors that define these segments may only contain standard descriptors).

1. XED executes in NS mode only.

## STANDARD DESCRIPTOR NS MODE

The method of forming an operand virtual address with a standard descriptor is shown in Figure 5-11. If instruction bit 29=0, the ISR is used; if bit $29=1$, then DRn is used.


Figure 5-11. Virtual Address Generation Using Standard Descriptor (NS Mode)

The bound check is applied to the effective address at the byte level. The bound check is shown for byte or bit instructions; the checks for single-word or multiword instructions require inclusion of the base in upper- and lower-bound algorithms.

If a carry is generated when the EA is added to the base, an out-of-bound situation exists, resulting in a Bound fault.

The effective WSN is formed by ORing the low-order two bits of the working space number with bits 0 and $l$ of the sum of EA + BASE.

The bit address from the EA becomes the bit address of the virtual address.

SUPER DESCRIPTOR NS MODE
The method of forming an operand virtual address with a super descriptor is shown in Figure 5-12.

where: B-page byte WSN - working space number

Figure 5-12. Virtual Address Generation Using Super Descriptor (NS Mode)

## EXTENDED SEGGENT DESCRIPTOR NS MODE

The method of forming an operand virtual address with an extended segment descriptor is shown in Figure 5-13. It is the same as that using a standard segment descriptor except in the bound check.

where: B - page byte
WSN - working space number

Figure 5-13. Virtual Address Generation Using Extended Segment Descriptor (NS Mode)

## Virtual Address Generation For ES Mode

In the ES mode, a 36-bit effective address is added to a segment descriptor to generate a virtual address. The method used for generation of virtual addresses differs depending upon whether the related segment descriptor is a standard segment descriptor or an extended segment descriptor. Super descriptors must not be used for address generation in ES mode as any attempt to do so results in an IPR fault.

## STANDARD DESCRIPTOR ES MODE

The method of forming an operand virtual address with a standard descriptor in ES mode is shown in Figure 5-14. If instruction bit 29=0, the ISR is used; if bit $29=1$, then $D R \underline{n}$ is used.


Figure 5-14. Virtual Address Generation Using Standard Descriptor (ES Mode)

## EXTENDED SEGMENT DESCRIPTOR ES MODE

The method of forming an operand virtual address with an extended segment descriptor $(T=12)$ is shown in Figure $5-15$. It is the same as that using a standard segment descriptor except in the bound check.

where:

> B - page byte

WSN - working space number

Figure 5-15. Virtual Address Generation Using Extended Segment Descriptor (ES Mode)

## Absolute Addressing Mode

Virtual memory provides an absolute addressing mode. When the processor uses the absolute addressing mode, a virtual address is generated. However, the virtual address is not mapped to a real adaress; it is used as the real address with a maximum size limitation of $2 * * 28$ words ( 256 megabytes).

The processor utilizes the absolute addressing mode when the referenced working space register or descriptor (with working space number) contains WSN $=0$. In these cases, the upper two bits of the segment base are not OR'ed with the working space number. The absolute address mode is fully set by the direct value of the WSN.

To use the absolute addresing mode, the CPU must be in Privileged Master Mode. If these conditions are not satisfied, a Command fault occurs when an attempt is made to reference working space zero. The housekeeping bit is assumed 0 N when working space zero is referenced.

When the processor is in the absolute addressing mode, address preparation proceeds as in normal virtual address development. (Refer to Figure 5-16.)

| 0 |  | 0 8 |  |  | 4 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { EFFECTI VE } \\ & \text { WORKI NG } \\ & \text { SPACE } \end{aligned}$ | 9 | 4 | EFFECTI VE WORRI NG SPACE WORD ADDRESS | 30 | ${ }^{\text {B }}$ |
| $\backslash$ | Bits 9 ignore |  | , | s a 30-bit absolute byte for the operating system is performed by the hard |  | / |

Figure 5-16. Effective Absolute Address

## Paging

After generation of a virtual address, an address translation process for mapping a virtual memory address to a real memory address is performed by paging, in order to create a real memory address for accessing the real memory.

Paging does not differ between the NS or ES mode.

## ADDRESS TRANSLATION PROCESS

Memory paging is an integral part of the address translation process for mapping a virtual memory address to a real memory address. Each of the 512 working spaces is supported by one page table or one section table (SCT). The working space page table directory (WSPTD) is a 5l2-word table, indexed by a 9-bit WSN. A WSPTD entry contains the real memory address of a page table or section table. The section table consists of up to 4 K words called page table base words (PBW). Each PBW defines the real memory address of a page table. When paging is performed using section tables, PBWs cause the page table to be divided into 1 K blocks and allow them to be distributed throughout memory.

PAGE TABLE DIRECTORY WORD FORMAT
The format of the page table directory word is given in Figure 5-17.


Figure 5-17. Page Table Directory Word (PTDW) Format

0-17 The modulo 1024 base address (real memory address) of a page table (PT) or a section table (SCT).

18,19 Provide a hardware method to force the isolation of the WS. When one or more WS is allocated to a process, software will record in these bit positions of the associated PTDW, the relative WSN within the set of up to four possible numbers. These bits are used to check the WSN at transiation from a virtual memory address to a real memory address. An SCL2 fault occurs if the check fails.
$20=0$, the PT/SCT is not present. (A missing working space fault occurs.)
$=1$, the PT/SCT is present.
21 Ignored
$0=$ indicates a dense PT.
$1=$ indicates an SCT.
Reserved for future use.
24-35 The size of the PT/SCT.

- For a dense page table, bits 24 to 35 indicate the modulo 64 size of the PT.
- For a section table, bits 30 to 35 indicate the modulo 64 size of the SCT. Bits 24-29 are ignored.
o If bits 30 to 35 are zero, the size of 64 words is assumed.

PAGE TABLE BASE WORD FORMAT
The format of the page table base word is given in Figure 5-18.


Figure 5-18. Page Table Base Word (PBW) Format

0-17 Indicate the modulo 1024 base address (real memory address) of a dense page table.

18,19 Reserved for future use.
$20=0$, the PT is not present. (A missing working space fault occurs.)
$=1$, the PT is present.
21,22 Must be zero.
23 to 31 Reserved for future use.
32 to 35 Define the modulo 64 size of a dense page table. If 0 , the size of 64 words is assumed.

## PAGE TABLE WORD FORMAT

The format of the page table word is given in Figure 5-19.


Figure 5-19. Page Table Word (PTW) Format
Bits Description
0-17 The page modulo 1024 base address (real memory address).
18-27 Reserved for software use and may not be altered by the hardware.
28,29 Reserved for hardware use and may be changed by the hardware.
Control Field:

30

- Processor page present/missing bit \}
$=0$, page is not in memory (missing) $\}$ Interpreted only
$=1$, page is in memory (present) $\}$ by processor

31

- Write control bit
$=0$, page can not be written
$=1$, page can be written

Bit 31 is \} interpreted by \} processor and \} IOP

## Control Field:

| 32 | ```- Housekeeping bit = 0, nonhousekeeping page = l, housekeeping page``` | Interpreted only by processor |
| :---: | :---: | :---: |
| 33 | - IOP page present/missing bi <br> $=0$, page is not in memory <br> $=1$, page is in memory (pr | \}Not inter- <br> preted byprocessor |
| 34 | ```- Page modified bit = 0, page was not modified = 1, page was modified``` | Interpreted only by processor |
| 35 | ```- Page access bit = 0, page was not accessed = 1, page was accessed``` | Interpreted only by processor |

When the processor accesses the page table word (PTW), the hardware checks bit 30. If bit $30=0$, a Missing Page fault occurs and no other faults that might be caused by the page table word are checked. Refer to the discussion of "Page Table Word Control Field Faults" in Section 6.

Note that the processor and the IOP have separate bits to indicate a missing page. Thus, during $I / O$, a page may be present to the IOP but missing to the processor or vice-versa. When a page is accessed by the processor, and the PTW is accessed in main memory by hardware, bit 35 of the PTW is set to 1 by the hardware.

When a write occurs to a page, and the modified bit in the page table word in associative memory is 0 , this bit is set to 1 and bits 34 and 35 of the page table word in main memory are set to 1 by the hardware.

Note that if a write occurs to a page, and the modified bit in the page table word in associative memory is 1 , no changes are made to the page bits. Software may have reset the page access bit, bit 35 , to zero. This bit remains zero under this condition.

## MAPPI NG THE VIRTUAL ADDRESS TO A REAL ADDRESS

If a prior memory reference to the same page has already mapped that page to real memory, and if that mapping is still present in the associative memory of the processor, then the mapping is accomplished by concatenating the Word field of the virtual address to the modulo 1024 real address of the page, to produce the real address for the memory reference. Otherwise, the mapping proceeds by locating and obtaining the Page Table Directory Word (PTDW).

If the PTDW indicates that the page table is not present (PTDW. $P=0$ ), then the mapping is not completed, and a Missing Working Space fault is generated. If the page table is present (PTDW. $\mathrm{P}=1$ ) but PTDW. $\mathrm{Q} \neq 1$, bits $0-1$ of the relative virtual address are compared and if they are not equal, then the mapping is not completed, and a Class 2 Security Fault is generated.

When a dense page table is used, the CPU interprets the virtual address as shown in Figure 5-20.

| 0 0 | $00$ |  | $\begin{array}{rl} 1 & 1 \\ 2 & 3 \\ \hline \end{array}$ |  | $\begin{array}{r} 33 \\ 01 \\ \hline \end{array}$ |  | 4 0 | $\begin{array}{r} 44 \\ 23 \\ \hline \end{array}$ |  | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { EFFECTIVE } \\ & \text { WSN } \end{aligned}$ | 9 | I | 4 | PAGE NUMBER | 18 | WORD | 10 | B |  | 4 |

Figure 5-20. Virtual Address

## Bits Description

0-8 Working space to be accessed.
9-12 Ignored
13-30 Page number is used as an offset or index into the PT for this WSN, for locating the PTW. The page number is relative to the PT base address (real memory address) which comes from the PTDW.

31-40 Determines which word within the 1024-word page is being addressed.

41-46 Byte and bit positions within the word, if applicable.

## LOCATING THE PAGE TABLE DIRECTORY WORD

The Page Directory Base Register (PDBR) contains the modulo 512 word address of the Working Space Page Table Directory (WSPTD). Figure 5-2l shows how the hardware uses the effective WS number from the virtual address as an offset into the WSPTD to obtain the Page Table Directory Word (PTDW) for address translation using a dense page table.

Figures 5-21, 5-22, 5-23, and 5-24 illustrate virtual to real mapping using a dense page table. In Figure 5-2l below, the dense page table base address in the PTDW is modulo 1024 words. PTW bits 0 to 17 are the modulo 1024W page start address.


Figure 5-21. Address Mapping Using A Dense Page Table
In Figure 5-22, the PDBR indicates the base (mod 512 words) of the 512-word WSPTD. The 9-bit effective WS number is combined with the 19 bits from the PDBR to generate the real memory address to access the WSPTD. The PTDW includes the real memory address (mod 1024 words) of the page table. The PT entry location is determined by the 18 -bit page number of the virtual address. The PTW includes the real memory address (mod 1024 words) of the page. The 10-bit word address field of the virtual address is combined with the 18 -bit real memory address of the page to generate a 28 -bit real memory word address. This generation is illustrated in Figures 5-22, 5-23, and 5-24.


Figure 5-22. PTDW Address

Virtual to real mapping through a Dense PT is shown in Figure 5-23.
The PTDW contains the base address ( 0 modulo 1024W) of the PT. The address of the PTW is equal to the base address plus the 18-bit page number. The mapping of the virtual address to the real address is completed when the PTW is obtained. The mapping is then saved by the hardware in the associative memory. The PTW contains the real address ( 0 modulo 1024 ) of the page. The 10 -bit word field of the virtual address is concatenated with the page real address to form the real word address.


Figure 5-23. PTW Address


Real address from PTW

Figure 5-24. Word Address

## SECTION TABLE

The section table allows the page table for a working space to be fragmented into sections. The PTDW specifies the base of the section table, which contains up to 4 K of page table base words (PBW), each of which defines a page table for a section. When a section table (SCT) is specified by the PTDW, the virtual address is interpreted as shown in Figure 5-25:

| 0 0 |  |  |  |  |  | 4 0 |  |  | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { EFFECTIVE } \\ & \text { WSN } \end{aligned}$ | 9 | SECTION NUMBER | 12 | PAGE NUMBER 10 | WORD | 10 | B <br> 2 | BIT | 4 |

Figure 5-25. Virtual Address
Bits Description
0-8 Working space to be accessed
9-20 Section number. An offset of the SCT base for accessing the PBW in the SCT. The SC number is a value relative to the SCT base indicated by the PTDW.

21-30 Page number is used as an offset or index into the PT for this WSN, for locating the PTW. The page number is relative to the PT base address (real memory address) indicated by the PBW.

31-40 Determines which word within the 1024-word page is being addressed

41-46 Byte and bit positions within the word, if applicable

Figure 5-26 illustrates virtual to real mapping when using a section table.


Figure 5-26. Address Mapping Using A Section Table

Development of a word address from a section table is illustrated in Figures 5-27, 5-28, and 5-29.


Figure 5-27. PBW Address


Figure 5-28. PTW Address


Figure 5-29. Word Address

## ASSOCIATIVE MEMORY

After a virtual address has been mapped to a real address as described earlier, page table word information is stored in the associative memory (AM) in such a way that a subsequent reference to this page can be mapped in one step. The format of the data stored by an SCPR 16 from the associative memory is shown in Figure 5-30.

| $\begin{array}{r} 11 \\ 78 \\ \hline \end{array}$ |  | 3 3 3 3 3 3 <br> 0 1 2 3 4 5 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Page Number | Zeros | W | H | 0 | M | P |

Figure 5-30. Page Table Word Associative Memory (PTWAM) Format
Bits Description
0-17 The first 17 bits hold the page number
18-30 Zeros
31-35 Page control bits:
W - write

H - housekeeping
M - modified
P - parity on PTWAM storage

When an operand virtual address is mapped from an associative memory entry and the operation modifies the page, the hardware checks the modified (M) control bit. If the $M$ bit in the $A M$ entry is OFF, the processor turns the $M$ bit of the $A M$ entry $O N$, refetches the page table word for this AM entry from main memory, and turns the $M$ control bit in the page table word $O N$. The access bit in the page table word is also set $O N$ at this time, since it may have been turned OFF by the software. If the $M$ bit of the $A M$ entry is $O N$ at the beginning of the mapping, no change is required.

The associative memory is arranged in 64 rows by 2 columns. Each intersection of a row and a column contains a 35-bit entry like the one shown above.

Page table directory words from associative memory are stored by SCPR 16 with the following format.


Figure 5-31. Associative Memory Directory Word

## Bits Description

0-8 Working space number
9-24 Real virtual address (RVA) bits 2-17
25 When set $=1$ indicates parity error
26 When set $=1$ indicates full; 0 indicates empty
27 Round robin counter
$0=$ level 0
$1=$ level 1

28 Status of level A
$0=0 \mathrm{~N}$ $I=O F F$

29 Status of level B

$$
0=O N
$$

$$
I=O F F
$$

When set $=1$ indicates enable associative memory

The PTWAM directory word is obtained from the directory with its contents placed into the A register by the Store Central Processor Register instruction SCPR with tag $=17$. The word is loaded from the A register and put into the PTWAM directory by the Load Central Processor Register (LCPR) instruction. Both of these instructions must be used in Privileged Master mode.

The PTWAM has two levels, $A$ and $B$, and 64 columns from a total of 128 entries. The LCPR , 17 instruction causes the following A-register bits to be loaded into the directory word pointed to by the effective address:

| 0 | $->$ | Full/empty bit |
| :--- | :--- | :--- |
| $C(A)_{27}$ | $->$ | Round robin counter (RRO) |
| $C(A)_{28}$ | $\rightarrow$ | Level A set OFF |
| $D(A)_{29}$ | $\rightarrow$ | Level $B$ set OFF |

The PTWAM has only one full/empty $(F / E)$ bit. When $F / E=1$, both Level $A$ and Level $B$ are full. When $F / E=0$, the round robin counter (RRO) specifies whether or not level A is full. A typical operation sequence following execution of LCPR 17 specifies the full/empty states as follows:

| Entry | F/E | RRO | Level A | Level B |
| ---: | :---: | :---: | :--- | :--- |
|  | 0 | 0 | Empty | Empty |
| 1 | 0 | 1 | Full | Empty |
| 2 | 1 | 0 | Full | Full |
| 3 | 1 | 1 | Full | Full |
| 4 | 1 | 0 | Full | Full |

When a new address not contained in the associative memory has been mapped and the associative memory is full, the new entry replaces the older entry in the row (using the RRO algorithm).

The associative memory may be disabled (any further comparisons or matches are ignored) by:
a. Executing a CAMP instruction with effective address bits $16-17=1$.
b. Encountering an address compare of two or more columns in one of the 64 rows.

If one of the levels is OFF, the entry is still made in that level corresponding to the state of the RRO counter. On a subsequent PTW search, the OFF state of the level is recognized and a match is not permitted.

The associative memory is cleared whenever the following occurs:
a. The processor is manually initialized.
b. The processor is enabled, and the CAMP instruction is executed with effective addrss bits $16-17$ equal to 00 , 10 , or 11 . If E , bits $16-17=$ 01, the associative memory is disabled but not cleared.
c. The processor is disabled, and the CAMP instruction is executed with effective address bits $16-17=10$.
d. The processor is disabled, and the Load Page Table Directory Base Register (LPDBR) instruction is executed.

## CACHE MEMORY

A description of the visible portion of cache memory control follows. Cache directory data is returned to the A register on the instruction SCPR 15 from the entry selected by the effective address.


Figure 5-32. Cache Directory Word

## Bits <br> Description

0-12 Most significant 13 bits of the real memory address
13-14 Not used
15 Parity on bits 0-9 of the real memory address
Cache block full/empty bit (normal mode)
NOTE: When certain cache blocks are used by PATROL, these blocks are set to empty prior to normal use by the CPU.

Selected level parity error
18 Cache enable bit (1 = enable)
Cache block full/empty bit (PATROL mode)
Unused
21 Cache enabled for instruction fetch (1 = enabled)
Parity on bits $10-12$ of the real memory address
Cache to register flag ( $1=0 N$ )

```
24-25 Level 0,1 ON when = 1
26-27 Unused
28 Least recently used (LRU) register
29-33 Unused
34-34 Lockup fault register
```


## Address Truncation

The instruction set contains instructions that operate on words, double-words, 9-bit bytes, 6-bit characters, 4-bit characters, and bits. Instructions and indirect and tally words that specify 6- or 9-bit characters are considered word instructions. In accessing the operand, the full byte level virtual address is determined. The address is then truncated in accordance with the address type of the instruction, and the access is also in accordance with the type of instruction.

An exception to this procedure applies to the 8 -word instructions, such as LREG and SREG. The effective address is truncated to a modulo 8 word address prior to adding the base. Following the addition of the base, the virtual address is then truncated to a double-word address.

The user is responsible for ascertaining correctness of operation of an instruction as influenced by such address truncation.

## Bounds Checking

Virtual memory allows specifying the base and bound of a segment to the 9-bit byte level, enabling a finer level of security control. Because the processor interfaces with word-oriented main memories, certain restrictions are also imposed to minimize the impact on performance and hardware complexity. The size of a segment described by a super descriptor is modulo 2**26 bytes; therefore, the bounds checking is always the same: BOUND (lower extended with 26 one bits) $\geq$ LOCATION + EFFECTIVE ADDRESS. The following information applies only to standard descriptors and extended descriptors.

WORD AND DOUBLE-WORD OPERATIONS
Word, double-word, or a succession of word accesses as in the LREG and SREG instructions are made to real memory word or double-word boundaries. Segments that begin or end on byte or word positions and that do not correspond to word or double-word boundaries may be accessed by word or double-word instructions. The processor adds the 2-bit byte position held in an address register (if selected) to the byte position of the base before truncating the final virtual address to point to a word or double-word. If this truncation results in the virtual address dropping below the base value, a lower bound check will declare an out-of-bounds condition in this case and a Bound fault occurs. Thus, the first word or double-word of a segment may be accessed with word-oriented instructions only when the word or double-word is entirely within the segment.

Half-word accesses, such as the LXLn instruction, are treated as word accesses in both the lower-and upper-bounds check. If a segment begins in the middle of a word, the LXLn and SXLn instructions cannot be used to access the lower half-word. If the segment ends in the middle of a word, the LDXn, $\operatorname{STXn}$, LXIn, ADXn, etc., instructions cannot be used to access the upper half-word.

The STCA, STCQ, STBA, and STBQ instructions store 6-bit or 9-bit characters into character/byte locations within a word. These are considered as word accesses and require the entire word to be within the segment.

Indirect and tally words that specify character/byte locations are considered as addressing words that must be fully contained in the segment. The virtual address is truncated to the next lowest word boundary (i.e., the character position in the base is not added to the character position held in the indirect and tally word).

NOTE: This information is included to provide a warning for users of the operating system and user software. If segments are "shrunk" (see the LDDn and CLIMB instructions), and the byte portion of the virtual base is changed, a word or double-word access to the new segment may be truncated to a different location within the segment.

All instruction segments must begin at a 0 modulo 8 location and end at a 7 modulo 8 location. Any transfer or CLIMB instruction that attempts to load the instruction segment register must specify a segment base whose 5 least-significant bits are $0 s$, and a segment bound whose five least-significant bits are ls. This condition allows the processor to access blocks of eight words fo: LPL, SPL, LREG, SREG, LAREG, and SAREG instructions with the assurance that if the first word is on an assigned page and is within the segment boundary, the other words will also be so located.

All descriptors loaded into the SSR, PSR, LSR, ASR, or DSDR registers must begin and end on double-word boundaries (the three least-significant bits of the base are $0 s$ and the three least-significant bits of the bound are ls).

BYTH OPERATIONS
For all 9-bit and 4-bit character operations using multiword instructions, the upper-bound check is made at the 9-bit byte level. A lower-bound check is not required since the effective address is always greater than or equal to zero.

For all 6-bit character operations using multiword instructions, the boundary checking is on a double-word basis, meaning that a double-word containing any 6-bit character of the operand must be fully in bounds. If access is attempted to a segment with a base or bound not on a double-word boundary, a Bound fault is generated.

BIT SIRINGS AND TABLE OF TRANSLATE INSTRUCIION
Multiword bit string instructions and the index table of the translate instructions (MVT, TCT, and TCTR) have double-word bound checking applied. Thus, a double-word that includes any part of these operands must be fully in bounds. If access is attempted to a segment that has a base or bound not on a double-word boundary, a Bound fault is generated.

## BOUND CHBCR EQUATIONS

The address truncation procedure described previously forces bounds checking to vary depending upon the type of instruction specified. The resulting three upper-bound and lower-bound checks are listed in Table 5-3. A Bound fault is generated if the bound checks are violated.

Table 5-3. Bound Check Equations

| Instruction | Bound Check |  |
| :---: | :---: | :---: |
| Double-Word (includes bit string and 6bit character instructions) | Uppe <br> Lowe | $\begin{aligned} & (B A S E+E A) 0-32\| \| 111 \leq B A S E+B O U N D \\ & (B A S E+E A) 0-32\| \| 000 \geq \text { BASE } \end{aligned}$ |
| Single-Word | Uppe <br> Lowe | $\begin{aligned} & (B A S E+E A) 0-33\| \| 11 \leq B A S E+B O U N D \\ & (B A S E+E A) 0-33\| \| 00 \geq B A S E \end{aligned}$ |
| Byte <br> (includes <br> 9-bit byte, <br> 4-bit byte) | Uppe <br> Lowe | EA 0-19 $\leq$ BOUND <br> Always satisfied |

The base, bound, and effective address (EA) addresses represented in the bound check equations are for 9-bit bytes. For 4-bit byte and bit instructions, the effective address represents the 9-bit byte in which these small quantities are contained. The single- and double-word bound check equations include the effect of address truncation; the truncated address is then extended to the largest byte contained therein for the upper-bound check and to the lowest byte for the lower-bound check. The byte checks refer to the byte accessed; in multibyte instructions such as MLR, the access checks are applied to each byte.

Physical accesses, which may be larger than those corresponding to a given instruction (and which therefore may include bytes not contained in the segment), are not bound checked beyond the byte range corresponding to the instruction.

## FAULTS AND INTERRUPTS

Faults and interrupts both result in an interruption of normal sequential processing, but there is a difference in how they originate. Generally, faults are caused by events or conditions that are internal to the processor; but interrupts are caused by events or conditions that are external to the processor. Faults and interrupts enable the processor to respond promptly when conditions occur that require system attention.

## DESCRIPTION OF FAULTS AND INTERRUPTS

When the processor responds to a fault, interrupt, or special systems entry (PMME), the ICLIMB version of the CLIMB instruction is executed. Because this is an inter-domain transfer of control, an entry descriptor is required; the entry descriptor is obtained from a fixed memory location. The interrupt, fault, special systems entry, and Backup fault entry descriptor locations (in real memory) are as follows:

Location (octal) Entry Descriptor
30-31 Interrupt
32-33 Fault
34-35 Special systems entry
40-41 Backup fault

## FAULT PROCEDURES

When a fault occurs, the processor generates the appropriate fault code and executes the ICLIMB version of the CLIMB instruction. During the safe store part of the ICLIMB, the generated fault code is stored along with a flag to indicate that the safe store frame is the result of the occurrence of a fault (bit ll of word 5 is set to 0 ).

If the fault occurred during a multiword instruction, the pointer and length registers will be saved in the safe store frame.

The second word of the "wired-in" ICLIMB instruction is assumed as described for interrupts. (Refer to "Interrupt Procedure" later in this section.)

If an entry descriptor is not found in the fixed fault vector location or if another fault should occur (e.g., a parity error) while the processor is attempting to CLIMB to the fault handler, the processor. attempts to obtain an entry descriptor from the Backup fault vector location. If this second location does not contain an entry descriptor, the processor enters the HALT state. If the second fault occurs prior to the transfer of control to the new domain at the end of the ICLIMB, then the safe store frame will overlay the original frame (with the same information execpt for fault code). If the second fault occurs during the transfer of domains, such as a page fault when obtaining the next instruction, then a second frame is filled specifying the new domain and the fault code of the type fault that caused the backup condition.

The processor is placed in the Privileged Master mode for the execution of the "wired-in" ICLIMB instruction. Upon exiting the ICLIMB, the processor remains in the Privileged Master mode if flag bit 26 of the new instruction segment register (ISR) is 1. If flag bit 26 of the new ISR is 0 , the processor cycles to Master mode.

## FAULT PRIORITY

Faults are organized into five groups to establish priority for the recognition of a specific fault when two or more faults occur at the same time in different groups. (Refer to Table 6-1.).

Only one fault within a priority group can be active at any one time. If two or more faults occur concurrently within a priority group, only the fault that occurs first through normal program sequence is recognized.

## FAULT RECOGNT TION

Processor-detected faults can be categorized in several ways. Table 6-1 lists the faults in order of the octal fault code, shows the priority assigned by the processor, and lists the priority group number.

Faults in Groups I and II cause the operations in the processor to terminate unconditionally.

Faults in Group V are recognized under the same conditions that program interrupts are recognized. Faults in Group $V$ have priority over program interrupts and also can be inhibited from recognition by engaging the inhibit bit in the instruction word.

Table 6-1. Processor Faults By Fault Code

| Fault Code | Octal Code | Fault Name | Priority | Group |
| :---: | :---: | :---: | :---: | :---: |
| 00001 | 02 | Bound (BND) | 9 | IV |
| 00010 | 04 | Master mode entry (mME) | 10 | IV |
| 00011 | 06 | Fault tag (FTAG) | 13 | IV |
| 00100 | 10 | Timer runout (TRO) | 23 | $v$ |
| 00101 | 12 | Command (CMD) | 8 | IV |
| 00110 | 14 | Derail (DRL) | 11 | IV |
| 00111 | 16 | Lockup (LUF) | 4 | II |
| 01000 | 20 | Connect (CON) | 22 | v |
| 01001 | 22 | Parity (PAR) | 7 | IV |
| 01010 | 24 | Illegal procedure (IPR) | 12 | IV |
| 01011 | 26 | Operation not completed (ONC) | 3 | II |
| 01101 | 32 | Overflow (OVF) | 6 | III |
| 01110 | 34 | Divide check (DIV) | 5 | III |
| 01111 | 36 | Execute (EXF) | 2 | I |
| 10000 | 40 | Security class 1 (SCLI) | 14 | IV |
| 10001 | 42 | Dynamic linking (DYN) | 15 | IV |
| 10010 | 44 | Missing segment (MSG) | 16 | IV |
| 10011 | 46 | Missing working space (MWS) | 17 | IV |
| 10100 | 50 | Missing page (MPG) | 18 | IV |
| 10101 | 52 | Security class 2 (SCL2) | 19 | IV |
| 10110 | 54 | Address trap (ADT) | 21 | IV |
| (See NOTE) | -- | Safe store stack (SSSF) | 20 | IV |

NOTE: The safe store stack overflow fault has no fault code because it may occur with any other fault. If a safe store stack fault occurs, the fault code is contained in bits 12-16 of safe store stack frame word 5. (Refer to Figures 8-7 and 8-8 for a description of the safe store stack).

## FAULT CATEGORIES

There are four general categories of faults:

1. Instruction-generated faults
2. Program-generated faults
3. Virtual memory-generated faults
4. Hardware-generated faults

## Instruction-Generated Faults

An instruction generated fault can be traced to the execution of a particular instruction. It may be an operating system service request or an illegally coded instruction. The instruction-generated faults are the following.

1. Master Mode Entry (MME)

A Master Mode Entry instruction was executed.
2. Derail (DRL)

A Derail instruction was executed.
3. Fault Tag

A fault tag address modifier (F) was recognized. Fault tag is a variation of the Indirect then Tally modification. Indirect cycles terminate upon recognition of $F$, and the operation is not completed. The tag field (bits $30-35$ ) of the instruction or indirect word is set to 40 (octal) to cause the Fault Tag fault.
4. Connect (CON)

The processor received a signal from a system controller indicating that some processor in the system executed a CIOC instruction directed to this processor.
5. Illegal Procedure (IPR)

The attempted execution of an illegal instruction sequence or modification generates an IPR fault. The attempted execution of a legal Master mode instruction in the Slave mode causes a Command (CMD) fault.

The attempted execution of any of the unassigned instruction operation codes generates an Illegal Procedure fault.

An IPR fault occurs for any register specification that contains a tag defined as illegal.

An IPR fault occurs when an attempt is made to repeat any multiword instruction with the use of the RPT, RPD, or RPL instructions ${ }^{1}$ or to XEC or XED ${ }^{2}$ any multiword instruction. (An XEC instruction may point to a multiword instruction; however, the descriptors for the multiword instruction must be stored in memory immediately following the XEC instruction.)

An IPR fault occurs for:
a. any attempt to address through a descriptor of type $T=7,10$, or 12-15 by any instruction
b. any attempt to address through a descriptor of type $T=5,8,9$, or 11 by any instruction other than CLIMB
c. any attempt to address through a descriptor of type $T=1$ or 3 by any instruction other than CLIMB, LDDn, or STDn
d. any attempt to address through a descriptor of type $T=1,3,5,8,9$, or 11 for vectors by the LDD or CLIMB instruction

An IPR fault occurs when a CITMB instruction is passing parameters ( $\mathrm{E}=$ $1, \mathrm{DRO}=0,2,4$, or 6 ) and attempts to use a vector that has $S$ and $D$ fields $=00,1760$ (octal) or 00, 1761 (octal) or $\mathrm{V}=10$ binary.

An IPR fault occurs when a $L D D \underline{n}$ instruction attempts to use a vector that has $S$ and $D$ fields $=00,1760$ (octal), or $V=10$ binary.

An IPR fault occurs when a LDPn instruction attempts to use an operand that has $S$ and $D$ fields $=00,1760$ (octal).

An IPR fault occurs when the $S$ and $D$ fields of a CLIMB instruction have $S$ $=00$ and $D=1761$, or 1763 through 1767 (octal).

An IPR fault occurs if the LDDn or CLIMB instruction specifies a shrink operation (normal or data stack) of a descriptor with $T=5$ or 7-15.

An IPR fault occurs during a CLIMB instruction when a valid entry descriptor does not refer to a standard descriptor ( $T=0$ ).

An IPR fault occurs if the OCLIMB version of the CLIMB instruction is specified and the Safe Store Bypass Flag is zero.

An IPR fault occurs during a CLIMB instruction that either was initiated by a fault or interrupt or encounters the special systems entry and the descriptor accessed from the fixed location is not $T=5,8,9$, or 11.

1. RPT, RPD, RPL execute in NS mode only.
2. XED executes in NS mode only.

An IPR fault occurs during the CLIMB instruction when the descriptor referenced by the $S$ and $D$ fields is not $T=0,1,2,3,8,9$, or 11 . Also, if this descriptor has $T=1$ or 3 , it must refer to a descriptor with $T=5,8,9$, or 11 or the fault will occur.

An IPR fault occurs during a Load Safe Store Register (LDSS) instruction if the descriptor to be loaded into the safe store register register (SSR):
a. does not have $T=1$ or 3
b. has $T=1$, but does not have flag bits $20,21,27$, and $28=1$ and flag bits 25 and $26=0$
c. has $T=3$ but does not have flag bits 20 and $21=1$
d. has a base that is not modulo-2 words (bits 33-35 are not equal to 000)

An IPR fault occurs during the Load Data Stack Descriptor Register (LDDSD) instruction if the descriptor to be loaded into the data stack descriptor register (DSDR):
a. does not have $T=0$
b. has a base that is not modulo-2 words (bits 33-35 are not equal to 000)
c. has a bound that is not 7 modulo-8 bytes (bits 17-19 are not equal to 111)
d. has flag bit 22 (store) $=1$

An IPR fault occurs during the Load Extended Address $\underline{n}$ (IDEAn)
instruction if the descriptor to be loaded does not have $T=4$ or 6 (super descriptor).

An IPR fault occurs during the Load Argument Stack Register (IDAS) and Load Parameter Segment Register (LDPS) instruction if the descriptor to be loaded:
a. does not have $T=1$
b. has a base that is not modulo-2 words (bits 33-35 are not equal to 000)
c. has flag bit 27 equal to 1 and a bound that is not 7 modulo-8 bytes (bits 17-19 are not equal to 111)

An IPR fault occurs when an unconditional transfer (TRA, TSXn), or a satisfied conditional transfer (TNZ, TPL, etc.) attempts to load a descriptor into the instruction segment register (ISR) that either does not have type $T=0$ or does not have a modulo-8 word base and bound. If this fault is detected, the ISR is not changed.

An IPR fault occurs in the CLIMB instruction when a standard descriptor $(T=0)$ that is to become a new ISR descriptor does not have a modulo-8 word base and bound. This fault occurs before the domain register are changed.

## Progran-Generated Faults

The program-generated faults occur through some action under the control of either the process itself or the operating system. There are four major categories of program generated faults, each of which has several subcategories:

## 1. Arithmetic Faults

a. Overflow (OVF). An Arithmetic overflow, exponent overflow, or exponent underflow has been generated. The generation of this fault is inhibited when the overflow mask is in the masked state. Subsequent clearing of the overflow mask to the unmasked state does not generate this fault from previously set indicators. The Overflow fault mask state does not affect the setting, testing, or storing of indicators.

For the automatic fault on truncation, the procesor executes the Overflow fault. Note that the overflow mask bit (indicator register) does not affect automatic fault on truncation.
b. Divide Check (DIV). A Divide Check fault is generated when the actual division cannot be carried out for one of the reasons specified below:

1) DIV instruction - if the dividend equals $-2 * * 35$ and the divisor equals zero or minus 1
2) DVF instruction - if the absolute value of the dividend is greater than or equal to the absolute value of the divisor or if the divisor equals zero
 DFDI instr's. zero
3) DV2D, DV3D - if the divisor equals zero or if the instructions quotient is to be stored in scaled format and the calculated length required for the quotient is greater than 63.
2. Elapsed Time Interval Faults
a. Timer Runout (TRO). This fault is generated when the count in the timer register reaches zero and cycles to minus 1 . If the processor is in Privileged Master mode, the recognition of this fault will be delayed until the processor returns to the Master or Slave mode. This delay does not inhibit the counting in the timer register. (Refer to the Disconnect (DIS) instruction in Section 8 for the exception to this action.)
b. Lockup (LUF). The processor remains inhibited for greater than the lockup time. Examples of this condition are the coding TRA * or the continuous use of the inhibit bit.

Master mode lockup time is set at 128 milliseconds and Slave mode lockup time is specified by the lockup fault register as seen in the settings below. These times can be loaded in Privileged Master mode using the Load Central Processor Register (LCPR) instruction with the register specified in the tag field.

Settings of the Lockup fault register are as follows:
Bits 34-35 Milliseconds

| 00 | 8.0 |
| ---: | ---: |
| 01 | 16.0 |
| 10 | 32.0 |
| 11 | 64.0 |

c. Operation Not Completed (ONC) This fault is generated due to one of the following conditions:

1) No system controller is attached to the processor for the address specified.
2) Operation is not completed. An ONC fault can be generated by disabling the SCU ports via program control while the program is being executed.

NOTE: A ONC fault can also be generated by hardware malfunction.
3. Command Faults
a. Attempted execution of instructions requiring Privileged Master mode when the processor is not in Privileged Master mode.
b. Attempted use of working space register zero in Slave mode, or attempt access to working space zero when the processor is not in the Privileged Master mode.
c. Used a vector in Master mode or Slave mode with an LDDn or LDPn instruction that specifies $S=00$ and $D=1761,1763$, or 1764 (octal) (type change, DSDR or SSR).
d. A connect instruction addressed to a halted or disabled port. An entry is made in the port's connect queue even though the port is halted or disabled.

NOTES: 1. A fault or interrupt places the processor in the Privileged Master mode for the execution of the "wired-in" ICLIMB instruction.
2. If a CLIMB instruction specifies the special system entry version (PMME), this fault is not checked for the access of the new ISR.
4. Bound (BND) This fault is generated when:
a. No physical memory exists for the effective address.
b. An address is outside the segment boundary.
c. An attempt is made to use absolute addressing or dense paging with a relative virtual address $\geq 2 * * 28$ words.
d. An attempt is made to access the contents of an empty segment (flag bit $27=0$ ) of a type $T=0,1$, or 4 segment.

NOTES: 1. When "pushing" descriptors on the argument segment during the execution of the SDRn or CLIMB instruction, the fault does not occur if flag bit 27=0 but does occur if ASR bound plus 8 bytes $>8192$ bytes ( 2 K words).
2. If this fault occurs for any version of the CLIMB instruction, it is generated when the new descriptor for the instruction segment register (ISR) is obtained.
e. An attempt is made to access the contents of a type $T=0,1,2$, or 3 segment and:

1) The upper or lower bound is exceeded.
2) The addition of the base and the effective address fields produces a carry.
f. An attempt is made to access the contents of a type $T=4$ or 6 segment and:
3) The bound field is exceeded.
4) The addition of either the location and effective address fields or the location, effective address, and base fields produces a carry.
g. The E field equals 1 during the execution of the CLIMB instruction, descriptor register 0 contains a $T=1$ descriptor (parameters are framed by descriptor register 0 ), and $\mathrm{P}+1>\mathrm{DRO}$ bound, or DRO flag bit $27=0$ (bound not valid).
h. Boundary violations occur in the shrink operation as indicated in the description of the LDDn instruction in Section 8, or when preparing descriptors during a CLIMB instruction.
i. An attempt is made to execute a multiword instruction that specifies 6-bit or bit string data in a segment whose base or bound is not modulo-2 words.

Virtual memory-generated faults are:

1. Security Fault, Class 1 (SCLI) occurs as follows:
a. Upon an attempt to obtain instructions via a sequential instruction fetch, an unconditional transfer, a satisfied conditional transfer, or a CLIMB instruction in one of the illegal processor modes specified in Table 6-2.

Table 6-2. Processor Modes

| Bit Status | Privileged Master Mode | Master Mode |  | Slave Mode | IllegalCombinations(1) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master Mode bit in indicator register (IR) | ON | ON |  | OFF | ON | OFF | OFF | OFF |
| Privileged bit in instruction segment register | ON | OFF |  | OFF | ON | ON | ON | OFF |
| Housekeeping bit 32 in page table word (PTW) for the instruction(2) | ON | ON | OFF | OFF | OFF | ON | OFF | ON |

(1) Results in a Security Fault, Class 1
(2) The housekeeping bit is assumed to be ON when working space zero is referenced and the processor addresses real memory directly. (There is no page table from which to retrieve the housekeeping bit.)
b. Upon attempt to modify a housekeeping page of a type $T=0,2,4$, or 6 segment in Master mode

Housekeeping pages of type $T=1$ or 3 segments may be modified in Master mode under the following conditions:

1) CLIMB instruction - Safe store and push parameters on the argument stack
2) $\operatorname{SDR} \underline{n}$ instruction - Push to the argument stack
3) STDn instruction - If instruction bit $29=1$ and $D R m$ is $T=1$ or 3
c. Upon an attempt to access or modify a housekeeping page of a type $T=$ $0,2,2,4,6$ segment in Slave mode.

NOTE: When a CLIMB instruction is executed in Slave mode and it invokes the special systems entry (PMME), the Security fault, class 1 occurs if $E=1, \operatorname{DRO}=0,2,4$, or 6 , and a housekeeping page is accessed.

This condition cannot occur for the SDRn instruction but occurs for the LDPn, LDDn, CLIMB, and STDn instructions as follows:

1) LDPn - operand accass
2) LDDIn - vector access(es) and data stack clear
3) CLIMB - vector access(es) and the access for the second word of the instruction If the system entry (PMME) is invoked, the fault detection is not overwritten.
4) STDㅡ - instruction bit $29=1$; DRm type $T=0,2$, 4, or 6
d. Upon an attempt to access or alter a nonhousekeeping page of a type $T$ $=1,3,8,9$, or 11 segment

This condition only occurs for the LDDn, LDPn, CLIMB, SDRn, and STDn instructions. Any other reference to a type $T=1$ or 3 segment causes an IPR fault. The conditions under which the Security Fault, class 1 , can occur are:

2. Dynamic Linking Fault (DYN)

A Dynamic Linking fault occurs if the S, D field of a programmed CLIMB (CALL, LTRAS, LTRAD) points to a dynamic linking descriptor ( $T=5$ ), or to an indirect descriptor ( $\mathrm{T}=1$ or 3 ) which points to a dynamic linking descriptor. Any attempt by any other instruction to address through a dynamic linking descriptor causes an IPR fault.
3. Missing Segment Fault (MSG)

A Missing Segment fault is generated when an attempt is made to access memory using a segment descriptor whose flag bit 28 equals zero. This condition can occur only with descriptor types $T=0,1$, or 4.
4. Missing Working Space Fault (MWS)

A Missing Working Space fault is generated during virtual to real memory mapping when the word obtained from the working space page table directory has bit 20 (page table or section table missing/present) equal to zero.
5. Missing Page Fault (MPG)

A Missing Page fault is generated during virtual to real memory mapping when the page table word has bit 30 (page missing/present) equal to zero When a Missing Page fault occurs, the processor stores an appropriate value in FRTRY to indicate whether or not the fault is recoverable if software supplies the missing page and returns to the program.
$0=$ Missing Page fault is not recoverable
$1=$ Missing Page fault is recoverable
Word 5, bit 0 of the safe store frame is defined as the retry flag (FRTRY). FRTRY has a defined value only when a Missing Page fault occurs. The value of FRTRY is undefined for all other faults.

When a Missing Page fault occurs, the processor stores an appropriate value in FRTRY to indicate whether or not the fault is recoverable if software supplies the missing page and returns to the program.
$0=$ Missing Page fault is recoverable
$1=$ Missing Page fault is not recoverable
Recoverable means that if the faulting instruction did not modify the instruction being executed or any of its string descriptors, and if software pages in the missing page updates the PTW and OCLIMBs, then execution is resumed exactly as if the fault had not occurred, except for the time delay.

The only reasons for which the processor sets FRTRY $=1$ (not recoverable) in the safe store frame are:

1) Occurrence of a Missing Page fault while executing an RPT, RPD, or RPL instruction ${ }^{1}$.
2) Occurrence of a Missing Page fault while executing an instruction pointed to by an XEC or XED ${ }^{2}$ instruction
1. RPT, RPD, RPL execute in NS mode only.
2. XED executes in NS mode only.
3) Occurrence of a Missing Page fault during an indirect and tally operation

Before the EIS numeric, MVE, DTB, or BTD instructions execute, all pages containing parts of the operands and pages in which the results are to be stored must be in memory concurrently. Thus, in processing a Missing Page fault on one of these instructions, the paging software should not remove one of the pages referenced by the instruction; otherwise, upon return to the instruction, another Missing Page fault will occur.
6. Security Fault, Class 2 (SCL2)

A security Fault, class 2, is generated for the following field violations on descriptors and page table words:
a. In a segment descriptor, if an attempt is made to violate flag bits $20,21,22$, or 25 (read, write, store, or execute) as follows:

1) An attempt is made to read any type of data (except instructions for execution and for the ISR in the CLIMB instruction) from a segment whose descriptor has flag bit $20=0$ (read not allowed)
2) An attempt is made to alter (write) a segment whose flag bit $21=$ 0 , except when pushing descriptors on the argument stack during the CLIMB or SDRn instructions
3) An attempt is made to store data into type $T=1$ or 3 segments using the STDn instruction and the descriptor being stored does not have store permission (bit 18 of an entry descriptor with type $T=$ 8, 9, or 11; bit 22 for all other descriptor types)
4) An attempt is made to execute a transfer instruction to a segment in which the execute control flag (bit 25) does not equal 1. This fault is also detected in the CLIMB instruction when the new ISR is obtained before any registers have changed
b. In a page table word, if an attempt is made to violate flag bit 31 (write control)

A Security fault, class 2, is generated when bits 18 and 19 (working space access control) of the page table directory word do not match bits 0 and 1 of the 36 -bit relative virtual address (attempt to violate working space).

This fault is also generated during the execution of the OCLIMB version of the CLIMB instruction if the data being loaded from the safe store frame is incorrect as follows:
a. The descriptor to be loaded into the ISR does not have the following format:

1) Type field $T=0$
2) Flag field bits 25,27 , and $28=1$
3) Base field $=0$ modulo-32 bytes
4) Bound field $=31$ modulo-32 bytes
b. The descriptors to be loaded into the PSR and ASR do not have the following format:
5) Type field T - 1
6) Base $=0$ modulo- 8 bytes
7) Bound $=7$ modulo-8 bytes when flag bit $27=1$
c. The descriptor to be loaded into the LSR does not have the following format:
8) Type field $T=1$
9) Flags field bits $20,23,27$, and $28=1$, and bits $21,24,25$, and $26=0$.
10) Base field $=0$ module-8 bytes
11) Bound field $=7$ modulo-8 bytes

A Security Fault, class 2, is generated on intersegment transfers when flag bit $25=0$ in the descriptor for the target segment.

## 7. Safe Store Stack Fault (SSSF)

The Safe Store Stack fault occurs to report to the operating system that the safe store stack has only one or two 64 -word or 80 -word frames remaining. Two different conditions cause a Safe Store fault.
a. If the safe store stack overflow occurs as a result of a CLIMB instruction, two frames are stored:

1) The first frame is the normal calling domain frame without the overflow flag set.
2) The second frame is set up to return control to the first instruction of the called domain.

The overflow flag is set. Control passes to the fault processor via the entry descriptor at real memory address 32-33 (octal).

The hardware detects a safe store overflow condition by assuming a worst case condition -- two full frames must remain available after a normal, successful CLIMB, or overflow will be reported. Thus, if in the NS mode the SSR bound --
< 191 words +3 bytes (allows three more 64-word frames)
safe store overflow occurs.
If the processor is in ES mode, the formula for the $\operatorname{SSR}$ bound is --
< 239 words +3 bytes (allows three more 80 -word frames)
b. While generating the safe store frame, the hardware updates the SSR base and bound to determine whether a Safe Store Stack fault should be indicated in the safe store frame together with the original fault or interrupt. If the fault or interrupt exhausts the safe store stack, the frame is stored with the safe store overflow flag set to 1 in word 5 bit 10. The original fault code or interrupt cell number is stored in word 5, bits 12-16. Control is passed through the entry vector at real memory address 32-33 (octal) to the fault processor. (The Safe Store Stack fault is not executed; a separate safe store stack frame is not stored.) The SSR points to the current stack frame (i.e., the one just laid down). The bound includes the current frame plus any available stack space.

NOTE: GCOS monitors the SSSF bit in each fault or interrupt frame in the safe store stack and initiates appropriate action whenever this bit is set to 1 .
c. Refer to Figures 8-7 and 8-8 for a description of the safe store stack.
8. Backup Fault

A Backup fault occurs if a fault or interrrupt occurs during the initiation of a "wired-in" ICLIMB instruction, of if any fault occurs during the execution of this ICLIMB.

A Backup fault also occurs if there is an SSR Bound fault. A succession of Safe Store Stack faults without any increase in the safe store frame bound, causes an SSR Bound fault.

A safe store frame is not laid down for the Backup fault. However, the Backup fault flag is set in the CPU mode register. If another fault, of any type, occurs with the Backup fault flag set, the CPU will halt. When a Backup fault occurs, software is advised to initiate a memory dump. Software is also responsible for resetting the Backup fault flag.

## Bardware-Generated Faults

The hardware generated faults generally occur because a failure occurred in the hardware. Hardware generated faults are:

1. Operation Not Completed (ONC). This fault is generated because one of the following conditions occurred:
a. The processor did not generate a memory operation within 1 to 2 milliseconds and is not executing the Delay Until Interrupt Signal (DIS) instruction.
b. The system controller terminated a double-precision cycle.
c. When returning to an interrupted multiword instruction, incorrect data is loaded into the Pointer and Length Registers.
2. Parity (PAR). This fault is generated when a parity error is detected in any of the following:
a. Single- or double-word fetch. If the odd instruction contains a parity error, the instruction counter retains the location of the even instruction.
b. Indirect word fetch. If a parity error exists in an indirect then tally word in which the word is normally altered and replaced, the contents of the memory location are unaffected.
c. Operand fetch. When a single-precision operand, $C(Y)$, is requested, the contents of the memory pair at $Y$ and $Y+1$, where $Y$ is even, or $Y-1$ and $Y$, where $Y$ is odd, are read from memory. The system controller does not report a parity error if it occurs in $C(Y+1)$ or $C(Y-1)$, but restores the $\mathrm{C}(\mathrm{Y}+1)$ or $\mathrm{C}(\mathrm{Y}-1)$ with its parity bit unchanged.
d. On any instruction for which the $C(Y)$ are taken from a memory location (this includes the "to storage" instructions such as ASA and ANSA), the processor operation is completed with the faulty operand before entering the fault routing.
e. On data from the system controller
f. On data from the processor data bus
g. On zone-address-command (ZAC) lines in the system controller and memory units

The generation of this fault is inhibited when the parity mask indicator is in the masked state. Subsequent clearing of the parity mask to the unmasked state does not generate this fault from a previously set parity error indicator. The parity mask does not affect the setting, testing, or storing of the parity error indicator.
3. Execute Fault (EXF). An Execute fault is generated by the maintenance interface and the command $E / F$ (Execute Fault) that forces the fault.

## MODE FAULTS

## Privileged Master Mode Faults

When the processor is in Priviliged Master (nonabsolute addressing) mode, all instructions must be fetched from housekeeping pages of type $T=0$ segments. An attempt to obtain an instruction from a nonhousekeeping page causes a Security Fault, class 1. An exception applies for those instructions executed by an XEC or XED ${ }^{1}$. Such instructions may be accessed from either housekeeping or nonhousekeeping pages.

References to type $T=0,2,4$, and 6 segments to access or alter data other than instructions may be to either housekeeping or nonhousekeeping pages. References to type $T=1$ and 3 segments for descriptors must be to housekeeping pages or a Security fault, class 1, is generated.

## Master Mode Faults

When the processor is in Master mode, instructions may be fetched from housekeeping or nonhousekeeping pages of type $T=0$ segments; operands may be fetched from housekeeping or nonhousekeeping pages of type $T=0,2,4$, or 6 segments. However, operands may not be stored on housekeeping pages (only Privileged Master mode instructions may modify these housekeeping pages); any attempt to modify a housekeeping page in Master mode causes a Security fault, class 1.

The only instructions that may modify type $T=1$ or 3 segments without generating an IPR fault are the CLIMB (safe store and pushing parameters on the argument stack), the SDRn, and the STDn instructions. For these operations, housekeeping pages must be referenced or a Security fault, class 1 , is generated.

## Slave Mode Faults

When the processor is in Slave mode, instructions must be fetched from nonhousekeeping pages of type $T=0$ segments. Attempt to obtain an instruction from a housekeeping page results in a Security fault, class l. Operands must be fetched from or stored into nonhousekeeping pages of type $T=0,2,4$, or 6 segments. Since descriptors in type $T=1$ or 3 segments are not treated as operands, they may be stored or fetched from housekeeping pages in Slave mode. Thus, the SDRn and STDn instructions may store the contents of a DRn in a type $T=1$ or 3 segment, but the page must be a housekeeping page; otherwise, a Security fault, class 1 is generated. Also, the LDDn, LDPn, and CLIMB instructions may obtain descriptors from a type $T=\overline{1}$ or 3 segment, but the page must be a housekeeping page; otherwise, a Security fault, class l, is generated.

[^1]Instructions that may refer to type $T=1$ or 3 segments (LDPn, LDDn, $S D R \underline{n}$, STDn, and CLIMB) must refer to a housekeeping page when obtaining or storing the identified descriptor or safe store data; otherwise, a Security fault, class 1, is generated.

Privileged instructions (such as LDSS, LDAS, and STSS) that load descriptors from type $T=0,2,4$, or 6 segments into registers, or store descriptors from registers into segments, do not require the housekeeping bit.

Nonprivileged instructions (such as STAS, STPS, and STDń) that store descriptors from registers into $T=0,2,4$, or 6 segments do not require the housekeeping bit. (However, the STDn instruction may refer to either main memory or descriptor memory.)

Nonprivileged instructions (such as STAS, STPS, and STDn) that store descriptors from registers into $T=0,2,4$, or 6 segments do not require the housekeeping bit. (However, the STDn instruction may refer to either main memory or descriptor memory.)

## MISCETHANEOUS FAULTS

## Segment Descriptor Flaq Faults

The flags field in a segment descriptor provides the operating system software a procedure for assigning use attributes to the address space framed by the segment descriptor. Once assigned by software, these attributes defined by the flags field are hardware-enforced. The following is a discussion of the use of the flags field and the manner in which faults are generated upon an attempt to "violate" one of the flags. The definition of the flags field is described in Section 3 "Memory Organization".

1. Read/Write Permission Flags (bits 20-21). The read/write flags apply to memory accesses for operands, descriptors, and indirect words from $T=0$, 1, 2, 3, 4, and 6 segments (obtaining instructions from a segment is controlled by the execute flag). Thus, in preparing the operand address for a read-from-memory instruction (e.g., LDA), the hardware checks the read flag to determine whether or not a read from memory is allowed, the hardware terminates the operation with a Security fault, class 2, and the page accessed bit in the PTW is not set. In a similar manner, when preparing the operand address for store-to-memory instructions (e.g., STA), the hardware checks the write flag to determine whether or not a store operation is allowed in the segment; if not, a Security fault, class 2, is generated, the page accessed and modified bits in the PTW are not set, and the operand is not stored.

Write permission is not needed for the SDRn instruction, for pushing descriptors on the argument segment in the CLIMB instruction, or for the STDn instruction when bit $29=1$ and the descriptor in DRm has $T=1$ or 3.

When a read-alter-rewrite (RAR) operation (e.g., AOS instruction) is performed, the write flag is checked on the read cycle. Thus, if write permission is not allowed, a Security fault, class 2, occurs before the read portion is executed, preventing any change in the indicators.

All indirect operand address preparation requires that the segment have read permission to obtain the indirect word. For an Indirect then Tally operation, the segment must have both read and write permission; read permission to obtain the indirect word and write permission to store. If these permissions are not granted, a Security fault, class 2, is generated.

The segment descriptor contained in the instruction segment register (ISR) must have execute permission (see following description of execute flag).

Read permission is not required to access a current instruction segment. Thus, in preparing an operand address using the ISR (bit 29 of instruction $=0$ or, for multiword instruction, the AR bit of the MF field $=0$ ), a read-from-memory is always permitted independent of the read flag (write flag must still be checked as described above for a store operation). The execute flag overrides the read flag only when the descriptor is in the ISR.

When an XEC or XED ${ }^{l}$ instruction refers to its operand with bit 29 ON (using some DRn), the operand descriptor in the DRn must provide read permission (execute permission is not required).
2. Store By STDn Permission Flag (bit 22; or bit 18 of $T=8,9$, and 11 descriptors). This flag is checked by the hardware only during the execution of an STDn instruction that is to store a DRn in a $T=1$ or 3 segment. An attempt to save a $D R \underline{n}$ in a $T=1$ or 3 segment with the $D R \underline{n}$ store flag bit $=0$ causes a Security Fault, class 2.
3. Bit 23. This flag is undefined. The DPS 8000 does not support a bypass cache flag. Instead, the two instructions Store A Conditional on $Q$ (STACQ) and Store A Conditional (STAC) should be used by software when modifying PTWs. These instructions cause a read-lock/write-unlock sequence from/to memory. Cache is bypassed; if a cache hit occurs and the conditional test is satisfied, then the cache block is updated. (Refer the individual descriptions of STACQ and STAC in Section 8.)
4. Execute Flag (bit 25). The execute flag determines whether instructions from the segment may be executed. A segment that has execute permission does not require read permission in order to execute instructions; to execute instructions encompasses reading them from memory (instruction fetch).

1. XED executes in NS mode only.

The execute flag is checked by the hardware before a new instruction segment descriptor is loaded into the ISR during execution of the CLIMB instruction or one of the transfer instructions that has bit $29=1$. Thus, if an attempt is made to load the ISR with a descriptor of type $T=$ 0 that has flag bit $25=0$ (no execute), a Security fault, class 2, occurs.
5. Privileged Flag (bit 26). The privileged flag applies only to instruction segments. To load the ISR with a descriptor of type $T=0$ that has flag bit $26=1$ (privileged), the Master mode indicator bit must be ON (except during an OCLIMB, ICLIMB, PCLIMB, or GCLIMB instruction that either invokes the special systems entry or is the result of a fault or interrupt); otherwise, a Security fault, class l, occurs. With the processor executing in Privileged Master mode, operands and instructions executed by an XEC or XED may originate from nonprivileged segments. When the processor is in Master mode or Slave mode, the instructions executed by an XEC or XED may originate from a privileged segment; that is, the hardware does not check the privileged bit of the segment from which the XEC or XED instruction obtains the instructions to be executed.
6. Bound Valid Flag (bit 27). The bound valid flag specifies that the bound field of the descriptor is valid (the descriptor describes a nonempty segment). Any attempt to access an empty segment of type $T=0$, 1 , or 4 (flag bit $27=0$ ) results in a BND fault. The hardware does not allow the ISR to be loaded with the descriptor in which the bound is not valid. The bound valid flag has a somewhat different use with respect to the ASR in that descriptors may be pushed on the argument stack when the stack descriptor indicates not valid and ASR flag bit 27 is set to 1 by the hardware (see the CLIMB and SDRn instructions in Section 8).
7. Available Segment Flag (bit 28). The available segment flag indicates whether or not the segment is present in real memory (bit $28=1$ ). Any attempt to generate a memory address using a type $T=0$, 1 , or 4 segment descriptor that has bit $28=0$ (segment not availaable) causes a Missing Segment fault. The hardware does not allow the ISR to be loaded with a "missing" segment descriptor. For type $T=2,3$, or 6 descriptors, the segment present bit is assumed to be 1 and the segment must be available.

## Page Table Word Control Field Faults

Certain control field bits of the page table word (PTW) are monitored by the hardware and may cause particular faults to occur. Each bit of the PTW control field and associated faulting is discussed below (the PTW) format is described in Section 5.

1. Processor Page Present/Missing Control Field (bit 30). Each time the processor hardware fetches a PTW in mapping a virtual address to a real address, control field bit 30 is checked. If bit $30=0$ (page missing), a Missing Page fault is generated; if bit $30=1$ (page present), the operation continues.
2. XED executes in NS mode only.
3. Write Control Field (bit 31). The PTW control field bit 31 provides for controlling a memory write operation to the page level by processors and IMX. Even though the segment containing the page may have flag field write permission, writing (altering) the page may be denied at the page level. Thus, a memory store (write) operation requires both segment descriptor flag field write permission and PTW control field write permission. If a PTW has write permission, but the segment descriptor does not, the segment write condition takes precedence, causing a Security fault, class 2.

The segment descriptor write flag is checked during operand address preparation for a store-to-memory operation; if write permission is denied, the instruction is terminated and the PTW write control field is not checked.

Thus, when a store-to-memory operation proceeds to the point where the PTW is obtained, PTW bit 31 is checked. If bit $31=1$ (write permission), the operation continues; if bit $31=0$ (write denied), the operation terminates with a Security fault, class 2.
3. Housekeeping Control Field (bit 32). (Processor only) - The PTW housekeeping bit is used by the operating system to enable allocation in page units of use attributes depending upon the processor mode. (Allocations in the three processor modes are described below.) The hardware checks the PTW housekeeping bit on all instruction fetches and stores, and all segment descriptor fetches and stores. Instructions and operands must be contained in a segment described with type $T=0,2,4$, 6,12 , or 14 segment descriptor. The page may be either a housekeeping or nonhousekeeping page. The segment descriptors must be contained in a type $T=1$ or 3 segment, and the page must be a housekeeping page.

## a. Privileged Master Mode

When the processor is in Privileged Master mode, all instructions must be fetched from housekeeping pages of type $T=0$ segments. An attempt to obtain an instruction from a nonhousekeeping page causes a Class l Security Fault. An exception applies for those instructions executed by an XEC or XED. Fetching and storing of operands may be performed for both housekeeping and nonhousekeeping pages.

References to a type $T=0,2,4,6,12$, or 14 segment to access or alter data other than instructions may be to either housekeeping or nonhousekeeping pages. The segment descriptors must be contained in a type $T=1$ or 3 segment and the page must be a housekeeping page or a Class 1 Security Fault will be generated.
b. Master Mode

When the processor is in Master mode, instructions may be fetched from housekeeping or nonhousekeeping pages of type $T=0$ segments; operands may be fetched from housekeeping or nonhousekeeping pages of type $T=$ $0,2,4,6,12$ or 14 segment. However, operands may not be stored on housekeeping pages (only Privileged Master mode instructions may modifiy these housekeeping pages); any attempt to modify a housekeeping page in Master mode causes a Class 1 Security Fault.

Because segment descriptors are not processed as operands, the SDRn and STDn instructions may be used to store DRn content in type $T=1$ or 3 segments in housekeeping pages. All segment descriptor segment pages must be housekeeping pages or a Class 1 Security Fault occurs and the instruction is terminated.

## c. Slave Mode

When the processor is in Slave mode, instructions must be fetched from nonhousekeeping pages of type $T=0$ segments. Attempt to obtain an instruction from a housekeeping page results in a Class Security Fault. Operands must be fetched from or stored into nonhousekeeping pages of type $T=0,2,4,6,12$, or 14 segments. Since descriptors in type $T=1$ or 3 segments are not treated as operands, they may be stored or fetched from housekeeping pages in Slave mode. Thus, the SDRn and STDn instructions may store the contents of a DRn in a type $T$ $=1$ or 3 segment. in this case, the page must be a housekeeping page or a Class 1 Security Fault occurs. With the LDDn, LDPn, and CLIMB instructions, segment descriptors may be obtained from a type $T=1$ or 3 segment. In this case, the page must be a housekeeping page or a Class 1 Security fault occurs.
d. All Modes

Instructions that may refer to type $T=1$ or 3 segments (LDPn, LDDn, SDRn STDn, and CLIMB) must refer to a housekeeping page when fetching or storing the identified descriptor or safe store data; otherwise, a Class 1 Security Fault is generated.

Privileged instructions (such as LDSS, LDAS, and STSS) that load descriptors from type $T=0,2,4,6,12$ or 14 segments into register, or store descriptors from registers into segments, do not require that the housekeeping bit be set ON .

Non privileged instructions (such as STAS, STPS, and STDn) that store descriptors from registers into $T=0,2,4,6,12$, or 14 segments access normal memory areas and do not require the housekeeping bit. The STDn instruction accesses both normal memory areas and memory areas which contain segment descriptors.
4. IMX Page Present/Missing Control Field (bit 33). This bit is not monitored or changed by the processor hardware.
5. Page Modified Control Field (bit 34). Each time a processor performs a write (store) on a page and bit 34 of the PTW $=0$, the hardware sets bit 34 of the associated PTW = 1 to indicate that the page has been modified. No fault is associated with bit 34.
6. Page Access Control Field (bit 35). Each time a page is accessed by a processor (either read or write) and bit 35 of the PTW $=0$, the hardware sets PTW bit $35=1$ to indicate that the page has been accessed. No fault is associatd with bit 35.

## INTERRUPT PROCEDURES

The following is intended as a brief overview of the DPS 8000 interrupt procedures.

## System Controller Interrupts

The SCU has an interrupt mask register and eight interrupt level queues. There are eight mask bits, one bit for each interrupt level, plus one "all" mask bit. The SCU maintains a queue for each interrupt level. The queue lengths are fixed at 256 entries per level. The SCU "senses" the interrupt level field of the received interrupt words to determine which queue to use and places the interrupt words in the selected queue. Interrupt words are normally sent by the IMX upon completion of an I/O service. A CPU can also initiate an interrupt.

The queueing scheme used by the SCU is based on a first-in first-out rule at each interrupt level. The SCU processes the queue in response to the Read Interrupt Word (RIW) instruction. Interrupt level queue zero has the highest priority and seven the lowest.

The SCU sends an interrupt to all CPUs that are unmasked when there are entries in the queue. The SCU fetches one queue entry per RIW request, starting with the oldest entry of the highest priority interrupt level that is not masked.

When GCOS issues the RIW command it obtains the interrupt queue words. The CPU receives each 2 -word queue entry in the $A$ and $Q$ registers. With each RIW, GCOS tests the CPU's A and $Q$ registers to determine whether all unmasked interrupt queue entries have been serviced.

An entry descriptoris "wired-in" to support the ICLIMB instruction for interupts. The second word of this ICLIMB instruction has the following parameters:

E bit - (no parameters)
C field
bit 18 - 0 (index register 0 is not changed)
bit 19 - Ignored. The Master mode bit of the indicator register is set $O N$ but no descriptors are prepared.
bit 20 - Unused
bit 21 - Ignored
bit 22-23 - 0 (ICLIMB version)
S,D fields - Ignored. If an entry descriptor is not found at a fixed memory location, the processor generates a Backup fault.
(Refer to the CLIMB instruction format in Section 8.)
If an entry descriptor is not found at the fixed interrrupt vector location or if another fault occurs (e.g., a parity error) while the processor is attempting to CLIMB to the interrupt handler, the processor attempts to obtain an entry descriptor from the Backup fault vector location. If this second location does not contain an entry descriptor, the processor enters the HALT state. If the second fault occurs prior to the transfer of control to the new domain at the end of the ICLIMB, then the safe store frame will overlay the original frame (with the same information except for fault code). If the second fault occurs during the transfer of domains, such as a page fault when obtaining the next instruction, then a second frame will be filled specifying the new domain and the fault code of the type of fault that caused the backup condition.

The processor is placed in the Privileged Master mode for the execution of the "wired-in" ICLIMB instruction. Upon exiting the ICLIMB instruction, the processor will remain in the Privileged Master mode if flag bit 26 of the new instruction segment register (ISR) equals l. If flag bit 26 of the new ISR equals 0 , the processor will cycle to Master mode.

## Multiword Instruction Interrupts

If an interrupt occurs during a multiword instruction, the processor sets bit 30 of the indicator register to 1 . If the entry descriptor is type $T=11$, the pointer and length registers are saved in the safe store frame. Indicator register bit 30 is reset to zero (OFF), but is safe stored as a 1 (ON) in word 4.

Eight 36 -bit registers are used to store and load pointers for sending and receiving addresses and field lengths, and for other control information when a multiword instruction is interrupted.

## IC VALUES STORED ON FAULTS AND INTERRUPTS

If the safe store bypass flag in the option register equals 0, a safe store is executed for any fault or interrupt. A description of the safe store stack is given in Figures 8-7 and 8-8.

The instruction is stored in word 2. Words 0,1 are defined as illustrated. In word 5 , bit 8 is not used, but bits $17-18$ contain 00 . Word 47 is used for the timer register; word 5, bit 0 is for FRTRY; and words 48-5l contain mid-instruction interrupt recovery data for firmware.

The classes of faults and interrupts found in the safe store stack frame following a fault or interupt are described in Table 6-3. The designation of the fault group priorities is given in Table 6-1.

Table 6-3. Classes Of Faults And Interrupts (DPS 80)

| FAULT GROUP II - V |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { PROGRAMMED } \\ & \text { CLIMB } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAFE Store DATA | fault GROUP I | FAULTT I NOT IN 2-6 | FAULT ${ }^{2}$ DURING EIS | FAULT ${ }^{3}$ DURING TRANSFER | FAULT DURING TRANSFER IN CLIMB | $\begin{aligned} & \text { FAULT S } \\ & \text { DURING } \\ & \text { CLIMB } \end{aligned}$ | $\begin{aligned} & \text { FAULT } 6 \\ & \text { IN-LINE } \\ & \text { INSTR. } \\ & \text { FETCH } \end{aligned}$ | INTER  <br> INTER. T  <br> NOT  <br> DURING EIS  | RRUPT <br> INTER. 2 _2 <br> DURING EIS |  |
| WORDS 0-3 |  | INFORMATION REQUIRED BY PROCESSOR FOR RESTART AFTER FAULTS |  |  |  |  |  | N/A |  |  |
| WORB-17 | UNDEFINED | IC OF FAULTINGINSTRUCTION |  |  | IC OF "TRANSFERRED TO" INSTR. | IC OF FRULTING <br> INSTRUCTION |  | IC OF LAST COMPLETED INSTR +1 | $\begin{aligned} & \text { IC OF EIS } \\ & \text { INSTR. } \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { IC OF } \\ & \text { CLIMB } \\ & \text { INSTR }+2 \end{aligned}\right.$ |
|  | IOR 0 | 0 | 1 | 0 |  |  |  |  | T | 0 |
| $\begin{aligned} & \text { SEGID (IS) } \\ & \text { WORD } 5 \end{aligned}$ | CURRENT IS |  |  |  | $\begin{aligned} & \text { IS OF } \\ & \text { NEW INSTR. } \end{aligned}$ | IS PRIOR TO CLIMB | CURRENT 15 |  |  |  |
| laser, EWSNRVA <br> WORDS <br> 6-7 | last value of dsar: ewsn and rva correspond to last segment accessed |  |  |  |  |  |  |  |  |  |
| ISR WORDS 8-9 | Current |  |  |  | $\begin{aligned} & \text { ISR OF NEW } \\ & \text { DOMAIN } \end{aligned}$ | $\begin{aligned} & \text { ISR PRIOR } \\ & \text { TO CLIMB } \end{aligned}$ | CURRENT |  |  | $\begin{aligned} & \text { ISR PRIOR } \\ & \text { TO CLIMB } \end{aligned}$ |
| ASR  <br> WORDS $10-11$ <br> LSR  <br> WORDS $12-13$ <br> PSR  <br> WORDS $14-15$ | current |  |  |  | OF NEW DOMAIN | $\begin{aligned} & \text { PRIOR TO } \\ & \text { CLIMB } \end{aligned}$ | CURRENT |  |  | $\begin{aligned} & \text { PRIOR TO } \\ & \text { CLIMB } \end{aligned}$ |
| REGISTERS WORDS $16-47$ | last value of registers |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { SAFE STORE } \\ & \text { OF P } \mathrm{L} \\ & \text { WORDS } 48-49 \end{aligned}$ | IF ENTRY DESCRIPTOR T=11 |  |  |  |  |  |  |  |  |  |
| EVEN INSTR is FAULTING INSTR. IF SAFE STORED IC 15 | UNDEFINED | ${ }_{1 C_{17}}=0$ |  |  |  |  |  | N/A | $\mathrm{IC}_{17} \mathbf{0}$ | $\begin{aligned} & \text { IF IC17=0 } \\ & \text { CLIMB } \\ & \text { WAS EVEN } \end{aligned}$ |

NOTE: In general. DPS 80 will not change any register values on a faulting instruction (including TSS or RET). The one execption is a fault occurring on transfer at the end of the CLimb. In this case, the safestore dita will reflect the new domain.

The definition of the classes of faults and interrupts contained in Table 6-3 follows:

FAULT 1 - A group II to $V$ fault not covered by FAULT 2 through FAULT 6, including XECs and RPTs ${ }^{1}$. For XECs and RPTs, if a fault occurs on the "to" instruction, the faulting instruction is the XEC or RPT instruction

FAULT 2 - A group II to $V$ fault caused by a multiword instruction
FAULT 3 - A group II to $V$ fault that occurs while attempting to fetch "transferred to" instructions resulting from a TRA, TSXn, TSS, RET, or a satisfied conditional transfer

FAULT 4 - A group II to $V$ fault that occurs while attempting to fetch "transferred to" instructions resulting from a CLIMB instruction

FAULT 5 - A group II to $v$ fault that occurs on a CLIMB instruction prior to fetching "transferred to" instructions

FAULT 6 - A group II to $V$ fault that occurs on an inline instruction fetch
INTER 1 - An interrupt that occurs any time except during an interruptible multiword instruction

INTER 2 - An interrupt that occurs during an interruptible multiword instruction

The effective working space number (EWSN) and relative virtual address (RVA) are not valid for MME and DRL instructions for faults and interrupts that are not generated by the virtual memory hardware, since the EWSN and RVA always reflect the last segment accessed and the last indirect word for the fault tag. If the virtual memory hardware detects the fault, the EWSN and RVA will reflect the faulting segment that is referenced.

The instruction counter (IC) values stored in bits $0-17$ of word 4 of the safe store stack during faults and interrupts are described below:

1. Programmed CLIMB

IC of CLIMB + 2
2. Interrupt during multiword instruction or Connect, or Timer Runout faults during multiword instruction

IC of the first word of the multiword instruction
3. Interrupt after completed multiword or single-word instruction

IC of the next instruction

1. RPT, RPD, RPL execute in NS mode only.
2. Fault while attempting to fetch "transferred to" instructions resulting from a CLIMB instruction

IC of "transferred to" instruction
5. Safestore stack fault on programmed CLIMB

IC of "transferred to" instruction
6. Execute fault

IC undefined
7. Operation Not Completed, Lockup, or Bound faults

IC of faulting instruction +1
8. Connect or Timer Runout faults after completed multiword or single-word instruction

IC of next instruction
9. Any other fault

IC of faulting instruction +1

## SRETION 7

## MACHI NE INSTRUCTION FUNCTIONS

Many of the instructions available in the instruction repertoire are familiar to experienced users of large-scale computers. However, additional instructions have been provided to supply extended capability for character handling, decision making, and advanced programming techniques involving list processing. In addition, numerous instructions are provided that have capabilities for processing and moving bytes, BCD characters, packed decimal data, and bit strings, for vector operations, and for performing register to register operations.

## SI NGLE-WORD INSTRUCTI ONS

Single-word instructions provide for multiple variations by permitting the user to specify not only the type of address modification desired, but also the source and/or destination registers associated with particular operation codes. For example, the operation field for a Transfer and Set Index Register $\underline{n}$ (TSXn) instruction specifies the index in the operation field, leaving full address modification capability free for destination calculation.

The processor performs efficient operations on 6-, 9-, 18-, 36-, and 72-bit operands.

The following operations are performed by single-word instructions:

- Address Register Instructions
- Boolean Operations
- Comparison Operations
- Data Movement Instructions
- Data Shifting Instructions
- Effective Address to Register Instructions
- Fixed-Point Arithmetic Instructions
- Floating-Point Arithmetic Instructions
- Quadruple-Precision Instructions
- Master Mode Instructions
- Miscellaneous Instructions
- ES Mode Instructions
- Special Processor Instructions
- Transfer Instructions


## Address Reqister Instructions

Address register instructions allow for loading and storing of address registers. The number of bits loaded or stored depends upon whether the NS or ES mode is being used. Alter address register instructions are used to replace, increment, and decrement the content of the address register in word, character, or bit. These instructions perform operations between registers; they do not refer to memory. Special address register instructions, executable only in the NS mode, use the address registers to manipulate the address portion of numeric and alphanumeric operand descriptors. (Refer to the instructions specifications in Section 8).

## Boolean Operations

The logical operations AND, OR, and EXCLUSIVE OR are permitted between storage and the index registers, $A-$ and $Q$-registers, and the $A Q$-register.

## Comparison Operations

Comparison operations do not alter the contents of storage or the specified register, but merely set or clear the appropriate indicators as the result dictates. The compare instructions enable the user to make many types of program decisions.

Fixed-point compare instructions permit comparison of absolute values, (algebraic or characters); provide for tests of word fields; permit searches for identical, selectable word fields; and permit searches for a value within selectable limits.

Floating-point compare instructions are included for single- and double-precision operations on absolute values and algebraic values. All compare instructions are repeatable using the RPT, RPD, or RPL instructions. (Repeat instructions execute in NS mode only.)

## Data yovement Instructions

Character handling and manipulation are facilitated by "indirect and tally" (IT) address modification and by instructions for directly storing selected characters of the accumulator or quotient register. Instructions are also included for directly loading the index registers from either memory or the Aand Q-registers, directly storing any register into memory, and loading registers with the two's complement (negative) of the contents of the memory location specified.

## Data Shifting Instructions

Shifting is accomplished using an algorithm in which long shifts are executed essentially as fast as short shifts. The $A-$ and Q-registers can be shifted individually or as one unit. The shift commands include right- or left-shift arithmetic, right-shift logical, and left-shift rotate, (right-shift rotate is omitted because the high speed of the left-shift rotate makes the right-shift rotate unnecessary).

## Effective Address To Register Instructions

The Effective Address to Register instructions permit the effective address of such an instruction to be placed in any of the index registers, in the A-register, or in the Q-register. Thus, any effective address referenced frequently in a program can be stored in a register and used without lost processing time in repeatedly redeveloping the effective address. Furthermore, the instructions provide the user with the capability of transferring data among any of the index registers and to the A-register and the $Q$-register.

## Fixed-Point Arithmetic Instructions

Instructions for both fractional and integral multiplication and division afford the programmer freedom from scaling the results of such operations. Fractional multiplications are performed with the multiplicand in the A-register; the result appears in bit positions 0 through 70 of the AQ-register, automatically scaled with the binary point to the right of position 0. Integral multiplications are performed with the multiplicand in the $Q$-register; the result appears in bit positions 1 through 71 of the $A Q$-register, automatically scaled with the binary point to the right of position 71.

Fractional divisions use the full range of the AQ-register for the dividend; the quotient appears in the $A$-register with the remainder in the Q-register. The binary point is automatically scaled to the right of position 0 . Integral divisions have the dividend in the Q-register, with the binary point to the right of position 35. After division, the quotient is in the Q-register with the binary point automatically placed to the right of position 35; the remainder is in the $A$-register.

Normally, integer operations of divide and multiply occur in the Q-register, and fractional operations of divide and multiply occur in the A-register. This convention permits easy programming of fixed-point arithmetic operations.

Instructions are provided for combining the contents of memory locations directly with the contents of registers and storing the results in the same locations, without recourse to separate store instructions. In all such cases, the programmer can use the 18 -bit indexing registers, XO through $\mathrm{X7}$ in the NS mode, the 36 -bit general indexing registers, GXO through GX7 in the ES mode, and the 36 -bit A- and Q-registers. In effect, the Add and Subtract to Storage instructions make arithmetic accumulators of all available memory locations. In all such cases, the register contents are undisturbed.

## Floating-Point Arithmetic Instructions

Floating-point operations can be performed on both single- and double-precision data words; complete sets of data movement, arithmetic, and control instructions are provided for use in both types of operations. Unless otherwise specified by the programmer, the mantissas of all floating-point operation results, except divides, are automatically normalized by the hardware. In additions and subtractions, the operands are automatically aligned.

Operations on floating-point numbers are performed using an extended register composed of a 72-bit AQ-register, which holds the mantissa, and a separate 8-bit exponent register; operations on the exponent and mantissa are performed by two separate adders. The existence of separate exponent and mantissa registers and adders enables the programmer to efficiently intermix single- and double-precision instructions.

The floating-point instruction repertoire includes two special divide instructions: Floating Divide Inverted (FDI) and Double-Precision Floating Divide Inverted (DFDI). These instructions cause the contents of the memory location to be divided by the contents of the AQ-registers, the reciprocal of other divide instructions in the repertoire. Thus, regardless of whether the contents of the AQ-register must be a dividend or a divisor, the programmer can always perform a division without recourse to wasteful data movement operations.

Floating Negate, Normalize, Add to Exponent, and Single- and Double-Precision Compare instructions further facilitate effective programming.

The slave mode instructions providing rounded floating-point results include: FRD, DFRD, FSTR, and DFSTR.

The hexadecimal option may be used in floating-point operations to declare hexadecimal constants, either explicitly or by default. (Refer to Hexadecimal Floating-point Number in Section 2.)

## Quadruple-Precision Floating-Point Instructions

Quadruple-precision floating-point instructions provide arithmetic operations for which the exponents are handled as powers of 16 . In these operations, the $A Q$ register and the operand register (LOR) handle mantissas and the E register handles exponents. Results of these operations are automatically normalized.

## Privileged Master Mode Instructions

The following conditions must be satisfied for execution of these instructions.
O The Master Mode bit in the Indicator Register is ON.
O The privileged bit in the Instruction Segment Register (ISR) is ON.
o The housekeeping bit in the page table word for the instruction is ON . This bit is assumed as being $O N$ in the Working Space 0 Addressing mode.

When these conditions are not met a Command fault or a Class 1 Security fault occurs. (Refer to the instruction specifications in Section 8.)

## Miscellaneous Instructions

This catagory includes instructions which perform operations such as Binary-to- $B C D$ conversion, programmed faults, repeat instructions, and no-operation instructions (e.g., NOP).

## Special Processor Instructions

Slave mode instructions available to provide the operating system with program gating for multiprocessor configurations include: LDAC, LDQC, and SZNC. They provide for clearing the referenced memory cell to zero after the contents are transferred to the processor. The instruction STACQ provides for conditional storing in the referenced memory cell, based on the comparison of $Q$ with the operand word.

Privileged master mode instructions providing system information and control are LCPR, SCPR, RSCR, SSCR, STTA, and STTD.

## MULTI WORD INSTRUCTIONS

Multiword instructions fall into six general categories:

- Alphanumeric instructions
- Numeric instructions
- Bit string instructions
- Conversion instructions
- Edited Move Instructions


## Alphanumeric Instructions

Alphanumeric instructions permit moving, transliteration, editing, and comparing of alphanumeric data. The operands for these instructions (with the exception of comparisons) can be any combination of alphanumeric types (9-bit, 6-bit, or 4-bit) and are translated as part of the instruction execution to permit the different types of character strings to be manipulated in the same instruction.

## Numeric Instructions

Numeric instructions include decimal arithmetic functions in addition to moving, comparing, and editing of numeric data. Decimal add, subtract, multiply, and divide operations are permitted. The numeric instructions can be 2- or 3-operand instructions. The operands themselves can be either 9-bit or 4-bit packed decimal. The numbers employed as data can be floating-point with leading sign, scaled fixed-point with trailing sign, leading sign, or no sign. As with alphanumeric instructions, numeric instructions achieve these various characteristics within a single multiword instruction (in conjunction with associated operand descriptors).

## Bit String Instructions

Bit string instructions allow two bit strings to be compared on a bit-by-bit basis and Boolean operations to be performed to combine strings and set indicators.

## Conversion Instructions

Conversion instructions provide for decimal/binary and binary/decimal conversion.

## Edited Move Instructions

Both alphanumeric and numeric edited move instructions (MVE, MVNE, and MVNEX) utilize micro operations (MOPS) to perform editing functions. The sequence of micro-steps to be executed is contained in memory and is referenced by the second operand descriptor of the edited move instructions.

Micro operations provide alphanumeric and numeric edited move instructions with the capability to edit strings on a character-by-character or digit-by-digit basis, or in concatenated series of characters and digits.

Micro operations are not altered by their execution; therefore, a sequence of micro operations can be set to describe a data field and then can be used repeatedly by the edit instructions. A single instruction can perform a complicated edit function with great speed.

The special edit characters are contained in a hardware edit table and table entries are modified using micro operations designed for this purpose. Refer to "Micro Operations For Edit Instructions MVE, MVNE, and MVNEX" later in this section for detailed information.

## Multiword Instruction Capabilities

The capabilities of the multiword instructions are given below.

1. Decimal Arithmetic Capability
a. Data types as packed decimal and direct ASCII (may be intermixed)
b. Decimal arithmetic operands of 1 to 63 digits in length (including sign)
c. Numeric data as fixed-point and/or floating-point (intermixed fixedand floating-point data is allowed)
d. A full set of decimal arithmetic instructions (each is a multiword instruction with either two or three descriptor words) including add, subtract, multiply, and divide
e. All numeric instructions with a hardware rounding option
2. Data Manipulation Capability

Five native data modes - ASCII, BCD, packed decimal (numeric only), bit string, and EBCDIC
3. Data Movement Capability
a. Alphanumeric movement from left or right with character-fill
b. Character moves from 9-bit-byte or 8-bit-byte fields
c. Numeric move with fill and/or rounding and scale change
d. Bit string manipulation using any of 16 different Boolean operations
e. Radix conversion and transliteration instructions
4. Data Comparison Capability
a. Alphanumeric comparison with fill
b. Numeric comparisons between fields of the same or different format and character type
c. Bit string comparisons with fill
d. String scan for a match of one or two characters
5. Second-Level Indexing Capability

Eight address registers providing for second-level indexing for all instructions (including single-word instructions)

## ADDRESS RBGISTER INSTRUCTIONS

This set of instructions provides the capability for using address registers to manipulate the address portion of numeric and alphanumeric descriptors. If an address register is to be used in ađdress preparation, its usage is specified in the instruction word. All single-word instructions, to which address modification is applicable, have essentially the same machine instruction word format which hardware interprets differently depending on whether the processor is in the NS or the ES mode. (Refer to Section 5.)


Figure 7-1. Single-word Instruction With Address Modification

AR\# - One of eight address registers (0-7)
LOCSYM - Represents either address of operand or displacement from a base

DISPLACEMENT - (y) 15-bit displacement from the address register address (two's complement: values from $-16,384$ to $+16,383$ )

OP CODE - A 10-bit operation code field
I - Program interrupt inhibit bit
AR - If bit 29 is 1 , an address register is to be used and is specified by bits 0,1 , and 2 of the $y$ field. If bit 29 is 0 , no address register is used.

TAG - Tag field that controls all other address modification. If an address register is used on an instruction with indirect addressing, it is applied only on the fetch of the indirect word.

```
Tm - tag modifier
Td - tag designator
```


## Address Reqister Load

| LARn | $76 n$ (1) | Load Address Register $n$ |
| :--- | :--- | :--- |
| LAREG | 463 (1) | Load Address Registers |

## Address Reqister Store

SARn 74n (1) Store Address Register n
SAREG 443 (1)

## Alter Address Reqister Contents

This set of instructions provides the capability for replacing, incrementing, and decrementing the contents of an address register on either a word, character, or bit address basis. The operation is register-to-register, with no memory fetch involved.

The special instructions have the same instruction format:

|  | 0 3 | $\begin{aligned} & 11 \\ & 78 \\ & \hline \end{aligned}$ |  | 8 |  | $\begin{array}{lll} 3 & 3 & 3 \\ 0 & 1 & 2 \\ \hline \end{array}$ |  | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AR\# | S | Y | OP CODE | I | AR | MBZ | DR |  |

Figure 7-2. Alter Address Register Contents

AR\# - Selects address register to be altered.
S - Sign bit. (Refer to Section 5 for differences betwen NS and ES modes.)
y - A word displacement (no character or bit position included) used along with the contents specified in the DR field to alter the contents of the specified address register. Bit 3 provides negative (two's complement) or positive word displacement.

OP CODE - 10-bit operation code field.
I - Program interrupt inhibit bit.
AR - Address register bit.

ADDRESS REGISTER INSTRUCTIONS

If bit $29=1$, the sum of the $D R$ (in characters, words, or bits) and the $y$ fieid (in words) are added to or subtracted from the contents of the AR specified in bits 0-2.

If bit $29=0$, the above described sum or its two's complement is loaded into the $A R$ for addition or subtraction, respectively.

If the mnemonic is coded with X (for example, AWDX), bit 29 is forced to zero.

MBZ - Bits 30-31 must be zero.
DR - Displacement register. Specifies which register contains the displacement value. The register codes and register lengths are the same as those used in MF fields except that IC modification is illegal. (Refer to Table 5-2.) (Refer to "Multiword Modification Field" in this section.).

The operations for adding a value to the contents of an address register proceed as with effective operand address preparation from an operand descriptor, with the final results being stored in the specified address register.

The subtract operation differs only in that the contents of the register specified by the code in the DR field are first added to the $y$ field. This result is then subtracted from the actual contents of the address register or from the implied zero contents and the result is placed in the address register. The codes for DU, DL, and IC are illegal for the DR field and cause an IPR fault.

The indicators are unaffected by these instructions.

| A $4 \mathrm{BD}(\mathrm{X}$ ) | 502 (1) |
| :---: | :---: |
| A6BD ( X ) | 501 (1) |
| A9BD ( X ) | 500 (1) |
| ABD ( X ) | 503 (1) |
| AWD (X) | 507 (1) |
| S4BD ( X ) | 522 (1) |
| S6BD ( X ) | 521 (1) |
| S9BD (X) | 520 (1) |
| SBD ( X ) | 523 (1) |
| SWD (X) | 527 (1) |

Add 4-Bit Displacement to Address Register<br>Add 6-Bit Displacement to Address Register<br>Add 9-Bit Displacement to Address Register<br>Add Bit Displacement to Address Register<br>Add Word Displacement to Address Register<br>Subtract 4-Bit Displacement from Address<br>Register<br>Subtract 6-Bit Displacement from Address<br>Register<br>Subtract 9-Bit Displacement from Address<br>Register<br>Subtract Bit Displacement from Address Register<br>Subtract Word Displacement from Address Register

## Special Address Reqister Instructions

Special instructions provide use of address registers to manipulate the address portion of numeric and alphanumeric operand descriptors. These instructions may be used only in the NS mode. If an attempt is made to execute these instructions in the ES mode, an IPR fault occurs.

These special instructions have the following instruction format:


Figure 7-3. Special Address Register Instructions

| AARn | $56 n(1)$ | Alphanumeric Descriptor to ARn |
| :--- | :--- | :--- |
| ARAn | $54 n(1)$ | ARn to Alphanumeric Descriptor |
| ARNn | $64 n(1)$ | ARn to Numeric Descriptor |
| NARn | $66 n(1)$ | Numeric Descriptor to ARn |

## BOOLEAN OPERATI ON I NSTRUCTIONS

The logical operations AND, OR, and EXCLUSIVE OR are permitted between storage and the index registers, A- and Q-registers, and the AQ-register. These instructions use the single-word instruction format.

## Boolean Expressions

A Boolean expression is defined similarly to an algebraic expression except that the operators $*, /,+$ and - are interpreted as Boolean operators. Two types of boolean expressions are defined below:

1. The expression that appears in the variable field of a BOOL pseudo-operation uses Boolean operators.
2. The expression that appears in the octal subfield of the variable field of a VFD pseudo-operation uses Boolean operators.

## Evaluation Of Boolean Expressions

A Boolean expression is evaluated following the same procedure used for an algebraic expression except that the operators are interpreted as Boolean.

In a Boolean expression, the operators + , - , , and / have Boolean meanings, rather than their normal arithmetic meanings, as follows:

Operator Meaning Definition
$+$
OR, inclusive OR,
$0+0=0$ union
$0+1=1$
$1+0=1$
$1+1=1$

EXCLUSIVE OR
$0-0=0$
symmetric difference
$0-1=1$
$1-0=1$
$1-1=0$

| Operator | Meaning | Definition |
| :---: | :---: | :---: |
| * | AND, intersection | $0 * 0=0$ |
|  |  | $0 * 1=0$ |
|  |  | $1 * 0=0$ |
|  |  | $1 * 1=1$ |
| 1 | one's complement, | $10=1$ |
|  | complement, NOT | $11=0$ |

Although / is a unary operation involving only one term, by convention $A / B$ is taken to mean $A * / B$. This is not regarded as an error by the assembler. Thus, the table for / as a two-term operation is:
$0 / 0=0$
$0 / 1=0$
$1 / 0=1$
$1 / 1=0$
and other conventions are:

```
+A=A+ = A
-A = A- = A
*A = A* = 0 (possible error, operand missing)
A/ = A/O = A
```


## Boolean AND

| ANA | $375(0)$ | AND to A-Register |
| :--- | :--- | :--- |
| ANAQ | $377(0)$ | AND to AQ-Register |
| ANQ | $376(0)$ | AND to Q-Register |
| ANSA | $355(0)$ | AND to Storage from A-Register |
| ANSQ | $356(0)$ | AND to Storage from Q-Register |
| ANSXn | $34 n(0)$ | AND to Storage from Index Register n |
| ANXn | $36 \mathrm{n}(0)$ | AND to Index Register n |

## Boolean OR

| ORA | 275 | $(0)$ |
| :--- | :--- | :--- |
| ORAQ | 277 | $(0)$ |
| ORQ | 276 | $(0)$ |
| ORSA | 255 | $(0)$ |
| ORSQ | $256(0)$ |  |
| ORSXn | $24 n(0)$ |  |
| ORXn | $26 n$ | $(0)$ |

OR to A-Register
OR to AQ-Register
OR to Q-Register
OR to Storage from A-Register
OR to Storage from Q-Register
OR to Storage from Index Register n
OR to Index Register n

## Boolean EXCLUSIVE OR

| ERA | 675 | $(0)$ |
| :--- | :--- | :--- |
| ERAQ | $677(0)$ |  |
| ERQ | $676(0)$ |  |
| ERSA | $655(0)$ |  |
| ERSQ | $656(0)$ |  |
| ERSXn | $64 \mathrm{n}(0)$ |  |
| ERXn | $66 \mathrm{n}(0)$ |  |

EXCLUSIVE OR to A-Register
EXCLUSIVE OR to AQ-Register
EXCLUSIVE OR to Q-Register
EXCLUSIVE OR to Storage with A-Register
EXCLUSIVE OR to Storage with Q-Register
EXCLUSIVE OR to Storage with Index Register $n$
EXCLUSIVE OR to Index Register $n$

## Boolean COMPARATIVE AND

| CANA | 315 | $(0)$ |
| :--- | :--- | :--- |
| CANAQ | $317(0)$ |  |
| CANQ | $316(0)$ |  |
| CANXA | $30 n$ | $(0)$ |

## Boolean COMPARATIVE NOT AND

| CNAA | $215(0)$ |
| :--- | :--- | :--- |
| CNAAQ | $217(0)$ |
| CNAQ | $216(0)$ |
| CNAXn | $20 n(0)$ |

Comparative NOT AND with A-Register
Comparative NOT AND with AQ-Register
Comparative NOT AND with Q-Register
Comparative NOT AND with Index Register n

## FI XEDD-POI NT I NSTRUCTI ONS

## Data Movement Load

| EAA | $635(0)$ |
| :--- | :--- | :--- |
| EAQ | $636(0)$ |
| EAXn | $62 \mathrm{n}(0)$ |
| LCA | $335(0)$ |
| LCAQ | $337(0)$ |
| LCQ | $336(0)$ |
| LCXn | $32 \mathrm{n}(0)$ |
| LDA | $235(0)$ |
| LDAC | $034(0)$ |
| LDAQ | $237(0)$ |
| LDI | $634(0)$ |
| LDQ | $236(0)$ |
| LDQC | $032(0)$ |
| LDXn | $22 n(0)$ |
| LREG | $073(0)$ |
| LXLn | $72 n(0)$ |

Effective Address to A-Register<br>Effective Address to Q-Register<br>Effective Address to Index Register n<br>Load Complement into A-Register<br>Load Complement into AQ-Register<br>Load Complement into Q-Register<br>Load Complement into Index Register n<br>Load A-Register<br>Load A-Register and Clear<br>Load AQ-Register<br>Load Indicator Register<br>Load Q-Register<br>Load Q-Register and Clear<br>Load Index Register in from Upper<br>Load Registers<br>Load Index Register n from Lower

## Data Movement Store

| SBAR | $550(0)$ |  |
| :--- | :--- | :--- |
| SREG | $753(0)$ |  |
| STA | $755(0)$ |  |
| STAC | $354(0)$ |  |
| STACQ | $654(0)$ |  |
| STAQ | $757(0)$ |  |
| STBA | $551(0)$ |  |
| STBQ | $552(0)$ |  |
| STCI | $554(0)$ |  |
| STC2 | $750(0)$ |  |
| STCA | $751(0)$ |  |
| STCQ | $752(0)$ |  |
| STI | $754(0)$ |  |
| STQ | $756(0)$ |  |
| STT | $454(0)$ |  |
| STXn | $74 n(0)$ |  |
| STZ | $450(0)$ |  |
| SXLn | $44 n$ | $(0)$ |

Store Base Address Register<br>Store Registers<br>Store A-Register<br>Store A Conditional<br>Store A Conditional on $Q$<br>Store AQ-Register<br>Store 9-bit Bytes of $A$-Register<br>Store 9-bit Bytes of Q-Register<br>Store Instruction Counter Plus 1<br>Store Instruction Counter Plus 2<br>Store 6-bit Characters of A-Register<br>Store 6-bit Characters of Q-Register<br>Store Indicator Register<br>Store Q-Register<br>Store Timer Register<br>Store Index Register n in Upper<br>Store Zero<br>Store Index Register n in Lower

## Data Movement Shift

| ALR | 775 | $(0)$ |
| :--- | :--- | :--- |
| ALS | 735 | $(0)$ |
| ARL | 771 | $(0)$ |
| ARS | 731 | $(0)$ |
| LLR | $777(0)$ |  |
| LLS | $737(0)$ |  |
| LRL | $773(0)$ |  |
| LRS | $733(0)$ |  |
| QLR | $776(0)$ |  |
| QLS | $736(0)$ |  |
| QRL | $772(0)$ |  |
| QRS | $732(0)$ |  |

A-Register Left Rotate<br>A-Register Left Shift<br>A-Register Right Logical Shift<br>A-Register Right Shift<br>Long Left Rotate<br>Long Left Shift<br>Long Right Logical Shift Long Right Shift<br>Q-Register Left Rotate<br>Q-Register Left Shift<br>Q-Register Right Logical Shift<br>Q-Register Right Shift

## Fixed-Point Addition

| ADA | $075(0)$ |  |
| :--- | :--- | :--- |
| ADAQ | $077(0)$ |  |
| ADL | 033 | $(0)$ |
| ADLA | 035 | $(0)$ |
| ADLAQ | $037(0)$ |  |
| ADLQ | 036 | $(0)$ |
| ADLXn | $02 n(0)$ |  |
| ADQ | $076(0)$ |  |
| ADXn | $06 n(0)$ |  |
| AOS | $054(0)$ |  |
| ASA | $055(0)$ |  |
| ASQ | $056(0)$ |  |
| ASXn | $04 n$ | $(0)$ |
| AWCA | 071 | $(0)$ |
| AWCQ | 072 | $(0)$ |

Add to A-Register<br>Add to AQ-Register<br>Add Low to AQ-Register<br>Add Logical to A-Register<br>Add Logical to AQ-Register<br>Add Logical to Q-Register<br>Add Logical to Index Register n<br>Add to Q-Register<br>Add to Index Register n<br>Add 1 to Storage<br>Add to Storage from A-Register<br>Add to Storage from Q-Register<br>Add to Storage from Index Register n<br>Add With Carry to A-Register<br>Add With Carry to Q-Register

## Fixed-Point Subtraction

| SBA | $175(0)$ | Subtract from A-Register |
| :--- | :--- | :--- |
| SBAQ | $177(0)$ | Subtract from AQ-Register |
| SBLA | $135(0)$ | Subtract Logical from A-Register |
| SBLAQ | $137(0)$ | Subtract Logical from AQ-Register |
| SBLQ | $136(0)$ | Subtract Logical from Q-Register |
| SBLXn | $12 n(0)$ | Subtract Logical from Index Register n |
| SBQ | $176(0)$ | Subtract from Q-Register |
| SBXn | $16 n(0)$ | Subtract from Index Register n |
| SSA | $155(0)$ | Subtract Stored from A-Register |
| SSQ | $156(0)$ | Subtract Stored from Q-Register |
| SSXn | $14 n(0)$ | Subtract Stored from Index Register n |
| SWCA | $171(0)$ | Subtract With Carry from A-Register |
| SWCQ | $172(0)$ | Subtract With Carry from Q-Register |

## Fixed-Point Multiplication

| MPF | $401(0)$ | Multiply Fraction |
| :--- | :--- | :--- |
| MPY | $402(0)$ | Multiply Integer |

Fixed-Point Division

| DIV | $506(0)$ | Divide Integer |
| :--- | :--- | :--- |
| DVF | $507(0)$ | Divide Fraction |

## Fixed-Point Comparison

Fixed-point compare instructions permit comparison of absolute values, algebraic values, or characters; provide for test of word fields; permit searches for identical, selectable word fields; and permit searches for a value within selectable limits. Comparison instructions are repeatable using the RPT, RPD, or RPL instruction. (Repeat instructions are executable in NS mode only.)

| CMG | $405(0)$ |
| :--- | :--- | :--- |
| CMK | $211(0)$ |
| CMPA | $115(0)$ |
| CMPAQ | $117(0)$ |
| CMPQ | $116(0)$ |
| CMPXn | $10 n(0)$ |
| CWL | $111(0)$ |
| SZN | $234(0)$ |
| SZNC | $214(0)$ |

Compare Magnitude
Compare Masked
Compare with A-Register
Compare with AQ-Register
Compare with Q-Register
Compare with Index Register n
Compare with Limits
Set Zero and Negative Indicators from Storage
Set Zero and Negative Indicators from Storage
and Clear

## Fixed-Point Negate

| NEG | $531(0)$ | Negate (A-Register) |
| :--- | :--- | :--- |
| NEGL | $533(0)$ | Negate Long (AQ-Register) |

FLOATING POINT INSTRUCTIONS

FLOATI NG-POI NT INSTRUCTIONS

## Data Movement Load

| DFLD | $433(0)$ |
| :--- | :--- | :--- |
| DFLP | $532(0)$ |
| FLD | $431(0)$ |
| FLP | $530(0)$ |
| LDE | $411(0)$ |

Double-Precision Floating Load Double-Precision Floating Load Positive Floating Load Floating Load Positive Load Exponent Register

Double-Precision Floating Store Double-Precision Floating Store Rounded Floating Store Floating Store Rounded Store Exponent Register

Add to Exponent Register Double-Precision Floating Add (Normalized) Double-Precision Floating Add (Unnormalized) Floating Add (Normalized) Floating Add (Unnormalized)

Double-Precision Floating Subtract Double-Precision Floating Subtract Inverted Double-Precision Unnormalized Floating Subtract Floating Subtract
Floating Subtract Inverted Unnormalized Floating Subtract Unnormalized Floating Truncate Fraction

## Floating-Point Multiplication

| DFMP | $463(0)$ | Double-Precision Floating Multiply |
| :--- | :--- | :--- |
| DUFM | $423(0)$ | Double-Precision Unnormalized Floating Multiply |
| FMP | $461(0)$ | Floating Multiply |
| UFM | $421(0)$ | Unnormalized Floating Multiply |

## Floating-Point Division

| DFDI | $527(0)$ | Double-Precision Floating Divide Inverted |
| :--- | :--- | :--- |
| DFDV | $567(0)$ | Double-Precision Floating Divide |
| FDI | $525(0)$ | Floating Divide Inverted |
| FDV | $565(0)$ | Floating Divide |

## Floating-Point Comparison

Floating-point compare instructions are used for single- and double-precision operations on absolute values and algebraic values. Compare instructions are repeatable using the RPT, RPD, or RPL instruction.

| DFCMG | $427(0)$ | Double-Precision Floating Compare Magnitude |
| :--- | :--- | :--- |
| DFCMP | $517(0)$ | Double-Precision Floating Compare |
| FCMG | $425(0)$ | Floating Compare Magnitude |
| FCMP | $515(0)$ | Floating Compare |
| FSZN | $430(0)$ | Floating Set Zero and Negative Indicators from |

## Floating-Point Negate

FNEG 513 (0) Floating Negate

## Floating-Point Normalize

FNO 573 (0)
Floating Normalize

## Floating-Point Round

| DFRD | $473(0)$ | Double-Precision Floating Round |
| :--- | :--- | :--- |
| FRD | $471(0)$ | Floating Round |

## Floating-Point Truncate Fraction

```
FTR 474 (0) Floating Truncate Fraction
```


## QUADRUPLE-PRECISION INSTRUCTIONS

The quadruple-precision instructions permit exponents to be handled as powers of 16 . The $A Q$ register and LOR register handle the mantissas and the $E$ reaister handles the exponents. The results of these operations are automatically normalized.

| QFAD | $476(0)$ |
| :--- | :--- | :--- |
| QFLD | $432(0)$ |
| QFMP | $462(0)$ |
| QFSB | $576(0)$ |
| QFST | $453(0)$ |
| QFSTR | $466(0)$ |
| QSMP | $460(0)$ |

Quadruple-Precision Floating Add
Quadruple-Precision Floating Load
Quadruple-Precision Floading Multiply
Quadruple-Precision Floating Subtract
Quadruple-Precision Floating Store
Quadruple-Precision Floating Store Rounded
Quadruple-Precision Floating Multiply with Double-Precision Operands

## MULTI WORD I NSTRUCTI ONS

The format and terms which are common to all multiword instructions are described below.

Multivord Instruction Format

|  | $\begin{array}{ll} 11 \\ 78 \\ \hline \end{array}$ |  | $\begin{array}{llllll} 2 & 2 & 2 & 3 & 3 & 3 \\ 7 & 8 & 9 & 0 & 1 & 2 \\ \hline \end{array}$ |  | 3 <br> 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | VARIABLE FIELD | OP CODE | I | MFI |  |
| Data Descr. 1 | DATA DESCRIPTOR 1 |  |  |  |  |
| Data Descr. 2 | DATA DESCRIPTOR 2 |  |  |  |  |
| Data Descr. 3 | DATA DESCRIPTOR 3 |  |  |  |  |

Figure 7-4. Multiword Instruction Format

## Bits Description

0-17 Contains variable information for the executed instruction function. The format of this field differs with each instruction. When data descriptors 2 and 3 exist, the corresponding MF2 and MF3 are located in bits $11-17$ and 1-8, respectively, of the variable field to describe the address modification executed for the data descriptors. Refer to the individual instruction specifications in Section 8.

18-27. 10-bit operation code
28 Interrupt inhibit bit
29-35 Modification field 1 . Describes the address modification executed for data descriptor 1.

Data descriptors (2 or 3) follow the basic instruction word. The number of data descriptors is determined by each instruction. Data descriptors consist of the operand descriptor or the indirect word which points to the operand descriptor.

## MULTI WORD MODI FICATION FIEID

Each modification field (MF) contained in a multiword instruction is a 7-bit field specifying address modification to be performed on the operand descriptors. The modification field is interpreted as follows:


REG - Address modification register selection for $R$-type modification of the operand descriptor address field. The REG codes are approximately the same as the single-word modifications. In addition, for indirect string length specification ( $R L=1$ ), the $N$ field codes are similar to the REG field. A comparison of these codes is shown in Table 5-2.

## Operand Descriptors and Indirect Hords

The words following a multiword instruction word are either operand descriptors or indirect words to the operand descriptors. The interpretation of the words is performed according to the settings of the control bits in the associated modification field (MF).

## OPRRARD DESCRIPTOR INDIRECT WORD FORMAT

An indirect pointer to an operand descriptor is interpreted as shown in Figure 7-5 (also see "Indirect Word" in Section 5):


Figure 7-5. Operand Descriptor Indirect Word Format
AR\# - A 3-bit pointer register number
y - An 18-bit main memory address or a 15-bit word offset
$A R$ - Indirect via bit 29 flag that controls the interpretation of the $y$ field of the indirect pointer

REG - The address modifier for the $y$ field

## Alphanumeric Instructions

Alphanumeric instructions permit moving, transliteration, editing, and comparing of alphanumeric data.

ALPHANUNIERIC OPERAND DESCRIPTOR FORNAT
For any operand of a multiword instruction that requires alphanumeric data, the operand descriptor is interpreted as shown In Figure 7-6 (also see "Alphanumeric Operand Descriptors" in Section 5):


Figure 7-6. Alphanumeric Operand Descriptor Format

AR\# - A 3-bit address register number
Y - Location or displacement value
DISPLACEMENT- ( $y$ ) An 18-bit main memory address or a l5-bit word offset relative to the address register's content

CN - Character number. This field gives the character position within the word at $y$ of the first operand character. Its interpretation depends on the data type (see TA below) of the operand. Table 7-1 shows the interpretation of the field. A digit in the table indicates the corresponding character position (see Section 2 for data formats). Invalid codes cause IPR faults.

Table 7-1. Alphanumeric Character Number (CN) Codes

| C(CN) | Data type |  |  |
| :---: | :---: | :---: | :---: |
|  | 4-bit | 6-bit | 9-bit |
|  |  |  |  |
| 000 | 0 | 0 | 0 |
| 001 | 1 | 1 | IPR |
| 010 | 2 | 2 | 1 |
| 011 | 3 | 3 | IPR |
| 100 | 4 | 4 | 2 |
| 101 | 5 | 5 | IPR |
| 110 | 6 | IPR | 3 |
| 111 | 7 | IPR | IPR |

TA

N

- Type alphanumeric. This is the data type code for the operand. The interpretation of the field is shown in Table 7-2. The code shown as Invalid causes an IPR fault.

Table 7-2. Alphanumeric Data Type (TA) Codes

| $C(T A)$ | Data type |
| :---: | :---: |
| 00 | 9-bit |
| 01 | 6-bit |
| 10 | 4-bit |
| 11 | IPR |

- Operand length. If RL $=0$ in the corresponding MF, this field contains the string length of the operand. (Refer to Multiword Modification Field in this section.) If RL $=1$, this field contains the code for a register holding the operand string length (See "Register Codes", Table 5-2).

The alphanumeric operand descriptor is coded as follows:

| 1 | 8 | 16 |
| :--- | :--- | :--- |

\{ADSC9\} LOCSYM,CN,N,AM \{ADSC6\} (braces indicate a choice) \{ADSC4 \}
where:
LOCSYM - An expression containing either the location of the data or an offset from the base.

CN - Character number (see above)
N - Symbol or decimal value containing either length or a register code

AM - Address register containing the base

## ALPHANUNERIC COMPARE

| CMPC | 106 (1) | Compare Alphanumeric Character Strings |
| :--- | :--- | :--- |
| CMPCT | 166 (1) | Compare Characters and Translate |
| SCD | 120 (1) | Scan Characters Double |
| SCDR | 121 (1) | Scan Characters Double in Reverse |
| SCM | 124 (1) | SCan with Mask |
| SCMR | $125(1)$ | Scan with Mask in Reverse |
| TCT | 164 (1) | Test Character and Translate |
| TCTR | 165 (1) | Test Character and Translate in Reverse |

## ALPHANUMERIC MOVE

| MLR | $100(1)$ | Move Alphanumeric Left to Right |
| :--- | :--- | :--- |
| MRI | $101(1)$ | Move Alphanumeric Right to Left |
| MVE | $020(1)$ | Move Alphanumeric Edited |
| MVT | $160(1)$ | Move Alphanumeric with Translation |

## Character Move To/From Reqister Instructions

Two instructions permit moves of one, two, three, or four 9-bit characters from a memory location to a register or from a register to memory. An indirect word cannot be used for the data descriptor of this instruction.

## OPERAND DESCRIPTOR FOR CHARACTER MOVE INSTRUCTIONS

The word following the character move instruction word is the operand descriptor which specifies the origin or destination of the move, indicates the number of characters to be moved, and specifies whether 9-bit characters or 8-bit bytes are to be moved. This word is illustrated in Figure 7-7.


Figure 7-7. Character Move Descriptor Format
The character move operand descriptor is created by entering a one-line pseudo operation coded, SDSCn, following an MTR or MTM instruction. This descriptor serves a similar purpose as operand descriptors used with other multiword instructions. SDSCn creates a descriptor word to transfer 9-bit characters or 8-bit bytes for the MTR/MTM instruction depending upon the specification in $n$ as described below.

| 1 | 8 | 16 |
| :--- | :--- | :--- |

SDSCn LOCSYM,CN,L,SE, AM
where:
n $\quad$ - when $=9, B$ (see descriptor format above) is set to 0 indicating 9-bit characters
when $=8, B$ is set to 1 indicating 8 -bit bytes
LOCSYM - Address of word containing first character to be moved
CN - Character position of left end of operand within a word. Must be 0-3.

L - Number of characters to be moved. Must be 0-4. Defaults to 0.

SE - State of enlargement for character positions. Applies to MTR move only.

AM - Optional address register mocification (AR\#)
NOTE: Refer to specifications for MTR and MTM in Section 8.
The method of generating a start address for a character move by using the $Y$ field is the same as in other multiword instructions. However, A, Q, X0-X7 or GXO-GX7 must be specified for REG modification when REG modification is used.

CHARACTER MOVE INSTRUCTION REPERTOIRE

| MTM | $365(1)$ | Move to Memory |
| :--- | :--- | :--- |
| MTR | 361 (1) | Move to Register |

## Numeric Instructions

The set of numeric instructions deals with sign and magnitude operands. Floating-point decimal zero is represented as $+0 * 10 * * 127$. If any computation is performed that would result in a zero representation other than this, the hardware forces the zero representation to this format, thus preventing loss of data during decimal point alignment.

All numeric operations are limited to final results not to exceed 63 characters (sign, digits, exponent). If any numeric move, compare, or calculation is specified involving either a number with more than 63 characters or a final product with more than 63 characters, the operation is performed as though 63 characters were specified and no fault occurs unless the specific description of an instruction states that such a fault occurs and/or that operation does not take place.

All characters are carried internally as 4 bits. The upper 5 bits of any 9-bit input character ( $T N=0$ ) are truncated. If a 9-bit output is specified, 00011 (ASCII numeric zone) is appended to form the numeric digits; standard ASCII plus minus characters (octal 053 and 055, respectively) are generated.

## NUNIERIC OPERAND DESCRIPTOR FORMAT

For any operand of a multiword instruction that requires numeric data, the operard descriptor is interpreted as shown in Figure 7-8 (also see "Numeric Operand Descriptors" in Section 5):


Figure 7-8. Numeric Operand Descriptor Format
AR\# - A 3-bit address register number
Y - Location or displacement value
DISPLACEMENT - (y) An 18-bit main memory address or a 15-bit word offset relative to the address register's content.

CN - Character number. This field gives the character position within the word at $y$ of the first operand digit. Its interpretation depends on the data type (see TN below) of the operand.

TN - Type numeric. This is the data type code for the operand. The codes are:
$C(T) \quad$ Data Type
$\begin{array}{ll}0 & \text { 9-bit } \\ 1 & \text { 4-bit }\end{array}$
S - Sign and decimal type of data. The interpretation of the field is shown in Table 7-3.

Table 7-3. Sign And Decimal Type (S) Codes

| $c(S)$ | Sign and Decimal type |
| :--- | :--- |
| 00 | Floating-point, leading sign |
| 01 | Scaled fixed-point, leading sign |
| 10 | Scaled fixed-point, trailing sign |
| 11 | Scaled fixed-point, unsigned |

SX $\quad$ - Sign and scaling
If $T N=0$ (unpacked data)
00 leading sign, overpunched, fixed-point
01 leading sign, separate, fixed-point
10 trailing sign, separate, fixed-point
11 trailing sign, overpunched, fixed-point
If $T N=1$, (packed data)
00 leading sign, separate, floating point
01 leading sign, separate, fixed-point
10 trailing sign, separate, fixed-point
11 no sign, fixed-point
(Refer to description of overpunched signs under MVNX in Section 8.)

SF - Scaling factor. This field contains the two's complement value of the base 10 scaling factor(i.e., the value of $m$ for numbers represented as $n * 10 * * m$ ). The decimal point is assumed to the right of the least significant digit of $\underline{n}$. Negative values of $m$ move the decimal point to the left; positive values, to the right. The range of $\underline{m}$ is -32 to 31 treated as the powers of 10 .

N

- Operand length. If RL $=0$ in MF, this field contains the operand length in digits. If $R L=1$, it contains the REG code for the register holding the operand length and C(REG) is treated as a 0 modulo 64 number.

The numeric operand descriptor is coded as follows:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  | \{NDSC9\} <br> \{NDSC4\} | LOCSYM,CN,N,S,SF, AM |

where:
LOCSYM - An expression containing either the location of the data or an offset from the base

CN - Character number (see above)
N - A symbol or decimal value containing either the length for a register code.

S - The sign and decimal type in two bits:
Code Description
0 Floating-point, leading sign
1 Scaled fixed-point, leading sign
2 Scaled fixed-point, trailing sign
3 Scaled fixed-point, unsigned
SX - Sign and scaling (see above).
SF - The scaling factor for scaled decimal numbers; range is -31 to +32 treated as the powers of 10

AM - Address register containing the base (AR\#)

NUNERIC COMPARE

| CMPN | 303 | $(1)$ |
| :--- | :--- | :--- |
| CMPNX | 343 | $(1)$ |

Compare Numeric
Compare Numeric Extended

NUMERIC MOVE

| MVN | $300(1)$ | Move Numeric |
| :--- | :--- | :--- |
| MVNX | $340(1)$ | Move Numeric Extended |
| MVNE | $024(1)$ | Move Numeric Edited |
| MVNEX | 004 (1) | Move Numeric Edited Extended |

## Bit String Instructions

These instructions provide the capability of performing Boolean operations on bit strings. The Boolean Result (BOLR) control field (bits 5, 6, 7, and 8 of the instruction word) defines one of 16 possible logical operations to be performed. The four bits in this field are associated with the four possible combinations of bits from the two operands. The association rule is:

If first operand and second operand \begin{tabular}{c}
bit is: <br>
bit is:

$\quad$

then result <br>
is from bit:
\end{tabular}

$0 \quad 0 \quad 5$

0 16

1

0

7

1 (
8

Boolean operations most commonly used are:

|  | BOLR Field Bits |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Operation | 5 | 6 | 7 | 8 |
| MOVE | 0 | 0 | 1 | 1 |
| AND | 0 | 0 | 0 | 1 |
| OR | 0 | 1 | 1 | 1 |
| NAND | 1 | 1 | 1 | 0 |
| EXCLUSIVE OR | 0 | 1 | 1 | 0 |
| Clear | 0 | 0 | 0 | 0 |
| Invert | 1 | 1 | 0 | 0 |

The four bits contained in the Boolean control field are represented in the instruction format by one or two octal digits.

## BIT STRING OPERAND DESCRIPTOR FORMAT

For any operand of a multiword instruction that requires bit string data, the operand descriptor is interpreted as shown in Figure 7-9 (also see "Bit String Operand Descriptor" in Section 5):


Figure 7-9. Bit String Operand Descriptor Format
AR\# - A 3-bit address register number
Y - Location or displacement value
DISPLACEMENT - (Y) An 18-bit main memory address or a 15 -bit word offset relative to the address register's content

C - The character number of the 9-bit character within the $y$ field containing the first bit of the operand

B - The bit number within the 9-bit character, $C$, of the first bit of the operand

N - Operand length. If RL $=0$ in MF, this field contains the string length of the operand. If RL $=1$, this field contains the code for a register holding the operand string length.

R - Register containing data length
The bit string operand descriptor is coded as follows:

| 1 | 8 | 16 |
| :--- | :--- | :--- |

BDSC LOCSYM, N, C, B, AM
where:
LOCSYM - An expression containing either the location of the data or an offset from the base

N - Symbol or decimal value containing either length or a register code

C - Character position (0-3)
B - Bit within character (0-8)
AM - Address register containing the base (AR\#)

BIT SIRING COMBINE

CSL 060 (I)
CSR 061 (1)

## BIT STRING COMPARE

CMPB 066 (1) Compare Bit String

## BIT STRING SET INDICATORS

SZTL 064 (1)
SZTR 065 (1)

Combine Bit Strings Left Combine Bit Strings Right Strings Left

Set Zero and Truncation Indicators with Bit
Set Zero and Truncation Indicators with Bit Strings Right

## Data Conversion Instructions

Conversion instructions are used for conversions between binary and decimal numbers where the binary number is stored as a character string, starting and ending on 9-bit character boundaries, and the decimal number is stored as a character string.
BTD 301 (1)
Binary-to-Decimal Convert
DTB 305 (1)
Decimal-to-Binary Convert

MULTIWORD I NSTRUCTIONS
MULTI WORD INSTRUCTIONS

## Arithmetic Instructions

DECIMAL ADDITION

| AD2D | $202(1)$ |
| :--- | :--- | :--- |
| AD2DX | $242(1)$ |
| AD3D | $222(1)$ |
| AD3DX | $262(1)$ |

Add Using Two Decimal Operands
Add Using Two Decimal Operands Extended
Add Using Three Decimal Operands
Add Using Three Decimal Operands Extended

DECIMAL SUBTRACTION

| SB2D | $203(1)$ |
| :--- | :--- | :--- |
| SB2DX | $243(1)$ |
| SB3D | $223(1)$ |
| SB3DX | $263(1)$ |

Subtract Using Two Decimal Operands Subtract Using Two Decimal Operands Extended
Subtract Using Three Decimal Operands
Subtract Using Three Decimal Operands Extended

DECIMAL MULTI PLICATION

| MP2D | $206(1)$ |
| :--- | :--- | :--- |
| MP2DX | $246(1)$ |
| MP3D | $226(1)$ |
| MP3DX | $266(1)$ |

Multiply Using Two Decimal Operands Multiply Using Two Decimal Operands Extended Multiply Using Three Decimal Operands Multiply Using Three Decimal Operands Extended

DECIMAL DIVISION

| DV2D | $207(1)$ |  |
| :--- | :--- | :--- |
| DV2DX | 247 | $(1)$ |
| DV3D | 227 | $(1)$ |
| DV3DX | $267(1)$ |  |

Divide Using Two Decimal Operands Divide Using Two Decimal Operands Extended Divide Using Three Decimal Operands Divide Using Three Decimal Operands Extended

## MICRO OPERATIONS FOR EDIT INSTRUCTIONS MVE, MVNE, AND MVNEX

The Nove Alphanumeric Edited (MVE), Move Numeric Edited (MVNE), and Move Numeric Edited Extended (MVNEX) instructions require micro operations to perform the editing functions in an efficient manner. The sequence of micro operation steps to be executed is contained in memory and is referenced by the second operand descriptor of the instruction. Some micro operations require special characters for insertion into the string of characters being edited. These special characters are shown in the edit insertion tables in this section.

## Micro Operation Sequence

The micro operation string operand descriptor points to a string of 9-bit bytes that specifies the micro operations to be performed during an edited move. Each of the 9-bit bytes defines a micro operation and has the format shown in Figure 7-10:


Figure 7-10. Micro Operation (MOP) Character Format

MOP 5-bit code specifying the micro operator
(Refer to the Micro Operation Repertoire.)
IF Information field containing one of the following:

1. A sending string character count. A value of 0 is interpreted as 16.
2. The indez of an entry in the edit insertion table to be used. Permissible values are 1 through 8.
3. An interpretation of the "blank-when-zero" operation

## Edit Insertion Tables

While executing an edit instruction, the processor provides a register of eight 9-bit bytes to hold insertion information. This register, called the edit insertion table, is not maintained after execution of an edit instruction. At the start of each edit instruction, the processor initializes the table to the values given in Table 7-4. For MVE and MVNE, the ASCII code is used for each initial value. For MVNEX, the BIT field in the instruction word determines the character set (ASCII, BCD, or EBCDIC) to be used for the initial values. (Refer to the Edit Insertion Table Entries in Table 7-5.)

Table 7-4. Default Edit Insertion Table Characters For MVE And MVNX

| Table Entry <br> Number | Character |
| :---: | :---: |
| 1 | space |
| 2 | $\star$ |
| 3 | + |
| 4 | - |
| 5 | $\$$ |
| 6 | $\vdots$ |
| 7 | 0 (zero) |
| 8 |  |

The relationship between the ASCII character bit positions and the table character positions is as follows:

012345678 Table character bit positions
987654321 ASCII character bit positions
where unused high-order bit positions of the character are zero-filled. One or all of the table entries may be changed by the Load Table Entry (LTE) or the Change Table (CHT) micro operation to provide different insertion characters.

Table 7-5. Edit Insertion Table Entries For MVNEX

| Edit Insertion Table |  | Octal Code |  |  |
| :--- | :--- | :--- | :--- | :--- |
| NO. | Character | EBCDIC | BCD | ASCII |
| 1 | b (space) | 100 | 020 | 040 |
| 2 | * (asterisk) | 134 | 054 | 052 |
| 3 | + (plus) | 116 | 060 | 053 |
| 4 | - (minus) | 140 | 052 | 055 |
| 5 | \$ (dollar sign) | 133 | 053 | 044 |
| 6 | , (comma) | 153 | 073 | 054 |
| 7 | . (period) | 113 | 033 | 056 |
| 8 | 0 (zero) | 360 | 000 | 060 |

NOTE: The table entries may be changed by use of the Load Table Entry (LTE) or Change Table Entry (CHT) micro operations described on following pages.

## MVNE, MVE, And MVNEX Differences

The processor executes MVNE and MVNEX in a slightly different manner than it executes MVE because of inherent differences in how numeric and alphanumeric data is handled. The following are brief descriptions of the basic operations.

## NUMERIC EDIT (MVNE AND MYNEX)

1. Load the entire sending string number (maximum length 63 characters) into the decimal unit input buffer as 4-bit digits (high-order truncating 9-bit data). Strip the sign and exponent characters (if any), put them aside into special holding registers, and decrease the input buffer count accordingly.
2. Test sign and, if required, set the $S N$ flag.
3. Execute micro operation string, starting with the first (4-bit) digit.
4. If an edit insertion table entry or MOP insertion character is to be stored, ANDed, or ORed into a receiving string of 4- or 6-bit characters, high-order truncate the character accordingly.
5. If the receiving string is 9-bit characters, high-order fill the (4-bit) digits from the input buffer with bits 0-4 of character 8 of the edit insertion table. If the receiving string is 6-bit characters, high-order fill the digits with " 00 ".

## ALPBANUNIERIC EDIT (MVE)

1. Load the decimal unit input buffer with sending string characters. Data is read from memory in unaligned units (not modulo 8 boundary) of four double-words. The number of characters loaded is the minimum of the remaining sending string count, the remaining receiving string count, and 64.
2. Perform tests for zero on the four least significant bits of each character.
3. Execute micro operation string, starting with the first receiving string character.
4. If an edit insertion table entry or MOP insertion character is to be stored, ANDed, or ORed into a receiving string of 4- or 6-bit characters, use the lower 4 or 6 bits.
5. If the receiving string is 6-or 9-bit characters, the zero-fill is already supplied; do not append bits of any edit insertion table entry as the most significant bits.

## Micro Operation Repertoire

| MOP | Octal | Binary |  | Operation |
| :--- | :--- | :--- | :--- | :--- |
| CHT | 21 | 10001 |  | Change Table |
| ENF | 02 | 00010 |  | End Floating Suppression |
| IGN | 14 | 01100 |  | Ignore Source Characters |
| INSA | 11 | 01001 |  | Insert Asterisk on Suppression |
| INSB | 10 | 01000 | Insert Blank on Suppression |  |
| INSM | 01 | 00001 | Insert Table Entry One Multiple |  |


| MOP | Octal | Binary |  | Operation |
| :--- | :--- | :--- | :--- | :--- |
| INSN | 12 | 01010 |  | Insert On Negative |
| INSP | 13 | 01011 |  | Insert On Positive |
| LTE | 20 | 10000 |  | Load Table Entry |
| MFLC | 07 | 00111 |  | Move With Floating Currency Symbol Insertion |
| MFLS | 06 | 00110 | Move With Floating Sign Insertion |  |
| MORS | 17 | 01111 |  | Move and OR Sign |
| MSES | 16 | 01110 | Move and Set Sign |  |
| MVC | 15 | 01101 | Move Source Characters |  |
| MVZA | 05 | 00101 |  | Move With Zero Suppression and Asterisk |
|  |  |  | Replacement |  |
| MVZB | 04 | 00100 | Move With Zero Suppression and Blank Replacement |  |
| SES | 03 | 00011 | Set End Suppresion |  |

## Micro Operations Descriptions

A description of the 17 micro operations (MOPs) follows. The descriptions are presented in the format shown below.

| MOP | Operation | Binary Code |
| :---: | :---: | :---: |

EXPLANATION: Describes how the operation functions
FLAGS: Describes the setting of the affected flags
NOTES: Describes any fault conditions
Checks for termination are made during and after each micro operation. All MOPs that make a zero test of a sending-string character, test only the four least-significant bits of the character.

## Edit Flags

The processor provides the following four edit flags for use by the micro operations.

ES End suppression flag; initially OFF and set ON by a micro operation when zero-suppression ends. (This ES should not be confused with the ES mode.)

SN Sign flag; initially set OFF if the sending string has an alphanumeric descriptor or an unsigned numeric descriptor. If the sending string has a signed numeric descriptor, the sign is initially read from the sending string from the digit position defined by the sign and the decimal type field ( S or SX ); SN is set OFF if positive, ON if negative. If all digits are zero, the data is assumed positive and the SN flag is set OFF, even when the sign is negative.

Z Zero flag; initially set $O N$ and set OFF whenever a sending string character that is not decimal zero is moved into the receiving string.

BZ Blank-when-zero flag; initially set OFF and set ON by either the ENF or SES micro operation. If, at the completion of a move ( $L$ l exhausted), both the $Z$ and $B Z$ flags are $O N$, the receiving string is filled with character 1 of the edit insertion table.

| CHT | Change Table | 10001 |
| :---: | :---: | :---: |

EXPLANATION: The edit insertion table is replaced by the string of eight 9-bit characters immediately following the CHT micro operation.

FLAGS: None affected
NOTE: $\quad C(I F)$ is not interpreted for this operation.

| ENF | End Floating Suppression | 00010 |
| :---: | :---: | :---: |

EXPLANATION: Bit 0 of IF (IFO) specifies the nature of the floating suppression.

Bit 1 of $I F\left(I F_{1}\right)$ specifies if blank when zero option is used.
For $I F_{0}=0$ (end floating-sign operation):
If ES is OFF and SN is OFF, then edit insertion table entry 3 is moved to the receiving field and ES is set $O N$.

If $E S$ is $O F F$ and $S N$ is $O N$, then edit insertion table entry 4 is moved to the receiving field and ES is set ON.

If $E S$ is $O N$, no action is taken.
For $I F_{0}=1$ (end floating currency symbol operation):
If ES is OFF, then edit insertion table entry 5 is moved to the receiving field and $E S$ is set $O N$.

If $E S$ is $O N$, no action is taken.
For $I F_{1}=1$ (blank when zero): the BZ flag is set $O N$.
For $I F_{1}=0$ (no blank when zero): no action is taken.
FLAGS: (Flags not listed are not affected)
ES - If OFF, then set ON
$B Z$ - If bit 1 of $C(I F)=1$, then set $O N$; otherwise, unchanged

| IGN | Ignore Source Characters | 01100 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the number of characters to be ignored, where $\mathrm{IF}=$ 0 specifies 16 characters.

The next IF characters in the source data field are ignored and the sending tally is reduced accordingly.

FLAGS: None affected

| INSA | Insert Asterisk on Suppression | 01001 |
| :--- | :--- | :---: |

EXPLANATION: Same as INSB except that if ES is OFF, then edit insertion table entry 2 is moved to the receiving field.

FLAGS: None affected
NOTE: If $C(I F)=9-15$, an IPR fault occurs.

| INSB | Insert Blank on Suppression | 01000 |
| :--- | :--- | :---: |

EXPLANATION: IF specifies which edit insertion table entry is inserted.
If $\mathrm{IF}=0$, the 9 bits immediately following the INSB micro operation are treated as a 9-bit character (not a MOP) and are moved or skipped according to ES:

If ES is OFF, then edit insertion table entry 1 is moved to the receiving field. If IF $=0$, then the next 9 bits are also skipped. If IF is not 0 , the next 9 bits are treated as a MOP.

If $E S$ is $O N$ and $I F=0$, then the 9-bit character immediately following the INSB micro-instruction is moved to the receiving field.

If $E S$ is $O N$ and IF $\neq 0$, then IF specifies which edit insertion table entry ( $1-8$ ) is to be moved to the receiving field.

FLAGS: None affected
NOTE: If $C(I F)=9-15$, an IPR fault occurs.

| INSM | Insert Table Entry One Multiple | 00001 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the number of receiving characters affected, where IF $=0$ specifies 16 characters.

Edit insertion table entry 1 is moved to the next IF (1-16) receiving field characters.

FLAGS: None affected

| INSN | Insert On Negative | 01010 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies which edit insertion table entry is inserted. If IF $=0$, the 9 bits immediately following the INSN micro operation are treated as a 9-bit character (not a MOP) and are moved or skipped according to SN :

If $S N$ is OFF, then edit insertion table entry 1 is moved to the receiving field. If $I F=0$, then the next 9 bits are also skipped. If IF is not 0 , the next 9 bits are treated as a MOP.

If $S N$ is $O N$ and IF $=0$, then the 9-bit character immediately following the INSN micro-instruction is moved to the receiving field.

If $S N$ is $O N$ and IF $\neq 0$, then IF specifies which edit insertion table entry (1-8) is to be moved to the receiving field.

FLAGS: None affected
NOTE: $\quad$ If $C(I F)=9-15$, an IPR fault occurs.

| INSP | Insert On Positive | 01011 |
| :--- | :--- | :---: |

EXPLANATION: Same as INSN except that the responses for the $\operatorname{SN}$ values are reversed.

FLAGS: None affected
NOTE: If $C(I F)=9-15$, an IPR fault occurs.

| LTE | Load Table Entry | 10000 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the edit insertion table entry to be replaced.
The edit insertion table entry specified by IF is replaced by the 9-bit character immediately following the LTE micro instruction.

FLAGS: None affected
NOTE:
If $C(I F)=0$ or $C(I F)=9-15$, an Illegal Procedure fault occurs.

| MFLC | Move with Floating Currency Symbol Insertion | 00111 |
| :---: | :---: | :---: |

EXPLANATION:
IF specifies the number of characters of the sending field upon which the operation is performed, where IF $=0$ specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If $E S$ is $O F F$ and the character is zero, edit insertion table entry 1 is moved to the receiving field in place of the character.

If $E S$ is OFF and the character is not zero, then edit insertion table entry 5 is moved to the receiving field, the character is also moved to the receiving field, and ES is set ON.

If $E S$ is $O N$, the character is moved to the receiving field.

The number of characters placed in the receiving field is data-dependent. If the entire sending field is zero, IF characters are placed in the receiving field. However, if the sending field contains a nonzero character, IF+l characters (the insertion character plus the characters from the sending field) are placed in the receiving field.

An IPR fault occurs when the sending field is exhausted before the receiving field is filled. In order to provide space in the receiving field for an inserted currency symbol, the receiving field must have a string length one character longer than the sending field. When the sending field is all zeros, no currency symbol is inserted by the MFLC micro operation and the receiving field is not filled when the sending field is exhausted. The user should provide an ENF (ENF,12) micro operation after a MFLC micro operation that has as its character count the number of characters in the sending field. The ENF micro operation is engaged only when the MFLC micro operation fails to fill the receiving field; then, it supplies a currency symbol to fill the receiving field and blanks out the entire field.

FLAGS: (Flags not listed are not affected)
ES - If $O F F$ and any of $C(Y)$ is less than decimal zero, then $O N$; otherwise, unchanged

NOTE: Since the number of characters moved to the receiving string is data-dependent, a possible IPR fault may be avoided by ensuring that the Z and BZ flags are ON .

| MFLS | Move with Floating Sign Insertion | 00110 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the number of characters of the sending field upon which the operation is performed, where $I F=0$ specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If ES is OFF and the character is zero, edit insertion table entry $l$ is moved to the receiving field in place of the character.

If $E S$ is OFF, the character is not zero, and $S N$ is OFF; then edit insertion table entry 3 is moved to the receiving field. The character is also moved to the receiving field, and $E S$ is set $O N$.

If $E S$ is $O F F$, the character is nonzero, and $S N$ is $O N$; edit insertion table entry 4 is moved to the receiving field; the character is also moved to the receiving field, and ES is set ON.

If $E S$ is $O N$, the character is moved to the receiving field.

The number of characters placed in the receiving field is data-dependent. If the entire sending field is zero, If characters are placed in the receiving field. However, if the sending field contains a nonzero character, IF+l characters (the insertion character plus the characters from the sending field) are placed in the receiving field.

An IPR fault occurs when the sending field is exhausted before the receiving field is filled. In order to provide space in the receiving field for an inserted sign, the receiving field must have a string length one character longer than the sending field. When the sending field is all zeros, no sign is inserted by the MFLS micro operation and the receiving field is not filled when the sending field is exhausted. The user should provide an ENF (ENF,4) micro operation after a MFLS micro operation that has as its character count the number of characters in the sending field. The ENF micro operation is engaged only when the MFLS micro operation fails to fill the receiving field; then, it supplies a sign character to fill the receiving field and blanks out the entire field.

FLAGS: (Flags not listed are not affected)
ES - If OFF and any of $C(Y)$ is less than decimal zero, then $O N$; otherwise, unchanged

NOTE:
Since the number of characters moved to the receiving string is data-dependent, a possible Illegal Procedure fault may be avoided by ensuring that the $Z$ and $B Z$ flags are $O N$.

| MORS | Move and OR Sign | 01111 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the number of characters of the sending field upon which the operation is performed, where IF $=0$ specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If SN is OFF , the next IF characters in the source data field are moved to the receiving data field and, during the move, edit insertion table entry 3 is ORed to each character.

If SN is ON , the next IF characters in the source data field are moved to the receiving data field and, during the move, edit insertion table entry 4 is ORed to each character.

MORS can be used to generate a negative overpunch for a receiving field to be used later as a sending field.

FLAGS: None affected

| MSES | Move and Set Sign | 01110 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the number of characters of the sending field upon which the operation is performed, where $I F=0$ specifies 16 characters.

For MVE, starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

Starting with the first character during the move, a comparative AND is made first with edit insertion table entry 3. If the result is nonzero, the first character and the rest of the characters are moved without further comparative ANDs. If the result is zero, a comparative AND is made between the character being moved and edit insertion table entry 4 If that result is nonzero, the $S N$ indicator is set ON (indicating negative) and the first character and the rest of the characters are moved without further comparative ANDs. If the result is zero, the second character is treated like the first. This continues until one of the comparative AND results is nonzero or until all characters are moved.

For MVNE and MVNEX instructions, the sign (SN) flag is already set and IF characters are moved to the destination field (MSES is equivalent to the MVC instruction).

FLAGS: (Flags not listed are not affected)
SN - If edit insertion table entry 4 is found in $C(Y-1)$, then $O N$; otherwise, unchanged

| MVC | Move Source Characters | 01101 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the number of characters to be moved, where $I F=0$ specifies 16 characters.

The next IF characters in the source data field are moved to the receiving data field.

FLAGS: None affected

| MVZA | Move with Zero Suppression and Asterisk <br> Replacement | 00101 |
| :---: | :--- | :---: |

EXPLANATION: Same as MVZB except that:
If $E S$ is OFF and the character is zero, then edit insertion table entry 2 is moved to the receiving field.

FLAGS:
(Flags not listed are not affected)
ES - If OFF and any of $C(Y)$ is less than decimal zero, then $O N$; otherwise, unchanged

| MVZB | Move with Zero Suppression and Blank Replacement | 00100 |
| :---: | :---: | :---: |

EXPLANATION: IF specifies the number of characters of the sending field upon which the operation is performed, where $I F=0$ specifies 16 characters.

Starting with the next available sending field character, the next IF characters are individually fetched and the following conditional actions occur:

If $E S$ is OFF and the character is zero, then edit insertion table entry 1 is moved to the receiving field in place of the character.

If $E S$ is $O F F$ and the character is not zero, then the character is moved to the receiving field and ES is set $O N$.

If $E S$ is $O N$, the character is moved to the receiving field.
FLAGS: (Flags not listed are not affected)
$E S$ - If $O F F$ and any of $C(Y)$ is less than decimal zero, then ON; otherwise, unchanged

| SES | Set End Suppression | 00011 |
| :---: | :---: | :---: |

EXPLANATION: Bit 0 of IF ( $I F_{0}$ ) specifies the setting of the $E S$ switch.
Bit 1 of $I F\left(I F_{1}\right)$ specifies the setting of the blank-when-zero option.

If $I F_{0}=0$, the $E S$ flag is set $O F F$.
IF $I F_{0}=1$, the $E S$ flag is set $O N$.
If $\mathrm{IF}_{1}=1$, the BZ flag is set ON .
If $I F_{1}=0$, no action is taken.
FLAGS:
(Flags not listed are not affected)
ES - Set by this micro operation
$B Z$ - If bit 1 of $C(I F)=1$, then $O N$; otherwise, unchanged

## Micro Operation Code Assignment Map

Operation code assignments for the micro operations are shown in Table 7-6. Dashes (---) indicate an unassigned code. Unassigned codes cause an Illegal Procedure fault.

Table 7-6. Micro Operation Code Assignment Map


## Terminating Micro Operations

The micro-operation sequence is terminated normally when the receiving string length is exhausted. The micro-operation sequence is terminated abnormally (with an IPR fault) if an attempt is made to move from an exhausted sending string or to use an exhausted MOP string.

MICRO OPERATIONS EXAMPLES:

| 1 | 8 | 16 - 32 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MOPLST | MVNE |  |  |  |
|  | NDSC4 | EPACK,5,11,2 | PIC | S9(10) |
|  | ADSC9 | MOPLST, 0,9 |  |  |
|  | ADSC6 | PRTOUT+3, 0,12 | PIC | z(7).999- |
|  | USE | DETOUR |  |  |
|  | MI CROP | (LTE,1),1H , (M |  | (SES, 8) |
|  | MI CROP | $\text { (INSB), } 1 \mathrm{H}, 1 \mathrm{MV}$ | 3), | (SSN) |
|  | MI CROP | 1H-, (LTE, 1), 1H | , (mVZ | ,2), (MVC,1) |
|  | USE |  |  |  |
|  | MVNE |  |  |  |
|  | NDSC4 | FPACK,5,11,2 | PIC | S9(10) |
|  | ADSC9 | MOPLST, 0,9 |  |  |
|  | ADSC6 | PRTOUT+6,0,12 | PIC | z(7).999- |
|  | MVNE |  |  |  |
|  | NDSC4 | SEQPAK, 5, 3, 3 | PIC | 999 |
|  | ADSC9 | MOPLST+2,1,4 |  |  |
|  | ADSC6 | PRTOUT+1,3,3 | PIC | ZZ9 |

## VIRTUAL MEMORY INSTRUCTIONS

These instructions support segmentation and paging in the virtual memory environment. Except in the case of the CLIMB instruction, the format of these instructions is the same as the other single-word instructions.

## Descriptor Register Instructions

These instructions provide the capability of loading or storing a descriptor register (DRn) with a new descriptor or modifying the descriptor currently contained in DRn. The LDDn instruction has a direct load option and a vector option.

| LDDn | $67 n(1)$ | Load Descriptor Register $n$ |
| :--- | :--- | :--- |
| SDRn | Iln (1) | Save Descriptor Register $n$ |
| STDn | $05 n(1)$ | Store Descriptor Register $n$ |

## Pointer Reqister Instructions

| LDPn | $47 n(1)$ | Load Pointer Register $n$ |
| :--- | :--- | :--- |
| STPn | $45 n(1)$ | Store Pointer $n$ |
| EPPRn | $63 n(1)$ | Effective Pointer to Pointer Register $n$ |
| LDEAn | $61 n(1)$ | Load Extended Address $n$ |

## Domain Transfer (CLIMB)

The CIIMB domain transfer instruction provides the software with a hardware mechanism for transferring control from one software function to another with a high level of software security. This 2-word instruction, described in detail in Section 8, has four versions which perform the functions of call, return, and co-routine invocations for intra- and inter-instruction segments and intraand inter-domain references.

CLIMB 713 (1) Domain Transfer

## PRI VILEGED INSTRUCTIONS

Privileged instructions are executed in Privileged Master mode. Three conditions must be met before the instructions can be executed:

1. The master mode bit in the indicator register must be $O N$.
2. The privileged bit in the instruction segment register must be $O N$.
3. The housekeeping bit in the page table word for the page containing the instruction must be ON; if the processor is in the working space zero addressing mode, this bit is assumed $O N$.

If any of the above conditions does not exist upon the attempted execution of a privileged instruction, a Command fault occurs.

CLEAR ASSOCIATIVE MEMORY PAGES
CAMP 532 (1) Clear Associative Memory Pages

## CLIEAR CACHE

CCAC 011 (1) Clear Cache

REGISTER LOAD

| LDAS | 770 (1) | Load Argument Stack Register |
| :--- | :--- | :--- |
| LDDSA | 170 (1) | Load Data Stack Address Register |
| LDDSD | 571 (1) | Load Data Stack Descriptor Register |
| LDPS | 771 (1) | Load Parameter Segment Register |
| LDSS | 773 (1) | Load Safe Store Register |
| LDWS | 772 (1) | Load Working Space Registers |
| LPDBR | 171 (1) | Load Page Table Directory Base Register |

REGISTER STORE

| SPDBR | 151 | $(1)$ |
| :--- | :--- | :--- |
| STAS | 750 | $(1)$ |
| STDSA | 150 | $(1)$ |
| STDSD | 551 | $(1)$ |
| STPDW | 155 | $(1)$ |
| STPS | $751(1)$ |  |
| STPTW | $157(1)$ |  |
| STSS | $753(1)$ |  |
| STWS | $752(1)$ |  |

Store Page Table Directory Base Register<br>Store Argument Stack Register<br>Store Data Stack Address Register<br>Store Data Stack Descriptor Register<br>Store PTWAM Directory Word<br>Store Parameter Segment Register<br>Store PTWAM Register<br>Store Safe Store Register<br>Store Working Space Registers

## MEMORY CONTROL

| LI MR | $553(0)$ |
| :--- | :--- | :--- |
| RIMR | $233(0)$ |

Load Interrupt Mask Register Read Interrupt Mask Register

## SYSTRM CONTROL

| CIOC | $015(0)$ |
| :--- | :--- | :--- |
| DIS | $616(0)$ |
| LCON | $016(0)$ |
| LCPR | $674(0)$ |
| LDAT | $336(1)$ |
| LDT | $637(0)$ |
| LRMB | $712(0)$ |
| RCW | $250(0)$ |
| RICHR | $156(1)$ |
| RIW | $412(0)$ |
| RMID | $273(0)$ |
| RMR | $270(0)$ |
| RPAT | $611(0)$ |
| RRES | $231(0)$ |
| RSCR | $413(0)$ |
| SCPR | $452(0)$ |
| SICHR | $154(1)$ |
| SIW | $451(0)$ |
| SMID | $272(0)$ |
| SMR | $271(0)$ |
| SSCR | $057(0)$ |
| STTA | $553(1)$ |
| STTD | $550(1)$ |

Connect Input/Output Channel Delay Until Interrupt Signal<br>Load Connect Table<br>Load Central Processor Register<br>Load Address Trap Register<br>Load Timer Register<br>Load Reserve Memory Base<br>Read Connect Word Pair<br>Restart IC History Register<br>Read Interrupt Word Pair<br>Read Memory ID Register<br>Read Memory Register<br>Run PATROL<br>Read Reserved Memory<br>Read System Control Register<br>Store Central Processor Register<br>Store IC History Register<br>Set Interrupt Word Pair<br>Set Memory ID Register<br>Set Memory Register<br>Set System Control Register<br>Store Test Address Registers<br>Store Test Descriptor Registers

## ALL MODE INSTRUCTI ONS

All mode instructions may be executed in any processor mode.

| EPAT | $412(1)$ | Effective Pointer and Address to Test |
| :--- | :--- | :--- |
| PAS | $176(1)$ | Pop Argument Stack |
| RSW | $231(0)$ | Read Processor Model Characteristics |

## ES MODE INSTRUCTIONS

ES mode instructions are valid only in the ES mode (ISR bit 24=1). AN IPR fault occurs if an attempt is made to execute these instructions in the NS mode. Although these instructions are generated by some compilers in this release, they are not supported by the GMAP assembler.

Except for the $A A R n, N A R n, A R A n$, and $A R N$ instructions, all instructions are valid in the ES mode. An IPR fault occurs if an attempt is made to execute these four instructions in the ES mode.

## Register-to-Reqister Instructions

Register to Register instructions known as "RR" type instructions are valid only in the ES mode. An attempt to execute these instructions in the NS mode results in an IPR fault. RR type instructions permit movement, arithmetic operation, and shift of fixed-point data using the $G X n, A$ and $Q$ registers. An attempt to execute any RR type instruction by the RPT, RPD, or RPL instructions results in an IPR fault.

## RR TYPE INSTRUCTION FORMAT



| Bits | Field | Description |
| :---: | :---: | :---: |
| 0-3 | RI | Specifies a code indicating a register to be the destination of the result. The allowable codes follow: |
|  |  | Register Code Result |
|  |  | 0000 IPR |
|  |  | 0001 IPR |
|  |  | 0010 IPR |
|  |  | 0011 IPR |
|  |  | 0100 IPR |
|  |  | 0101 A |
|  |  | 0110 Q |
|  |  | 0111 IPR |
|  |  | 1000 GXO |
|  |  | 1001 GXI |
|  |  | 1010 Gx2 |
|  |  | 1011 GX3 |
|  |  | 1100 GX4 |
|  |  | 1101 GX5 |
|  |  | 1110 GX6 |
|  |  | 1111 GX7 |
| 4-10 | NU | Not used. Should be set to 0 . |
| 11-17 | J | Used only in a shift instruction. Specifies the shift number (immediate value). Must be 0 in all but shift instructions. |
| 18-27 | OP | Operation code |
| 28 | I | Interrupt inhibit bit |
| 29-31 | MBZ | Must be zero or an IPR fault occurs |
| 32-35 | R2 | Specifies a code that indicates a source register. The codes for this register are the same as for RI. |

NOTES: 1. Specifying a register code of 0000 in a shift instruction does not result in an IPR fault.
2. If a register pair appears in an instruction specification, the two registers are handled as linked. The list below indicates the register codes to be assocciated with the register pair.

Register Code Result

| 0000 | IPR |
| :--- | :--- |
| 0001 | IPR |
| 0010 | IPR |
| 0011 | IPR |
| 0100 | IPR |
| 0101 | $A, Q$ |
| 0110 | A, Q |
| 0111 | IPR |
| $100 x$ | GX0, GX1 |
| $101 x$ | GX2, GX3 |
| I10x | GX4, GX5 |
| 111x | GX6, GX7 |

where x means this bit is ignored by the hardware.

MOVEMENT AND ARI THMEIIC INSTRUCTIONS

| ADLR | $435(1)$ | Add Logical to Register |
| :--- | :--- | :--- |
| ADRR | $434(1)$ | Add Register to Register |
| ANRR | $535(1)$ | AND Register to Register |
| CMRR | $534(1)$ | Compare Register to Register |
| DVRR | $533(1)$ | Divide Register to Register |
| ERRR | $537(1)$ | Exclusive OR Register to Register |
| LDCR | $431(1)$ | Load Complement to Register |
| IDDR | $433(1)$ | Load Double Register to Register |
| LDPR | $432(1)$ | Load Positive Register to Register |
| LDRR | $430(1)$ | Load Register to Register |
| MPRR | $530(1)$ | Multiply Register-Pair to Register |
| MPRS | $531(1)$ | Multiply Register-Single to Register |
| ORRR | $536(!)$ | OR Register to Register |
| SBLR | $437(1)$ | Subtract Logical to Register |
| SBRR | $436(1)$ | Subtract Register to Register |

SHI FT INSTRUCTIONS

| GLLS | $466(1)$ | GXn Long Left Shift |
| :--- | :--- | :--- |
| GLRL | $465(1)$ | GXn Long Right Logic |
| GLRS | $464(1)$ | GXn Long Right Shift |
| GLS | $462(1)$ | GXn Left Shift |
| GRL | 461 (1) | GXn Right Logic |
| GRS | 460 (1) | GXn Right Shift |

## Fixed-Point Instructions

The fixed-point instructions concern movement and arithmetic operations on data in the GXn registers and memory. These instructions are valid only in the ES mode. An attempt to execute these instructions in the NS mode results in an IPR fault.

| GLDD | $32 \mathrm{n}(1)$ |
| :--- | :--- |
| GSTD | $14 \mathrm{n}(1)$ |
| MPX | $04 \mathrm{n}(1)$ |

Load Double to GXn ( $n=0,2,4,6$ )
Store Double from GXn ( $n=0,2,4,6$ )
Multiply GXn ( $\mathrm{n}=0,1, \ldots, 7$ )

## TRANSFER INSTRUCTIONS

The program transfer instructions permit conditional and unconditional transfers. TSXn also permits the instruction counter to be stored in index registers X 0 through $\mathrm{X7}$ Conditional transfers on zero, plus, and carry also have the corollary transfers nonzero, minus, and no carry. The transfers on overflows and underflows are made to maskable fault routines. If the normal fault routine is masked, transfer is optional. As described in the individual descriptions in Section 8, the ISR and SEGID(IS) are affected by transfer of control instructions.

## Conditional Transfer

| TEO | $614(0)$ | Transfer on Exponent Overflow |
| :--- | :--- | :--- |
| TEU | $615(0)$ | Transfer on Exponent Underflow |
| TMI | $604(0)$ | Tranfer on Minus |
| TMOZ | $604(1)$ | Transfer on Minus or Zero |
| TNC | $602(0)$ | Transfer on No Carry |
| TNZ | $601(0)$ | Transfer on Nonzero |
| TOV | $617(0)$ | Transfer on Overflow |
| TPL | $605(0)$ | Transfer on Plus |
| TPNZ | $605(1)$ | Transfer on Plus and Nonzero |
| TRC | $603(0)$ | Transfer on Carry |
| TRCTn | $54 n(1)$ | Transfer on Count |
| TRTF | $601(1)$ | Transfer on Truncation Indicator OFF |
| TRTN | $600(1)$ | Tranfer on Truncation Indicator ON |
| TTF | $607(0)$ | Transfer on Tally Runout Indicator OFF |
| TTN | $606(1)$ | Transfer on Zero |
| TZE | $600(0)$ |  |

## Unconditional Transfer

| RET | $630(0)$ |  |
| :--- | :--- | :--- |
| TRA | 710 | $(0)$ |
| TSS | $715(0)$ |  |
| TSXn | $70 n$ | $(0)$ |

Return
Transfer Unconditionally
Transfer after Setting Slave Transfer and Set Index Register $n$

## MI SCEELLANEOUS INSTRUCTI ONS

## Option Reqister Instructions

LDO 172 (1) Load Option Register
STO 152 (1) Store Option Register

## Binary-To-BCD Conversion

The Binary to Binary-Coded-Decimal ( $B C D$ ) instruction converts the magnitude of a 33-bit or smaller binary number to its decimal equivalent in $B C D$ form. The conversion is made automatically, one decimal digit per instruction execution, using previously stored conversion constants. The BCD form of the converted number is readily available for further operations.

BCD 505 (0) Binary-to-BCD Convert

## Execute Instructions

The Execute and Execute Double (XEC and XED) instructions allow remote instructions to be executed singly or in pairs. (XED executes only in NS mode.) A program will continue sequentially after the XEC or XED instructions are executed, as long as the referenced instructions do not alter the instruction counter. If a referenced instruction affects the instruction counter, a program transfer occurs.

| XEC | $716(0)$ | Execute |
| :--- | :--- | :--- |
| XED | $717(0)$ | Execute Double |

## Gray-To-Binary-Conversion

The Gray-to-Binary (GTB) instruction converts a 36-bit word containing data in the Gray code (for example, coded analog information from an analog-to-digital input device) to its binary equivalent in only one execution of the instruction. This instruction enhances the use of the information system in real-time applications, such as telemetry. (This instruction executes in NS mode only.)

GTB
774 (0)
Gray-to-Binary Convert

## Programmed Fault

| DRL | $002(0)$ | Derail |
| :--- | :--- | :--- |
| MME | $001(0)$ | Master Mode Entry |

## No Operation

| NOP | $011(0)$ | No Operation |
| :--- | :--- | :--- |
| PULS1 | $012(0)$ | Pulse One |
| PULS2 | $013(0)$ | Pulse Two |
| SYNC | $014(0)$ | Gate Synchronize |

## Repeat Instructions

The RPT and RPD instructions permit execution of the next one or two instructions a selected number of times according to program requirements; they are especially useful for operating upon sequential lists in memory. (The repeat instructions execute only in NS mode.) For example, if RPT is used with any of several compare instructions to search a list, termination occurs when a "hit" is made according to conditions specified in the RPT instruction. The "hit" causes transfer to the next sequential instruction.

| RPD | $560(0)$ | Repeat Double |
| :--- | :--- | :--- |
| RPL | $500(0)$ | Repeat Link |
| RPT | $520(0)$ | Repeat |

Pointer And Length Instructions

| LPL | 467 (1) | Load Pointer and Length |
| :--- | :--- | :--- |
| SPL | 447 (1) | Store Pointer and Length |

## CODING LIMITATIONS

Supplementary specification items and notes relating to the software that operates in the DPS 8000 is provided below.

1. Result of Fault Detection in the MLR/MRL instruction

When an SCLl/SCL2/BND fault is detectd in the MLR/MRL instruction, the last several words (up to four words) preceding the fault may not be stored into memory.
2. Tally Runout Indicator

If any instruction involving a tally word causes the tally count to be zero and sets the tally runout indicator to OFF, and a page fault subsequently occurs in this execution of this instruction, the value of the tally runout indicator in the safe store frame will represent the state of the indicator prior to the instructions. This permits the instruction to be retried. The value of the tally runout in the indicator register will indicate OFF.
3. Interrupt and Fault Entry Descriptor Locations

The software-visible, fixed absolute memory locations for the interrupt and fault entry descriptors are defined by firmware values. These locations may be altered corresponding to the ECS firmware loaded into a CPU.

The current entry descriptor locations are as follows:
Entry Descriptors Word Location
Interrupt $\quad 30_{8}-31_{8}$
Fault $\quad 328-338$
System Entry (PMME) 348-358
Backup Fault $\quad 408-41_{8}$
The word location range available for these entry descriptors is $0-778$.
4. Timer Related Instructions

# Instructions which store the timer register affect this value because the timer is stopped for one cycle. These instructions are 

STT
CLIMB
DIS when PATROL is enabled

## SRETION 8

## MACHINE INSTRUCTION DESCRIPTIONS

## FORMAT OF INSTRUCTION DESCRIPTION

Each instruction in the repertoire is described in this section. The descriptions are presented in the formats shown below.

The format for all instructions except vector instructions follows:

| MNEMONIC | INSTRUCTION NAME | OPCODE |
| :--- | :--- | :--- |

FORMAT: Figure or figure reference
CODING FORMAT: Text
PROCESSOR MODE: Text

SUMMARY: Text and/or bit transfer equations
EXPLANATION: Text
ILLEGAL ADDRESS
MODIFICATIONS: Text
ILLEGAL REPEATS: Text
INDICATORS: Text and/or logic statements
NOTE: Text
EXAMPLE(S): If applicable
Line 1: MNEMONIC, INSTRUCTION NAME, OPCODE
This line has three parts that contain the following:

1. MNEMONIC -- The mnemonic code for the operation field of the assembler statement. The assembler recognizes this character string value and maps it into the appropriate binary pattern when generating the actual object code.
2. INSTRUCTION NAME -- The name of the machine instruction from which the mnemonic was derived.
3. OPCODE -- The octal value of the operation code for the instruction. A 0 or a 1 in parentheses following an octal code indicates whether bit 27 (opcode extension bit) of the instruction word is OFF or ON.

## Line 2: FORMAT

The layout and definition of the subfields of the instruction word or words either as a figure or as a reference to a figure.

Line 3: CODING FORMAT
The format to be used in coding the instruction.
Line 4: OPERATING MODES
The modes in which the processor should be to execute the instruction. (Refer to Section 1, "Operating Modes".)

Line 5: SUMMARY
The change in the state of the processor affected by the execution of the instruction described in a short, symbolic form. If reference is made to the state of an indicator, it is the state of the indicator before the instruction is executed.

## Line 6: EXPLANATION

In instances where more details are needed than supplied in a concise summary, this section describes how the operation functions.

## Line 7: ILLEGAL ADDRESS MODIFICATIONS

A list of those modifiers that cannot be used with the instruction. An Illegal Procedure fault occurs when illegal address modification is used.

Line 8: ILLEGAL REPEATS
A list of the repeat instructions that cannot be used with the instruction.
Line 9: ILLEGAL EXECUTES
A list of operations or conditions that are prohibited with the instruction.

A list of only those indicators whose state can be changed by the execution of the instruction. In most cases, a condition for setting $O N$ as well as one for setting OFF is stated. If only one of the two is stated, then the indicator remains unchanged if the condition is not met. Unless stated otherwise, the conditions refer to the contents of registers existing after instruction execution.

Line 1l: NOTES
Notes regarding specific conditions, faults, and exceptions that affect the operation of the instruction upon the data.

Line 12: EXAMPLES
Any coding examples, if required for clarity.

## ABBREVIATIONS AND SYMBOLS

The following abbreviations and symbols are used in the descriptions of the machine operations.

Symbol Meaning
AM Address register modification
AND The Boolean connective AND
$\mathrm{ARn} \quad$ Address register $\underline{n}$ specifier in operand descriptor ( $n=0,1, \ldots, 7$ )
b The original bit position within a 9-bit character
BOLR Boolean results ( 4 bits). The BOLR field is used in bit string operations. The bits specify the resultant octal value for four combinations of two input sources.
:(BOLR): A Boolean operation defined by the BOLR field
c The original character position within a data word of 9-bit characters
 1
$C(R) \quad$ The complete contents of register $R$
$C(R)_{i} \quad$ The contents of bit $i$ of register $R$
$C(R)_{i-j} \quad$ The contents of bits $i$ through $j$ of register $R$

The original character number within the data word referred to by the original data word address

Character set definition, EBCDIC (0) or ASCII (1)
Displacement register (bits 32-35)
Bit value specifier ( 0 or 1 ) for bit string fill. Used when combining/comparing a short bit string with a long bit string to make the shorter string appear to be the same length as the longer string.

A character used when moving or comparing a short string of characters to a longer string to make the short string appear to be the same length as the longer string. (See note under MASK.)

General Index Registers 0,1,... 7 (ES Mode only)
Program interrupt inhibit bit
Indirect operand descriptor indicator
The actual length of the character or bit string, as determined by the register or length (RL) bit in the modification field and by $N$

A symbol representing either the address of the operand or the displacement from a base

Bit pattern used in an instruction word. Each 1 bit in the mask causes that bit position in the two characters not to enter into the comparison (coded as octal digits).

NOTE: FILL and MASK are 9-bit fields. When using 6- or 4-bit characters, the character must be right-justified in the 9-bit field.

Must be zero
Modification field $\underline{n}$ describing address modification to be performed in operand descriptor $\underline{n}$ :

```
MF1 = modification field l (bits 29-35)
MF2 = modification field 2 (bits ll-17), if operand descriptor 2 is specified
MF3 = modification field 3 (bits 2-8), if operand descriptor 3 is specified
```

Either the number of characters or bits in the data string or a 4-bit code (bits $32-35$ ) that specifies a register that contains the number of characters or bits. (See L above.)

R1,R2 General index registers, specified in ES mode only for register to register instructions

The ith bit, character, or byte position of $R$
Bit, character, or byte positions $i$ through $j$ of $R$
Rounding numeric indicator flag:
If $R D=0$, no rounding takes place
If $R D=1$, rounding takes place as the final operation; the stored result is incremented by 1 at the least significant character if the most significant character of the truncated part is 5 or more

Address modification register selection for R-type modification of the operand descriptor address field

Distance between elements of vector data in vector operations
Register or length indicator
RM Register modification
RN The register that holds the number of elements of vector data in vector operations

Sign and decimal type

Meaning
SF Scaling factor
SX Sign and scaling
T Truncation fault enable indicator:
If $T=0$, the truncation fault is disabled If $T=1$, the truncation fault is enabled

TA A code that defines the type of alphanumeric character used in the data

TN A code that defines which type of numeric character is used in the data

TR Timer register
VA Virtual address
$\mathrm{Xn} \quad$ Index Registers ( $0,1, \ldots 7$ )
XOR The Boolean connective EXECLUSIVE OR
Y A l5-bit displacement from the address register address (with bit $29=1$ ) or 18 -bit address (with bit $29=0$ )

The effective word address (18 bits for NS mode and 34-bits for ES mode) to the word level of the designated instruction

Y-pair A symbol denoting that the effective address $Y$ designates a pair of main memory locations ( 72 bits) with successive addresses, the smaller address being even. When $Y$ is even, it designates the pair ( $Y, Y+1$ ); when $Y$ is odd, it designates the pair ( $Y-1, Y$ ). The main memory location with the smaller (even) address contains the most significant part of a double-word operand or the first of a pair of instructions.

YC The effective address for character data
YCB The effective address for bit string data
Z The temporary pseudo-result of a nonstore comparison operation
--> Replace(s)
$C(R):: C(Y)$ means
$C(R)-C(Y) \rightarrow->C(Z), C(R)$ and $C(Y)$ unchanged invisible result $C(Z)$ sets zero, negative and carry indicator as indicated in the instruction descriptions

| $\neq$ | Not equal |
| :--- | :--- |
| $\sum$ | Sigma sign indicates summary. |

## COMHON ATTRI BUTES OF INSTRUCTI ONS

## Illegal Modification

If an illegal modifier is used with any instruction, an illegal procedure fault with a subcode class of illegal modifier occurs.

## Parity Indicator

The parity indicator is turned $O N$ at the end of a main memory access that has incorrect parity.

## INSTRUCTI ON WORD FORMATS

## Single-Word Instructions

The single-word instruction format is displayed in Figure 8-1.


Figure 8-1. Single-Word Instruction Format

LDA AB, X3, AR2 Instruction with no index involved

Format 1: instruction with index involved

LDX $\quad 1, A B, X 3, A R 2$
Format 2: instruction with index involved
$A B \quad O C T \quad 0$

AR\# - Address register number, if bit $29=1$.
S $\quad$ - Sign bit, if bit $29=1$.
LOCSYM - Address field; bits $0-17$ or bits 3-17, depending on the state of bit 29

OP CODE - 10-bit operation code field stated as a 3-digit octal number followed by the content of bit 27 ( 0 or 1) in parentheses

- Program interrupt inhibit bit

AR - Address register bit. If bit $29=1$, use address register specified in bits 0,1 , and 2 of $Y$ field for address modification. Bit 3 (sign) is then extended to bits 0,1 , and 2 . If bit $29=0$, no address register modification is performed.

TAG - Tag field; used to control address modification.
Tm - (Bits 30-31) Type of address modification.
Td - (Bits 32-35) Index Register or modification variation designator

The Repeat (RPT), Repeat Double (RPD), and Repeat Link (RPL) machine instructions and variations of these instructions use special formats and have special tally, terminate, repeat, and other conditions associated with them. (The repeat instructions execute in NS mode only.) There is no address modification for the Repeat instructions. Address modifications for the repeated instructions are limited to $R$ and $R I$ with designators specifying XI,.... X7/GXI, ....GX7. X0/GX0 is used to control terminate conditions and tally. Address Register (AR) modification is also permitted.

The Character Move and Translate instructions (MTR and MTM) use a variation of the single-word instruction format in which two registers are specified.

Indirect words, used for address modification, have the same general format as the instruction words; however, the fields are used in a somewhat different way.

## Multiword Instructions

Alphanumeric, numeric, and bit string multiword instructions have the general machine format described in Figure 8-2.

| $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 1 & 2 \end{array}$ |  |  |  | $\begin{array}{lllll} 0 & 0 & 0 & 1 & 1 \\ 5 & 8 & 9 & 0 & 1 \\ \hline \end{array}$ |  |  |  | $\begin{array}{lll} 1 & 1 & 1 \\ 4 & 7 & 8 \\ \hline \end{array}$ |  |  |  | $\begin{array}{lllllll} 2 & 2 & 2 & 3 & 3 & 3 & 3 \\ 7 & 8 & 9 & 0 & 1 & 2 & 5 \\ \hline \end{array}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $F$ |  | F3 | or |  | T | R |  | 2 | or | ILI | OP CODE | I |  |  | MF1 |  |
| P | A R | $\left\lvert\, \begin{aligned} & R \\ & L\end{aligned}\right.$ | I | REG |  | D | A | R | I | REG |  |  | A <br> R | R L | I | REG |

The number of words and fields within the descriptor words will vary by instruction, but use the following general format.


Figure 8-2. Multiword Instruction Format
The fields in the instruction word are defined below. The data fields in the operand descriptor words and the indirect word are discussed in detail in Section 5 under Operand Descriptors and additional detail including coding formats, is provided in Section 7 under Multiword Instructions.

F - Bit value specifier for bit string fill
P - Plus sign indicator (octal 13 or 14)
FILL - Fill character specifier
T - Truncation fault enable indicator
RD - Rounding indicator
MFl - Modification field 1 (bits 29-35) denotes address modification to be performed for operand descriptor 1. (See "Multiword Modification Field" in Section 7.)

MF2 - Bits $11-17$ describe address modification to be performed on this operand for operand descriptor 2

- Bits 2-8 describe address modification to be performed on this operand for operand descriptor 3

OP CODE - 10-bit operation code field. Octal representation consisting of three octal digits followed by the content of bit 27 (1) in parentheses.

I - Program interrupt inhibit bit
AR - Address register indicator
RL - Register containing length indicator
ID - Indirect operand descriptor indicator
REG - Type of register modification ( $A, A U, Q, Q U, I C, D U, X \underline{n} / G X \underline{n}$ )

## Address Reqister Special Arithmetic Instructions

These instructions provide the capability for replacing, adding to, or subtracting from the contents of an address register on either a word, character, or bit address basis. The operation is register-to-register, with no memory fetch involved.

The special arithmetic instructions have the format shown in Figure 8-3:

| $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 2 & 3 \end{array}$ |  | $\begin{array}{ll} 11 \\ 78 \\ \hline \end{array}$ |  | $\begin{array}{lll} 22 & 2 \\ 7 & 8 & 9 \\ \hline \end{array}$ |  | $\begin{array}{lll} 3 & 3 & 3 \\ 0 & 1 & 2 \\ \hline \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AR\# | S | Y | OP CODE | I | AR | MBZ | DR |

Figure 8-3. Address Register Special Arithmetic Instruction Format

AR\# - Selects address register to be altered
S - Sign bit
Y - Used as a word displacement (no character or bit position included) along with the contents specified in the DR field to alter the contents of the specified address register. Bit 3 provides negative or positive word displacement.

OP CODE - 10-bit operation code field. Octal representation consisting of three octal digits followed by the content of bit 27 (1) in parentheses.

I - Program interrupt inhibit bit
$A R \quad-\quad$ Address register bit. If bit $29=1$, the sum of the $D R$ (in characters, words, or bits) and the y field (in words) are added to or subtracted from the contents of the AR specified in bits 0-2. If bit $29=0$, the described sum or its two's complement is loaded into the AR for addition or subtraction, respectively. If the mnemonic is coded with $X$ (for example, AWDX), bit 29 is forced to zero.

MBZ - Bits 30-31 must be zero. The operand length is contained in the register specified by DR.

DR - Displacement register. Specifies which register contains the displacement value. The register codes and register lengths are the same as those used in MF fields except that IC modification is illegal.

The operations for adding a value to the contents of an address register proceed identically as with effective operand address preparation from an operand descriptor, with the final results stored in the specified address register. The subtract operation differs only in that the contents of the register specified by the code in the $D R$ field are first added to the $y$ field. This result is then subtracted from the actual contents of the address register or from the implied zero contents and the result is placed in the address register. The codes for DU, DL, and IC are illegal for the DR field and cause an IPR fault.

No indicators are affected by these instructions.

## Character Move To/From Reqister Instructions

Two instructions permit moves of one, two, three, or four 9-bit characters from a memory location to a register or from a register to memory. These instructions have the format shown in Figure 8-4.


Figure 8-4. Character Move To/From Register Instruction Format
RECR - Specifies the register to which characters are moved (MTR), or from which characters are moved (MTM). (Refer to MTR/MTM instructions.)

OP CODE - 10-bit operation code field. Octal representation consisting of three octal digits followed by the content of bit 27 (1) in parentheses.

I - Program interrupt inhibit bit

AR - Address register indicator
RL - This field is ignored
ID - Indirect operand descriptor indicator
REG - Type of register modification ( $A, A U, Q, Q U, I C, D U, X n / G X n$ )
These instructions move one, two, three, or four 9-ivit characters from (MTR) or to (MTM) a memory location to or from a register specified by the RECR field.

## Reqister-to-Reqister Instructions

Register to Register instructions known as "RR" type instructions are valid only in the ES mode. An attempt to execute these instructions in the NS mode results in an IPR fault. RR type instructions permit movement, arithmetic operation, and shift of fixed-point data using the $G X n, A$ and $Q$ registers. An attempt to execute any RR type instruction by the RPT, RPD, or RPL instructions results in an IPR fault. The format for register to register instructions is shown in Figure 8-5.


Figure 8-5. Register To Register Instruction Format

## Bits Field Description

$0-3 \mathrm{Rl}$ A code indicating a register to be the destination of the result. The allowable codes follow:

Register Code Result

| 0000 | IPR |
| :--- | :--- |
| 0001 | IPR |
| 0010 | IPR |
| 0011 | IPR |
| 0100 | IPR |
| 0101 | $A$ |
| 0110 | $Q$ |
| 0111 | IPR |
| 1000 | GX0 |
| 1001 | GX1 |
| 1010 | GX2 |
| 1011 | GX3 |
| 1100 | GX4 |
| 1101 | GX5 |
| 1110 | GX6 |
| 1111 | GX7 |

4-10 NU Not used. Should be set to 0.
11-17 J Used only in a shift instruction. Specifies the shift number
(immediate value). Must be 0 in all but shift instructions.
18-27 OP Operation code
28 I Interrupt inhibit bit
29-31 MBZ Must be zero or an IPR fault occurs
32-35 R2 A code indicating the source register. The codes for thisregister are the same as for Rl.
NOTES: $\quad$ 1. Specifying a register code of 0000 in a shift instructiondoes not result in an IPR fault.
2. If a register pair appears in an instruction specification,the two registers are handled as linked. The list belowindicates the register codes to be assocciated with theregister pair.
Register Code Result

0000 IPR
0001 IPR
0010 IPR
0011 IPR
0100 IPR
0101 A, Q
0110 A, Q
0111 IPR
100x GXO, GX1
101x GX2, GX3
110x GX4, GX5
111x GX6, GX7
where x means this bit is ignored by the hardware.

## I NSTRUCTI ON REPERTOIRE

The processor interprets a lo-bit field of the instruction word as the operation code. This field size yields 1024 possible instructions codes of which over half are implemented.

Detailed on the following pages are the processor instructions and operation codes sorted alphabetically on the mnemonic by function.

| A4BD <br> A4BDX | Add 4-Bit Displacement to Address Register | 502 (1) |
| :--- | :--- | :--- |

FORMAT:
CODING FORMAT:

Special arithmetic instruction format (see Figure 8-3)
1816
\{A4BD \}
\{A4BDX\} word displacement,R,AR
When the mnemonic is coded with an " X " (A4BDX), bit 29 is forced to zero.

OPERATING MODES: Any
EXPLANATION: NS Mode
The count of 4-bit characters contained in the register specified by the $D R$ field is effectively divided by 8 , producing a word count and a character count. The word count is added to the $y$ field (bit 3 extended).

If bit $29=0$, this sum replaces bits $0-17$ of the specified $A R$, with the character count (from the divide) translated into bit string representation and replacing bits 18-23 of AR.

If bit $29=1$, the sum of the word count (from the divide) and $y$ field is added to bits $0-17$ of the specified AR. The CHAR and BIT portions (bits 18-23) of the specified AR are forced to point to a 4-bit character boundary in bit string representation. The resulting character count is added to the character count from the divide operation, with the result being translated back into bit string representation. These formed values for the WORD, CHAR, and BIT fields are stored in bits $0-23$ of the specified AR. With this addition, carry from the CHAR field is transferred to the WORD field.

ES Mode
The count of 4-bit characters contained in the register specified by the DR field is effectively divided by 8 , producing a word count and a character count. The word count is added to the $y$ field (bit 3 extended).

If bit $29=0$, this sum replaces bits $0-29$ of the specified $A R$, with the character count (from the divide) translated into bit string representation and replacing bits $30-35$ of AR.

If bit $29=1$, the sum of the word count (from the divide) and $y$ field is added to bits $0-29$ of the specified AR. The CHAR and BIT portions (bits 30-35) of the specified AR are forced to point to a 4-bit character boundary. The resulting character count is added to the character count from the divide operation, with the result translated back into bit string representation. These formed values for the WORD, CHAR, and BIT fields are stored in bits 0-35 of the specified AR. With this addition, carry from the CHAR field is transferred to the WORD field.

Effectively, the two bit string representations are added and the result is translated back to a format allowing 2 bits to represent the characters and 4 bits to represent bits. Any overflow of the 2 bits increments the address field and the 4-bit field is handled as mod-9. Any overflow of the 2-bit field increments the character (2-bit) field.

ILLEGAL ADDRESS
MODI FICATIONS:
When $D U$, DL, and IC are specified in the DR.
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

EXAMPLES: (Applies to NS mode only)

| 1 | 8 | 16 | 32 |
| :--- | :--- | :--- | :--- |



| $\begin{aligned} & \text { A6BD } \\ & A 6 B D X \end{aligned}$ | Add 6-Bit Displacement to Address Register 501 (1) |
| :---: | :---: |
| FORMAT: | Special arithmetic instruction format (see Figure 8-3) |
| CODING FORMAT: | 1816 |
|  |  |
|  | When the mnemonic is coded with an $X$ (A6BDX), bit 29 is forced to zero. |
| OPERATING MODES: | Any |
| EXPLANATION: | NS Mode |

The count of 6-bit characters contained in the register specified by the DR field is effectively divided by 6 , producing a word count and a character count. The word count is added to the $y$ field (bit 3 extended).

If bit $29=0$, this sum replaces bits $0-17$ of the specified $A R$, with the character count (from the divide) being translated into bit string representation and replacing bits 18-23 of AR.

If bit $29=1$, the sum of the word count (from the divide) and $y$ field is added to bits $0-17$ of the specified AR. The CHAR and BIT portions (bits 18-23) of the specified AR are forced to point to a 6-bit character boundary. The resulting 6-bit character count is added to the character count from the divide operation, with the result being translated back into bit string representation. These formed values for the WORD, CHAR, and BIT fields are stored in bits 0-23 of the specified AR. With this addition, carry from the CHAR field (when carry + character count > 5) is transferred to the WORD field.

## ES Mode

The count of 6-bit characters contained in the register specified by the DR field is effectively divided by 6 , producing a word count and a character count. The word count is added to the $y$ field (bit 3 extended).

If bit $29=0$, this sum replaces bits $0-29$ of the specified AR, with the character count (from the divide) translated into bit string representation and replacing bits 30-35 of AR.

If bit $29=1$, the sum of the word count (from the divide) and $y$ field is added to bits $0-29$ of the specified AR. The CHAR and BIT portions (bits 30-35) of the specified AR are forced to point to a 6-bit character boundary. The resulting 6-bit character count is added to the character count from the divide operation, with the result translated back into bit string representation. These formed values for the WORD, CHAR, and BIT fields are stored in bits $0-35$ of the specified AR. With this addition, carry from the CHAR field (when carry + character count >5) is transferred to the WORD field.

ILLEGAL ADDRESS
MODI FICATI ONS:
When $D U, D L$, or IC are specified in $D R$.
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None Affected
NOTE: An Illegal Procedure fault occurs if illegal address modification is used.

EXAMPLES: (Applies to NS mode only)


| A9BD <br> A9BDX | Add 9-Bit Displacement to Address Register | 500 (1) |
| :--- | :--- | :--- |

FORMAT:
CODING FORMAT:

Special arithmetic instruction format (see Figure 8-3)
$\square$
\{A9BD \}
\{A9BDX \} word displacement, $R, A R$
When the mnemonic is coded with an $X$ (A9BDX), bit 29 is forced to zero.

OPERATING MODES: Any
EXPLANATION: NS Mode
The count of 9-bit characters contained in the register specified by the DR field is effectively divided by 4 , producing a word count and a character count. This word count is then added to the $y$ field (bit 3 extended).

If bit $29=0$, the resulting sum of the word addresses and the character count (from the divide operation) replaces bits 0-19 of the specified AR.

If bit $29=1$, the resulting sum of the word addresses is added to bits 0-17 of the specified AR and the character count (from the divide operation) is added to bits 18-19 of $C(A R)$. These results are then stored in bits 0-19 of the specified AR. In either case, bits 20-23 of the specified AR are zeroed. Carry is transferred from bit 18 to bit 17 with this addition.

## ES Mode

The count of 9-bit characters contained in the register specified by the DR field is effectively divided by 4 , producing a word count and a character count. This word count is then added to the $y$ field (bit 3 extended).

If bit $29=0$, the resulting sum of the word addresses and the character count (from the divide operation) replaces bits $0-31$ of the specified AR.

If bit $29=1$, the resulting sum of the word addresses is added to bits 0-29 of the specified AR and the character count (from the divide operation) is added to bits $30-31$ of $C(A R)$. These results are then stored in bits 0-31 of the specified AR. In either case, bits 32-35 of the specified AR are zeroed. Carry is transferred from bit 30 to bit 29 with this addition.

ILLEGAL ADDRESS MODI FICATIONS:

When DU, DL, or IC are specified in the DR.
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modification is used.

EXAMPLES: (Applies to NS mode only)

| 1 | 8 | 16 | 32 |
| :--- | :--- | :--- | :--- |


| EAXI | 6 |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A9BDX | $2,1,2$ | AR2 octal contents -00 | 0 | 0 | 0 | 0 | 3 | 4 | 0 |
| A9BD | 2,12 | AR2 octal contents -0 | 0 | 0 | 0 | 5 | 4 | 0 |  |


| AARn | Alphanumeric Descriptor To Address Register n | 56n (1) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |


2. An IPR fault occurs if descriptor $C N$ field contains xxl for $T A=00$, or $11 x$ for $T A=01$.
3. An IPR fault occurs if an attempt is made to execute this instruction in the ES mode.

EXAMPLES: (Applies to NS mode only)


| $\overline{A B D}$ABDX |
| :--- | | ABD <br> ABD <br> ABDX |
| :--- |

FORMAT:
CODING FORMAT:
$1 \quad 8 \quad 16$
\{ABD \}
\{ABDX \} word displacement,RM,AR
When the mnemonic is coded with an X (ABDX), bit 29 is forced to zero.

OPERATING MODES: Any
EXPLANATION: NS Mode
The bit string count in the register specified in the DR field is divided by 36 . The quotient is taken as the word count and the remainder is taken as the bit count. The word count is added to the $y$ field for which bit 3 of the instruction word is extended and the sum is taken.

If bit 29=0, the sum is loaded into bits 0-17 of the specified $A R$, and the character portion and the bit portion of the remainder are loaded into bits 18-23 of the specified AR.

If bit 29 2 , the sum is added to bits $0-17$ of the specified AR. The CHAR and BIT fields (bits 18-23) of the specified AR are added to the character portion and the bit portion of the remainder. WORD, CHAR and BIT fields generated in this manner are loaded into bits $0-23$ of the specified AR. With this addition, carry from the BIT field (bit 20) and the CHAR field (bit 18) is transferred (when BIT field $>8$, CHAR field $>3$ ).

## ES Mode

The bit string count in the register specified in the DR field is divided by 36. The quotient is taken as the word count and the remainder is taken as the bit count. The word count is added to the $y$ field for which bit 3 of the instruction word is extended and the sum is taken.

If bit $29=0$, the sum is loaded into bits $0-29$ of the specified $A R$, and the character portion and the bit portion of the remainder are loaded into bits 30-35 of the specified $A R$.

If bit $29=1$, the sum is added to the sign extended value of bits 0-29 of the specified AR. The CHAR and BIT fields (bits 30-35) of the specified AR are added to the character portion and the bit portion of the remainder. WORD, CHAR, and BIT fields generated in this manner are loaded into bits 0-35 of the specified AR. With this addition, carry from the BIT field (bit 30) and the CHAR field (bit 32) is transferred (when BIT field $>8$, CHAR field $>3$ ).

ILLEGAL ADDRESS MODIFICATIONS:

When DU, DL, or IC are specified in the DR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

EXAMPLES: (Applies to NS mode only)

| 1 | 8 | 16 | 32 |
| :--- | :--- | :--- | :--- |



| AD2D | Add Using Two Decimal Operands | 202 (1) |
| :--- | :--- | :--- |

FORMAT:

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY

```
SUMMARY:
    C(string 2) + (string 1) --> C(string 2)
    Same as AD3D, except that the sum is stored using YC2, TN2,
    S2 and, if S2 indicates a scaled format, SF2.
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MFI and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for AD3D
NOTES: 1. All notes for AD3D apply also to AD2D.
    2. Illegal Procedure fault same as for MVN.
    3. An Illegal Procedure fault occurs if illegal address
    modification or an illegal repeat is used.
```


## EXAMPLES:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | AD2D | , , , 1 | with truncation enable option |
|  | NDSC4 | FLDI, 0,8,2,-2 | FLDI addend operand descriptor |
|  | NDSC9 | FLD2,0,6 | FLD2 addend operand descriptor |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | 8P123456+ | $0123456+$ |
| FLD2 | EDEC | $6 \mathrm{~A}+1 \mathrm{E}+2$ | +00012 |
|  | USE |  | +13340 (Sum) (truncation fault) |
|  | AD2D | , , 1 | with plus sign octal 13 option |
|  | NDSC9 | FLDI,0,4 | FLDI addend operand descriptor |
|  | NDSC4 | FLD2,1,7,2,-4 | FLD2 addend operand descriptor |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | $4 \mathrm{~A}+99$. | +990 |
| FLD2 | EDEC | 8P123456+ | 0123456+ |
|  | USE |  | $0113456+$ (Sum) (overflow fault) |

EXAMPLE WITH ADDRESS MODIFICATION:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | EAXI | 1 | load character modifier into Xl |
|  | EAX7 | 7 | load FLDl length into X7 |
|  | EAX4 | FLDI | load FLDl address intc X4 |
|  | AWDX | 0,4,4 | put FLDl address into AR4 |
|  | AD2D | ( $1,1,1, \mathrm{X}),(,, 1), 1,1$ rounding and plus sign options |  |
|  | NDSC4 | $0, .87,2,-2,4$ | FLDl operand descriptor (FLDI,1,7,2,-2) |
|  | NDSC9 | I NDSC2 | pointer to FLD2 indirect operand descriptor |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | 8P123450- | $0123450-$ |
| FLD2 | EDEC | $8 \mathrm{~A}+9876 \mathrm{E}+2$ | + 0098762 |
| INDSC2 | NDSC9 | FLD2,0,8 | FLD2 indirect operand descriptor |
|  | USE |  | +9863660 (Sum) |



FORMAT:


CODING FORMAT:
1
8
16

| AD2DX | (MF1), (MF2), RD, $\mathrm{CS}, \mathrm{T}, \mathrm{NS}$ |
| :--- | :--- |
| NDSCn | LOCSYM, CN,N,SX,SF,AM |
| NDSCD | LOCSYM, $\mathrm{CN}, \mathrm{N}, \mathrm{SX}, \mathrm{SF}, \mathrm{AM}$ |

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY:
$C($ string 2$)+C(s t r i n g 2)->C(s t r i n g 2)$

EXPLANATION: The decimal number of data type TNl, sign and decimal type SXl, and starting location YCl , is added to the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The sum is stored starting in location YC2 as a decimal number of data type TN2 and sign and decimal type SX2.

- If SX2 indicates a fixed-point format, the results are stored using scale factor SF2, which causes leading or trailing zeros ( 4 bits - 0000, 9 bits -000110000 ) to be supplied and/or most significant digit overflow or least significant digit truncation to occur.
- If SX2 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation.

0 The character set is defined by CS. Placement of an overpunched sign in the output is controlled by NS. (Refer to the introductory pages of this section for definition of NS.) If RD is 1 , rounding takes place prior to storage. Provided that strings 1 and 2 are not overlapped, the contents of the decimal number that starts in location YCl remains unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 and MF2
ILLEGAL REPEATS:
RPT, RPD, RPL
INDICATORS: Zero - If result equals zero, then $O N$; otherwise, OFF
Negative - If result is negative, then $O N$; otherwise, OFF
Truncation - If in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then $O N$; otherwise (i.e., no least significant digits lost or rounding specified), OFF.

Overflow - If data is lost in most significant positions, then $O N$; otherwise, unchanged

Exponent
Overflow - If exponent of floating point result > 127, then $O N$; otherwise, unchanged

## Exponent

Underflow If exponent of floating point result < - 128, then ON; Otherwise, unchanged

NOTES:

1. Truncation fault occurs if the truncation indicator is set and the truncation fault enable ( $T$ ) bit is a 1.
2. Illegal procedure faults occur when
a. DU or DL modification in MF1 or MF2.
b. The sign and numeric digits contains an unpermitted code.
c. Though the operand descriptor indicates the presence of a sign or exponent, the value of $\mathrm{N}_{1}$ or $\mathrm{N}_{2}$ does not contain the number of characters required for the sign and exponent (when at least one digit is required).
d. An illegal repeat is used.
3. Independent of the data type being used, either packed decimal or 9-bit numeric, floating point or fixed-point, significant digits of the result may be lost if the result field as defined by the result descriptor is not large enough to contain the calculated result after it has been aligned.
4. If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.
5. All notes for AD3D apply to AD2DX.
6. Refer to the specifications on MVNX for information on coding of overpunched signs.
7. An Illegal Procedure fault occurs if illegal address modification is used.

| AD3D | Add Using Three Decimal Operands | 222 (1) |
| :--- | :--- | :--- |

FORMAT:


CODING FORMAT: The AD3D instruction is coded as follows:

| 8 | 16 |
| :---: | :---: |
| AD3D | (MF1), (MF2), (MF3), RD, P, T |
| NDSCn | LOCSYM, CN, N, S, SF, AM |
| NDSC $n$ | LOCSYM, CN, N, S, SF , AM |
| NDSCn | LOCSYM, CN, N, S, SF , AM |

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY: $\quad C(s t r i n g ~ 2)+C(s t r i n g ~ 1) \rightarrow C(s t r i n g ~ 3)$
EXPLANATION: The decimal number of data type TNI, sign and decimal type Sl, and starting location YCl, is added to the decimal number of data type TN2, sign and decimal type S2, and starting location YC2. The sum is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type S3.

If 53 indicates a fixed-point format, the results are stored using scale factor SF3, which causes leading or trailing zeros ( 4 bits - 0000, 9 bits - 000110000) to be supplied and/or most significant digit overflow or least significant digit truncation to occur.

If 53 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation.

If $P=1$, positive signed 4-bit results are stored using octal 13 as the plus sign. If $P=0$, positive signed 4-bit results are stored with octal 14 as the plus sign. If RD is l, rounding takes place prior to storage.

Provided that strings 1, 2, and 3 are not overlapped, the contents of the decimal numbers that start in locations YCl and YC2 remain unchanged.

The zero indicator is set when the decimal number is zero; it does not indicate the case in which all bits are zero.
If the result is given by a fixed-point, operations areperformed by justifying the scaling factors (SFl, SF2, andSF3) of the operands 1, 2, and 3 as follows:
If $\mathrm{SF} 1>\mathrm{SF} 2$
SF1 > SF2 >= SF3 --> Justify to SF2
SF3 > SFl > SF2 - - Justify to SF1
SFl $>=$ SF3 > SFl $->$ Justify to SF3 - 1
If SF2 > SF1
SF2 > SFl >= SF3 --> Justify to SFl
SF3 > SF2 > SF1 --> Justify to SF2
SF2 >= SF3 > SFl --> Justify to SF3 - 1
ILLEGAL ADDRESSDU, DL for MF1, MF2, and MF3
ILLEGAL REPEATS: RPT,RPD, RPL I NDI CATORS: Zero - If result equals zero, then $O N$; Otherwise, OFF
Negative - If result is negative, then ON; Otherwise, OFF
Truncation - If, in the preparation of the final result,one or more least significant digits (zero ornonzero) are lost and rounding is notspecified, then $O N$. Otherwise (i.e., no leastsignificant digits lost or rounding isspecified), OFF
ExponentOverflow - If exponent of floating-point result is > 127,then $O N$; otherwise, unchangedExponentUnderflow If exponent of floating point result < - 128,then ON ; otherwise, unchangedOverflow - If data is lost in most significant positions,then ON ; otherwise, unchanged

NOTES:

EXAMPLES:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | AD3D | , , , 1,1 | with rounding and plus sign options |
|  | NDSC9 | FLDI, 0, 4, 3,-2 | FLDl addend operand descriptor |
|  | NDSC9 | FLD2, 0,8,2,-2 | FLD2 addend operand descriptor |
|  | NDSC4 | FLD3, 2,6,1 | operand descriptor for sum field |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | 4A1234 | 1234 |
| FLD2 | EDEC | 8A654321+ | 0654321+ |
| FLD3 | BSS | 1 | xx+06556 (Sum) |
|  | USE |  | instruction fault? no |

## EXAMPLE WITH ADDRESS MODIFICATION:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | EAX2 | 2 | load character modifier into X2 |
|  | EAX6 | 6 | load FLDI length into X6 |
|  | EAX4 | FLDI | load FLDI address into X4 |
|  | AWDX | 0,4,4 | put FLDI address into AR4 |
|  | AD3D | (1), (,1, X2), (, | ,1),1,1 |
|  | NDSC9 | 0,0,4, | FLDI operand descriptor (FLDI, 0,4,0) |
|  | NDSC4 | FLD2, $\mathrm{X6} 6,3,-2$ | FLD2 operand descriptor (FLD2,2,6,3,-2) |
|  | ARE | DFLD3 | pointer to FLD3 operand descriptor |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | 4 $\mathrm{A}^{\text {- }}$ - $2 \mathrm{E}+2$ | - 122 |
| FLD2 | EDEC | 8P123456 | 00123456 |
| FLD3 | BSS | 1 | xxx+0346 (Sum) |
| DFLD3 | NDSC4 | FLD3,3,5,1,-1 | FLD3 sum operand descriptor |
|  | USE |  | instruction fault? no |



FORMAT:

CODING FORMAT: 16

AD3DX (MF1),(MF2),(MF3),RD,CS,T,NS
NDSCn LOCSYM,CN,N,SX,SF,AM
NDSCn LOCSYM,CN,N,SX,SF,AM
NDSCn LOCSYM,CN,N,SX,SF,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

## OPERATING MODES: <br> Any

SUMMARY:
$C($ string 2$)+C(s t r i n g 2)->C(s t r i n g ~ 3)$

EXPLANATI ON:

The decimal number of data type TNl, sign and decimal type SXI, and starting location YCl, is added to the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The sum is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type SX3.

If SX3 indicates a fixed-point format, the results are stored using scale factor SF3, which causes leading or trailing zeros ( 4 bits - 0000, 9 bits - 000110000 ) to be supplied and/or most significant digit overflow or least significant digit truncation to occur.

If SX 3 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least significant truncation. The character set is defined by CS. Placement of overpunched sign in the output is controlled by NS. (Refer to the introductory pages of this section for definition of NS.) If RD is 1 , rounding takes place prior to storage. Provided that strings 1, 2, and 3 are not overlapped, the contents of the decimal numbers that start in locations YCl and YC2 remain unchanged.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1, MF2 and MF3
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If result equals zero, then ON; otherwise, OFF
Negative - If result is negative, then $O N$; otherwise, OFF

| Truncation | If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding specified), OFF. |
| :---: | :---: |
| Overflow | If data is lost in most significant positions, then $O N$; otherwise, unchanged. |
| Exponent Overflow | If exponent of floating-point result > 127 then ON ; otherwise, unchanged. |
| Exponent <br> Underflow | If exponent of floating point result < - 128, then $O N$; otherwise, unchanged |
| 1. Truncation fault occurs if the truncation indicator is set and the truncation fault enable ( $T$ ) bit equals 1. |  |
| 2. Illegal procedure faults occur when: |  |
| a. DU or DL modification in MF1 or MF2. |  |
| b. The sign and numeric digits contains an unpermitted code. |  |
| c. Though the operand descriptor indicates the presence of a sign or exponent, the value of $\mathrm{N}_{1}$ or $\mathrm{N}_{2}$ does not contain the number of characters required for the sign and exponent (when at least one digit is required). |  |

3. Independently of the data type being used (either packed decimal or 9-bit numeric, floating-point or scaled) significant digits of the result may be lost if the result field as defined by the result descriptor is not large enough to contain the actual calculated result after it has been aligned.
4. If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.
5. For coding of overpunched signs, refer to MVNX.
6. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| ADA | Add to A-Register | 075 (0) |
| :--- | :--- | :---: |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: $\quad C(A)+C(Y) \rightarrow C(A) ; C(Y)$ unchanged
ILLEGAL ADDRESS
MODI FICATIONS: None
ILLEGAL REPEATS: NOne
I NDI CATORS:
Zero - If $C(A)=0$, then $O N$; otherwise, OFF
Negative - If $C(A)_{O}=1$, then $O N$; Otherwise, $O F F$
Overflow - If range of $A$ is exceeded, then $O N$
Carry - If a carry out of bit 0 of $C(A)$ is generated, then $O N$; otherwise, OFF

| ADAQ | Add to AQ-Register | 077 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: $\quad C(A Q)+C(Y$-pair $) \rightarrow C(A Q) ; C(Y$-pair $)$ unchanged
ILLEGAL ADDRESS MODI FI CATI ONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: None
INDICATORS: Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(A Q)_{O}=1$, then $O N$; Otherwise, OFF
Overflow - If range of $A Q$ is exceeded, then $O N$
Carry - If a carry out of bit 0 of $C(A Q)$ is generated, then ON; Otherwise, OFF

NOTE:
An Illegal Procedure fault occurs if an illegal address modification is used.

| ADE | Add to Exponent Register | 415 (0) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | $C(E)+C(Y)_{0-7} \rightarrow \mathrm{C}(\mathrm{E})$ |  |
| ILLEGAL ADDRESS |  |  |
| ILLEGAL REPEATS: | None |  |
| I NDI CATORS: | Zero - Set OFF |  |
|  | Negative - Set OFF |  |
|  | Exponent - If exponent Overflow |  |
|  | Exponent <br> Underflow If exponent then $O N$; | $1 t<-128$ |
| NOTES: | 1. An Illegal Procedure fault occurs if illegal address modification is used. |  |
|  | 2. All data is handled as specified in the NS m |  |



The lower half (bits 36 through 71) is C(Y). The bits in the upper half (bits 0 through 35) are equal to the $C(Y)$ sign bit $\left(C(Y)_{0}\right)$. This value is added to the $A Q$. If a carry is generated from $Q$ as a result of this addition, it is passed on to $A$.

ILLEGAL ADDRESS MODIFICATI ONS:

CI, SC, SCR

## ILLEGAL REPEATS: None

INDICATORS: Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(A Q)_{O}=1$, then $O N$; otherwise, OFF
Overflow - If range of $A Q$ is exceeded, then $O N$
Carry - If a carry out of bit 0 of $C(A Q)$ is generated, then ON; Otherwise, OFF

NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.

| ADLA |  | ADLA |
| :---: | :---: | :---: |
| ADLA | Add Logical to A-Register | 035 (0) |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | $C(A)+C(Y) \rightarrow C(A) ; C(Y)$ unchanged |  |
| EXPLANATION: | This instruction is identical to ADA with the exception that the overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers. |  |
| ILLEGAL ADDRESS |  |  |
| ILLEGAL REPEATS: | None |  |
| I NDI CATORS: | Zero - If $C(A)=0$, then $O N$; Otherwise, OFF |  |
|  | Negative - If $C(A)_{O}=1$, then ON; Otherwise, OFF |  |
|  | Carry - If a carry out of bit 0 of $C(A)$ is generated, then ON; Otherwise, OFF. When the carry indicator is $O N$, the range of $A$ has been exceeded. |  |



| ADLQ | Ada Logical to Q-Register | 036 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: $\quad C(Q)+C(Y) \rightarrow C(Q) ; C(Y)$ unchanged

EXPLANATION: $\quad$| This instruction is identical to $A D Q$ except that the overflow |
| :--- |
| indicator is not affected and an Overflow fault does not |
| occur Operands and results are treated as unsigned, |
| positive binary integers. |

ILLEGAL ADDRESS MODIFICATIONS: None

ILLEGAL REPEATS: NOne
INDICATORS: Zero - If $C(Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(Q)_{0}=1$, then $O N$; Otherwise, OFF
Carry - If a carry out of bit 0 of $C(Q)$ is generated, then ON; Otherwise, OFF. When the carry indicator is $O N$, the range of $Q$ has been exceeded.

| ADLR | Add Logical Register to Register | 435 (1) |
| :--- | :--- | :--- |

FORMAT:


CODING FORMAT:

| 1 | 8 | 16 |
| :--- | :--- | :--- |

ADLR R1, R2
OPERATING MODES: Executes in ES mode only
SUMMARY:
$R 1, R 2=0,1,2,3,4,5,6,7, A, Q$
$C(R 1)+C(R 2) \rightarrow C(R 1) ; C(R 2)$ unchanged

ILLEGAL ADDRESS MODI FICATIONS:

ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode

NOTES:

INDICATORS: Zero - If $C(R I)=0$, then $O N$; otherwise, OFF
Negative - If $C(R I)_{0}=1$, then $O N$; Otherwise, $O F F$
Carry - If a carry out of bit 0 of $\mathrm{C}(\mathrm{RI})$ is generated, then
None. The address modification is not executed.
ON; otherwise, OFF.

1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.

| ADLXn | Add Logical to Index Register $\underline{n}$ | $02 \underline{n}(0)$ |
| :--- | :--- | :--- |

FORMAT:
OPERATING MODES: AnY
SUMMARY:

EXPLANATION:

This instruction is identical to $A D K \underline{n}$ with the exception that the overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.

ILLEGAL ADDRESS MODIFICATIONS:

CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL of ADLXO
INDICATORS: Zero - If $C(X \underline{n}) /(G X \underline{n})=0$, then $O N$; otherwise, OFF
Negative - If $C(X \underline{n}) /(G X \underline{n})_{O}=1$, then $O N$; otherwise, OFF
Carry - If a carry out of bit 0 of $C\left(X_{\underline{n}}\right) /(G X \underline{n})$ is generated, then ON; otherwise, OFF. When the carry indicator is $O N$, the range of $X \underline{n} / G X \underline{n}$ been

NOTES:

NS Mode
For $n=0,1 \ldots, 7$ as determined by op code
$C(X \underline{n})+C(Y)_{0-17} \rightarrow C(X \underline{n}) ; C(Y)$ unchanged
ES Mode
For $n=0,1 \ldots, 7$ as determined by op code
$C(G X \underline{n})+C(Y) \rightarrow C(G X \underline{n}) ; C(Y)$ unchanged
Single-word instruction format (see Figure 8-1)

NS Mode
exceeded

1. All data is handled as 0 when DL modification is specified for the NS mode.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| ADQ | Add to Q-Register | 076 (0) |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)

OPERATING MODES: AnY
SUMMARY: $\quad C(Q)+C(Y) \rightarrow C(Q) ; C(Y)$ unchanged
ILLEGAL ADDRESS
MODIFICATIONS: None
ILLEGAL REPEATS: NONe
INDICATORS: Zero - If $C(Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(Q)_{0}=1$, then $O N$; Otherwise, OFF
Overflow - If range of $Q$ is exceeded, then $O N$
Carry - If a carry out of bit 0 of $C(Q)$ is generated, then ON; Otherwise, OFF

| $A D R R$ | Add Register to Register | 434 (1) |
| :--- | :--- | :--- |

FORMAT:


CODING FORMAT:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  | ADRR | $R 1$, ,R2 |

OPERATING MODES: Executes in ES mode only
SUMMARY:
$R 1, R 2=0,1,2,3,4,5,6,7, A, Q$
$C(R 1)+C(R 2) \rightarrow C(R 1) ; C(R 2)$ unchanged
ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If $C(R I)=0$, then $O N$; otherwise, OFF
Negative - If $C(R I)_{O}=1$, then $O N$; Otherwise, OFF
Overflow - If the range of $R 1$ is exceeded, $O N$.
Carry - If a carry out of bit 0 of $C(R I)$ is generated, then $O N$; otherwise, OFF.

NOTES:

1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.


| $A L R$ | A-Register Left Rotate | 775 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)

## OPERATING MODES: Any

EXPLANATION: NS MOde
Rotate $C(A)$ left the number of positions indicated by bits 11-17 of $Y$ ( $Y$ modulo 128); enter each bit leaving bit position 0 in bit position 35.

## ES Mode

Rotate $C(A)$ left the number of positions indicated by bits 27-33 of $Y$ ( $Y$ modulo 128); enter each bit leaving bit position zero in bit position 35.

The rotate count in the instruction must be a decimal number. To "right-rotate" $\underline{n}$ bits, use ALR 36-n.

ILLEGAL ADDRESS MODI FICATIONS:

DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPL
INDICATORS: Zero - If $C(A)=0$, then $O N$; otherwise, OFF
Negative - If $C(A)_{0}=1$, then $O N$; Otherwise, OFF
NOTE: An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.


| ANA | AND to A-Register | 375 (0) |
| :--- | :--- | :---: |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: $\quad$ For $i=0$ to $35, C(A)_{i}$ AND $C(Y)_{i} \rightarrow C(A)_{i} ;$
$C(Y)$ unchanged
ILLEGAL ADDRESS MODIFICATIONS: None

ILLEGAL REPEATS: NONe
INDICATORS: Zero - If $C(A)=0$, then $O N$; otherwise, OFF
Negative - If $C(A)_{O}=1$, then $O N$; Otherwise, $O F F$

| ANAQ | AND to AQ-Register | 377 (0) |
| :--- | :--- | :--- |

## FORMAT: <br> Singleword instruction format (see Figure 8-1)

## OPERATING MODES: Any


$C(Y$-pair) unchanged
ILLEGAL ADDRESS MODI FICATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: None
I NDICATORS
Zero - If $C(A Q)=0$, then $O N$; otherwise, $O F F$
Negative - If $C(A Q)_{O}=1$, then $O N$; otherwise, OFF
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.

| $\overline{A N Q}$ |  | $\overline{\mathrm{ANQ}}$ |
| :---: | :---: | :---: |
| ANQ | AND to Q-Register | 376 (0) |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | For $i=0$ to $35, C(Q)_{i}$ AND $C(Y)_{i} \rightarrow C(Q)_{i}$; |  |
| ILLEGAL ADDRESS MODI FICATIONS: | None |  |
| ILLEGAL REPEATS: | None |  |
| I NDI CATORS: | Zero - If $\mathrm{C}(Q)=0$, then ON ; Otherwise, OFF |  |


| ANRR | AND Register to Register | 535 (0) |
| :--- | :--- | :--- |

FORMAT:

| 0 0 | $\begin{array}{ll} 11 \\ 78 \\ \hline \end{array}$ |  | $\begin{array}{rrrrr} 2 & 2 & 2 & 3 & 3 \\ 7 & 8 & 9 & 1 & 2 \\ \hline \end{array}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R1 | Not Used | OP CODE | I | MBZ | R2 |

## CODING FORMAT:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  | ANRR $\quad R 1, R 2$ |  |

OPERATING MODES: Executes in ES mode only
SUMMARY:
$R 1, R 2,=0,1,2,3,4,5,6,7, A, Q$
$C(R I)_{i} A N D C(R 2)_{i} \rightarrow C(R I)_{I} i=0,1,2, \ldots, 35$
$C(R 2)$ unchanged
ILLEGAL ADDRESS MODI FICATIONS:

None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If $C(R I)=0$, then $O N$; otherwise, OFF
Negative - If $C(R I)_{O}=1$, then $O N$; otherwise, $O F F$
NOTES:

1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in HS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.


| ANSQ | AND to Storage from Q-Register | 356 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY For $i=0$ to $35, C(Q)_{i}$ AND $C(Y)_{i} \rightarrow C(Y)_{i}$;
$C(Q)$ unchanged
ILLEGAL ADDRESS MODI FICATIONS:

ILLEGAL REPEATS: RPL
INDICATORS: Zero - If $C(Y)=0$, then $O N$; otherwise, OFF
Negative - If $C(Y)_{O}=1$, then $O N$; Otherwise, OFF
NOTE:
An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.


| ANX $\underline{n}$ | AND to Index Register $\underline{n}$ | $36 \underline{n}(0)$ |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: NS Mode
For $n=0,1, \ldots$, or 7 as determined by op code
For $i=0$ to $17, C(X n)_{i} \operatorname{AND} C(Y)_{i} \rightarrow C(X n)_{i}$
ES Mode
For $\mathrm{n}=0,1, \ldots$, or 7 as determined by op code
For $i=0$ to $35, C(G X n)_{i}$ AND $C(Y)_{i} \rightarrow C(G X)_{i}$
ILLEGAL ADDRESS MODIFICATI ONS:

CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL of ANXO
I NDI CATORS:
NS Mode
Zero - If $C(X \underline{n})=0$, then $O N$; otherwise, $O F F$
Negative - If $C(X n)_{O}=1$, then $O N$; Otherwise, OFF
ES Mode
Zero - If $C(G X \underline{n})=0$, then $O N$; Otherwise, OFF
Negative - If $C(G X n)_{O}=1$, then $O N$; otherwise, OFF
NOTES:

1. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
2. All data is handled as 0 when DL modification is specified in the NS mode.

| AOS | Add One to Storage | 054 (0) |
| :---: | :---: | :---: |

## FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)

## OPERATING MODES: Any

SUMMARY: $\quad C(Y)+0 \ldots 01 \rightarrow C(Y)$

## ILLEGAL ADDRESS

MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If $C(Y)=0$, then $O N$; Otherwise, OFF
Negative - If $C(Y)_{O}=1$, then $O N$; Otherwise, OFF
Overflow - If range of $Y$ is exceeded, then $O N$
Carry - If a carry out of bit 0 of $C(Y)$ is generated, then ON; otherwise, OFF

NOTE:
An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| ARAn | Address Register $\underline{n}$ to Alphanumeric Descriptor | $54 \underline{n}$ (1) |
| :--- | :--- | :--- |

FORMAT: Single-wora instruction format (see Figure 8-1)
CODING FORMAT: $\frac{1}{}$

## OPERATING MODES: Any

SUMMARY: $\quad$ For $\mathrm{n}=0,1, \ldots$ or 7 as determined by op code
$C(A R n)_{0-17} \rightarrow C(Y)_{0-17}$
/translated
$C(A R n)_{18-23} \rightarrow(Y)_{18-20}$
$C(Y)_{21-35}$ unchanged
EXPLANATION: This instruction is the converse of AARn. The alphanumeric descriptor is fetched from the computed effective address $Y$. The TA field code is examined to determine the type of data. Bits 18-23 of ARn are appropriately translated and replace bits 18-20 of the descriptor, and the word address ( $0-17$ ) of ARn replaces bits 0-17. The updated descriptor is then stored back into location Y.

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPD, RPT, RPL
ILLEGAL EXECUTES: Execution in ES mode
I NDICATORS: None
NOTES: $\quad$. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used, or if the descriptor TA field contains code 11.
2. AN IPR fault occurs if an attempt is made to execute this instruction in the ES mode.

ARAB

EXAMPLE:

| 1.8 | 16 | 32 |  |
| :--- | :---: | :---: | :--- |
|  | ARA6 | DESCR | AR6 octal contents - 50102407 |
|  | $\cdot$ | $\cdot$ |  |
| DESCR |  |  |  |
|  | ADSC9 | , .4 | memory contents in octal |


| ARL | A-Register Right Logical Shift | 771 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:
NS Mode
Shift $C(A)$ right the number of positions indicated by bits ll-17 of Y (Y modulo 128); fill vacated positions with zeros

ES Mode
Shift $C(A)$ right the number of positions indicated by bits 27-33 of $Y$ ( $Y$ modulo 128); fill vacated positions with zeros.

ILLEGAL ADDRESS MODI FICATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If $C(A)=0$, then $O N$; otherwise, OFF
Negative - If $C(A)_{0}=1$, then $O N$; Otherwise, OFF
NOTES:

1. The shift count in the instruction must be a decimal number.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| ARNn |  | ARNn |
| :---: | :---: | :---: |
| ARNn | Address Register $\underline{n}$ to Numeric Descriptor | 64n (1) |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| CODING FORMAT: | 1816 |  |
|  | ARN® LOCSYM, RM, AM |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | For $\mathrm{n}=0,1, \ldots, 7$ as determined by op code |  |
|  | $C(A R n))_{0-17} \rightarrow-(Y)_{0-17}$ |  |
|  | $C(A R n)_{18-23} \xrightarrow{\text { /translated }} C(Y)_{18-20}$ |  |
|  | Bits 21-35 of $C(Y)$ unchanged |  |
| EXPLANATION: | This instruction is the converse of NARn. The numeric descriptor is fetched from the computed effective address $Y$ and the $T N$ field bit is examined. Bits $0-17$ of $A R \underline{n}$ replace the descriptor bits 0-17. Bits 18-23 of ARn are appropriately translated and replace bits $1 \overline{8}-20$ of the descriptor. The updated descriptor is then stored back in location $Y$. |  |
| ILLEGAL ADDRESS MODI FICATIONS: |  |  |
| Illegal repeats: | RPT, RPD, RPL |  |
| ILLEGAL EXECUTES: | Execution in NS mode |  |
| I NDI CATORS: | None affected |  |
| NOTES: | 1. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used. | ress <br> cute this |



| ASA | Add To Storage From A-Register | 055 (0) |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: $\quad C(A)+C(Y) \rightarrow C(Y) ; C(A)$ unchanged
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If $C(Y)=0$, then $O N$; otherwise, OFF
Negative - If $C(Y)_{O}=1$, then $O N$; Otherwise, OFF
Overflow - If range of $Y$ is exceeded, then $O N$
Carry - If a carry out of bit 0 of $C(Y)$ is generated, then ON; Otherwise, OFF

NOTE:
An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| ASQ | Add To Storage From Q-Register | 056 (0) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | $C(Q)+C(Y) \rightarrow C(Y) ; C(Q)$ unchanged |  |
| ILLEGAL ADDRESS MODIFICATIONS: | DU, DL, CI, SC, SCR |  |
| ILLEGAL REPEATS: | RPL |  |
| I NDI CATORS: | Zero - If $\mathrm{C}(\mathrm{Y})=0$, then ON ; Otherwise, OFF |  |
|  | Negative - If $C(Y)_{0}=1$, then ON ; Otherwise, OFF |  |
|  | Overflow - If range of $Y$ is exceeded, then $O N$ |  |
|  | Carry - If a carry out of bit 0 of $C(Y)$ is generated,then $O N$; otherwise, OFF then $O N$; otherwise, OFF |  |
| NOTE: | An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used. |  |


| ASX $\underline{n}$ | Add To Storage From Index Register $\underline{n}$ | $04 \underline{n}(0)$ |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: NS Mode
For $n=0,1, \ldots, 7$ as determined by op code
$C(X n)+C(Y)_{0-17} \rightarrow C(Y)_{0-17 ; ~}^{C(X n)}$ and $C(Y)_{18-35}$ unchanged
ES Mode
For $n=0,1, \ldots, 7$ as determined by op code
$C(G X n)+C(Y) \rightarrow C(Y) ; C(G X n)$ unchanged
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL of ASXO
INDICATORS: NS Mode
Zero - If $\mathrm{C}(\mathrm{Y})_{0-17}=0$, then ON ; otherwise, OFF
Negative - If $C(Y)_{O}=1$, then $O N$; otherwise, OFF
Overflow - If range of $\mathrm{Y}_{0-17}$ is exceeded, then ON
Carry - If a carry out of bit 0 of $C(Y)$ is generated, then ON; Otherwise, OFF

ASXn

Zero - If $C(Y)=0$, then $O N$; otherwise, OFF
Negative - If $C(Y)_{O}=1$, then $O N$; Otherwise, $O F F$
Overflow - If range of $Y$ is exceeded, then $O N$
Carry - If a carry out of bit 0 of $C(Y)$ is generated, then ON; Otherwise, OFF

NOTE:
An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| AWCA | Add with Carry to A-Register | 071 (0) |
| :---: | :---: | :---: |
| FORMAT: | Singleword instruction format (see Figure 8-1) |  |
| OPERATI NG MOD | Any |  |
| SUMMARY: | If carry indicator is OFF, then $C(A)+C(Y)-C$ $C(Y)$ unchanged <br> If carry indicator is $O N$, then $C(A)+C(Y)+00 .$. $C(A) ; C(Y)$ unchanged | $1 \text {--> }$ |
| EXPLANATION: | This instruction operates similarly to the ADA in except that if the carry indicator is $O N$ prior to execution of the instruction, a 1 is added to the significant position of the A-register. <br> This instruction is intended for use with multiwo binary arithmetic and for calculating checksums. positive 1 added when the carry indicator is $\mathrm{ON} r$ the carry from the next less significant word of multiword addition. | ruction <br> the <br> east <br> precision <br> The <br> resents <br> e |
| ILLEGAL ADDRESS |  |  |
| ILLEGAL REPEATS: | None |  |
| I NDICATORS: | Zero - If $\mathrm{C}(\mathrm{A})=0$, then ON ; Otherwise, OFF |  |
|  | Negative - If $C(A)_{0}=1$, then $O N$; Otherwise, OFF |  |
|  | Overflow - If range of $A$ is exceeded, then ON |  |
|  | Carry - If a carry out of bit 0 of $C(A)$ is generated,then $O N$; Otherwise, $O F F$ |  |

## EXAMPLE: (Checksum Calculation)

| 1 | 8 | 16 | 32 |
| :--- | :--- | :--- | :--- |

LDI $=11324$,DL LDA INCARD
EAX2 INCARD+2
EAX3 $=0$
RPDA 22,1
ADLA 0,2
AWCA 0,3
CMPA INCARD +1
TNZ ERROR
LDI $=0500000$,DL


| EXAMPLE: |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 | 8 | 16 | 32 |
|  | STI | C | save overflow and overflow mask |
|  | LXLO | C |  |
|  | ANXO | =0044000, DU |  |
|  | STXO | REST |  |
|  | LDA | $=1 \mathrm{~B} 24, \mathrm{DL}$ | set overflow mask ON |
|  | ORSA | C |  |
|  | LDI | C |  |
|  | LDQ | A +2 | add low-order bits |
|  | ADLQ | B+2 |  |
|  | STQ | $\mathrm{C}+2$ |  |
|  | LDQ | A+1 | add intermediate bits |
|  | AWCQ | B+1 |  |
|  | STQ | $\mathrm{C}+1$ |  |
|  | STI | C | restore overflow and overflow mask |
|  | LDA | =0733777, DL |  |
|  | ANA | C |  |
| REST | ORA | **, DL |  |
|  | STA | C |  |
|  | LDI | C |  |
|  | LDQ | A | add high-order bits |
|  | AWCQ | B |  |
|  | STQ | C |  |


| AWD <br> AWDX | Add Word Displacement to Address Register | 507 (1) |
| :--- | :--- | :--- |

FORMAT: Special arithmetic instruction format (see Figure 8-3)
CODING FORMAT:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  | $\{$ AWD $\}$ <br> $\{$ AWDX $\}$ | word displacement,R,AR |

When the mnemonic is coded with X (AWDX), bit 29 is forced to zero.

OPERATING MODES: AnY
SUMMARY:
NS Mode
If bit $29=0: y+C(D R) \rightarrow$ ARn0-17
If bit $29=1: C(A R \underline{n})_{0-17}+y+C(D R) \rightarrow A R \underline{n}_{0}-17$
In either case, zeros $-->$ ARn18-23
ES Mode
If bit $29=0:[(s e) y+C(D R)]_{6-35} \rightarrow C(A R)_{0-29}$
If bit $29=1: \quad[(s e) C(A R n)+(s e) y+C(D R)]_{6-35} \rightarrow$ $C(A R)_{0-29}$
(se) indicates sign extension.
In either case, zeros $\rightarrow$ ARn30-35
EXPLANATION: NS Mode
The $y$ field (with bit 3 extended) is added to the contents of the register specified by the code in the DR field. Then, if bit $29=0$, this value replaces bits $0-17$ of the AR specified by bits $0-2$ of the $y$ field. If bit $29=1$, this value is added to bits $0-17$ of the specified $A R$ and the resulting sum is stored in bits 0-17 of the specified AR. In either case, bits 18-23 of the specified AR are zeroed.

## ES Mode

The $y$ field (with bit 3 extended) is added to the contents of the register specified by the code in the DR field. Then, if bit $29=0$, this value replaces bits $0-29$ of the AR specified by bits $0-2$ of the $y$ field. If bit $29=1$, this value is added to the sign extended value of the specified AR bits $0-29$ and the sum loaded into the specified AR bits 0-29. In either case, bits 30-35 of the specified AR are zeroed.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, and Ic specified in DR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

EXAMPLES: (Example applies to NS mode only)


| $B C D$ | Binary-to-BCD Convert | $505(0)$ |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
Shift C(A) left 3 positions;
$|C(A)| / C(Y)$--> 4-bit quotient;
$C(A)$ - ( $C(Y)$ * quotient) $\rightarrow$ remainder
Shift C(Q) left 6 positions;
$00-->C(Q) 30-31$
4-bit quotient - - $C(Q)_{32-35}$
remainder $->C(A)$
EXPLANATION: The BCD instruction carries out one step of an algorithm for the conversion of a binary number to the equivalent binary-coded decimal, which requires the repeated short division of the binary number or last remainder by a 36-bit constant from memory.

$$
c_{i}=8^{i} * 10^{n-i}(\text { for } i=1,2, \ldots)
$$

with $n$ being defined by $10^{n-1} \leq \mid$ number $\mid \leq 10^{n-1}$
For base K other than 10:

$$
c_{i}=8^{i} * K^{n-1} \text {, where } K^{n-1} \leq \mid \text { number } \mid \leq K^{n-1} \text {. }
$$

One 6-bit character is produced each time the BCD instruction is executed. The character produced represents a decimal digit from 0 to 9.

The $B C D$ instruction converts the magnitude of the contents of the accumulator to the binary-coded decimal equivalent. The method employed is to effectively divide a number by a constant, place the result in bits 30-35 of the quotient register, and leave the remainder in the accumulator. The execution of the BCD instruction allows the user to convert a binary number to $B C D$, one digit at a time, with each digit coming from the high-order part of the number. The address of the BCD instruction refers to a constant to be used in the division; a different constant is needed for each digit. In the process of the conversion, the number in the accumulator is shifted left three positions. The quotient register is shifted left six positions before the new digit is stored.

The values in Table 8-1 are the conversion constants to be used with the binary-to-BCD instruction. Each vertical column represents the set of constants to be used depending on the initial value of the binary number to be converted to its decimal equivalent. The instruction is executed once per digit, using the constant appropriate to the conversion step with each execution.

An alternate use of the table for conversion involves the use of the constants in the row corresponding to conversion step 1 . If, after each conversion, the contents of the accumulator are shifted right three positions, the constants in the conversion step 1 row may be used one at a time in order of decreasing value until the conversion is complete.

Table 8-1. Binary-To-BCD Conversion Constants

| Storting <br> Ronge <br> of <br> $c(A R)$ |  | $\begin{gathered} -10^{10}+1 \longrightarrow \\ 10^{10}-1 \end{gathered}$ | $\begin{gathered} -10^{9}+1 \rightarrow \\ 10^{9}-1 \end{gathered}$ | $\begin{gathered} -10^{8}+1 \rightarrow \\ 10^{8}-1 \end{gathered}$ | $\begin{gathered} -10^{7}+1 \rightarrow \\ 10^{7}-1 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | $8^{1} \times 10^{9}$ | $8 \times 10^{8}$ | $8 \times 10^{7}$ | $8 \times 10^{6}$ |
|  | 2 | $8^{2} \times 10^{8}$ | $8^{2} \times 10^{7}$ | $8^{2} \times 10^{6}$ | $8^{2} \times 10^{5}$ |
| Conversion | 3 | $8^{3} \times 10^{7}$ | $8^{3} \times 10^{6}$ | $8^{3} \times 10^{5}$ | $8^{3} \times 10^{4}$ |
|  | 4 | $8^{4} \times 10^{6}$ | $8{ }^{4} \times 10^{5}$ | $8^{4} \times 10^{4}$ | $8^{4} \times 10^{3}$ |
| Step | 5 | $85 \times 10^{5}$ | $8{ }^{5} \times 10^{4}$ | $85 \times 10^{3}$ | $85 \times 10^{2}$ |
|  | 6 | $8^{6} \times 10^{4}$ | $8^{6} \times 10^{3}$ | $8^{6} \times 10^{2}$ | $8^{6} \times 10^{1}$ |
|  | 7 | $8^{7} \times 10^{3}$ | $8^{7} \times 10^{2}$ | $8^{7} \times 10^{1}$ | 87 |
|  | 8 | $8^{8} \times 10^{2}$ | $88 \times 10^{1}$ | 88 |  |
|  | 9 | $8^{9} \times 10^{1}$ | $8^{9}$ |  |  |
|  | 10 | $8^{10}$ |  |  |  |

Table 8-1 (cont). Binary-To-BCD Conversion Constants

| $\begin{gathered} -10^{6}+1 \longrightarrow \\ 10^{6}-1 \end{gathered}$ | $\begin{gathered} -10^{5}+1 \longrightarrow \\ 10^{5}-1 \end{gathered}$ | $\begin{gathered} -10^{4}+1 \longrightarrow \\ 10^{4}-1 \end{gathered}$ | $\begin{gathered} -10^{3}+1 \rightarrow \\ 10^{3}-1 \end{gathered}$ | $\begin{gathered} -10^{1}+1 \longrightarrow \\ 10^{2}-1 \end{gathered}$ | $\left\lvert\, \begin{gathered} -10^{1}+1 \\ 10^{1-1} \end{gathered}\right.$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $8^{1} \times 10^{5}$ | $8 \times 10^{4}$ | $8 \times 10^{3}$ | $8 \times 10^{2}$ | $8 \times 10^{1}$ | 8 |
| $8^{2} \times 10^{4}$ | $8^{2} \times 10^{3}$ | $8^{2} \times 10^{2}$ | $8^{2} \times 10^{1}$ | $8^{2}$ |  |
| $8^{3} \times 10^{3}$ | $8^{3} \times 10^{2}$ | $8^{3} \times 10^{1}$ | $8^{3}$ |  |  |
| $8^{4} \times 10^{2}$ | $8^{4} \times 10^{1}$ | 84 |  |  |  |
| $85 \times 10^{1}$ | 85 |  |  |  |  |
| $8^{6}$ |  |  |  |  |  |

ILLEGAL ADDRESS
MODI FI CATI ONS:
CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If $C(A)=0$, then $O N$; otherwise, OFF
Negative - If prior to execution bit 0 of $C(A)=1$, then $O N$; Otherwise, OFF

NOTES:

1. The largest number that can be converted with the $B C D$ instruction is that represented by 33 bits.
2. A 6-bit character is generated in the Q-register each time this instruction is executed.
3. The generated character represents one digit of the values 0-9.
4. One full 36 -bit word cannot be directly converted by the $B C D$ instruction.
5. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

## EXAMPLE:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  |  |  |
|  | LDA | $=15, D L$ |
|  | LDQ | $0, D L$ |
|  | BCD | $=80, D L$ |
|  | BCD | $=64, D L$ |


| BTD | Binary-to-Decimal Convert | 301 (1) |
| :--- | :--- | :--- |

FORMAT:


CODING FORMAT:
18 16

BTD (MF1), (MF2), P
NDSC9 LOCSYM, CN, N, , , AM
NDSC $\underline{\text { LOCSYM, }}$, $N, N, S$, , AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
SUMMARY:

EXPLANATION:

ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL for MFl and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If the result is zero, then ON; otherwise, OFF
Negative - If the resultant sign is negative, then $O N$; otherwise, OFF

Overflow - If $L 2$ is less than the length of the string generated, then $O N$; otherwise, unchanged

1. An Illegal Procedure fault occurs if DU or DL modification is used for MF1 or MF2 or if an illegal repeat is used.
2. An IPR fault occurs if $L l$ is less than 1 or greater than 8 , if CN1 does not contain a legal code, if $\mathrm{S} 2=00$, or if N 2 is not large enough to specify at least one digit excluding sign.

## EXAMPLES:

$18 \quad 16 \quad 32$

BTD

NDSC9 FLDI,2,2
NDSC9 FLD2,0,4,1 USE CONST.
FLDI DEC -512
FLD2 BSS 1
USE
BTD
NDSC9 FLDI,3,1 binary operand descriptor
NDSC9 FLD2,1,3,2
USE CONST.
FLDI DEC 255
FLD2 BSS 1
USE
binary operand descriptor decimal operand descriptor memory contents in octal 777777777000 055065061062 any indicators set? negative decimal operand descriptor memory contents in octal 000000000377 000065065053 any indicators set? overflow

| CAMP | Clear Associative Memory Pages | 532 (1) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode.
EXPLANATION: This instruction provides the capability to set the PTWAM ON or OFF, to clear the entire PTWAM, and to selectively clear the PTWAM. The instructions options are based on the instruction word tag, the effective address bits 16 , and 17 , and the ON/OFF state of the PTWAM.

When the instruction tag $=00$ the following is executed within the CPU that is executing the instruction.

O When PTWAM is ON
If $E A_{16,17}=00$ or 10 , the PTWAM is cleared.
If EA $16,17=01$, the PTWAM is set OFF; the PTWAM is not cleared.

If $E A 16,17=11$, the PTWAM is not affected.

- When PTWAM is OFF

If EA $16.17=10$, the PTWAM is cleared; the PTWAM is set ON.

If $E A 16,17=00,01$, or 11 , the PTWAM is not affected.
When the instruction word $\operatorname{tag}=01$ a selective clear is done within the processor that executes this instruction according to the contents of the $A$ and $Q$ registers.


The VA corresponds to the lower six bits of the page number.

PTWAM entries having the lower 6 bits of the page number beginning at $C(A)$ through $C(A)+$ the $C C$ in $C(Q)$ are cleared.

When the instruction word tag $=2$
A selective clearing of PTWAM is done in all processors depending upon the contents of the $A$ and $Q$ registers as shown above.

If clearing of all processors does not occur within 16 ms , bit 0 of the $A$ register is set to $l$ in the processor that executes this instruction; otherwise this bit is unchanged.

The CAMP instruction is transmitted to the other procesors through the control SCU. The SCU selected is the control SCU.

When the instruction word tag $=3$
The entire contents of PTWAM in all processors are cleared.

If clearing of all processors does not occur within 16 ms , bit 0 of the $A$ register is set to 1 in the processor that executes this instruction; otherwise, this bit is unchanged.

The CAMP instruction is transmitted to the other processors through the control SCU.

ILLEGAL ADDRESS
MODIFICATION: Only 00, 01, 02, or 03 allowed
ILLEGAL REPEATS: RPD, RPL, RPT
INDICATORS: None
NOTES:

1. The issuing CPU firmware builds an address that is transmitted to the SCU. This address is developed from the contents of the $A$ and $Q$ registers and the CAMP instruction type.
2. The issuing CPU also stores data, based on the contents of the $A$ and $Q$ registers and the CAMP instruction type, in reserved memory location $13 x$ and resets reserved memory location $12 x$ (where $x$ is the processor number).

13x contains data which is read by the receiving CPU, defining the clear operation. Each receiving CPU executes the CAMP instruction when the next interruptible point in its instruction stream is reached. The interrupt inhibit bit of the instruction is disregarded in this determination. If a receiving CPU determines that the contents of $13 x$ are null, no action is taken in the execution of the CAMP instruction and a return is made to the next instruction. $12 x$ is set by the receiving processors when their clear is complete. The CPU that issued the CAMP monitors the contents of $12 x$.
3. The reserved memory locations are accessed in absolute address mode relative to the Reserve Memory Base Register (RMBR). The RMBR also defines which CPUs are currently active, and thus from which CPU numbers, responses are anticipated in memory location 12x. Initialization firmware loads the RMBR with zero. On release of a CPU, software should also set the RMBR in that CPU to zero. If the RMBR is zero, a CPU will not respond to a broadcast CAMP. Thus the released CPU is not called upon to execute CAMPS.
4. A Command fault results when Slave or Master mode is used for execution of this instruction.
5. An IPR fault results when illegal address modification or illegal repeats are executed.

| CANA | Comparative AND with A-Register | 315 (0) |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY For $i=0$ to $35, C(Z)_{i}=C(A)_{i}$ AND $C(Y)_{i}$
$C(A)$ and $C(Y)$ unchanged
ILLEGAL ADDRESS MODIFICATIONS: None

ILLEGAL REPEATS: None
INDICATORS: Zero - If $C(Z)=0$, then $O N$; otherwise, OFF
Negative - If $C(Z)_{O}=1$, then $O N$; Otherwise, OFF


| CANQ | Comparative AND with Q-Register | 316 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: For $i=0$ to $35, C(Z)_{i}=C(Q)_{i}$ AND $C(Y)_{i}$
$C(Q)$ and $C(Y)$ unchanged
ILLEGAL ADDRESS
MODI FICATI ONS:
None
ILLEGAL REPEATS: NONe
I NDI CATORS:
Zero - If $C(Z)=0$, then $O N$; Otherwise, OFF
Negative - If $C(Z)_{O}=1$, then $O N$; otherwise, OFF

| CANX $\underline{n}$ | Comparative AND with Index Register $\underline{n}$ | $30 \underline{n}(0)$ |
| :--- | :--- | :--- |

FORMAT:

OPERATING MODES: AnY
SUMMARY:
Single-word instruction format (see Figure 8-1)

NS Mode
For $\mathrm{n}=0,1, \ldots, 7$ as determined by op code
For $i=0$ to $17, C(Z)_{i}=C(X n)_{i}$ AND $C(Y)_{i}$
$C(X n)$ and $C(Y)$ unchanged
ES Mode
For $n=0,1, \ldots, 7$ as determined by op code
For $i=0$ to $35, C(Z)_{i}=C(G X n)_{i}$ AND $C(Y)_{i}$ $C(G X n)$ and $C(Y)$ unchanged

ILLEGAL ADDRESS
MODI FICATIONS:
CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL of CANXO
INDICATORS: Zero - If $C(Z)=0$, then $O N$; otherwise, OFF
Negative - If $C(Z)_{0}=1$, then $O N$; otherwise, $O F F$
NOTES:

1. DL modification is flagged illegal by the assembler but executes with all zeros for data.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.


| cioc | Connect Input/Output Channel | $015(0)$ |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Priviledged Master mode
SUMMARY: $\quad C(A)_{0-8 / / 09-10 / / L o g . C h . N o .11-17 / / S e r a t c h ~ P a d 24-35 ~-->~ C o n n e c t ~}^{\text {2 }}$ Word 1

Abs. Addr. $Y_{0-27 / / 00028-35 ~}^{--\infty}$ Connect Word 2
$C(A)_{0-8}=a$ control field $C(A) 9-17=$ unused
$C(A)$ 18-35 $=$ a logical channel number and a table entry
When $C(A)_{18-35}=0-7$, the logical channel number field $=0$.
EXPLANATION: A double-word write to the designated control SCU occurs. The SCU stores the double-word in the port connect queue and informs the receiving port. The double-word is formed from the contents of the CPU A register, an entry in the CPU scratch pad, and the developed absolute address. The scratch pad content known as the connect table, consists of twelve l2-bit entries. The connect table is created external to software at initialization time.

The connect table entries are selected based on the contents of Al8-35 as follows.

| C(A) 18-35 | Recv'g <br> Unit | Log. Chan. No. | Table Entry <br> Number |
| :---: | :---: | :---: | :---: | :---: |
| $0-3$ | Unusec | N/A | $4-7$ |
| 4 | CPU-0 | N/A | 8 |
| 5 | CPU-1 | N/A | 9 |
| 6 | CPU-2 | N/A | 10 |
| 7 | CPU-3 | N/A | 11 |
| $8-135$ | IMX-0 | $0-127$ | 0 |
| $136-263$ | IMX-1 | $0-127$ | 1 |
| $264-391$ | IMX-2 | $0-127$ | 2 |
| $392-519$ | IMX-3 | $0-127$ | 3 |

The connect table entries are located in the PATROL half of scratch pad memory at locations 74-77. A secondary connect table is located at 0-3 and is used to support system component reconfiguration. These entries define the following:

SCU PORT - Port and queue number of the unit that is to receive the connect

IMX ID - Used by the central systems software
SYS ID - Reserved for the central systems software
VALID - Valid connect word; $1=$ valid.
The four primary entry words contain three l2-bit scratch entries in bits $0-11,12-23$, and 24-35. The format of the scratch pad data follows:


ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected

NOTES: $\quad$ 1. An IPR fault occurs if the use of this instruction is attempted by a processor in the Slave mode or Master mode.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
3. If the VALID bit in the connect table entry does not equal 1, a Command fault occurs.
4. The developed absolute address points to a 24 -word mail box in main memory beginning at a 0 mod 8 address. The entire mailbox must reside within the same page. The first 8 words of this mailbox contain the basic information needed to execute the $I / O$, including a List Pointer Word (LPW) that points to the relative address of a Data Control Word (DCW) list. The DCW list is located in main memory. The mailbox also provides four different base addresses or Pointer Words (PTW) and related size/bounds information to be applied to the address fields of the various control words during address develoipment by the IMX. There may also be an optional "link word" to another mailbox.

Upon termination of any I/O, the IMX stores the termination status word, DCW residue information, LPW residue, word counts, and extended status in the same 24-word mailbox. Table 8-6 illustrates the format of the standard mailbox for an indirect channel.


Figure 8-6. Standard I/O Mailbox

| CLIMB | Domain Transfer | 713 (1) |
| :--- | :--- | :--- |

FORMAT:


Second Word
The first word has the standard single-word instruction format (see Figure 8-1). The second word of the CLIMB instruction contains four control fields: C (actually made up of two fields, $C_{22-23,}$ and $\left.C_{18}-19\right), E$ and $P$, and $S$ and $D$. Bits 10-17 and 20-21 are not interpreted.

OPERATI NG MODES: Any
EXPLANATION: This instruction has four variations and performs functions of call, return, and common routine calls both within the same instruction segment and to a different instruction segment and also within the same domain and to a different domain reference.

The instruction word bit 28 (interrupt inhibit bit) does not accept interrupt for three of the four functions whether it is set to zero or to one. Bit 28 determines acceptance of interrupt for the other function.

The AR bit (bit 29) specifies whether or not the address register is to be used for generation of effective addresses. The tag field is also for address generation.

Versions of the CLIMB instruction include:

| Mnemonic | Meaning |
| :---: | :---: |
| ICLIMB <br> (Inward CLIMB - CALL) | Call another procedure which may reside in another domain |
| $\begin{aligned} & \text { OCLIMB } \\ & \text { (Outward CLIMB - RET) } \end{aligned}$ | Return to calling domain |
| GCLI MB <br> (Lateral Transfer - LTRAS) | Transfer to another procedure with passed arguments and parameters which may reside in another domain |
| PCLIMB <br> (Lateral Transfer - LTRAD) | Transfer to another procedure which may be in another domain |
| PMME (System Entry CLIMB) | Privileged Master mode entry (This is a form of Inward CLIMB.) |

The four control fields of the second word are defined as follows:

## C22,23 Instruction Version

This field determines one of the five (counting PMME) versions of the instruction to be executed:

00: Inward CLIMB (ICLIMB) version - functions as a CALL, (i.e., a procedure invokes another procedure to accomplish a task and expects return of control from that other procedure.) Additional descriptors may be passed in a new parameter segment; an empty argument segment is created and placed in the argument stack. The processor state is saved (safe stored) if the SSF flag of the option register $=1$. If $S, D=0,1760$, this is the PMME version (System Entry). If S,D $\neq 0,1760$, this is the ICLIMB version.

01: Outward CLIMB (OCLIMB) Version (RET) - functions as a return to the caller. The processor state is restored to the last safe store frame.

10: Lateral Transfer with same Parameter and Argument Segments (LTRAS). This version functions as an unconditional transfer, giving the callee the same visibility as the caller. The processor state is not saved. LTRAS is also called GCLIMB.

11: Lateral Transfer with new Parameter and Argument Segments (LTRAD). This version functions the same as the CALL version, except that the processor state is not saved. LTRAD is also called PCLIMB.

The terms inward, outward, and lateral refer to use of the stack segments. Inward means push the safe store frame on the safe store stack (saving the present processor state), frame a new parameter segment (PS), and open a new (empty) argument segment (AS). Outward means pop the safe store frame off the safe store stack (restoring the former processor state) and return PSR, ASR, $L S R, I S R, I C, I R$, SEGID(IS), DSAR, and, if specified, AR0-AR7, SEGIDO-SEGID7, DRO-DR7, $X 0-X 7, A, Q, E$, and the Pointer/Length registers to their prior settings. Lateral means leave the safe store stack unchanged. The LTRAS version (10) keeps the PSR and ASR unchanged, while the LTRAD version (11) activates new PSR and ASR values in the same manner as an Inward CLIMB.

## C18 XO/GXO Control

For a CALL, LTRAS, or LTRAD, the C 18 bit allows the caller to load the effective address of the CLIMB instruction into XO/GXO if $\mathrm{C}_{18}=1$ and if an entry descriptor is referenced during execution of the CLIMB. For a RET, only the condition $C_{18}=1$ is required to load X0/GXO with the effective address of the CLIMB. If $\mathrm{C}_{18}=0, \mathrm{XO} / \mathrm{GXO}$ is not loaded, regardless of CLIMB version.

If the mode changes during a CLIMB (CALL, LTRAS, and LTRAD) the contents of XO or GXO are changed at the end of the CLIMB, to track each other. If bit 18 of the C field of the CLIMB instruction equals zero, or if the CLIMB was not an inter-domain transfer (an entry descriptor was not accessed) the register modifications are as follows:

| Mode Change | Register Load |
| :---: | :---: |
| NS to ES | $0 \rightarrow \mathrm{C}(\mathrm{GXO})_{0-17}$ |
|  | $\mathrm{C}(\mathrm{XO}) \rightarrow-\mathrm{C}(\mathrm{GXO})_{18-35}$ |
| ES to NS | $C(G X O) 1_{185} \rightarrow \ldots(X 0)$ |

If bit 18 of the $C$ field equals 1 and the CLIMB is a domain transfer, the effective address specified by the CLIMB is loaded into XO or GXO.

| Mode | Reqister Load |
| :---: | :---: |
| NS to NS | $E A_{0-17} \rightarrow \mathrm{C}(\mathrm{XO})$ |
| ES to NS | EA $16-33 \rightarrow C(X O)$ |
| NS to ES | $0 \rightarrow \mathrm{C}(\mathrm{GXOO})_{0-17}$ |
|  | EA0-17 $\rightarrow$ C(GXO 18-35 $^{\text {1 }}$ |
| ES to ES | $0 \rightarrow C(G X O){ }_{0-1}$ |
|  |  |

The XO or GXO loading is also done for a RETURN CLIMB.
In any CLIMB or RETURN CLIMB instruction in which the mode changes and the loading of $X n$ or $G X n,(n=1-7)$, is not specified, the contents of these registers are undefined.

- C19, Slave Mode

For a CALL, LTRAS, or LTRAD, the $C_{19}$ bit allows Slave mode to be set. For an RET, $C_{19}$ is ignored. If the CLIMB is the result of a fault interrupt, or invokes the System Entry (PMME), the $C_{19}$ bit is overridden, and the Master Mode indicator is set.

Otherwise, for CALL, LTRAS, or LTRAD
if $C_{19}=0 ; 0 \rightarrow C(I R)_{28}$
if $C_{19}=1$; no change to $C(I R)_{28}$
If a CALL, LTRAS, or LTRAD attempts to transfer to a privileged segment (flag bit $26=1$ ) and $C_{19}=0$, an SCLI or Security Fault, class 1 occurs.

- E and P Argument Passing

The E and P fields are interpreted only for the ICLIMB (CALL) and PCLIMB (ITRAD) versions of the CLIMB instruction.

If $E=1, P+1$ descriptors are passed to the called routine. These descriptors are either prepared (shrunk and pushed onto the argument stack) by the instruction, or found in a descriptor segment, depending on the contents preset by the caller in DRO. When DRO refers to an operand segment, a vector list is interpreted by the instruction to prepare descriptors; when DRO refers to a descriptor segment, the descriptors are in the segment. In both cases, the PSR is loaded with a type 1 descriptor, framing the $\mathrm{P}+1$ descriptors of parameters (or one parameter, if the $P$ field is zero).

If $E=0$, no parameters are passed. The $P$ field is ignored.

In both cases, the ASR is updated in such a way that it locates the next available even-word location of the descriptor stack. The bound field is set to zero. The flag bit 27 is set to zero to indicate an empty segment. Details related to the PSR and the ASR are provided later in the CLIMB discussion.

The $E$ and $P$ fields are not interpreted for the RET and LTRAS versions of the CLIMB instruction.

- S, D Field

For CALL, LTRAS, or LTRAD, this field indicates the origin (SEGID) of the the descriptor that determines the destination of the CLIMB, or that the CLIMB is a System Entry (PMME).

For the outward climb (RET), this field is ignored.

## Instruction Variations

CLIMB variations determined by the settings in bits 22 and 23 of the C field are described below. When the CLIMB instruction is executed, a number of checks must be performed before the CPU state is altered.

## Inward CLIMB (CALL/ICLIMB) C field bits 22 and $23=00$

1. The $S$ and $D$ fields are interpreted in the same manner as the $S$ and $D$ fields of the vector in the LDDn instruction, except that, in this instance, the values $S=0$ and $D=1760$ (octal) define a PMME. If $S=0$ and $D=1761$ or 1763-1767 (octal), an IPR fault occurs.
a. When $S=0, D=1760_{8}$, a special system entry is started at the same level as fault and interrupt. Hardware obtains the segment descriptor (this must be an Entry Descriptor) from a fixed memory location. The Master Mode indicator is always set to $O N$ and the $C$ field bit 19 is ignored. After the entry descriptor is obtained from the fixed memory location, execution of the CLIMB instruction is continued as when a normal entry descriptor is obtained. When there is no entry descriptor in the fixed memory location, an IPR fault occurs.
b. If the CLIMB is a result of a fault or interrupt, this is an interdomain transfer, requiring an entry descriptor, which is obtained from locations in the operating system as follows:

$$
\begin{array}{lll}
\text { Interrupt: } & 30-31 & \text { octal } \\
\text { Fault: } & 32-33 & \text { octal } \\
\text { PMME: } & 34-35 & \text { octal }
\end{array}
$$

2. The CLIMB instruction $S$ and $D$ fields are used to access the specified segment descriptor segment or register and obtain the segment descriptor. The referenced descriptor must be one of the following types in order to continue execution of the CLIMB instruction:

- Standard Descriptor ( $T=0$ )
- Descriptor Segment Descriptor ( $T=1$ or 3 )
- Entry Descriptor ( $T=8,9$, or 11)

If the CLIIMB instruction is a result of an interrupt, the processor will attempt to obtain an entry descriptor from the operating system location 30-31 (octal).

If the CLIMB instruction has not yet been linked to one of the preceding descriptors, the obtained descriptor may be a dynamic linking descriptor ( $T=5$ ). In this case, the CLIMB instruction is terminated and a Dynamic Linking fault is generated. All other descriptor types ( $T=2,4,6,7,10$, or 12-15) terminate the CLIMB instruction and cause an IPR fault.

Given a descriptor segment descriptor, an entry descriptor, or a standard descriptor, the activity varies as follows:
a. Standard Descriptor ( $\mathrm{T}=0$ )

When the descriptor referenced by the $S$ and $D$ fields is a standard descriptor, the CLIMB instruction is an intradomain transfer and the linkage segment register is not changed.

The obtained descriptor becomes the new instruction segment descriptor. Flag bits 25, 27, and 28 are checked and must be 1 ; otherwise, an appropriate fault occurs. The base and bound are checked for modulo 32 bytes; if the test fails, an IPR fault occurs.
b. Descriptor Segment Descriptor ( $T=1$ or 3 )

When a type 1 or 3 descriptor is referenced by the $S$ and $D$ fields of the CLIMB instruction, the base of the type 1 or 3 descriptor is used as a pointer to an entry descriptor. Flag bits 20,27 , and 28 must be 1 and the bound field must be $>=7$ bytes; otherwise, a Bound fault occurs. If the obtained descriptor is not an entry descriptor nor a dynamic linking descriptor, an IPR fault occurs.

If a dynamic linking descriptor is obtained, a Dynamic Linking fault occurs.
C. Entry Descriptor ( $T=8,9$, or 11 )

When an entry descriptor is referenced by the $S$ and $D$ fields of the CLIMB instruction (either directly or indirectly), the CLIMB instruction is an interdomain transfer. Entry descriptors may be of type $T=8,9$, or 11. The type of entry descriptor determines how much data (register contents) will be safe stored, and how the renewal of the pointer register will be processed.

Using the entry descriptor, the new instruction segment descriptor is obtained from the new linkage segment described by the entry descriptor. The new linkage segment is assumed to be present in real memory, because the entry descriptor does not have a flags field to indicate this, and the hardware attempts to obtain the new instruction segment descriptor.

The obtained instruction segment descriptor must be a standard descriptor with $T=0$ and flag bits 25, 27, and 28 must be l. If flag bit 25 is 0, a Security Fault, Class 2 occurs; if flag bit $28=0$, a Missing Segment fault occurs; if flag bit $27=0$, an STR fault occurs. The hardware also checks the base and bound of the new instruction segment descriptor for modulo 32 bytes; if the test fails, the instruction terminates in an IPR fault. If $T$ is not 0 , an IPR fault occurs.
3. A new parameter segment is prepared as described below.

The E bit of the second word of the CLIMB instruction is checked. If the $E$ bit $=0$, the segment descriptor is not passed (no parameter segment is prepared) and the operation proceeds to the safe store.

If the E bit $=1$, the segment descriptor is passed. The operation that follows depends upon the type of the segment descriptor in DRO. An IPR fault occurs if the type for this segment is $3,5,7-11,13$ or 15 .
a. Descriptor Type in DRO = 1

If the descriptor type contained in DRO is 1 , the descriptors to be passed as parameters have already been prepared and are the last $\mathrm{P}+1$ descriptors in this descriptor segment. Thus, the hardware does not prepare any descriptors but frames these last $\mathrm{P}+1$ descriptors with the parameter segment register. In this case, hardware performs a bound check and if P + 111 > DRO, a bound fault occurs.
b. Descriptor Type in $\operatorname{DRO}=0,2,4,6,12$, or 14

If the descriptor type contained in DRO is $0,2,4,6,12$, or 14, the hardware prepares descriptors. The vector list is located by pointer register zero (i.e., ARO and DRO combined). The descriptor identified by the $S$ and $D$ fields of each vector is obtained, prepared exactly as described in the definition of the LDDn instruction, and placed in the next available location in the argument
segment as described in the definition of the SDRn instruction. This procedure is continued until all $\mathrm{P}+1$ descriptors have been prepared and placed in the argument segment. Various faults may occur during this operation as described in the definitions of the $L D D \underline{n}$ and $\operatorname{SDRn}$ instructions. Note that a vector with an $S$ and $D$ field of $S=0, D=1760$ or 1761 (Octal) causes an IPR fault; $S$ and $D$ field values of $S=0, D=1763$ or 1764 (octal) require that the processor be in Privileged Master mode (as described in $L D D \underline{n}$ ), which in this case refers to the processor mode at the beginning of the CLIMB instruction.

If a vector specifies that a data stack descriptor is to be formed and the associated bit in the option register specifies that the stack space is to be cleared, the CLIMB instruction performs the clear function.

If several data stack shrinks are specified, the second and subsequent data stack shrink operations are performed using the previously changed new value of the data stack address register (DSAR).

## 4. Safe Store Operation

The safe store operation differs depending upon the type of the segment descriptor referenced with the ICLIMB S and D fields. The size of the generated safe store frame and the stored data is determined by the referenced segment descriptor. The SSR base indicates the starting address of the last frame of the stored data prior to this CLIMB. The size of the last frame must therefore be added to the SSR base before the new frame is stored. In relation to the SSR, a 2-bit hardware control register, called the stack control register (SCR) is used. The SCR contains a code indicating the size of the last frame placed in the safe store stack. (The SCR, is initialized to $1 l_{2}$ or 102 (binary) when the LDSS instruction is executed.) (Refer to details for the LDSS instruction.) The following displays the flow of safe store operation. When the safe store bypass flag (option register bit 19) is ON (zero), safe store is bypassed and processing proceeds to change the register contents as described under Loading the Registers.
a. The SSR base is increased, and the bound decreased, as follows based on the SCR content.

| SCR | SSR Base | SSR Bound |
| :--- | :--- | :--- |
| $00_{2}$ | +16 words | -16 words |
| $01_{2}$ | +24 words | -24 words |
| $10_{2}$ | +80 words | -80 words |
| $11_{2}$ | +64 words | -64 words |

The SSR base indicates the start of the newly generated safe store frame as a result of this operation.

NOTE: When hardware adds the SSR base, no check is performed to check for carry. Software must ensure that the base value initially loaded into the SSR is not at the end of the working space.

A safe store stack fault occurs in conjunction with a Inward (programmed) climb instruction, or in conjunction with the wired-in CLIMB instruction that results from a fault or interrupt. This fault indicates that the safe store stack has only one or two 64-word frames remaining.

After completing the safe store on a Inward CLIMB (SSR base and bound have been updated), if the SSR bound $<239$ +3 bytes, the hardware will not access the instruction pointed bo by the new ISR and IC, but will execute the Safe Store Stack fault. This causes another safe store stack frame to be stored. This frame will contain the "transferred to" domain registers from the inward CLIMB. Word 5, bit 10 (SSSF) will be set to 1 and the fault code in bits 12-16 of word 5 will be set to 00000 .

When executing a fault or interrupt CLIMB, the hardware updates the SSR base and bound while generating the safe store frame, to determine whether a Safe Store Stack fault should be indicated in the safe store frame with the original fault or interrupt. If the SSR bound < 239 words +3 bytes, the hardware will set word 5 , bit $10(S S S F)=1$ and leave the original fault code or interrupt cell number in word 5, bits 12-16. The Safestore Stack fault will not be executed; a separate safestore stack frame will not be stored.

NOTE: The operating system software must monitor word 5 , bit 10 (SSSF) in each fault or interrupt frame in the safe store stack and to initiate appropriate action whenever this bit $=1$.
b. The SCR content is saved in the new safe store frame.
c. The new SCR value is determined as follows, with the lower two bits of the type field (T) of the first word of the last segment descriptor referenced by the CLIMB instruction $S$ and $D$ fields, and the value of bit 24 of the ISR prior to the start of the CLIMB instruction.

## T Field ISR Bit 24 SCR

0 or $8 \quad 0$ or $1 \quad \mathrm{OO}_{2}$
$9 \quad 0$ or $1 \quad \mathrm{Ol}_{2}$
110112
$11 \quad 1 \quad 102$
d. The amount of stored data (register content) is determined by the SCR value at this time (as described in item $c$ above). The value of the $S C R$ at this time is determined by the type of segment descriptor referenced by this CLIMB instruction and the ISR bit 24). As illustrated in Figures $8-7$ and $8-8,16,24,64$, or 80 words are stored in accordance with the SCR content.

When the frame size is 64 or 80 words, the actual number of words stored may depend on the state of the indicator register bit 30 (multiword instruction interrupt or fault). The processor hardware sets IR bit $30=1$ when a multiword EIS instruction is interrupted or faulted. IR bit 30 may also be set to 1 by the operating system software. The actual number of words stored when the frame size is 64 words is 48 words, unless IR bit $30=1$, in which case 52 words are stored. When 52 words are stored, the pointer and length registers are included in the 64 -word frame starting at word 48 . Word 4, bit 30 is stored as a 1 , and then IR bit 30 is set to 0 , as though an SPL instruction had been executed.
e. Since the $\operatorname{SCR}$ is created by the hardware on the ICLIMB, the mode and SCR should be consistent on the RETURN CLIMB. If software modifies the SCR content of the safe store frame such that the mode, NS or ES, is inconsistent with the safe store frame size, an IPR fault will occur.


Figure 8-7. Safe Store Stack Format - NS Mode
*1: Fault Retry Flag - bit 1
*2: Fault Tally Flag - bit 2
*3: Safe Store Stack Fault Flag - bit 9
*4: Fault/Interrupt - bit 10
$0=$ fault
$1=$ interrupt
*5: Fault/Interrupt Code - bits 11-17


Figure 8-8. Safe Store Stack Format - ES Mode
*1: Fault Retry Flag - bit 1 *4: Fault/Interrupt - bit 10
*2: Fault Tally Flag - bit 2
*3: SSSF Flag - bit 9
*5: Fault/Interrupt Code - bits 11-17

# Some of the fields shown in Figures 8-7 and 8-8 are stored only with a CLIMB instruction executed by hardware in response to faults or interrupts, and are meaningless when using the programmed CLIMB instruction. <br> <br> The following discussion explains the contents of the safe <br> <br> The following discussion explains the contents of the safe store stack as illustrated in Figures 8-7 and 8-8. <br> Word 0 Bits 0-19 <br> High Water Mark Register (HWMR) stored. The content of the HWMR is the value in the register when the CLIMB instruction started. <br> Bits 20 to 35 Extended Fault Register 

Word 1 :
Upon occurrence of a fault, the CPU fault register
Word 2:
Upon occurrence of a fault, the image of the faulting instruction

Word 3:
Reserved for hardware use
Word 4: Bits 0 to 17
The instruction counter (IC) value is stored as follows:

$$
I C=I C+2
$$

Refer to Section 6 for the description of the value stored when a fault or interrupt occurs.

Bits 18 to 32
Indicator register (IR) contents.
Bits 33 to 35 Not used.
Word 5: Bits 0 to 9, 18, 19
Reserved for hardware use. When an interrupt or a Connect, Timer Runout, Shutaown, or Missing Page fault occurs, a 1 is stored in word 5, bit 9 to indicate the. recoverable type. When other faults occur, a 0 is stored in word 5 , bit 9.
Bit 10
SSF (Safe Store Stack fault flag). Refer to Section 6 for description of faults.
Bit 11 to 17
These bits are meaningful only when faults or interrupts occur. (Refer to Section 6, Faults and Interrupts for details.)
Bits 19 to 20
CPU number
Bits 22, 23
Stack Control Register (SCR)
Bits 24 to 35
SEGID(IS)

Word 6: Bits 0 to 16
The value stored here is the DSAR content when the CLIMB instruction started.

Bits 17 to 26
Reserved for hardware use.
Bits 27 to 35
When a Missing Page fault occurs, the hardware stores the effective working space number of the virtual address which caused the fault. It is not used in other cases.

Word $7:$
When a missing page fault occurs, the hardware stores the relative virtual address which caused the fault. It is not used in other cases.

Words 8-47, 54-71:
As illustrated in Figure 8-7 for NS mode and Figure 8-8 for $E S$ mode, the hardware stores register contents. These contents consist solely of values at the beginning of the CLIMB instruction. In particular, when a segment descriptor is pushed onto the argument stack during execution of the CLIMB instruction, the safe stored ASR bound value is that before the push operation.

When $S C R=10$, bits 0 to 23 of the words $16-23$, are all zero, and the values of words 40 to 43 are undefined.

When the ISR bit 24 immediately before the CLIMB instruction equals 1 with the 24 -word stack, bits 0 to 23 of words 16 to 23 are all zero.

Words 48-53:

Hardware stores information for restart of instruction execution only in response to faults and interrupts.

The information stored in this area is normally the content of the pointers and lengths register when a fault or interrupt occurs during execution of an interruptible multiword instruction (when saved with the IR bit. 30 set to ON). Even when the IR bit 30 is not set to $O N$, information is stored in this area, for example, for a Missing Page fault. The content of this area must not be changed by software.

When software does not specify type $T=11$ as the entry descriptor for a fault or interrupt, the system cannot return correctly.

Words 72-79: Reserved for future used.

## 5. Loading the Registers

After the state is saved in the safe store stack, the registers are changed as described below.
a. Loading the Instruction Segment Register (ISR)

For an intradomain transfer, the standard descriptor referenced by the $S$ and $D$ fields of the instruction is placed in the ISR. If the $S$ and $D$ fields referenced a $D R n$ (177n), then SEGIDn $\rightarrow$ SEGID(IS); Otherwise, $S$ and $D$ $\rightarrow$ SEGID(IS).

For an interdomain transfer, the descriptor pointed to by the ISEGNO field of the entry descriptor is loaded into the ISR. SEGID(IS) is set to $S=3, D=I S E G N O$.
b. Loading the Instruction Counter (IC)

For an intradomain transfer, an effective address is formed using the address field of the CLIMB instruction and applying the indicated $A R$ and/or tag field modification. This 18-bit effective address is placed in the instruction counter.
c. Loading the Linkage Segment Register (LSR)

For an intradomain transfer, the linkage segment does not change.

For an interdomain transfer, a standard descriptor from the entry descriptor is placed in the LSR as follows:

- Base $=$ Linkage base (LBASE) with zeros in the 10 most significant bit positions
- Size $=$ Linkage bound (LBOUND) extended with three 1 bits on the right and with zeros in the 7 most significant bit positions
- WSR = WSR (working space register)
- $T=1$

○ Flags - Bits 20, 22, 23, 27, and $28=1$ Bits $21,24,25$, and $26=0$

For an interdomain transfer, the l8-bit entry location contained in the entry descriptor is placed in the instruction counter.
d. Argument Stack Register (ASR) and Parameter Segment Register (PSR Generation

When E bit $=0$ (pass no parameters) or when E bit $=1$ (pass parameters) and DRO type $T=1$

- The new PSR is generated as follows.

- The new ASR base is generated as follows. (The new ASR generation is independent of ASR flag bit 27.)
- When $C$ (HWMR) $=0$

ASR base --> New ASR base

- When $C($ HWMR $) \neq 0$



The new PSR base is generated as follows.

```
O When C(HWMR) = 0
        ASR base --> new PSR base
O When C(HWMR) \not=0
```



The new PSR base shown above works as the start address in the area where the segment descriptor is prepared as a parameter.

- The new PSR base is set to the value DRO base + DRO
bound - $P$ as shown below.


The new PSR bound is generated as follows.


O The new base and bound values formed are loaded into the PSR, framing the last $\mathrm{P}+1$ descriptors of the segment. Bits 20-35 of the first word of DRO (flags field, WSR or WSN field, and $T$ field) are copied to the corresponding bit positions of the PSR.

The new ASR base is generated as follows:

- When $C($ HWMR $)=0$

- When $C($ HWMR $) \neq 0$



The new ASR bound and flag bit 27 are set to 0 .
Independent of the $E$ bit setting and DRO type, the HWMR is set to 0 .

This example illustrates how the HWMR protects the program descriptors from one program from being accessed by another program.

1. Program A stores four descriptors on the argument stack (SDRn)

2. Executes an $L D D n$ to copy the $A S R$ to $D R n$
3. Executes a PAS instr. to modify the ASR bound

4. Calls program B

(Prog. B)
5. Program B stores three descriptors on the argument stack

6. Return to Program A


Because the HWMR remembers the highest level reached in the argument stack by an individual program, and uses it to generate the ASR base for a new program, there can be no overlap of descriptors in the argument stack. Security cannot be violated.
e. Loading the Pointer Registers

If type 11 entry descriptor was referenced by the $S$ and $D$ fields of the ICLIMB instruction, all pointer registers are set to the value of the target IS as follows:

ISR $\quad->$ DRO through DR7
SEGID (IS) $\rightarrow$ SEGIDO through SEGID7
00.... 0 --> ARO through AR7

NOTE: When the entry descriptor type is other than $T=11$, the pointer register content remains unchanged. However, unless the $I S R$ is copied into the DRn with the ICLIMB instruction altering the ISR bit $2 \overline{4}$, the content of $A R \underline{n}$, and SEGIDn is undefined.
f. Loading X0/GXO

- If bit 18 of the Cield of a CLIMB instruction is 1 and the operation is an interdomain transfer, the load is as follows.

| $\begin{aligned} & \text { Old ISR } \\ & \text { Bit } 24 \end{aligned}$ | $\begin{array}{ll} \hline \text { New ISR } \\ \text { Bit } 24 \\ \hline \end{array}$ | X0 | GX0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | *C(XO) <--Y0-17 | Undefined (meaningless) |
| 0 | 1 | *undefined (meaningless) | $\begin{aligned} & C(G X O)_{0-17}<-0 \\ & C(G X O)_{18-35}<-Y_{0-17} \end{aligned}$ |
| 1 | 0 | $C(X 0)<-Y_{16-33}$ | **Undefined (meaningless) |
| 1 | 1 | Undefined (meaningless) | $\begin{aligned} & * * C(G X O)_{0-1}<-0 \\ & C(G X O)_{2-35}<-Y_{0-33} \end{aligned}$ |

O If $X 0$ is to be stored in the safe store stack, the content of $X 0$ at the start of a CLIMB instruction is stored.

O If GXO is to be stored in the safe store stack, the content of GXO at the start of a CLIMB instruction is stored.

- If bits 18 of the $C$ field of a CLIMB instruction is 0 , or the operation is not an interdomain transfer, the load is as shown below.

| Old ISR <br> Bit 24 | New ISR <br> Bit 24 | X0 | GXO |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Unchanged | Unchanged <br> (meaningless) |
| 0 | 1 | Unchanged <br> (meaningless) | $C(G X 0)_{0-17}^{<-0}$ <br> $C(G X 0)_{18-35}<-C(X 0)$ |
| 1 | 0 | $C(X 0)<-C(G X 0)_{18-35}$ | Unchanged <br> (meaningless) |
| 1 | 1 | Unchanged <br> (meaningless) | Unchanged |

The above table also applies to the fault/interrupt CLIMB.

NOTE: When the CLIMB instruction alters bit 24 of the ISR, the content of X1-X7/GXI-GX7 is undefined.
6. Setting Mode Indicators for System Entry CLIMB

When the CLIMB is a system entry (PMME) where $S=0$ and $D=$ 1760 (octal), the Master mode indicator is set to ON . If it is not a system entry and bit 19 of the $C$ field equals 0 , the processor is set to Slave mode and the Master mode indicator is set to OFF. If it is neither, the mode remains unchanged. When this CLIMB is executed as a response to a fault or an interrupt, the Master mode indicator is always set to ON.

## Outward CLIMB (RET/OCLIMB) C Field Bits 22 and $23=01$

1. In the OCLIMB version of the CLIMB instruction, a return occurs according to the last frame stored in the safe store stack.
2. The E, P, S, and D fields, and bits 19, 20 , and 21 of the $C$ field are ignored.
3. The data stack clear flag (DSCF) of the option register is checked. When DSCF $=1$, the data stack area used with the procedure executing the outword CLIMB is cleared. The cleared area is shown by shading in the diagram below.


- In this case, a security fault, class loccurs if the DSAR at the start of the CLIMB is less than the restored DSAR.
- If a missing page fault occurs while the data stack is being cleared, the hardware saves the state at the time the fault occurred. When the operating system loads this missing page and returns to the executing procedure, the clearing of the data stack area is re-executed correctly.

4. When an OCLIMB starts, the SCR value determines the number of registers allowed. Registers are restored with the $S C R$ content indicated in the list below.

An IPR fault occurs if the option register safe store bypass flag (SSBF) is ON at the time.

When the $S C R=00$ (binary), the following registers are restored:

Instruction Counter (IC)
Indicator Register (IR)
Stack Control Register (SCR)
Instruction Segment Identity Register - SEGID(IS)
Data Stack Address Register (DSAR)
Instruction Segment Register (ISR)
Linkage Segment Register (LSR)
Argument Stack Register (ASR)
Parameter Segment kegister (PSR)
When $S C R=01$ (binary), all the registers that meet the checks for $S C R=00$ (binary) are restored, plus AR 0-7 and SEGID 0-7.

When $S C R=10$ or 11 (binary), the registers for $S C R=01$ (binary), the DRO-DR7, XO-X7/GX0-GX7, A, Q, E, and LOR are restored. When word 5, bit 9 of the safe store stack is 1 , the pointers and lengths register and the fault recovery information are restored.

In all cases, the processor number and the timer register are not restorea.
5. The base and bound values of the safe store register (SSR) are adjusted according to the new values placed in the SCR from the safe store stack as follows:

| SCR(bin.) | Base |  |
| :--- | :--- | :--- |
| 00 | -16 words Bound | +16 words |
| 01 | -24 words | +24 words |
| 10 | -80 words | +80 words |
| 11 | -64 words | +64 words |

6. Loading DRO-DR7

When an OCLIMB uses 16 or 24 words for the safe store stack (i.e., the old $S C R$ value $=00$ or $O 1$ ) and then transfers to Slave mode, the new ISR value is loaded into DRO-DR7.
7. Loading $X 0 / G \times 0$

When the OCLIMB instruction $C$ field bit $18=1$, the effective address specified with the instruction, in accordance with bit 24 of the ISR restored from the safe store stack, is loaded into XO/GXO. (Refer to table for loading XO/GXO when bit $18=1$ under ICLIMB.)

When the OCLIMB instruction $C$ field bit $18=0$, with a 64 -word or 80 -word safe store stack, the safe store stack content is restored into XO/GXO. With other than a 64-word or 80 -word safe store stack, the content of XO/GXO is determined as shown in the table for loading XO/GXO when bit $18=0$ under the ICLIMB discussion.

NOTE: When the contents of XI-X7/GXI-GX7, ARn, and SEGIDn are not restored with the OCLIMB instruction that alters bit 24 of the ISR, those contents are undefined.
8. The IC is restored from the safe store stack as follows:

From NS or ES to NS or ES mode
Word $4_{0-17} \rightarrow C(I C)_{0-17}$
The HWMR is restored from word $0_{0-19}$
9. Control is passed to the instruction indicated by the IC and ISR.
10. When the indicator register is restored (with the value stored in the safe store stack), the Master mode bit may be set to ON.
11. Outward CLIMB is interruptible during execution when the following conditions are satisfied.

- The option register data stack clear flag (DSCF) $=1$.
- The interrupt inhibit bit $=0$ (bit 28 of the first word of the instruction).

0 If the interrupt inhibit bit $=1$, interrupt is not permitted for this instruction during execution. Interpretation of bit 28 is only valid at the time of outward CLIMB. With the other three CLIMB variations, interrupt is not accepted during execution and the value of bit 28 is not affected by execution of the instruction.

- The procedure executing this outward CLIMB used the data stack area.

If there is no area to be cleared (i.e., if the restored DSAR value is equal to the current DSAR value) despite the above two conditions being satisfied, this OCLIMB is not interruptible during execution.

When the OCLIMB is being executed and the above three conditions are satisfied, the processor samples interrupt at suitable times and responds to any interrupt received, to ensure that a Lockup fault does not occur while the data stack is being cleared. At response to the interrupt, the processor saves the current state in the safe store stack and the interrupted OCLIMB is re-executed normally. The clear operation is restarted correctly from the point at which it was interrupted.

Lateral Transfer (LTRAS/GCLIMB) C Field Bits 22 and $23=10$
In the GCLIMB version of the CLIMB instruction, the safe store register and the parameter segment register remain unchanged. Also, the base and bound of the argument stack register remain unchanged. The HWMR is not stored in the safe store stack.

1. The bit in the E field is not interpreted and the SCR remains unchanged.
2. The GCLIMB may be an inter- or intradomain transfer that is determined by the descriptor referenced in the $S$ and $D$ fields. This version functions as the ICLIMB, except as indicated. Since the state of the processor is not saved, control cannot return to an instruction executing the GCLIMB.
3. Because the processor state is not saved, the procedure executing the GCLIMB cannot return correctly with an OCLIMB.

If the descriptor referenced by the $S$ and $D$ fields of the GCLIMB instruction is a type 11 descriptor, the pointer registers are set to the state of the target instruction segment. When the type is not 11 , the pointer register remains unchanged. If $T$ is not 11 when the GCLIMB instruction is altering bit 24 of the ISR, the pointer registers are undefined.

## Lateral Transfer (PCLIMB/LTRAD) C Field Bits 22 and $23=11$

The execution of the PCLIMB version is identical with that of ICLIMB, except for the following:

1. The CPU state is not saved in the safe store stack.
2. The HWMR is not saved in the safe store stack.
3. The SCR remains unchanged.


#### Abstract

If the descriptor referenced by the $S$ and $D$ fields is a type 11 descriptor, the pointer registers are set to the state of the target instruction segment. When the type is not 11 , the pointer register remains unchanged. If $T$ is not 11 when the PCLIMB instruction is altering bit 24 of the ISR, the pointer registers are undefined.


ILLEGAL ADDRESS
MODIFICATIONS: $D U, D L, C I, S C, S C R$

ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: XEC or XED

INDICATORS: Master Mode - See notes below and discussion of "Cl9, Slave Mode" in earlier pages of the CLIMB explanation.

NOTES:

1. Any of the following conditions cause an IPR fault:
o If illegal repeats or executes precede modifications
o If illegal address modification is used
O If the base and bound fields of the instruction segment descriptor are not modulo 32 bytes, of if flag bit $27=$ 1 (bound valid) and the bound is not 31 modulo 32 bytes

0 If the $S$ and $D$ fields are $S=0$ and $D=1760$ or 1761 (octal), and the descriptor from the system entry location is not an entry descriptor

0 If the descriptor referenced in the $S$ and $D$ fields is not a standard, entry, or dynamic linking descriptor (T $=0,5,8,9$, or 11)

- If the type of the descriptor referenced with the $S$ and $D$ fields is $T=1$ or 3 , and the segment descriptor obtained from this descriptor is not an entry or dynamic linking descriptor
- If the $S$ and $D$ fields of the vector or the CLIMB instruction are $S=0$ and $D=1761$ (octal)
- If the transfer destination ISD type $T$ is not 0
- If a normal or extended shrink is specified for a segment descriptor placed in the address segment and the pushed segment descriptor type is illegal ( $T=5,7$ to $11,13,15$ )
o If a Return Climb is specified and the safe store bypass flag in the Option Register $=0$
- If $E=1$ and $D R O$ contains a descriptor of type $T=3$, 5 , or $7-11,13$, or 15

0 If the $S$ and $D$ fields of the vector are $S=0$ and $D=$ 1760 (octal)
2. A Command fault may occur as follows.

0 If the $S$ and $D$ fields of the vector are $S=0$ and $D=$ 1763 or 1764 (octal) and the processor is not in Privileged Master mode

O If WS 0 is specified and the processor is not in the Privileged Master mode

0 If WSR 0 is specified and the processor is in Slave mode (except during the access for the ISD when the system entry (PMME) is specified)
3. A Bound fault may occur as follows:

- If in the ICLIMB version of the instruction, field $E=$ 1 , DRO type $=1$, and $(P+1)$ is greater than the DRO bound
- If the transfer destination ISD flag (bit 27) of the instruction segment descriptor is 0 (empty segment)
- If a carry occurs in forming a new argument stack register (ASR) or parameter segment register (PSR) base
- If an access for a vector or a descriptor exceeds the upper or lower bounds of the specified segment, or if the bound is not valid (flag bit $27=0$ ), or if there is an attempt to address the argument (for the push) and the temporary ASR bound +1 byte $>8192$ bytes
o If on an access to memory an associative memory error occurs

4. A Security Fault, Class 1 may occur as follows.

O If the ISD flag bit $26=1$ (Privileged mode) and the processor is in Slave mode and the CuIMB did not result from a fault, interrupt, or system entry (PMME)

0 If, at the end of the CLIMB, ISR flag bit $26=1$ (Privileged) and either indicator register bit $28=0$ (Slave) or a nonhousekeeping page is accessed for the next instruction

- If at the end of the CLIMB, indicator register bit $28=$ 0 (Slave) and a housekeeping page is accessed for a vector
- If the page to be accessed is a nonhousekeeping page (PTW flag bit $32=0$ )

5. A Security Fault, Class 2 may occur as follows;
o If flag bit 25 of the instruction segment descriptor is 0 (no execute permission)

- If read flag bit 20 of the descriptor $=0$ for any access to a segment for a vector or descriptor (but not ASR )
o If a working space violation occurs
O If the specified page (for the push to ASR) does not have write permission

NOTE: In the $S D R \underline{n}$ instruction, the ASR needs neither write nor store permission.
6. A Missing Segment fault occurs if flag bit 28 of the descriptor $=0$ for any access to the ASR, or to a segment for a vector or descriptor.
7. A Missing Page fault occurs for any access to the ASR, or to a segment for a vector or descriptor, if flag bit 30 of the PTW for the accessed page $=0$.
8. A Missing Space fault occurs for any access to the ASR, or to a segment for a vector or descriptor, if bit 20 of the PTDW $=0$.
9. A Safe Store Stack fault occurs if the SSR bound < 239 words +3 bytes as a result of the SSR update adjustment.
10. When the access of the ISD from the LSD formed from the entry descriptor, the same fault checks are made as listed above, except that if the CLIMB resulted from a fault, interrupt, or system entry (PMME), the WS = and WSR 0 Command fault checks are not made. (The entry descriptor does not contain flag bits 20 , or 27. )

SUMMARY OF CLIMB INSTRUCTION FORMAT:


First Word

| 0 |  | $\begin{array}{ll} 0 & 1 \\ 9 & 0 \\ \hline \end{array}$ | $\begin{array}{r} 11 \\ 78 \\ \hline \end{array}$ |  | 22 23 | $\begin{array}{lll} 22 & 2 \\ 45 & 5 \\ \hline \end{array}$ |  | 3 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | P | UNUSED | G <br> XX <br> 00 | S L v | T $\mathbf{Y}$ P | S | D |  |
| 3 Second Word |  |  |  |  |  |  |  | 7 |

The control fields are defined as follows:

| E | $=0$ | No parameters are passed |
| :---: | :---: | :---: |
| E | $=1$ | Pass P+1 parameters (ICLIMB, PCLIMB only) |
| P | $=\mathrm{N}-1-$ | Number (minus 1) of descriptions or vectors to pass if $E=1$ |
| X0/GX0 | $=0$ | CLIMB will not affect X0/GX0. |
| X0/GX0 | $=1$ - | If entry descriptor ( $T=8,9$, or 11 ) is referenced or OCLIMB is executed, X0/GXO is loaded with the effective address designated by the address tag and AR fields of the CLIMB instruction. |



Coding of a CLIMB varies with the version of the CLIMB instruction being executed.

The following list contains each of the five versions of the CLIMB instruction with their respective fields, which are defined below. The underlined fields are required; all others are optional.

```
ICLIMB - entry, count, effective address, flags
PCLIMB - entry, count, effective address, flags
GCLIMB - entry, effective address, flags
OCLIMB - effective address
PMME - effective address, count, flags
```

The fields in the CLIMB instruction are described below:
entry - Name of an entry or a 12-bit number (SEGID) that identifies a descriptor specifying a new linkage segment and instruction segment or the same linkage segment and an instruction segment.

| count | - Decimal expression representing a value in the range $0<=$ count $<=512$. This value indicates the number of parameters or descriptors (one for each argument) pointed to by PRO. The first of these is at the location indicated by pointer register zero. A value of zero means that no arguments, and consequently no vectors or descriptors, are present. If no value is given, zero is assumed. |
| :---: | :---: |
| effectiv <br> address | The effective address may include a tag pointer designation. When this occurs, the field must be enclosed by parentheses; e.g., (address, tag) or (address, tag, pointer). The effective address is used to establish the next instruction location, but only when the entry identifies a descriptor that does not specify a linkage segment. The effective address is a requirement only for the PMME version to designate the Master mode entry. |
|  | If the entry identifies a descriptor that specifies a linkage segment (entry descriptor), index register 0 may be loaded with the effective address. If the entry identifies a descriptor that does not specify a linkage segment (standard descriptor), this address is added to the base of the instruction segment (described in the descriptor) to establish the next instruction location and may be loaded in index register 0. If bit 18 of field $C$ is zero or this address is omitted, the content of the effective address field is not loaded in index register 0 . Note that an explicit zero is required to load index register 0 with a zero, since a null field prevents register loading. |
|  | MASTER - Sets bit 19 of the second word |
| flags are used for the OCLIMB version. |  |
| TE: PMME is synonymous with ICLIMB with 17608 coded in the entry field. |  |

flags \begin{tabular}{rl}

EAXO | - |
| :--- |
| Sets bit 18 of the second word |
| The keyword EAXO indicates that the |
| effective address field is to be loaded |
| in index register 0 or general index | <br>

register 0.
\end{tabular}

EXAMPLES:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
| * | ICLI MB |  |  |
|  | I NHI B | OFF |  |
| ODDF | NULL |  |  |
| NEPRI | LDD | PO,DSTKS | shrink data stack (64 words) |
|  | SDR | P0 |  |
|  | LDD | Pl,ODRSH | shrink safe store |
|  | SDR | P1 |  |
|  | LDD | Pl, IALPS | ISR, ASR,LSR, PSR |
|  | SDR | Pl |  |
|  | LDD | P1,ISRS | ISR (R,W) |
|  | MLR | (1), (1) | copy safe store frame to data stack |
|  | ADSC9 | 0,0,256, P.SSR |  |
|  | ADSC9 | 0,0,256, P0 |  |
|  | LDP | PO, .ASR, DL | copy ASR to P0 |
|  | ICLIMB | . DR +4, 3, , SLAVE | climb exception procedure |
| * | VFD | 18/,09/713,1/1, | ,1/0,6/M. |
| * | VFD | 1/1,9/3-1,8/0,1 | , 1/.0,2/0,2/0,12/.DR+4 |


| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
| * | GCLI MB/ICLI MB |  |  |
|  | INHIB | ON |  |
| TRVCEL | NULL |  |  |
|  | TRA | 2,IC |  |
|  | NOP | , DL |  |
|  | EPPR0 | 1,IC | .TROPN (system domain only) |
|  | TRA | . CRTRV+12, , P.CR |  |
|  | EPPRO | 1,IC | . TROPN $^{\text {none (system domain only) }}$ |
|  | TRA | 2,IC |  |
|  | EPPRO | I,IC | .TROPN all (slave domain) |
|  | TRA | .CRTRV+14, , P.CR |  |
| TRVCO1 | LDP7 | **, DL | .TRPUT (system domain) |
|  | TRA | TPUTSY-..DISP, ,P7 |  |
|  | NOP | , DL | *.TROPN all macros removed |
|  | NOP | , DL |  |
| TRVCO3 | GCLIMB | **,TOPNG | .TROPN extension |
|  | VFD | 18/TOPNG,09/713,1/1 | $11,1 / 0,1 / 0,6 / \mathrm{M}$ |
| * | VFD | 1/0,9/0,8/0,1/.N,1 | 1/.0,2/0,2/2,12/** |
|  | LDD6 | DP.OTE, ,P.SSL | . TROPN all for slave domain extension |
|  | ICLIMB | .DR6 |  |
| * | VFD | 18/,09/713,1/1,1/0 | 0,1/0,6/M. |
| * | VFD | 1/0,9/0,8/0,1/.N,1 | 1/.0,2/0,2/0,12/.DR6 |
|  | TRA | $0,1 \mathrm{PO}$ |  |


| CMG | Compare Magnitude | $405(0)$ |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)

OPERATING MODES: Any
SUMMARY:
EXPLANATION: This instruction compares the magnitude of signed algebraic numbers. For example, if -1 and +1 are compared, they are considered equal and the zero indicator is set $O N$.

ILLEGAL ADDRESS MODIFICATIONS: None

ILLEGAL REPEATS: NONe
INDICATORS: Zero Negative Relationship

| 0 | 0 |  |
| :--- | :--- | :--- |
| 1 | 0 | $\|$$C(A)$ <br> 0 |
| $C(A)$ |  |  |
| $C(A)$ |  |  |\(\left|=\left|\begin{array}{l}C(Y) <br>

C(Y) <br>
C(Y)\end{array}\right|\right.\)


## EXAMPLE:

In the following example, the comparison is equal after execution of CMK, and the TZE exit is taken. Only the 2 s in NUMBER and DATA are compared; all other bits are masked by is in the Q-register.

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  |  |  |
|  | LDQ | MASK |
|  | LDA | NUMBER |
|  | CMK | DATA |
|  |  | OUT |
| MASK | OCT | 777777777707 |
| NUMBER | OCT | 300333333326 |
| DATA | OCT | 666666666625 |


| CMPA | Compare with A-Register | $115(0)$ |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: $\quad C(A):: C(Y) ; C(A)$ and $C(Y)$ unchanged
ILLEGAL ADDRESS MODI FICATIONS: None

ILLEGAL REPEATS: None
I NDI CATORS:
Algebraic comparison (Signed Binary Operands)
Zero Negative Carry Relationship Sign

| 0 | 0 | 0 | $C(A)>C(Y) \quad C(A)_{0}=0, C(Y)_{1}=1$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | $C(A)>C(Y) \backslash$ |
| 1 | 0 | 1 | $C(A)=C(Y)>C(A)_{0}=C(Y)_{0}$ |
| 0 | 1 | 0 | $C(A)<C(Y) / \quad C(A)_{0}=1, C(Y)_{O=}=0$ |

Logical comparison (Unsigned Positive Binary Operands)

| Zero | Carry | Relationship |
| :---: | :---: | :--- |
| 0 | 1 | $C(A)>C(Y)$ |
| 1 | 1 | $C(A)=C(Y)$ |
| 0 | 0 | $C(A)<C(Y)$ |


| CMPAQ | Compare with AQ-Register | 117 (0) |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)

OPERATING MODES: AnY

SUMMARY:
ILLEGAL ADDRESS MODIFICATIONS:

ILLEGAL REPEATS:
I NDI CATORS:

NOTE:
$C(A Q):: C(Y$-pair $) ; C(A Q)$ and $C(Y-p a i r)$ unchanged

DU, DL, CI, SC, SCR
None
Algebraic comparison (Signed Binary Operands)

| Zero | Negative | Carry | Relationship | Siqn |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $C(A Q)>C(Y)$ | ) |
| 0 | 0 | 1 | $C(A Q)>C(Y) \$ &  \hline 1 & 0 & 1 & $C(A Q)=C(Y)$ | $>C(A Q)_{0}=C(Y-p r)_{0}$ |
| 0 | 1 | 0 | $C(A Q)<C(Y) /$ |  |
| 0 | 1 | 1 | $C(A Q)<C(Y)$ | $C(A Q)_{0}=1, C(Y-p r)_{0}=0$ |

Logical comparison (Unsigned Positive Binary Operands)
Zero Carry Relationship

| 0 | 1 | $C(A Q)>C(Y-p r)$ |
| :--- | :--- | :--- |
| 1 | 1 | $C(A Q)=C(Y-p r)$ |
| 0 | 0 | $C(A Q)<C(Y-p r)$ |

An Illegal Procedure fault occurs if illegal address modification is used.
$\begin{array}{ccccccc}\text { FORMAT: } \\ 00 & 11 & 11 & \text { Op Code } & 2 & 2 & 2\end{array}$



| 1 | 1 | 2 |
| :--- | :--- | :--- |
| 8 | 9 | 0 |


| 3 | 3 |
| :--- | :--- |
| 2 | 5 |


| $\begin{array}{ll} 0 & 0 \\ 0 & 2 \end{array}$ | $\begin{array}{llllll} 1 & 1 & 1 & 2 & 2 & 2 \\ 7 & 8 & 9 & 0 & 3 & 4 \\ \hline \end{array}$ |  |  |  | 3 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y2 | C2 | B2 | N2 |  |
| AR\# | Y2 |  |  |  | R2 |

CODING FORMAT: The CMPB instruction is coded as follows:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  | CMPB | (MF1),(MF2),F |
|  | BDSC | LOCSYM,N,C,B,AM |
|  | BDSC | LOCSYM, N,C,B,AM |

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY: $\quad C($ string 1$):: C(s t r i n g ~ 2)$

| EXPLANATION: | The string of bits starting at location $\mathrm{YCB}_{1}$ is logically compared with the string of bits starting at location $\mathrm{YCB}_{2}$ until an inequality is found or until the larger tally (Ll or L 2 ) is exhausted. If Ll is not equal to L 2 , the fill bit ( $F$ ) is used to pad the least significant bits of the shorter string. The contents of both strings remain unchanged. |
| :---: | :---: |
| ILLEGAL ADDRESS MODTFICATIONS: DU, DL for MFl and MF2 |  |
|  |  |
| ILLEGAL REPEATS: RPT, RPD, RPL |  |
| I NDI CATORS: | Zero Carry Relationship |
|  | $0 \quad 0 \quad \mathrm{C}$ (string 1 ) < C(string 2) |
|  | 11 C (string 1) $=\mathrm{C}$ (string 2) |
|  | $0 \quad 1 \quad \mathrm{C}($ string 1$)>\mathrm{C}$ (string 2) |
| NOTES: | 1. If Ll or $\mathrm{L2}=0$, both the Zero and Carry indicators are turned $O N$, but no Illegal Procedure fault occurs. |
|  | 2. An Illegal Procedure fault occurs if DU or DL modifications are used for MF1 or MF2 or if an illegal repeat is used. |


| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | CMPB | , , 1 | fill bit 1 option |
|  | BDSC | FLDI,45,0,0 | FLDl operand descriptor |
|  | BDSC | FLD2,48 | FLD2 operand descriptor |
|  | TRC | EQU.GR | FLDl equal/greater than FLD2 |
|  | USE | CONST. | bits compared (octal representation) |
| FLD1 | OCT | 0,777000000000 | 00000000000007777 |
| FLD2 | OCT | 0,777000000000 | 0000000000007770 |
|  | USE |  | Result - FLDI > FLD2 |
|  | CMPB |  | no options |
|  | BDSC | FLDI, 36,0,0 | FLDI operand descriptor |
|  | BDSC | FLD2,19,1,3 | FLD2 operand descriptor |
|  | TZE | EQUAL | FLDI = FLD2 |
|  | TRC | FLDIGR | FLDI > FLD2 |
|  | TRA | FLDILS | FLDI < FLD2 |
|  | USE | CONST. | bits compared (octal representation) |
| FLDI | VFD | 18/-1 | 777777000000 |
| FLD2 | VFD | 12/0,19/-1 | 777777400000 |
|  | USE |  | Result - FLDI < FLD2 |

EXAMPLE WITH ADDRESS MODIFICATION:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | EAX2 | 12 | load FLDI's bit modifier into X2 |
|  | EAX6 | 6 | load FLDI's length into X6 |
|  | EAX4 | FLDI | load FLDI's address into X4 |
|  | AWDX | 0,4,4 | put FLDl's address into AR4 |
|  | CMPB | $(1,1,1 \times 2),(, 1)$ | with modification |
|  | BDSC | 0, X6, 0,0,4 | FLDl operand descriptor |
|  | ARG | I NDSCR | pointer to FLD2's indirect descriptor |
|  | TZE | EQUAL | FLDI = FLD2 |
|  | USE | CONST. | bits compared memory contents |
| FLDI | VFD | 12/0,6/1 | 770000077000000 |
| FLD2 | VFD | 24/0,6/1 | 770000000007700 |
| I NDSCR | $\begin{aligned} & \text { BDSC } \\ & \text { USE } \end{aligned}$ | FLD2,9,2,6 | FLD2 indirect operand descriptor Result - FLDI = FLD2 |


| CMPC | Compare Alphanumeric Character Strings | 106 (1) |
| :--- | :--- | :--- |

## FORMAT:



CODING FORMAT: The CMPC instruction is coded as follows:

| 1 | 8 | 16 |
| :--- | :--- | :--- |

CMPC (MF1),(MF2),FILL
ADSC $L$ LOCSYM,CN,N,AM
ADSCĪ LOCSYM,CN,N,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: ANY

## SUMMARY:

EXPLANATION:

C(string 1) : : C(string 2)
Starting at location YCl, the string of alphanumeric characters of type TAl is logically compared with the string of alphanumeric characters of assumed type TAl that starts at location YC2 until either an inequality is found or until the larger tally ( Ll or L2) is exhausted. If Ll is not equal to L2, the FILL character is used to pad the least significant characters of the shorter string. The contents of both strings remain unchanged. Bits $21-23$ of descriptor 2 are not interpreted.

Bits 0-8 are compared for the FILL character to be used to pad the least significant characters of the shorter string. If a character string is a 6- or 4-bit character, zeros are inserted at the left of each to produce 9-bit characters for comparison.

ILLEGAL ADDRESS
MODI FI CATIONS:
DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero Carry Relation

| 0 | 0 | $C($ string 1$)<C($ string 2$)$ |
| :--- | :--- | :--- |
| 1 | 1 | $C($ string 1$)=C($ string 2$)$ |
| 0 | 1 | $C($ string 1$)>C($ string 2$)$ |

1. An Illegal Procedure fault occurs if DU or DL modification is used for MF1 or MF2 and if there are illegal repeats.
2. If $L_{1}$ or $L_{2}=0$, the zero and carry indicators are affected as illustrated under Indicators.

EXAMPLE:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | CMPC | , . 020 | compare with blank fill |
|  | ADSC6 | FLD 1,0,6 | field 1 operand descriptor |
|  | ADSC6 | FLD2, 4, 4 | field 2 operand descriptor |
|  | TZE | EQUAL | both fields equal |
|  | TRC | FLDIGR | field l greater |
|  | NULT |  | field 1 less |
|  | USE | CONST. | characters compared |
| FLDI | BCI | 1, ABCD | ABCDD ${ }^{\text {d }}$ |
| FLD2 | BCI | 2, XXXXABCDXXXX |  |
|  | USE |  | Result - FLDl = FLD2 |


| CMPCT | Compare Characters and Translate | 166 (1) |
| :--- | :--- | :--- |

FORMAT:

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

EXPLANATION: Starting at location YCl, the string of alphanumeric characters of type TAl is logically compared with the string of alphanumeric characters of assumed type TAl that starts at location YC2, until either an inequality is found or until the larger tally ( Ll or L 2 ) is exhausted.

If an inequality is found, the next action depends on dl and d2. If dl and $\mathrm{d} 2=0$, then both characters are translitereted and the resulting characters compared. This is accomplished as follows.

The character from the string starting at YCl and the character from the string starting at YC2 are each used as an index to a table of 9-bit characters starting at location Y3. The two characters thus taken from the table are compared, the indicators set as indicated below, and the instruction terminates. For the case $d 1=d 2=1$, no transliteration takes place; the indicators are set according to the way the two original characters compared. When dl $\neq$ d 2 , one character is translated and the other is not, and then the two characters are compared. For example, if dl $=1$ and $\mathrm{d} 2=0$, the character from the string starting at YC 2 is transliterated (as described above) and compared with the character from the string starting at YCl and the indicators are set accordingly.

Note that a 9-bit compare is always made. If $\mathrm{dl} \neq \mathrm{d} 2$ and the nontranslated character is a 4- or 6-bit character, then the upper bit positions of the character are zero-filled for the 9-bit compare.

If Ll $\neq \mathrm{L} 2$, fill characters are used to fill the low-order character positions of the shorter string. The contents of both strings remain unchanged.

The transliteration table must begin at a word boundary at character position 0 . The index, which is expressed by the number of 9 -bit characters, is added to the starting word address of the table. The beginning address of the table is calculated in the same manner as is any normal address modification. However, the computed address is used as word address, with character position ignored, and the index is added to this word address as a 9-bit character number.

Refer to the MVT instruction specifications for details on generating the transliteration table address when address register modification is specified.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1 or MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: $\quad$ Let $\mathrm{Cl}=\mathrm{C}($ last char from string 1 , translated if $\mathrm{dl}=0)$
Let $\mathrm{C} 2=\mathrm{C}$ (last char from string 2, translated if $\mathrm{d} 2=0$ )
Zero Carry Relationship

| 0 | 0 | $\mathrm{Cl}<\mathrm{C} 2$ |
| :--- | :--- | :--- |
| 1 | 1 | $\mathrm{Cl}=\mathrm{C} 2$ |
| 0 | 1 | $\mathrm{Cl}>\mathrm{C} 2$ |

NOTES: $\quad$. When $L 1$ or $L 2=0$, the zero and carry indicators are still affected as indicated in the above table. If $\mathrm{Ll}=\mathrm{L} 2=0$, both the zero and carry indicators are turned ON.
2. A 9-bit character (zero-filled as appropriate) and/or the full 9 bits of the table entry are used in all comparisons.
3. The CMPCT instruction is intended for comparisons in situations where the character collating sequence is different from the sequence of character codes.
4. If $L_{1}<L_{2}$, and type $T A_{1}$ is 4- or 6-bit, the low-order 4 or 6 bits of the 9-bit FILL character in the instruction are defined as a table index, respectively.
5. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| CMPN | Compare Numeric | 303 (1) |
| :--- | :--- | :--- |

FORMAT:




CODING The CMPN instruction is coded as follows:
$18 \quad 16$
CMPN (MF1),(MF2)
NDSCn LOCSYM, CN, N,S,SF,AM
NDSCn LOCSYM, CN, N, S, SF, AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY

## CMPN

 and sign and decimal type Sl is algebraicaily compared with the decimal number of data type TN2 and sign and decimal type S2 that starts at location YC2. The comparison effectively subtracts number 1 from number 2. Zeros ( 4 bits - 0000 ) are used to pad the integral and fractional parts of the shorter field. Both numbers remain unchanged.ILLEGAL ADDRESS MODI FICATIONS:

DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero Negative Relationship

| 0 | 1 | $\begin{aligned} & C(\text { number } 1)>C(\text { number 2) } \\ & C(\text { number 1) }=C(\text { number 2) } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: |
| 1 | 0 |  |  |
| 0 | 0 | C (number 1) < | C (number 2) |
| Zero | Carry | Relationship |  |
| 0 | 0 | C(number 1) | > C (number |
| 1 | 1 | C(number 1) | $=C$ number |
| 0 | 1 | C(number 1) | - C (number |

NOTES: $\quad$ 1. An IPR fault occurs if any character (least four bits) other than $0000-1001$ is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
2. An IPR fault occurs if the values for the number of characters (Ni) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
3. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

EXAMPLES:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | CMPN |  | no modification |
|  | NDSC4 | FLDI, 0, 8, 1, -2 | FLDl operand descriptor |
|  | NDSC4 | FLD2,0,8,0 | FLD2 operand descriptor |
|  | TZE | EQUAL | FLD2 = FLDI |
|  | TMI | LESS | FLD2 < FLDI |
|  | TNC | ABS.LT | \|FLD2| < |FLDI| |
|  | USE | CONST. | numbers compared |
| FLDI | EDEC | 8P-12345 | -0012345 |
| FLD2 | EDEC | 8P-123.45 | -0012345 |
|  | USE |  | Result - FLD2 $=$ FLDI |
|  | CMPN |  | no modification |
|  | NDSC9 | FLD 1,2,2,3 | FLDl operand descriptor |
|  | NDSC4 | FLD2, 0, 8, $2,-3$ | FLD2 operand descriptor |
|  | TZE | EQUAL | FLD2 = FLD1 |
|  | TMI | LESS | FLD2 < FLDI |
|  | TRA | GREATER | FLD2 > FLDI |
|  | USE | CONST. | numbers compared |
| FLDI | EDEC | 4A0012 | $+0012000$ |
| FLD2 | EDEC | 8P12000+ | $+0012000$ |
|  | USE |  | Result - FLD2 = FLDI |

EXAMPLE WITH ADDRESS MODIFICATION:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | EAX2 | 2 | load character modifier into X2 |
|  | EAX6 | 6 | load FLDl length into X6 |
|  | EAX4 | FLDI | load FLDI address into X4 |
|  | AWDX | 0,4,4 | put FLDl address into AR4 |
|  | CMPN | $(1,1,1 \times 2),(, 1)$ | with address modification |
|  | NDSC4 | $0,0, \times 6,3,-3,4$ | FLDl operand descriptor (FLDl, $2,6,3,-3$ ) |
|  | ARG | FLD2.I | pointer to FLD2 operand descriptor |
|  | TZE | EQUAL | FLD2 = FLDI |
|  | TPL | MORE | FLD2 > FLD1 |
|  | TRA | LESS | FLD2 < FLDI |
|  | USE | CONST. | numbers compared |
| FLDI | EDEC | 8P123456 | $+00123456$ |
| FLD2 | EDEC | 8P123456+ | +01234560 |
| FLD2.I | NDSC4 | FLD2,0,8,2,-2 |  |
|  | USE |  | Result - FLD2 > FLDI |


| CMPNX | Compare Numeric Extended | 343 (1) |
| :--- | :--- | :---: |

FORMAT:


CODING FORMAT:
$18 \quad 16$

CMPNX (MF1),(MF2),CS
NDSCn LOCSYM,CN,N,SX,SF,AM
NDSCn LOCSYM,CN,N,SX,SF,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
SUMMARY: $\quad C($ string 1$):: C(s t r i n g 2)$

EXPLANATION: Starting at location YCl, the decimal number of data type TNI and sign and decimal type SXI is algebraically compared with the decimal number of data type TN2 and sign and decimal type SX2 that starts at location YC2. The comparison effectively subtracts number 1 from number 2. Zeros ( 4 bits - 0000) are used to pad the integral and fractional parts of the shorter field. Both numbers remain unchanged.

The character set is defined by CS (EBCDIC/ASCII).
ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL for MF1 or MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero Negative Relationship
$0 \quad 1$
1
$1 \quad 0$
$C$ (number 1) $>C$ (number 2) $C$ (number 1) $=C$ (number 2)
$0 \quad 0 \quad \mathrm{C}$ (number 1) < C(number 2)
Carry Relationship
$\begin{array}{ll}0 \\ 1 & \left.\left\lvert\, \begin{array}{l}C \text { (number } \\ C \text { (number }\end{array}\right. \text { ) }\right)\end{array}\left|\leq\left|\begin{array}{l}C \text { (number 2) } \\ C \text { (number 2) }\end{array}\right|\right.$
NOTES:

1. An IPR fault occurs if any character (least four bits) other than 0000 - 1001 is detected where digits are defined, or if any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
2. An IPR fault occurs if the values for the number of characters ( Ni ) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
3. Refer to the specifications on MVNX for information on coding of overpunched signs.
4. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.


Logical comparison (Unsigned Positive Binary Operands)
Zero Carry Relationship
0
1
$C(Q)>C(Y)$
1
1 $C(Q)=C(Y)$
0
0 $\mathrm{C}(\mathrm{Q})<\mathrm{C}(\mathrm{Y})$

| CMPX | Compare with Index Register n | 10n (0) |
| :---: | :---: | :---: |

FORMAT:

Single-word instruction format (see Figure 8-1)

## OPERATING MODES: <br> Any

SUMMARY:
NS Mode
For $\mathrm{n}=0,1, \ldots$, or 7 as determined by op code
$C(X n):: C(Y)_{0-17} ; C(X n)$ and $C(Y)$ unchanged
ES Mode
For $\mathrm{n}=0,1, \ldots$, or 7 as determined by op code
$C(G X n):: C(Y) ; C(G X n)$ and $C(Y)$ unchanged
ILLEGAL ADDRESS MODI FICATIONS:

CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL of CMPXO
INDICATORS: Algebraic (signed binary) comparison:
NS Mode

| Zero | Neqative |  | Carry | Relationship |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $C(X n)>C(Y)_{0-17}$ | $C(X n)_{0}=0, C(Y)_{0}=1$ |
| 0 | 0 | 1 | $C(X n)>C(Y)_{0-17}$ |  |
| 1 | 0 | 1 | $C(X n)=C(Y)_{0-17}>C(X n)_{0}=C(Y)_{0}$ |  |
| 0 | 1 | 0 | $C(X n)<C(Y)_{0-17 /}$ |  |
| 0 | 1 | 1 | $C(X n)<C(Y)_{0-17} \quad C(X n)_{0=1, C(Y)_{0}=0}$ |  |

ES Mode

Zero Negative Carry Relationship

| 0 | 0 | 0 | $C(G X n)>C(Y)$ | $C(G X n){ }_{0}=0, C(Y)_{0}=1$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $\mathrm{C}(\mathrm{GXn})>\mathrm{C}(\mathrm{Y})$ |  |
| 1 | 0 | 1 | $C(G X n)=C(Y)$ | $>C(G X n) O_{0}=C(Y)_{0}$ |
| 0 | 1 | 0 | $C(G X n)<C(Y)$ |  |
| 0 | 1 | 1 | $\mathrm{C}(\mathrm{GXn})<\mathrm{C}(\mathrm{Y})$ | $C(G X n))_{0}=1, C(Y)_{0}=0$ |

Logical comparison (Unsigned Positive Binary Operands)
NS Mode
Zero Carry Relationship

| 0 | 1 | $C(X n)>C(Y)_{0-17}$ |
| :--- | :--- | :--- |
| 1 | 1 | $C(X n)=C(Y)_{0-17}$ |
| 0 | 0 | $C(X n)<C(Y)_{0-17}$ |


| ES Mode Zero | Carry | Relationship |
| :---: | :---: | :---: |
| 0 | 1 | $C(G X n)>C(Y)$ |
| 1 | 1 | $C(G X n)=C(Y)$ |
| 0 | 0 | $C(G X n)<C(Y)$ |

NOTES:

1. When DL modification is specified in the NS Mode, it is executed with all zeros for data.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| CMRR | Compare Register to Register | 534 (1) |
| :--- | :--- | :--- |

FORMAT:

| 03 |  | $\begin{array}{ll} 1 & 1 \\ 7 & 8 \end{array}$ | $\begin{array}{lll} 2 & 2 & 2 \\ 7 & 8 & 9 \\ \hline \end{array}$ |  | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RI | Not Used | OP CODE | I | MBZ | R2 |


| CODING FORMAT: | 16 | 16 |
| :--- | :--- | :--- | :--- |
|  | CMRR $\quad \mathrm{Rl}, \mathrm{R} 2$ |  |

OPERATING MODES: Executes in ES mode only
SUMMARY: $\quad R 1, R 2,=0,1,2,3,4,5,6,7, A, Q$
$C(R 1): ~: C(R 2)$
$C(R 1), C(R 2)$ unchanged
EXPLANATION: $\quad C(R 1)$ is compared with $C(R 2)$ and the indicators are set as indicated below.

ILLEGAL ADDRESS MODI FICATIONS

None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Algebraic (signed fixed-point) Comparison

| Zero | Negative | Carry | Relationship |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $C(R 1)>C(R 2)$ | $C(R 1)_{0}=0, C(R 2)_{0}=1$ |
| 0 | 0 | 1 | $C(R 1)>C(R 2)$ | $\backslash$ |
| 1 | 0 | 1 | $C(R 1)=C(R 2)$ | $>C(R 1)_{0}=C(R 2)_{0}$ |
| 0 | 1 | 0 | $C(R 1)<C(R 2)$ | $l$ |
| 0 | 1 | 1 | $C(R 1)<C(R 2) \quad C(R 1)_{0}=1, C(R 2)_{0}=0$ |  |

Logic (unsigned fixed-point) Comparison

## Zero Carry Relationship

| 0 | 0 | $C(R 1)<C(R 2)$ |
| :--- | :--- | :--- |
| 1 | 1 | $C(R 1)=C(R 2)$ |
| 0 | 1 | $C(R I)>C(R 2)$ |

NOTES: $\quad$ 1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.


| CNAAQ | Comparative NOT AND with AQ-Register | 217 (0) |
| :--- | :--- | :--- |

## FORMAT: <br> Single-word instruction format (see Figure 8-1)

## OPERATING MODES: Any

SUMMARY: $\quad$ For $i=0$ to $71, C(Z)_{i}=C(A Q)_{i}$ AND $\left.\overline{C(Y-p a i r}\right)_{i}$
$C(A Q)$ and $C(Y$-pair $)$ unchanged
ILLEGAL ADDRESS MODI FICATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: None
I NDI CATORS:
Zero - If $C(Z)=0$, then $O N$; otherwise, OFF
Negative - If $C(Z)_{O}=1$, then $O N$; otherwise, $O F F$
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.

| CNAQ | Comparative NOT AND with Q-Register | 216 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY For $\mathrm{i}=0$ to $35, \mathrm{c}(\mathrm{Z})_{\mathrm{i}}=\mathrm{C}(Q)_{\mathrm{i}}$ AND $\mathrm{C} \overline{(\mathrm{Y})_{\mathrm{i}}}$
ILLEGAL ADDRESS
MODIFICATIONS: None
ILLEGAL REPEATS: None
INDICATORS: Zero - If $C(Z)=0$, then $O N$; otherwise, OFF
Negative - If $C(Z)_{O}=1$, then $O N$; otherwise, OFF

| CNAXn | Comparative NOT AND with Index Register $\underline{n}$ | $20 \underline{n}(0)$ |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: NS Mode
For $\mathrm{n}=0,1, \ldots$ or 7 as determined by op code
For $i=0$ to $17, C(Z)_{i}=C(X n)_{i}$ AND $\overline{C(Y)_{i}}$
$C(X n)$ and $C(Y)$ unchanged
ES Mode
For $n=0,1, \ldots$ or 7 as determined by op code
For $i=0$ to $35, C(Z)_{i}=C(G X n)_{i}$ AND $\overline{C(Y)_{i}}$
$C(G X n)$ and $C(Y)$ unchanged
ILLEGAL ADDRESS MODI FI CATI ONS:

CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL of CNAXO
INDICATORS: Zero - If $C(Z)=0$, then $O N$; otherwise, OFF
Negative - If $C(Z)_{0}=1$, then $O N$; otherwise, $O F F$
NOTES:

1. DL modification is flagged illegal but executes with all zeros for data.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| CSL | Combine Bit Strings Left | 060 (1) |
| :--- | :--- | :--- |

FORMAT:

| $\begin{array}{rr} 0 & 0 \\ 0 & 1 \\ \hline \end{array}$ |  | $\begin{aligned} & 00 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{array}{llll} 0 & 0 & 1 & 1 \\ 8 & 9 & 0 & 1 \\ \hline \end{array}$ |  | $\begin{array}{r} 11 \\ 78 \\ \hline \end{array}$ | $\begin{array}{ll}\text { Op Code } & 28 \\ & 78\end{array}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | 0000 | BOLR | T | 0 | MF2 | 060(1) | I | MF1 |



CODING FORMAT: The CSL instruction is coded as follows:

| 8 | 16 |
| :---: | :---: |
| CSL | (MF1) , (MF2) , BOLR, F, T |
| BDSC | LOCSYM, $\mathrm{N}, \mathrm{C}, \mathrm{B}, \mathrm{AM}$ |
| BDSC | LOCSYM, N, C, B, AM |

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

## OPERATING MODES: Any

## SUMMARY: $\quad C(s t r i n g ~ 1):(B O L R): C(s t r i n g 2) \rightarrow C(s t r i n g 2)$

EXPLANATION: The string of bits starting at location YCBl is evaluated, bit by bit, with the string starting at location YCB2 and the appropriate bit from the BOLR control field is placed into each corresponding bit of the string starting at location YCB2. If Ll is greater than L2, the least significant Ll-L2 bits of string $l$ are truncated and the Truncation indicator is set. If LI is less than L2, the fill bit ( $F$ ) is used as the L2-Ll least significant bits of string 1 . The contents of string 1 remain unchanged.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If all the resultant bits generated are zero, then $O N$ if $L 2=0$ and $L_{1} \geq 0$; otherwise, $O F F$

Truncation - If Ll is $>L 2$, then $O N$; otherwise, OFF If $L I>0$ and $L 2=0$, then $O N$. If $L I=L 2=0$, then OFF.

NOTES: $\quad$ 1. An Illegal Procedure fault occurs if illegal address modification is used or if an illegal repeat is used.
2. An IPR fault does not occur even when $L_{1}=0$ or $L_{2}=0$. In this case, the zero and truncation indicators are affected.

EXAMPLES:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | REM | BITS 0-17 OF | FLD2 FORCED ON |
|  | CSL | , ,07,1 | "ORING" with truncation enable option |
|  | BDSC | FLDI,24,1,3 | FLDI operand descriptor |
|  | BDSC | FLD2,18,0,0 | FLD2 operand descriptor |
|  | USE | CONST | memory contents in octal |
| FLDI | VFD | 12/0,18/-1,6/0 |  |
|  | 000 | 07777770 |  |
| FLD2 | LDA | 0,2 | 000000235012 |
|  | USE |  | 777777235012 (Result) |
|  | REM | BITS 18-35 OF | FLD2 INVERTED |
|  | CSL | , 06,1 | exclusive OR with fill bit 1 option |
|  | BDSC |  | FLDI operand descriptor |
|  | BDSC | FLD2,18,2,0 | FLD2 operand descriptor |
|  | USE | CONST. | memory contents in octal |
| FLD2 | DEC | 0 | 000000000000 |
|  | USE |  | 000000777777 (Result) |

EXAMPLE WITH ADDRESS MODIFICATION:


| CSR | Combine Bit Strings Right | 061 (1) |
| :---: | :---: | :---: |

FORMAT:

| $\begin{array}{ll} 0 & 0 \\ 0 & 1 \\ \hline \end{array}$ |  | $\begin{array}{r} 0 \\ \hline \\ 45 \\ \hline \end{array}$ | $0011$ |  | $\begin{array}{r} 11 \\ 78 \\ \hline \end{array}$ | Op Code | $\begin{array}{r} 2 \\ 8 \\ \hline \end{array}$ |  | 3 <br> 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | 0000 | BOLR | T | 0 | MF2 | 060(1) | I | MFI |  |


| $\begin{array}{ll}0 & 0 \\ 0 & 2\end{array}$ | $\begin{array}{lllllll} 1 & 1 & 2 & 2 & 2 & 2 & 2 \\ 7 & 8 & 0 & 1 & 2 & 3 & 4 \\ \hline \end{array}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y1 | Cl | B1 | N1 |  |
| AR\# | Y1 |  |  | 0--------------0 | R1 |


| $\begin{array}{ll}0 & 0 \\ 0 & 2\end{array}$ | $\begin{array}{lllllll} 1 & 1 & 2 & 2 & 2 & 2 & 2 \\ 7 & 8 & 0 & 1 & 2 & 3 & 4 \\ \hline \end{array}$ |  |  |  | $\begin{array}{ll} 3 & 3 \\ 2 & 5 \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y2 |  |  | N2 |  |
| AR\# | Y2 |  |  |  | R2 |

CODING FORMAT: The CSR instruction is coded as follows:

| 1 | 8 | 16 |
| :--- | :--- | :--- |
|  |  |  |
|  | CSR | (MF1),(MF2),BOLR $, F, T$ |
|  | BDSC | LOCSYM, N,C,B,AM |
|  | BDSC | LOCSYM, $N, C, B, A M$ |

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
SUMMARY: $\quad C($ string 1$):(B O L R): C(s t r i n g 2) \rightarrow C(s t r i n g 2)$

EXPLANATION: This instruction operates the same as CSL except that the starting locations are YCB1 + (Ll-1) and YCB2 + (L2-1) and the evaluation is from right to left (least to most significant bits). Any truncation or fill is of most significant bits.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for CSL
NOTES: $\quad$. An Illegal Procedure fault occurs if illegal address modification is used or if an illegal repeat is used.
2. An IPR fault does not occur even when $L_{1}=0$ or $L_{2}=0$. In this case, the zero and trunctaion indicators are affected.

EXAMPLES:

| 1 | 8 | 16 | 32 |
| :--- | :--- | :--- | :--- |


|  | CSR | , 14, 1 | invert with truncation f | enable option |
| :---: | :---: | :---: | :---: | :---: |
|  | BDSC | FLDI,18,2,0 | FLDl operand descriptor |  |
|  | BDSC | FLD2,12,0,0 | FLD2 operand descriptor |  |
|  | USE | CONST. | memory contents in octal |  |
| FLD | OCT | 444444 | 000000444444 |  |
| FLD2 | DEC | 0 | 333300000000 (Result) |  |
|  | USE |  | truncation |  |
|  | CSR | .,17 | force ones operation |  |
|  | BDSC | ,0 | FLDl operand descriptor |  |
|  | BDSC | FLD2,36,0,0 | FLD2 operand descriptor |  |
|  | USE | CONST. | memory contents in octal |  |
| FLD2 | BSS | 1 | 777777777777 | (Result) |
|  | USE |  | none |  |



| DFAD | Double-Precision Floating Add | 477 (0) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | $[C(E A Q)+C(Y$-pair $)]$ normalized $\rightarrow C(E A Q)$; $C(y-p a i r)$ unchanged |  |
| ILLEGAL ADDRESS MODI FICATIONS: | DU, DL, CI, SC, SCR |  |
| ILLEGAL REPEATS: | None |  |
| I NDI CATORS: | Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF |  |
|  | Negative - If $C(A Q)_{O}=1$, then $O N$; Otherwise, OFF |  |
|  | Exponent |  |
|  | Exponent <br> Underflow - If exponent of floating point result then ON | $-128$ |
|  | $\begin{aligned} \text { Carry } & \text { If a carry out of bit } 0 \text { of } C(A Q) \text { is } g \\ & \text { then } O N \text {; Otherwise, OFF }\end{aligned}$ | nerated, |
| NOTES: | 1. The definition of normalization is located under the description of the FNO instruction. |  |
|  | 2. When indicator bit $32=1$ and the hex permission flag $=1$ the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is CPU mode register, bit 33. |  |
|  | 3. An Illegal Procedure fault occurs if illegal address modification is used. |  |


| DFCMG | Double-Precision Floating Compare Magnitude | 427 (0) |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:
$\left|C\left(E, A Q_{0-63}\right)\right|:: \mid C(Y$-pair $) \mid ; ~ m a g n i t u d e ~ c o m p a r i s o n ~$
$C(E A Q), C(Y$-pair) unchanged
EXPLANATION: This comparison is executed as follows:

1. Compare $C(E):: C(Y)_{0-7, ~ s e l e c t ~ t h e ~ n u m b e r ~ w i t h ~ t h e ~ l o w e r ~}^{\text {a }}$ exponent, and shift its mantissa right as many places as the difference of the exponents. If the number of shifts equals or exceeds 72 , the number with the lower exponent is defined as zero.
2. Compare the absolute values of the mantissas and set the indicators accordingly.

The DFCMG instruction is identical to the DFCMP instruction except that the magnitudes of the mantissas are compared instead of the algebraic values.

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero Neqative Relationship

| 0 | 0 |  |
| :--- | :--- | :--- |
| 1 | 0 | $\mid C\left(E, A Q_{0}-63\right)$ |
| 0 | 1 | $>\mid C(Y$-pair |
| $C\left(E, A Q_{0}-63\right)$ |  |  |
| $C(E, A Q 0-63)$ |  |  |\(\left|=<\left|\begin{array}{l}C(Y -pair) <br>

C(Y -pair)\end{array}\right|\right.\)

NOTES:

1. When indicator bit $32=1$ and hex permission flag $=1$, the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary. The hex permission flag is CPU mode register, bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.


NOTES:

1. When indicator bit $32=1$ and the hex permission flag $=1$, the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary. The hex permission flag is Mode register, bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.

| DFDI | Double-Precision Floating Divide Inverted | 527 (0) |
| :---: | :---: | :---: |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: ANY
SUMMARY: $\quad C(Y$-pair $) / C(E A Q) \rightarrow C(E A Q) ; C(Y$-pair $)$ unchanged
EXPLANATION: If $A Q_{64-71}$ is not $=0$ and $A_{0}=0$, a 1 is added to AQ6.3. Zero is moved to AQ64-71, unconditionally. AQ0-63 is then used as the divisor mantissa. The 8-bit dividend exponent and 72-bit mantissa are placed in working registers. The dividend mantissa is shifted right, and the dividend exponent is increased accordingly until: |Dividend mantissa| < $\left|C(A Q)_{0-63}\right|$. When such a shift occurs, significant bits from the dividend may be lost.
$C(A Q)_{0-63}$ is used as the divisor mantissa. 64 bits of quotient mantissa are placed in $\mathrm{AQ}_{0}-63$. Zeros are placed in $\mathrm{A}_{64-71}$.

ILLEGAL ADDRESS MODIFICATI ONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: None
INDI CATORS:


1. When indicator bit $32=1$ and the hex permission flag $=1$, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33 .
2. If the divisor mantissa $C(A Q)$ is zero, the division does not take place. Instead, a Divide Check fault occurs and all registers remain unchanged. The dividend and divisor are not normalized by the hardware prior to division.
3. An Illegal Procedure fault occurs if illegal address modification is used.


I NDI CATORS:

NOTES:

When Division Occurs When No Division Occurs

| Zero | If $C(A)=0$, then $O N ;$ <br> Otherwise, $O F F$ |
| :--- | :--- |
| Negative $\quad$ If $C(A Q)_{O}=1$, then $\quad$ | If disor mantissa $=0$, <br> then ON otherwise, OFF |
|  | If dividend $<0$, <br> then ON; Otherwise, OFF |

ON; Otherwise, OFF
Exponent
Overflow If quotient exponent
is $>+127$, then ON
Exponent
Underflow If exponent of floating point result < - 228 , then ON

1. When indicator bit $32=1$ and the hex permission flag $=1$, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.

| DFLD | Double-Precision Floating Load | 433 (0) |
| :---: | :---: | :---: |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: C(Y-pair), 00...O $\rightarrow->C(E A Q) ; C(Y$-pair) unchanged
$C(Y)_{0-7} \rightarrow C(E)$
$C(Y-\text { pair })_{8-71} \rightarrow C(A Q)_{0-63}$
$00 . . .0 \rightarrow C(A Q)_{64-71}$
ILLEGAL ADDRESS MODI FI CATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(A Q)_{O}=1$, then $O N$; Otherwise, OFF
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.

| DFLP | Double-Precision Floating Load Positive | 532 (0) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | $\mid C(Y$-pair $) \mid$, normalized $->\mathrm{Z}$ |  |
|  | $\mathrm{Z}_{0-7} \rightarrow-\mathrm{C}(\mathrm{E})$ |  |
|  | $\mathrm{Z}_{8-71} \rightarrow \mathrm{C}(\mathrm{AQ})_{0-63}$ |  |
|  | $00 . . .0 \rightarrow C(A Q) 64-71$ |  |
| EXPLANATION: | The memory operand $C(Y)$ is processed as double-pr floating-point data. The absolute value of this normalized and its exponent, mantissa (bits 8-71) loaded into $C(E), C(A Q)_{0-63 \text {, and } C(A Q)_{64-71} \text {, resp }}$ | cision ata is and 0 are tively. |
| ILLEGAL ADDRESS |  |  |
| ILLEGAL REPEATS: | None |  |
| I NDI CATORS: | Zero - If $\mathrm{C}(\mathrm{AQ})=0$, then ON ; otherwise, OFF |  |
|  | Negative - If $C(A Q)_{0}=1$, then $O N$; otherwise, OFF |  |
|  | Exponent - If exponent $>+127$ then ON |  |
|  | Exponent <br> Underflow - If exponent of floating point resu then ON | $t<-128$ |
| NOTE: | An Illegal Procedure fault occurs if illegal addr modification is used. |  |


| DFMP | Double-Precision Floating Multiply | 463 (0) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | [C(EAQ) * C(Y-pair)] normalized $\rightarrow$ C(EAQ); C(Y-pair) unchanged |  |
| EXPLANATI ON | This multiplication is executed as follows: |  |
|  | $C(E)+C(\text { Y-pair })_{0-7} \rightarrow-(E)$. |  |
|  | $C(A Q) * C(Y \text {-pair })_{8-71}$ results in a 134 -bit produc sign. This sign plus the leading 71 bits are load $A Q$. $C(E A Q)$ normalized $\rightarrow C(E A Q)$. | plus <br> ed into the |
|  | The definition of normalization is located under description of the FNO instruction. |  |
| ILLEGAL ADDRESS MODI FICATIONS: DU, DL, CI, SC, SCR |  |  |
| ILLEGAL REPEATS: | None |  |
| INDI CATORS: | Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF |  |
|  | Negative - If $C(A Q)_{0}=1$, then $O N$; otherwise, OFF |  |
|  | ExponentOverflow - If exponent $>+127$, then ON |  |
|  | Exponent <br> Underflow - If exponent of floating point resu then ON | $t<-128$ |
| NOTES: | 1. When indicator bit $32=1$ and the hex permission flag $=1$, floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33. |  |
|  | 2. An Illegal Procedure fault occurs if illegal a modification is used. | ress |


| DFRD | Double-Precision Floating Round | 473 (0) |
| :--- | :--- | :--- |

FORMAT: $\quad$ Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: C(EAQ) rounded to 64 bits and normalized $-\infty \quad C(E A Q)$
EXPLANATION: A true round is performed on C(EAQ) to reduce the mantissa of the floating-point number to 64 bits. The exponent is set to -128 if the rounded mantissa $=0$.

This instruction is identical with FRD except that the rounding constant is added to bits $65-71$ and the results are rounded to 64 bits of precision. Bits 64-71 of $C(A Q)$ are replaced by zeros.

The definition of normalization is located under the description of the FNO instruction.

ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: None
INDICATORS Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(A Q)_{O}=1$, then $O N$; otherwise, $O F F$
Exponent
Overflow - If exponent > +127, then ON
Exponent
Underflow - If exponent of floating point result < - 128, then ON

NOTES:

1. When indicator bit $32=1$ and the hex permission flag $=1$, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.

| DFSB | Double-Precision Floating Subtract | 577 (0) |
| :--- | :--- | :--- |

FORMAT:

Single-word instruction format (see Figure 8-1)

OPERATING MODES: Any
SUMMARY: $\quad[C(E A Q)-C(Y$-pair $)]$ normalized $\rightarrow C(E A Q)$; C(Y-pair) unchanged

EXPLANATION: The definition of normalization is located under the description of the FNO instruction.

ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: None
INDICATORS Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(A Q)_{O}=1$, then $O N$; otherwise, $O F F$
Exponent
Overflow - If exponent > +127, then ON
Exponent
Underflow - If exponent of floating point result < - 128, then ON

Carry - If a carry out of bit 0 of $C(A Q)$ is generated, then ON; otherwise, OFF

NOTES: $\quad$ 1. When indicator bit $32=1$ and the hex permission flag $=1$, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.

| DFSBI | Double-Precision Floating Subtract Inverted | 467 (0) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | Any |  |
| SUMMARY: | [C(Y-pair) - C(EAQ)] normalized $\rightarrow C(E A Q)$; $C(Y$-pair) unchanged |  |
| EXPLANATION: | The two's complement of the subtrahend is first t smaller value is then right shifted to equalize i shifted portion is truncated and the addition is After addition, the sum is normalized and the 72 mantissa are loaded into AQ. <br> The order of execution of the operation conforms the DFSB instruction. Normalization is defined u | sen and the The xecuted. its of the <br> that of der FNO . |
| ILLEGAL ADDRESS MODIFICATI ONS: | DU, DL, CI, SC, SCR |  |
| ILLEGAL REPEATS: | None |  |
| I NDI CATORS | Zero - If $C(A Q)=0$, then $O N$; otherwise, |  |
|  | Negative - If $C(A Q)_{O}=1$, then $O N$; otherwise, |  |
|  | Exponent Overflow |  |
|  | Exponent <br> Underflow - If exponent of floating point resu then ON | $t<-128$ |
|  | $\begin{aligned} & \text { Carry } \text { If a carry out of bit } 0 \text { of } C(A Q) \text { i } \\ & \text { then } O N \text {; Otherwise, OFF }\end{aligned}$ | generated, |
| NOTE: | An Illegal Procedure fault occurs if illegal addr modification is used. |  |


| DFST | Double-Precision Floating Store | 457 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: $\quad C(E) \rightarrow C(Y-\text { pair })_{0-7}$
$C(A Q)_{0-63} \rightarrow C(Y-\text { pair })_{8-71}$
$C(E A Q)$ unchanged
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.


NOTES: $\quad$. When indicator bit $32=1$ and the hex permission flag $=1$, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

| DIS | Delay Until Interrupt Signal | 616 (0) |
| :---: | :---: | :---: |

FORMAT:

Single-word instruction format (see Figure 8-1)

## OPERATING MODES: Executes in NS mode only with Privileged Master mode

SUMMARY:
No operation takes place other if enabled, PATROL is invoked. The processor does not continue with the next instruction, but waits for a program interrupt signal. When an interrupt occurs, PATROL is stopped.

ILLEGAL ADDRESS MODI FICATIONS:

None. Modification is performed, including modification of any indirect words specified. However, the effective address has no effect on the operation, including the final value of the instruction counter.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected

## NOTES:

1. The inhibit bit in this instruction only affects the recognition of a Timer Runout (TRO) fault as follows:

- Inhibit $O N$ delays the recognition of a TRO until the processor enters Slave mode.
- Inhibit OFF allows the TRO to interrupt the DIS state

For all other faults and interrupts, the inhibit bit is ignored.
2. A Command fault occurs if execution is attempted in Slave or Master mode.
3. An IPR fault occurs if this instruction is used in the ES mode.

| DIV | Divide Integer | $506(0)$ |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATI NG MODES: Any
SUMMARY: $\quad C(Q) / C(Y)$
integral quotient $\rightarrow C(Q)$, right-adjusted integral remainder $\rightarrow>C(A)$, right-adjusted $C(Y)$ unchanged

EXPLANATION: $\quad C(Q)$ and $C(Y)$ are considered as 36 -bit integers (including sign). The integer quotient of $C(Q)$ divided by $C(Y)$ is loaded into the $Q$ register and the integer remainder is loaded into the A register. The remainder sign is the same as that of the dividend unless the remainder is zero.

yielding:


ILLEGAL ADDRESS
MODI FICATIONS: None
ILLEGAL REPEATS: None

| INDICATORS: | If division takes place |  | If no division takes place |
| :--- | :--- | :--- | :--- |
| Zero $\quad$If $C(Q)=0, O N ;$ <br> Otherwise, OFF | If divisor $=0, \mathrm{ON} ;$ <br> Otherwise, OFF |  |  |
|  | Negative If bit 0 of $\mathrm{C}(Q)=1, \mathrm{ON} ;$ | If dividend $<0, \mathrm{ON} ;$ <br> Otherwise, OFF |  |

If the dividend $=-2 * * 35$ and the divisor $=+/-1$, or if the divisor is 0 under any condition, division does not take place. Instead, a Divide Check fault occurs, $C(Y)$ remains unchanged, $C(Q)$ contains the dividend magnitude, and the Negative indicator reflects the dividend sign, and $C(A)$ is set to zero.

| DRL | DRL |
| :---: | :---: |
| DRL | Derail Fault 002 (0) |
| FORMAT: | Single-word instruction format (see Figure 8-1) |
| OPERATING MODES | Any |
| EXPLANATION: | DRL generates a Derail fault, which causes the processor to switch to Privileged Master mode and execute an Inward CLIMB instruction using the entry descriptor obtained from the word pair in memory locations 32 and 33 octal. <br> If the safestore bypass flag in the option register $=1$, a safestore frame is generated. The size of this safestore frame is determined by the type of the entry descriptor. The occurrence of the DRL fault is indicated in the safestore frame by a code of 00110 in bits $12-16$ of word 5. <br> The wired-in CLIMB instruction functions as though the second word of the CLIMB instruction had the following characteristics: <br> The entry descriptor specifies a descriptor to be obtained from the linkage segment for loading into the instruction segment register (ISR). The entry descriptor also specifies the value to be loaded into the instruction counter (ID). <br> The processor is placed in Privileged Master mode for the execution of the wired-in CLIMB. Upon completion of the CLIMB, the processor remains in Privileged Master mode if flag bit 26 of the new ISR = 1 (privileged); otherwise, the processor changes to Master Mode. |
| ILLEGAL ADDRESS MODI FICATI ONS: | Not executed |
| ILLEGAL REPEATS: | RPT, RPD, RPL |
| I NDI CATORS: | Master Mode - ON |


| DTB | Decimal-to-Binary Convert | 305 (I) |
| :--- | :--- | :---: |

FORMAT:


CODING FORMAT: The DTB instruction is coded as follows:

| 1 | 8 | 16 |
| :---: | :---: | :---: |
|  | DTB | (MF1), (MF2) |
|  |  | LOCSYM, CN, N, S, , AM |
|  | NDSC9 | LOCSYM, CN, $\mathrm{N}, \mathrm{}, \mathrm{}$, |

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnySUMMARY:C(string 1) —————— $C$ (string 2)The string of decimal characters of data type TN1, sign anddecimal type $\mathrm{Sl}(\mathrm{Sl}=00$ is illegal), and scale factor 0 thatstarts at $Y C l$ is converted into a two's complement binaryinteger and stored, right-justified, as a character string oflength L2, starting at location YC2. If the string generatedis longer than L2, the high-order excess is truncated and theoverflow indicator is set. CN2 is given in the 9-bitcharacter format with legal codes of $000,010,100$, and 110.
If string 1 contains more than 32 , when the generated binary string is longer than $\mathrm{L}_{2}$, the upper bits are truncated and the overflow indicator is set.
$\mathrm{CN}_{2}$ specifies the value for the 9-bit character format, the correct codes being $000,010,100$, or 110 . $L 2$ specifies the length of the stored binary value in 9-bit units, and must be equal to or less than 8 . The length of the stored binary value is $9,18,27,36,45,54,63$, or 72 bits.
Provided that string 1 and string 2 are not overlapped, the contents of string 1 remain unchanged.

ILLEGAL ADDRESS MODI FICATIONS:

DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If all the resultant bits generated are zero, then ON; otherwise, OFF

Negative - If the resultant sign is negative, then $O N$; otherwise, OFF

Overflow - If L2 is less than the number of 9-bit segments generated, then ON ; otherwise, unchanged

1. An Illegal Procedure fault occurs for the following reasons:

- If DU or DL modifications are used for MF1 or MF2
- If L2 is less than 1 or $>8$
- If CN2 does not contain a legal code
- If $S 1=00$
- If illegal digit or sign is detected in string 1
- If Nl is not large enough to specify the number of characters required for the specified sign and/or exponent, plus at least one digit

2. An IPR fault occurs if illegal address modification is specified or if an illegal repeat is used.
3. If string 1 has the value $-2 * *(9 *$ L2-1), the result is zero and the overflow indicator is turned ON .
4. If string 1 contains more than 22 significant digits, an incorrect result is produced and the overflow indicator is turned ON .
5. If the binary result is longer than $\mathbf{L 2}$ 9-bit characters, the most significant nontruncated bit is forced to agree with the result sign.


EXAMPLE WITH ADDRESS MODIFICATION:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | EAXO | 0 | load FLD character modifier into X0 |
|  | EAX2 | 2 | load FLD2 length into X4 |
|  | EAX7 | FLD2 | load FLD2 address modifier into X7 |
|  | AWDX | 0,7,4 | put FLD2 address modifier into AR4 |
|  | DTB | $(, 1,1),(1,1,0)$ | with modification |
|  | ARG | 1, , 4 | pointer to FLDl indirect descriptor |
|  | NDSC9 | 0, , $\mathrm{X} 2, \ldots 4$ | binary FLD2 descriptor (FLD2,0,2) |
|  | TZE | *+3 | zeros was the result |
|  | TMI | *+2 | negative result |
|  | TOV | *+1 | high-order bit truncated |
|  | USE | CONST. | memory contents in octal |
| FLDl | EDEC | 4PL-512 | 325022000000 |
| FLD2 | OCT | 111111 | 777000111111 |
|  | NDSC4 | FLDI, 0,4,1 | decimal operand descriptor |
|  | USE |  | any indicators set? negative |



| DUFM | Double-Precision Unnormalized Floating Multiply | 423 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: $\quad[C(E A Q) * C(Y-p a i r)]$ not normalized $\rightarrow C(E A Q)$
$\mathrm{C}(\mathrm{Y}$-pair) unchanged
EXPLANATION: This multiplication is executed like the DFMP instruction, except that the final normalization is performed only if both factor mantissas are $=-1.00 \ldots 0$.

Except for the precision of the mantissa of the operand from main memory, the DUFM instruction is identical to the UFM instruction.

Illegal address MODI FICATI ONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: NOne
INDICATORS: Zero - If $C(A Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(A Q)_{0}=1$, then $O N$; otherwise, $O F F$
Exponent
Overflow - If exponent is > +127, then ON
Exponent
Underflow- If exponent of floating point result < - 128, then $O N$
NOTES:

1. When indicator bit $32=1$ the the hex permission flag $=1$, the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.

| DUFS | Double-Precision Unnormalized Floating Subtract | 537 (0) |
| :---: | :---: | :---: |
| FORMAT: | Single-word instruction format (see Figure 8-1) |  |
| OPERATING MODES: | : Any |  |
| SUMMARY: | [C(EAQ) - C(Y-pair)] not normalized $\rightarrow C(E A Q)$ $\mathrm{C}(\mathrm{Y}$-pair) unchanged |  |
| EXPLANATION: | The two's complement of the subtrahend is first smaller value is then right-shifted to equalize i portion shifted out is truncated and addition is | ken and the The xecuted. |
| ILLEGAL ADDRESS MODI FICATIONS: | DU, DL, CI, SC, SCR |  |
| ILLEGAL REPEATS: | : None |  |
| I NDI CATORS: | Zero - If $C(A Q)=0$, then $O N$; Otherwise, OFF |  |
|  | Negative - If $C(A Q)_{O}=1$, then $O N$; Otherwise, $O F$ |  |
|  | Exponent <br> Overflow - If exponent is $>+127$, then $O N$ |  |
|  | Exponent <br> Underflow - If exponent of floating point result then ON | $-128$ |
|  | Carry $\quad$ If a carry out of bit 0 of $C(A Q)$ is $g$ then $O N$; otherwise, $O F F$ | nerated, |
| NOTES: | 1. When indicator bit $32=1$ and the hex permissi the floating-point alignment is hexadecimal. the floating-point alignment is binary. The h permission flag is Mode register bit 33. | $\text { flag }=1$ <br> herwise, |
|  | 2. An Illegal Procedure fault occurs if illegal a modification is used. | ress |

FORMAT:

| DV2D | Divide Using Two Decimal Operands | 207 (1) |
| :--- | :--- | :--- |



CODING FORMAT: The DV2D instruction is coded as follows:
$\begin{array}{lll}1 & 8 & 16\end{array}$
DV2D (MF1), (MF2) ,RD, P
NDSC LOCSYM, CN, N,S,SF, AM
NDSCㅡㅡ LOCSYM, CN,N,S,SF,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY

SUMMARY: $\quad C($ string 2) / C(string 1) $-->C(s t r i n g ~ 2) ~$
EXPLANATION: Same as for DV3D except that the quotient is stored using YC2, TN2, S2 and, if S2 indicates a scaled format, SF2.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MFI and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for DV3D
NOTE: The notes of DV3D apply.
EXAMPLES:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | DV2D |  |  |
|  | NDSC4 | FLDI, 4, 4, 2, -4 | divisor operand descriptor |
|  | NDSC4 | FLD2,0,8,0 | dividend operand descriptor |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | 8P2+ | 0002+ |
| FLD2 | EDEC | 8P+8642E0 | +08642 +0 |
|  | USE |  | +43210 +3 (quotient) |
|  | DV2D | , , 1 | with rounding option |
|  | NDSC9 | FLD1, 0, 4, 1,-3 | divisor operand descriptor |
|  | NDSC4 | FLD2, 0, 8, 1,-2 | dividend operand descriptor |
|  | USE | CONST. | memory contents |
| FLD | EDEC | $4 A+5$ | + 005 |
| FLD2 | EDEC | $8 \mathrm{P}+1234$ | +0001234 |
| * | USE |  | +0246800 (Quotient) |


| DV2DX | Divide Using Two Decimal Operands Extended | 247 (I) |
| :--- | :--- | :--- |

FORMAT:

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY: C(string 2) / C(string 1) $-\mathbf{C l}_{\text {C }}$ C(string 2)
EXPLANATION: Same as for DV3DX except that the quotient is stored using YC2, TN2, SX2 and, if SX2 indicates a scaled format, SF2.

ILLEGAL ADDRESS
MODI FI CATI ONS: DU, DL for MF1 or MF2
ILLEGAL REPEATS: RPT, RPD, RPL
I NDI CATORS: Same as for DV3D
NOTES: 1. Notes of DV3D apply.
2. See MVNX for information about coding of overpunchedsigns.

```
DV3D
DV3D
```

| DV3D | Divide Using Three Decimal Operands | 227 (1) |
| :--- | :--- | :--- |

FORMAT:


CODING FORMAT: The DV3D instruction is coded as follows:
1816

DV3D (MF1),(MF2),(MF3),RD,P
NDSC LOCSYM,CN,N,S,SF,AM
NDSCㅡ﹎ LOCSYM,CN,N,S,SF,AM
NDSCㅡ﹎ LOCSYM,CN,N,S,SF, AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

## OPERATING MODES: Any

SUMMARY:

EXPLLANATION:

The decimal number of data type TN1, sign and decimal type Sl, and starting location $Y C l$, is divided into the decimal number of data type TN2, sign and decimal type S2, and starting location YC2. The quotient is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type S3.

If S3 indicates a fixed-point format, the quotient is stored using scale factor SF3, which may cause leading or trailing zeros ( 4 bits - 0000, 9 bits - 000110000) to be supplied and/or most-significant-digit overflow or least-significant-digit truncation to occur.

If $S 3$ indicates a floating-point format, the quotient is right-justified to preserve the most significant nonzero digits; this may cause least-significant-digit truncation.

If $\mathrm{P}=1$, positive signed 4-bit results are stored using octal 13 as the plus sign. If $\mathrm{P}=0$, positive signed 4-bit results are stored with octal 14 as the plus sign.

If $R D$ is a 1 , the quotient is rounded prior to storage.
Provided that strings 1, 2, and 3 are not overlapped, the contents of the decimal numbers that start in locations YCl and YC2 remain unchanged.

The divide operation stops when the number of required digits have been formed or, in the case where rounding is specified ( $R D=1$ ), when the required number of quotient digits plus 1 have been formed. In fixed-point operations or floating-point operations where the quotient is stored in fixed-point format, the required number of quotient digits is determined as follows:

When the quotient descriptor specifies that the quotient is to be stored in fixed-point format, the necessary number of quotient digits to form is calculated as follows:
$\# Q D=(L D-\# L Z D+1)-(L D R-\# L Z R)+(E D-E D R-E Q)$
where:
\#LZD $=$ number of leading zeros in dividend$\# Q D=$ number of quotient digits to formLD = length of dividendLDR = length of divisor
\#LZR $=$ number of leading zeros in divisor
ED = exponent of dividend
$E D R$ = exponent of divisor
$E Q=$ scale factor for quotient
The hardware performs this calculation prior to beginningthe divide operation and, if \#QD > 63, the divideoperation does not take place; a Divide Check faultoccurs. If $\# Q D<=0$, then zero is stored.
In a floating-point divide operation, the required numberof quotient digits is determined as follows. With thedivisor greater than the dividend, a leading zero isgenerated in the quotient. The leading zero counts as oneof the generated output digits. For example, if 4-digitoutput accuracy is specified and the above relationshipexists between the divisor and the dividend, only 3-digitaccuracy will be attained. Under this condition, it wouldbe necessary to specify a 5-digit output to achieve4-digit accuracy.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1, MF2, and MF3

INDICATORS: Zero - If result equals zero, then ON; otherwise, OFF
Negative - If result is negative, then ON; Otherwise, OFF
Exponent
Overflow If exponent of floating-point result is $>127$, then ON

Exponent
Underflow - If exponent of floating point result < - 128, then ON

Overflow - If fixed-point integer overflow, then $O N$; otherwise, unchanged

Truncation - If the least significant digits are truncated without rounding, then ON ; otherwise, OFF

NOTES:

1. An Illegal Procedure fault occurs if:

- DU or DL modification is specified for MFl or MF2.
- Any character (least four bits) other than 0000-1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
- The values for the number of characters ( N 1 or N 2 ) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.

2. A Divide Check fault occurs under either of the following two conditions.

- If the divisor equals zero. The divisor is the number starting at YCl.
- If 53 specifies that the quotient be stored in scaled format and the calculated length required for the quotient is greater than 63 (refer to length requirements above).

3. If an illegal digit or sign is detected, the receive field is not changed before the IPR fault occurs.

EXAMPLE:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | DV3D | ,1,1 | with rounding and plus sign options |
|  | NDSC9 | FLDI,1,3,2,-2 | divisor operand descriptor |
|  | NDSC4 | FLD2,0,9,0 | dividend operand descriptor |
|  | NDSC4 | FLD3, 2,6,1,-1 | quotient operand descriptor |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | 4A2- | 002- |
| FLD2 | EDEC | 9P-876543E-3 | -876543-3 |
| FLD3 | BSS | 1 | $x \times+38272$ (Quotient) |
|  | USE |  | instruction fault? overflow |

EXAMPLE WITH ADDRESS MODIFICATION:

| 1 | 8 | 16 | 32 |
| :---: | :---: | :---: | :---: |
|  | EAX2 | 2 | load character modifier into X2 |
|  | EAX7 | 8 | load FLD2 length into X7 |
|  | EAX4 | FLDI | load FLDI address into X4 |
|  | AWDX | 0,4,4 | put FLDI address into AR4 |
|  | DV3D | (1, , 2) , (,1), | 1),1,1 with address modification |
| options |  |  |  |
| (FLD2,0,8,0) | NDSC9 | FLD2,0,X7,0 | dividend operand descriptor |
|  | ARG | 2,2,4 | pointer to quotient operand descriptor |
|  | USE | CONST. | memory contents |
| FLDI | EDEC | 4A2 | 0002 |
| FLD2 | EDEC | $8 A+876543 \mathrm{E}-3$ | +876543-3 |
| FLD3 | BSS | 1 | $\mathrm{x}+438272$ |
|  | NDSC4 | FLD3,1,7,1,-1 | quotient operand descriptor |
|  | USE |  | instruction fault? none |


| DV3DX | Divide Using Three Decimal Operands Extended | 267 (1) |
| :--- | :--- | :--- |

FORMAT:


CODING FORMAT:
$1 \quad 8 \quad 16$

DV3DX (MF1), (MF2), (MF3),RD,CS,NS
NDSCn LOCSYM,CN,N,SX,SF, AM
NDSCn LOCSYM,CN,N,SX,SF,AM
NDSCn LOCSYM, CN, N, SX, SF, AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)
OPERATING MODES: Any
SUMMARY: $\quad C(s t r i n g 2) / C(s t r i n g ~ 1) \rightarrow C(s t r i n g ~ 3)$
EXPLANATION: The decimal number of data type TNl, sign and decimal type SXI, and starting location YCl, is divided into the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The quotient is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type SX3.
If SX3 indicates a fixed-point format, the quotient is stored using scale factor SF3, which may cause leading or trailing zeros ( 4 bits - 0000, 9 bits - 000110000) to be supplied, most-significant-digit overflow, or least-significant-digit truncation.
If SX3 indicates a floating-point format, the quotient is right-justified to preserve the most-significant nonzero digits; this may cause least-significant-digit truncation.
The character set is defined by CS (EBCDIC/ASCII). Placement of overpunched sign in the output is controlled by NS. (Refer to the introductory pages of this section for definition of the NS field.) If RD is 1 , the quotient is rounded prior to storage. The contents of the decimal numbers that start in locations YCl and YC2 remain unchanged.
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1, MF2, or MF3
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for DV3D.

## NOTES:

## 1. Explanation of the divide operation in the DV3D description apply.

2. A divide check fault occurs under either of the following two conditions:

- If the divisor (the number starting at YCI) equals zero.
- If SX3 specifies that the quotient be stored in fixed-point format and the calculated length required for the quotient is greater than 63 (see Note 2 of DV3D).

3. Refer to specifications on MVNX for information about coding of overpunched signs.
4. IPR fault conditions are the same as for DV3D.

| DVF | Divide Fraction | $507(0)$ |
| :--- | :--- | :--- |

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: $\quad C(A Q) / C(Y)$
fractional quotient $\rightarrow C(A)$, left-adjusted fractional remainder $\rightarrow C(Q)$, left-adjusted $C(Y)$ unchanged

EXPLANATION: This instruction divides a 7l-bit fractional dividend (including sign) by a 36-bit fractional divisor (including sign) to form a 36-bit fractional quotient (including sign) and a 36 -bit fractional remainder (including sign). Bit 35 of the remainder corresponds to bit 70 of the dividend. The remainder sign is equal to the dividend sign unless the remainder is zero. Bit 71 of $C(A Q)$ is not used.


# If $\mid$ dividend| $>=\mid$ divisor| or if the divisor $=0$, division does not take place. Instead, a Divide Check fault occurs, $C(Y)$ remains unchanged, $C(A Q)$ contains the dividend magnitude as an absolute value, and the negative indicator reflects the dividend sign. 

## ILLEGAL ADDRESS

 MODIFICATIONS: None
## ILLEGAL REPEATS: None

I NDI CATORS:
If division takes place: If no division takes place:
Zero If $C(A)=0$, then $O N$; If divisor $=0$, then $O N$; otherwise, OFF Otherwise, OFF

Negative If $C(A)_{O}=1$, then $O N$; If dividend $<0$, then $O N$; otherwise, OFF otherwise, OFF

| DVRR | Divide Register by Register | 533 (1) |
| :--- | :--- | :--- |

FORMAT:


CODING FORMAT: $\quad$|  | 8 | 16 |
| :--- | :--- | :--- |
|  | DVRR $\quad R 1,, R 2$ |  |

OPERATING MODES: Executes in ES mode only
SUMMARY: When "register pair" is implied
$R 1, R 2=0,2,4,6, A Q$
otherwise
$R 1, R 2=0,1,2,3,4,5,6,7, A, Q$
Quotient of C(R1-odd) / C(R2) $->$ C(R1-odd)
Remainder of $C(R 1$-odd $) / C(R 2) \rightarrow C(R 1-e v e n)$
$C(R 2)$ unchanged
EXPLANATION:
A register pair is specified in RI. The content of the odd-numbered register, or $Q$ if $A Q$ is specified, is divided by $C(R 2)$. The resulting quotient is loaded into Rl-odd and the remainder into Rl-even.

ILLEGAL ADDRESS MODI FICATIONS:

None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode

If division takes place: If no division takes place:
Zero If $C(R I$-odd $)=0$, then $O N$; If divisor $=0$, then $O N$; otherwise, OFF otherwise, OFF

Negative If $C(R 1 \text {-odd) })_{0}=1$, If dividend $<0$, then $O N$; then ON; otherwise, OFF otherwise, OFF

NOTES:

1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.
3. Both the dividend and divisor are regarded as a 36 -bit signed integer. The sign of the remainder is the same as that of the dividend unless the remainder is 0 .
4. A Divide Check fault occurs in the following cases:

- Dividend $=-2^{35}$ and divisor +-1
- Divisor $=0$

In these cases, the instruction is not executed. $C(R 2)$ remains unchanged, $C(R 1$-odd) takes the absolute value of the dividend, and $C(R 1-e v e n)$ is 0 . If the dividend is $-2^{35}$, then $-2^{35}$ is loaded into RI-odd.

| EAA | Effective Address to A-Register | 635 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: ANY
SUMMARY:
NS mode
Y $\rightarrow C(A)_{0-17}$
$0 . .0 \rightarrow C(A)_{18-35 ; ~}^{C}(Y)$ unchanged
ES mode
$00 \rightarrow C(A)_{0-1}$
$Y_{0-33} \rightarrow C(A)_{2-35 ; ~}^{C(Y)}$ unchanged
EXPLANATION: This instruction permits inter-register data movement. The data source is specified by the address modification and the data destination by the operation code of the instruction.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If $C(A)=0$, then $O N$; Otherwise, OFF
Negative - If $C(A)_{0}=1$, then $O N$; Otherwise, OFF
NOTES:

1. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
2. In the ES mode, the negative indicator is always set to OFF.

| EAQ | Effective Address to Q-Register | 636 (0) |
| :--- | :--- | :--- |

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: NS Mode
Y $\rightarrow C(Q)_{0-17 ; ~}$
00...0 --> $C(Q)_{18-35 ; ~}^{C(Y)}$ unchanged
ES Mode
00...0 $-->C(Q)_{0-1}$
$\left.Y_{0-33} \rightarrow->C(Q) 2-35\right)$
EXPLANATION: This instruction permits inter-register data movement. Thedata source is specified by the address modification and thedata destination by the operation code of the instruction.
ILLEGAL ADDRESS
MODI FICATIONS: ..... DU, DL
ILLEGAL REPEATS: RPL
I NDI CATORS: Zero - If $C(Q)=0$, then $O N$; otherwise, OFF
Negative - If $C(Q)_{0}=1$, then $O N$; Otherwise, OFF
NOTES: 1. An Illegal Procedure fault occurs if illegal addressmodification or an illegal repeat is used.
2. In the ES mode, the negative indicator is always set to OFF.

```
EAXn
\begin{tabular}{|l|l|l|}
\hline EAX \(\underline{n}\) & Effective Address to Index Register \(\underline{n}\) & \(62 \underline{\underline{n}}(0)\) \\
\hline
\end{tabular}
FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)

OPERATING MODES: AnY
SUMMARY: NS Mode
For \(n=0,1, \ldots, 7\) as determined by opcode
\(Y_{0-33} \rightarrow(X \underline{n}) ; C(Y)\) unchanged

\section*{ES Mode}

For \(n=0,1, \ldots, 7\) as determined by opcode
\(00 \rightarrow C(G X \underline{n}) \quad 0-1\)
\(\mathrm{Y}_{0-33} \rightarrow \mathrm{C}(\mathrm{GXn})_{2-35}\)
EXPLANATION: This instruction permits inter-register data movement. The data source is specified by the address modification and the data destination by the operation code of the instruction.

\section*{ILLEGAL ADDRESS} MODIFICATIONS: DU, DL

ILLEGAL REPEATS: RPT, RPD, or RPL of EAXO
INDICATORS: Zero - If \(C(X n / G X n)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(X n / G X n)_{0}=1\), then \(O N\); Otherwise, \(O F F\)
NOTES:
1. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
2. In the ES mode, the negative indicator is always set to OFF.

\begin{tabular}{|c|c|c|c|}
\hline EPPR \(\underline{n}\) & Effective Pointer to Pointer Register \(\underline{n}\) & \(63 \underline{n}(1)\) \\
\hline
\end{tabular}

\section*{FORMAT: \\ Single-word instruction format (see Figure 8-1)}

\section*{OPERATING MODES: Any}

SUMMARY:
This set of eight instructions generates an effective address (EA) and loads it into the pointer register (ARn, SEGIDn, DRn).

NS Mode
If instruction bit \(29=0\) then
\(\operatorname{SEGID}(I S) \quad \rightarrow\) SEGIDn
\(C(I S R) \quad \rightarrow \quad C(D R n)\)
If instruction bit \(29=1\) and indirection is not used in forming \(E A\), then

Effective address (EA) \(\quad->C(A R)_{0-23}\)
Effective SEGID \(\quad->C(S E G I D n)\)
Effective DR \(\quad->C(D R n)\).
If instruction bit \(29=1\) and indirection is used in forming \(E A\), then

EAO-17
\(0 . .0\)
SEGIDm \(\quad->\) SEGIDn
\(C(D R m) \quad \rightarrow->D R n\)

ES Mode
If instruction bit \(29=0\), then
\(E_{44}-33 \rightarrow C(A R)_{0-29}\)
EA34-39 \(\rightarrow->C(\) AR \() 30-35\)
Effective SEGID \(\rightarrow\) C(SEGIDn)
Effective DR \(\quad \rightarrow->\) (DRn)
If instruction bit \(29=1\) and indirection is not used in forming \(E A\), then

EA4-39 \(\quad \rightarrow C(A R)_{0-35}\)
SEGI Dm \(\quad->\) SEGIDn
\(C(D R m) \quad \rightarrow C(D R n)\)
If instruction bit \(29=1\) and indirection is used in forming EA, then

EA4-33
EA34-39=0
SEGI Dm
\(C(D R m) \quad \rightarrow C(D R n)\)

EXPLANATION: If the instruction bit \(29=0\), AR is not used for generation of the effective address and the ARn byte and bit portions are set to zero.

When the instruction bit \(29=0\), the generated operand address is in the instruction segment. The ISR and SEGID(IS) content are loaded into DRn and SEGIDn, respectively.

If the instruction bit \(29=1\), the Address Register ARm specified with bits 0,1 , and 2 of the instruction word are used to generate the effective address. Provided that indirect modification is not specified, the ARn byte and bit portions are preserved during computation of the effective address and loaded into the byte and bit portions of the corresponding \(A R n\). If indirect modification is specified, zero is loaded into the ARn byte and bit portions.

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An IPR fault occurs if illegal address modification or illegal repeats are used.
EXAMPLE:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & ADQ & \(=3 \mathrm{HOBI}, \mathrm{DC}\) & file codefile \\
\hline & ORQ & = O400000, DL & read permissions \\
\hline & EPPRO & ALCPRF & allocate file command block \\
\hline & PPME & ALPRMF, 2 & allocate file \\
\hline ALEPRF & VEC & \multicolumn{2}{|l|}{.ISR, NAME, NAMEX, (R,W,S)} \\
\hline & VEC & \multicolumn{2}{|l|}{.ISR, CBUFF, CBUFFX, (R,W,S)} \\
\hline NAME & BCI & \multicolumn{2}{|l|}{4} \\
\hline NAMEX & EQU & \multicolumn{2}{|l|}{*-NAME} \\
\hline CBUFF & BSS & \multicolumn{2}{|l|}{355} \\
\hline CBUFFX & EQU & \multicolumn{2}{|l|}{*-CBUFF} \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline ERAQ & EXCLUSIVE OR to AQ-Register & 677 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: \(\quad\) For \(i=0\) to \(71, C(A Q)_{i} X O R C(Y \text {-pair })_{i} \rightarrow C(A Q)_{i}\); \(C\) (Y-pair) unchanged

ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); Otherwise, OFF
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|l|l|l|}
\hline ERQ & EXCLUSIVE OR to Q-Register & 676 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: For \(i=0\) to \(35, C(Q)_{i} \operatorname{XOR} C(Y)_{i} \rightarrow C(Q)_{i} ;\) \(C(Y)\) unchanged
ILLEGAL ADDRESS
MODI FICATI ONS: None
ILLEGAL REPEATS: None
I NDI CATORS: Zero - If \(C(Q)=0\), then \(O N\); otherwise, OFFNegative - If \(C(Q)_{O}=1\), then \(O N\); otherwise, OFF
\begin{tabular}{|l|l|l|}
\hline ERRR & EXCLUSIVE OR Register to Register & 537 (1) \\
\hline
\end{tabular}

FORMAT:


OPERATING MODES: Executes in ES mode only.
SUMMARY:
\(R 1, R 2=0,1,2,3,4,5,6,7, A, Q\)
\(C(R I)_{i} X O R C(R 2)_{i} \rightarrow C(R I)_{I} i=0,1,2, \ldots, 35\)
\(C(R 2)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I)_{O}=1\), then \(O N\); Otherwise, OFF
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|l|l|l|}
\hline ERSA & EXCLUSIVE OR to Storage with A-Register & 655 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad\) FOr \(i=0\) to \(35, C(A)_{i} \operatorname{XOR} C(Y)_{i} \rightarrow C(Y)_{i} ;\) \(C(A)\) unchanged

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If \(C(Y)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Y)_{O}=1\), then \(O N\); Otherwise, \(O F F\)
NOTES:
1. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
2. See Examples under ERA.
\begin{tabular}{|c|c|c|}
\hline ERSQ & EXCLUSIVE OR to Storage with Q-Register & 656 (0) \\
\hline FORMAT: & Single-word instruction format (see Figure 8-1) & \\
\hline OPERATING MODES: & Any & \\
\hline SUMMARY: & For \(i=0\) to \(35, C(Q)_{i} \operatorname{XOR} C(Y)_{i} \rightarrow C(Y)_{i} ;\) \(C(Q)\) unchanged & \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & DU, DL, CI, SC, SCR & \\
\hline ILLEGAL REPEATS: & RPL & \\
\hline \multirow[t]{2}{*}{I NDI CATORS:} & Zero - If \(\mathrm{C}(\mathrm{Y})=0\), then ON; Otherwise, & \\
\hline & Negative - If \(\mathrm{C}(\mathrm{Y})_{0}=1\), then ON ; Otherwise, & \\
\hline NOTE: & An Illegal Procedure fault occurs if illegal addr modification or an illegal repeat is used. & \\
\hline \multirow[t]{3}{*}{EXAMPLE:} & 1816 & \\
\hline & \[
\begin{array}{ll}
L D Q & =1, D L \\
\text { ERSQ } & \text { FLAG }
\end{array}
\] & \\
\hline & * If bit 35 of FLAG is ON, then set to zero & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline ERSXIn & EXCLUSIVE OR to Storage with Index Register \(\underline{\mathrm{n}}\) & 64n (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline \multirow[t]{8}{*}{SUMMARY:} & \multicolumn{2}{|l|}{NS Mode} \\
\hline & \multicolumn{2}{|l|}{For \(\mathrm{n}=0,1, \ldots, 7\) as determined by op code} \\
\hline & \multicolumn{2}{|l|}{For \(\mathrm{i}=0\) to \(17, \mathrm{C}(\mathrm{Xn})_{\mathrm{i}} \mathrm{XOR} \mathrm{C}(\mathrm{Y})_{\mathrm{i}} \rightarrow \mathrm{C}(\mathrm{Y})_{\mathrm{i}}\);} \\
\hline & \multicolumn{2}{|l|}{\(C(X n)\) and \(C(Y)_{18-35}\) unchanged} \\
\hline & \multicolumn{2}{|l|}{ES Mode} \\
\hline & \multicolumn{2}{|l|}{For \(\mathrm{n}=0,1, \ldots, 7\) as determined by op code} \\
\hline & \multicolumn{2}{|l|}{For \(i=0\) to \(35, C(G X n){ }_{i} \operatorname{XOR} C(Y)_{i} \rightarrow C(Y)_{i} ;\)} \\
\hline & \multicolumn{2}{|l|}{\(C(G X n)\) is unchanged} \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR}} \\
\hline & & \\
\hline ILLEGAL REPEATS: & \multicolumn{2}{|l|}{RPT, RPD, or RPL of ERSXO} \\
\hline \multirow[t]{6}{*}{I NDI CATORS} & \multicolumn{2}{|l|}{NS Mode} \\
\hline & \multicolumn{2}{|l|}{Zero - If \(\mathrm{C}(\mathrm{Y})_{0-17}=0\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(\mathrm{C}(\mathrm{Y})_{0}=1\), then ON ; Otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{ES Mode} \\
\hline & \multicolumn{2}{|l|}{Zero - If \(\mathrm{C}(\mathrm{Y})=0\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(\mathrm{C}(\mathrm{Y})_{0}=1\), then ON ; Otherwise, OFF} \\
\hline NOTE: & \multicolumn{2}{|l|}{An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.} \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline\(E R X \underline{n}\) & EXCLUSIVE OR to Index Register \(\underline{n}\) & \(66 \underline{n}(0)\) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:
NS Mode
For \(n=0,1, \ldots\) or 7 as determined by op code
For \(i=0\) to \(17, C(X n)_{i} X O R C(Y)_{i} \rightarrow C(X n)_{i} ;\)
\(C(Y)\) unchanged
ES Mode
For \(n=0,1, \ldots\) or 7 as determined by op code
For \(i=0\) to \(35, C(G X n)_{i} \operatorname{XOR} C(Y)_{i} \rightarrow C(G X n)_{i} ;\)
\(C(Y)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS:
CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL of ERXO

I NDICATORS:
NS Mode
Zero - If \(C(X \underline{n})=0\), then \(O N\); otherwise, OFF
Negative - If \(C(X \underline{n})_{0}=1\), then \(O N\); Otherwise, OFF
ES Mode
Zero - If \(C(G X \underline{n})=0\), then \(O N\); otherwise, OFF
Negative - If \(C(G X \underline{n})_{0}=1\), then \(O N\); otherwise, \(O F F\)
NOTES:
1. DL modification is flagged illegal but executes with all zeros for data.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
\begin{tabular}{|l|l|l|}
\hline FAD & Floating Add & \(475(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: \(\quad[C(E A Q)+C(Y)]\) normalized \(\rightarrow C(E A Q) ; C(Y)\) unchanged
ILLEGAL ADDRESS MODI FICATIONS:

CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
Exponent
Overflow - If exponent is > +127, then \(O N\)
Exponent
Underflow - If exponent of floating point result < - 128, then \(O N\)

Carry - If a carry out of bit 0 of \(C(A Q)\) is generated, then ON; otherwise, OFF

NOTES:
1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33.
2. See the FNO instruction for a definition of normalization.
3. An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|l|l|l|}
\hline FCMG & Floating Compare Magnitude & \(425(0)\) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:
\(\left|C\left(E, A Q_{0-27}\right)\right|::|C(Y)| ; ~ m a g n i t u d e ~ c o m p a r i s o n ;\)
\(C(E A Q), C(Y)\) unchanged.
EXPLANATION: This comparison is executed as follows:
1. Compare \(C(E):: C(Y)_{0-7}\), select the number with the lower exponent, and shift its mantissa right by the number of places (binary or hex) determined by the difference of the exponents. If the number of shifts equals or exceeds 72, the number with the lower exponent is defined as zero.
2. Compare the absolute values of the mantissas and set the indicators accordingly.

The FCMG instruction is identical to the FCMP instruction except that the magnitudes of the mantissas are compared instead of the algebraic values.

ILLEGAL ADDRESS MODI FICATIONS: CI, SC, SCR

ILLEGAL REPEATS: None
INDICATORS: Zero Negative Relationship
\(0 \quad 0\)
\[
\begin{aligned}
& \mid C\left(E, A Q_{0-27}|>|C(Y)|\right. \\
& \mid C\left(E, A Q_{0-27}|=|C(Y)|\right. \\
& \mid C\left(E, A Q_{0-27}|<|C(Y)|\right.
\end{aligned}
\]

NOTES:
1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary. The hex permission flag is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|l|l|l|}
\hline FCMP & Floating Compare & \(515(0)\) \\
\hline
\end{tabular}
FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)

OPERATING MODES: AnY
SUMMARY: \(\quad C(E, A Q 0-27):: C(Y)\); algebraic comparison

EXPLANATION: This comparison is executed as follows:
1. Compare \(C(E):: C(Y)_{0-7}\), select the number with the lower exponent, and shift its mantissa right by the number of places (binary or hex) determined by the difference of the exponents. If the number of shifts equals or exceeds 72 , the number with the lower exponent is defined as zero.
2. Compare the mantissas and set the indicators accordingly.

ILLEGAL ADDRESS
MODI FI CATI ONS:
CI, SC, SCR
ILLEGAL REPEATS:
None

\section*{INDICATORS: Zero Negative Relationship}
\(0 \quad 0 \quad C\left(E, A O_{0}-27>C(Y)\right.\)
\(10 \quad C\left(E, A Q_{0}-27=C(Y)\right.\)
\(01 \quad C\left(E, A_{0-27}<C(Y)\right.\)
NOTES:
1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary. The hex permission flag is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.


ILLEGAL ADDRESS
MODI FICATIONS:
CI, SC, SCR
ILLEGAL REPEATS: None

1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33.
2. If the divisor mantissa \(C(A Q)\) is zero, division does not take place. Instead, a Divide Check fault occurs and all registers remain unchanged. Dividend and divisor are not normalized by the hardware prior to division.
3. An Illegal Procedure fault occurs if illegal address modification is used.

1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33.
2. If the divisor mantissa (bits \(8-35\) of \(C(Y)\) ) is zero, division does not take place. Instead, a Divide Check fault occurs. The divisor \(C(Y)\) remains unchanged, \(C(A Q)\) contains the dividend's magnitude as an absolute value, and the negative indicator reflects the dividend's sign.
3. An Illegal Procedure fault occurs if illegal address modification is used.
FLD
\begin{tabular}{|l|l|l|}
\hline FLD & Floating Load & 431 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: ANY
SUMMARY:
\(C(Y)_{0-7} \rightarrow C(E)\)
\(C(Y)_{8-35} \rightarrow C(A Q)_{0-27}\)

\section*{ILLEGAL ADDRESS} MODIFICATIONS:

CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.

\begin{tabular}{|l|l|c|}
\hline FMP & Floating Multiply & 461 (0) \\
\hline
\end{tabular}

\section*{FORMAT:}

Single-word instruction format (see Figure 8-1)
OPERATTNG MODES: Any
SUMMARY: \(\quad[C(E A Q) * C(Y)]\) normalized \(\rightarrow C(E A Q) ; C(Y)\) unchanged
EXPLANATION: This multiplication is executed as follows:
\(C(E)+C(Y)_{0-7} \rightarrow C(E)\)
\(C(A Q) * C(Y)_{8-35}\) results in a 98 -bit product plus sign, the leading 71 bits plus sign of which \(\rightarrow C(A Q)\).
\(C(E A Q)\) normalized \(\rightarrow C(E A Q)\).
The definition of normalization is located under the description of the FNO instruction.

ILLEGAL ADDRESS MODI FICATI ONS: CI, SC, SCR

ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
Exponent
Overflow - If exponent is > +127, then \(O N\)
Exponent
Underflow - If exponent of floating point result < - 128, then ON

NOTES:
1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|c|c|}
\hline FNEG & FNEG \\
\hline FNEG & Floating Negate \(\quad 513\) (0) \\
\hline \multicolumn{2}{|l|}{FORMAT: Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & Any \\
\hline SUMMARY: & \(-C\) (EAQ) normalized \(\rightarrow\) C(EAQ) \\
\hline \multirow[t]{3}{*}{EXPLANATION:} & This instruction changes the number in \(C(E A Q)\) to its normalized negative (if \(C(A Q) \neq 0\) ). The operation is executed by first forming the two's complement of \(C(A Q)\), and then normalizing C(EAQ). \\
\hline & Even if \(C(E A Q)\) is already normalized, an exponent overflow can still occur, namely when \(C(E)=+127\) and \(C(A Q)=-100 \ldots 0\) (the two's complement representation for the decimal value -1.0). \\
\hline & The definition of normalization is located under the description of the FNO instruction. \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & None \\
\hline ILLEGAL REPEATS: & RPL \\
\hline \multirow[t]{4}{*}{I NDI CATORS:} & Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF \\
\hline & Negative - If \(C(A Q)_{0}=1\), then \(O N ;\) Otherwise, OFF \\
\hline & Exponent
Overflow - If exponent is \(>+127\), then ON \\
\hline & Exponent
Underflow \(-\underset{\text { If exponent of }}{\text { then } O N}\) \\
\hline \multirow[t]{2}{*}{NOTES:} & 1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flag is Mode register bit 33. \\
\hline & 2. An Illegal Procedure fault occurs if an illegal repeat is used. \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline FNO & Floating Normalize & \(573(0)\) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)

\section*{OPERATING MODES: AnY}

SUMMARY:

EXPLANATION:
\(C(E A Q)\) normalized \(\rightarrow C(E A Q)\)
The instruction normalizes the number in C(EAQ). If the overflow indicator is ON, the number in EAQ is normalized one place to the right; the sign bit 0 of \(C(A Q)\) is then inverted to reconstitute the actual sign. The Overflow indicator is set OFF.

A normalized floating binary number is defined as one whose mantissa lies in the interval ( \(0.5,1.0\) ) such that
\[
0.5 \leq|C(A Q)|<1.0
\]
which, in turn, requires that \(C(A Q)_{O} \neq C(A Q)_{1}\)
A normalized floating hexadecimal number is defined as one whose mantissa lies in the interval ( \(0.0625,1.0\) ) such that
\[
0.0625 \leq|C(A Q)|<1.0
\]
which, in turn, requires that
\[
\begin{aligned}
& \text { if } C(A Q)_{0}=0, \text { then } C(A Q)_{1-4} \neq 0000, \text { and } \\
& \text { if } C(A Q)_{0}=1, \text { then } C(A Q)_{1-4} \neq 1111
\end{aligned}
\]

Normalization is performed by shifting \(C(A Q)_{1-71}\) to the left (one place if binary, four places if hex) and reducing \(C(E)\) by 1 , repeatedly, until the conditions for \(C(A Q)_{0}\) and \(C(A Q)_{1}\) or \(C(A Q)_{1-4}\) are met. Bits shifted out of \(A Q_{1}\) are lost.

If \(C(A Q)=0\), then \(C(E)\) is set to -128 and the zero indicator is set \(O N\).

This instruction can be used to correct overflows that occur with fixed-point numbers:
1816

TOV 1,IC
LDAQ M
ADAQ \(N\)
LDE \(=71 \mathrm{~B} 25, \mathrm{DU}\)
FNO
will normalize \(C(M-p a i r)+C(N-p a i r)\) correctly, whether or not the addition caused an overflow (assuming overflow masked or successful recovery from Overflow fault).

ILLEGAL ADDRESS MODI FICATIONS: None

ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
Exponent
Overflow - If exponent is \(>+127\), then \(O N\)
Exponent
Underflow - If exponent of floating point result < - 128, then \(O N\)

Overflow - Set OFF
NOTE: When indicator bit \(32=1\) and the hex permission flat \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flat is Mode register bit 33.
\begin{tabular}{|l|l|l|}
\hline FRD & Floating Round & 471 (0) \\
\hline
\end{tabular}

\section*{FORMAT:}

Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad C(E A Q)\) rounded to 28 mantissa bits and normalized \(\rightarrow C(E A Q)\)
EXPLANATION: This instruction performs a true round of \(C(E A Q)\) to a precision of 28 bits in \(C(A Q)\). The result is then normalized and restored to the EAQ registers. A true round means that the same rounding operation applied to a number of the same magnitude and with an opposite sign would result in a sum of the two rounded numbers of exactly zero.

The rounding operation is performed as follows:
a. A constant (all ls) is added to bits 29-71 of the mantissa.
b. If the number being rounded is positive, a carry is inserted into the least significant bit position of the adder.
c. If the number being rounded is negative, the carry is not inserted.
d. Bits 28-71 of \(C(A Q)\) are replaced by zeros.

If the mantissa overflows upon rounding, it is shifted right one place and a corresponding correction is made to the exponent.

If the mantissa does not overflow and is nonzero upon rounding, normalization is performed.

If the resultant mantissa is all zeros, the exponent is forced to -128 and the zero indicator is set.

If the exponent resulting from the operation is greater than +127, the exponent overflow indicator is set.

The definition of normalization is located under the description of the FNO instruction.

\section*{ILLEGAL ADDRESS}

\section*{MODI FI CATIONS: \\ None}

\section*{ILLEGAL REPEATS: RPL}

INDICATORS: Zero
- If \(C(A Q)=\) zero, then \(O N\); Otherwise, OFF

Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
Exponent
Overflow - If exponent is > +127, then \(O N\)
NOTES:
1. When indicator bit \(32=1\) and the hex permission flag \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flat is Mode register bit 33.
2. An Illegal Proceduree fault occurs if an illegal repeat is used.
\begin{tabular}{|l|l|l|}
\hline FSB & Floating Subtract & 575 (0) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: [C(EAQ) - C(Y)] normalized \(\rightarrow C(E A Q) ; C(Y)\) unchanged
EXPLANATION: The two's complement of the subtrahend is first taken and the smaller value is then right-shifted to equalize it. The shifted portion is truncated and the addition is executed. The definition of normalization is located under the description of the FNO instruction.

ILLEGAL ADDRESS
MODI FI CATI ONS:
CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); Otherwise, \(O F F\)
Exponent
Overflow - If exponent is > +127, then \(O N\)
Exponent
Underflow - If exponent of floating point result < - 128, then ON

Carry - If a carry out of bit 0 of \(C(A Q)\) is generated, then ON; otherwise, OFF

NOTES:
1. When indicator bit \(32=1\) and the hex permission flat \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flat is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|c|c|c|}
\hline FSBI & Floating Subtract Inverted & 465 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline SUMMARY: & \multicolumn{2}{|l|}{\([C(Y)-C(E A Q)]\) normalized \(\rightarrow\) C(EAQ); \(C(Y)\) unchanged} \\
\hline \multirow[t]{2}{*}{EXPLANATION:} & \multicolumn{2}{|l|}{The two's complement of the subtrahend is first taken and the smaller value is then right-shifted to equalize it. The shifted portion is truncated and the addition is executed. After addition, the sum is normalized and the 72 bits of the mantissa are loaded into AQ .} \\
\hline & The order of execution of the operation conforms the FSB instruction. Normalization is defined un & that of FNO. \\
\hline \multicolumn{3}{|l|}{ILLEGAL ADDRESS} \\
\hline MODI FICATIONS: & \multicolumn{2}{|l|}{CI, SC, SCR} \\
\hline ILLEGAL REPEATS: & \multicolumn{2}{|l|}{None} \\
\hline \multirow[t]{5}{*}{I NDI CATORS:} & \multicolumn{2}{|l|}{Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(C(A Q)_{O}=1\), then \(O N\); Otherwise, \(O F F\)} \\
\hline & \multicolumn{2}{|l|}{Exponent
Overflow - If exponent is \(>+127\), then ON} \\
\hline & \multicolumn{2}{|l|}{Underflow If exponent of floating point result \(<-128\),} \\
\hline & \(\begin{array}{ll}\text { Carry } & \text { If a carry out of bit } 0 \text { of } C(A Q) \\ \text { then } O N \text {; otherwise, OFF }\end{array}\) & generated, \\
\hline NOTE: & \multicolumn{2}{|l|}{An Illegal Procedure fault occurs if illegal address modification is used.} \\
\hline
\end{tabular}



\section*{Exponent}

Underflow - If exponent of floating point result < - 128, then ON

NOTES:
1. When indicator bit \(32=1\) and hex permission flag \(=1\), the floating-point alignment and normalization are hexadecimal. Otherwise, the floating-point alignment and normalization are binary. The hex permission flat is Mode register bit 33.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
\begin{tabular}{|l|l|l|}
\hline FSZN & \begin{tabular}{l} 
Floating Set Zero and Negative Indicators \\
from Storage
\end{tabular} & 430 (0) \\
\hline
\end{tabular}



GLDD
\begin{tabular}{|l|l|l|}
\hline GIDD & Load Double to GXn & 32 n (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT: 1
GLDD \(n, Y, R, A M\)
OPERATING MODES: Only ES mode.
SUMMARY: \(\quad C(Y\)-pair \() \rightarrow C(G X n-p a i r)\)
EXPLANATION: \(\quad C\) (Y-pair) is loaded into the GXn-pair specified by bits 24-26 of the op code. The contents of bits \(24-26(n)\) of the op code determines the load destination of the GXn-pair as follows:
n (octal) GXn-pair
0 GXO, GXI
2 GX2, GX3
4 GX4, GX5
6 GX6, GX7
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: The same GXn used as an address modification register in an RPL.

ILLEGAL EXECUTES: Execution in NS mode.
INDICATORS: Zero - If \(C(G X n\)-pair \()=0\), then \(O N\); otherwise, OFF
Negative - If \(C(G X n \text {-pair })_{0}=1\), then \(O N\); Otherwise, OFF
NOTES: 1. An IPR fault occurs if illegal address modifications or repeats are used or if this instruction is executed in the NS mode.
2. An IPR fault occurs if \(N=1,3,5\), or, 7 .
\begin{tabular}{|l|l|l|}
\hline GLLS & GXn Long Left Shift & 466 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\[
\begin{array}{rr}
0 & 0 \\
3 & 4 \\
\hline
\end{array}
\]} & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 11 \\
& 78 \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{lllll}
2 & 2 & 2 & 3 & 3 \\
7 & 8 & 9 & 1 & 2 \\
\hline
\end{array}
\]} \\
\hline RI & Not Used & J & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}

CODING FORMAT:
\(18 \quad 16\)
GLLS RI,J,R2
OPERATING MODES: Only ES mOde
SUMMARY:
\(R I=0,2,4,6, A Q\)
C(Rl-pair) is shifted left. vacated positions in C(RI-pair) are filled with zeros.

EXPLANATION:
The number of bits to be shifted is given by the following:

\(J\) is added to \(C(R 2)_{29-35}\) and the low-order 7 bits of the sum specify the shift number.

If the R2 field is 0000 , the addition of \(C(R 2)\) and \(J\) is not performed and the value of \(J\) specifies the shift number.

ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then ON; otherwise, OFF
Negative - If \(C(R I)_{O}=1\), then \(O N\); Otherwise, OFF
Carry - If a carry out of bit 0 of \(C(R I)\) is generated, then ON; Otherwise, OFF.

NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|l|l|l|}
\hline GLRL & GXn Long Right Logic & 465 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\[
\begin{array}{ll}
0 & 0 \\
3 & 4 \\
\hline
\end{array}
\]} & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 11 \\
& 78 \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{lllll}
2 & 2 & 2 & 3 & 3 \\
7 & 8 & 9 & 1 & 2 \\
\hline
\end{array}
\]} \\
\hline R1 & Not Used & J & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}

CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & GLRL & R1,J,R2
\end{tabular}

OPERATING MODES: Only ES mode
SUMMARY:
\(R I=0,2,4,6, A Q\)
\(C(R 1\)-pair ) is shifted right. vacated positions in C(Rl-pair) are filled with zeros.

EXPLANATION: The number of bits to be shifted is given by the following:

\(J\) is added to \(C(R 2)_{29-35}\) and the low-order 7 bits of the sum specify the shift number.

If the R2 field is 0000 , the addition of \(C(R 2)\) and \(J\) is not performed and the value of \(J\) specifies the shift number.

ILLEGAL ADDRESS MODIFICATI ONS:

None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I)_{0}=1\), then \(O N\); Otherwise, OFF
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|l|l|l}
\hline GLRS & GXn Long Right Shift & 464 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\[
\begin{array}{ll}
0 & 0 \\
3 & 4
\end{array}
\]} & \[
\begin{array}{ll}
1 & 1 \\
0 & 1
\end{array}
\] & \[
\begin{array}{r}
11 \\
78 \\
\hline
\end{array}
\] & \multicolumn{3}{|l|}{\(\begin{array}{lllll}2 & 2 & 2 & 3 & 3 \\ 7 & 8 & 9 & 1\end{array}\)} \\
\hline RI & Not Used & J & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}

\section*{CODING FORMAT:}

18
8
16
GLRS R1,J,R2
OPERATING MODES: Only ES mode.
SUMMARY:
\(R I=0,2,4,6, A Q\)
\(\mathrm{C}(\mathrm{Rl}\)-pair) is shifted right. vacated positions in \(C(R 1\)-pair) are filled with bits equal to bit 0 of C(RI-pair).

EXPLANATION: The number of bits to be shifted is given by the following:

```

J is added to C(R2)29-35 and the low-order 7 bits of the sum specify the shift number.

```

If the R2 field is 0000, the addition \(O_{i} \mathrm{C}(\mathrm{R} 2)\) and J is not performed and the value of \(J\) specifies the shift number.

ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R 1)=0\), then ON; otherwise, OFF
Negative - If \(C(R I)_{0}=1\), then \(O N\); Otherwise, OFF
NOTES: \(\quad\) 1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|l|l|l|}
\hline GLS & GXn Left Shift & 462 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\[
\begin{array}{ll}
0 & 0 \\
3 & 4 \\
\hline
\end{array}
\]} & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 11 \\
& 78 \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{llllll}
2 & 2 & 2 & 3 & 3 & 3 \\
7 & 8 & 9 & 1 & 2 & 5 \\
\hline
\end{array}
\]} \\
\hline Rl & Not Used & J & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}

CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & GLS & R1,J,R2
\end{tabular}

OPERATING MODES: Only ES mode.
SUMMARY:
\(R I=0,1,2,3,4,5,6,7, A, Q\)
\(C(R 1)\) is shifted left. vacated positions in \(C(R 1)\) are filled with zeros.

EXPLANATION: The number of bits to be shifted is given by the following:

\(J\) is added to \(C(R 2)_{29-35}\) and the low-order 7 bits of the sum specify the shift number.

If the R2 field is 0000, the addition of \(C(R 2)\) and \(J\) is not performed and the value of \(J\) specifies the shift number.

ILLEGAL ADDRESS MODI FICATIONS:

ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I)_{0}=1\), then \(O N\); Otherwise, OFF
Carry - If a carry out of bit 0 of \(C(R I)\) is generated, then ON; Otherwise, OFF.
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|l|l|l|}
\hline GRI & GXn Right Logic & 461 (I)I) \\
\hline
\end{tabular}

\section*{FORMAT:}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\multirow[t]{2}{*}{\(\begin{array}{ll}0 & 0 \\ 3 & 4\end{array}\)}} & \multicolumn{2}{|c|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& 11 \\
& 78 \\
& \hline
\end{aligned}
\]}} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{array}{llllll}
2 & 2 & 2 & 3 & 3 & 3 \\
7 & 8 & 9 & 1 & 2 & 5 \\
\hline
\end{array}
\]}} \\
\hline 0 & & & & & & \\
\hline Rl & Not Used & J & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}

CODING FORMAT:
\(18 \quad 16\)

GRL RI,J,R2
OPERATING MODES: Only ES mode.
SUMMARY:
\(R I=0,1,2,3,4,5,6,7, A, Q\)
\(C(R 1)\) is shifted right. Vacated positions in \(C(R I)\) are filled with zeros.

EXPLANATION: The number of bits to be shifted is given by the following:

\(J\) is added to \(C(R 2)_{29-35}\) and the low-order 7 bits of the sum specify the shift number.

If the R2 field is 0000 , the addition of \(C(R 2)\) and \(J\) is not performed and the value of \(J\) specifies the shift number.

\section*{ILLEGAL ADDRESS \\ MODIFICATIONS: None. The address modification is not executed.}

ILLEEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I)_{O}=1\), then \(O N\); Otherwise, OFF
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|l|l|l|}
\hline GRS & GXn Right Shift & 460 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\[
\begin{array}{ll}
0 & 0 \\
3 & 4
\end{array}
\]} & \multicolumn{2}{|c|}{\[
\begin{array}{ll}
11 \\
78 \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{lllll}
2 & 2 & 2 & 3 & 3 \\
7 & 8 & 9 & 1 & 2 \\
\hline
\end{array}
\]} \\
\hline RI & Not Used & J & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}

CODING FORMAT: \(1 \quad 8 \quad 16\)
GRS R1,J,R2
OPERATING MODES: Only ES mode.
SUMMARY:
\(R I=0,1,2,3,4,5,6,7, A, Q\)
\(C(R I)\) is shifted right. Vacated positions in \(C(R I)\) are filled with bits equal to bit 0 of \(C(R 1)\).

EXPLANATION: The number of bits to be shifted is given by the following:

\(J\) is added to \(C(R 2)_{29-35}\) and the low-order 7 bits of the sum specify the shift number.

If the R2 field is 0000 , the addition of \(C(R 2)\) and \(J\) is not performed and the value of \(J\) specifies the shift number.

\section*{ILIEGAL ADDRESS}

MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I)_{O}=1\), then \(O N\); Otherwise, \(O F F\)
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.

\begin{tabular}{|l|l|l|}
\hline GTB & Gray-to-Binary Convert & 774 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: NS mode only

SUMMARY:
EXPLANATION: This conversion is defined by the following algorithm in which \(R\) and \(S\) denote the contents of bit position \(i\) of the \(A\) register before and after the conversion:
\(S_{0}=R_{0}\)
\(S_{1}=\left(R_{0}\right.\) AND \(\left.\overline{S_{i-1}}\right)\) OR \(\overline{\left(R_{i}\right.}\) AND \(\left.S_{i-1}\right)\)
where: \(i=1, \ldots, 35\).
Gray code is a method of transmitting numeric code cyclically, one bit at a time, to eliminate transmission errors and is defined as follows:
a. A positional binary notation for numbers in which any two sequential numbers whose difference is 1 are represented by expressions that are the same except in one place or column, and in that place or column differ by only one unit.
b. A type of cyclic unit-distance binary code evolved from the 4 -word, 2 -bit unit distance code ( \(00,01,11,10\) ) according to the following rule:

To construct an ( \(n+1\) )-bit reflected binary code from an n-bit reflected binary code, write the n-bit code twice in sequence, first in forward and then in reverse sequence of code words. Prefix an extra bit to each word, assigning the value 0 to the forward version and the value 1 to the backward version of the n-bit code.

ILLEGAL ADDRESS MODI FICATI ONS: None

ILLEGAL REPEATS: RPL
INDICATORS: Zero - If \(C(A)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A)_{0}=1\), then \(O N\); Otherwise, OFF
An Illegal Procedure fault occurs if an illegal repeat is used.
\begin{tabular}{|l|l|l|}
\hline LARn & Load Address Register \(n\) & 76 n (1) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\(\frac{1}{} \frac{16}{} \frac{16}{}\)

OPERATING MODES: AnY
SUMMARY: NS Mode
For \(n=0,1, \ldots, 7\) as determined by op code
\(C(Y)_{0-23} \rightarrow C(A R \underline{n}) ; C(Y)\) unchanged
ES Mode
For \(n=0,1, \ldots, 7\) as determined by op code \(C(Y) \rightarrow C(A R \underline{n}) ; C(Y)\) unchanged

ILLEGAL ADDRESS MODI FICATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE:

\begin{tabular}{|l|l|l|}
\hline LAREG & Load Address Registers & 463 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & LAREG & LOCSYM,R,AR
\end{tabular}

OPERATING MODES: Any
SUMMARY:
NS Mode
\(C(Y, Y+1, \ldots, Y+7)_{0-23} \rightarrow C(A R O, A R 1, \ldots, A R 7)\)
ES Mode
\(C(Y, Y+1, \ldots, Y+7) \rightarrow C(A R O, A R I, \ldots, A R 7)\)
EXPLANATION: The hardware assumes that the lower 3 bits of address \(Y=000\)
and the 8 words beginning from the 8 -word boundary are
accessed. No check is performed to determine whether the
lower 3 bits of \(Y=000\). Location \(Y\) must be forced to a
multiple of 8 by entering an 8 in column 7 of the statement
that defines \(Y\), or by using the EIGHT pseudo-operation.

ILLEGAL ADDRESS
MODI FICATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

\section*{EXAMPLE:}


\begin{tabular}{|c|c|c|}
\hline LCAQ & Load Complement into AQ-Register & 337 (0) \\
\hline FORMAT: & Single-word instruction format (see Figure 8-1) & \\
\hline OPERATING MODES: & Any & \\
\hline SUMMARY: &  & \\
\hline EXPLANATION: & This instruction changes the number to its negati while moving it from \(Y\)-pair to \(A Q\). The operation by forming the two's complement of the string of overflow condition exists if \(C(Y)-\) pair \()=-2 * * 71\). & (if \(\neq 0\) ) is executed bits. An \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & DU, DL, CI, SC, SCR & \\
\hline ILLEGAL REPEATS: & None & \\
\hline \multirow[t]{3}{*}{I NDI CATORS:} & Zero - If \(\mathrm{C}(\mathrm{AQ})=0\), then ON ; otherwise, & \\
\hline & Negative - If \(C(A Q)_{0}=1\), then \(O N\); Otherwise, & \\
\hline & Overflow - If range of \(A Q\) is exceeded, then \(O\) & \\
\hline NOTE: & An Illegal Procedure fault occurs if illegal addr modifications are used. & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline LCON & Load Connect Table & \(016(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY: \(\quad C(Y, Y+1, Y+2, Y+3 \quad->C\) (Connect Table)
\(C(Y+4, Y+5, Y+5, Y+7) \rightarrow(S e c o n d a r y\) Connect Table)
EXPLANATION: \(\quad\)\begin{tabular}{l} 
The connect table is located in the CPU scratch pad memory at \\
locations 74-77. The secondary connect table is at locations \\
\(0-3 . ~(R e f e r ~ t o ~ t h e ~ d e s c r i p t i o n ~ o f ~ C I O C ~ i n ~ t h i s ~ s e c t i o n) ~\).
\end{tabular}

\section*{ILLEGAL ADDRESS}

MODIFICATIONS: DU, DL, CI, SC, and SCR
ILLEGAL REPEATS: RPD, RPL, and RPT
INDICATORS: None affected
NOTES: \(\quad\). An IPR fault occurs if this instruction is executed in Slave or Master mode.
2. An IPR fault occurs if illegal address modification or an illegal repeat is used.
3. The SCPR tag 07 instruction stores the connect table.
\begin{tabular}{|l|l|l|}
\hline LCPR & Load Central Processor Register & 674 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master Mode
SUMMARY:
The operation has several forms depending upon the tag field:
\(C(Y) \quad \rightarrow->C(C P U\) Register \()\)
Operand \(\rightarrow->C\) (CPU Register)
\(C(A) \quad->C(P T W A M)\)
Tag C(y) Bits CPU Reqister
02 18, 21, 23-25 -->Cache Mode Register 34-35 -->Lockup Fault Register
\(04 \quad 0-35 \quad-->C P U\) Mode Register
11 0-17 -->Port Configuration Register
12 5-35 -->Real Address Trap Register
13 33-35 \(\quad->\) CPU Number Register
14 0-35 -->Virtual Address Trap Register
Tag Operand CPU Reqister
\(03 \quad 0-35=0 . .0\} \rightarrow\) History Registers \(59-99=0 . . .0\}\)
\(07 \quad 0-35=1 \ldots 1\} \quad->\) History Registers \(59-99=1 \ldots 1\}\)
(Refer to Section 4 for register format.)

The following tag loads the contents of the PTWAM directory from the A-register. The entry location is specified by the \(Y\) address field in the instruction.
\begin{tabular}{lllll} 
Tag & Column & Row & \(\frac{C(A) \text { Bits }}{}\) & \\
\(Y_{11-16}\) & \(Y_{17}\) & 28,29 & Entry \\
PTWAM Directory
\end{tabular}

EXPLANATION: This instruction provides the capability to load the Central Processor registers. The registers are selected by the instruction tag field. The operation has several forms as indicated under summary.

For LCPR Tag 02, cache is flushed when bit 18 is set to the enable state and when a cache mode changes from disable to enable. If an enable condition corresponding to bits 21,24 , and 25 requires a cache flush, software must manipulate bit 18 to cause a cache flush.

For LCPR tag 17, if bit 29 is \(\mathrm{ON}, \mathrm{C}(\mathrm{AR})\) is added to the Y field and the sum forms the entry select. The full virtual address development is not used.

The real and virtual address trap values are also loaded into processor scratch pad at locations 66,67.

ILLEGAL ADDRESS
MODIFICATIONS: None. Tag field defines function.
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None
NOTES: \(\quad\) 1. Attempted execution of LCPR in the Slave or Master mode results in a Command fault.
2. An Illegal Procedure fault occurs if an illegal tag field or an illegal repeat is used.
3. See the SCPR instruction for selecting the central processor registers to be set.


\begin{tabular}{|l|l|l|}
\hline LDA & Load A-Register & \(235(0)\) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(C(Y) \longrightarrow C(A) ; C(Y)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS: None
ILLEGAL REPEATS: NOne
I NDI CATORS: Zero - If \(C(A)=0\), then \(O N\); Otherwise, OFFNegative - If \(C(A)_{0}=1\), then \(O N\); otherwise, \(O F F\)
\begin{tabular}{|c|c|c|}
\hline LDAC & Load A-Register and Clear & 034 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline SUMMARY: & \multicolumn{2}{|l|}{\(C(Y) \rightarrow C(A) ; 0 . .0 \rightarrow C(Y)\)} \\
\hline EXPLANATION: & \multicolumn{2}{|l|}{This instruction is used for a gating operation in multiple CPU systems. Execution of the next instruction is delayed until the cache-flush request applied to all CPUs has completed.} \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & \multicolumn{2}{|l|}{DU, DL, CI, SC, SCR} \\
\hline ILLEGAL REPEATS: & \multicolumn{2}{|l|}{None} \\
\hline \multirow[t]{2}{*}{I NDI CATORS:} & \multicolumn{2}{|l|}{Zero - If \(C(A)=0\), then \(O N\); Otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(C(A)_{O}=1\), then ON ; Otherwise, OFF} \\
\hline NOTE: & \multicolumn{2}{|l|}{An Illegal Procedure fault occurs if illegal address modification is used.} \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline LDAQ & Load AQ-Register & 237 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad C(Y\)-pair \() \rightarrow C(A Q) ; C(Y\)-pair \()\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|l|l|l|}
\hline LDAS & Load Argument Stack Register & 770 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY:
\(C(Y\)-pair \() \rightarrow C(A S R) ; C(Y-\) pair \()\) unchanged
EXPLANATION:
A descriptor is fetched from even/odd memory locations \(Y\) and \(Y+1\) and the following checks are performed on the descriptor:
a. Type field \(T=1\).
b. Base and bound are modulo 2 words (the three least significant bits of base must be zeros; the three least significant bits of bound must be ones if flag bit 27 is 1).

If these conditions are met, the descriptor is loaded into the argument stack register (ASR) and, in addition, the bound is loaded into the High Water Mark Register (HWMR). During ASR loading, bits 0-6 of the ASR bound field are forced to zero by the processor instead of being loaded from the memory operand. If flag bit 27 of the operand descriptor is zero, the entire bound field is forced to zero, regardless of any value the operand descriptor bound field may contain, and the bound check is bypassed.
(Refer to the description of the PAS instruction for further information concerning the HWMR.)

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
- Illegal address modifications
o Illegal repeats
O Segment descriptor type field \(T\) is not 1
o If the base and bound limits of the operand descriptor are not modulo 2 words.

O If flag bit \(27=1\) (bound valid) and the bound is not modulo two words
2. If the processor is in Slave or Master mode, the execution of this instruction causes an Command fault.

\section*{EXAMPLE:}
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}
* ROUTINE TO LOAD REGISTERS - ASR, PSR, DSAR
* CALLING TSX Z,RDSPRG

\section*{POST LOST PO,Z}

RDSPRG EQU
LDP PO,.SSR,DL *safe store frame access
LDP PO,.CTYP,DL *change type
LDDSA .WDSAR,,PO *DSAR
LDAS .WASR,,PO *ASR
LDPS .WPSR,,PO *PSR
TRA ,Z *OR
\begin{tabular}{|l|l|l|}
\hline LDCR & Load Complement Register from Register & 431 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{array}{ll}
0 & 0 \\
3 & 4
\end{array}
\] & \multicolumn{2}{|c|}{\[
\begin{array}{r}
11 \\
78 \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{rrrrr}
2 & 2 & 2 & 3 & 3 \\
7 & 8 & 9 & 1 & 2 \\
\hline
\end{array}
\]} \\
\hline RI & Not Used & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}
CODING FORMAT: \begin{tabular}{llll}
1 & 8 & 16 \\
& & LDCR & \(R 1, R 2\)
\end{tabular}

OPERATING MODES: Executes in ES mode only.
SUMMARY: \(\quad R 1, R 2=0,1,2,3,4,5,6,7, A, Q\)
\(-C(R 2)-->C(R 1)\)
\(C(R 2)\) unchanged
ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); Otherwise, OFF
Negative - If \(C(R I)_{0}=1\), then \(O N\); otherwise, \(O F F\)
Overflow - If the range of RI is exceeded, ON .
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|c|c|c|}
\hline LDDn & Load Descriptor Register \(\underline{n}\) & \(67 \underline{n}\) (1) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES:
Any
EXPLANATION:
This set of eight instructions provides the capability of loading a descriptor register (DRn) with a new descriptor or modifying the descriptor currently contained in DRn. The segment type referenced by the generated address determines the function to be executed.

In this discussion, DRn represents the specified descriptor, whereas, DRm represents the descriptor register indicated by the \(y\) field that is used to load a new segment descriptor.

When the instruction word bit \(29=1\) and the descriptor register specified by bits 0,1 , and 2 of the \(y\) field includes a type \(T=1\) or 3 segment descriptor, the segment descriptor is loaded into the DRn from the segment descriptor segment specified by DRm.

When the instruction word bit \(29=1\) and the type for the segment descriptor in DRm is \(T=0,2,4,6,12\), or 14 , or when the instruction word bit \(29=0\), a vector operation is performed.

Descriptions of the two types of operations follow. An IPR fault occurs when \(D R m\) includes a type \(T=7-11,13\), or 15 segment descriptor.

Instruction Word Bit \(29=1\); DRm Type \(T=1\) or 3
The segment descriptor from the segment descriptor segment indicated by DRm is loaded into DRn. When the effective address is generated, only \(R\) type modification and DU/DL modification are permitted. The effective address is the offset from the segment descriptor segment indicated by DRm. The segment descriptor from the even/odd location indicated by this address is loaded into DRn and the same checks are performed as for any normal memory reference.
- A check is made to determine whether a segment is present and whether read is permitted.
o A bound check is made.
The housekeeping bit for that page must be ON because the segment descriptor segment is referenced. If it is OFF, the instruction execution is terminated and a Security Fault, Class 1 occurs. The housekeeping page access for access of the segment descriptor is not dependent upon the CPU mode; it may also be executed in Slave mode.

The \(A R \underline{n}\) and \(S E G I D \underline{n}\) which correspond to the \(D R n\) are affected as follows:
- \(A R \underline{n}\) is set to zero.
- SEGIDn is set to be self-identifying, i.e., \(S=0, D=177 n\).

Instruction Word Bit \(29=0\); DRm Type \(T=0,2,4,6,12\), or 14
The memory operand vector, consisting of one or two double-words determines the operation to be performed by the instruction. When this vector is obtained from memory, all address modification is permitted except for \(D U, D L, S C, S C R\), and \(C I\).
1. VECTOR FORMAT
a. Vector for Standard Seqment Descriptor, Super Seqment
Descriptor

The contents of bits 29-33 (the \(V\) field) determine the function to be performed as follows. (XXX for bits indicates that these bits are ignored.)
\(\mathrm{V}=00 \mathrm{xXX}\) Copy: 2-word vector
Copy (load) the selected segment descriptor into DRn. SEGIDn is set to indicate the location from which the segment descriptor was obtained; ARn is set to zero.
\(\mathrm{V}=01 \mathrm{XXX}\) Normal Shrink: 2-word vector
Shrink the selected segment descriptor and load it into DRn. SEDIDn is set to indicate \(D R n\); \(A R n\) is set to zero.
\(\mathrm{V}=10000\) Extended Shrink: 4-word vector
\(\mathrm{V}=10001\) Special Extended Shrink: 4-word vector
Shrink the selected segment descriptor with the 4 -word vector and load it into DRn. SEGIDn is set to indicate DRn; \(A R n\) is set to zero. (Refer to details below for difference between Extended Shrink and Special Extended Shrink.)
\(\mathrm{v}=\) IIXXX Data Stack Shrink: 2-word vector
Use DSDR and DSAR to generate the data stack segment descriptor; load this segment descriptor into \(D R n\). DSAR is updated and ARn is set to zero. SEGID is set to indicate DR .


The contents of bits 29-33 determine the function to be performed with the format illustrated above as follows:

V = 10100 Normal Shrink with Type Change
Shrink the selected segment descriptor ( \(T=12\) or 14) and change to a Standard Segment Descriptor. SEGIDn is set to indicate DRn ; ARn is set to zero.
\(\mathrm{v}=10101\) Normal Shrink with No Type Change
Shrink the selected segment descriptor ( \(T=12\) or 14). SEGIDn is set to indicate \(D R n\); \(A R n\) is set to zero.
\(v=10110\) Extended Shrink with Type Change
Shrink the selected segment descriptor ( \(T=12\) or 14), by using a subscript, and change to a Standard Segment Descriptor. SEGIDn is set to indicate DRn; ARn is set to zero.
\(\mathrm{V}=10111\) Extended Shrink with No Type Change
Shrink the selected segment descriptor ( \(T=12\) or 14 ) by using a subscript. SEGIDn is set to indicate DRn; ARn is set to zero.
\(V=10010\) Normal Base Shrink with No Type Change
Shrink the base of a selected segment descriptor (T \(=0,2,12,14\) ) and reduce the bound by as much as the base shrinkage. The type remains unchanged, SEGID is set to indicate DRn; ARn is set to zero.

V \(=10011\) Extended Base Shrink with No Type Change
The same as the normal base shrink, except that the subscript is used. SEGIDn is set to indicate DRn and \(A R \underline{n}\) is set to zero.
2. SHRINK FOR STANDARD AND SUPER SEGMENT DESCRIPTORS
a. \(\underline{V}=00 \times X X\) Copy (bits indicated by \(X\) ignored)

The \(S\) and \(D\) fields of the vector indicate the location of the segment descriptor to be loaded into DRn. Definition of these two fields follows.

When \(S=0\) :
For \(D=0000\) through 1757 (octal), the descriptor is loaded from the parameter segment and \(D\) is used as an index to the desired descriptor. The value in D is the number of the descriptor to be loaded and can be treated as a modulo 8 byte index; that is, \(D\) can be converted to a byte address by appending three zeros as the three least-significant bits.

D is bound checked against the PSR (parameter Segment Register) bound field. If D > PSR bound, a Bound fault occurs. IF D \(<=\) PSR bound, \(D\) is added to the PSR base and is used as the segment descriptor address. This address is used to obtain the segment descriptor which is then loaded into DRr.

For \(D=1760\) through 1777 (octal), the descriptors referenced by S, D are contained in selected registers and copied to the DRn.
\begin{tabular}{|c|c|}
\hline \(D=1760\) & Undefined, IPR fault \\
\hline \(D=1761\) & Change Descriptor Type Field in DRn \\
\hline \(D=1762\) & Instruction Segment Register (ISR) \\
\hline \(D=1763\) & Data Stack Descriptor Register (DSDR) \\
\hline \(D=1764\) & Safe Store Register (SSR) \\
\hline \(D=1765\) & Linkage Segment Register (LSR) \\
\hline \(D=1766\) & Argument Stack Register (ASR) \\
\hline \(D=1767\) & Parameter Segment Register (PSR) \\
\hline \(D=1770\) & DRO, Descriptor Register 0 \\
\hline \(D=1771\) & DRI, Descriptor Register 1 \\
\hline \(D=1772\) & DR2, Descriptor Register 2 \\
\hline \(D=1773\) & DR3, Descriptor Register 3 \\
\hline \(D=1774\) & DR4, Descriptor Register 4 \\
\hline \(D=1775\) & DR5, Descriptor Register 5 \\
\hline \(D=1776\) & DR6, Descriptor Register 6 \\
\hline \(D=1777\) & DR7, Descriptor Register 7 \\
\hline
\end{tabular}

NOTE: When \(S=0\) with \(D=1761\) (octal) and the processor is in the Privileged Master mode, if the descriptor contained in \(\operatorname{DRn}\) is type 1 or 3 , the type is changed to 0 or 2, respectively. SEGIDn is set to be self-identifying. However, if the descriptor is not type 1 or 3, no fault occurs and no operation is performed.

When \(S=0\) with \(D=1761\), 1763 , or 1764 (octal), a command fault occurs unless the CPU is in the Privileged Master mode.

\section*{When \(S=2\)}

The Dth descriptor of the current argument segment is selected. A relative byte offset is formed by extending the \(D\) field by 3 zeros. \(D\) is bound-checked against the ASR bound field. If \(D>\) the ASR bound, a bound fault occurs. If \(D<=\) the bound, \(D\) is added to the ASR base, and the segment descriptor is obtained with this address and then loaded into DRn.

\section*{When \(S=1\) or 3}

The Dn descriptor of the current linkage segment is selected. A relative byte offset is formed by extending the \(D\) field by three zeros. \(D\) is bound-checked against the LSR bound field. If D > bound. a Bound fault occurs. If \(D<=\) the bound , D is added to the LSR base, and the segment descriptor is obtained with this address and then loaded into DRn.

For all values of \(S\), the loading of DRn affects the nth address register (ARn) and the nth segment identity register (SEGIDㅡㅡㅇ as follows:
- \(A R \underline{n}\) is set to zero.

O If DRn was loaded from another \(D R\) or the instruction segment register (ISR), the associated segment identity content is transferred to SEGIDn; otherwise, SEGIDn is set to the \(S\) and \(D\) value contained in the vector. When \(S=0\) and \(D=1761\) (octal), SEGID \(\underline{n}\) is set to be self-identifying.

0 If an IPR or an Bound fault occurs, DRn, ARn, and SEGIDn are not changed.
b. \(\mathrm{V}=01 \mathrm{XXX}\) Normal Shrink

When bits 29 and 30 of the first word in the vector are 01, the specified segment descriptor is obtained, the shrink operation is performed, and the descriptor is then loaded into DRn as with copy. When \(S=0\) and \(D=\) 1761 (octal) in the Privileged Master mode, the segment descriptors for type \(T=1\) or 3 are changed to \(T=0\) or 2, respectively. The shrink operation is then performed.

In order to perform the shrink operation, the segment descriptors indicated by \(S\) and \(D\) must be Standard or Super Segment descriptors. An IPR fault occurs if \(T=\) 5 or 7 - 15. If a fault, such as a Bound fault, occurs during the shrink operation, DRn, SEGIDn, and ARn are not changed.

\section*{Standard Seament Descriptors}

With standard segment descriptors, the shrink operation is performed as follows.
- The vector BASE ADDER and SIZE fields are the relative values for the selected segment descriptor base and bound fields. The following check is performed for these values.

BASE ADDER + SIZE <= bound
Bound fault occurs with carry.
A Bound fault occurs when the sum of the BASE ADDER and SIZE exceeds the bound or when carry occurs with this addition. Flag bit 27 is not checked.
o When the check is terminated, a new base and bound are generated.

New Base = old base + BASE ADDER
Bound fault occurs with carry.
New Bound = size
The new base and bound are loaded into DRn.
- The vector flag field indicates the attributes given to the segment. It is combined with the flag field of the selected segment descriptor to generate a new flag field. The permission conditions for these new flags are such that they are not increased from the previous conditions (i.e., a bit-by-bit logical AND operation of two flag fields takes place). A fault does not occur even if the vector permission conditions are greater than those for the segment descriptors. The result produced by the combination of these two flag fields is loaded into the DRn flag field. As the type \(T=2\) or 3 segment descriptor flag field are three bits in length, the AND operation is performed for these three bits and the corresponding three bits from the vector.

The corresponding \(A R \underline{n}\) is set to zero.

SEGIDn is set to be self-identifying (DRn); for example, when this instruction references DR3 (LDD\#), SEGID3 is set as follows:
\begin{tabular}{|c|c|}
\hline 00 & 17738 \\
\hline TwO Bits & Ten Bits \\
\hline
\end{tabular}

\section*{Super Seqment Descriptors}

When shrink operation is performed for a super segment descriptor, a standard segment descriptor is generated. Type \(T=4\) super segment descriptor becomes type \(T=0\) standard segment descriptor, and type \(T=6\) super segment descriptor becomes type \(T=2\) standard segment descriptor.

The shrink operation is performed as follows:
- A check is performed to determine whether the following expression is satisfied.

Location + (BASE ADDER + SIZE) \(<=\) bound
No fault with carry
Bound fault occurs with carry
Flag bit 27 is not checked.
If this check is passed, a new base and bound are generated.

New base \(=\) base + (location + BASE ADDER) Bound fault occurs with carry

Bound fault occurs with carry
The processing is described in the diagram that follows relative to the base and bound fields of the selected descriptor.


The new bound = SIZE. The new base and size field from the vector are loaded in the base and bound field of DRn.

The new flags field is formed in the same manner as for the standard descriptor. SEGIDn is set as for the standard descriptor shrink; ARn is zero-filled.
c. \(V=10000\) Extended Shrink

For extended shrink operations, the same conditions which exists for normal shrink operations must be satisfied. If a fault occurs during a shrink operation, \(D R n, A R n\), and SEGIDn remain unchanged.

\section*{Standard Segment Descriptors}

A 4-word vector subscript (SCPT) is used when the new segment descriptor base and bound are generated.
- The following check is performed.
(BASE ADDER + SCPT) + (SIZE - SCPT) <= bound
Bound fault occurs with borrow

Bound fault occurs with carry
Carry is ignored; a negative value is permitted as the BASE ADDER (i.e., a very large positive value).

O If this check is passed, a new base and bound are generated.


The new base and bound are loaded into DRn.
As described in the discussion on normal shrink of a standard segment descriptor, a new flag field is generated. SEGIDn and \(A R n\) are set in the same way.

\section*{Super Seament Descriptors}

The SCPT field is used as described in the discussion on standard segment descriptors.

The following check is performed.


Carry is ignored.
Bound fault occurs with carry.
If this check is passed, a new base and bound are generated.

New Base = base + (location + (BASE ADDER + SCPT))
_Carry is ignored.

Bound fault occurs with carry.

Bound fault occurs with carry.
New bound = SIZE - SCPT
Bound fault occurs with borrow.
The new base and bound are loaded into DRn.
- A new flag field is generated as with a standard segment descriptor.
- DRn type \(T\) is set as follows.
1) If old \(T=4\), then new \(T=0\)
2) If old \(T=6\), then new \(T=2\).
- The corresponding ARn is set to zero.
- SEGIDn is set to be self-identifying (DRn). The flag bit 27 of the selected segment descriptor is not checked.

\section*{d. \(v=10001\) Special Extended Shrink}

The differences between the special extended shrink and the extended shrink ( \(\mathrm{V}=10000\) ) are as follows.

If the type \(T\) of the fetched segment descriptor is not equal to \(0,1,2\), or 3 , an IPR fault occurs. The SIZE field (bits \(0-17\) ) of the vector is ignored, and the following check is made.

BASE ADDER + SCPT <= old bound _Carry is ignored.

A new base and bound are created as follows. New base = old base - (BASE ADDER + SCPT) Carry is ignored Bound fault occurs if a borrow is generated.

New bound = old bound - (BASE ADDER + SCPT)
|_Carry is ignored
Bound fault occurs if a borrow is generated.

\section*{e. \(V=11 X X X\) Data Stack Shrink}

When bits 29 and 30 of the first word in the vector are 11, the instruction performs the data stack shrink operation. The second word in the vector is ignored. DSDR, DSAR, and the SIZE and flag field of the first word in the vector are used to generate the new segment descriptor.
- The value in the SIZE field of the vector is checked to determine whether the area between the location currently specified by the DSAR and the value specified by the DSDR bound is equal or greater than the SIZE field. The lower three bits of the vector SIZE field are set to 1 to indicate an even-word boundary (i.e., it is rounded to a double-word expression as the DSAR always specifies an even-word boundary.) DSAR + SIZE (rounded-up) \(<=\) DSDR bound is then checked. If the left portion of this expression exceeds the DSDR bound, or if carry occurs as a result of the addition to the left, a Bound fault is generated. In this case \(D R \underline{n}, A R n\), and SEGIDn are not changed.

O If this check is passed, the DSAR content is added to the DSDR base and a new base is generated. If carry occurs, a bound fault occurs and the register content is not changed.
- The new base (DSAR + DSDR base) is then loaded into the DRn base field and the vector SIZE (before rounding) is loaded into the DRn bound field.
- The new flag field values are generated from the vector flag field and the DSDR flag field following the same method as that described for normal shrink of standard segment descriptors.
- The content of the DSDR W and T fields are moved to the DRn W and T fields.
- The corresponding ARn is set to zero.
- SEGIDn is set to be self-identifying (DRn), as with normal shrink.
- The following value is loaded into DSAR.

New DSAR = DSAR + SIZE (rounded-up) + 1 (byte)
As wraparound is not permitted for the DSAR, a bound fault occurs if carry occurs with the above addition.
3. SHRINK FOR EXTENDED SEGMENT DESCRIPTORS
a. \(\underline{V}=10100\) Normal Shrink with Type Change

The segment descriptor indicated by the S, D fields of a vector is fetched in the same way as by the copy function. If the type \(T\) of the fetched segment descriptor is not 12 or 14, an IPR fault occurs. For a valid segment descriptor, the shrink operation is performed as follows.
- The following check is made.

12 bits
BASE ADDER + SIZE <= bound (11............)
If the sum of the BASE ADDER and SIZE exceeds the value obtained by extending the bound of the fetched segment descriptor 12 "l" bits to the right, or if the addition produces a carry from the most significant bit, a bound fault occurs.
o After this check, a new base and bound are created.
New base \(=\) old base + BASE ADDER
Bound fault occurs if carry is generated.

New bound \(=\) SIZE
- A new flag field is created in the same way as for \(\mathrm{v}=01 \mathrm{XxX}\) normal shrink.
- A new type \(T\) is set as follows.

If old \(T=12\), then new \(T=0\).
If old \(T=14\), then new \(T=2\).

O SEGIDn and ARn are set in the same way as for normal shrink.
b. \(\underline{V}=10101\) Normal Shrink with No Type Change

The segment descriptor indicated by the \(S, D\) fields of a vector is obtained in the same way as for the copy function. An IPR fault occurs if the type \(T\) of the fetched segment descriptor is not 12 or 14 . For a valid descriptor, the shrink operation is performed as follows.

12 bits
BASE ADDER + (SIZE 00.......0+base lower-order 12 bits)
12 bits
<= bound ll.........l
where the base denotes the value of the base field of the fetched segment descriptor.

First, the sum of the value obtained by extending the SIZE 12 bits to the right and the low-order 12 bits of the base is obtained. If this sum plus the BASE ADDER exceeds the value obtained by extending the bound of the descriptor 12 bits to the right, or if a carry is generated by the addition, a Bound fault occurs.
- After the check, a new base and bound are created.

New base \(=\) old base + BASE ADDER
Bound fault occurs if carry is generated.

New bound \(=\) SIZE
- SEGIDn and \(A R \underline{n}\) are set in the same way as for normal shrink.

\section*{c. \(\underline{V}=10110\) Extended Sirink with Type Change}

The segment descriptor indicated by the \(S, D\) fields of a vector is obtained in the same way as for the copy function. An IPR fault occurs if the type \(T\) of the fetched segment descriptor is not 12 or 14 . For a valid segment descriptor, the shrink operation is performed as follows.
- The following checks are made on the BASE ADDER and SIZE fields of the vector.

12 bits
(BASE ADDER + SCPT) \(+(S I Z E-S C P T)<=\) bound \(11 \ldots . . .1\)
Bound fault occurs if a borrow is generated.

Bound fault occurs if
a carry is generated

Carry is ignored.
- After the check, a new base and bound are created.

New base \(=\) old base \(+(\) BASE ADDEER + SCPT \()\)
Carry is
ignored.
Bound fault occurs if a carry is generated.

New bound \(=\) SIZE - SCPT
Bound fault occurs if a borrow is generated.
- A new flag field is created in the same way as for a normal shrink ( \(V=01 X X X\) ).
o A new type is set as follows.
If old \(T=12\), then new \(T=0\).
IF old \(T=14\), then new \(T=2\).
- SEGIDn and \(A R \underline{n}\) are set in the same way as for a normal shrink.

\section*{d. \(V=10111\) Extended Shrink with No Type Change}

The segment descriptor indicated by the S, D fields of a vector is obtained as for the copy function. An IPR fault occurs if the type \(T\) of the fetched segment descriptor is not 12 or 14. For a valid descriptor the shrink operation is performed as follows.
- The following check is made on the BASE ADDER and SIZE fields of the vector.
(BASE ADDER + SCPT)
Carry is ignored.
12 bits


Bound fault occurs if a carry is generated.
12 bits
<= bound 11......... 1
First, the sum of the value obtained by extending SIZE 12 bits to the right and the low-order 12 bits of the base of the fetched segment descriptor is obtained. The difference between this sum and SCPT is obtained. The difference is added to the sum of the BASE ADDER and SCPT.

Second, this sum is compared to the value obtained by extending the bound of the fetched descriptor 12 bits to the right. This operation is illustrated as follows.


If a carry is generated, Bound fault occurs.
- After the check, a new base and bound are created.


*1: (Old base + BASE ADDR) low-order 12 bits 12 bits
*2: SIZE Il.......... - (old base + BASE ADDER) low 12 bits Flag fields are handled as a normal shrink.
o A new type \(T\) is the same as the original (old) type \(T\).
- SEGID \(\underline{n}\) and \(A R \underline{n}\) are set in the same way as for normal shrink.

\section*{e. \(V=10010\) Normal Base Shrink with No Type Change}

The segment descriptor indicated by the S, D fields of a vector is obtained in the same way as for the copy function. An IPR fault occurs if the type \(T\) of the fetched segment descriptor is not \(0,2,12\), or 14.

The SIZE field of the vector is ignored in the processing for a valid descriptor illustrated below.
- The following check is made on the BASE ADDER of the vector.

16 bits
BASE ADDER <= 00......... 0 bound
If the condition in the above check is not met, a Bound fault occurs.
- After the check, a new base and bound are created as follows.

New base = old base + BASE ADDER
Bound fault occurs if a carry is generated.

16 bits
New bound \(=\left[00 \ldots \ldots . .0\right.\) bound - BASE ADDER \(^{16-35}\)
- A new flag field is created the same as for a normal shrink ( \(\mathrm{v}=01 \mathrm{XXX}\) ).
- A new type \(T\) is the same as the original (old) type T.
- SEGIDn and ARn are set in the same way as for a normal shrink.

For a segment descriptor with \(T=12\) or 14 , the shrink operation is performed as follows.
- The following check is made on BASE ADDER of the vector.

4 bits \(\quad 12\) bits
BASE ADDER+baselow-ord 12 bits \(=0000\) bound \(11 . . . .1 \mid\)
Bound fault occurs if a carry is generated.
where the low-order 12 bits of base are the low-order l2-bits of the base field of the fetched segment descriptor.

If the above condition is not met, a Bound fault occurs.
- After the check, a new base and bound are created as follows.

New base = old base + BASE ADDER
Bound fault occurs if a carry is generated.

> 4 bits \(\quad 12\) bits
> \([(0000\) old bound \(11 \ldots \ldots . .1\)
> - old base low-order i2 bits \()\)
> - BASE ADDER \(]_{4-23}\)
- A new flag field is created in the same way as for a normal shrink ( \(V=01 X X X\) ).
- The new type \(T\) is the same as the original (old) type T.
- SEGIDn and ARn are set in the same way as for the normal shrink.
f. \(V=10011\) Extended Base Shrink with No Type Change

The segment descriptor indicated by the S, D fields of a vector is located in the same way as for the copy function. An IPR fault occurs if the type \(T\) of the fetched descriptor is not \(0,2,12\), or 14 .

The SIZE field of the vector is ignored in the processing described below.

For a segment descriptor with \(\mathrm{T}=0\) or 2, the shrink operation is performed as follows.
- The following check is made on the BASE ADDER and the SCPT of the vector.

16 bits
BASE ADDER + SCPT<= 00.......... 0 bound
__Carry is ignored.
If these conditions are not met, a Bound fault occurs.
- After the check, a new base and bound are created as follows.

New base \(=\) old base + (BASE ADDER + SCPT \()\)
Bound fault occurs if a carry
is generated.
16 bits
New bound \(=00 \ldots \ldots . . .0\) bound - (BASE ADDER + SCPT) 16-35

Carry is ignored. \(\qquad\)
A new flag field is created in the same way as for a normal shrink ( \(V=01 X X X\) ).

The new type \(T\) is the same as the original (old) type T.

SEGIDn and ARn are set in the same way as for normal shrink.

For a segment descriptor with \(T=12\) or 14 , the shrink operation is performed as follows.
- The following check is made on the BASE ADDER and SUBSCRIPT (SCPT) of the vector.
(BASE ADDER + SCPT) + base low-order 12 bits Bound fault occurs if a carry is generated.

Carry is ignored.
4 bits
12 bits
\(<=0000\) bound ll.........l * (Referred to by NOTE below.)

Where the base low-order 12 bits are the low-order 12 bits of the base field of the fetched segment descriptor. If this condition is not met, a bound fault occurs.
- After the check, a new base and bound are created as follows.

New base \(=\) old base + (BASE ADDER + SCPT \()\)
Carry is ignored.
Bound fault occurs if a carry is generated.

4 bits 12 bits
New bound \(=\) [(0000 old bound ll.........]
old base low-order 12 bits)
- (BASE ADDER + SCPT) \(]_{4-23}\)

Carry is ignored.
Bound fault occurs if a borrow is generated.

NOTE: This Bound fault will never occur if the starred (*) check condition above has been met.
- A new flag field is created in the same way as for a normal shrink ( \(V=01 X X X\) ).
- A new type \(T\) is the same as the original type \(T\).
- SEGIDn and ARn are set in the same way as for a normal shrink.

ILLEGAL ADDRESS
MODI FICATIONS:
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:

DU, DL, IR, RI, IT, CI, SC, SCR (See NOTES for explanation.)
1. Illegal Procedure (IPR) Faults can be caused by any of the following conditions:
a. Modifications RI, IR, IT, DU, and DL when the DRm segment descriptor type \(T=1\) or 3
b. Modifications DU, DL, CI, SC, SCR when the DRm segment descriptor type \(T=0,2,4,6,12\), or 14
c. Illegal repeats
d. Vector fields \(S=0\) and \(D=1760\) (octal)
e. If vector bits 29 and 30 are 01 or 10 and descriptor obtained is type \(\mathrm{T}=5\) or \(7-15\)
f. If a carry occurs when a \(T=4\) or 6 super descriptor is loaded into \(D R n\), and it is converted by hardware to a standard segment descriptor. (Refer to description of "Super Descriptors" in Section 3.)
g. When instruction word bit \(29=1\) and DRm segment descriptor is type \(T=5\) or \(7-11,13,15\)
2. Command Faults can be caused by any of the following conditions:
a. If the CPU is not in Privileged Master mode, when \(S=0\) and \(D=1761,1763\), or 1764 (octal)
b. If the CPU is not in Privileged Master mode, when bits 29 and 30 of the first word in the vector do not specify data stack shrink ( \(V=1 I X X X\) ) and the vector \(S\) and D fields specify DSDR

NOTE: When CPU is in the Privileged Master mode, the segment descriptor from DSDR is used to execute the specified operation. In this instance, DSDR and DSAR remain unchanged.
3. Bound Faults can be caused by any of the following conditions:
a. When \(S=0\) and \(D>P S R\) bound
b. When \(S=2\) and \(D>A S R\) bound
c. When \(S=1\) or 3 and \(D>L S R\) bound
d. When BASE ADDER + vector SIZE > DRn bound with shrink operation for standard descriptors
e. When DRn location + vector BASE ADDER + vector SIZE > DRn bound with shrink operation for super descriptors
f. When an illegal carry or borrow occurs while a base and bound are generated, while a size check is performed, or while a new DSAR is generated
g. In addition, general fault conditions also apply when segment descriptors and page tables are accessed. These conditions are noted in the individual vector procedures descriptions.
4. Security Fault, Class 1 can be caused by the following condition:
a. If the housekeeping bit of the page which includes the selected descriptor is OFF when a descriptor is loaded with the LDD instruction

LDDn

EXAMPLES:
Direct Load:
\begin{tabular}{llll}
1 & 8 & 16 & 32 \\
\hline & 0,7 & \begin{tabular}{l} 
Load DRO from location zero \\
of descriptor segment \\
framed by DR7 1770 \\
zeros \(\rightarrow\) ARO
\end{tabular}
\end{tabular}

Copy:
\begin{tabular}{llll}
1 & 8 & 16 & 32 \\
& \\
& LDDO & CPYDR7 & \begin{tabular}{l} 
COPY DR7 into DRO 1777-->SEGI D0 \\
zeros \(\rightarrow\) ARO
\end{tabular} \\
CRYDR7 CVEC & .DR7 &
\end{tabular}

Normal Shrink:
\begin{tabular}{llll}
1 & 8 & 16 & 32 \\
\hline & LDDO & BUFVEC \\
\(\bullet\) & \\
BUFFER BSS & 320 \\
BUFLEN EQU & *-BUFFER \\
BUFVEC VEC & .ISR,BUFFER,BUFLEN ,READ
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline LDDR & Load Double Register to Register Pair & 433 (I) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: 16
LDDR R1,,R2

OPERATING MODES: Executes in ES mode only
SUMMARY: \(\quad R 1, R 2,=0,2,4,6, A Q\)
\(C(\) R2-pair \() \rightarrow C(R 1-p a i r)\)
\(C(R 2)\) unchanged
ILLEGAL ADDRESS MODI FICATIONS:

None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I\)-pair \()=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I-p a i r)_{O}=1\), then \(O N\); otherwise, OFF
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|l|l|l|}
\hline IDDSA & Load Data Stack Address Register & 170 (1) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master Mode
SUMMARY: Bits \(0-16\) of \(C(Y) \rightarrow C(D S A R)\)
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: 'None affected
NOTES: \(\quad\) 1. The DSAR is a l7-bit register that holds an even-word address.
2. An IPR fault occurs if illegal address modifications and illegal repeats are executed.
3. If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.

EXAMPLE:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & & \\
& LDP & P,PSH,SD.PSH,DL \\
LDP & P,PSH,.CTYP,DL \\
& LDDSD & PH.ADS,,P.PSH \\
& STZ & TEMP,,P.DSR \\
LDDSA & TEMP,,P.DSR
\end{tabular}

2. If the processor is Master or Slave mode, the execution of this instruction causes a Command fault.

EXAMPLE:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{16}{*}{EXP} & LDP & PO,SD.PSH,DL & \\
\hline & LDD & PO,PH.USL, , PO & \\
\hline & LDP & PO, CTYP, DL & \\
\hline & ADLA & UL.ISR+1, ,P0 & \\
\hline & STA & S.ISR+1,QU,P4 & \\
\hline & LD & Pl,S.ISR,QU,P3 & Pl \(=\) sub-dispatch ISR \\
\hline & LDAS & S.APR, , P4 & load special registers \\
\hline & LDPS & S.APR, , P4 & \\
\hline & LDDSD & S.DSR, ,P4 & \\
\hline & LDDSA & SBDH & \\
\hline & LDSS & . KLSDS, PN*, P. KL & load SSR for sub-disp by processor number \\
\hline & STX6 & .KLPRG, 7, P. KL & set processor flags for sub-disp \\
\hline & SXL3 & .KLPRG, 7, P. KL & \\
\hline & LDD & P2,S.ENT, QU, P3 & P2 = entry descriptor to climb with \\
\hline & LCQ & =0204020, DL & \\
\hline & ANSQ & - QFST, 3, P6 & clear fault status bits \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline LDEAn & Load Extended Address \(\underline{n}\) & \(6 \ln (1)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
\(C(Y)\)--> location field of Descriptor Register (DRn)
ILLEGAL ADDRESS
MODI FICATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. This set of eight instructions enables the loading of the location field of a descriptor register (DRn) from memory address Y. The DRn must contain a super descriptor (type field T must be 4 or 6); otherwise, an IPR fault occurs.
2. If \(T=4\) or 6 , if a carry occurs when creating the base (DRn base+location field) or, if a borrow occurs when creating the bound (DRn bound-location field), an IPR fault occurs.
3. Any of the following conditions causes an IPR fault:
a. Illegal address modifications
b. Illegal repeats
c. If descriptor type field \(T\) of \(D R \underline{n}\) is not 4 or 6

\section*{EXAMPLE:}
\begin{tabular}{llll}
1 & 8 & 16 & 32 \\
\hline & & & \\
MSCN7 & NULL & & \\
& EAX2 & 1,2 & is defective memory table full? \\
& CMPX2 & 4,DU & yes \\
& TZE & ESCN & no \\
& LDA & .KLMSZ, KLS & no \\
& ANA & =O777777,DL & isolate real memory size \\
& AOS & ADDRS & advance page number \\
& CMPA & ADDRS & is this page the last? \\
& TZE & ESCN & yes \\
& LDEA & RMS,SUPAD & loading location field of super descriptor \\
& LDA & IK*4,DL & adjust byte \\
& ASA & SUPAD & \\
& TRA & MSCN2 & next page scan
\end{tabular}

1. The Tally Runout indicator reflects bit 25 of \(C(Y)\) regardless of what address modification is performed on the LDI instruction for tally operations.
2. Master Mode cannot be changed by the LDI instruction.
3. An Overflow Fault does not occur when the overflow indicator, exponent overflow indicator, or exponent underflow indicator is set ON via the LDI instruction, even if the overflow mask indicator is OFF.
4. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
5. Hexadecimal mode is controlled by bit 32 of the IR and bit 33 of the mode register.
6. The parity mask, bit 27, masks SCU interface parity errors and internal CPU parity errors in Master mode. In Slave mode, only SCU interface parity errors are masked. The test mode register control can be used to mask internal parity errors.
\begin{tabular}{|l|l|c|}
\hline LDO & Load Option Register & 172 (1) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1).
OPERATING MODES: Any. See Explanation below.
EXPLANATION: When the CPU is in Privileged Master mode:
Data Stack Clear Flag (DSCF) is loaded from C(Y) 18 . DSCF controls memory clear operation when data stack shrink is executed with the CLIMB instruction.
\(0=\) do not clear
1 = clear
Safe Store Bypass Flag (SSBF) is loaded from C(Y) 19. SSBF controls ICLIMB safe store bypass.

0 = bypass safe store
l = perform safe store
If the CPU is in Master or Slave mode, DSCF and SSBF are unchanged.

ILLEGAL ADDRESS MODIFICATIONS:

CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. Although this instruction is legal in all processor modes, the setting of the two flag bits occurs only in Privileged Master mode.
2. An IPR fault occurs if illegal address modification or illegal repeats are executed. 319

\section*{EXAMPLE:}
\begin{tabular}{llll}
1 & 8 & 16 & 32
\end{tabular}
* LOAD SAFE STORE REGISTER AND OPTION REGISTER; Privileged Master mode only
LDSS CPOSS
LDO \(=0200000\),DL SSBF ON
TRA MSFRM
SLVSS LDSS CPNOSS
LDO \(=0400000\),DL DSCF ON
-
\(\cdot\)
\begin{tabular}{|l|l|l|}
\hline LDPn & Load Pointer Register \(\underline{n}\) & \(47 \underline{n}\) (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
EXPLANATION: This set of eight instructions is similar to the LDDn instruction with the copy option; however, no vector is required and \(A R n\) may be loaded with a value other than all zeros.

Processing for these instructions differs between NS and ES modes.

NS Mode
If DU or DL modifications are not used
\(C(Y)_{0-23} \rightarrow C(A R n)\)
\(C\) (descriptor specified by \(S, D) \rightarrow C(D R n)\)
or the DRn type field is changed.
\(C(Y)_{24-35}\) interpreted as S,D field
If DU modification is used
\(\mathrm{Y}_{0-17} \rightarrow \quad \mathrm{C}(\mathrm{ARn})_{0-17}\)
\(00 . .0 \mathrm{C} \rightarrow(\mathrm{ARn})_{18-23}\)
00... 0 interpreted as S,D field

If DL modification is used
\[
00 \ldots 0 \rightarrow \quad C(A R n)_{0-17}
\]
\(Y_{0-5} \rightarrow C(A R n)_{18-23}\)
Y6-17 interpreted as S,D field

ES Mode
If DU or DL modifications are not used
\(C(Y)_{0-35} \rightarrow C(A R n)\)
\(C(\) descriptor specified by \(S, D) \rightarrow C(D R n)\)
or the DRn type field is changed.
\(C(Y+1)_{0-11}\) interpreted as S,D field
\(C(Y+1)\) 12-35 ignored
If DU modification is used
\(\mathrm{Y}_{16-33} \rightarrow \quad \mathrm{C}(\mathrm{ARn})_{0-17}\)
\(00 . .0\) - C(ARn \()_{18-35}\)
00... 0 interpreted as S,D field

If DL modification is used
\(Y_{0-21} \rightarrow \quad C(A R)_{14-35}\)
\(00 . .0 \rightarrow \quad C(A R n)_{0-13}\)
Y22-33 interpreted as S and D
In both the NS and ES modes, interpretation of the \(S\) and \(D\) fields and the corresponding operation is the same as that for the LDDn instruction vector \(S\) and \(D\) fields specified by the copy function. The descriptor is loaded into DRn . (When \(S=0\) and \(D=1761\), the type in DRn is changed; the value described with the LDDn instruction copy function is loaded into SEGIDn.)

The \(S\) and \(D\) fields of the pointer locate the descriptor to be loaded into \(\operatorname{DRn}\) as follows:

\section*{When \(S=0\) :}

For \(D=0000\) through 1757 (octal) and \(D<=P S R\) bound, the descriptor is loaded from the parameter segment and \(D\) is used as an index to the desired descriptor. The value in \(D\) is the number of the descriptor to be loaded and can be treated as a modulo 8 index; that is, \(D\) can be converted to a byte address by appending three zeros as the three least significant bits.

For \(D=1760\) through 1777 (octal), the descriptors referenced by \(S, D\) are contained in selected registers and copied to DRn.
\begin{tabular}{ll}
\(D=1760\) & Undefined, IPR fault \\
\(D=1761\) & Change Descriptor Type Field in DRn \\
\(D=1762\) & Instruction Segment Register (ISR) \\
\(D=1763\) & Data Stack Descriptor Register (DSDR) \\
\(D=1764\) & Safe Store Register (SSR) \\
\(D=1765\) & Linkage Segment Register (LSR) \\
\(D=1766\) & Argument Stack Register (ASR) \\
\(D=1767\) & Parameter Segment Register (PSR) \\
\(D=1770\) & DR0, Descriptor Register 0 \\
\(D=1771\) & DRI, Descriptor Register 1 \\
\(D=1772\) & DR2, Descriptor Register 2 \\
\(D=1773\) & DR3, Descriptor Register 3 \\
\(D=1774\) & DR4, Descriptor Register 4 \\
\(D=1775\) & DR5, Descriptor Register 5 \\
\(D=1776\) & DR6, Descriptor Register 6 \\
\(D=1777\) & DR7, Descriptor Register 7
\end{tabular}

NOTE: When \(D=1761\) (octal) and the processor is in Privileged Master mode, if the descriptor contained in \(D R \underline{n}\) is type 1 or 3, the type is changed to 0 or 2, respectively; however, if the descriptor is not type 1 or 3 , no change is made and no fault occurs.

When \(S=2:\)
The \(D \underline{n}\) descriptor of the current argument segment is selected. A relative byte offset is formed by extending the D field by 3 zeros.

\section*{When \(S=1\) or \(3:\)}

The Dn descriptor of the current linkage segment is selected. A relative byte offset is formed by extending the \(D\) field by 3 zeros.

For all values of \(S\), the loading of \(D R \underline{n}\) affects the nth address register ( \(A R \underline{n}\) ) and the nth segment identity register (SEGIDn) as follows:
a. ARn is set to zero.
b. If \(D R \underline{n}\) was loaded from another \(D R\) or the instruction segment register (ISR), the associated segment identity content is transferred to SEGIDn; otherwise, SEGIDn is set to the \(S\) and \(D\) value contained in the pointer.
c. If an IPR or Bound fault occurs, \(D R \underline{n}, A R \underline{n}\), and \(S E G I D \underline{n}\) are not changed.

The segment descriptor (SD) compare funtionality increases the averrage speed of this instruction in both NS and ES modes. A comparison is made between the \(S D\) number of the instruction and the \(S D\) number in the \(S E G I D n\) register. If a match occurs, the memory access for the descriptor and the descriptor register load is bypassed, because the match indicates that the descriptor register is already correctly loaded. The address register level load is independent of a match.

The compare is not done if SD - 00,1760 to 00,1777 .
A compare flag is provided for each descriptor register. All flags are set OFF, disallowing compares by instructions which can store descriptors, change characteristics of virtual spac, or change mode to slave. No provision is made for broadcasting this action to other processors within these instructions.

The instructions which set these flags off follow.
ICLI MB
LTRAS
LTRAD
OCLI MB
LDAS
LDPS
LDWS
LPDBR
PAS
STDn if DRm type \(=1,3\)
RET
TSS
Flag \(n\) is set \(O N\) by execution of LDPn.
In addition, the instruction, SPCF, turns the flags OFF.
The compare function is enabled or disabled under control of the CPU mode registers bits 24 and 25. Bit 24 enables compares in Slave mode; bit 25 enables compare in Master and Privileged Master modes. (Two controls are provided to allow the GCOS 8 software flexibility in removing code which would cause erroneous SD number matches.)

ILLEGAL ADDRESS MODI FICATIONS: CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. An IPR fault occurs if bit \(29=1\) and the operand segment is not type \(T=0,2,4\), or 6 .
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
3. A Command fault occurs as with the LDDn instruction copy function.
4. Other faults occur as with the LDDn copy function.

EXAMPLE:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{9}{*}{TPUTEX} & SZN & TRAPTR & test for trap in use \\
\hline & TZE & TRAPOK & no trap enabled \\
\hline & LDP6 & TRAPTR & trapping - get location (ensuring that address register has offset and descriptor is type 0 ) of cell to be monitored in AR via P6; mask it for desired pattern, and compare it with bad value \\
\hline & SAR6 & TRAPCT & \\
\hline & LDP6 & TRAPCT & \\
\hline & LDA & 0, , P6 & \\
\hline & ANA & TRAPMK & \\
\hline & CMPA & TRAPVL & \\
\hline & TZE & GOTCHA & trap has sprung \\
\hline \multirow[t]{2}{*}{TRAPOK} & LDP6 & SD.SSA, DL & reload P.SSA (here if no/OK trap) \\
\hline & TRA & 0,4 & TRA monitor if monitor active exit \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline LDPR & Load Positive Register to Register & 432 (I) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& LDPR \(\quad R 1, R 2\)
\end{tabular}

OPERATING MODES: Executes only in ES mode.
SUMMARY:
\(R 1, R 2: 0,1,2,3,4,5,6,7, A, Q\)
\(|C(R 2)| \rightarrow C(R 1)\)
\(C(R 2)\) unchanged

ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - Set to OFF
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.


NOTES: \(\quad\). Any of the following conditions cause an IPR fault:
a. Illegal address modifications
b. Illegal repeats
c. Descriptor type field \(T\) is not 1
d. If the base and bound limits of the operand descriptor are not modulo 2 words (only when flag bit \(27=1\) ).
2. If the processor is in Master or Slave mode, the execution of this instruction causes a Command fault.

\section*{EXAMPLE:}
\begin{tabular}{llll}
1 & 8 & 16 & 32 \\
\hline
\end{tabular}
\begin{tabular}{lll} 
LDP & P.SSR,.SSR,DL & \begin{tabular}{l} 
(Load descriptor of fault \\
frame in safe store stack)
\end{tabular} \\
LDP & P.SSR,.CTYP,DL & (Change to type 0) \\
LDAS & .WASR,,P.SSR & (Restore ASR from safe store) \\
LDPS & .WPSR,,P.SSR & (Restore PSR from safe store)
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline LDQ & Load Q-Register & \(236(0)\) \\
\hline
\end{tabular}

\section*{FORMAT: Single-word instruction format (see Figure 8-1)}

OPERATING MODES: AnY
SUMMARY: \(\quad C(Y) \rightarrow C(Q) ; C(Y)\) unchanged
ILLEGAL ADDRESS MODIFICATIONS: None

ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Q)_{0}=1\), then \(O N\); Otherwise, \(O F F\)
\begin{tabular}{l}
\(\overline{L D R R}\) \\
\hline LDRR \\
\hline Load Register from Register \\
\hline
\end{tabular}

FORMAT:


OPERATING MODES: Executes in ES mode only.
SUMMARY:
\(R 1, R 2=0,1,2,3,4,5,6,7, A, Q\)
\(C(R 2) \rightarrow C(R 1)\)
\(C(R 2)\) unchanged
ILLEGAL ADDRESS MODIFICATIONS: None. The address modification is not executed.

ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I)_{0}=1\), then \(O N\); otherwise, OFF
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|c|c|c|}
\hline LDSS & Load Safe Store Register & 773 (1) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master Mode
SUMMARY:
\[
\begin{array}{ll}
C(Y)_{0-35} & \rightarrow C(S S R)_{0-35} \\
C(Y+1)_{0-32} & \rightarrow C(S S R)_{36-68} \\
000 & \rightarrow C(S S R)_{69-71}
\end{array}
\]

EXPLANATION: The operand is fetched from even and odd memory locations \(Y\) and \(Y+1\). The operand must be a standard descriptor with type \(T=1\) or 3 . The following checks are performed on the descriptor:
a. For \(T=1\), flag bits \(20,21,27\), and \(28=1\) and flag bits 25 and \(26=0\).
b. For \(T=3\), flag bits 20 and \(21=1\).

If these conditions are met, the descriptor is loaded into the safe store register (SSR). The lower three bits of the SSR base are forcibly set to zero. If one or more of the above conditions is not satisfied, the instruction is terminated and an IPR fault is generated. In this case, the SSR remains unchanged.

Each successful execution of LDSS initializes the 2-bit stack control register (SCR) as follows. (The SCR is associated with the SSR and contains a code that denotes the size of the last frame on the stack.)

If \(C(Y+1)_{34,35}=00 / 01 / 11\), then \(11 \rightarrow C(S C R)\)
(size of save store frame \(=64\) words)
If \(\mathrm{C}(\mathrm{Y}+1)_{34,35}=10\), then \(10 \rightarrow \mathrm{C}(\mathrm{SCR})\)
(size of save store frame \(=80\) words)
(Refer to Safe Store Stack in discussion of CLIMB instruction.)

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. Any of the following conditions causes an IPR fault:
a. Illegal address modification
b. Illegal repeats
c. If \(T\) is not equal to 1 nor 3 .
d. If either the flag bit or the base checks fail.
2. If the processor is not in Master or Slave mode, the execution of this instruction causes a Command fault.

EXAMPLE:

\begin{tabular}{|l|l|l|}
\hline LDT & Load Timer Register & 637 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY: \(\quad C(Y)_{0-26} \rightarrow C(T R) ; C(Y)\) unchanged
ILLEGAL ADDRESS
MODIFICATIONS: CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. The use of this instruction in the Master or Slave mode causes a Command fault.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
\begin{tabular}{|l|l|l|}
\hline LDWS & Load Working Space Registers & 772 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY:
When \(E A_{17}\) (NS Mode) or EA33 (ES Mode) \(=0\)
\(C(Y)_{0-8} \rightarrow C(\) WSRO \()\)
\(C(Y) 9-17 \rightarrow C(\) WSRI \()\)
\(C(Y)_{18-26 ~} \rightarrow(W S R 2)\)
\(C(Y)_{27-35} \rightarrow C(\) WSR3 \()\)
When \(E A_{17}\) (NS Mode) or EA33 (ES Mode) \(=1\)
\(C(Y)_{0-8} \rightarrow \quad C(\) WSR4 \()\)
\(C(Y)_{9-17 ~} \rightarrow(\) WSR5 \()\)
\(C(Y)_{18-26 ~} \rightarrow(\) WSR6 \()\)
\(C(Y)_{27-35} \rightarrow C(W S R 7)\)
EXPLANATION: The contents of memory location \(Y\) replace the contents of working space registers (WSRs) \(0,1,2\), and 3 or WSR 4, 5, 6, and 7 based on the value of bit 17 (NS mode) or 33 (ES mode) of the effective address.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
1. An IPR fault occurs if illegal address modification or illegal repeats are used.
2. If the processor is not in the Privileged Master mode, the execution of this instruction causes a Command fault.
3. If the LDWS instruction is used to change the contents of the WSR that is currently the WSR for the instruction segment, then the LDWS must be followed immediately by a TRA *+1 to ensure that the new contents of the WSR take effect immediately.

EXAMPLE:
\begin{tabular}{llll}
1 & 8 & 16 & \\
\hline & & & \\
WS03 & EVEN & & \\
VFD & \(9 / 001,9 / 001,9 / 013,9 / 27\) \\
VS47 & VFD & \(9 / 45,9 / 45,9 / 63,9 / 510\) \\
& \(\bullet\) & & \\
& & & Load WSR 0-3 from EVEN word \\
& LDWS & WS03 & LOad WSR 4-7 from Odd word
\end{tabular}
\begin{tabular}{|l|l|c|}
\hline LDXn & Load Index Register \(\underline{n}\) from Upper & \(22 \underline{n}(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATI NG MODES: AnY
SUMMARY: NS Mode
For \(\mathrm{n}=0,1, \ldots, 7\) as determined by op code
\(C(Y)_{0-17} \rightarrow C(X \underline{n}) ; C(Y)\) unchanged
ES Mode
For \(n=0,1, \ldots, 7\) as determined by op code
\(C(Y)_{0-35} \rightarrow C(G X \underline{n}) ; C(Y)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS:
CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, or RPL of LDXO
INDICATORS: Zero - If \(C(X \underline{n} / G X \underline{n})=0\), then \(O N\); otherwise, OFF
Negative - If \(C(X \underline{n} / G X \underline{n})_{O}=1\), then \(O N\); otherwise, \(O F F\)
NOTES:
1. DL modification executes with all zeros for data in the NS mode.
2. An Illegal Procedure fault occurs if illegal address modification or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline LIMR & Load Interrupt Mask Register & 553 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY:
\(C(A)_{0-7} \rightarrow\) Port interrupt level masks; 1 enables interrrupts
\(C(A)_{8} \quad->\quad\) All mask, conditionally as described in Explanation below; l enables interrupts
\(C(A) g \quad->\) Port connect mask; 1 enables connects
\(C(A)_{10} \rightarrow\) All mask load control
\(C(A), C(Y) \rightarrow\) Unchanged
EXPLANATION: The SCU is selected by the control SCU bit. (Refer to SCU configuration register in Section 4.)

The operation of the All mask control is as follows:
\[
\underline{C(A)} 10 \quad C(A)_{8}
\]

X I I \(\rightarrow\) All mask
\(0 \quad 0 \quad\) All mask is unchanged
\(100->\) All mask
The effective address ( \(Y\) ) is not used by the LIMR instruction.
Only masks associated with the issuing port are loaded.
The all mask bit is a single mask, associated with all ports. All masks are set to enable interrupts and connects at initialization.

Processor behavior on the next and all other instructions following the execution of LIMR is consistent with the mask setting indicated by the LIMR.
LI MR
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: 1. Prior to executing this instruction, the SCU must be "selected" by using the LCPR instruction to set or reset bit 22 in the CPU mode register.
2. The use of this instruction in other than Privileged Master mode causes an IPR fault.
3. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
\begin{tabular}{|l|l|l|}
\hline LLR & Long Left Rotate & 777 (0) \\
\hline
\end{tabular}

FORMAT:

OPERATING MODES:
EXPLANATION: Rotate \(C(A Q)\) left by the number of positions indicated by bits ll-17 of \(Y\) ( \(Y\) modulo l28) (NS mode) or Y27-33 (ES mode). Enter each bit leaving bit position 0 of \(A Q\) in bit position 71 of AQ.

ILLEGAL ADDRESS MODI FICATIONS:

ILLEGAL REPEATS:

I NDI CATORS:

NOTES:

Any
Single-word instruction format (see Figure 8-1)

DU, DL, CI, SC, SCR

RPL
Zero - If \(C(A Q)=0\), then \(O N\); Otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
1. The rotate count comes from the value of \(Y\). To "right-rotate" \(\underline{n}\) bits, use LLR 72-n.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
\begin{tabular}{|c|c|c|}
\hline LLS & Long Left Shift & 737 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: ANY
SUMMARY:
Shift \(C(A Q)\) left by the number of positions indicated by bits ll-17 of \(Y\) ( \(Y\) modulo 128) (NS mode) or Y \(27-33\) (ES mode); fill vacated positions with zeros.

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS:
- If \(C(A)=0\), then \(O N\); Otherwise, OFF

Negative - If \(C(A)_{O}=1\), then \(O N\); Otherwise, \(O F F\)
Carry - If bit 0 of \(C(A Q)\) changes during the shift, then ON; Otherwise OFF.

NOTES:
1. The shift count in the instruction must be a decimal number.
2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.


\begin{tabular}{|l|l|c|}
\hline LREG & Load Registers & \(073(0)\) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATI NG MODES: Any
SUMMARY:
NS Mode
```

Bits 0-17 of C(Y) --> C(XO)
Bits 18-35 of C(Y) --> C(X1)
Bits 0-17 of C(Y+1) --> C(X2)
Bits 18-35 of C(Y+1) --> C(X3)
Bits 0-17 of C(Y+2) --> C(X4)
Bits 18-35 of C(Y+2) -- C(X5)
Bits 0-17 of C(Y+3) -> C(X6)
Bits 18-35 of C(Y+3) --> C(X7)
Bits 0-35 of C(Y+4) --> C(A)
Bits 0-35 of C(Y+5) --> C(Q)
Bits 0-7 of C(Y+6) --> C(E)

```

ES Mode
\(C(\mathrm{Y}) \quad \rightarrow \mathrm{C}(\mathrm{XO})\)
\(C(Y+1) \rightarrow C(X I)\)
\(C(Y+2) \rightarrow C(X 2)\)
\(C(Y+3) \rightarrow C(X 3)\)
\(C(Y+4) \rightarrow C(X 4)\)
\(C(Y+5) \rightarrow C(X 5)\)
\(C(Y+6) \rightarrow C(X 6)\)
\(C(Y+7) \rightarrow C(X 7)\)
\(C(Y+8) \rightarrow C(A)\)
\(C(Y+9) \rightarrow C(Q)\)
Bits \(0-7\) of \(C(Y+10) \rightarrow C(E)\)
EXPLRNATION:
Memory (location Y) is accessed on a double-word boundary by setting the lower three bits of the effective address \(Y\) to zero, adding a base address to it, and truncating the least-significant word address bit.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILIEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

\begin{tabular}{|c|c|c|}
\hline LRMB & Load Reserve Memory Base & 712 (0) \\
\hline \multicolumn{3}{|l|}{FORMAT: Single-word instruction format (see Figure 8-1)} \\
\hline \multicolumn{3}{|l|}{OPERATING MODES: Privileged Master mode} \\
\hline \multicolumn{3}{|l|}{SUMMARY: \(\quad C(Y) \quad \rightarrow \quad C(R M B R)\)} \\
\hline EXPLANATION: & \multicolumn{2}{|l|}{This instruction places the contents of the effective address into the Reserve Memory Base Register (RMBR). The RMBR is located in the PATROL half of processor scratch pad memory at location 73. Initialization firmware sets RMBR to zero. GCOS software sets the RMBR to zero when the processor is released as required by the CAMP instruction. (Refer to RMBR in Section 4.)} \\
\hline \multicolumn{3}{|l|}{ILLEGAL ADDRESS MODI FICATIONS: DU, DL, CI, SC, SCR} \\
\hline \multicolumn{3}{|l|}{ILLEGAL REPEATS: RPD, RPL, and RPT} \\
\hline I NDI CATORS: & \multicolumn{2}{|l|}{None affected} \\
\hline \multirow[t]{2}{*}{NOTES:} & \multicolumn{2}{|l|}{1. An IPR fault occurs if execution is attempted in Master or Slave mode.} \\
\hline & 2. An Illegal Procedure fault occurs if illegal modifications or illegal repeats are used. & dress \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline LXIn & Load Index Register \(\underline{n}\) from Lower & \(72 \mathrm{n}(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
NS Mode
For \(n=0,1, \ldots, 7\) as determined by op code
\(C(Y)_{18-35} \rightarrow C(X n) ; C(Y)\) unchanged
ES Mode
For \(\mathrm{n}=0,1 \ldots, 7\) as determined by op code
\(C(Y)_{18-35}\) with sign extended \(\rightarrow C(G X n) ; C(Y)\) unchanged
Bit 18 of \(C(Y)\) is extended to bits \(0-17\) and loaded into GXn.
ILLEGAL ADDRESS MODIFICATIONS:

CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, or RPL of LXLO
INDICATORS: Zero - If \(C(X \underline{n} / G X \underline{n})=0\), then \(O N\); otherwise, OFF
Negative - If \(C(X \underline{n} / G X \underline{n})_{O}=1\), then \(O N\); otherwise, \(O F F\)
NOTES:
1. DU modification executes with all zeros for data.
2. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
\begin{tabular}{|c|c|c|}
\hline MLR & Move Alphanumeric Left to Right & 100 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The MLR instruction is coded as follows:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & & \\
& MLR & (MF1),(MF2),FILL,T \\
& ADSCn & LOCSYM,CN,N,AM \\
& ADSCE & LOCSYM,CN,N,AM
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY:
\(C\) (string 1) --> C(string 2) type TAl of string l replace, from left to right, the alphanumeric characters of data type TA2 of string 2 that starts at location YC2. If TAl and TA2 differ, each character has high-order truncation or zero-fill, as appropriate.

If Ll is greater than L 2 , the least significant (L1-L2) characters are not moved and the Truncation indicator is set. If \(L 1\) is less than \(L 2\), bits \(0-8,3-8\), or \(5-8\) of the FILL character (depending on TA2) are inserted as the least significant (L2-LI) characters. If Ll is less than L2, bit 0 of \(C(F I L L)=1, T A 1=01\), and \(T A 2=10\) (6-4 move); the hardware looks for a 6-bit overpunched sign. If a negative overpunch sign is found, a negative sign (octal 15) is inserted as the last FILL character. If a negative overpunch sign is not found, a positive sign (octal 14) is inserted as the last FILL character.

L2 \(=0\) does not necessarily mean that the instruction functions as a no-op, because the Truncation indicator may be affected.

The contents of string 1 remain unchanged except in cases of string overlap.

MF1 and MF2 (Multiword Modification Fields) are 7-bit fields specifying address modifications to be performed on the operand descriptors. They are broken into four subfields represented as (bit1, bit2, bit3, Index-register) in the instruction. They may be coded as follows:
\begin{tabular}{ll} 
If bitl \(=0\) & No address register is used \\
bitl \(=1\) & \begin{tabular}{l} 
The address register is defined in the \\
operand descriptor address field (e.g., \\
ADSC9 , , AR \()\)
\end{tabular} \\
bit2 \(=1\) & \begin{tabular}{l} 
Operand length is specified in the \(N\) \\
field of the operand descriptor (e.g., \\
ADSC6 , ,24,)
\end{tabular} \\
\begin{tabular}{l} 
Operand length is contained in the \\
register specified by the code in the \(N\) \\
field of the operand descriptor (e.g., \\
ADSC4 ,,X4,)
\end{tabular}
\end{tabular}
\begin{tabular}{cl} 
If bit3 \(=0\) & \begin{tabular}{l} 
The operand descriptor follows the \\
instruction word in its memory location.
\end{tabular} \\
bit3 \(=1\) & \begin{tabular}{l} 
The operand descriptor location \\
following the instruction in memory \\
points to the operand descriptor.
\end{tabular} \\
Index-register & \begin{tabular}{l} 
The address modification register is \\
defined as \(0,1,2,3,4,5,6,7, A U\), \\
\(Q U, A, ~ o r ~ Q . ~\)
\end{tabular}
\end{tabular}

See "Multiword Modification Field" and "Alphanumeric Operand Descriptors" in Section 5, and "Alphanumeric Instructions" under "Multiword Instructions" in Section 7 for additional information.

For speed, the MLR and MRL instructions operate on four double-words at a time. This mode of operation does not cause a problem when moving between either nonoverlapped strings or between any normal combination of any length overlapped strings. (In the latter case, software must choose between MLR and MRL to ensure that the overlapped sending characters are moved before they are moved into because they are also receiving characters.) This mode of operation can cause a problem when MLR or MRL is used to replicate a pattern across a string.

For example, one procedure used to replicate a pattern of \(k\) characters across a string of \(L\) characters is to

O store the K characters into character positions 1 through \(K\) of the string
- move" a string of length \(L-K\) and starting position 1 to the same length string starting at position \(K+1\). In this way, the last \(L-K\) sending characters are created "on the fly".

The mode of operating on four double-words at a time does not allow this creation "on the fly" for K less than four double-words of characters (when \(K\) starts on a word boundary or is less than eight double-words of characters and does not start on a word boundary).

To replicate a pattern between two characters and four double-words of characters, additional instructions must be used to initialize the first four double-words of the string of \(L\) characters. To replicate a l-character pattern (most common application), a simple move with fill from a zero-length string can be used. (See examples below.)

ILLEGAL ADDRESS
MODI FICATIONS:

DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Truncation - If Ll is \(>\mathrm{L} 2\), then ON ; otherwise, OFF
NOTE:
An Illegal Procedure fault occurs if DU or DL modification is used for MFl or MF2 or if illegal repeats are used. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable ( \(T\) ) bit is a l. A fault does not occur even when \(L_{2}=0 . L_{2}=0\) does not mean NOP; the truncation indicator may be affected.

EXAMPLES:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & MLR & , , 20 & move with blank fill \\
\hline & ADSC6 & FLD1, , 12 & sending descriptor \\
\hline & ADSC6 & FLD2,4,14 & receiving descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & BCI & 2,ABCDEFGHI JKL & \\
\hline \multirow[t]{6}{*}{FLD2} & BSS & 3 & xXOXXABCDEFGHI JKLG6 (Result) \\
\hline & USE & & \\
\hline & MLR & & move with sign captured \\
\hline & ADSC6 & FLDI, 3,9 & sending descriptor \\
\hline & ADSC4 & FLD2,6,10 & receiving descriptor \\
\hline & USE & CONST. & \\
\hline FLDI & BCI & 2, 16612345678 R & \\
\hline \multirow[t]{2}{*}{FLD2} & BSS & 2 & xxxxxxl23456789- (Result) \\
\hline & USE & & \\
\hline \multirow[t]{2}{*}{1} & 8 & 16 & 32 \\
\hline & \begin{tabular}{l}
MLR \\
ADSC9 \\
ADSC9
\end{tabular} & \[
\begin{aligned}
& (1,0,0,),(,, 0 U \\
& 0,0,24, P .10 Q \\
& A, 24
\end{aligned}
\] & move 24 words from P.IOQ to \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline MME & Master Mode Entry Fault & 001 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
EXPLANATION:
This instruction generates a MME fault which causes the processor to switch to Privileged Master mode and to execute an Inward CLIMB using the entry descriptor from the word pair in memory locations 32 and 33 (octal).

If the safe store bypass flag in the option register \(=1\), a safe store frame is generated. The size of this safestore frame is determined by the type of the entry descriptor. A code of 00010 in bits \(12-16\) of word 5 in the safe store frame indicates the occurrence of the MME fault.

The wired-in CLIMB instruction functions as though the second word of the CLIMB instruction had the following characteristics:
\begin{tabular}{ll}
\(E=0\) & No parameters \\
\(C_{18}\) & Do not load X0 \\
\(C_{19}\) & No effect. Turn Master mode indicator \\
\(C_{22-23}\) & ON . Inward CLIMB \\
S, D & =O In
\end{tabular}

The entry descriptor specifies a descriptor to be obtained from the linkage segment for loading into the instruction segment register (ISR). The entry descriptor also specifies the value to be loaded into the instruction counter (ID).

The processor is placed in Privileged Master mode for the execution of the wired-in CLIMB. Upon completion of the CLIMB, the processor remains in Privileged Master mode if flag bit 26 of the new \(I S R=1\) (privileged); otherwise, the processor changes to Master mode.

Not executed. CI, SC, SCR generate an illegal condition that causes the history registers to be locked if mode register bit \(31=1\). No IPR fault occurs because the MME fault has higher priority.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Master mode - ON
NOTE:

An IPR fault occurs if an illegal repeat is used.
\begin{tabular}{|c|c|c|}
\hline MP2D & Multiply Using Two Decimal Operands & 206 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The MP2D instruction is coded as follows:
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}

MP2D (MF1),(MF2),RD,P,T
NDSCㅡ LOCSYM,CN,N,S,SF, AM
NDSCn LOCSYM, CN,N,S,SF, AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any

EXPLANATION: Same as for MP3D except that the product is stored using YC2, TN2, S2 and, if S2 indicates a scaled format, SF2.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MFI and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If result equals zero, then \(O N\); otherwise, OFF
Negative - If result is negative, then ON; Otherwise, OFF
Truncation - If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then ON. Otherwise (i.e., no least significant digits lost or rounding is specified), OFF

Exponent
Overflow - If exponent of floating-point result is \(>127\), then \(O N\); otherwise, unchanged

Exponent
Underflow - If exponent of floating-point result is < -l28, then ON; otherwise, unchanged

Overflow - If data is lost in most significant positions then ON; Otherwise, unchanged

NOTES:
1. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable (T) bit is a 1.
2. An Illegal Procedure fault occurs if:
a. Illegal address modification is specified for MFI or MF2, or illegal repeats are used.
b. Any character (least four bits) other than 0000-1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.

The values for the number of characters (N1 or N2) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
3. If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.

EXAMPLES:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{4}{*}{} & MP2D & , 1,1 1 & rounding and plus sign options \\
\hline & NDSC9 & FLDI, 0, 4, 2, -3 & multiplier operand descriptor \\
\hline & NDSC4 & FLD2,0,8,1,-2 & multiplicand operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLD & EDEC & 4A2+ & \(002+\) \\
\hline FLD2 & EDEC & \(8 \mathrm{P}+1234567\) & +1234567 \\
\hline & USE & & +0002469 (Product) \\
\hline \multirow[t]{5}{*}{*} & & & indicators on? none \\
\hline & MP2D & \(\ldots 1\) & rounding option \\
\hline & NDSC4 & FLDl, 0, 8, 3,-2 & multiplier operand descriptor \\
\hline & NDSC4 & FLD2,0,8 & multiplicand operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 8P10 & 00000010 \\
\hline \multirow[t]{2}{*}{FLD2} & EDEC & 8P+123.45 & +12345-2 \\
\hline & USE & & +12345-3 (Product) \\
\hline * & & & indicators on? none \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline MP2DX & Multiply Using Two Decimal Operands Extended & 246 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: 18
MP2DX (MF1), (MF2),RD,CS,T,NS
NDSC
NDSCN LOCSYM,CN,N,SX,SF,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)
OPERATING MODES: Any
SUMMARY: \(C(s t r i n g 2) * C(s t r i n g ~ 1) ~-->~ C(s t r i n g ~\) ..... 2)
EXPLANATION: Same as for MP3DX except that the product is stored using YC2, TN2, SX2 and, if SX2 indicates a scaled format, SF2.
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MFI or MF2
ILLEGAL REPEATS: RPT, RPD, RPL
I NDI CATORS: Same as for MP2D.
NOTES: 1. Notes of MP3D apply.2. See MVNX for information about coding of overpunchedsigns.
\begin{tabular}{|l|l|c|}
\hline MP3D & Multiply Using Three Decimal Operands & 226 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The MP3D instruction is coded as follows:
\begin{tabular}{|c|c|c|}
\hline 1 & 8 & 16 \\
\hline & MP3D & (MF1), (MF2), (MF3), RD, P, T \\
\hline & NDSCn & LOCSYM, CN, N, S, SF, AM \\
\hline & NDSCE & LOCSYM, CN, N, S, SF , AM \\
\hline & NDSCI & LOCSYM, CN, N, S, SF, AM \\
\hline
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATI NG MODES:
SUMMARY:
EXPLANATION:

ILLEGAL ADDRESS
MODI FICATIONS:
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If result equals zero, then \(O N\); otherwise, OFF
Negative - If result is negative, then \(O N\); Otherwise, OFF

Truncation - If, in the preparation of the final result, one or more least-significant digits (zero or nonzero) are lost and rounding is not specified, then \(O N\); otherwise (i.e., no least-significant digits lost or rounding specified), OFF

Exponent
Overflow - If exponent of floating-point result is > 127, then \(O N\); otherwise, unchanged

Exponent
Underflow - If exponent of floating-point result is < -128 , then ON ; Otherwise, unchanged

Overflow - If data is lost in most-significant positions, then \(O N\); otherwise, unchanged

NOTES:
1. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable ( \(T\) ) bit is a 1.
2. An Illegal Procedure fault occurs if:
a. DU or DL modification is specified for MF1, MF2, or MF3, or if illegal repeats are used.
b. Any character (least four bits) other than 0000 - 1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
c. The values for the number of characters ( N 1 or N 2 ) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
3. If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.

EXAMPIES:
\begin{tabular}{llll}
1 & 8 & 16 & 32
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & MP3D & , , , 1 & with rounding option \\
\hline & NDSC4 & FLDI,6,2,2 & multiplier operand descriptor \\
\hline & NDSC4 & FLD2, 0, 8, 1, -3 & multiplicand operand descriptor \\
\hline & NDSC9 & FLD3, 1, 7, 1, -2 & product operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 8P5+ & 0000005+ \\
\hline FLD2 & EDEC & 8P+1234567 & +1234567 \\
\hline FLD3 & BSS & 2 & +617284 (Product) \\
\hline & USE & & indicators on? none \\
\hline & MP3D & , ., , 1 & \\
\hline & NDSC4 & FLDI, 0, 2, 3,-2 & multiplier operand descriptor \\
\hline & NDSC4 & FLD2, 0, 8, 1, -3 & multiplicand operand descriptor \\
\hline & NDSC4 & FLD3,1,7 & product operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 2PL25 & 25000000 \\
\hline FLD2 & EDEC & 8P-1234567 & -1234567 \\
\hline FDL3 & EDEC & \(8 \mathrm{P}+0\) & +-3086-1 (Product) \\
\hline & USE & & instruction fault? no \\
\hline * & & & indicators on? truncation and negative \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline MP3DX & Multiply Using Three Decimal Operands Extended & 266 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
18

16
MP3DX (MF1), (MF2), (MF3), RD, CS,T,NS
NDSCn LOCSYM, CN,N,SX,SF, AM
NDSCn LOCSYM, CN,N,SX,SF, AM
NDSCn LOCSYM,CN,N,SX,SF,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATI NG MODES: AnY

\section*{SUMMARY:}

EXPLANATION:

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL for MF1, MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for MP3D.
NOTES: \(\quad\) 1. Notes of MP3D apply.
2. See MVNX for information about coding of overpunched signs.
\begin{tabular}{|c|c|c|}
\hline MPF Multiply Fraction & 401 (0) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
\(C(A) * C(Y) \rightarrow C(A Q)\), left justified; \(C(Y)\) unchanged
EXPLANATION:
This instruction multiplies two 36-bit fractional factors (including sign) to form a 7l-bit fractional product (including sign). The product is stored in \(A Q\), left-justified. Bit 71 of \(C(A Q)\) is filled with a zero bit.

Overflow can occur only when \(A\) and \(Y\) both \(=-1\) and the result exceeds the range of the AQ-register.

yielding:


ILLEGAL ADDRESS
MODI FICATIONS:
CI, SC, SCR
ILLEGAL REPEATS: NOne
INDICATORS: Zero
- If \(C(A Q)=0\), then \(O N\); otherwise, \(O F F\)

Negative - If bit 0 of \(C(A Q)=1\), then \(O N\); otherwise, OFF
Overflow - If range of \(A Q\) is exceeded, then \(O N\)
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|c|c|c|}
\hline MPRR & Multiply Register Pair by Register & 530 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & MPRR & R1, ,R2
\end{tabular}

OPERATING MODES: Executes only in ES mode.
SUMMARY:

EXPLANATION
for Rl-odd RI: 1, 3, 5, 7, Q
for Rl-pair RI: 0, 2, 4, 6, A
\(C(R 1\)-odd \() \times C(R 2) \quad \rightarrow C(R 1-p a i r)\)
\(C(R 2)\) unchanged
A register pair is specified in RI. The product of the content of the odd-numbered register ( \(Q\) if \(A, Q\) specified) and that of R2 is taken and the result is loaded, right-justified into the Rl-pair.


ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I\)-pair \()=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R 1 \text {-pair })_{O}=1\), then \(O N\); Otherwise, OFF
NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|c|c|c|}
\hline MPRS & Multiply Single Register by Register & 531 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{array}{ll}
0 & 0 \\
3 & 4
\end{array}
\] & \multicolumn{2}{|c|}{\[
\begin{array}{r}
11 \\
78 \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{llllll}
2 & 2 & 2 & 3 & 3 & 3 \\
7 & 8 & 9 & 1 & 2 & 5 \\
\hline
\end{array}
\]} \\
\hline Rl & Not Used & OP CODE & I & MBZ & R2 \\
\hline
\end{tabular}

CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & MPRS & \(R 1,, R 2\)
\end{tabular}

OPERATING MODES: Executes in ES mode only
SUMMARY:
\(R 1, R 2=0,1,2,3,4,5,6,7, A, Q\)
\(C(R 1) \times C(R 2) \rightarrow C(R 1)\)
\(C(R 2)\) unchanged
EXPLANATI ON
The product of the content of R1 and R2 is taken. The low-order 36 bits of the result are loaded into Rl.


The multiplication is performed on the two's complement data to obtain 71-bit two's complement data as an intermediate result. The low-order 36 bits of this intermediate result are loaded into RI.

\section*{ILLEGAL ADDRESS}

MODIFICATIONS: None. The address modification is not executed.
ILLEGAI REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If the intermediate result is 0 , then \(O N\); otherwise OFF

Negative - If the intermediate result) \(O_{0}\) is 1 , then \(O N\), otherwise, OFF

NOTES: \(\quad\) 1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.
3. No overflow check for the final result is performed; therefore, the Zero and Negative indicators are set by the state of the intermediate result.
\begin{tabular}{|l|l|l|}
\hline MPX & Multiply GXn & 04n (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & MPX & \(n, Y, R, A M\)
\end{tabular}

MPX \(\quad n, Y, R, A M\)
OPERATING MODES: Executes in ES mode only

\section*{SUMMARY:}
\(C(G X n) \times C(Y) \rightarrow G X n\)
EXPLANATION:
The product of the content of GXn and that of the one word at memory location \(Y\) is taken. The low-order 36 bits of the result is loaded into GXn .


The multiplication is performed on the two's complement data to obtain 7l-bit two's complement data as an intermediate result. The low-order 36 bits of this intermediate result are loaded into the GXn.
```

ILLEGAL ADDRESS
MODIFICATIONS: CI, SC, SCR

```
ILLEGAL REPEATS: None
ILLEGAL EXECUTES: If the instruction is executed in NS mode
INDICATORS: Zero - If the intermediate result is 0 , then \(O N\);otherwise OFF.

Negative - If the (intermediate result) \(O_{0}\) is \(l\), then \(O N ;\) otherwise OFF.

NOTES:
1. An IPR fault occurs if illegal address modification are used or if the instruction is executed in NS mode.
2. No overflow check for the final result is performed, therefore, the Zero and Negative indicators are set by the state of the intermediate result.
\begin{tabular}{|l|l|l|}
\hline MPY & Multiply Integer & \(402(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
EXPLANATION: This instruction multiplies two 36-bit integral factors (including sign) to form a 7l-bit integral product (including sign). The product is stored in \(A Q\), right-justified. Bit 0 of \(C(A Q)\) is filled with an "extended sign" bit.

yielding:


When \((-2 * * 35) *(-2 * * 35)=+2 * * 70\), bit 1 of \(A Q\) is used to represent the product rather than the sign and no overflow occurs.

ILLEGAL ADDRESS
MODIFI CATIONS:
CI, SC, SCR
ILLEGAL REPEATS: NONe
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If bit 0 of \(C(A Q)=1\), then \(O N\); otherwise, OFF
NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|l|l|l|}
\hline MRL & Move Alphanumeric Right to Left & 101 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The MRL instruction is coded as follows:
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}

MRL (MF1),(MF2),FILL,T
ADSCE LOCSYM,CN,N,AM
ADSCㅡ LOCSYM,CN,N,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
SUMMARY: \(\quad C(\) string 1\() \rightarrow C(s t r i n g 2)\)

EXPLANATION: This instruction is identical with MLR except that the starting locations are YCl \(+(L 1-1)\) and \(Y C 2+(L 2-1)\) and the movement is from right to left (from least-significant character toward most-significant character). Consequently, any truncation or fill is of the most-significant characters.

ILLEGAL ADDRESS MODI FICATIONS:
\(D U, D L\) for \(M F 1\) and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICAIORS: Truncation - If Ll is \(>L 2\), then \(O N\); otherwise, OFF
NOTES: \(\quad\) 1. An Illegal Procedure fault occurs if illegal address modification or illegal repeats are used.
2. A Truncation fault occurs if the Truncation indicator is set and the truncation fault enable ( \(T\) ) bit is a 1.
3. Refer to Note 3 of the MLR instruction for information on string replication.
4. \(L 2=0\) does not necessarily mean that the instruction functions is a no-op because the truncation indicator may be affected.

\section*{EXAMPLE:}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & MRL & , ,20 & move with blank fill \\
\hline & ADSC6 & FLD1, 12 & sending descriptor \\
\hline & ADSC6 & FLD2,4,14 & receiving descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & BCI & 2, ABCDEFGHI JKL & \\
\hline \multirow[t]{6}{*}{FLD2} & BSS & 3 & XXXXWKABCDEFGHI JKL (Result) \\
\hline & USE & & \\
\hline & MRI & , ,400 & move with sign and fill \\
\hline & ADSC6 & FLDI,3,9 & sending descriptor \\
\hline & ADSC4 & FLD2, 4, 12 & receiving descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & BCI & 2, Bibl2345678R & \\
\hline FLD2 & BSS & \[
2
\] & xxxx-00123456789 (Result) \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline MTM & Move to Memory & 365 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 0 & & \[
\begin{array}{ll}
1 & 1 \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{ll}
11 \\
78 \\
\hline
\end{array}
\] & Op Code & \[
\begin{array}{lll}
222 \\
78 & 8 \\
\hline
\end{array}
\] & \multicolumn{2}{|r|}{3
5} \\
\hline \multicolumn{2}{|r|}{Not Used} & RECR & & 365(1) & I & MFl & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{array}{ll}
0 & 0 \\
2 & 3
\end{array}
\]}} & \multicolumn{2}{|c|}{\multirow[t]{2}{*}{\[
\begin{array}{ll}
11 \\
7
\end{array}
\]}} & \multirow[t]{2}{*}{\(\begin{array}{llll}2 & 2 & 2 \\ 0 & 2\end{array}\)} & & 3 & 3 \\
\hline 0 & & & & & & 3 & 5 \\
\hline AR & & & CN & B & & & L \\
\hline
\end{tabular}

CODING FORMAT:
The MTM instruction is coded as follows:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & & \\
& MTM & (MFI),RECR \\
& SDSCn & Y,CN,L, ,AM
\end{tabular}

This instruction moves one, two, three, or four 9-bit characters into memory from the register specified in the RECR field of the instruction. MTM is the inverse of MTR.

The move from the register into memory is done from right to left beginning at YCN + (L-1). (L must be 0-4.)

The setting of the \(B\) field shown in the descriptor diagram above, is determined by the contents of the \(n\) in SDSCn. (A 9 in the \(n\) field sets \(B=0\); an 8 sets \(B=1\).) This setting determines the functions of the move operation as follows.

0 If \(B=0 \quad \begin{aligned} & \text { The 9-bit characters are fetched at once from the } \\ & \text { specified register and moved into memory without } \\ & \text { modification. }\end{aligned}\)

0 If \(B=1 \quad 8\)-bits ( 1 byte) are fetched from the specified register and 0 is concatenated to the most-significant bit position to form a 9-bit character. Then the character is moved to memory. Up to \(L\) characters can be moved.

An \(A, Q\), or \(X 0-X 7, G X 0-G X 7\) register may be specified in the RECR field.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL specified in MF
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. Refer to "Character Move To/From Register Instructions" in Section 7 for a description of the fields in the operand descriptor (SDSC).
2. An IPR fault occurs under the following conditions.

0 If RECR specifies \(\mathrm{X} 0-\mathrm{X7}\) and \(\mathrm{L}>2\). ( \(\mathrm{X} 0-\mathrm{X7}\) can only hold 2 bytes.)

0 If RECR specifies \(A\) or \(Q\) or GX-GX7 and \(L>4\).
- If illegal address modifications or illegal repeats are used.
3. The RL bit of the MF field is ignored. The character length must be specified in the \(L\) field of the operand descriptor.
4. When \(L=0\), the MTM instruction functions as a NOP.
5. Refer to Explanation under the MTR instruction for the codes allowed in the RECR field.
\begin{tabular}{|l|l|l|}
\hline MTR & Move to Register & 361 (1) \\
\hline
\end{tabular}

FORMAT:



CODING FORMAT: The MTR instruction is coded as follows:
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}
\(\begin{array}{ll}\text { MTR } & \text { (MF1), RECR } \\ \text { SDSCn } & \text { Y,CN,L,SE,AM }\end{array}\)
EXPLANATION: This instruction moves one, two, three, or four 9-bit characters from the memory location beginning at YCN + (L-1) to a register specified by the RECR field (bits 14-17) of the instruction word. MTR is the inverse of MTM.

The moved characters are right-justified in the specified register.

The setting of the \(B\) field shown in the descriptor diagram above, is determined by the contents of the \(n\) in SDSCn. (SDSC9 sets \(B=\) 0 ; SDSC8 sets \(B=1\).) The SE field is specified by the user. These settings determine the character positioning functions of the move operation as follows.

0 If \(B=0 \quad \begin{aligned} & \text { The 9-bit characters from memory are moved to the } \\ & \text { specified register without modification. If } L \text { is }\end{aligned}\)
less than the character size capacity of the
specified register, the vacant high-order
character positions of the register are filled as
follows.
\(S E=0 \quad\) The remaining character positions are filled with 0 .
\(S E=1 \quad\) Bit 0 of the last character moved is regarded as a sign and the value of this bit is extended to fill the remaining character positions of the register.
0 If \(B=1 \quad\) Bit 0 of each 9-bit character moved from memory is removed and the resulting 8-bit bytes are moved in a right-justified string into the specified register. The SE field affects the result of the move as follows.
\(S E=0 \quad\) The remaining bit positions of the specified register are filled with 0.
\(S E=1 \quad\) Bit 0 of the last 8 -bit byte moved to the specified register is extended to fill the remaining high-order bits of the register.
An \(A, Q\), or \(X 0-X 7, G X 0-G X 7\) register may be specified in the RECR field. The code of these registers is the same as for the register code specified in the REG portion of the MF field. An invalid specification results in an IPR fault.
The RECR codes are displayed below.
\begin{tabular}{|c|c|c|}
\hline RECR Code & \multicolumn{2}{|r|}{Register} \\
\hline 0000 & IPR & IPR \\
\hline 0001 & A & A \\
\hline 0010 & \(Q\) & \(Q\) \\
\hline 0011 & IPR & IPR \\
\hline 0100 & IPR & IPR \\
\hline 0101 & IPR & IPR \\
\hline 0110 & IPR & IPR \\
\hline 0111 & IPR & IPR \\
\hline 1000 & X0 & GX0 \\
\hline 1001 & X1 & GXI \\
\hline 1010 & X2 & GX2 \\
\hline 1011 & X3 & GX3 \\
\hline 1100 & X4 & GX4 \\
\hline 1101 & X5 & GX5 \\
\hline 1110 & X6 & GX6 \\
\hline 1111 & X7 & GX7 \\
\hline
\end{tabular}

The number of characters to be moved is specified in the \(L\) field of the operand descriptor.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL specified in MF
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - ON if \(C\) (register) \(=0\); otherwise, OFF.
Negative - ON if bit 0 of \(C(r e g i s t e r)=1\); otherwise, OFF.

NOTES:
1. Refer to "Character Move To/From Register Instructions" in Section 7 for a description of the fields in the operand descriptor (SDSC).
2. An IPR fault occurs under the following conditions.

0 If RECR specifies \(\mathrm{X} 0-\mathrm{X7}\) and \(\mathrm{L}>2\). ( \(\mathrm{X} 0-\mathrm{X7}\) can only hold 2 bytes.)
- If RECR specifies \(A\) or \(Q\) or GX-GX7 and \(L>4\).
- If illegal address modifications or illegal repeats are used.
2. The RL bit of the MF field is ignored. The character length must be specified in the \(L\) field of the operand descriptor.
3. If \(L=0\), the contents of the receiving register is set to 0 , the Zero indicator to ON , and the Negative indicator to OFF.
\begin{tabular}{|c|c|c|}
\hline MVE & Move Alphanumeric Edited & 020 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The MVE instruction is coded as follows:
\begin{tabular}{|c|c|}
\hline 18 & 16 \\
\hline MVE & (MF1), (MF2), (MF3) \\
\hline ADSC[ & LOCSYM, CN, N, AM \\
\hline ADSC9 & LOCSYM, CN, N, AM \\
\hline ADSCIn & LOCSYM, CN, N, AM \\
\hline
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY

SUMMARY:

EXPLANATION:

ILLEGAL ADDRESS
MODI FICATIONS:
ILLEGAL REPEATS: RPT, RPD, RPL

INDICATORS: None affected
1. An Illegal Procedure fault occurs under the following conditions.
- If illegal address modification is used
o If illegal repeats are used.
- If an illegal mirco operation is executed.

0 If TA2 is not \(=0\).
- If an attempt is made to access string 2 when \(L_{2}=0\).
2. Refer to "Micro Operations for Edit Instructions" in Section 7.


\begin{tabular}{|c|c|c|}
\hline MVN & Move Numeric & 300 (1) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\(\begin{array}{ll}0 & 0 \\ 0 & 1\end{array}\)} & \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{0011} & & \multirow[t]{2}{*}{\[
\begin{array}{ll}
11 \\
78 \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{Op Code} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{222
789}} & 3 \\
\hline & & 9 & 0 & & & & & & 5 \\
\hline P &  & T & RD & MF2 & & 300(1) & I & MFI & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \(\begin{array}{ll}0 & 0 \\ 0 & 2\end{array}\) & & \multicolumn{3}{|l|}{\[
\begin{array}{lllllll}
1 & 1 & 2 & 2 & 2 & 2 & 2 \\
7 & 8 & 0 & 1 & 2 & 3 & 4 \\
\hline
\end{array}
\]} & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 2 \\
& 9 \\
& \hline
\end{aligned}
\]} \\
\hline & Y2 & & & & & \\
\hline AR\# & Y2 & & & & & \\
\hline
\end{tabular}

CODING FORMAT: The MVN instruction is coded as follows:
\(\begin{array}{lll}1 & 8 & 16\end{array}\)
MVN (MF1),(MF2),RD, P,T
NDSC LOCSYM,CN,N,S,SF,AM
NDSCㅡ LOCSYM,CN,N,S,SF,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY: \(\quad C(\) string 1\() \rightarrow C(\) string 2)

EXPLANATION: Starting at location YCl, the decimal number of data type TNI and sign and decimal type Sl is moved, properly scaled, to the decimal number of data type TN2 and sign and decimal type S2 that starts at location YC2.

If 52 indicates a fixed-point format, the results are stored as L 2 digits using scale factor SF2, and thereby may cause most-significant-digit overflow and/or least-significant-digit truncation.

If \(P=1\), positive signed 4-bit results are stored using octal 13 as the plus sign. Rounding is legal for both fixed-point and floating-point formats. If \(P=0\), positive signed 4-bit results are stored using octal 14 as the plus sign.

Provided that string 1 and string 2 are not overlapped, the contents of the decimal number that starts in location YCl remain unchanged.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MFl and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If result equals zero, then \(O N\); otherwise, OFF

Negative - If result is negative, then ON ; Otherwise, OFF

Truncation - If least significant truncation without rounding, then ON ; otherwise, OFF

Exponent
Overflow - If exponent of floating-point result is \(>127\), then \(O N\); otherwise, unchanged

Exponent
Underflow - If exponent of floating-point result is < -128, then ON; otherwise, unchanged

Overflow - If fixed point integer overflow, then \(O N\); otherwise, unchanged.

NOTES:
1. Truncation fault occurs if the truncation indicator is set and the truncation fault enable ( \(T\) ) bit is 1 .
2. An Illegal Procedure fault occurs if:
- Illegal address modification is specified or illegal repeat is used.

O Any character (least four bits) other than 0000-1001 is detected where digits are defined, or any character (least four bits) other than \(1010-1111\) is detected where the sign is defined by the numeric descriptor.
- The values for the number of characters ( N 1 or N 2 ) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
3. Refer to Explanation of the MLR instruction for information on string replication.
4. If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.

EXAMPLES:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & MVN & , , 1 & with rounding option \\
\hline & NDSC4 & FLDI, 0, 8, 2,-3 & sending field operand descriptor \\
\hline & NDSC4 & FLD2,1,7,1,-2 & receiving field operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 8P1234567+ & \(1234567+\) \\
\hline \multirow[t]{6}{*}{FLD2} & EDEC & 8P0 & \(0+123457\) (Result) \\
\hline & USE & & no indicators set ON \\
\hline & MVN & , , , 1 & with truncation fault enable option \\
\hline & NDSC9 & FLDI, 3, 9, 2,-2 & sending field operand descriptor \\
\hline & NDSC4 & FLD2,0,8,0 & receiving field operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 12A12345678- & \(00012345678-\) \\
\hline FLD2 & BSS & 1 & - \(12345+1\) (Result) \\
\hline & USE & & negative and truncation set ON \\
\hline
\end{tabular}

\section*{EXAMPLE WITH ADDRESS MODIFICATION:}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & EAXI & 1 & load character address into XI \\
\hline & EAX2 & 2 & load address modifier into X2 \\
\hline & EAX7 & 7 & load FLDI length into X7 \\
\hline & EAX4 & FLD & load FLDI address into X4 \\
\hline & AWDX & 0,4,4 & put FLDl address into AR4 \\
\hline & MVN & \((1,1,1),(, 1)\) & 1,1 - with rounding and plus sign options \\
\hline & NDSC9 & \(0, .87,2,-2,4\) & FLDI's operand descriptor (FLDI, 1, 7,2,-2) \\
\hline & ARG & FLD2+1 & pointer to indirect operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 8A123456+ & \(0123456+\) \\
\hline FLD2 & EDEC & 8P0 & 00001235 (Result) \\
\hline & NDSC4 & FLD2, \(2,6,3,-2\) & recg. field indirect operand descriptor \\
\hline & USE & & no indicators set \(O N\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline MVNE & Move Numeric Edited & 024 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The MVNE instruction is coded as follows:
\begin{tabular}{|c|c|}
\hline 8 & 16 \\
\hline MVNE & (MF1), (MF2) , (MF3) \\
\hline NDSC드n & LOCSYM, CN, N, S, , AM \\
\hline ADSC9 & LOCSYM, CN, \(\mathrm{N}, \mathrm{AM}\) \\
\hline ADSCn & LOCSYM, CN, \(\mathrm{N}, \mathrm{AM}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline & (Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.) \\
\hline \multirow[t]{2}{*}{OPERATING MODES:} & Any \\
\hline & string 2 control \\
\hline SUMMARY: & C(string 1) -mmm (string 3) \\
\hline \multirow[t]{6}{*}{EXPLANATION:} & Starting at location YCl , the string of numeric characters of data type TNl is moved to the string of alphanumeric characters of data type TA3 starting at location YC3. The move is under control of the micro-operation sequence of length L2 and type TA2 \(=00\) that starts at location YC2. (Refer to "Micro Operations" in this section). \\
\hline & Maximum allowable length for L1, L2, and L3 is 63; they are not checked for length greater than 63. Only the rightmost 6 bits (30-35) are interpreted for length. Likewise when a register is specified as containing the length, only the rightmost 6 bits of the register are interpreted. \\
\hline & The operation stops when L3 is exhausted. \\
\hline & The results are not guaranteed when strings are overlapped. \\
\hline & The sign and decimal type of the sending field is given by Sl. The contents of the numeric character string that starts at YCl and the micro-operation sequence that starts at YC2 remain unchanged. \\
\hline & On the processor, \(\mathrm{L} 3=0\) is the normal termination; thus, at the start of the instruction, if \(L 3=0\) and there are no faults (see Note 1), no operation is performed and the instruction terminates normally, independently of whether LI or L2 equals zero, because the hardware does not access these fields when L3 \(=0\). \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & DU, DL for MF1, MF2, and MF3 \\
\hline ILLEGAL REPEATS: & RPT, RPD, RPL \\
\hline INDICATORS: & None affected \\
\hline
\end{tabular}
1. An Illegal Procedure fault occurs under the following conditions.
- If illegal address modification is used
- If illegal repeats are used
- If an illegal micro operation is used

0 If TA2 is not \(=0\)
- If an attempt is made to access string 2 when \(L_{2}=0\)
2. Refer to Micro Operations for Edit Instructions in Section 7.

EXAMPLES:

\begin{tabular}{|c|c|c|}
\hline MVNEX & Move Numeric Edited Extended & 004 (1) \\
\hline
\end{tabular}

FORMAT:


\footnotetext{
CODING FORMAT:
}
\begin{tabular}{lll}
1 & 8 & 16 \\
& & \\
& MVNEX & (MF1),(MF2),(MF3),E \\
& NDSCN & LOCSYM, CN,N,S, AM \\
& ADSC9 & LOCSYM, CN,N,AM \\
& NDSCn & LOCSYM, CN,N,AM
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any

SUMMARY:
\(C\) (string 1) -1 (string 3 )
EXPLANATION: The function of this instruction is similar to the MVNE instruction, but with the added capability of initializing an edit insertion table. (See Table 7-2). A 2-bit code entered in field \(E\) (bits 0 and l) specifies the character set associated with the edit insertion table as follows.

\section*{E-Bits 0 and 1}
\begin{tabular}{ll}
00 & EBCDIC \\
01 & BCD \\
10 & ASCII \\
11 & Illegal, IPR fault
\end{tabular}

TNl determines whether the input data is unpacked (0) or packed (1). TA3 determines the character size (9, 6, or 4 bits) of the output data. It is the user's responsibility to make TA3 consistent with bits 0 and \(l\) of the instruction. \(S\) determines the location of the sign of the input data (leading, trailing, overpunched, separate). Refer to the Explanation for MVNE for additional information.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1, MF2, and MF3
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\) 1. Notes for MVNE apply to MVNEX.
2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
3. Refer to "Micro Operations for Edit Instructions" in Section 7.
\begin{tabular}{|l|l|l|}
\hline MVNX & Move Numeric Extended & 340 (1) \\
\hline
\end{tabular}

FORMAT:

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
```

C(string l) --> C(string 2)

```

EXPLANATION: Starting at location YCl, the decimal number of data type TNI and sign and decimal type SXI is moved, properly scalea, to the decimal number of data type TN2 and sign and decimal type SX2 that starts at location YC2.

The character set is defined by CS (EBCDIC/ASCII). Placement of an overpunched sign in the output is controlled by NS. (Refer to the definition of the NS field in the beginning of Section 8.)

> If SX2 indicates a fixed-point format, the result is stored as L2 digits using scale factor SF2, and thereby may cause most-significant-digit overflow and/or least-significant-digit truncation.

Rounding is legal for both floating and scaled formats. The contents of the decimal number that starts in location YCl rema in unchanged.

The SX field is interpreted as follows:
\(\mathrm{TN}=0\) : Unpacked data (9 bits)
SX
00: LS*, OVP*, scaled
01: LS, separate, scaled
10: TS*, separate, scaled
11: TS, OVP, scaled
TN = 1: Packed data (4 bits)
SX
00: LS, separate, floating-point
01: LS, separate, scaled
10: TS, separate, scaled
11: No sign, scaled
* LS.... Leading sign

OVP... Overpunched
TS.... Trailing sign
Bits 0 and 1 of the instruction word are interpreted as follows:

Bit 0 of instruction word: Specifies the character set.
=0: EBCDIC data (but not the strict EBCDIC sign)
=1: ASCII data (but not the strict ASCII sign)
Bit 1 of instruction word: Specifies no-sign output.
=0: The instruction execution is not affected.
=1: The sign character in the receive field where the result is to be placed is affected as follows:

If the operand descriptor of the receive field contains \(T N=0\) and \(S X=00\) or 11 (indicating that output is an overpunched sign), the overpunched sign is not placed in the specified field. Instead, an appropriate decimal number ( \(0-9\) ) is placed in the receive field irrespective of whether the sign of the calculated result is positive or negative. This is a no-sign output.

For values of SX and \(T N\), bit \(l\) is ignored. This applies both to EBCDIC and ASCII.

The hardware recognizes an implied plus sign on input data. For unpacked data ( \(T N=0\) ) with indicated overpunched sign ( SXI \(=00\) or ll), if the hardware does not find a plus or minus overpunched sign character in the overpunched sign character position, the hardware checks for a numeric digit (0-9). The zone bits are not included in the check; only the lower-order 4 bits are checked. If this check indicates a numeric digit from the appropriate character set, the hardware accepts the digit and assumes the sign to be plus. Otherwise an IPR fault is generated.

Table 8-2 shows the character codes for ASCII and EBCDIC overpunched signs.

Table 8-2. Character Codes For ASCII and EBCDIC Overpunched Signs
\begin{tabular}{|c|c|c|c|c|}
\hline Card Punch Code & \begin{tabular}{l}
Normal \\
Interp.
\end{tabular} & Ovrpnch Interp. & \begin{tabular}{l}
ASCII \\
Code
\end{tabular} & Code \\
\hline 0 & 0 & 0 & 060 & 360 \\
\hline 1 & 1 & 1 & 061 & 361 \\
\hline 2 & 2 & 2 & 062 & 362 \\
\hline 3 & 3 & 3 & 063 & 363 \\
\hline 4 & 4 & 4 & 064 & 364 \\
\hline 5 & 5 & 5 & 065 & 365 \\
\hline 6 & 6 & 6 & 066 & 366 \\
\hline 7 & 7 & 7 & 067 & 367 \\
\hline 8 & 8 & 8 & 070 & 370 \\
\hline 9 & 9 & 9 & 071 & 371 \\
\hline 12 & + & +0 & 053 & NA \\
\hline space & space & +0 & 040 & NA \\
\hline 12-0 & \{ & +0 & 173 & 300 \\
\hline 12-1 & A & \(+1\) & 101 & 301 \\
\hline 12-2 & B & +2 & 102 & 302 \\
\hline 12-3 & C & +3 & 103 & 303 \\
\hline 12-4 & D & +4 & 104 & 304 \\
\hline 12-5 & E & +5 & 105 & 305 \\
\hline 12-6 & F & +6 & 106 & 306 \\
\hline 12-7 & G & +7 & 107 & 307 \\
\hline 12-8 & H & +8 & 110 & 310 \\
\hline 12-9 & I & +9 & 111 & 311 \\
\hline 11 & - & -0 & 055 & NA \\
\hline 11-0 (GBCD) & \(\wedge\) & -0 & 136 & NA \\
\hline 11-0(ASCII) & \} & -0 & 175 & 320 \\
\hline 11-1 & J & -1 & 112 & 321 \\
\hline 11-2 & K & -2 & 113 & 322 \\
\hline 11-3 & L & -3 & 114 & 323 \\
\hline 11-4 & M & -4 & 115 & 324 \\
\hline 11-5 & N & -5 & 116 & 325 \\
\hline 11-6 & 0 & -6 & 117 & 326 \\
\hline 11-7 & P & -7 & 120 & 327 \\
\hline 11-8 & Q & -8 & 121 & 330 \\
\hline 11-9 & R & -9 & 122 & 331 \\
\hline
\end{tabular}

ILLEGAL ADDRESS
MODI FICATIONS:
DU, DL for MF1 or MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If result is zero, then ON; Otherwise, OFF
Negative - If result is negative, then \(O N\); Otherwise, OFF
Truncation - If least-significant truncation without rounding, then ON ; Otherwise, OFF

Overflow - If fixed-point integer overflow, then \(O N\); otherwise, unchanged

Exponent
Overflow - If exponent of floating-point result \(>127\), then \(O N\); otherwise, unchanged

Exponent
Underflow - If exponent of floating-point result < -128, then ON ; otherwise, unchanged

NOTES:
1. A Truncation fault occurs if the truncation indicator is set and the truncation fault enable bit ( \(T\) ) is a 1.
2. An IPR fault occurs if any character (least four bits) other than 0000 - 1001 is detected where digits are defined, or any character (least four bits) other than 1010 - 1111 is detected where the sign is defined by the numeric descriptor.
3. An IPR fault occurs if the values for the number of characters ( N 1 or N 2 ) of the data descriptors are not large enough to hold the number of characters required for the specified sign and/or exponent, plus at least one digit.
4. An IPR fault occurs illegal address modifications or illegal repeats are used.
5. Refer to Note 3 of MLR for information on string replication.
6. If an illegal digit or sign is detected, part or all of the receive field may be changed before the IPR fault occurs.
\begin{tabular}{|l|l|l|}
\hline MVT & Move Alphanumeric with Translation & 160 (1) \\
\hline
\end{tabular}

FORMAT:


\section*{CODING FORMAT: The MVT instruction is coded as follows:}
\begin{tabular}{|c|c|}
\hline 8 & 16 \\
\hline MVT & (MF1), (MF2), FILL, T \\
\hline ADSCn & LOCSYM, CN, N, AM \\
\hline ADSC프n & LOCSYM, CN, \(\mathrm{N}, \mathrm{AM}\) \\
\hline ARG & TABLE, REG, AM \\
\hline
\end{tabular}

OPERATING MODES: AnY

EXPLANATION: Starting at location YCl, the alphanumeric characters of data type TAl are used as an index to a table of contiguous 9-bit characters that start at location Y3 (character position 0 ). The octal code of the character of string-1 is used as an index to string-3. The indexed 9-bit characters (or right-justified 4- or 6-bit characters) of string-3 replace the contents of string 2, starting at location YC2. If TAl and TA2 are dissimilar, each character will have high-order truncation. If Ll is less than L2, the FILL character (the entire 9 bits) is used as the index to the table to replace the L2-Ll least significant characters of string 2. The contents of string 1 remain unchanged except in cases of string overlap. When the 9-bit character translate table and the string are overlapped, the result is unpredictable.

L2 = 0 does not necessarily mean that the instruction functions as a NOP because the truncation indicator may be affected.

If \(L_{1}<L_{2}\), and type \(T A_{1}\) is 4 or 6 -bit, the low-order 4 or 6 bits of the fill character (9-bit) in the instruction word are defined as a table index.

The translation table must begin at a word boundary at character position 0. The index (expressed by the number of 9-bit characters) is added to the starting word address of the table. It is computed in the same way as for normal address modification; however, the computed address is then used as a word address (with character position ignored). The index is added to this word address as a 9-bit number.

The translation table length is determined by the highest possible index character octal value that may be found in the indexing data string. The table is always indexed in 9-bit increments, regardless of the data type being moved. The 9-bit character represented in the table must be the same data type as the receiving field. (See Examples for MVT.)

When address register modification is specified, the translation table address is generated as follows.


When index register modification is specified, the content of that register is added to the word portion.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1, MF2, and REG field for Y3
ILLEGAL REPEATS: RPT, RPD, RPL

INDICATORS: Truncation - If Ll is > L2, then ON; Otherwise, OFF
NOTES: \(\quad\). An Illegal Procedure fault occurs if illegal address modification or illegal repeats are executed.
2. A Truncation fault occurs if the truncation indicator is set and the truncation fault enable ( \(T\) ) bit is a 1.
3. Refer to Explanation of the MLR instruction for information on string replication.

EXAMPLES:

\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & MVT & , , 040 & blank fill \\
\hline & ADSC6 & FLDI, 0,18 & \\
\hline & ADSC9 & FLD2,0,20 & \\
\hline & ARG & TABLE9 & pointer to translation table \\
\hline & USE & CONST. & \\
\hline FLD & BCI & 3,TTYMESSAGE201 & \\
\hline FLD2 & BSS & 5 & \\
\hline \multirow[t]{11}{*}{TABLE9} & EDITP & SAVE, ON & \\
\hline & UASCI & 2,01234567 & OX \\
\hline & UASCI & 2,89[\#@:>? & 1x \\
\hline & UASCI & 2, BABCDEFG & 2 X \\
\hline & UASCI & 2,HI\&.](<) & 3x \\
\hline & UASCI & 2, ^JKLMNOP & 4X \\
\hline & UASCI & 2,QR-S*);' & 5x \\
\hline & UASCI & 2,/STUVWX & 6X \\
\hline & UASCI & 2,YZ_, \% = ' & 78 \\
\hline & EDI TP & RESTORE & \\
\hline & USE & & \\
\hline
\end{tabular}

NOTE: The translation table length in the above example is determined by the highest octal value for the characters of the indexing string (Field 1). The characters in the above translation table are represented in 9-bit ASCII code, the same data type as the receiving field (Field 2). Also, the table is 64 characters in length, in direct relation to the BCD character set (highest value octal 77).


EXAMPLES:

\begin{tabular}{|l|l|l|}
\hline NEG & Negate (A-Register) & 531 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad-C(A) \rightarrow C(A)\) if \(C(A) \neq 0\)
\[
\begin{aligned}
& \text { EXPLANATION: } \begin{array}{l}
\text { This instruction changes the number in } A \text { to its negative (if } \\
\neq 0 \text { ). The operation is executed by forming the two's } \\
\text { complement of the string of } 36 \text { bits. }
\end{array} .
\end{aligned}
\]

ILLEGAL ADDRESS MODIFICATIONS: None

ILLEGAL REPEATS: RPL
INDICATORS: Zero - If \(C(A)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A)_{O}=1\), then \(O N\); Otherwise, OFF
Overflow - If range of \(A\) is exceeded, then \(O N\)
NOTE: An Illegal Procedure fault occurs when an illegal repeat is used.
\begin{tabular}{|c|c|c|}
\hline NEGL & Negate Long (AQ-Register) & \(533(0)\) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)

OPERATING MODES: AnY
SUMMARY \(\quad-C(A Q) \rightarrow C(A Q)\) if \(C(A Q) \neq 0\)

\title{
EXPLANATION: This instruction changes the number in AQ to its negative (if \(\neq 0\) ). The operation is executed by forming the two's complement of the string of 72 bits.
}

ILLEGAL ADDRESS
MODI FICATIONS: None

ILLEGAL REPEATS: RPL

I NDI CATORS:
Zero
- If \(C(A Q)=0\), then \(O N\); Otherwise, OFF

Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise, \(O F F\)
Overflow - If range of \(A Q\) is exceeded, then \(O N\)

NOTE:
An Illegal Procedure fault occurs when an illegal repeat is used.
\begin{tabular}{|l|l|l|}
\hline NOP & No Operation & \(011(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: No operation takes place; the effective address is always prepared.

EXPLANATION: No operation takes place but address preparation is performed according to the specified modifier, if any. If modification other than DU or DL is used, the generated addresses may cause faults.

ILLEGAL ADDRESS
MODIFICATIONS: None
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: The use of Indirect then Tally modifiers ID, DI, IDC, DIC, SCR, or SC changes the address and tally fields of the referenced indirect words; the Tally Runout indicator may be set \(O N\).

NOTES:
1. An Illegal Procedure fault occurs when an illegal repeat is used.
2. Because address preparation takes place, modification may result in a Bounds fault.
\begin{tabular}{|l|l|l|}
\hline ORA & OR to A-Register & \(275(0)\) \\
\hline
\end{tabular}

\section*{FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)}

OPERATING MODES: AnY
SUMMARY: For \(\mathrm{i}=0\) to 35 ,
\(C(A)_{i} O R C(Y)_{i} \rightarrow C(A)_{i} ; C(Y)\) unchanged
ILLEGAL ADDRESS MODI FICATIONS: None

ILLEGAL REPEATS: None
I NDI CATORS:
Zero - If \(C(A)=0\), then \(O N\); Otherwise, OFF
Negative - If \(C(A)_{0}=1\), then \(O N\); Otherwise, \(O F F\)

\begin{tabular}{|c|c|c|}
\hline ORQ & OR to Q-Register & 276 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)

\section*{OPERATING MODES: Any}

SUMMARY:
For \(\mathrm{i}=0\) to 35 ,
\(C(Q)_{i} O R C(Y)_{i} \rightarrow C(Q)_{i} ; C(Y)\) unchanged

\section*{ILLEGAL ADDRESS} MODI FICATIONS: None

ILLEGAL REPEATS: NOne
I NDI CATORS: Zero
- If \(C(Q)=0\), then \(O N\); otherwise, OFF

Negative - If \(C(Q)_{O}=1\), then \(O N\); Otherwise, OFF
\begin{tabular}{|l|l|l|}
\hline ORRR & OR Register to Register & 536 (1) \\
\hline
\end{tabular}

FORMAT:

CODI NG FORMAT: \(\quad 1 \quad 8 \quad 16\)

OPERATING MODES: Executes in ES mode only
SUMMARY:
\(R 1, R 2=0,1,2,3,4,5,6,7, A, Q\)
\(C(R 1)_{i} O R \quad C(R 2)_{i} \rightarrow C(R I)_{I} \quad i=0,1,2, \ldots, 35\)
\(C(R 2)\) unchanged
ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then ON; otherwise, OFF
Negative - If \(C(R I)_{0}=1\), then \(O N\); Otherwise, OFF
NOTES: \(\quad\). An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.

\begin{tabular}{|c|c|c|}
\hline ORSQ & OR to Storage from Q-Register & 256 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad\) For \(i=0\) to 35,
\(C(Q)_{i} O R C(Y)_{i} \rightarrow C(Y)_{i} ; C(Q)\) unchanged
ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If \(C(Y)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Y)_{O}=1\), then \(O N\); otherwise, \(O F F\)
NOTE:
An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline ORSXn & OR to Storage from Index Register \(\underline{\mathrm{n}}\) & \(24 \underline{n}(0)\) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline \multirow[t]{9}{*}{OPERATING MO} & \multicolumn{2}{|l|}{Any} \\
\hline & \multicolumn{2}{|l|}{NS Mode} \\
\hline & \multicolumn{2}{|l|}{For \(\mathrm{n}=0,1, \ldots\) or 7 as determined by op code} \\
\hline & \multicolumn{2}{|l|}{For \(i=0\) to \(17, C(X n)_{i}\) OR \(C(Y)_{i} \rightarrow C(Y)_{i}\)} \\
\hline & \multicolumn{2}{|l|}{\(C(X n)\) and \(C(Y) 18-35\) unchanged} \\
\hline & \multicolumn{2}{|l|}{ES Mode} \\
\hline & \multicolumn{2}{|l|}{For \(\mathrm{n}=0,1, \ldots\) or 7 as determined by op code} \\
\hline & \multicolumn{2}{|l|}{For \(i=0\) to \(35, C(G X n))_{i}\) OR \(C(Y)_{i} \rightarrow C(Y)_{i}\);} \\
\hline & \multicolumn{2}{|l|}{C(GXn) unchanged} \\
\hline \multicolumn{3}{|l|}{ILLEGAL ADDRESS} \\
\hline \multicolumn{3}{|l|}{ILLEGAL REPEATS: RPT, RPD, or RPL of ORSXO} \\
\hline \multirow[t]{6}{*}{I NDI CATORS:} & \multicolumn{2}{|l|}{NS Mode} \\
\hline & \multicolumn{2}{|l|}{Zero - If \(\mathrm{C}(\mathrm{Y})_{0-17}=0\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(\mathrm{C}(\mathrm{Y})_{0}=1\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{ES Mode} \\
\hline & \multicolumn{2}{|l|}{Zero - If \(\mathrm{C}(\mathrm{Y})=0\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(\mathrm{C}(\mathrm{Y})_{O}=1\), then OFF; otherwise, OFF} \\
\hline NOTE: & \multicolumn{2}{|l|}{An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.} \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline\(O R X \underline{n}\) & OR to I ndex Register \(\underline{n}\) & \(26 \underline{n}(0)\) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES AnY
SUMMARY: NS Mode
For \(n=0,1, \ldots\) or 7 as determined by op code
For \(i=0\) to \(17, C(X n)_{i}\) OR \(C(Y)_{i} \rightarrow C(X n)_{i} ;\)
\(C(Y)\) unchanged
ES Mode
For \(n=0,1, \ldots\) or 7 as determined by op code
For \(i=0\) to \(35, C(G X n)_{i} O R C(Y)_{i} \rightarrow C(G X n)_{i} ;\)
\(C(Y)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS:
CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, or RPL of ORXO
INDICATORS: Zero - If \(C(X n / G X n)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(X N / G X n)_{O}=1\), then \(O N\); otherwise, OFF
NOTES:
1. DL modification is flagged illegal but executes with all zeros for data.
2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline PAS & Pop Argument Stack & 176 (1) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:
Modifies bound field of the argument stack register (ASR).
EXPLLANATION:
This instruction provides a means of modifying the bound field of the ASR. The l-word operand is obtained from memory location Y. The memory operand has the following format:


If ASR flag bit \(27=0\) nothing occurs. The argument segment is empty and the instruction terminates.

If ASR flag bit \(27=1\), the instruction proceeds. The SIZE field is the number of descriptors to be framed, minus 1 (i.e., the number of double-word memory locations).

The descriptor SIZE field is converted to number of bytes by appending three l-bits as the least-significant bits, producing a 20 -bit byte size (SIZE-bytes). Accordingly, a memory operand SIZE field of zero means frame one descriptor. Using the 20-bit SIZE-bytes, the instruction proceeds as follows (shaded area is ignored):

If memory operand bit \(27=0\), ASR flag bit 27 and ASR bound field are set to zero and the instruction terminates.

If memory operand bit \(27=1\), the SIZE-bytes is compared to the bound field of the ASR as follows:
- If SIZE-bytes < Bound, then SIZE-bytes replaces contents of ASR Bound field.
- If SIZE-bytes >= Bound, then ASR remains unchanged.
- \(C\) (HWMR) is unchanged for all cases.
- Bits 17-26 and 28-35 of the operand are ignored by the hardware.

\section*{ILLEGAL ADDRESS}
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: \(\quad\) An IPR fault occurs if illegal address modifications or illegal repeats are executed.
EXAMPLE:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & I NHIB & ON & \\
\hline \multirow[t]{4}{*}{SVPTRI} & STAS & SAVEI & store argument stack \\
\hline & SDR & Pl, 0 & save descriptor register 1 \\
\hline & STP & Pl,SAV1l & store pointer to descriptor register 1 \\
\hline & TRA & 0,5 & \\
\hline \multirow[t]{3}{*}{RTPTR1} & NULL & & \\
\hline & LDP & Pl,SAVIl & locates and restores descriptor register 1 \\
\hline & PAS & SAVEI & restores argument stack \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline PULSI & Pulse One & 012 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: No operation takes place
EXPLANATION: The PULSI instruction is identical to the NOP instruction except that it causes certain unique external hardware monitoring synchronization signals to appear in the processor logic circuitry.
ILLEGAL ADDRESS
MODI FICATIONS: None
ILLEGAL REPEATS: RPT, RPD, RPI
I NDI CATORS: The use of Indirect then Tally modifiers ID, DI, IDC, DIC,SCR, or SC changes the address and tally fields of thereferenced indirect words; the Tally Runout indicator may beset ON.
NOTES: 1. An Illegal Procedure fault occurs when illegal repeats areused.
2. This instruction is for use only in external hardware monitoring equipment and not in normal coding.

\begin{tabular}{|l|l|l|}
\hline QFAD & Quadruple-Precision Floating Add & 476 (0) \\
\hline
\end{tabular}

FORMAT:

\section*{OPERATING MODES: Any}

SUMMARY:

\section*{EXPIANATION:}

ILLEGAL ADDRESS MODI FI CATIONS:

Single-word instruction format (see Figure 8-1)
\([C(E A Q, L O R)+C(Y 4\) words \()]\) normalized \(\rightarrow C(E A Q, L O R)\)
The exponent underflow indicator is not set when the low-order exponent \(\left(E_{L}\right)\) is in underflow ( \(E_{U}-15<-128\) ). At this time, the correct value +256 is loaded into \(E_{L}\) and the correct value into the low-order mantissa ( \(M_{L}-L_{0}\) R \(_{8}\)-71).

When the mantissa (both the high-order and the low-order portions) of the operation result is 0 , then -128 is loaded into \(E_{U}\) and \(E_{I}\).

When the low-order mantissa, but not the high-order mantissa, of the operation result \(=0\), then -128 is loaded into \(E_{L}\).

In any other case, \(E_{U}-15\) is loaded into \(E_{L}\).
In quadruple-precision arithmetic operations, an additional digit ( 4 bits) called a guard digit, is assumed next to the low-order position. An operation is performed in which the intermediate result that includes the guard digit is normalized. The high-order 124 bits are loaded into the EAQ and LOR registers.

DU, DL, SC, SCR, CI

ILLEGAL REPEATS: RPT, RPD, RPL
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{4}{*}{INDI CATORS:} & Zero & - If \(\left[C(A Q)_{\left.0-63, C(L O R)_{8-71}\right]=0, \text { then } O N \text {; }}\right.\) otherwise, OFF \\
\hline & Negative & - If \(C(A)_{O}=1\), then \(O N\); Otherwise OFF \\
\hline & Exponent Overflow & - If exponent > +127, then ON \\
\hline & \begin{tabular}{l}
Exponent \\
Underflow
\end{tabular} & - If exponent < -128, then ON \\
\hline NOTE: & An Illegal modificati & Procedure fault occurs when illegal address or illegal repeats are used. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline QFLD & Quadruple-Precision Floating Load & 432 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad[C(Y 4\) words \() \rightarrow C(E A Q, L O R)\)
Bits \(0-7\) of \(C(Y 4\) words) \(-->C(E)\)
Bits \(8-71\) of \(C(Y 4\) words) --> Bits \(0-63\) of \(C(A Q)\)
\(00 . . . .0\)--> bits 64-71 of \(C(A Q)\)
Bits 72-143 of C(Y 4 words) - C(LOR)
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, SC, SCR, CI
ILLEGAL REPEATS: RPT, RPD, RPL
I NDI CATORS:

NOTE:
Zero - If \(\left[C(A Q)_{0-71}, C(L O R)_{12-71]}=0\right.\),then \(O N\); otherwise OFF

Negative - If \(C(A)_{O}=1\), then \(O N\); otherwise OFF
An Illegal Procedure fault occurs when illegal address modifications or illegal repeats are used.


ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, SC, SCR, CI
ILLEGAL REPEATS: RPT, RPD, RPL
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{4}{*}{I NDI CATORS:} & Zero & \[
\begin{aligned}
-\quad & \text { If }\left[C(A Q)_{0-63,} C(L O R)_{8-71}\right]=0, \text { then } O N ; \\
& \text { otherwise, OFF }
\end{aligned}
\] \\
\hline & Negative & - If \(C(A)_{O}=1\), then \(O N\); otherwise OFF \\
\hline & Exponent Overflow & - If exponent > +127, then ON \\
\hline & \begin{tabular}{l}
Exponent \\
Underflow
\end{tabular} & - If exponent < - 128, then ON \\
\hline NOTE: & An Illega modificat & Procedure fault occurs when illegal address is or illegal repeats are used. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline QFSB & Quadruple-Precision Floating Subtract & 576 (0) \\
\hline
\end{tabular}

FORMAT:
OPERATING MODES: Any
SUMMARY:
EXPLANATION:

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, SC, SCR, CI
ILLEGAL REPEATS: RPT, RPD, RPL
\begin{tabular}{|c|c|c|}
\hline I NDI CATORS: & Zero & - If \(\left[C(A Q)_{0-63}, C(L O R)_{8-71}\right]=0\), then \(O N\); otherwise, OFF \\
\hline & Negative & - If \(C(A)_{0}=1\), then \(O N ;\) otherwise, OFF \\
\hline & Exponent Overflow & - If exponent > +127, then ON \\
\hline & Exponent Underflow & - If exponent < - 128 , then ON \\
\hline NOTE: & An Illegal modificati & Procedure fault occurs when illegal address ns or illegal repeats are used. \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline QFST & Quadruple-Precision Floating Store & 453 (0) \\
\hline
\end{tabular}
FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1).

PROCEDURE MODE: Any
SUMMARY: \(\quad[C(E A Q, L O R) \rightarrow C(Y 4\) words \()]\) normalized
\(C(E) \rightarrow\) bits \(0-7\) of \(C(Y 4\) words)
Bits \(0-63\) pf \(C(A Q)-->\) bits \(8-71\) of \(C(Y 4\) words)
Bits 64-71 of \(C(A Q)\) are ignored
\(C(L O R)->\) bits \(72-143\) of \(C(Y 4\) words \()\)
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, SC, SCR, CI
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs when illegal address modifications or illegal repeats are used.

\begin{tabular}{|c|c|c|}
\hline QLR & Q-Register Left Rotate & 776 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline EXPLANATION: & \multicolumn{2}{|l|}{\begin{tabular}{l}
Rotate \(C(Q)\) left by the number of positions indicated by bits 11-17 (NS mode) or 27-33 (ES mode) of Y ( \(Y\) modulo 128). \\
Enter each bit leaving bit position 0 of \(Q\) into bit position 35 of Q .
\end{tabular}} \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & \multicolumn{2}{|l|}{DU, DL, CI, SC, SCR} \\
\hline ILLEGAL REPEATS: & \multicolumn{2}{|l|}{RPL} \\
\hline \multirow[t]{2}{*}{I NDI CATORS:} & \multicolumn{2}{|l|}{Zero - If \(C(Q)=0\), then \(O N\); Otherwise, OFF} \\
\hline & Negative - If \(C(Q)_{0}=1\), then \(O N ;\) otherwise, & \\
\hline \multirow[t]{2}{*}{NOTES:} & \multicolumn{2}{|l|}{1. The rotate count in the instruction must be a decimal number. To "right-rotate" \(\underline{n}\) bits, use QLR \(36-\underline{n}\).} \\
\hline & 2. An Illegal Procedure fault occurs if illegal modifications or illegal repeats are used. & aress \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline QLS & Q-Register Left Shift & \(736(0)\) \\
\hline
\end{tabular}

\section*{FORMAT: \\ Single-word instruction format (see Figure 8-1)}

OPERATING MODES: Any
EXPLANATION: \(\quad\)\begin{tabular}{l} 
Shift \(C(Q)\) left by the number of positions indicated by bits \\
ll-17 (NS mode) or \(27-33\) ( \(E S\) mode) of \(Y\) ( \(Y\) modulo 128 ). Fill \\
vacated positions with zeros. The shift count in the \\
instruction must be a decimal number.
\end{tabular}

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If \(C(Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Q)_{O}=1\), then \(O N\); Otherwise, OFF
Carry - If \(C(Q)_{0}\) changes during the shift, then \(O N ;\) otherwise, OFF. When the carry indicator is ON , the algebraic range of \(Q\) has been exceeded.

NOTE:
An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline QRL & Q-Register Right Logical Shift & 772 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
EXPLANATION: Shift C(Q) right by the number of positions indicated by bits 11-17 (NS mode) or 27-33 (ES mode) of Y (Y modulo 128). Fill vacated positions with zeros. The shift count in the instruction must be a decimal number.
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: ..... RPL
I NDI CATORS: Zero - If \(C(Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Q)_{O}=1\), then \(O N\); Otherwise, OFF
NOTE:An Illegal Procedure fault occurs if illegal addressmodifications or illegal repeats are used.

\begin{tabular}{|c|l|c|}
\hline QSMP & \begin{tabular}{l} 
Quadruple-Precision Floating Multiply \\
with Double-Precision Operands
\end{tabular} & 460 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)

\section*{OPERATI NG MODES: AnY}

SUMMARY:
EXPLANATION: The exponent underflow indicator is not set when the low-order exponent ( \(E_{\mathrm{L}}\) ) is in underflow ( \(\mathrm{E}_{\mathrm{U}}-15<-128\) ). At this time, the correct value +256 is loaded into \(E_{L}\) and the correct value into the low-order mantissa ( \(M_{L}-\) LOR \(_{8-71}\) ).

When the mantissa (both the high-order and the low-order portions) of the operation result is 0 , then -128 is loaded into \(E_{U}\) and \(E_{L}\).

When the low-order mantissa, but not the high-order mantissa, of the operation result \(=0\), then -128 is loaded into \(E_{L}\).

In any other case, \(E_{U}-15\) is loaded into \(E_{L}\).
In quadruple-precision arithmetic operations, an additional digit (4 bits), called a guard digit, is assumed next to the low-order position. An operation is performed in which the intermediate result which includes the guard digit are normalized. The high-order 124 bits are loaded into the EAQ and LOR registers.

The 72 bits of \(C(A Q)_{0-71}\) are used for the mantissa of the multiplicand.

ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL, SC, SCR, CI
ILLEGAL REPEATS: RPT, RPD, RPL
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{4}{*}{I NDI CATORS:} & Zero &  otherwise, OFF \\
\hline & Negative & - If \(C(A)_{0}=1\), then \(O N\); Otherwise, OFF \\
\hline & Exponent Overflow & - If exponent > +127, then ON \\
\hline & \begin{tabular}{l}
Exponent \\
Underflow
\end{tabular} & - If exponent < - 128, then ON \\
\hline NOTE: & An Illegal modificati & Procedure fault occurs if illegal address s or illegal repeats are used. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline RCW & Read Connect Word Pair & \(250(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY: \(\quad C(\) Connect Queue Entry) \(\rightarrow C(A Q)\)
If the queue is empty
\[
0 \rightarrow C(A Q)
\]

The SCU selected is the control SCU.
EXPLANATION; The SCU is selected by the control SCU bit. (Refer to SCU configuration register in Section 4.)

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI,
ILLEGAL REPEATS: RPD, RPL, and RPT
INDICATORS: Zero - If \(C(A)=0\), then \(O N\); Otherwise, OFF
Negative - If \(C(A)_{O}=1\), then \(O N\); Otherwise, OFF
NOTES: \(\quad\). An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
2. An IPR fault occurs if this instruction is executed in Master or Slave modes.
3. The SCU connect masks are not applied.
4. Bound checks on the address are not made.
\begin{tabular}{|l|l|l|}
\hline RET & Return & \(630(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
\(C(Y)_{0-17} \rightarrow C(I C)\)
\(C(Y)_{18-32} \rightarrow C(I R)\)
\(C(Y)_{33-35}\) are ignored
\(C(Y)\) unchanged
EXPLANATION: This instruction loads the content of the location specified by \(Y\) into the instruction counter and indicator register with bit \(29=0\). The RET instruction does not load the instruction segment register (ISR) and the SEGID(IS). The return is then within the current instruction segment. The RET instruction may be thought of as an LDI instruction followed by a transfer to the location specified by \(\mathrm{C}(\mathrm{Y})_{0-17}\).

The relation between the bit positions of \(C(Y)\) and the indicators is as follows:
\(\mathrm{C}(\mathrm{y})\) Bit Position Indicator (or Mask)

18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33-35

Zero
Negative

\section*{Carry}

Overflow
Exponent overflow
Exponent underflow
Overflow mask
Tally runout
Parity error
Parity mask
Master mode

\section*{Truncation}

Multiword instruction interrupt Reserved for exponent underflow mask Hexadecimal exponent mode 000

With unconditional transfer of control instructions, bit 29 of the instruction word affects the operation as follows:

0 When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not affected. An IPR fault does not occur.
- When bit 29 of the instruction word \(=1\), and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transter does not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODI FI CATI ONS:
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: \(\quad\) aster mode - If \(C(Y)_{28}\) is 1, then no change; otherwise, OFF
All other - If corresponding bit in \(C(Y)\) is 1 , then \(O N\); indicators otherwise, OFF

NOTES:
DU, DL, CI, SC, SCR
1. An Overflow Fault does not occur when the overflow indicator, exponent overflow indicator, or exponent underflow indicator is set ON via the RET instruction, even if the Overflow Mask Indicator is OFF.
2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
3. A Security Fault, Class 2 occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
4. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
5. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
\begin{tabular}{|l|l|l|}
\hline RIMR & Read Interrupt Mask Register & 233 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY:
Port interrupt level masks \(\rightarrow C(A)_{0-7}\)
All mask \(\quad-\quad C(A)_{8}\)
Port connect mask \(\quad-->C(A)_{g}\)
\(0 . .0 \quad \rightarrow C(A)_{10-35}\)
EXPLANATION: This instruction reads the masks in the SCU corresponding to the issuing port; the All Mask is also read.

ILLEGAL ADDRESS
MODI FICATI ONS:
DU, DL, CI, SC, and SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\). The SCU is selected by the control SCU bit.
2. An IPR fault occurs when an attempt is made to execute this instruction in Slave or Master mode.
3. An Illegal Procedure fault occurs if illegal address modification or an illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline RIW & Read Interrupt Word Pair & 412 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY:
If an unmasked interupt queue in the SCU has an entry then, \(C(\) Word Pair from queue) \(\rightarrow C(A Q)\)

If no unmasked queue has an entry then,
\[
0 . .0 \quad \rightarrow \quad C(A Q)
\]

EXPLANATION: If any unmasked interrupt queue in the control sed has an entry, then the contents of the entry from the interrupt queue are moved into the \(A Q\) register. The entry from the interrupt queue contains the level number. If there is no unmasked queue from an entry, then zeros are moved into the \(A Q\) register.

The SCU interrupt-connect mask register (ICMR) allows masking of each port's interrupts and connects. Queues are maintained in the SCU for each of the eight interrupt levels. The queues are circular, first-in/first-out priority. No CPU address information is used.

ILLEGAL ADDRESS
MODIFICATION: DU, DL, CI
ILLEGAL REPEATS: RPD, RPL, RPT
INDICATORS: Zero - If \(C(A)=0\), then \(O N\); otherwise OFF
Negative - If \(C(A)_{O}=1\), then \(O N\); otherwise \(O F F\)
NOTES: \(\quad\) 1. An IPR fault occurs if this instruction is executed in Master or Slave mode.
2. An IPR fault occurs if illegal address modification or an illegal repeat is used.
3. Bound checks on the address are not made.
\begin{tabular}{|c|c|c|}
\hline RMID & Read Memory ID Register & 273 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MO & \multicolumn{2}{|l|}{Privileged Master mode} \\
\hline SUMMARY: & \multicolumn{2}{|l|}{\(C\) (Memory ID Register) \(\rightarrow\) C(AQ)} \\
\hline EXPLANATION: & \begin{tabular}{l}
This instruction provides program access to the register. SCU selection is based on the Control in the CPU mode register. \\
Address development is followed and transferred select the correct memory unit. The physical me that is selected by the address is dependent upo physical ID or logical ID based on the setting configuration register.
\end{tabular} & \begin{tabular}{l}
nory ID \\
U bit (22) \\
the SCU to y unit the SCU's the SCU
\end{tabular} \\
\hline \multicolumn{2}{|l|}{ILLEGAL ADDRESS} & DU, DL, CI, SC, SCR \\
\hline \multicolumn{3}{|l|}{ILLEGAL REPEATS: RPD, RPL, RPT} \\
\hline I NDICATORS: & \multicolumn{2}{|l|}{None affected} \\
\hline NOTES: & \begin{tabular}{l}
1. An IPR fault occurs if execution is attempted or Master mode. \\
2. An IPR fault occurs if illegal address modifi illegal repeat is used.
\end{tabular} & \begin{tabular}{l}
the Slave \\
ion or an
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline RMR & Read Memory Register & 270 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY: \(\quad C(\) Memory Status Register) \(\rightarrow \quad C(A Q)\)
0...0 - - \(C\) (Memory Status Register)

EXPLANATION: This instruction provides program access to the memory status register. This register consists of 8 bits (40-47) in a 72-bit register. (Refer to "Memory Error Status Register" in Section 4.) SCU selection is based on the control SCU bit in the CPU mode register.

Address development is followed and transferred to the SCU to select the memory unit. The memory unit is selected by physical ID or logical ID based on the setting of the SCU configuration register.

ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPD, RPL, RPT
INDICATORS: None affected
NOTES:
1. An IPR fault occurs if execution is attempted in the Slave or Master mode.
2. An IPR fault occurs if illegal address modification or an illegal repeat is used.

\begin{tabular}{|l|l|l|}
\hline RPAT & Run PATROL & 611 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode and Master mode; NS mode only
EXPLANATION: This instruction operates like the DIS instruction. When PATROL is enabled, a full cycle of all test pages is run. The sampling for interrupts at completion of each test page is not done. Upon completion of the full cycle, the CPU returns to the execution of the next instruction.

When PATROL is disabled, no operation takes place. The CPU continues with the next instruction.

ILLEGAL ADDRESS MODI FICATI ONS:

None. Modification is performed, including modification of any indirect words specified. However, the effective address has no effect on the operation, including the final value of the instruction counter.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. A Command fault occurs if execution is attempted in the Slave or Master modes.
2. An IPR fault occurs if this instruction is executed in \(E S\) mode.
3. An IPR fault occurs if illegal repeats are executed.
\begin{tabular}{|l|l|l|}
\hline RPD & Repeat Double & \(560(0)\) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{\[
\begin{array}{lllll}
0 & 0 & 0 & 1 & 1 \\
7 & 8 & 9 & 0 & 1
\end{array}
\]} & Op Code & \multicolumn{4}{|l|}{\(\begin{array}{llllll}2 & 2 & 2 & 3 & 3 \\ 6789 & 0 & 5\end{array}\)} \\
\hline TALLY & A & B & C & TERM. COND. & 560(0) & 0 & 1 & 0 & DELTA \\
\hline
\end{tabular}

\section*{OPERATING MODES: Executes in NS mode only}

CODING FORMAT: RPD N,I,kl,k2,...,k7. ( \(A=B=C=1\).) The command generated by the assembler from this format will cause the two instructions immediately following the RPD instruction to be iterated N times and the effective addresses of those two instructions to be incremented by the value I for each of \(N\) iterations. The meaning of the termination conditions of \(k l, k 2, \ldots, k 7\) are the same as for the RPT instruction. Since the repeat-double must fall in an odd location, the assembler will force this condition and a NOP instruction is used for a filler when needed.

RPDX ,I. ( \(A=B=C=0\).) This instruction operates just as the RPD instruction with the exception that \(\lambda, B, N\) and the conditions for termination are loaded by the user into index register zero.

RPDA \(N, I, k l, k 2, \ldots, k 7\). ( \(A=C=1\). \(B=0\).) This instruction operates just as the RPD instruction with the exception that only the effective address of the first instruction following the RPDA instruction will be incremented by the value of I for each of N iterations.

RPDB N,I,kl,k2,...,k7. ( \(A=0 . B=C=1\).) This instruction operates just as the RPD instruction with the exception that only the effective address of the second instruction following the RPDB instruction will be incremented by the value I for each of \(N\) iterations.

EXPLANATION: The instructions from the next \(Y\)-pair are fetched and saved in the processor; they are executed repeatedly until a specified termination condition is met.
1. The RPD instruction must be stored in an odd memory location except when accessed via the XEC or XED instructions. In this case, the RPD instruction can be either even or odd, but the XEC or XED instruction must be in an odd memory location.
2. If \(C=0\), the tally and terminate conditions are loaded from XO/GXO.

NS Mode
Tally, terminate condition \(=C(X O)_{0-17}\)
ES Mode
Tally, terminate condition \(=C(G X O)_{18-35}\)
\(\mathrm{C}(\mathrm{GXO})_{0-17}\) unchanged
3. If \(C=1\), then bits \(0-17\) of the RPD instruction are loaded into XO/GXO.

NS Mode
Bits \(0-17\) of the RPD instruction \(\rightarrow C(X O / G X O)\)
ES Mode
Bits \(0-17\) of the RPD instruction \(\rightarrow \mathrm{C}(\mathrm{GXO})_{18-35}\)
00....0 \(\rightarrow\) C(GXO) \(0-17\)
4. The terminate condition(s) and tally from \(X 0\) control the repetition for the instructions following the RPD instruction. An initial tally of zero is interpreted as 256. A fault also causes an exit from the cycle.
5. The repetition cycle consists of the following steps:
a. Execute the pair of repeated instructions.
b. \(C(X O)_{0-7}-1 \rightarrow\) bits \(0-7\) of \(C(X O)\)
or \(C(G X O)_{18-25-1 ~}-->C(G X O)_{18-25}\)
c. If a terminate condition is met, set the Tally Runout indicator OFF and exit.
d. If bits \(0-7\) of \(C(X O)\) or bits \(18-25\) of \(C(G X O)=0\), set the Tally Runout indicator \(O N\) and exit.
e. If conditions in \(c\). or \(d\). are not met, go to \(e\).
6. Many instructions cannot be repeated. If an instruction cannot be repeated, an illegal repeat causes on IPR fault to occur. Refer to the individual instruction descriptions to determine whether or not a particular instruction can be repeated.
7. Address modification for the pair of repeated instructions is as follows.

For each of the two repeated instructions, only the modifiers \(R\) and \(R I\) and only the designators specifying Xl,..., X7/GX1,....,GX7 are permitted. Address register modification is also permitted. All other modifier designations result in an IPR fault.

When the effective address for \(R\) modification is \(Y\), and when the indirect word address for RI modification is YI, the address is determined as follows.
a. When AR modification is not indicated (bit \(29=0\) )
- For the first execution of each of the two repeated instructions:
\[
\begin{aligned}
& Y+C(R) \rightarrow Y_{1} \text { or } \mathrm{YI}_{1} \\
& \mathrm{Y}_{1} \text { or } \mathrm{YI}_{1} \rightarrow C(R)
\end{aligned}
\]
o For any subsequent execution of the two repeated instructions:

For the first instruction of the pair
If \(A=1\), then DELTA \(+C(R) \rightarrow Y_{n}\) or \(Y I_{n}\)
\(Y_{n}\) or \(Y I_{n} \rightarrow C(R)\)
If \(A=0\), then \(C(R) \rightarrow Y_{n}\) or \(Y I_{n}\), where \(n>1\)
For the second instruction of the pair
If \(B=1\), then DELTA \(+C(R) \rightarrow Y_{n}\) or \(Y I_{n}\);
\(\mathrm{Y}_{\mathrm{n}}\) or \(\mathrm{YI}_{\mathrm{n}} \rightarrow \mathrm{C}(\mathrm{R})\)

If \(B=0\), then \(C(R) \rightarrow Y_{n}\) or \(Y I_{n}\), where \(n>1\)
b. When AR modification is indicated (bit \(29=1\) )
- For the first execution of each of the two repeated instructions:
\((s e) Y+C(R)+C(A R m)--Y_{I}\) or \(Y_{I}\)
\((s e) Y+C(R) \rightarrow C(R)\)
(se) is the extended address with bit 3 of \(y\).
ARm is the address register \(m\) selected by instruction bits \(0,1,2\).
- For any subsequent execution of the two repeated instructions:

For the first instruction of the pair
If \(A=1\), then DELTA \(+C(R)+C(A R m) \rightarrow Y_{n}\) or \(\mathrm{YI}_{\mathrm{n}}\);

DELTA + C(R) \(-->C(R)\)
If \(A=0\), then \(C(R)+C(A R) \rightarrow Y_{n}\) or \(Y I_{n}\)
For the second instruction of the pair
If \(B=1\), then DELTA \(+C(R)+C(A R m) \rightarrow Y_{n}\) or \(\mathrm{YI}_{\mathrm{n}}\)

DELTA + C(R) \(\rightarrow C(R)\)
If \(B=0\), then \(C(R)+C(A R m) \rightarrow Y_{n}\) or \(Y I_{n}\)
\(A\) and \(B\) are the contents of the \(X 0\) bits 8 and 9 or the GXO bits 26 and 27.

> When RI modification is specified in the repeated instruction, indirect reference is performed only once for each repeat. The tag field of the indirect word is ignored and processed as \(R\) modification (R = \(\mathrm{N})\).
8. The Exit Conditions:

An exit is made from the repeat cycle if one of the terminate conditions exists or if tally \(=0\) after the execution of the odd instruction of the repeated pair. Also, an exit is made when a fault occurs.

The program-controlled exit conditions are:
a. Tally \(=0\)
b. Terminate Conditions:

The bit configuration in bit positions 11-17 of the RPD instruction defines the terminate conditions. If more than one condition is specified, the repeat terminates if any one of the specified conditions is met.

The carry, negative, and zero indicators each use two bits, one for the OFF condition and one for ON. A zero in both positions for one indicator causes this indicator to be ignored as a terminate condition. A 1 in both positions causes an exit after the first execution of the repeated instruction pair.

Bit \(\quad 17=0\) : Ignore all overflows. The respective overflow indicator is not set ON, and an Overflow fault does not occur.

Bit \(\quad 17=1:\) Process overflows. If overflow mask indicator is ON when an overflow occurs, then exit from the repetition cycle. If the overflow mask indicator is OFF when an overflow occurs, then an Overflow fault occurs.

Bit \(\quad 16=1:\) Terminate if carry indicator is OFF.
Bit \(\quad 15=1:\) Terminate if carry indicator is ON .
Bit \(\quad 14=1: \quad\) Terminate if negative indicator is OFF.
Bit \(\quad 13=1:\) Terminate if negative indicator \(0 N\).
Bit \(\quad 12=1:\) Terminate if zero indicator OFF.
Bit \(\quad l l=1:\) Terminate if zero indicator \(O N\).
c. Overflow Fault:

If bit \(17=1\) and an overflow occurs with the overflow mask indicator OFF, an Overflow fault occurs and an exit is made from the repetition cycle after the execution of the current instruction when the fault processor returns control.

A non-program-controiled exit from the repetition cycle occurs if any fault other than an Overflow occurs. If any fault (Overflow, Divide Check, Parity error on indirect word or operand fetch, etc.) occurs on the even instruction, the odd instruction will not be executed.

\section*{9. Status at termination of repeat}

Bits \(0-7\) of \(\mathrm{C}(\mathrm{XO})\) or bits 18-25 of \(\mathrm{C}(\mathrm{GXO})\) contain the tally residue (i.e., the number of repeats remaining until a tally runout would have occurred). The terminate conditions in bits \(11-17\) remain unchanged.

If the exit was due to tally \(=0\) or a terminate condition, the \(\mathrm{Xn} / \mathrm{GX} \underline{\underline{n}}\) specified by the designator of each of the two repeated instructions will contain either:
a. The contents of the designated \(\mathrm{Xn} / \mathrm{GXn}\) after the last execution of the repeated pair plus the DELTA associated with each instruction, as A or B, the DELTA designators (bits 8 and 9 of XO ) \(=1\), or
b. The contents of the designated \(X \underline{n} / G X \underline{n}\) after the last execution of the repeated pair if \(A\) or \(B\), respectively, is zero.
10. When \(\mathrm{X} 00-7 / \mathrm{GXO}_{18}-25\) contain zeros and the terminate condition is not satisfied, the tally runout indicator set to ON ; otherwise, it is set to OFF.

ILLEGAL ADDRESS MODI FICATI ONS:

None. Address modification is not executed. Bit 29 is ignored.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: The RPD instruction itself does not affect any of the indicators. However, the execution of the repeated instructions may affect indicators. The repeat mode entered as a result of the instruction affects the Tally Runout indicator.

NOTES:
1. A repeat-double of instructions that have long execution times may cause a Lockup fault (LUF) if the time involved is greater than the lockup time interval, which may be 2, 4,8 , or 16 milliseconds.
2. The repeated instruction must be modified by an index register.
3. The following conditions cause an IPR fault to occur.
- If illegal repeats are used.
- If the repeated instruction uses XO/GXO.
- If \(R\) or RI modification is attempted with the repeated instruction with other than XI-X7/GXI-GX7.
- If the RPD instruction (or the XEC instruction accessing the RPD instruction) is not at an odd location.

If the exit was due to a fault, the \(\mathrm{Xn} / \mathrm{GX} \underline{n}\) specified by the designator of each of the two repeated instructions may contain either:
a. The contents of the designated \(\mathrm{Xn} / \mathrm{GXn}\) when the fault occurred plus the DELTA associated with each instruction \(A\) and \(B=1\), or
b. The contents of the designated \(\mathrm{Xn} / \mathrm{GX} \underline{n}\) when the fault occurred.

EXAMPLE:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & & \\
& EAX6 & FROM \\
& EAX7 & TO \\
& RPD & 100,2 \\
& LDAQ & 0,6 \\
& STAQ & 0,7 \\
& \(\cdot\) & \\
& - & \\
& EVEN & \\
FROM & BSS & 200 \\
TO & BSS & 200
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline RPL & Repeat Link & \(500(0)\) \\
\hline
\end{tabular}

FORMAT:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{\[
\begin{array}{lllll}
0 & 0 & 0 & 1 & 1 \\
7 & 8 & 9 & 0 & 1
\end{array}
\]} & \[
\begin{array}{r}
11 \\
78 \\
\hline
\end{array}
\] & Op Code & \multicolumn{4}{|l|}{\[
\begin{array}{lllllll}
2 & 2 & 2 & 2 & 3 & 3 \\
6 & 7 & 8 & 9 & 0 & 5 \\
\hline
\end{array}
\]} \\
\hline TALLY & 0 & 0 & C & TERM. COND. & & 500(0) & 0 & 1 & 0 & 000000 \\
\hline
\end{tabular}

\section*{OPERATING MODES: Executes in NS mode only}

EXPLANATION:

RPL N,kl,k2,...,k7. ( \(C=1\).\() This format causes the\) instruction immediately following the RPL instruction to be repeated N times or until one of the conditions specified in kl,....k7 is satisfied, or until the link address of zero is detected. The range of \(N\) is \(0-255\). If \(N=0\), the instruction will be iterated 256 times. If \(N\) is greater than 255 , the instruction will cause an error flag (A) to be printed on the assembly listing. The fields \(\mathrm{kl}, \mathrm{k} 2, \ldots, \mathrm{k} 7\) may or may not be present. They represent conditions for termination which, when needed, are declared by the conditional transfer instructions TMI, TNC, TNZ, TOV, TPL, TRC, and TZE. These instructions affect the termination condition bits in position 11-17 of the Repeat instruction.

An octal number can be used rather than the transfer instructions to denote termination conditions. Thus, if the field for \(\mathrm{kl}, \mathrm{k} 2, \ldots, \mathrm{k} 7\) is found to be numeric, it will be interpreted as octal, and the low-order 7 bits will be ORed into bit positions 11-17 of the Repeat instruction. The variable field scan is terminated with the octal field.

RPLX \((C=0)\). This instruction operates just as the RPL instruction except that N and the conditions for termination are loaded by the user into index register zero.

The next instruction is executed either a specified number of times until a specified termination condition is met, or until the link address of zero is detected.
1. If \(C=0\), the tally and terminate conditions are those loaded from XO/GXO.

NS Mode
Tally, terminate condition \(=C(X O)_{0-17}\)
ES Mode
Tally, terminate condition \(=C(G \times 0) 18-35\)
\(C(G X O)\) 0-17 is unchanged
2. If \(C=1\), then bits \(0-17\) of the RPL instruction \(\rightarrow C(X O) /(G X O)\)

NS Mode
Bits 0-17 of the RPD instruction \(\rightarrow C(X O / G X O)\)
ES Mode
Bits 0-17 of the RPD instruction \(\rightarrow\) (GXO) 18-35
\(00 . .0 \rightarrow C(G X O)_{0-17}\).
3. The terminate condition(s) and tally from \(X 0\) control the repetition for the instruction following the RPL instruction. An initial tally of zero is interpreted as 256. A fault also causes an exit from the cycle.
4. The repetition cycle consists of the following steps:
a. Execute the repeated instruction.
b. \(\mathrm{C}\left(\mathrm{XO}_{0-7}-1 \rightarrow\right.\) bits \(0-7\) of \(\mathrm{c}(\mathrm{XO})\)
or \(C(G X O)_{18-25-1 ~} \rightarrow(G X O)_{18-35}\).
c. If a terminate condition is met, set the Tally Runout indicator OFF and exit.
d. If bits \(0-7\) of \(C(X O)\) or bits 18-25 of \(C(G X O)=0\), or the link address bits \(0-17\) of \(C(Y)=0\) and no terminate condition is met, set the Tally Runout indicator \(O N\) and exit.
e. If conditions in c. or d. are not met, the effective address \(C(Y)\) is used as a link address to determine the \(C(Y)\) to be used in the next iteration. Go to a.
5. Many instructions cannot be repeat-linked. If an instruction cannot be repeated, an illegal repeat causes an IPR fault to occur. Refer to the individual instruction descriptions to determine whether or not a particular instruction can be repeated.
6. Address modification for the repeated instruction is as follows.

Oniy address register (AR) modification and \(R\) modification specifying Xl-X7/GXI-GX7 are permitted for repeated instructions.
\(R\) modification is valid only for the first execution of the repeated instruction, AR modification is valid for all executions.

The effective address is generated as follows.
a. When \(A R\) modification is not indicated (bit \(29=0\) )
- For the first execution of the repeated instruction
\[
\begin{aligned}
& Y 1=Y 1+C(R) \\
& Y 1 \rightarrow C(R)
\end{aligned}
\]
- For each successive execution of the repeated instruction
\[
\begin{aligned}
& Y_{n}=C\left(Y_{n}-1\right)_{0-17} \\
& Y_{n} \rightarrow C(R) \quad \text { (when } Y_{n 0-17} \text { does not contain zeros) }
\end{aligned}
\]
b. When AR modification is indicated (bit \(29=1\) )
o For the first execution of the repeated instruction
\(Y 1=(s e) y+C(R)+C(A R m)\)
(se)y + C(R) \(->C(R)\)
(se)y is the extended address with bit 3 of \(y\).
ARm is the address register \(m\) selected by instructions bits \(0,1,2\).
- For each successive execution of the repeated instruction
\[
\begin{aligned}
& Y_{n}=C\left(Y_{n}-1\right)_{0-17}+C(A R) \\
& C\left(Y_{n}-1\right)_{0-17} \rightarrow C(R)
\end{aligned}
\]
when \(\mathrm{Yn}_{0-17}\) does not contain zeros
The effective address \(Y\) is the address of the next list word. The lower portion of the list word contains the operand to be used for this execution of the repeated instruction.

The operand is handled in one of the following formats.

Bits 0-17: 00...0
Bits 18-35: \(C(Y)_{18-35}\) for single-precision (1 word)
or as
Bits 0-17: 00...0
Bits 18-71: \(\mathrm{C}(\mathrm{Y})_{18-71}\) for double precision (2 words)

The upper 18 bits of the list word contain the link address; that is, the address of the next successive list word, and thus the effective address for the next successive execution of the repeated instruction.
7. Repeat Exit Conditions:

An exit is made from the repeat cycle if one of the terminate conditions exists or if tally \(=0\) or link address \(=0\) after the execution of the repeated instruction. Also, an exit is made when a fault occurs.

The program-controlled exit conditions are:
a. Tally \(=0\)
b. Link Address \(=0\)
c. Terminate Conditions:

The bit configuration in bit positions 11-17 of the RPL instruction defines the terminate conditions. If more than one condition is specified, the repeat terminates if any of the specified conditions is met.

The carry, negative, and zero indicators each use two bits, one for the OFF condition and one for ON. A zero in both positions for one indicator causes this indicator to be ignored as a terminate condition. A l in both positions causes an exit after the first execution of the repeated instruction.
\begin{tabular}{|c|c|c|}
\hline Bit & \(17=0\) : & Ignore all overflows. The respective overflow indicator is not set \(O N\), and an Overflow fault does not occur. \\
\hline Bit & \(17=1:\) & Process overflows. If the overflow mask indicator is \(O N\) when an overflow occurs, exit from the repetition cycle. If the overflow mask indicator is OFF when an overflow occurs, then an Overflow fault occurs. \\
\hline Bit & \(16=1:\) & Terminate if carry indicator is OFF. \\
\hline Bit & \(15=1:\) & Terminate if carry indicator is ON . \\
\hline Bit & \(14=1:\) & Terminate if negative indicator is OFF. \\
\hline Bit & \(13=1:\) & Terminate if negative indicator is ON . \\
\hline
\end{tabular}

ILLEGAL ADDRESS MODI FICATIONS:

Bit \(\quad 12=1:\) Terminate if zero indicator is OFF.
Bit \(\quad 11=1:\) Terminate if zero indicator is ON .
d. Overflow Fault:

If bit \(17=1\) and an overflow occurs with the overflow mask indicator OFF, an Overflow fault occurs and an exit is made from the repetition cycle when the fault processor returns control.

A non-program-controlled exit from the repetition cycle occurs if any fault other than an Overflow occurs (Divide Check, Parity error on indirect word or operand fetch, etc.).
8. Status at termination of repeat

Bits \(0-7\) of \(\mathrm{C}(\mathrm{XO})\) or bits \(18-25\) of \(\mathrm{C}(\mathrm{GXO})\) contain the tally residue (i.e., the number of repeats remaining until a tally runout would have occurred). The terminate conditions in bits \(\mathrm{XO}_{11}-17 / \mathrm{GXO}_{29}-35\) remain unchanged.

The \(\mathrm{Xn} / \mathrm{GXn}\) specified by the designator of the repeated instruction contains the address of the list word that contains:
a. In its lower-half, the operand used in the last execution of the repeated instruction
b. In its upper-half, the address of the next list word.
9. When \(\mathrm{XO}_{0-7} / \mathrm{GXO}_{18}-25\) contain zeros, or when the link address ( \(Y\) ) \(0-17\) contains zeros, and the terminate condition is not satisfied, the Tally runout indicator is set to ON; Otherwise, it is set to OFF.
10. An exit will not occur if the effective address is 0 for the first execution of the linked instruction. This address specifies the location of the first word in the link table and is not interpreted as a link address.

None. Address modification is not executed. Bits 29-35 are ignored.

ILLEGAL REPEATS: RPT, RPD, RPL

INDICATORS: The RPL instruction itself does not affect any of the indicators. However, the execution of the repeated instruction may affect the indicators. The repeat mode entered as a result of the instruction affects the tally runout indicator.

NOTES:
1. The repeated instruction must be modified by an index register.
2. The following conditions cause an Illegal Procedure fault.
- If illegal repeats are used.
- If the repeated instruction uses \(X 0 / G X 0\).
- If other than \(A R\) or \(R\) modification is attempted with the repeated instruction.

0 If R modification other than X1-X7/GXI-GX7 is attempted with the repeated instruction.
EXAMPLE:
\begin{tabular}{|c|c|c|}
\hline 1 & 8 & 16 \\
\hline & EAX7 & A \\
\hline & LDQ & =0777777,DU \\
\hline & LDA & \(=3 \mathrm{HIDD}\), DL \\
\hline & RPL & 5,TZE \\
\hline & CMK & 0,7 \\
\hline & TNZ & ERROR \\
\hline & - & \\
\hline & \(\cdot\) & \\
\hline \multirow[t]{2}{*}{A} & \(\dot{\text { V }}_{\text {FD }}\) & 18/B,H18/IDA \\
\hline & - & \\
\hline \multirow[t]{2}{*}{B} & VFD & 18/C,H18/IDB \\
\hline & - & \\
\hline \multirow[t]{2}{*}{C} & \(\stackrel{\cdot}{\text { VFD }}\) & 18/D,H18/IDC \\
\hline & - & \\
\hline \multirow[t]{3}{*}{D} & \(\stackrel{\vee}{\text { VFD }}\) & 18/E,H18/IDD \\
\hline & . & \\
\hline & \(\dot{\text { - }}\) & \\
\hline E & VFD & 18/0,H18/IDE \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline RPT & Repeat & \(520(0)\) \\
\hline
\end{tabular}

FORMAT:


OPERATING MODES: Executes in NS mode only
CODING FORMAT: RPT \(N, I, k 1, k 2, \ldots, k 7\). (Bit \(C=1\).) The command generated by the assembler from this format will cause the instruction immediately following the RPT instruction to be iterated \(N\) times and that instruction's effective address to be incremented by the value I for each of N iterations. The range for N is \(0-255\). If \(\mathrm{N}=0\), the instruction will be iterated 256 times. If \(N\) is greater than 256, the instruction will cause an error flag (A) to be printed on the assembly listing. The fields \(k l, k 2, \ldots k 7\) may or may not be present. They represent conditions for termination which, when needed, are declared by the conditional transfer instructions TMI, TNC, TNZ, TOV, TPL, TRC, and TZE. These instructions affect the termination condition bits in positions 11-17 of the Repeat instruction. See discussion of terminate conditions below.

In addition, an octal number can be used rather than the transfer instructions to denote termination conditions. Thus, if the field for \(k l, k 2 \ldots, k 7\) is found to be numeric, it will be interpreted as octal and the low-order 7 bits will be ORed into bit positions 11-17 of the Repeat instruction. The variable-field scan will be terminated with the octal field.

RPTX , I (Bit \(C=0\) ). This instruction operates just as the RPT instruction with the exception that \(N\) and the conditions for termination are loaded by the user into bit positions 0-7 and 1l-17, respectively, of index register zero (instead of being embedded in the instruction).

EXPLANATION: The next instruction is executed either a specified number of times or until a specified termination condition is met.
1. If \(\mathrm{C}=0\), the tally and terminate conditions are those loaded from XO/GXO.

NS Mode
Tally, terminate condition \(=\mathrm{C}\left(\mathrm{XO}_{0}\right)_{0-17}\)
ES Mode
Tally, terminate condition \(=C(G X O) 18-35\)
\(\mathrm{C}(\mathrm{GXO})_{0-17}\) unchanged
2. If \(C=1\), then bits \(0-17\) of the RPT instruction are loaded into \(C(X O) /(G X O)\).

NS Mode
Bits \(0-17\) of the RPT instruction \(\rightarrow\) C(XO/GXO)
ES Mode
Bits 0-17 of the RPT instruction \(\rightarrow\) (GXO) 18-35 00----0 \(\quad\) C(GXO) \(0-17\)
3. The terminate condition(s) and tally from \(X 0\) control the repetition for the instruction following the RPT instruction. An initial tally of zero is interpreted as 256. A fault also causes an exit from the cycle.
4. The repetition cycle consists of the following steps:
a. Execute the repeat instruction.
b. \(\mathrm{C}\left(\mathrm{XO}_{0}\right)_{0-7}-1 \rightarrow\) bits \(0-7\) of \(\mathrm{C}(\mathrm{XO})\)
or \(C(\text { GXO })_{18-25-1 ~} \rightarrow(\text { GXO })_{18-25}\)
c. If a terminate condition is met, set the tally runout indicator OFF and exit.
d. If bits \(0-7\) of \(C(X O)\) or bits \(18-25\) of \(C(G X O)=0\), set the tally runout indicator \(O N\) and exit.
e. If conditions in \(c\). or d. are not met, go to a.
5. Many instructions cannot be repeated. For such instructions, an illegal repeat causes an IPR fault to occur. Refer to the individual instruction descriptions to determine whether or not a particular instruction can be repeated.
6. Address modification for the repeated instruction is as follows.

For the repeated instruction, only the modifiers \(R\) and RI and only the designators specifying Xl,...,X7/GXI,..., GX7 are permitted. Address register modification is also permitted.

All other modifier designations result in an IPR fault.
When the effective address for \(R\) modification is \(Y\), and when the indirect word address for RI modification is YI, the address are determined as follows.

When \(A R\) modification is not indicated (bit \(29=0\) )
a. For the first execution of the repeated instruction:
\(Y+C(R) \rightarrow Y_{I}\) or \(Y_{I}\)
\(Y_{1}\) or \(\mathrm{YI}_{1} \rightarrow C(R)\)
b. For each successive execution of the repeated instruction
\(D E L T A+C(R) \rightarrow Y_{n}\) or \(Y I_{n}\)
\(Y_{n}\) or \(Y I_{n} \rightarrow C(R)\)
DELTA is bits 30 to 35 of the RPT instruction.

When \(A R\) modification is indicated (bit \(29=1\) )
a. For the first execution of the repeated instruction
\((s e) Y+C(R)+C(A R m) \rightarrow Y_{1}\) or \(Y_{I}\)
(se) \(Y+C(R) \rightarrow C(R)\)
(se) is the extended address with bit 3 of \(y\). ARm is the address register \(m\) selected by instruction bits \(0,1,2\).
b. For any subsequent execution of the the repeated instruction

DELTA \(+C(R)+C(A R m)-->Y_{n}\) or \(Y I_{n}\)
DELTA \(+C(R) \rightarrow C(R)\)
When RI modification is specified in the repeated instruction, indirect reference is performed only once for each repeat. The tag field of the indirect word is ignored and processed as \(R\) modification ( \(R=N\) ).
7. Repeat Exit Conditions:

An exit is made from the repeat cycle if one of the terminate conditions exists or if tally \(=0\) after the execution of the odd instruction of the repeated pair. Also, an exit is made when a fault occurs.

The program-controlled exit conditions are:
a. Tally \(=0\)

\section*{b. Terminate Conditions:}

The bit configuration in bit positions 11-17 of the RPT instruction defines the terminate conditions. If more than one condition is specified, the repeat terminates if any of the specified conditions is met.

The carry, negative, and zero indicators each use two bits, one for the OFF condition and one for ON. A zero in both positions for one indicator causes this indicator to be ignored as a terminate condition. A 1 in both positions causes an exit after the first execution of the repeated instruction pair.

Bit \(\quad 17=0\) : Ignore all overflows. The respective overflow indicator is not set ON , and an Overflow fault does not occur.

Bit \(\quad 17=1:\) Process overflows. If the overflow mask indicator is ON when an overflow occurs, exit from the repetition cycle. If the overflow mask indicator is OFF when an overflow occurs, an Overflow fault occurs.

Bit \(\quad 16=1:\) Terminate if carry indicator is OFF.
Bit \(\quad 15=1:\) Terminate if carry indicator is ON .
Bit \(\quad 14=1:\) Terminate if negative indicator is OFF.
Bit \(\quad 13=1:\) Terminate if negative indicator is \(O N\).
Bit \(\quad 12=1:\) Terminate if zero indicator is OFF.
Bit \(\quad 11=1\) : Terminate if zero indicator is ON .
c. Overflow Fault:

If bit \(17=1\) and an overflow occurs with the Overflow Mask indicator OFF, an Overflow fault occurs and an exit is made from the repetition cycle when the fault processor returns control.

A non-program-controlled exit from the repetition cycle occurs if any fault other than Overflow occurs.
8. Status at termination of repeat

Bits \(0-7\) of \(C(X O)\) or bits \(18-25\) of \(C(G X O)\) contain the tally residue (i.e., the number of repeats remaining until a tally runout would have occurred). The terminate conditions in bits \(11-17\) remain unchanged.

If the exit was due to tally \(=0\) or a terminate condition, the \(\mathrm{Xn} / \mathrm{GXI}\) specified by the designator of the repeated instruction will contain:

The contents of the designated \(X \underline{n} / G X \underline{n}\) after the last execution of the repeated instruction plus the DELTA associated with each instruction.

If the exit was due to a fault, the \(\mathrm{Xn} / \mathrm{GXn}\) specified by the designator of the repeated instruction may contain one of the following.
- The contents of the designated \(\mathrm{X} \underline{n} / \mathrm{GX} \underline{n}\) when the fault occurred plus the DELTA
- The contents of the designated \(\mathrm{Xn} / \mathrm{GXn}\) when the fault occurred
9. When \(X 0_{0}-7 / \mathrm{GXO}_{18}-25\) contain zeros and the terminate condition is not satisfied, the tally runout indicator it set \(O N\); otherwise, it is set OFF.

ILLEGAL ADDRESS MODIFICATIONS:

None. Address modification is not executed. Bit 29 is ignored.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: The RPT instruction itself does not affect any of the indicators; however, the execution of the repeated instruction may affect indicators. The repeat mode entered as a result of the instruction affects the Tally Runout indicator.

NOTES: \(\quad\) 1. The repeated instruction must be modified by an index register.
2. The follcwing conditions cause an IPR fault to occur.
- If illegal repeats are used.
- If the repeated instruction uses X0/GXO.
- If \(R\) or RI modification is attempted with the repeated instruction with other than XI-X7/GXI-GX7.

O If other than \(R\) or RI modification or AR modification are attempted with the repeated instruction.

\section*{EXAMPLE:}
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & & \\
& LDA & KEY \\
& EAX4 & TABLE \\
& RPT & 64,1, TZE \\
& CMPA & 0,4 \\
& TZE & FOUND \\
& - & \\
& - & \\
TABLE & BSS & 64 \\
KEY & BSS & 1
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline RSCR & Read System Controller Register & 413 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY: \(\quad C(A Q) \rightarrow \quad C(S C U\) Register \()\)
EXPLANATION: This instruction provides program access to all system controller registers. SCU selection is based upon the control SCU bit in the CPU mode register. Address development is followed, and is transferred to the SCU to select the general register. In Slave mode, the final address is forced to reference the calendar clock.

In VMS Privileged Master mode, if both SCU ports are enabled and the least-significant bit of the effective address (word address) is 1 , the control SCU bit is temporarily changed to permit selection of the non-control SCU. (Reference Section 4 for CPU configuration register and ASR control.) The control SCU bit is then reset to its original value.

Real Memory Address:
\begin{tabular}{|c|c|c|c|}
\hline 0... 21 & \begin{tabular}{l}
Bits \\
22-24
\end{tabular} & 25-27 & Function \\
\hline X... X & 0 & X & Not used \\
\hline X... X & 1 & X & Configuration \\
\hline X... X & 2 & x & Fault \\
\hline X... X & 3 & X & History \\
\hline X... X & 4 & X & Calendar Clock \\
\hline X... X & 5 & X & Not used \\
\hline X...X & 6 & X & Syndrome \\
\hline X...X & 7 & X & Not used \\
\hline
\end{tabular}

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPD, RPL, RPT
INDICATORS: None affected

\section*{NOTES:}
1. A Command fault occurs if address bits 22-24 are 0,5 , or 7 (octal).
2. A Command fault occurs if execution is attempted in Slave or Master mode.
3. The SCU registers are defined in Section 4.
4. Bits \(25-27\) of the configuration register are the SCU port number. These bits must be zero in an SSCR instruction, in order that a subsequent RSCR instruction returns the port number; otherwise, the \(O R\) of bits 25-27 and the port number are returned.
5. An IPR fault occurs if illegal address modification or illegal repeats are executed.
\begin{tabular}{|l|l|l|}
\hline RSW & Read Processor Model Characteristics & 231 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:
\(C(\) model char. \() \rightarrow C(A)\)
\(0 . .0 \rightarrow C(A)_{0-3}\)
Processor type \(\rightarrow C(A)_{4-6}\) (DPS 8000 type \(=101\) )
Test Mode Register Bit 13 (Transfer Trace Mode) --> \(C(A)_{30}\) 1 = enable

Performance submodel type \(\rightarrow C(A)_{31-32}\)
CPU Number \(\rightarrow C(A)_{33-35}\)
EXPLANATION: This instruction reads system model characteristics previously set by the firmware and loads them into the A register.

The submodel field is interpreted as follows:
\begin{tabular}{ll}
\(C(A) 31-32\) & Performance \\
00 & 1,5 \\
01 & 2.3 \\
10 & 3.0 \\
11 & Undefined
\end{tabular}

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, RI, IR, IT
ILLEGAL REPEATS: None
INDICATORS: None affected
NOTES:
1. Address development occurs but has no effect on the execution of this instruction.
2. Additional model characteristics may be defined by the firmware.
3. An IPR fault occurs if illegal address modification is executed.
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
S4BD \\
S4BDX
\end{tabular} & Subtract 4-Bit Dispiacement from Address Register & 522 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Special arithmetic instruction format (see Figure 8-3)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}
\{S4BD \}
\{S4BDX\} word displacement,R,AR

\section*{OPERATI NG MODES: Any}

EXPLANATION: Description is the same as for A4BD except that \(y\) and \(C\) (DR) are added and the sum is subtracted from the content of ARn.

When the mnemonic is coded with an X (S4BDX), bit 29 is forced to 0. If bit 29 is 0 , the content of \(A R \underline{n}\) is assumed as 0.

ILLEGAL ADDRESS
MODIFICATIONS: If DU, DL, or IC are specified in DR.
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES: Applies to NS mode only
\begin{tabular}{llll}
1 & 8 & 16 & 32 \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
S6BD \\
S6BDX
\end{tabular} & Subtract 6-Bit Displacement from Address Register & 521 (1) \\
\hline
\end{tabular}

FORMAT: Special arithmetic instruction format (see Figure 8-3)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}
\{S6BD \}
\{S6BDX\} word displacement,R,AR
OPERATING MODES: Any
EXPLANATION: Description is the same as for A6BD except that \(y\) and C(DR) are added and the sum is subtracted from the content of ARn.

When the mnemonic is coded with an X (S6BDX), bit 29 is forced to zero. If bit 29 is 0 , the content of \(A R n\) is assumed as 0 .

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, or IC specified in DR.
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES: Applies to NS mode only
\begin{tabular}{|c|c|c|c|c|}
\hline 1 & 8 & 16 & 32 & \\
\hline & EAX5 & 14 & & \\
\hline & S6BDX & 0,5,2 & AR2 octal contents & -77777546 \\
\hline & S6BD & 2,5,2 & AR2 octal contents & - 77777123 \\
\hline & EAX6 & 5 & & \\
\hline & S6BDX & 1,6,7 & AR7 octal contents & - 77777605 \\
\hline & S6BD & 0,6,7 & AR7 octal contents & - 77777523 \\
\hline
\end{tabular}
\begin{tabular}{lr}
\(\overline{\text { S9BD }}\) & S9BD \\
S9BDX & S9BD \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
S9BD \\
S9BDX
\end{tabular} & Subtract 9-Bit Displacement from Address Register & 520 (1) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:

Special arithmetic instruction format (see Figure 8-3)
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}
\{S9BD \}
\{S9BDX \} word displacement,R,AR
OPERATING MODES: Any
SUMMARY:
Description is the same as for A9BD except that \(y\) and \(C(D R)\) are added and the sum is subtracted from the content of \(A R \underline{n}\).

When the mnemonic is coded with an \(X\) (S9BDX), bit 29 is forced to zero. If bit 29 is 0 , the content of \(A R \underline{n}\) is assumed as 0.

ILLEGAL ADDRESS
MODI FICATIONS:
DU, DL, or IC specified in DR.
ILIEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
EXAMPLES: Applies to NS mode only

\begin{tabular}{|l|l|l|}
\hline SAR \(\underline{n}\) & Store Address Register \(\underline{n}\) & \(74 \underline{n}\) (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT: 16
SARn LOCSYM, R, AM
OPERATING MODES: Any
SUMMARY: NS Mode
For \(n=0,1, \ldots, 7\) as determined by op code
\(C(A R n) \rightarrow C(Y)_{0-23 ;} C(Y)_{24-35}, C(A R n)\) unchanged
ES Mode
For \(n=0,1, \ldots, 7\) as determined by op code
\(C(A R n) \rightarrow C(Y), C(A R n)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES: Applies to NS mode only



EXAMPLE:

\begin{tabular}{|l|l|l|}
\hline SB2D & Subtract Using Two Decimal Operands & 203 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The SB2D instruction is coded as follows:
\begin{tabular}{|c|c|}
\hline 8 & 16 \\
\hline SB2D & (MF1), (MF2) , RD, P, T \\
\hline NDSCn & LOCSYM, CN, N, S, SF, AM \\
\hline NDSCn & LOCSYM, CN, N, S, SF, AM \\
\hline
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any

SUMMARY: C(string 2) - C(string 1) \(-\boldsymbol{C l}_{C(s t r i n g ~ 2) ~}^{\text {2 }}\)
EXPLANATION: Same as SB3D except that the difference is stored using YC2, TN2, S2, and, if 52 indicates a scaled format, SF2.

The zero indicator is set when the decimal number is zero; it does not indicate that all bits are zeros.

Refer to AD3D, for a description of justifying the scaling factors.

Independent of the data type being used (either packed decimal or 9-bit numeric; floating-point or scaled) significant digits in the result may be lost if:
1. The difference between the scaling factors (exponents) of the source operands is large enough to cause the expected length of the intermediate result to exceed 63 digits after decimal-point alignment of source operands, followed by subtraction.
2. The result field as defined by the result descriptor is not large enough to contain the calculated result after it has been aligned.

ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If result equals zero, then \(O N\); otherwise, OFF
Negative - If result is negative, then \(O N\); Otherwise, OFF
Truncation - If, in the preparation of the final result, one or more least significant digits (zero or nonzero) are lost and rounding is not specified, then \(O N\); otherwise (i.e., no least significant digits lost or rounding is specified), OFF

Exponent
Overflow - If exponent of floating-point result is \(>127\), then ON ; otherwise, unchanged
```

Exponent
Underflow - If exponent of floating-point result is <
-128, then ON; Otherwise, unchanged
Overflow - If fixed-point in`eger, or internal register
overflow, then ON; Otherwise, unchanged
NOTES: 1. Truncation fault same as for AD3D.
2. Illegal Procedure fault same as for MVN.
3. If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.

```

EXAMPLES: Applies to NS mode only
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & SB2D & , 1 1 & with rounding option \\
\hline & NDSC4 & FLDI, 0, 4, 2, -3 & subtrahend operand descriptor \\
\hline & NDSC9 & FLD2,0,8 & minuend operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 4P125+ & \(125+\) \\
\hline \multirow[t]{6}{*}{FLD2} & EDEC & \(8 A+6543.21\) & \(+654321-2\) \\
\hline & USE & & + 654309 -2 (Result) \\
\hline & SB2D & , , 1 & with truncation enable option \\
\hline & NDSC4 & FLDI, 0, 8, 3, -4 & subtrahend operand descriptor \\
\hline & NDSC9 & FLD2, 0, 8, 3, -2 & minuend operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 8P12345678 & 12345678 \\
\hline \multirow[t]{2}{*}{FLD2} & EDEC & 8A87654321 & 87654321 \\
\hline & USE & & 87530864 (Result) \\
\hline *INST & UCTI ON & AULT? YES & AT KIND? truncation fault \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline SB2DX & Subtract Using Two Decimal Operands Extended & 243 (1) \\
\hline
\end{tabular}

FORMAT:

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)
OPERATING MODES: ..... Any
SUMMARY: C(string2) - C(stringl) --> C(string2)
EXPLANATI ON: Same as for SB3DX except that the difference is stored usingYC2, TN2, SX2 and, if SX2 indicates a scaled format, SF2.
ILLEGAL ADDRESS
MODI FI CATI ONS : DU, DL for MF1 or MF2
ILLEGAL REPEATS: RPT, RPD, RPL
I NDI CATORS: Same as for AD3DX
NOTES: 1. All notes for AD3DX apply to SB2DX.2. See MVNX for information about coding of overpunchedsigns.
\begin{tabular}{|c|c|c|}
\hline SB3D & Subtract Using Three Decimal Operands & 223 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT: The SB3D instruction is coded as follows:
\begin{tabular}{|c|c|c|}
\hline 1 & 8 & 16 \\
\hline & SB3D & (MF1), (MF2), (MF3), RD, P, T \\
\hline & NDSCn & LOCSYM, CN, N, S, SF, AM \\
\hline & NDSCㅡn & LOCSYM, CN, N, S, SF , AM \\
\hline & NDSCㅡ﹎n & LOCSYM, CN, N, S, SF, AM \\
\hline
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY: \(\quad C(s t r i n g ~ 2)-C(s t r i n g ~ 1) ~-~ C(s t r i n g ~ 3) ~\)
The decimal number of data type TNl, sign and decimal type Sl, and starting location \(Y C l\), is subtracted from the decimal number of data type TN2, sign and decimal type S2, and starting location YC2. The difference is stored starting in location YC3 as a decimal number of data type TN3 and sign and decimal type S3.

If 53 indicates a fixed-point format, the results are stored using scale factor SF3, which may cause leading or trailing zeros ( 4 bits - 0000, 9 bits - 000110000) to be supplied and/or most-significant-digit overflow or least-significant-digit truncation to occur.

If S3 indicates a floating-point format, the result is right-justified to preserve the most significant nonzero digits even if this causes least-significant truncation.

If \(P=1\), positive signed 4-bit results are stored using octal 13 as the plus sign. If \(\mathrm{P}=0\), positive signed 4-bit results are stored with octal 14 as the plus sign. If RD is a 1 , rounding takes place prior to storage.

Provided that strings 1, 2, and 3 are not overlapped, the contents of the decimal numbers that start in locations YCl and YC2 remain unchanged.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1, MF2, and MF3
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for SB2D
NOTES: \(\quad\) 1. Truncation fault same as for AD3D.
2. Illegal Procedure fault same as for MVN.
3. The zero indicator is set when the decimal number is zero.
4. Independent of the data type being used (either packed decimal or 9-bit numeric; floating-point or scaled) significant digits in the result may be lost if:
a. The difference between the scaling factors (exponents) of the source operands is large enough to cause the expected length of the intermediate result to exceed 63 digits after decimal-point alignment of source operands, followed by subtraction
b. The result field as defined by the result descriptor is not large enough to contain the calculated result after it has been aligned
5. If an illegal digit or sign is detected, part or all of the receiving field may be changed before the IPR fault occurs.

EXAMPLES: Applies to NS mode only
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{5}{*}{} & SB3D & , , , 1 & with rounding option \\
\hline & NDSC4 & FLDI, 0, 4, 2 & subtrahend operand descriptor \\
\hline & NDSC4 & FLD2,0,4,1 & minuend operand descriptor \\
\hline & NDSC9 & FLD3,3,5 & operand descriptor for result field \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 4P123- & 123- \\
\hline FLD2 & EDEC & 4P-123 & -123 \\
\hline FLD3 & BSS & 2 & X X X \(+000+127\) (Result) \\
\hline & USE & & zero indicator ON \\
\hline \multirow[t]{6}{*}{1} & 8 & 16 & 32 \\
\hline & SB3D & & with truncation enable option \\
\hline & NDSC9 & FLDI,0,8 & subtrahend operand descriptor \\
\hline & NDSC9 & FLD2,0,8 & minuend operand descriptor \\
\hline & NDSC4 & FLD3, \(0,8,1,-2\) & result operand descriptor \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 8A-123456E-3 & - \(123456-3\) \\
\hline FLD2 & EDEC & 8A-987654E-3 & -987654-3 \\
\hline \multirow[t]{2}{*}{FLD3} & BSS & 1 & -0086419 (Result) \\
\hline & USE & & indicators on? - negative and trun \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline SB3DX & Subtract Using Three Decimal Operands Extended & 263 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
\begin{tabular}{|c|c|}
\hline 8 & 16 \\
\hline SB3DX & (MF1), (MF2), (MF3), RD, CS, T, NS \\
\hline NDSCD & LOCSYM, CN, \(\mathrm{N}, \mathrm{SX}, \mathrm{SF}, \mathrm{AM}\) \\
\hline NDSCn & LOCSYM, CN, N, SX, SF , AM \\
\hline NDSCn & LOCSYM, CN, N, SX, SF , AM \\
\hline
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
SUMMARY: \(\quad C(\) string 2\()-c(s t r i n g 1) \rightarrow C(s t r i n g ~ 3)\)
EXPLANATION: The decimal number of data type TNI, sign and decimal type SXI, and starting location YCl , is subtracted from the decimal number of data type TN2, sign and decimal type SX2, and starting location YC2. The difference is stored starting in location YC3 as a decimal number of data type TN3 and a sign and decimal type SX3.

If SX3 indicates a fixed-point format, the difference is stored using scale factor SF3, which may cause leading or trailing zeros ( 4 bits -0000 , 9 bits -000110000 ) to be supplied and/or most-significant-digit overflow or least-significant-digit truncation to occur.

If SX3 indicates a floating-point format, the result is right-justified to preserve the most-significant-nonzero digits even if this causes least-significant truncation. The character set is defined by CS. Placement of overpunched sign in the output is controlled by NS. (Refer to definition of NS in introductory pages of this section.)

If \(R D=1\), rounding takes place prior to storage.
Provided strings 1, 2, and 3 are not overlapped, the contents of the decimal numbers that start in locations YCl and YC2 remain unchanged.

ILLEGAL ADDRESS
MODI FICATIONS:
DU, DL for MF1, MF2, or MF3
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for AD3D

NOTES: \(\quad\) I. All notes for AD3D apply to SB3DX.
2. See MVNX for information about coding of overpunched signs.
\begin{tabular}{|l|l|l|}
\hline SBA & Subtract from A-Register & 175 (0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Single-word instruction format (see Figure 8-1) \\
\hline OPERATING MODES: & Any \\
\hline SUMMARY: & \(C(A)-C(Y) \rightarrow C(A) ; C(Y)\) unchanged \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & None \\
\hline ILLEGAL REPEATS: & None \\
\hline I NDI CATORS: & Zero - If \(C(A)=0\), then ON; otherwise, OFF \\
\hline & Negative - If \(C(A)_{O}=1\), then \(O N\); Otherwise, \(O F F\) \\
\hline & Overflow - If range of \(A\) is exceeded, then \(O N\) \\
\hline & Carry - If a carry out of bit 0 of \(C(A)\) is generated, then ON; otherwise, OFF \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline SBAQ & Subtract from AQ-Register & 177 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: \(\quad C(A Q)-C(Y\)-pair \() \rightarrow C(A Q) ; C(Y\)-pair \()\) unchanged
ILLEGAL ADDRESS
MODI FICATI ONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); Otherwise, \(O F F\)
Overflow - If range of \(A Q\) is exceeded, then \(O N\)
Carry - If a carry out of bit 0 of \(C(A Q)\) is generated, then ON; Otherwise, OFF

NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.

\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
SBD \\
SBDX
\end{tabular} & Subtract Bit Displacement from Address Register & 523 (1) \\
\hline
\end{tabular}

FORMAT: Special arithmetic instruction format (see Figure 8-3)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& \begin{tabular}{ll} 
\{SDB \} \\
& \{SBDX \}
\end{tabular} & \\
& word displacement, \(R, A R\)
\end{tabular}

OPERATI NG MODES: Any
EXPLANATION: Description is the same as for ABD except that \(y\) and \(C(D R)\) are added and the sum is subtracted from the AR.

When the mnemonic is coded with an X (SBDX), bit 29 is forced to zero. If bit 29 is 0 , the content of \(A R n\) is assumed as 0 .

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, and IC specified in DR.
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES: Applies to NS mode only
\begin{tabular}{llll}
1 & 8 & 16 & 32
\end{tabular}

EAXI 48
SBDX 2,1,6 AR6 octal contents - 77777446 SBD \(\quad 0,1,6 \quad\) AR6 octal contents - 77777323

EAX2 75
SBDX \(\quad 1,2,3 \quad\) AR2 octal contents -77777466
SBD \(0,2,3 \quad\) AR2 octal contents - 77777263

\begin{tabular}{|l|l|l|}
\hline SBLAQ & Subtract Logical from AQ-Register & 137 (0) \\
\hline
\end{tabular}

\section*{FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)}

OPERATING MODES: AnY
SUMMARY: \(\quad C(A Q)-C(Y\)-pair \() \rightarrow C(A Q) ; C(Y\)-pair) unchanged
EXPLANATION: \(\quad\)\begin{tabular}{l} 
This instruction is identical to SBAQ except that the \\
overflow indicator is not affected and an Overflow fault does \\
not occur. Operands and results are treated as unsigned, \\
positive binary integers.
\end{tabular}.

ILLEGAL ADDRESS MODI FICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); Otherwise, \(O F F\)
Carry - If a carry out of bit 0 of \(C(A Q)\) is generated, then ON ; otherwise, OFF. When the carry indicator is OFF, the range of \(A Q\) has been exceeded.

NOTE:
An Illegal Procedure fault occurs if illegal address modification is used.
\begin{tabular}{|l|l|l|}
\hline SBLQ & Subtract Logical from Q-Register & 136 (0) \\
\hline
\end{tabular}

FORMAT:

Single-word instruction format (see Figure 8-1)

OPERATI NG MODES: Any
SUMMARY: \(\quad C(Q)-C(Y) \rightarrow C(Q) ; C(Y)\) unchanged
EXPLANATION:
This instruction is identical to SBQ except that the overflow indicator is not affected and an Overflow fault does not occur. Operands and results are treated as unsigned, positive binary integers.

ILLEGAL ADDRESS MODI FICATIONS:

None
ILLEGAL REPEATS: None
INDI CATORS:
- If \(C(Q)=0\), then \(O N\); Otherwise, OFF

Negative - If \(C(Q)_{0}=1\), then \(O N\); Otherwise, \(O F F\)
Carry - If a carry out of bit 0 of \(C(Q)\) is generated, then \(O N\); Otherwise, OFF. When the carry indicator is OFF, the range of \(Q\) has been exceeded.
\begin{tabular}{|l|l|l|}
\hline SBLR & Subtract Logical Register from Register & 437 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
\(8 \quad 16\)
SBLR R1,,R2
OPERATING MODES: Executes in ES mode only.
SUMMARY:
\(R 1, R 2=0,1,2,3,4,5,6,7, A, Q\)
\(C(R 1)-C(R 2) \rightarrow C(R 1)\)
\(C(R 2)\) unchanged
ILLEGAL ADDRESS MODIFICATIONS:

None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); Otherwise, OFF
Negative - If \(C(R I)_{O}=1\), then \(O N\); otherwise, OFF
Carry - If a carry out of bit 0 of \(C(R 1)\) is generated, then ON; Otherwise, OFF

NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to Register to Register Instructions in Section 7 for a description of the fields in the instruction word.
\begin{tabular}{|c|c|c|}
\hline SBLXn & Subtract Logical from Index Register n & 12N \((0\) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATI NG MODES: & \multicolumn{2}{|l|}{Any} \\
\hline \multirow[t]{6}{*}{SUMMARY:} & \multicolumn{2}{|l|}{NS Mode} \\
\hline & \multicolumn{2}{|l|}{For \(n=0,1, \ldots\), or 7 as determined by op code} \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{C}(\mathrm{Xn})-\mathrm{C}(\mathrm{Y})_{0-17} \rightarrow \mathrm{C}(\mathrm{Xn}) ; \mathrm{C}(\mathrm{Y})\) unchanged} \\
\hline & \multicolumn{2}{|l|}{ES Mode} \\
\hline & \multicolumn{2}{|l|}{For \(\mathrm{n}=0,1, \ldots\), or 7 as determined by op code} \\
\hline & \multicolumn{2}{|l|}{\(C(G X n)-C(Y) \rightarrow C(G X n) ; ~ C(Y)\) unchanged} \\
\hline EXPLANATION: & \multicolumn{2}{|l|}{This instruction is identical to SBXn except that the overflow indicator is not affected añ an Overflow fault do not occur. Operands and results are treated as unsigned, positive binary integers.} \\
\hline \multicolumn{3}{|l|}{ILLEGAL ADDRESS} \\
\hline \multicolumn{2}{|l|}{MODIFICATIONS: CI, SC, SCR} & \\
\hline \multicolumn{2}{|l|}{ILLEGAL REPEATS: RPT, RPD, RPL of SBLXO} & \\
\hline \multirow[t]{2}{*}{INDICATORS:} & \multicolumn{2}{|l|}{Zero - If \(C(X \underline{n} / G X \underline{n})=0\), then \(O N\); otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(\left.\mathrm{C}(\mathrm{X} \underline{\underline{n}} / \mathrm{GX})^{\prime}\right)_{0}=1\), then ON ; otherwise, OFF} \\
\hline & Carry & \\
\hline \multirow[t]{2}{*}{NOTES:} & \multicolumn{2}{|l|}{1. If DL modification is specified in the NS mode, all dat is processed as 0.} \\
\hline & 2. An Illegal Procedure fault occurs if modifications or illegal repeats are & ress \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline SBQ & Subtract from Q-Register & 176 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(C(Q)-C(Y) \rightarrow C(Q) ; C(Y)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS: None
ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(Q)=0\), then \(O N\); Otherwise, OFF
Negative - If \(C(Q)_{O}=1\), then \(O N\); otherwise, OFF
Overflow - If range of \(Q\) is exceeded, then \(O N\)Carry - If a carry out of bit 0 of \(C(Q)\) is generated,then \(O N\); Otherwise, OFF
\begin{tabular}{|l|l|l|}
\hline SBRR & Subtract Register from Register & 436 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& SBRR \(R 1, R 2\)
\end{tabular}

OPERATING MODES: Executes in ES mode only.
SUMMARY:
\(R 1, R 2=0,1,2,3,4,5,6,7, A, Q\)
\(C(R I)-C(R 2) \rightarrow C(R I)\)
\(C(R 2)\) unchanged
ILLEGAL ADDRESS
MODIFICATIONS: None. The address modification is not executed.
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL EXECUTES: Execution in NS mode
INDICATORS: Zero - If \(C(R I)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(R I)_{0}=1\), then \(O N\); Otherwise, OFF
Overflow - If the range of \(R 1\) is exceeded, \(O N\)
Carry - If a carry out of bit 0 of \(C(R I)\) is generated, then ON; Otherwise, OFF

NOTES:
1. An IPR fault occurs if illegal repeats are executed or if the instruction is executed in NS mode.
2. Refer to "Register to Register Instructions" in Section 7 for a description of the fields in the instruction word.

\begin{tabular}{|l|l|l|}
\hline SCD & Scan Characters Double & 120 (1) \\
\hline
\end{tabular}

\section*{FORMAT:}
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0 & \[
\begin{array}{ll}
1 & 1 \\
0 & 1 \\
\hline
\end{array}
\] & Op Code & \[
\begin{aligned}
& 222 \\
& 789 \\
& \hline
\end{aligned}
\] & & 3
5 \\
\hline  & MF2 & 120(1) & 1 & MFl & \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{2}{|c|}{} & Y2 & CN2 \\
\hline AR\# & Y2 & \begin{tabular}{l} 
not \\
interpreted
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\begin{array}{ll}0 & 0 \\ 0 & 2\end{array}\) & & \multicolumn{4}{|l|}{\[
\begin{array}{lllllllllllll}
1 & 1 & 2 & 2 & 2 & 2 & 2 & & 2 & 2 & 3 & 3 & 3 \\
7 & 8 & 0 & 1 & 2 & 3 & 4 & & 8 & 9 & 0 & 1 & 2 \\
\hline
\end{array}
\]} \\
\hline & Y3 & & & & \\
\hline AR\# & Y3 & & & & \\
\hline
\end{tabular}

CODING FORMAT: The SCD instruction is coded as follows:
\begin{tabular}{lll}
1 & 8 & 16 \\
& SCD & \((\) MF1 \(),(M F 2)\) \\
& ADSCn & LOCSYM, CN \(, N, A M\) \\
& ADSC & LOCSYM,CN, AM \\
& ARG & LOCSYM,RM,AM
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
EXPLANATION: When \(\mathrm{Nl}=0\) or 1 , starting at location YCl , Ll-l concatenated pairs of type TAl characters are compared with the two assumed type TAl characters that are either stored in location YC2 and YC2 +1 or contained in bits 0-7, bits 0-11, or; when the REG field of MF2 specifies DU modification, bits 0-17 of the address field of operand descriptor 2.

The compare continues until an identical match is found or until the Ll-1 tally is exhausted. A count of compares is kept and for each unsuccessful match the count is incremented by l. When a match is found or the tally is exhausted, the compare count is stored in bits 12-35 of Y3 and bits 0-11 of Y3 are zeroed.

ILLEGAL ADDRESS MODIFICATIONS:

DU, DL for MF1 or the Y3 REG field; DL for MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Tally - If the tally (Ll-l) is exhausted without a successful match, then \(O N\); Otherwise, OFF

NOTES:
1. The RL bit in the MF2 field is not used.
2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:


EXAMPLE WITH ADDRESS MODIFICATION:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow{11}{*}{FLD2} & EAX5 & 5 & load 5 into X5 \\
\hline & EAX7 & 7 & load 7 into X7 \\
\hline & EAX4 & FLDI & load FLDl address into X4 \\
\hline & AWDX & 0,4,4 & put FLDl address into AR4 \\
\hline & SCD & \((1,1,5),(\) & - with address modification \\
\hline & ADSC9 & 0,0,87,4 & FLDl operand pointer (FLDI+1,1,7) \\
\hline & VFD & A18/45 & FLD2 operand \\
\hline & ARG & FLD3 & pointer to count FLD3 \\
\hline & TTN & *+2 & no match found \\
\hline & NULL & & match found \\
\hline & USE & CONST. & characters compared \\
\hline FLDI & EDEC & 12A1234567 & 000001234567 \\
\hline FLD3 & DEC & 0 & unmatched count - 3 \\
\hline & USE & & Result - match found on 4th pair \\
\hline
\end{tabular}


EXAMPLES:
\begin{tabular}{llll}
1 & 8 & 16 & 32
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & SCDR & , (, , , DU) & DU modification of FLD2 operand descriptor \\
\hline & ADSC9 & FLDI, 0,8 & scanned string operand descriptor \\
\hline & VFD & U18/AB & FLD2 character pair - A B \\
\hline & ARG & FLD3 & pointer count word \\
\hline & TTF & HAVE] & match found - tally runout OFF \\
\hline & USE & CONST. & characters compared \\
\hline FLDI & UASCI & 2, ABCDE & \(A, B, C, D, E, \forall, b, b\) \\
\hline FLD3 & BSS & 1 & unmatched count - 6 \\
\hline & USE & & Result - match found on 7th pair \\
\hline
\end{tabular}

EXAMPLE WITH ADDRESS MODI FICATION:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline K0 & EQU & 0 & \\
\hline \multirow[t]{11}{*}{K7} & EQU & 7 & \\
\hline & EAX2 & 1 & \\
\hline & EAX3 & FLDI & load FLDI address into X3 \\
\hline & AWDX & 0,3,4 & put FLDI address into AR4 \\
\hline & SCDR & (1, , 2) , (, , , DU) & - with address modification \\
\hline & ADSC4 & 0,K0, K7,4 & FLDl operand descriptor (FLD 1,1,7) \\
\hline & EDEC & 2PL23 & FLD2 operand descriptor pointer \\
\hline & ARG & FLD3 & pointer to count word \\
\hline & TTN & OOPS & no match - tally runout ON \\
\hline & NULL & & match found \\
\hline & USE & CONST. & characters compared \\
\hline FLDI & EDEC & 8P123456 & 0123456 Vs 23 \\
\hline FLD3 & BSS & 1 & unmatched count - 3 \\
\hline & USE & & Result - match found on 4th pair \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline SCM & Scan with Mask & 124 (1) \\
\hline
\end{tabular}

FORMAT:

\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{2}{|c|}{} & Y2 & CN2
\end{tabular} \begin{tabular}{l} 
not \\
interpreted
\end{tabular}


CODING FORMAT: The SCM instruction is coded as follows:
\begin{tabular}{|c|c|}
\hline 8 & 16 \\
\hline SCM & (MF1), (MF2), MASK \\
\hline ADSCn & LOCSYM, CN, \(\mathrm{N}, \mathrm{AM}\) \\
\hline ADSC픈 & LOCSYM, CN, , AM \\
\hline ARG & LOCSYM, RM, AM \\
\hline
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
EXPLANATION: Starting at location YCl, the Ll type TAl characters are masked and compared with the assumed type TAl character contained either in location YC2 or in bits \(0-8\) or \(0-5\) of the address field of operand descriptor 2 (when the REG field of MF2 specifies DU modification). The mask is right-justified in bit positions \(0-8\) of the instruction word. Each bit position of the mask that is a 1 prevents that bit position in the two characters from entering into the compare.

The masked compare operation continues until either a match is found or the tally (Ll) is exhausted. For each unsuccessful match, a count is incremented by 1 . When a match is found or when the Ll tally runs out, this count is stored right-justified in bits 12-35 of location Y3 and bits \(0-11\) of Y3 are zeroed. The contents of location YC2 and the source string remain unchanged. The RL bit of the MF2 field is not used.

ILLEGAL ADDRESS MODI FI CATIONS: DU, DL for MF1 or Y3 REG field; DL for MF2

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Tally - If the tally (Ll) is exhausted without a successful match, then \(O N\); otherwise, OFF

NOTES: \(\quad\). If \(L 1=0\), zero is stored in Y3 (bits 12-35) and the tally indicator is affected.
2. If \(\mathrm{Ll} \neq 0\) and a match is found in the first character, zero is stored in Y3 (bits 12-35) and the tally indicator is set to OFF.
3. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

\section*{EXAMPLES:}


EXAMPLE WITH ADDRESS MODIFICATION:



\section*{EXAMPLES:}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & SCMR & , (, , , DU ),760 & DU type register modification with mask \\
\hline & ADSC4 & FLDI, 0,6 & character string operand descriptor \\
\hline & EDEC & \(1 P 4\) & FLD2's compare character - 4 \\
\hline & ARG & FLD3 & pointer to unmatched count word \\
\hline & TTF & * +2 & match found \\
\hline & NULL & & no match - tally runout ON \\
\hline & USE & CONST. & characters scanned \\
\hline FLD & EDEC & 8PL654321- & 6,5,4,3,2,1 \\
\hline FLD3 & DEC & 0 & unmatched count - 3 \\
\hline & USE & & Result - match found on 4th character \\
\hline
\end{tabular}

\section*{EXAMPLE WITH ADDRESS MODIFICATION:}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & EAX6 & 6 & load FLDl length into X6 \\
\hline & EAX2 & 2 & load character modifier into X2 \\
\hline & EAX4 & FLDI & load FLDl address into X4 \\
\hline & AWDX & 0,4,4 & put FLDl address into AR4 \\
\hline & SCMR & \((1,1,1,2), 760\) & with all options \\
\hline & ARG & FLD3+1 & pointer to FLDI indirect descriptor \\
\hline & ADSC4 & FLD2,0 & pointer to compare character \\
\hline & ARG & FLD3 & pointer to unmatched count word \\
\hline & TTN & OUCH & no match - tally runout ON \\
\hline & TRA & WHEW & match found \\
\hline & USE & CONST. & characters compared \\
\hline FLDI & EDEC & 8P0123456- & 2,3,4,5,6,- \\
\hline FLD3 & DEC & 0 & unmatched compare count - 4 \\
\hline & ADSC4 & \(0,186,4\) & FLDI operand descriptor (FLD 1,2,6) \\
\hline FLD2 & EDEC & 4PL3 & FLD2 compare character 3 \\
\hline & USE & & Result - match found on 5th compare \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline SCPR & Store Central Processor Register & 452 (0) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY:
\(C(C P U\) Reg. \() \rightarrow C(Y-p a i r)\), or
\[
\begin{aligned}
& C(Y-B l o c k ~ 4), \text { or } \\
& C(A), \text { or } \\
& C(Y, Y+1, \ldots Y+7)
\end{aligned}
\]

EXPLANATION:
This instruction selects CPU registers based upon the instruction's tag field, and stores them in memory or loads them into the \(A\) register

The tags and register/operand stored are as follows:
Octal
Tag Reqister/Operand C(Y-Pair) Bits
01 Fault Register
0-35
\(0 . .0\) 36-71
03 Extended Fault Register 0-7
0...0 8-71

06 CPU Mode Register \(\quad 0-35\)
0.... 0 36-53

Cache Mode Register 54-61
0....0 62-69

Lockup Fault Register 70-71
10 Reserve Memory Base \(\quad 0-35\)
\(0 . \ldots 0\) 36-71
11 Port Configuration Register 0-17
0...0 18-71
\(12 \begin{array}{lr}\text { Address Trap Register } & 0-30 \\ 0 \ldots 0 & 31-71\end{array}\)
Octal
Tag Register/Operand C(Y-Pair) Bits
0.... 0 ..... 0-32
13 CPU Number Register ..... 33-35
0.... 0 ..... 36-71
14 Virtual Address Trap Register ..... 0-35
0..... 0 ..... 36-71
C(Y-Block)
20 History Register ..... 0-35
0.... 0 ..... 36-58
History Register ..... 59-71
0..... 0 ..... 72-79
History Register ..... 80-107
0..... 0 ..... 108-143
\(C(Y, Y+1, \ldots Y+7)\) Bits
07 Connect Table, ..... 0-143
Secondary Connect Table ..... 144-287
The following tags load the contents of the cachedirectory, PTWAM directory, and PTWAM registers into theA-register. The entry location is specified by the \(Y\)address field in the instruction.
Tag Entry Select Entry C(A) Bits
\(15 \quad Y_{3-14} \quad Y_{2} \quad\) Cache Directory \(\quad 0-35\)
16 Y11-16 Y17 PTWAM Register ..... 0-35
17 Y11-16 Y 17 PTWAM Directory ..... 0-35

Tag field defines the operation.
RPD, RPL, RPT

ILLEGAL ADDRESS MODI FICATIONS:

ILLEGAL REPEATS:

INDI CATORS:
1. A Command fault occurs if execution is attempted in Slave or Master mode.
2. For SCPR tags 15, 16, and 17, if bit 29 is \(O N, C(A R)\) is added to the \(Y\) field and the sum forms the entry select value. The full virtual address development is not used.
3. The address trap register values are read from scratch pad locations 66, 67 rather than from the register itself.
4. An IPR fault occurs if illegal tag fields or illegal repeats are executed.
\begin{tabular}{|l|l|l|}
\hline SDRn & Save Descriptor Register \(\underline{n}\) & \(\ln\) (1) \\
\hline
\end{tabular}

FORMAT:
OPERATING MODES: Any
SUMMARY:

EXPLANATION:

Single-word instruction format (see Figure 8-1)
\(C(D R n) \rightarrow\) Argument Stack (AS)
Argument stack bound \(\rightarrow\) HWMR (Refer to Explanation item 4.)

SEGIDn is set to indicate the stored segment descriptor.
This instruction stores the descriptor from DRn in the next available location of the argument stack, and adjusts the argument stack bound and high water mark register (HWMR). The \(y\) field of this instruction is not interpreted by the hardware. No address bound checks are made. The argument segment is the operand segment.

The instructions are executed as follows.
1. The following checks are performed.
a. The ASR (Argument Stack Register) flag bit 28 is checked. If it is zero, the argument segment is not present, a Missing Segment fault occurs, and the instruction is terminated.
b. If the ASR bound \(+8 \geq 8192\) bytes, a BND fault is generated.
2. If the conditions described under (1) are satisfied, execution continues. It generates the effective byte address indicating the next available double-word location on the AS. The ASR flag bit 27 is then checked.
a. If the ASR flag bit \(27=0\), the argument segment is empty. The ASR base indicates the first double-word location.
b. If the ASR flag bit \(27=1\), ASR bound + base +1 is executed to generate a virtual address.

NOTE: The descriptor is stored relative to the argmuent stack bound. The HWMR does not influence this storage location. (Refer to the description of the CLIMB instruction for more information on the HWMR.)
3. After the DRn content has been stored in AS, the following operations are executed and the instruction is completed.
a. The ASR flag bit 27 is checked.

If ASR bit \(27=1,8\) is added to the ASR bound field. It indicates that the new segment has been stored and the segment size has increased.

If \(A S R\) bit \(27=0\), the argument segment indicates that it was empty when the instruction was begun. The bound field is then set to seven bytes to indicate that a segment descriptor has been stored. The ASR flag bit 27 is set to 1 to indicate that this segment is no longer empty.
b. SEGIDn is set to indicate the location in which the segment descriptor is stored.

For example, if the ASR bound field is 117 (octal) bytes ( \(=80\) bytes \(=20\) words \(=10\) double-words) after 8 is added, SEGIDn is set as follows.
\begin{tabular}{|l|l|}
\hline\(S\) & \(D\) \\
\hline 2 & 9 \\
\hline\(\cdot\) & Indicates the tenth segment \\
\(\cdot\) & descriptor
\end{tabular}
4. The HWMR is set to indicate the maximum ASR bound following any sequence of \(\operatorname{SDRn}\) and PAS instructions.

If the new ASR bound > C(HWMR), then the new ASR bound \(-->\) C(HWMR).

ILLEGAL ADDRESS
MODIFICATIONS DU, DL, RI, IR, IT

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(1 . A\) Missing Working Space, Missing Segment, or Missing Page fault may occur.
2. If a save is attempted to a nonhousekeeping page, a Security Fault, Class 1 occurs.
3. An BND fault occurs if the ASR bound +1 byte \(\geq 8192\) bytes (before the ASR is updated).
4. A Security Fault, Class 2 fault occurs if a working space violation is attempted, or if the specified page does not have write permission. The descriptor itself is not required to have either write or store permission.
5. An Illegal Procedure fault occurs if illegal address modification or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline SIW & Set Interrupt Word Pair & 451 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction forma \(=\) (see Figure 8-1)} \\
\hline \multicolumn{3}{|l|}{OPERATING MODES: Privileged Master mode} \\
\hline SUMMARY: & \multicolumn{2}{|l|}{\(C(A Q) \rightarrow C\) (Interrupt Queue) \(0-71\)} \\
\hline EXPLANATI ON & \multicolumn{2}{|l|}{A double-word write occurs to the designated control SCU. The SCU stores the double word in the level interrupt queue and informs all of the receiving ports. The SCU looks at bits 27-30 of the data to determine the interrupt queue level. The eight queues are circular, first-in/first-out, with queue lengths of 256 word pairs per port. If the queue level number exceeds 256, a bit is set in the SCU fault register.} \\
\hline ILLEGAL ADDRESS MODI FICATIONS: & \multicolumn{2}{|l|}{DU, DL, CI, SC, SCR} \\
\hline Illegal repeats: & \multicolumn{2}{|l|}{RPD, RPL, RPT} \\
\hline INDICATORS: & \multicolumn{2}{|l|}{None affected} \\
\hline \multirow[t]{3}{*}{NOTES:} & \multicolumn{2}{|l|}{1. Prior to executing this instruction, the SCU must be "selected" by using the LCPR instruction to set or reset bit 22 in the CPU mode register.} \\
\hline & \multicolumn{2}{|l|}{2. An IPR fault occurs if illegal address modification or an illegal repeat is used.} \\
\hline & 3. An IPR fault occurs if Master mode. & Slav \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|}
\hline SMR & Set Memory Register & 271 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Privileged Master mode} \\
\hline SUMMARY: & \(C(A Q)\) inverted \(\rightarrow\) - & \\
\hline \multirow[t]{2}{*}{EXPLANATION:} & \multicolumn{2}{|l|}{This instruction provides a means of setting the memory status registers. SCU selection is based upon the control SCU bit in the CPU mode register.} \\
\hline & Address development select the memory uni selected by the addre ID or logical ID base configuration register & the S that i 's phys \\
\hline MODI FICATI ONS: & \multicolumn{2}{|l|}{DU, DL, CI, SC, SCR} \\
\hline ILIEGAL REPEATS: & \multicolumn{2}{|l|}{RPD, RPL, RPT} \\
\hline I NDI CATORS: & \multicolumn{2}{|l|}{None affected} \\
\hline \multirow[t]{3}{*}{NOTES:} & \multicolumn{2}{|l|}{1. An IPR fault occurs if illegal address modification or an illegal repeat is used.} \\
\hline & 2. An IPR fault occur Master mode. & in Slav \\
\hline & 3. The contents of the complement). & one's \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline SPDBR & Store Page Table Directory Base Register & 151 (1) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY: \(\quad C(P D B R) \quad \rightarrow C(Y)_{0-18}(\operatorname{Mod} 512)\)
00... \(0 \rightarrow C(Y)_{19-35}\)
\(C(P D B R)\) unchanged
EXPLANATION: The PDBR content is stored in bit 0-18 of location Y. Zero is stored in \(C(Y)_{19-35 . ~ T h e ~ P D B R ~ c o n t e n t ~ r e m a i n s ~ u n c h a n g e d . ~}^{\text {. }}\)

ILLEGAL ADDRESS
MODI FI CATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\) I. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
2. A Command fault occurs if execution of this instruction is attempted in Slave or Master Mode.
\begin{tabular}{|l|l|l|}
\hline SPL & Store Pointers and Lengths & 447 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16
\end{tabular}

SPL LOCSYM,R,AR
OPERATING MODES: Any
SUMMARY: \(\quad C(\) Pointer and Length storage \() \rightarrow C(Y), C(Y+1), \ldots C(Y+5)\) \(C(L O R) \rightarrow C(Y+6), C(Y+7)\)

EXPLANATION: The pointers and lengths storage are used by hardware to store control information when an interruptible multiword instruction is interrupted during execution. These registers enable hardware to resume processing an interrupted instruction after a return from servicing the interrupt.

Y must be a multiple of 8 . However, a fault does not occur when the lower 3 bits of \(Y\) are not 000 . For purposes of execution, the hardware forces these bits to 000 (modulo 8).

The format of the eight words is the same as words 48 through 55 of the Safe Store Stack format (see Figures 8-7 and 8-8 under CLIMB). The contents of the first four words depend upon whether the multiword instruction is alphanumeric or bit string.

For an SPL execution, the eight words are stored into scratch pad memory and the first flag is set or reset.

The format of the first four words follows.

\section*{Alphnumeric Instructions}
\begin{tabular}{|c|c|}
\hline 012 & 35 \\
\hline \begin{tabular}{|l|l|l|}
\hline
\end{tabular} &  \\
\hline \multicolumn{2}{|r|}{Ll (Right-justified zero filled on left)} \\
\hline \multicolumn{2}{|r|}{L2 (Right-justified zero filled on left)} \\
\hline & Not Used \\
\hline
\end{tabular}
where
\begin{tabular}{rl} 
F First Flag \begin{tabular}{l} 
If \(=1\), indicates the start of a \\
multiword instruction execution \\
for which the data from the \\
instruction operands is used.
\end{tabular} \\
& If \(=0\), if bit 30 in the indicator \\
register is 1, and, if the next \\
instruction is an EIS instruction, \\
the P\&L data stored in scratch pad \\
memory is used. (Refer to \\
Indicator Register, Section 4.)
\end{tabular}

If \(=1\), only the length in \(L 2\) is valid

The firmware uses this bit to determine whether Ll or L 2 contains the valid length.

The length of Ll and L 2 varies depending upon whether NS or ES mode are being used. For NS mode alphanumeric, the length is 21 bits for 4- and 6-bit characters and 20 bits for 9-bit characters. For ES mode the maximum length is 36 bits.
SN \(\quad\)\begin{tabular}{l} 
Sign \\
Negative
\end{tabular}

This indicator is used only if the interrupted instruction is an MLR in which a 6 - or 4 -bit move is being done. (Refer to Explanation under description of MRL for use of overpunch sign on 6-4 moves.)

\section*{Bit String Instructions}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{1718} \\
\hline Temporary & //////////////////////// \\
\hline Effective Address & /1/1/1/1/1/1/1/1/1/1/1/1 \\
\hline Temporary Effective Address & \[
\begin{aligned}
& \hline 111111111111111111111 \\
& 1111111111111111111
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{Ll (Right-justified zero-filled on left)} \\
\hline L2 (Right-justif & zero-filled on left) \\
\hline
\end{tabular}

The first effective address relates to Ll ; the second effective address relates to L 2.

The length of Ll and L 2 varies, depending upon whether NS or ES mode are being used. For NS mode, the length is 24 bits for bit strings. For ES mode the maximum length is 36 bits.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, RI, IR, IT
ILLEGAL REPEATS: RPT, RPD, RPL
ILLEGAL
EXECUTIONS: XEC, XED
INDICATORS: Multiword Instruction Interrupt indicator (bit 30), reset to OFF
1. An Illegal Procedure fault occurs if illegal address modifications, illegal repeats, or illegal executions are used.
2. The content of the pointer and length storage is changed if RPT, RPD, RPL, XEC, or XED or indirect modification (IT) are executed.
3. The SPL instruction is normally only used by routines that process interrupts.
4. After an interrupt, the SPL must be executed before any multiword instruction to avoid destruction of the pointer and length information.
\begin{tabular}{|l|l|c|}
\hline SREG & Store Registers & 753 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: NS Mode
The registers are stored as follows:
\(C(X O) \rightarrow C(Y) 0-17\)
\(C(X 1) \rightarrow C(Y) 18-35\)
\(C(X 2) \rightarrow C(Y+1)_{0-17}\)
\(C(X 3) \rightarrow C(Y+1) 18-35\)
\(C(X 4) \rightarrow C(Y+2) 0-17\)
\(C(\mathrm{X} 5) \rightarrow \mathrm{C}(\mathrm{Y}+2)_{18-35}\)
\(C(X 6) \rightarrow C(Y+3) 0-17\)
\(C(X 7) \rightarrow C(Y+3) 18-35\)
\(C(A) \rightarrow C(Y+4) 0-35\)
\(C(Q) \rightarrow C(Y+5) 0-35\)
\(C(E) \rightarrow C(Y+6)_{0-7} ; 0 \ldots 0 \rightarrow C(Y+6)_{8-35}\)
\(C(T R) \rightarrow C(Y+7)_{0-26 ;} 0 . .0 \rightarrow C(Y+7)_{27-35}\)
ES Mode
The registers are stored as follows:
\(C(G X O) \rightarrow C(Y)\)
\(C(G X 1) \rightarrow C(Y+1)\)
\(C(G X 2) \rightarrow C(Y+2)\)
C(GX3) \(\rightarrow\) C(Y+3)
\(C(G X 4) \rightarrow C(Y+4)\)
\(C(G X 5) \rightarrow C(Y+5)\)
\(c(\) GX6 \() \rightarrow c(Y+6)\)
\(C(\) GX7) \(\rightarrow C(Y+7)\)
\(C(A) \rightarrow C(Y+8)\)
\(C(Q) \quad->C(Y+9)\)
\(C(E) \rightarrow C(Y+10)_{0-7} ; 0 . . .0 \rightarrow C(Y+10)_{8-35}\)
\(C(T R) \rightarrow C(Y+11) ; 0 . . .0 \rightarrow C(Y+11) 27-35\)
In both NS and ES modes the register content remains unchanged.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected

NOTES:
1. Location \(Y\) must be forced to a multiple of 8 by entering an 8 in column 7 of the statement that defines \(Y\), or by means of the EIGHT pseudo-operation.
2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.



NOTES: \(\quad\) I. A Command fault occurs if address bits 22-24 are 0, 2, 3, 5,6 , or 7 (octal).
2. A Command fault occurs if execution is attempted in Slave or Master mode.
3. The SCU registers are defined in Section 4.
4. Bits 25-27 of the configuration register are the SCU port number. These bits must be zero in an SSCR instruction, in order that a subsequent RSCR instruction returns the port number; otherwise bits 25-27 are OR'ed with the port number returned.
5. An IPR fault occurs if illegal address modification or illegal repeats are executed.
\begin{tabular}{|c|c|c|}
\hline SSQ & Subtract Stored from Q-Register & 156 (0) \\
\hline
\end{tabular}

\section*{FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1) \\ OPERATING MODES: Any}

SUMMARY: \(\quad C(Q)-C(Y) \rightarrow C(Y) ; C(Q)\) unchanged
ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPL
INDICATORS: Zero - If \(C(Y)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Y)_{O}=1\), then \(O N\); Otherwise, \(O F F\)
Overflow - If range of \(C(Y)\) is exceeded, then \(O N\)
Carry - If a carry out of bit 0 of \(C(Y)\) is generated, then ON; Otherwise, OFF

NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline SSXn & Subtract Stored from Index Register n & 14n (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline \multirow[t]{6}{*}{SUMMARY:} & \multicolumn{2}{|l|}{NS Mode} \\
\hline & \multicolumn{2}{|l|}{For \(\mathrm{n}=0,1, \ldots, 7\) as determined by op code} \\
\hline & \multicolumn{2}{|l|}{\(C(X n)-C(Y)_{0-17} \rightarrow \mathrm{C}(\mathrm{Y})_{0-17} ; \mathrm{C}(\mathrm{Xn})\) unchanged} \\
\hline & \multicolumn{2}{|l|}{ES Mode} \\
\hline & \multicolumn{2}{|l|}{For \(n=0,1, \ldots, 7\) as determined by op code} \\
\hline & \multicolumn{2}{|l|}{\(C(G X n)-C(Y)->C(Y) ; C(G X n)\) unchanged} \\
\hline \multicolumn{3}{|l|}{ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR} \\
\hline \multicolumn{2}{|l|}{ILLEGAL REPEATS: RPT, RPD, or RPL of SSXO} & \\
\hline \multirow[t]{10}{*}{INDICATORS:} & \multicolumn{2}{|l|}{NS Mode} \\
\hline & \multicolumn{2}{|l|}{Zero - If \(\mathrm{C}(\mathrm{Y})_{0-17}=0\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(\mathrm{C}(\mathrm{Y})_{O}=1\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Overflow - If range of \(C(Y)\) is exceeded, then \(O N\)} \\
\hline & \(\begin{array}{ll}\text { Carry } & \text { If a carry out of bit } 0 \text { of } C(Y) \text { is } \\ \text { then } O N \text {; otherwise, OFF }\end{array}\) & generated \\
\hline & \multicolumn{2}{|l|}{ES Mode} \\
\hline & \multicolumn{2}{|l|}{Zero - If \(\mathrm{C}(\mathrm{Y})=0\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Negative - If \(\mathrm{C}(\mathrm{Y})_{O}=1\), then ON ; otherwise, OFF} \\
\hline & \multicolumn{2}{|l|}{Overflow - If range of \(C(Y)\) is exceeded, then ON} \\
\hline & \begin{tabular}{rl} 
Carry & If a carry out of bit 0 of \(C(Y)\) is \\
then \(O N\); otherwise, \(O F F\)
\end{tabular} & generated \\
\hline NOTE: & \multicolumn{2}{|l|}{An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.} \\
\hline
\end{tabular}
\begin{tabular}{ll|l|}
\hline \multicolumn{1}{|c|}{ STA } & Store A-Register & \(755(0)\) \\
\hline FORMAT: & Single-word instruction format (see Figure 8-1) \\
OPERATING MODES: & Any \\
SUMMARY: & \(C(A) \rightarrow C(Y) ; C(A)\) unchanged \\
\begin{tabular}{ll} 
ILLEGAL ADDRESS \\
MODI FICATIONS:
\end{tabular} & DU, DL \\
ILLEGAL REPEATS: & RPL \\
INDICATORS: & NOne affected \\
NOTE: & \begin{tabular}{l} 
An Illegal Procedure fault occurs if illegal address \\
modifications or illegal repeats are used.
\end{tabular}
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline STAC & Store A Conditional & 354 (0) \\
\hline
\end{tabular}

FORMAT:

Single-word instruction format (see Figure 8-1)

\section*{OPERATING MODES: Any}

SUMMARY:
EXPLANATION:

If \(C(Y)=0, C(A) \rightarrow C(Y)\)
This instruction issues a read-lock, write-unlock sequence to memory. Cache is bypassed; if a cache hit occurs and the conditional test is satisfied, the cache block is updated.

If write does not occur, the next command to memory from the same processor port performs unlock.

Execution of STAC is delayed until all outstanding stores to memory from the processor have been completed.

ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
I NDI CATORS:
NOTE:
Zero
- If initial \(C(Y)=0\), then \(O N\); Otherwise, OFF

An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline STACQ & Store A Conditional on Q & 654 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: If \(C(Y)=C(Q), C(A) \rightarrow C(Y)\)If \(C(Y) \neq C(Q), C(Y)\) is unchanged
EXPLANATION: This instruction issues a read-lock, write-unlock sequence.Cache is bypassed; if a cache hit occurs and the conditionaltest is satisfied, the cache block is updated.
If write does not occur, the next command to memory from thesame processor port performs unlock.
Execution of STACQ is delayed until all outstanding stores tomemory from the processor have been completed.
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: Zero - If initial \(C(Y)=C(Q)\), then \(O N\); otherwise,OFF
NOTE: An Illegal Procedure fault occurs if illegal addressmodifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline STAQ & Store AQ-Register & 757 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(C(A Q) \rightarrow C(Y\)-pair \() ; C(A Q)\) unchanged
ILLEGAL ADDRESS
MODI FI CATI ONS: ..... DU, DL, CI, SC, SCR
ILLEGAL REPEATS: ..... RPL
I NDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs if illegal addressmodifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline STAS & Store Argument Stack Register & 750 (1) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline SUMMARY: & \multicolumn{2}{|l|}{} \\
\hline EXPLANATION: & \multicolumn{2}{|l|}{The execution of this instruction causes the current contents of the argument stack register (ASR) to be stored in even and odd memory locations \(Y\) and \(Y+1\). The contents of the ASR remain unchanged.} \\
\hline ILLEGAL ADDRESS MODI FI CATIONS: & \multicolumn{2}{|l|}{DU, DL, CI, SC, SCR} \\
\hline ILLEGAL REPEATS: & \multicolumn{2}{|l|}{RPT, RPD, RPL} \\
\hline I NDI CATORS: & \multicolumn{2}{|l|}{None affected} \\
\hline NOTE: & \multicolumn{2}{|l|}{An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.} \\
\hline
\end{tabular}

EXAMPLE:

\begin{tabular}{|l|l|l|}
\hline STBA & Store 9-bit Bytes of A-Register & 551 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
9-bit bytes of \(C(A) \rightarrow\) corresponding characters of \(C(Y)\); the byte positions affected are specified in the tag field; \(C(A)\) is unchanged.

EXPLANATION: Binary ones in the tag field specify the byte positions of \(A\) and \(Y\) affected as indicated in the diagram below. The tag field is entered as one 2-digit octal number. Bit positions 34 and 35 are ignored.


ILLEGAL ADDRESS
MODIFICATIONS: The tag field cannot be used for address modification. AR modification is permitted.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if an illegal repeat is used.

EXAMPLE:
The instruction
STBA LOC,04
moves byte 3 of \(C(A)\) to the corresponding byte position of C(LOC) (04 octal \(=000100\) binary). All other byte positions of \(C(L O C)\) are unaffected.
\begin{tabular}{|l|l|l|}
\hline STBQ & Store 9-bit Bytes of Q-Register & 552 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad\)-bit bytes of \(C(Q) \rightarrow\) corresponding bytes of \(C(Y)\); the byte positions affected are specified in the tag field; \(C(Q)\) is unchanged

EXPLANATION:
Binary ones in the tag field specify the byte positions of \(Q\) and \(Y\) affected as indicated in the diagram below. The tag field is entered as one 2-digit octal number. Bit positions 34 and 35 are ignored.


ILLEGAL ADDRESS MODI FICATIONS:

The TAG field cannot be used for address modification. AR modification is permitted.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if an illegal repeat is used.

EXAMPLE: The instruction STBQ LOC,04 moves byte 3 of \(C(Q)\) to the corresponding byte position of C(LOC) (04 Octal \(=000100\) binary). All other byte positions of C(LOC) are unaffected.

\begin{tabular}{|l|l|l|}
\hline STC2 & Store Instruction Counter Plus 2 & 750 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: ..... ny
SUMMARY: \(C(I C)+2 \rightarrow C(Y)_{0-17} ; C(Y)_{18-35}, C(I C)\) unchanged
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDI CATORS: None affected
NOTE:An Illegal Procedure fault occurs if illegal addressmodifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline STCA & Store 6-bit Characters of A-Register & 751 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: \(\quad\)-bit characters of \(C(A) \rightarrow\) corresponding characters of \(C(Y)\); the character positions affected are specified in the tag field; \(C(A)\) is unchanged

EXPLANATION: Binary (l) bits in the tag field specify the affected \(A\) and \(Y\) character locations as follows. The tag field is entered as one 2-digit octal number. (See Example below.)


The CPU reads one word from memory, embeds a character specified in the CPU into the word, and writes this word back in memory. Therefore, while the CPU reads a word and writes it, the word's content can be lost if another CPU writes the same word. To prevent multiprocessor contention, gating is necessary.

ILLEGAL ADDRESS
MODIFICATIONS: No modification except AR allowed.
ILLEGA, REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\). The tag field cannot be used for address modification. AR modification is permitted.
2. An Illegal Procedure fault occurs if illegal repeats are used.

The instruction STCA LOC,07 moves characters 3, 4, and 5 of \(C(A)\) to corresponding character positions of C(LOC) (07 octal \(=000111\) binary). Character positions 0,1 , and 2 of C(LOC) are unaffected.
\begin{tabular}{|c|c|c|}
\hline STCQ & Store 6-bit Characters of Q-Register & 752 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: ANY
SUMMARY: 6-bit characters of \(C(Q) \rightarrow\) corresponding characters of \(C(Y)\); the character positions affected are specified in the tag field.

EXPLANATION: Binary (l) bits in the tag field specify the affected \(Q\) and \(Y\) character locations as follows. The tag field is entered as one 2-digit octal number. (See Example below.)


The CPU reads one word from memory, embeds a character specified in the CPU into the word, and writes this word back in memory. Therefore, while the CPU reads a word and writes it, it is possible that the word's content can be lost if another CPU writes the same word. To prevent multiprocessor contention, gating is necessary.

ILLEGAL ADDRESS MODIFICATIONS: No modification except AR allowed.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\). The tag field cannot be used for address modification. AR modification is permitted.
2. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE: The instruction STCQ LOC,07 moves characters 3, 4, and 5 of \(\mathrm{C}(\mathrm{Q})\) to corresponding character positions of C(LOC) (07 octal \(=000111\) binary). Character positions 0,1 , and 2 of C(LOC) are unaffected.
\begin{tabular}{|l|l|}
\hline STDn & Store Descriptor Register \(\underline{n}\) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: \(\quad C(D R \underline{n}) \rightarrow C(Y), C(Y+1) ; C(D R n)\) unchanged
EXPLANATION: This instruction stores the DRn content in an even/odd location of the segment descriptor segment or the operand segment.

If instruction bit \(29=0\) then \(C(D R \underline{n}) \rightarrow C(Y-\) pair \()\) in the instruction segment.

If instruction bit \(29=1\) and \(D R m\) descriptor type \(T=1,3\) (m is selected by instruction bits \(0,1,2\) ) then C(DRn) \(-->\) \(C\) (Y-pair) of descriptor segment.

NOTE: DRㅡ store permission is required.
If instruction bit \(29=1\) and DRm descriptor type \(T=0,2\), \(4,6,12,14\) then \(C(D R n) \rightarrow C(Y-\) pair \()\) in the operand segment.

NOTE: DRㅡn store permission is not required.
To summarize the differences in processing performed due to the differing types of segment descriptors:
- If the DRn segment descriptor is stored in a segment descriptor segment ( \(T=1\) or 3 ), the page must be a housekeeping page (PTW bit 32 must \(=1\) ). When all other conditions (e.g., write permission) are satisfied, the segment descriptor is stored, irrespective of the CPU mode.

O If an attempt is made to store in the operand segment, the write operation for the housekeeping page is dependent upon the CPU mode as the store flag is not examined by hardware.

ILIEGAL ADDRESS
MODIFICATIONS: If the DRm type \(T=1\) or 3 , only \(R\) type modification is permitted. An IPR fault occurs if \(D U, D L, R I, I R\), or \(I T\) is specified.

If the \(D R m\) type \(T=0,2,4,6,12\), or 14 , an \(I P R\) fault occurs when \(D U, D L, S C, S C R\), or \(C I\) is specified.

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\) 1. An Illegal Procedure fault occurs when illegal address modification or an illegal repeat is used.
2. If \(D R \underline{n}\) does not have store permission (bit 18 for \(T=8\), 9, 11; bit 22 for all other types), an SCL2 fault occurs.
3. If DRm page is not housekeeping, an SCLI fault occurs.
4. If DRm segment or page does not have write permission, an SCL2 fault occurs.
5. If processor is in Master or Slave mode and DRm page is housekeeping, an SCLI fault occurs.
6. If DRm segment or page does not have write permission, an SCL2 fault occurs.
7. If instruction bit \(29=1\) and \(D R m\) descriptor type \(T=5\) or 7-11, 13, 15, an IPR fault occurs.


EXAMPLE:
\begin{tabular}{lll}
1 & 78 & 16
\end{tabular}

STDSD SVREG
STDSA SVREG+2
LDXO SVREG+2
ADLXO NWPS,DU
CMPXO SVREG
TPNZ NOGOOD
LDD P.DS,DSVEC
-
-
SVREG 8BSS 8
DSVEC FVEC NWDS,(ALL)

\begin{tabular}{|l|l|l|}
\hline STE & Store Exponent Register & 456 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad C(E) \rightarrow C(Y)_{0-7} ; 00 \ldots 0 \rightarrow C(Y)_{8-17} ;\)
\(C(Y)_{18-35}, C(E)\) unchanged
ILLEGAL ADDRESS
MODI FICATI ONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPL
INDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs if illegal address modification or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline STI & Store Indicator Register & 754 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY:
\(C(I R)\)--> \(C(Y)_{18-32}\)
00...0--> C(Y) \({ }_{33-35 ; ~}^{\text {i }}\)
\(C(Y)_{0-17}, C(I R)\) unchanged
EXPLANATION: The content of the indicator register is stored in \(C(Y)_{18-32}\) after address modification. The value stored in \(\mathrm{C}(\mathrm{Y})_{25}\) is the Tally Runout status before address modification. The relation between bit positions of \(C(Y)\) and indicators is as follows:

Bit Location
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33-35

\section*{Indicator}

Zero Negative Carry Overflow
Exponent overflow Exponent underflow Overflow mask Tally runout Parity error Parity mask Master mode Truncation Multiword instruction interrupt Reserved for exponent underflow mask Hexadecimal exponent mode 000

The ON state corresponds to a 1 bit; the OFF state to a 0 bit.

\section*{ILLEGAL ADDRESS}

\section*{MODIFICATIONS: \\ DU, DL, CI, SC, SCR}

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline STO & Store Option Register & 152 (1) \\
\hline
\end{tabular}

\section*{FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)}

OPERATING MODES: Any
SUMMARY:
\(C(D S C F)\) - bit 18 of \(C(Y)\)
\(C(S S B F)\) - bit 19 of \(C(Y)\)
\(00 . . .0\)--> remaining 34 bits of \(C(Y)\)
EXPLANATION: This instruction stores the two flag bits of the option register in memory.

DSCF Data stack clear flag \(0=\) do not clear l = clear

SSBF Safe store bypass flag \(0=\) bypass safe store during ICLIMB 1 = perform safe store during ICLIMB

ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.

\section*{EXAMPLES:}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{10}{*}{ORNCHE MPOR} & BOOL & 4000 & *CRCF bit of option register \\
\hline & EQU & & \\
\hline & LDO & .SORSV, ,P.SSA & \\
\hline & STO & .CRORR, PN, P.CR & *set with CRCF ON \\
\hline & STO & .CRORS, PN, P.CR & \\
\hline & LDA & ORNCHE, DL & \\
\hline & ERSA & .CRORS, PN, P.CR & *reset CRCF to OFF \\
\hline & TRA & X.RED +1 & \\
\hline & - & & \\
\hline & - & & \\
\hline
\end{tabular}
*SAVE VIRTUAL UNIT REGISTERS
STREG NULL
STWS REG+12
STWS REG+13
SPDBR REG+40
STO REG+41
SZN SSFALT+.WICI safe store frame saved?
\begin{tabular}{|c|c|c|}
\hline STPn & Store Pointer \(\underline{n}\) & \(45 n(1)\) \\
\hline
\end{tabular}

FORMAT:

Single-word instruction format (see Figure 8-1)

OPERATING MODES: Any
SUMMARY:
NS Mode
\(C(A R n) \rightarrow C(Y)_{0-23}\)
\(C(\) SEGIDn \() ~-->C(Y)_{24-35}\)
ES Mode
\(C(A R \underline{n}) \rightarrow C(Y)\)
\(C(S E G I D \underline{n}) \rightarrow C(Y+1)_{0-11}\)
\(00 . .0 \quad \rightarrow C(Y+1)_{12-35}\)
EXPLANATION: These instructions store the address register (ARn) and the associated segment identity register, (SEGIDn), in memory. The contents of the registers remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
\(\overline{S T P n} \quad\) STPn

EXAMPLE:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{10}{*}{NEPR} & EPPR & PO, FANY & error handler \\
\hline & - & & \\
\hline & STP & & store pointer 0 \\
\hline & LDP & PO,.PS,DL & old argument segment \\
\hline & LDP & Pl, .SSR,DL & safe store \\
\hline & LDD & PO,0, PO & get argument 0 \\
\hline & LDD & Pl, .WLSR, ,P1 & get original linkage segment \\
\hline & LDA & 0, PO & get EPPA pointer \\
\hline & CNAA & \(=020160, \mathrm{DL}\) & test null descriptor \\
\hline & TZE & FANY & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline STPDW & Store PTWAM Directory Word & 155 (1) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Privileged Master Mode} \\
\hline \multirow[t]{2}{*}{SUMMARY:} & \multicolumn{2}{|l|}{\[
\begin{array}{lll}
C(\text { PTWAM Directory })_{n} & \rightarrow & C(Y)_{00-29} \\
00 \ldots 0 & C(Y)_{30-35}
\end{array}
\]} \\
\hline & \multicolumn{2}{|l|}{\begin{tabular}{l}
where: \(n=Y 11-17\) \\
Y11-16 specifies row Y17 specifies column of associative memory
\end{tabular}} \\
\hline EXPLANATION: & \multicolumn{2}{|l|}{The contents of the PTWAM directory word \(n\) are stored in memory location \(Y\) bits 00-29; zeros are stored in bits 30-35 Bits 00-26 represent the combination of working space number and virtual address that is stored in the directory word for future association. Bits 28 and 29 specify the round robin counter for the row in which this directory word is stored i the \(A M\). Bit \(27=1\) specifies that the row in which this directory word is stored is full.} \\
\hline ILLEGAL ADDRESS MODI FI CATI ONS: & DU, DL, CI, SC, SCR & \\
\hline ILLEGAL REPEATS: & RPT, RPD, RPL & \\
\hline I NDI CATORS: & None affected & \\
\hline \multirow[t]{5}{*}{NOTES:} & \multicolumn{2}{|l|}{1. The PTWAM is 64 rows by 2 columns. Bits \(25-30\) of the virtual address select a row. Thus, the two entries in each row have the same six least-significant bits.} \\
\hline & \multicolumn{2}{|l|}{2. This instruction functions whether the PTWAM is ON or OF (Refer to the CAMP instruction.)} \\
\hline & \multicolumn{2}{|l|}{3. The STPDW instruction inhibits the CPU from carrying out the execute interrupt procedure when the STPDW instruction is executed from an odd memory location, even though the interrupt condition is present and waiting for execution.} \\
\hline & \multicolumn{2}{|l|}{4. An IPR fault occurs if illegal address modifications or illegal repeats are used.} \\
\hline & 5. A Command fault occurs i Slave or Master mode. & xecuted \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline STPS & Store Parameter Segment Register & 751 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: \(\quad C(P S R) \rightarrow C(Y, Y+1)\)
EXPLANATION: This instruction stores the current contents of the parameter segment register (PSR) in even and odd memory locations \(Y\) and \(\mathrm{Y}+1\). The contents of the PSR remain unchanged.
ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE: An IPR fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE: (PMME processing)
\begin{tabular}{llll}
1 & 8 & 16 & 32 \\
& & & \\
& STPS & .STEMP, ,P.SSA & STASH PSR \\
LDA & .STEMP,,P.SSA & \\
& CANA & .FBT27,DL & ANY PARAMETERS? \\
& TZE & NOPARM & NO,XFER \\
& LDP & Pl,.PS & \(0, D L+Y E S\), GET FIRST
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline STPTW & Store PTWAM Register & 157 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master Mode
SUMMARY: \(\quad C(P T W A M)_{n} \rightarrow C(Y)_{00-35}\)
where: \(\mathrm{n}=\mathrm{Y}_{11}-17 \quad\) Yll-16 specifies row Y17 specifies column of associative memory

EXPLANATION: The contents of the PTWAM word \(n\) are stored in memory location Y. The absolute memory address (mod 1024) of the referenced page is stored in bits 4-17. Bits 0-3 and 18-29 are stored as zeros. Bits 30-35 are the hardware control field bits in the PTW (bits 30 and 35 are stored as ones).

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\) 1. The PTWAM is 64 rows by 2 columns. Bits 25-30 of the virtual address select a row. Thus, the two entries in each row have the same six least-significant bits.
2. This instruction functions whether the PTWAM is ON or OFF. (Refer to the CAMP instruction.)
3. The STPTW instruction inhibits the CPU from carrying out the execute interrupt procedure when the STPTW instruction is executed from an odd memory location, even though the interrupt condition is present and waiting for execution.
4. An IPR fault occurs if illegal address modifications or illegal repeats are used.
5. A Command fault occurs if this instruction is executed in Slave or Master mode.
\begin{tabular}{|l|l|l|}
\hline STQ & Store Q-Register & 756 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(C(Q) \rightarrow C(Y) ; C(Q)\) unchanged
ILLEGAL ADDRESS
MODI FI CATI ONS: DU, DL
ILLEGAL REPEATS: ..... RPL
I NDI CATORS: None affected
NOTE: An IPR fault occurs if illegal address modifications or anillegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline STSS & Store Safe Store Register & 753 (1) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master mode
SUMMARY: \(\quad C(S S R)_{0-35} \rightarrow \quad C(Y)_{0-35}\)
\(C(S S R)_{36-69} \rightarrow C(Y+1)_{0-33}\)
The following value is stored in \(C(Y+1)_{34,35}\) in accordance with the SCR value.

If \(C(S C R)=00 / 01 / 11\)
\(11 \rightarrow C(Y+1)_{34,35}\) (64-word frame)
If \(C(S C R)=10\)
\(10 \rightarrow C(Y+1)_{34,35}\) ( 80 -word frame)
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\) 1. An Illegal Procedure fault occurs when illegal address modification or an illegal repeat is used.
2. A Command fault occurs if the processor is in Slave or Master mode and this instruction is executed.

\section*{EXAMPLES:}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{30}{*}{SOVTE} & NULL & & \\
\hline & LDP & PO,SD.PSH, DL & copy push segment descriptor to PO \\
\hline & LDP & PO,.CTYP,DL & change push descriptor type \\
\hline & STSS & .SSSR, ,P.SSA & store SSR \\
\hline & LDA & .SSSR+1, ,P.SSA & SSR base \\
\hline & ADA & 1K*4, DL & + IK words \\
\hline & ORA & =07777, DL & adjust page bound \\
\hline & STA & .SVFLT+1, ,P.SSA & save it \\
\hline & SBA & 192*4, DL & \\
\hline & EAX2 & 1,3 & \\
\hline & LDQ & PH.SS, , PO & original SSR bound + base \\
\hline & QRL & 16 & \\
\hline & ADQ & PH.SS+1, , PO & get max virtual address for safe store \\
\hline & CMPQ & . SVFLT+1, ,P.SSA & \\
\hline & EAX2 & 0 & \\
\hline & SBA & .SSSR+1, , P.SSA & get new bound \\
\hline & ALS & 16 & \\
\hline & STA & .SVFLT+1, , P.SSA & store new bound \\
\hline & LDP & Pl,SD.DGS,DL & load DGS segment descriptor \\
\hline & LDP & PO,SD.DGS,DL & \\
\hline & LDP & PO, . CTYP, DL & change type GDS descriptor \\
\hline & LXLO & POINT, 7 & \\
\hline & LDAQ & 0,0,P0 & \\
\hline & STAQ & .SSSR, ,P.SSA & store current contents \\
\hline & STSS & 0,0,P0 & store SSR to generate page load segment \\
\hline & LDA & 0,0, P0 & \\
\hline & ANA & =0177777, DL & \\
\hline & ORA & .SVFLT+1, P.SSA & set new bound \\
\hline & STA & 0,0,P0 & \\
\hline & LDD & P2,0,0,P1 & load new safe store descriptor \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline STT & Store Timer Register & 454 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline \multirow[t]{2}{*}{SUMMARY:} & \multicolumn{2}{|l|}{\(\mathrm{C}(\mathrm{TR}) \rightarrow \mathrm{C}(\mathrm{Y})_{0-26}\)} \\
\hline & \multicolumn{2}{|l|}{\(00 \ldots 0 \rightarrow C(Y)_{27-35}\)} \\
\hline \multicolumn{3}{|l|}{ILLEGAL ADDRESS
MODI FICATI ONS: DU, DL, CI, SC, SCR} \\
\hline ILLEGAL REPEATS: & \multicolumn{2}{|l|}{RPT, RPD, RPL} \\
\hline I NDI CATORS: & \multicolumn{2}{|l|}{None affected} \\
\hline NOTES: & \begin{tabular}{l}
1. Bit 26 has a signif \\
2. An Illegal Procedur modifications or il
\end{tabular} & dress \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline STTA & Store Test Address Registers & 553 (1) \\
\hline
\end{tabular}
FORMAT: \(\quad\) Single-word instruction format (see Figure B-1)
OPERATING MODES: Privileged Master Mode
SUMMARY: \(C(\) Test Register 0,1\() \rightarrow C(Y-\) pair \()\)
EXPLANATION: Contents of test registers 0 and 1 are stored in even/oddmemory locations \(Y\) and \(Y+1\). Contents of test registersremain unchanged.This instruction inhibits the processor from carrying out theexecute interrupt procedure when the STTA is executed from anodd memory location, even though the interrupt condition ispresent and waiting for execution.
ILLEGAL ADDRESS
MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
I NDI CATORS: None affected
NOTES:1. An Illegal Procedure Fault occurs if illegal addressmodification or illegal repeats are executed.
2. A Command fault occurs if execution is attempted in Masteror Slave mode.
\begin{tabular}{|l|l|l|}
\hline STID & Store Test Descriptor Registers & 550 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master Mode
SUMMARY: \(\quad C(\) Test Register 0,1\() \rightarrow C(Y\)-pair)
EXPLANATION: Contents of test registers 2 and 3 are stored in even/odd memory locations \(Y\) and \(Y+1\). Contents of test registers remain unchanged.

This instruction inhibits the processor from carrying out the execute interrupt procedure when the STTD is executed from an odd memory location, even though the interrupt condition is present and waiting for execution.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\) I. An Illegal Procedure Fault occurs if illegal address modification or illegal repeats are executed.
2. A Command fault occurs if execution is attempted in Master or Slave mode.
\begin{tabular}{|l|l|l|}
\hline STWS & Store Working Space Registers & 752 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Privileged Master Mode
SUMMARY: When EA 17 (NS Mode) or EA 33 (ES Mode) \(=0\)
\(C(W S R O) \rightarrow C(Y)_{0-8}\)
\(C(W S R I) \rightarrow C(Y) 9-17\)
\(C(W S R 2) \rightarrow C(Y)_{18-26}\)
\(C(\) WSR3 \() \rightarrow C(Y)_{27-35}\)
When EA17 (NS Mode) or EA33 (ES MOde) \(=1\)
\(C(\) WSR4 \() \rightarrow C(Y)_{0-8}\)
\(C(\) WSR5 \() ~ \rightarrow C(Y) 9-17\)
\(C(\) WSR6 \() ~ \rightarrow C(Y)_{18-26 ~}^{2}\)
\(C(\) WSR7 \() ~-->C(Y) ~(Y-35\)
EXPLANATION: The contents of WSRO to WSR3, or WSR4 to WSR7 are stored in memory location \(Y\), in accordance with the setting of the \(E_{A_{17}} / \mathrm{EA}_{33}\) value.

ILLEGAL ADDRESS MODIFICATIONS: DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected

NOTES: \(\quad\) 1. An Illegal Procedure fault occurs if illegal address modification or an illegal repeat is used.
2. A Command fault occurs if the processor is in Slave or Master mode and this instruction is executed.

\section*{EXAMPLE:}

> \begin{tabular}{llll} 1 & 8 & 16 & 32 \\ \hline \end{tabular}

TODES NULL
STWS WSR store WSR 0-3
STWS WSR +1 store WSR 4-7, store contents
```

WSR BSS 2

```

\begin{tabular}{|c|c|c|}
\hline STZ & Store Zero & 450 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: \(\quad 00 \ldots 0 \rightarrow C(Y)\)
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL
ILLEGAL REPEATS: RPL
INDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline SWCA & Subtract with Carry from A-Register & 171 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY: If carry indicator is ON
\(C(A)-C(Y) \rightarrow C(A)\)
\(C(Y)\) unchanged
If carry indicator is OFF
\(C(A)-C(Y)-00 \ldots 1 \rightarrow C(A)\)
\(C(Y)\) unchanged
EXPLANATION: This instruction is identical to SBA except that, when the carry indicator is OFF at the beginning of the instruction, a positive 1 is subtracted from the least-significant position.

This instruction is intended for use with multiword-precision arithmetic. Thus, the summary above can be reworded as follows:

If carry indicator is \(O N\), then \(C(A)+\) one's complement of \(C(Y)+00 \ldots 1 \rightarrow C(A)\)

If carry indicator is OFF, then \(C(A)+\) one's complement of \(C(Y) \rightarrow C(A)\)

The positive 1 is added when \(0 N\) represents the carry from the next less-significant part of the multiword subtraction.

ILLEGAL ADDRESS
MODI FICATIONS: None
ILLEGAL REPEATS: NOne
\begin{tabular}{|c|c|c|}
\hline I NDI CATORS: & Zero & - If \(C(A)=0\), then \(O N\); otherwise, OFF \\
\hline & Negative & - If \(C(A)_{0}=1\), then \(O N\); otherwise, OFF \\
\hline & Overflow & - If range of \(A\) is exceeded, then \(O N\) \\
\hline & Carry & - If a carry out of bit 0 of \(C(A)\) is generated, then ON; otherwise, OFF \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline SWCQ & Subtract with Carry from Q-Register & 172 (0) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:If carry indicator is ON
\[
C(Q)-c(Y) \rightarrow c(Q)
\]\(C(Y)\) unchanged
If carry indicator is OFF
\(C(Q)-C(Y)-0 \ldots 1 \rightarrow C(Q)\)
\(C(Y)\) unchanged
EXPLANATION: This instruction is identical to SBQ except that, when thecarry indicator is OFF at the beginning of the instruction, apositive 1 is subtracted from the least-significant position.
This instruction is intended for multiword-precisionarithmetic. Thus, the summary above can be reworded asfollows:
If carry indicator is ON , then \(\mathrm{C}(\mathrm{Q})+\) one's complement of \(C(Y)+00 . . .1-1(Q)\)
If carry indicator is OFF, then \(C(Q)+\) one's complement of \(C(Y)-->C(Q)\)
The positive 1 is added when \(O N\) represents the carry from the next less-significant part of the multiword subtraction.
ILLEGAL ADDRESS MODIFICATIONS: NOne
ILLEGAL REPEATS: NONe

INDICATORS: Zero - If \(C(Q)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Q)_{O}=1\), then \(O N\); otherwise, OFF
Overflow - If range of \(Q\) is exceeded, then \(O N\)
Carry - If a carry out of bit 0 of \(C(Q)\) is generated, then ON; otherwise, OFF

EXAMPLE: (Triple-precision binary fixed-point subtraction)
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & STI & C & set overflow mask ON \\
\hline & LDA & \(=1 \mathrm{~B} 24, \mathrm{DL}\) & \\
\hline & ORSA & C & \\
\hline & LDI & C & \\
\hline & LDQ & A +2 & subtract low-order bits \\
\hline & SBLQ & \(\mathrm{B}+2\) & \\
\hline & STQ & \(\mathrm{C}+2\) & \\
\hline & LDQ & A+1 & subtract intermediate bits \\
\hline & SWCQ & B+1 & \\
\hline & STQ & \(\mathrm{C}+1\) & \\
\hline & STI & C & set overflow and overflow mask OFF \\
\hline & LDA & =0733777, DL & \\
\hline & ANSA & C & \\
\hline & LDI & C & \\
\hline & LDQ & A & subtract high-order bits \\
\hline & SWCQ & B & \\
\hline & STQ & C & \\
\hline A & DEC & 9,8,7 & \\
\hline B & DEC & 6,5,4 & \\
\hline C & BSS & 3 & \\
\hline
\end{tabular}
\(\overline{\text { SWD }}\)
SWDX
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
SWD \\
SWDX
\end{tabular} & Subtract Word Displacement from Address Register & 527 (1) \\
\hline
\end{tabular}

FORMAT:
Special arithmetic instruction format (see Figure 8-3)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& \begin{tabular}{lll}
\(\{S W D\}\) \\
\(\{S W D X\}\)
\end{tabular} & word displacement, R,AR
\end{tabular}

When the mnemonic is coded with \(X\) (AWDX), bit 29 is forced to zero.

OPERATING MODES: Any
SUMMARY:
If bit \(29=1: C(A R \underline{n})_{0-17}-(y+C(D R)) \rightarrow\) ARn0-17
If bit \(29=0:-y+C(D R)-->\) ARno-17
In either case, 00...0 \(\rightarrow\) ARn18-23
EXPLANATION: The \(y\) field (with bit 3 extended) is added to the contents of the register specified by the code in the DR field. Then, if bit \(29=0\), this value replaces bits \(0-17\) of the \(A R\) specified by bits \(0-2\) of the \(y\) field. If bit \(29=1\), this value is subtracted from bits 0-17 of the specified AR and the result is stored in bits 0-17 of the specified AR. In either case, bits 18-23 of the specified AR are zeroed.

ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL, or IC specified in DR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTE:
An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLE: Applies to NS mode only

\begin{tabular}{|c|c|c|}
\hline\(S X L \underline{n}\) & Store Index Register \(\underline{n}\) in Lower & \(44 \underline{n}\) (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
SUMMARY:
NS Mode
For \(N=0,1, \ldots, 7\) as determined by op code
\(C(X n) \rightarrow C(Y)_{18-35}\)
\(C(Y)_{0-17}\) unchanged
ES Mode
For \(N=0,1, \ldots, 7\) as determined by op code
\(C\left(\right.\) GXn \(\left._{18-35}\right) \rightarrow C(Y)_{18-35}\)
\(C(Y)_{0-17}\) unchanged
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, or RPL of SXLO
INDICATORS: None affected

NOTE:
An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

SYNC
\begin{tabular}{|l|l|l|}
\hline SYNC & Gate Synchronize & 014 (0) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
OPERATING MODES: Any
EXPLANATION: This instruction operates as a NOP; no operation takes place.
ILLEGAL ADDRESS MODI FICATION:

Address modifications are performed, but have no effect on the operation.

ILLEGAL REPEATS: RPD, RPL, RPT
I NDI CATORS:
Address modifications cause defined changes to address and tally. The tally runout indicator may be set \(O N\) as a result.

NOTE: \(\quad\) An IPR fault occurs if an illegal repeat is executed.
\begin{tabular}{|l|l|l|}
\hline SZN & Set Zero and Negative Indicators from Storage & \(234(0)\) \\
\hline
\end{tabular}
\begin{tabular}{ll} 
FORMAT: & Single-word instruction format (see Figure 8-1) \\
OPERATING MODES: & Any \\
EXPLANATION: & \begin{tabular}{l}
\(\mathrm{C}(\mathrm{Y})\) is tested and the indicators are set in accordance with \\
the result
\end{tabular}
\end{tabular}

ILLEGAL ADDRESS MODIFICATIONS: None

ILLEGAL REPEATS: NOne
INDICATORS: Zero - If \(C(Z)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(Z)_{O}=1\), then \(O N\); otherwise, OFF
Zero Negative Relationship
\begin{tabular}{lll}
0 & 0 & Number \(C(Y)>0\) \\
1 & 0 & Number \(C(Y)=0\) \\
0 & 1 & Number \(C(Y)<0\)
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline SZTL & \begin{tabular}{l} 
Set Zero and Truncation Indicators with Bit \\
Strings Left
\end{tabular} & 064 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & & \\
& SZTL & (MF1),(MF2), BOLR , F,T \\
& BDSC & LOCSYM,N,C,B,AM \\
& BDSC & LOCSYM,N,C,B,AM
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: AnY
SUMMARY:
\(C(\) string 1\():(B O L R): C(s t r i n g 2)\)
EXPLANATION: \(\quad\) The string of bits starting at location YCBl is evaluated,
bit by bit, with the string starting at location YCB2 until
either the resultant bit from the BOLR field is a 1 or until
L2 is exhausted. If Ll is greater than L2, the Truncation
indicator is set.

If \(L\) is less than L2, the fill bit ( \(F\) ) is used as the L2-LI least-significant bits of string l. The contents of both strings remain unchanged.

ILLEGAL ADDRESS MODIFICATIONS: DU, DL for MFI and MF2

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Zero - If all the resultant bits generated are zero, then ON; Otherwise, OFF

Truncation - If Ll is > L2, then ON; Otherwise, OFF
NOTES:
1. An Illegal Procedure fault occurs when illegal address modification or illegal repeats are used.
2. An IPR fault does not occur even when \(L_{1}=0\) or \(L_{2}=0\). In this case, the zero and truncation indicators are affected.

EXAMPLES:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & SZTL & ,.6 & exclusive OR operation \\
\hline & BDSC & FLDI, 36,0,0 & FLDl operand descriptor \\
\hline & BDSC & FLD2,35,0,1 & FLD2 operand descriptor \\
\hline & TZE & ALLOFF & zero indicator ON \\
\hline & TRTN & TRUNC & truncation indicator ON \\
\hline & USE & CONST. & memory contents in octal \\
\hline FLDI & DEC & -1 & 777777777777 \\
\hline \multirow[t]{10}{*}{FLD2} & DEC & -1 & 777777777777 \\
\hline & USE & & indicators set? - zero and truncation \\
\hline & LDI & O,DL & \\
\hline & LDX7 & -1,DU & load negative value into X7 \\
\hline & STI & FLDI & store processor indicators \\
\hline & SZTL & , 1 & AND operation \\
\hline & BDSC & FLD1,1,2,1 & FLDI operand descriptor \\
\hline & BDSC & FLD2,1,2,1 & FLD2 operand descriptor \\
\hline & TNZ & 190N & not zero - negative indicator ON \\
\hline & USE & CONST. & memory contents in octal \\
\hline FLDI & BSS & 1 & \(\times \times \times \times \times 200000\) \\
\hline FLD2 & DEC & 1B19 & 000000200000 \\
\hline & USE & & indicators set? - none \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline SZTR & \begin{tabular}{l} 
Set Zero and Truncation Indicators with Bit \\
Strings Right
\end{tabular} & 065 (1) \\
\hline
\end{tabular}

FORMAT:


CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & & \\
& SZTR & (MF1),(MF2),BOLR ,F,T \\
& BDSC & LOCSYM,N,C,B,AM \\
& BDSC & LOCSYM,N,C,B,AM
\end{tabular}
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
SUMMARY: \(\quad C(\) string 1\():(B O L R): C(s t r i n g 2)\)
```

EXPLANATION: Same as for SZTL except that starting locations are YCBl +
(Ll-1) and YCB2 + (L2-1) and the evaluation is from right to
left (least-significant bit to most significant bit). Any
fill (used in comparison) is of most-significant bits.
ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1 and MF2
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Same as for SZTL
NOTE: Notes for SZTR are the same as for SZTL.

```

EXAMPLES:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow{14}{*}{FLDI} & SZTR & , , 3,1 & evaluate FLDl as is (move) \\
\hline & BDSC & FLD1,1,2,1 & FLDl operand descriptor (bit 19) \\
\hline & BDSC & 0,1 & FLD2 operand descriptor \\
\hline & TNZ & 190N & \\
\hline & USE & CONST. & memory contents in octal \\
\hline & DEC & \(1 \mathrm{B19}\) & 000000200000 \\
\hline & USE & & indicators set? - none \\
\hline & LDI & 0,DL & clear processor indicators \\
\hline & LDX7 & 0, DU & load zeros into X7 \\
\hline & STI & FLDI & store processor indicators \\
\hline & SZTR & , ,14 & invert \\
\hline & BDSC & FLDI,1,2,0 & FLDl operand descriptor (bit 18) \\
\hline & BDSC & 0,1 & FLD2 operand descriptor \\
\hline & TZE & 180N & zero indicator ON \\
\hline & USE & CONST. & memory contents in octal \\
\hline \multirow[t]{2}{*}{FLD} & BSS & 1 & \(\mathrm{x} \times \mathrm{x} \times \mathrm{x} \times 400000\) \\
\hline & USE & & indicators set? - zero \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline TCT & Test Character and Translate & 164 (1) \\
\hline
\end{tabular}

FORMAT:

(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)
OPERATING MODES: ..... Any
EXPLANATION: Starting at location YCl, each type TAl character is used asan index to a table of 9-bit characters that starts atlocation Y2. If the table entry is zero, a counter isincremented by 1.
The operation terminates if a nonzero table entry is found or if the tally (Ll) is exhausted. At the conclusion of the instruction, the counter contents are stored right-justified in bits \(12-35\) of \(Y 3\). The last accessed table entry is placed in bits \(0-8\) of Y3. Zeros are placed in bits 9-1l of Y3. Except in cases of string overlap, the contents of the source field and the table remain unchanged. (Refer to Explanation under MVT.)
ILLEGAL ADDRESS MODI FICATI ONS:
DU, DL for MF1, REG2, REG3
ILLEGAL REPEATS: RPT, RPD, RPL

\section*{I NDI CATORS:}
NOTES:

Tally - If the tally (Ll) is exhausted and table entry is zero, then ON; otherwise, OFF
1. If \(\mathrm{Nl}=0\), zero is stored in Y 3 (bits \(12-35\) ) and the tally indicator is affected.
2. If \(\mathrm{N} 1>0\) and a match is found in the first character, zero is stored in Y3 (bits 12-35) and the tally indicator is not affected.
3. An Illegal procedure fault occurs if illegal address modifications or illegal repeats are used.

\section*{EXAMPLE:}
\begin{tabular}{|c|c|c|c|c|}
\hline 1 & 8 & 16 & 32 & \\
\hline & TCT & \multicolumn{3}{|c|}{no modification} \\
\hline & ADSC6 & FLDI, 0,12 & \multicolumn{2}{|l|}{indexing string operand descriptor} \\
\hline & ARG & TABLE & \multicolumn{2}{|l|}{pointer to table} \\
\hline & ARG & FLD3 & \multicolumn{2}{|l|}{pointer to character and count word} \\
\hline & TTF & FOUND & \multicolumn{2}{|l|}{nonzero character found} \\
\hline & USE & CONST. & \multicolumn{2}{|l|}{memory contents} \\
\hline FLDI & BCI & 2, 1234567890\# & \multicolumn{2}{|l|}{200102030405060710110013 (octal)} \\
\hline \multirow[t]{4}{*}{FLD3} & BSS & 1 & character & and count - 020000000013 \\
\hline & - & & & \\
\hline & & & & Octal \\
\hline & & \(\begin{array}{llll}0 & 1 & 2 & 3\end{array}\) & \[
\begin{array}{lll}
5 & 6
\end{array}
\] & Index \\
\hline \multirow[t]{4}{*}{TABLE} & OCT & 000000000000,000 & 0000000000 & OX \\
\hline & OCT & 000000020020,020 & 0020020020 & 1X \\
\hline & OCT & 000000000000 & & 2 X \\
\hline & USE & \multicolumn{3}{|r|}{Result - nonzero character found} \\
\hline
\end{tabular}

NOTE: The highest possible value in FLDl is an octal 20, a "blank". EXAMPLE WITH ADDRESS MODIFICATION:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{12}{*}{X6} & BOOL & 16 & \\
\hline & EAX2 & 2 & put 2 into X2 \\
\hline & EAX3 & FLDI & put FLDI address into X3 \\
\hline & EAX6 & 6 & put FLDl length into X6 \\
\hline & AWDX & 0,3,7 & put FLDl address into AR7 \\
\hline & TCT & (1,1,1,2) & with all modification options \\
\hline & ARG & I NDSCR & pointer indirect operand descriptor \\
\hline & ARG & TABLE & pointer to table \\
\hline & ARG & FLD3 & pointer to FLD3 \\
\hline & TTF & * +2 & nonzero found \\
\hline & NULL & & tally runout ON \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & ASCII & 2, 1234;5 & 040040061062063064073065 (octal) \\
\hline FLD3 & BSS & 1 & character and count 040000000004 \\
\hline I NDSCR & ADSC9 & 0,0,x6,7 & indexing FLDI operand descriptor (FLDI,2,6) \\
\hline \multirow[t]{4}{*}{TABLE} & BSS & 12 & generate 60 (octal) table characters \\
\hline & OCT & 000000000000 & 0000000000 (060-067) \\
\hline & OCT & 000000000040 & (070-073) \\
\hline & USE & & Result - nonzero found \\
\hline
\end{tabular}

NOTE: The highest possible value in FLDl is an octal 073, a ";".
\begin{tabular}{|l|l|l|}
\hline TCTR & Test Character and Translate in Reverse & 165 (1) \\
\hline
\end{tabular}

FORMAT: Same as Test Character and Translate (TCT) format
CODING FORMAT: 1
TCTR (MF1)
ADSCㅡ LOCSYM,CN,N,AM
ARG LOCSYM,RM,AM
ARG LOCSYM,RM,AM
(Refer to Section 7 under Multiword Instructions for description of Multiword Modification Field.)

OPERATING MODES: Any
EXPLANATION: Same as TCT except start at location YCl + (L1-1) and progress toward YCl.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL for MF1, REG2, REG3
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Tally - If the tally (Ll) is exhausted and table entry is zero, then ON; Otherwise, OFF

NOTE: \(\quad\) Notes for TCTR are the same as for TCT.
EXAMPLE:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & TCTR & & no modification \\
\hline & ADSC4 & FLDI,6,10 & indexing string operand descriptor \\
\hline & ARG & TABLE & pointer to table \\
\hline & ARG & FLD3 & pointer to character and count word \\
\hline & TTF & *+2 & nonzero found \\
\hline & NULL & & nonzero not found - tally runout ON \\
\hline & USE & CONST. & memory contents \\
\hline FLDI & EDEC & 16P1234567890 & 0000001234567890 \\
\hline FLD3 & BSS & 1 & character and count 000000000012 (octal) \\
\hline \multirow[t]{2}{*}{TABLE} & OCT & \multicolumn{2}{|l|}{0,0} \\
\hline & OCT & 000000014014,00 & 0000014014 \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{*Highest possible value (in 4-bit field) in FLDl is octal 17 USE Result - no illegal character found}} \\
\hline & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline TEO & Transfer on Exponent Overflow. & \(614(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT: 16
TEO LOCSYM,RM,AM
OPERATING MODES: AnY
SUMMARY: NS Mode
If exponent overflow indicator ON , then \(\mathrm{Y} \rightarrow \mathrm{C}(\mathrm{IC})\)
If exponent overflow indicator ON and instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(\text { SEGIDn } \rightarrow C(\operatorname{SEGID}(I S))
\end{aligned}
\]

ES Mode
If exponent overflow indicator \(O N\), then \(Y_{16-33} \rightarrow C(I C)\)
If exponent overflow indicator \(O N\) and instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(S E G I D n \rightarrow C(\operatorname{SEGID}(I S))
\end{aligned}
\]

EXPLANATION:
With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit \(29=1\), and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the \(D R n\), an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODI FI CATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Exponent Overflow - Set OFF
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline TEU & Transfer on Exponent Underflow & 615 (0) \\
\hline FORMAT: & Single-word instruction format & \\
\hline CODING FORMAT: & 1816 & \\
\hline
\end{tabular}

\section*{OPERATING MODES: Any}

\section*{SUMMARY: \\ NS Mode}

If exponent underflow indicator \(O N\), then \(Y \rightarrow C(I C)\)
If exponent underflow indicator ON and instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(\text { SEGIDn }) \rightarrow C(\operatorname{SEGID}(I S))
\end{aligned}
\]

ES Mode
If exponent underflow indicator ON , then \(\mathrm{Y}_{16-33} \rightarrow \mathrm{C}\) (IC)
If exponent underflow indicator ON and instruction bit 29=1. then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(\text { SEGIDn }) \rightarrow C(S E G I D(I S))
\end{aligned}
\]

EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:

0 When bit 29 of the instruction word \(=0\), the \(I S R\) and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit 29=1, and if any form of ndirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the \(D R n\), an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODI FICATI ONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Exponent Underflow - Set OFF
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, class 2 occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline TMI & Transfer on Minus & \(604(0)\) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:
Single-word instruction format (see Figure 8-1)
\begin{tabular}{lll}
1 & 8 & 16 \\
& TMI & LOCSYM,RM, AM
\end{tabular}

OPERATING MODES: Any
SUMMARY: NS Mode
If negative indicator \(O N\), then \(Y \rightarrow C(I C)\)
If negative indicator \(O N\) and instruction bit \(29=1\) then
\(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
ES Mode
If negative indicator \(O N\), then \(Y_{16-33} \rightarrow C(I C)\)
If negative indicator \(O N\) and instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\end{aligned}
\]

EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODI FICATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline TMOZ & Transfer on Minus or Zero & 604 (1) \\
\hline
\end{tabular}

\section*{FORMAT: \\ Single-word instruction format (see Figure 8-1)}

CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & TMOZ & LOCSYM,RM, AM
\end{tabular}

OPERATING MODES: Any
SUMMMARY: NS Mode
If negative indicator \(O N\) or Zero indicator \(O N\), then \(Y \rightarrow C(I C)\)

If negative indicator \(O N\) or Zero indicator \(O N\); and instruction bit \(29=1\) then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(\operatorname{SEGID}(I S))
\end{aligned}
\]

ES Mode
If negative indicator \(O N\) or Zero indicator \(O N\), then
\[
Y_{16-33} \rightarrow C(I C)
\]

If negative indicator \(O N\) or Zero indicator \(O N\); and instruction bit \(29=1\) then
\(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
o When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.


\section*{EXAMPLES:}
\begin{tabular}{llll}
1 & 8 & 16 & 32
\end{tabular}

LCQ 2,DL
TMOZ NOPLUS transfer on minus or zero NULL plus routine
*DID TRANSFER OCCUR? YES TO WHAT LOCATION? NOPLUS
\begin{tabular}{|c|c|c|}
\hline TNC & Transfer on No Carry & \(602(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& TNC & LOCSYM, RM, AM
\end{tabular}

OPERATING MODES: Any
SUMMARY: NS Mode
If carry indicator OFF, then \(Y \rightarrow C(I C)\)
If carry indicator OFF and instruction bit \(29=1\) then
\[
n=Y_{0-2}
\]
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\]

ES Mode
If carry indicator OFF, then \(\mathrm{Y}_{16-33} \rightarrow \mathrm{C}\) (IC)
If carry indicator OFF and instruction bit \(29=1\) then
\[
n=Y_{0-2}
\]
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\]

EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

ILLEGAL ADDRESS MODIFICATIONS:

ILLEGAL REPEATS:
INDICATORS: None affected
DU, DL, CI, SC, SCR
RPT, RPD, RPL

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the \(D R n\), an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(T=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline TNZ & Transfer on Nonzero & 601 (0) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:
Single-word instruction format (see Figure 8-1)
\begin{tabular}{lll}
1 & 8 & 16 \\
& TNZ & LOCSYM, RM, AM
\end{tabular}

OPERATING MODES: AnY
SUMMARY:
NS Mode
If zero indicator \(O F F\), then \(Y \rightarrow C(I C)\)
If zero indicator OFF and instruction bit 29=1 then
\(\mathrm{n}=\mathrm{Y}_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
ES Mode
If zero indicator OFF, then \(\mathrm{Y}_{16-33} \rightarrow \mathrm{C}\) (IC)
If zero indicator OFF and instruction bit 29=1 then
\(\mathrm{n}=\mathrm{Y}_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
o When bit 29 of the instruction word \(=0\), the \(I S R\) and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS MODI FI CATIONS:

DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline TOV & Transfer on Overflow & 617 (0) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& TOV & LOCSYM, RM, AM
\end{tabular}

OPERATING MODES: Any

SUMMARY:

EXPLANATION:
NS Mode
If overflow indicator \(O N\), then \(Y \rightarrow C(I C)\) \(\mathrm{n}=\mathrm{Y}_{0-2}\)

ES Mode
If overflow indicator \(O N\), then \(Y_{16-33 ~} \rightarrow->C(I C)\) \(\mathrm{n}=\mathrm{Y}_{0-2}\)

If overflow indicator \(O N\) and instruction bit \(29=1\) then
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)

If overflow indicator \(O N\) and instruction bit 29=1 then
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:

0 When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
o When bit 29 of the instruction word \(=1\), the \(\operatorname{DR\underline {n}}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit \(29=1\), and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS MODI FICATI ONS:

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Overflow - Set OFF
NOTES: \(\quad\) 1. An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline TPL & Transfer on Plus & \(605(0)\) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:

Single-word instruction format (see Figure 8-1)
\begin{tabular}{lll}
1 & 8 & 16 \\
& TPL & LOCSYM, RM, AM
\end{tabular}

TPL LOCSYM,RM,AM

\section*{OPERATING MODES: Any}

SUMMARY: NS Mode
If negative indicator OFF, then \(Y \rightarrow C(I C)\)
If negative indicator OFF and instruction bit 29=1 then
\(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
ES Mode
If negative indicator OFF, then \(Y_{16-33} \rightarrow->C(I C)\)
If negative indicator OFF and instruction bit 29=1 then \(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
EXPLANATION:
With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the \(\operatorname{DRn}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS MODI FICATIONS:

DU, DL, CI, SC, SCR
RPT, RPD, RPL
None affected
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline TPNZ & Transfer on Plus and Nonzero & \(605(1)\) \\
\hline
\end{tabular}
FORMAT: Single-word instruction format (see Figure 8-1)
CODING FORMAT: 16

TPNZ LOCSYM,RM,AM

\section*{OPERATING MODES: Any}

SUMMARY:

EXPLANATION:

NS Mode
If negative indicator OFF and Zero indicator OFF, then Y \(\rightarrow C(I C)\)

If negative indicator OFF and Zero indicator OFF and instruction bit 29=1 then
\[
n=Y_{0-2}
\]
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\]

ES Mode
If negative indicator OFF and Zero indicator OFF, then
\[
Y_{16-33} \rightarrow C(I C)
\]

If negative indicator OFF and Zero indicator OFF and instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\end{aligned}
\]

With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the \(\operatorname{DR} \underline{n}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit \(29=1\), and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODI FICATI ONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
I NDI CATORS: None affected
NOTES:
1. An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:
\begin{tabular}{|c|c|c|c|c|}
\hline 1 & 8 & \multicolumn{2}{|l|}{16} & 32 \\
\hline & EAX5 & 6 & & load address modifier into X5 \\
\hline & EAX6 & PLUSRT & & load transfer address into X6 \\
\hline & AWDX & 0,6,6 & & put transfer address into AR6 \\
\hline & LDA & 5,DL & & load +5 into A-register \\
\hline & TPNZ & 0,5,6 & & transfer on plus and nonzero \\
\hline & NULL & & & zero and negative routine \\
\hline \multirow[t]{5}{*}{*DID} & TRANSFER & OCCUR? & YES & TO WHAT LOCATION? PLUSRT+6 \\
\hline & EAX2 & 3 & & load address modifier into X2 \\
\hline & LDX7 & 4,DU & & load +4 into X7 \\
\hline & TPNZ & TRANS, 2 & & transfer on plus and nonzero \\
\hline & NULL & & & zero and negative routine \\
\hline *DID & TRANSFER & OCCUR? & YES & TO WHAT LOCATION? TRANS +3 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline TRA & Transfer Unconditionally & 710 (0) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& TRA & LOCSYM, RM, AM
\end{tabular}

\section*{OPERATING MODES: Any}

SUMMARY:
NS Mode
\(Y \rightarrow C(I C)\)
If instruction bit 29=1 then
\(\mathrm{n}=\mathrm{Y}_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
ES Mode
\(Y_{16-33} \rightarrow C(I C)\)
If instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& c(D R n) \rightarrow c(I S R) ; c(S E G I D n) \rightarrow c(\operatorname{SEGID}(I S))
\end{aligned}
\]

EXPLANATION:
With unconditional transfer of control instructions, bit 29 of the instruction word affects the operation as follows:
o When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not affected. An IPR fault does not occur.
- When bit 29 of the instruction word \(=1\), the \(D R \underline{n}\) selected with bits \(0,1,2\), and the corresponding \(S E G I D \underline{n}\), are loaded into the ISR and SEGID(IS). The transfer in this case is the transfer to another segment.

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the \(\operatorname{DRn}\), an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 25=0.
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline TRC & Transfer on Carry & 603 (0) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:

Single-word instruction format (see Figure 8-1)
1816

TRC LOCSYM,RM,AM

OPERATING MODES: Any

SUMMARY:
NS Mode
If carry indicator \(O N\), then \(Y \rightarrow C(I C)\)
If carry indicator ON and instruction bit 29=1 then
\(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
ES Mode
If carry indicator \(O N\), then \(Y_{16-33} \rightarrow C(I C)\)
If carry indicator ON and instruction bit \(29=1\) then
\(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:

0 When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the \(\operatorname{DRn}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit \(29=1\), and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the \(I S R\) before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODI FICATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|c|c|c|}
\hline TRCTn & Transfer on Count \(\underline{n}\) & \(54 \underline{n}(0)\) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
\hline & \(\operatorname{TRCTn}\) & LOCSYM,RM,AM
\end{tabular}

OPERATING MODES: Any
SUMMARY:
NS Mode
For \(n=0,1 \ldots, 7\) as determined by op code
If zero indicator OFF and negative indicator \(O N\)
then \(C(X n)-1 \rightarrow C(X n)\)
If \(C(X n) \neq 0, Y \rightarrow C(I C)\)
If zero indicator OFF and negative indicator \(O N\) and instruction bit 29=1 then
\[
\begin{aligned}
& m=Y_{0-2} \\
& C(D R m) \rightarrow C(I S R) ; C(\text { SEGIDm }) \rightarrow C(\operatorname{SEGID}(I S))
\end{aligned}
\]

ES Mode
For \(\mathrm{n}=0,1 \ldots, 7\) as determined by op code
If zero indicator OFF and negative indicator ON
then \(C(G X n)-1 \rightarrow C(X n)\)
IF \(C(G X n) \neq 0, Y_{16-33} \rightarrow C(I C)\)
If zero indicator OFF and negative indicator ON and instruction bit 29=1 then
\[
\begin{aligned}
& m=Y_{0-2} \\
& C(D R m) \rightarrow C(I S R) ; C(S E G I D m) \rightarrow C(\operatorname{SEGID}(I S))
\end{aligned}
\]

ILLEGAL ADDRESS
DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL

ILLEGAL EXECUTES: XEC, XED
INDICATORS: Zero - If \(C(X n / G X n)=0\), then \(O N\); otherwise, OFF
Negative - If \(C(X n / G X n)=1\), then \(O N\); otherwise, OFF
NOTES:
1. An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications, illegal repeats, or illegal executes are used.

EXAMPLE:
\begin{tabular}{ccc}
1 & 8 & 16 \\
\hline & LDXO & \(10, \mathrm{DU}\) \\
& • & \\
A & LDA & \\
& • & \\
& & TRTCO \\
& A
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline TRTF & Transfer on Truncation Indicator OFF & 601 (1) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& TRTF & LOCSYM,RM, AM
\end{tabular}

OPERATING MODES: Any
SUMMARY:

EXPLANATION:
Single-word instruction format (see Figure 8-1)

TRTF LOCSYM,RM,AM

NS Mode
If truncation indicator \(O F F\), then \(Y \rightarrow C(I C)\)
If truncation indicator OFF and instruction bit 29=1 then
\[
n=Y_{0-2}
\]
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow->C(S E G I D(I S))
\]

ES Mode
If truncation indicator OFF , then \(\mathrm{Y}_{16-33 \mathrm{IC}}\) )
If truncation indicator OFF and instruction bit 29=1 then \(\mathrm{n}=\mathrm{Y}_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.

O When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(S). The transfer, in this case, is the transfer to another segment.
If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn , an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.
ILLEGAL ADDRESS MODI FICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES: \(\quad\) 1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
18 ..... 16 ..... 32

MLR

\section*{ADSC9 FLDI,0,4} ADSC4 FLD2,0,4 TRTF NTRUNC NULL
move alphanumeric left to right sending operand descriptor receiving operand descriptor truncation indicator OFF
*Did transfer to NTRUNC occur? ..... YES
*State of truncation indicator after? ..... OFF
\begin{tabular}{|l|l|l|}
\hline TRTN & Transfer on Truncation Indicator ON & 600 (1) \\
\hline
\end{tabular}

FORMAT: \(\quad\) Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\(18 \quad 16\)

TRTN LOCSYM,RM,AM
OPERATING MODES: Any
SUMMARY:
NS Mode
If truncation indicator \(O N\), then \(Y \rightarrow C(I C)\)
If truncation indicator ON and instruction bit 29=1 then
\[
n=Y_{0-2}
\]
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\]

ES Mode
If truncation indicator \(O N\), then \(\mathrm{Y}_{16-33} \rightarrow-\mathrm{C}(\mathrm{IC})\)
If truncation indicator \(O N\) and instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(\text { SEGIDn }) \rightarrow C(\text { SEGID(IS) })
\end{aligned}
\]

EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the \(\operatorname{DRn}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(S). The transfer, in this case, is the transfer to another segment.
If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the \(D R n\), an \(I P R\) fault occurs. The ISR bit can be altered only with the CLIMB instruction.
ILLEGAL ADDRESS
MODIFI CATI ONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Truncation - If ON, it is turned OFF
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

\section*{EXAMPLE:}
18 ..... 16 ..... 32
MLR ADSC4 FLDL,0,8
move alphanumeric left to right sending operand descriptor ADSC6 FLD2,0,6 receiving operand descriptor TRTN TRUNC TRA TRUNC+6 truncation indicator ON truncation indicator OFF
*To where was transfer? TRUNC
*State of truncation indicator after? ..... OFF
MLR
ADSC9 FLDI,0,8
ADSC4 FLD2,0,4 TRTN TRUNC ..... NULLmove alphanumeric left to rightsending operand descriptorreceiving operand descriptortruncation indicator ONno truncation routine
*Did transfer of control occur? yes where to? ..... TRUNC
*State of truncation indicator after? ..... OFF
\begin{tabular}{|l|l|l|}
\hline TSS & Transfer After Setting Slave & 715 (0) \\
\hline
\end{tabular}

FORMAT:
CODING FORMAT:

OPERATING MODES: Any
SUMMARY:

EXPLANATION:
NS Mode
Y \(\rightarrow C(I C)\)
If instruction bit 29=1 then
\[
n=Y_{0-2}
\]

ES Mode
\(Y_{16-33} \rightarrow C(I C)\)
If instruction bit 29=1 then
\(n=Y_{0-2}\)
\begin{tabular}{lll}
1 & 8 & 16 \\
& TSS & LOCSYM,RM, AM
\end{tabular}

Single-word instruction format (see Figure 8-1)

TSS LOCSYM,RM, AM
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\]
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
All outstanding memory requests are checked for completion before the Master Mode indicator is reset on the TSS instruction.

With unconditional transfer of control instructions, bit 29 of the instruction word affects the operation as follows:

0 When bit 29 of the instruction word \(=0\), the \(I S R\) and SEGID(IS) are not affected. An IPR fault does not occur even when bit 29 of the TSS instruction word is 0.
o When bit 29 of the instruction word \(=1\), the \(D R \underline{n}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS
MODIFICATIONS:
DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: Master Mode - Set OFF
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 27=0.
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
6. For a fault that occurs as a result of execution of a TSS instruction in Master mode, the state of bit 28 (Master Mode indicator) in the copy of the indicator register stored in the safe store frame is as follows:
- If IPR or Fault Tag fault, caused by the tag field in the instruction or indirect word, then IR28 \(=1\).
o If Bound fault, caused by attempt to access an indirect word, then \(\operatorname{IR} 28=1\).
o If Bound fault, caused by attempt to access the target location then IR28 \(=1\).
7. Use of the TSS instruction does not change the contents of the \(D R\) or \(A R\) registers which may have been set by previous Master Mode Entry (MME/PMME) and/or user code.
\begin{tabular}{|l|l|l|}
\hline TSXn & Transfer and Set Index Register \(\underline{n}\) & \(70 \underline{n}(0)\) \\
\hline
\end{tabular}

\section*{FORMAT: \\ Single-word instruction format (see Figure 8-1)}

CODING FORMAT:
18
\(8 \quad 16\)
TSXn LOCSYM,RM, AM
OPERATI NG MODES: AnY
SUMMARY: NS Mode
For \(n=0,1, \ldots, 7\) as determined by op code
\(C(I C)+0 . . .01 \rightarrow C(X \underline{n}) ; Y \rightarrow C(I C)\)
If instruction bit 29=1 then
\[
n=Y_{0-2}
\]
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\]

ES Mode
For \(\mathrm{n}=0,1, \ldots, 7\) as determined by op code
00...0 -1 C(GXn) \(0-17\)
\(C(I C)+0 . .01 \rightarrow C(G X \underline{n})_{18-35 ; ~}\)
(no transfer of a carry from bit 18 of GXn to high-order bit)
Y 16 -33 \(\rightarrow\) C(IC)
If instruction bit 29=1 then
\(\mathrm{n}=\mathrm{Y}_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected

NOTES:

With unconditional transfer of control instructions, bit 29 of the instruction word affects the operation as follows:
- When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not affected. An IPR fault does not occur.
- When bit 29 of the instruction word \(=1\), the \(\operatorname{DRn}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(IS). The transfer, in this case, is the transfer to another segment.

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.
1. An IPR fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline TTF & Transfer on Tally Runout Indicator OFF & 607 (0) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
CODING FORMAT:
18
16

TTF
LOCSYM, RM, AM
OPERATING MODES: Any
SUMMARY:
NS Mode
If tally runout indicator \(O F F\), then \(Y \rightarrow C(I C)\)
If tally runout indicator OFF and instruction bit 29=1 then
\[
n=Y_{0-2}
\]
\[
C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\]

ES Mode
If tally runout indicator OFF, then \(Y_{16-33} \rightarrow\) C(IC)
If tally runout indicator OFF and instruction bit 29=1 then
\[
\begin{aligned}
& n=Y_{0-2} \\
& C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))
\end{aligned}
\]

EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:
o When bit 29 of the instruction word \(=0\), the \(I S R\) and SEGID(IS) are not changed.
o When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(S). The transfer, in this case, is the transfer to another segment.

> If instruction bit \(29=1\), and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
> When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAL ADDRESS

\section*{MODI FICATIONS:}

DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|l|}
\hline TTN & Transfer on Tally Runout Indicator ON & 606 (I) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
CODING FORMAT: The TTN instruction is coded as follows:
\begin{tabular}{lll}
1 & 8 & 16 \\
& TTN & LOCSYM, RM, AM
\end{tabular}

OPERATING MODES: Any
SUMMARY:
NS Mode
If tally runout indicator \(O N\), then \(Y \rightarrow C(I C)\)
If tally runout indicator \(O N\) and instruction bit 29=1 then
\(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
ES Mode
If tally runout indicator \(O N\), then \(Y_{16-33} \rightarrow C(I C)\)
If tally runout indicator \(O N\) and instruction bit 29=1 then
\(n=Y_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:

0 When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
o When bit 29 of the instruction word \(=1\), the DRn selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(S). The transfer, in this case, is the transfer to another segment.

> If instruction bit \(29=1\), and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.
> When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn, an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAI ADDRESS
MODI FICATIONS:
DU, DL, CI, SC, SCR

ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: None affected

NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit 28=0.
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.

EXAMPLES:

\begin{tabular}{|c|c|c|}
\hline TZE & Transfer on Zero & \(600(0)\) \\
\hline
\end{tabular}

FORMAT:
Single-word instruction format (see Figure 8-1)
CODING FORMAT:
\begin{tabular}{lll}
1 & 8 & 16 \\
& TZE & LOCSYM, RM, AM
\end{tabular}

OPERATING MODES: Any
SUMMARY:
NS Mode
If zero indicator \(O N\), then \(Y\)--> C(IC)
If zero indicator \(O N\) and instruction bit \(29=1\) then
\(\mathrm{n}=\mathrm{Y}_{0-2}\)
\(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)
ES Mode
If zero indicator \(O N\), then \(Y_{16-33 ~} \rightarrow \mathbf{C}(I C)\)
If zero indicator \(O N\) and instruction bit \(29=1\) then \(\mathrm{n}=\mathrm{Y}_{0-2}\) \(C(D R n) \rightarrow C(I S R) ; C(S E G I D n) \rightarrow C(S E G I D(I S))\)

EXPLANATION: With conditional transfer instructions, if the transfer condition is not satisfied (transfer does not occur), the ISR and the SEGID(IS) are not changed. When transfer occurs, bit 29 of the instruction word affects the operation as follows:

0 When bit 29 of the instruction word \(=0\), the ISR and SEGID(IS) are not changed.
- When bit 29 of the instruction word \(=1\), the \(\operatorname{DRn}\) selected with bits \(0,1,2\), and the corresponding SEGIDn, are loaded into the ISR and SEGID(S). The transfer, in this case, is the transfer to another segment.

If instruction bit 29=1, and if any form of indirect addressing is specified in the tag field, then the base, bound, and working space from DRn (not the ISR) are used in developing the addresses of indirect words.

When the transfer instruction attempts to load the ISR, the ISR bit 24 (NS/ES mode specification bit) cannot be altered. If bit 24 of the ISR before execution of the transfer is not equal to bit 24 of the segment descriptor from the DRn , an IPR fault occurs. The ISR bit can be altered only with the CLIMB instruction.

ILLEGAI ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
NOTES:
1. An IPR fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor that is not type \(\mathrm{T}=0\); or has a base that is not 0 modulo 32 bytes; or has a bound that is not 31 modulo 32 bytes.
2. A Security Fault, Class 2 occurs if instruction bit 29=1 and the instruction attempts to load the ISR from a descriptor for which flag bit \(25=0\).
3. A Store or Bound fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(27=0\).
4. A Missing Segment fault occurs if instruction bit \(29=1\) and the instruction attempts to load the ISR from a descriptor for which flag bit \(28=0\).
5. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
\begin{tabular}{|l|l|c|}
\hline UFA & Unnormalized Floating Add & \(435(0)\) \\
\hline
\end{tabular}

FORMAT:

Single-word instruction format (see Figure 8-1)

OPERATING MODES: Any
SUMMARY: \(\quad[C(E A Q)+C(Y)]\) not normalized \(\rightarrow C(E A Q)\)
ILLEGAL ADDRESS
MODI FICATIONS: CI, SC, SCR
ILLEGAL REPEATS: None
INDICATORS: Zero - If \(C(A Q)=0\), then \(O N\); otherwise OFF
Negative - If \(C(A Q)_{O}=1\), then \(O N\); otherwise OFF
Exponent
Overflow - If exponent is \(>+127\), then \(O N\)
Exponent
Underflow - If exponent is < -l28, then \(O N\)
Carry - If a carry out of bit 0 of \(C(A Q)\) is generated, then ON ; otherwise, OFF

NOTES:
1. When indicator bit \(32=1\), the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary.
2. An Illegal Procedure fault occurs if illegal address modification is used.

\section*{EXAMPLE: (Convert from floating to fixed)}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow[t]{13}{*}{FIXIT} & MACRO & & \\
\hline & INE & \#1, '.EAQ.', & \\
\hline & FLD & \#1 & \\
\hline & FCMP & -0110400,DU & 2**35 \\
\hline & TMI & 2,IC & \\
\hline & NOP & , F & \\
\hline & FCMP & \(=0107000\), DU & \(-2 * * 35\) \\
\hline & TMI & 02,1C & \\
\hline & UFA & \(=71 \mathrm{~B} 25, \mathrm{DU}\) & \\
\hline & INE & \#2,'.QR.', & \\
\hline & STQ & \#2 & \\
\hline & ENDM & FIXIT & \\
\hline & FIXIT & X,I & \(\mathrm{I}=\mathrm{X}\) \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|}
\hline UFS & Unnormalized Floating Subtract & 535 (0) \\
\hline FORMAT: & \multicolumn{2}{|l|}{Single-word instruction format (see Figure 8-1)} \\
\hline OPERATING MODES: & \multicolumn{2}{|l|}{Any} \\
\hline SUMMARY: & \multicolumn{2}{|l|}{[C(EAQ) - C(Y)] not normalized - C C(EAQ)} \\
\hline EXPLANATION: & \multicolumn{2}{|l|}{The two's complement of the subtrahend is first taken and the smaller value is then right-shifted to equalize it. The shifted-out portion is truncated and addition is executed.} \\
\hline ILLEGAL ADDRESS MODI FI CATIONS: & \multicolumn{2}{|l|}{CI, SC, SCR} \\
\hline ILLEGAL REPEATS: & \multicolumn{2}{|l|}{None} \\
\hline \multirow[t]{5}{*}{I NDI CATORS:} & \multicolumn{2}{|l|}{Zero - If \(C(A Q)=0\), then \(O N\); otherwise, OFF} \\
\hline & Negative - If \(C(A Q)_{0}=1\), then \(O N\); otherwise, & \\
\hline & Exponent - If exponent is \(>+127\), then ON
Overflow & \\
\hline & Exponent
Underflow - If exponent is < -128, then ON & \\
\hline & \[
\begin{aligned}
\text { Carry } & \text { If a carry out of bit } O \text { of } C(A Q) \text { i } \\
& \text { then } O N \text {; otherwise, OFF }
\end{aligned}
\] & generated, \\
\hline \multirow[t]{2}{*}{NOTES:} & \multicolumn{2}{|l|}{1. When indicator bit \(32=1\), the floating-point alignment is hexadecimal. Otherwise, the floating-point alignment is binary.} \\
\hline & 2. An Illegal Procedure fault occurs if illegal a modification is used. & ress \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline XEC & Execute & \(716(0)\) \\
\hline
\end{tabular}

FORMAT: Single-word instruction format (see Figure 8-1)
OPERATING MODES: AnY
SUMMARY: Obtain and execute the instruction stored at memory location Y.
EXPLANATION: The next instruction to be executed is obtained from \(C\) (IC) +1 . This is the instruction located in memory immediately following the location containing the XEC instruction. This does not apply if the execution of the instruction obtained from location \(Y\) changes the content of the IC.

To execute a repeat instruction with the XEC instruction, the XEC must reside at an odd location. The instructions to be repeated using the RPT, RPD, or RPL instructions must immediately follow the XEC instruction.

With the exceptions noted in Note l, an XEC instruction may point to a multiword instruction. However, the descriptors for the multiword instruction must be stored immediately following the XEC instruction. The next instruction to be executed is obtained from C(IC) \(+n+1\), where \(n\) is the number of descriptors for the multiword instruction.

If IC modification is used with the instruction being executed, the value of IC will be the same as the location of the XEC instruction.

ILLEGAL ADDRESS
MODIFICATIONS: DU, DL, CI, SC, SCR
ILLEGAL REPEATS: RPT, RPD, RPL
INDICATORS: The XEC instruction itself does not affect any indicator. However, the execution of the instruction from \(Y\) may affect indicators.

NOTES: \(\quad\). An Illegal Procedure fault occurs if illegal address modification or illegal repeats are used when the XEC instruction is executing an SPL, LPL, CLIMB, or TRCTn
2. An Illegal Procedure fault occurs if a CLIMB is executed via an XEC instruction.

\section*{EXAMPLE:}
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline & REM & & \(X 7\) has value 0 or 1 \\
\hline & REM & & X 6 has value \(1,2,3,4\) or 5 \\
\hline & XEC & DOIT, 7 & add or subtract \\
\hline & USE & SMARTS & \\
\hline \multirow[t]{5}{*}{DOIT} & ADQ & FF & \\
\hline & SBQ & FF & \\
\hline & USE & & \\
\hline & XEC & BRANCH-1,6 & 5-way branch \\
\hline & USE & YERHED & \\
\hline \multirow[t]{6}{*}{BRANCH} & NOP & & \\
\hline & AOS & FLAG2 & \\
\hline & TRA & . 53 & , \\
\hline & TRA & . 54 & \\
\hline & TRA & WRAPUP & \\
\hline & USE & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline XED & Execute Double & 717 (0) \\
\hline
\end{tabular}

FORMAT:
OPERATING MODES: Executes in NS mode only
SUMMARY:

EXPLANATION:

Single-word instruction format (see Figure 8-1)

Obtain and execute the two instructions stored at the memory y-pair locations (must be even and next odd location).

The first instruction obtained from Y-pair must not alter the memory location from which the second instruction is obtained, and must not be another XED instruction.

If the first instruction obtained from Y-pair alters the contents of the instruction counter, this transfer of control is effective immediately, and the second instruction of the pair is not executed.

After execution of the two instructions obtained from the Y-pair, the next instruction to be executed is obtained from \(\mathrm{C}(\mathrm{IC})+1\). This location immediately follows the XED instruction. This does not apply if the execution of the two instructions obtained from the \(y\)-pair alters the content of the IC.

To Execute Double (XED) the RPD instruction, the RPD must be the second instruction at an odd-numbered address. When RPD is at the odd-numbered address of the pair, the XED instruction must be at an odd location. In this case, the repeated instructions are those that immediately follow the XED instruction. If RPD is specified within a sequence of XEDS, the original and all subsequent XEDs in the sequence must be in odd locations.

When repeat instructions RPT or RPL are executed with an XED instruction and the first instruction specified by the XED resides an an even-numbered location, the repeated instruction is that immediately following the RPT or RPL. When the RPT or RPL instruction resides at an odd-numbered address, the repeated instruction is that immediately following the XED instruction.

ILLEGAL ADDRESS MODI FI CATIONS:

With the exceptions noted in Note l, multiword instructions are executed with the XED instruction. The multiword instruction (second instruction) must be located at an odd-numbered address. If it is not, an IPR fault occurs. The data descriptors for this multiword instruction immediately follow the XED instruction.

If IC modification is used with either of the instructions being executed, the value of IC will be the same as the location of the XED instruction.

ILLEGAL REPEATS:
INDICATORS: The XED instruction itself does not affect any indicator. However, the execution of the two instructions from Y-pair may affect indicators.

NOTES:
1. An IPR fault occurs if XED instruction is used with SPL, LPL, CLIMB, or TRCTn.
2. When multiword instructions other than those indicated in Note 1 are executed with an XED instruction, the multiword instruction must be located at an odd-numbered address (second instruction). If it is not, an IPR fault occurs. The data descriptors for this multiword instruction are those immediately following the XED instruction as indicated below:
\(\rightarrow\)\begin{tabular}{l} 
XED \\
\begin{tabular}{l} 
Descriptor-1 \\
Descriptor-2 \\
Descriptor-3
\end{tabular} \\
\(\vdots\) \\
LDA
\end{tabular}\(\rightarrow\) as for an SB3D instruction
3. An Illegal Procedure fault occurs if illegal address modifications or illegal repeats are used.
4. An Illegal Procedure fault occurs if execution is attempted in ES mode.

EXAMPLES:
\begin{tabular}{|c|c|c|c|}
\hline 1 & 8 & 16 & 32 \\
\hline \multirow{14}{*}{ENTRY} & REM & & \(x 70=0,2,4\), or 6 \\
\hline & XED & ENTRY, 7 & \\
\hline & - & & \\
\hline & - & & \\
\hline & EVEN & & \\
\hline & NULL & & \\
\hline & STCI & SAVEI & \\
\hline & TRA & FIRST & \\
\hline & STCI & SAVE2 & \\
\hline & TRA & SECOND & \\
\hline & STCl & SAVE3 & \\
\hline & TRA & THIRD & \\
\hline & STCl & SAVE4 & \\
\hline & TRA & FOURTH & \\
\hline
\end{tabular}

\section*{APPENDIX A}

\section*{OPERATION CODE MAPS}

The operation code maps for the processor are shown in in Tables A-1 and A-2. The operation codes are separated into sections: the first section lists operation codes with bit \(27=0\) and the second section with bit \(27=1\).

Table A-1. Operation Code Map (Bit \(27=0\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline  & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 00 & & MME & DRL & & & & & \\
\hline 01 & & NOP & PULSI & PULS2 & SYNC & ClOC & LCON & \\
\hline 02 & ADLXO & ADLXI & ADLX2 & ADLX3 & ADLX4 & ADLX5 & ADLX6 & ADLX7 \\
\hline 03 & & & LDQC & ADL & LDAC & ADLA & ADLQ & ADLAQ \\
\hline 04 & ASXO & ASXI & ASX2 & ASX3 & ASX4 & ASX5 & ASX6 & ASX7 \\
\hline 05 & & & & & AOS & ASA & ASQ & SSCR \\
\hline 06 & ADXO & ADXI & ADX2 & ADX3 & ADX4 & ADX5 & ADX6 & ADX7 \\
\hline 07 & & AWCA & AWCQ & LREG & & ADA & ADQ & ADAQ \\
\hline 10 & CMPXO & CMPXI & CMPX2 & CMPX3 & CMPX4 & CMPX5 & CMPX6 & CMPX7 \\
\hline 11 & & CWL & & & & CMPA & CMPQ & CMPAQ \\
\hline 12 & SBLXO & SBLXI & SBLX2 & SBLX3 & SBLX4 & SBLX5 & SBLX6 & SBLX7 \\
\hline 13 & & & & & & SBLA & SBLQ & SBLAQ \\
\hline 14 & SSXO & SSXI & SSX2 & S5x3 & SSX4 & SSX5 & SSX6 & SSX7 \\
\hline 15 & & & & & & SSA & SSQ & \\
\hline 16 & SBX0 & SBXI & SBX2 & SBX3 & SBX4 & SBX5 & SBX6 & SBX7 \\
\hline 17 & & SWCA & SWCQ & & & SBA & SBQ & SBAQ \\
\hline 20 & CNAXO & CNAXI & CNAX2 & CNAX3 & CNAX4 & CNAX5 & CNAX6 & CNAX7 \\
\hline 21 & & CMK & & & SZNC & CNAA & CNAQ & CNAAQ \\
\hline 22 & LDX0 & LDXI & LDX2 & LDX3 & LDX4 & LDX5 & LDx6 & LDX7 \\
\hline 23 & & RSW & WRES & RIMR & SZN & LDA & LDQ & LDAQ \\
\hline 24 & ORSXO & ORSXI & ORSX2 & ORSX3 & ORSX4 & ORSX5 & ORSX6 & ORSX7 \\
\hline 25 & RCW & & & & & ORSA & ORSQ & \\
\hline 26 & ORXO & ORXI & ORX2 & ORX3 & ORX4 & ORX5 & ORX6 & ORX7 \\
\hline 27 & RMR & SMR & SMID & RMID & & ORA & ORQ & ORAQ \\
\hline 30 & CANXO & CANXI & CANX2 & CANX3 & CANX4 & CANX5 & CANX6 & CANX7 \\
\hline 31 & & & & & & CANA & CANQ & CANAQ \\
\hline 32 & LCXO & LCXI & LCX2 & LCX3 & LCX4 & LCX5 & LCX6 & LCX7 \\
\hline 33
34 & & & & & & LCA & LCQ & LCAQ \\
\hline 34 & ANSXO & ANSXI & ANSX2 & ANSX3 & ANSX4 & ANSX5 & ANSX6 & ANSX7 \\
\hline 35 & & & & & STAC & & & \\
\hline 36 & ANXO & ANXI & ANX2 & ANX3 & ANX4 & ANX5 & ANX6 & ANX7 \\
\hline 37 & & & & & & ANA & ANQ & ANAQ \\
\hline
\end{tabular}

Table A-1 (cont). Operation Code Map (Bit \(27=0\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline  & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 40 & & MPF & MPY & & & CMG & & \\
\hline 41 & & LDE & RIW & RSCR & & ADE & & \\
\hline 42 & & UFM & SCPR & DUFM & & FCMG & & DFCMG \\
\hline 43 & FSZN & FLD & QFLD & DFLD & UFTR & UFA & & DUFA \\
\hline 44 & SXLO & SXLI & SXL2 & SXL3 & SXL4 & SXL5 & SXL6 & SXL7 \\
\hline 45 & STZ & SIW & SFR & QFST & STT & FST & STE & DFST \\
\hline 46 & QSMP & FMP & QFMP & DFMP & & FSBI & QFSTR & DFSBI \\
\hline 47 & FSTR & FRD & DFSTR & DFRD & FTR & FAD & QFAD & DFAD \\
\hline 50 & RPL & & & & & BCD & DIV & DVF \\
\hline 51 & & & & FNEG & & FCMP & & DFCMP \\
\hline 52 & RPT & & & & & FDI & & DFDI \\
\hline 53 & FLP & NEG & DFLP & NEGL & & UFS & & DUFS \\
\hline 54 & TRCTO & TRCTI & TRCT2 & TRCT3 & TRCT4 & TRCT5 & TRCT6 & TRCT7 \\
\hline 55 & SBAR & STBA & STBQ & LIMR & STCl & & & \\
\hline 56 & RPD & & & & & FDV & & DFDV \\
\hline 57 & & & & FNO & & FSB & QFSB & DFSB \\
\hline 60 & TZE & TNZ & TNC & TRC & TMI & TPL & & TTF \\
\hline 61 & & RPAT & & & TEO & TEU & DIS & TOV \\
\hline 62 & EAXO & EAXI & EAX2 & EAX3 & EAX4 & EAX5 & EAX6 & EAX7 \\
\hline 63 & RET & & & & LDI & EAA & EAQ & LDT \\
\hline 64 & ERSXO & ERSXI & ERSX2 & ERSX3 & ERSX4 & ERSX5 & ERSX6 & ERSX7 \\
\hline 65 & & & & & STACQ & ERSA & ERSQ & \\
\hline 66 & ERXO & ERXI & ERX2 & ERX3 & ERX4 & ERX5 & ERX6 & ERX7 \\
\hline 67 & & & & & LCPR & ERA & ERQ & ERAQ \\
\hline 70 & TSXO & TSXI & TSX2 & TSX3 & TSX4 & TSX5 & TSX6 & TSX7 \\
\hline 71 & TRA & & LRMB & & & TSS & XEC & XED \\
\hline 72 & LXLO & LXLI & LXL2 & LXL3 & LXL4 & LXL5 & LXL6 & LXL7 \\
\hline 73 & & ARS & QRS & LRS & & ALS & QLS & LLS \\
\hline 74 & STXO & STXI & STX2 & STX3 & STX4 & STX5 & STX6 & STX7 \\
\hline 75 & STC2 & STCA & STCQ & SREG & STI & STA & STQ & STAQ \\
\hline 76 & & ARL & QRL & LRL & GTB & ALR & QLR & LLR \\
\hline
\end{tabular}

Table A-2. Operation Code Map (Bit \(27=1\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \} \text { Lower } \(\\{\backslash 3 \text { bits }} \\{\vdots} \\{\vdots} \\{\text { Upper }} \\{\text { E. bits } \backslash} \end{array}\) & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \[
\begin{aligned}
& 00 \\
& 01 \\
& 02 \\
& 03 \\
& 04 \\
& 05 \\
& 06 \\
& 07
\end{aligned}
\] & \begin{tabular}{l}
MVE \\
MPXO \\
STDO \\
CSL
\end{tabular} & \[
\begin{aligned}
& \text { CCAC } \\
& \text { MPXI } \\
& \text { STDI } \\
& \text { CSR }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MPX2 } \\
& \text { STD2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MPX3 } \\
& \text { STD3 }
\end{aligned}
\] & \begin{tabular}{l}
MVNEX \\
MVNE \\
MPX4 \\
STD4 \\
SZTL
\end{tabular} & MPX5 STD5 SZTR & \[
\begin{aligned}
& \text { MPX6 } \\
& \text { STD6 } \\
& \text { CMPB }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MPX7 } \\
& \text { STD7 }
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& 10 \\
& 11 \\
& 12 \\
& 13 \\
& 14 \\
& 15 \\
& 16 \\
& 17
\end{aligned}
\] & \begin{tabular}{l}
MLR \\
SDRO \\
SCD \\
GSTDO \\
STDSA \\
MVT \\
LDDSA
\end{tabular} & \begin{tabular}{l}
MRL \\
SDRI \\
SCDR \\
SPDBR \\
LPDBR
\end{tabular} & \[
\begin{aligned}
& \text { SDR2 } \\
& \text { GSTD2 } \\
& \text { STO } \\
& \text { LDO }
\end{aligned}
\] & SDR3 & \begin{tabular}{l}
SDR4 SCM \\
GSTD4 \\
TCT
\end{tabular} & \begin{tabular}{l}
SDR5 SCMR \\
TCTR
\end{tabular} & \[
\begin{aligned}
& \text { CMPC } \\
& \text { SDR6 } \\
& \\
& \text { GSTD6 } \\
& \text { CMPCT } \\
& \text { PAS }
\end{aligned}
\] & SDR7 \\
\hline \[
\begin{aligned}
& 20 \\
& 21 \\
& 22 \\
& 23 \\
& 24 \\
& 25 \\
& 26 \\
& 27
\end{aligned}
\] & & SPCF & \begin{tabular}{l}
AD2D \\
AD3D \\
AD2DX \\
AD3DX
\end{tabular} & \begin{tabular}{l}
SB2D \\
SB3D \\
SB2DX \\
SB3DX
\end{tabular} & & & \begin{tabular}{l}
MP2D \\
MP3D \\
MP2DX \\
MP3DX
\end{tabular} & \begin{tabular}{l}
DV2D \\
DV3D \\
DV2DX \\
DV3DX
\end{tabular} \\
\hline \[
\begin{aligned}
& 30 \\
& 31 \\
& 32 \\
& 33 \\
& 34 \\
& 35 \\
& 36 \\
& 37
\end{aligned}
\] & \begin{tabular}{l}
MVN \\
GIDDO \\
MVNX
\end{tabular} & \begin{tabular}{l}
BTD \\
MTR
\end{tabular} & GLDD2 & \begin{tabular}{l}
CMPN \\
CMPNX
\end{tabular} & GLDD4 & \begin{tabular}{l}
DTB \\
MTM
\end{tabular} & GLDD6 & \\
\hline
\end{tabular}

Table A-2 (cont). Operation Code Map (Bit \(27=1\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline  & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \[
\begin{aligned}
& 40 \\
& 41 \\
& 42 \\
& 43 \\
& 44 \\
& 45 \\
& 46 \\
& 47
\end{aligned}
\] & \begin{tabular}{l}
LDRR \\
STPO \\
GRS \\
LDPO
\end{tabular} & \begin{tabular}{l}
LDCR \\
STPI \\
GRL \\
LDPI
\end{tabular} & \[
\begin{aligned}
& \text { EPAT } \\
& \text { LDPR } \\
& \text { STP2 } \\
& \text { GLS } \\
& \text { LDP2 }
\end{aligned}
\] & \begin{tabular}{l}
LDDR \\
SAREG STP3 \\
LAREG \\
LDP3
\end{tabular} & \begin{tabular}{l}
ADRR \\
STP4 \\
GLRS \\
LDP4
\end{tabular} & \begin{tabular}{l}
ADLR \\
STP5 \\
GLRL \\
LDP5
\end{tabular} & \[
\begin{aligned}
& \text { SBRR } \\
& \\
& \text { STP6 } \\
& \text { GLLS } \\
& \text { LDP6 }
\end{aligned}
\] & \begin{tabular}{l}
SBLR \\
SPL \\
STP7 \\
LPL \\
LDP7
\end{tabular} \\
\hline \[
\begin{aligned}
& 50 \\
& 51 \\
& 52 \\
& 53 \\
& 54 \\
& 55 \\
& 56 \\
& 57
\end{aligned}
\] & \begin{tabular}{l}
A9BD \\
S9BD \\
MPRR \\
ARAO \\
STTD \\
AARO
\end{tabular} & \begin{tabular}{l}
A6BD \\
S6BD \\
MPRS \\
ARAI \\
STDSD \\
AARI \\
LDDSD
\end{tabular} & \begin{tabular}{l}
A4DB \\
S4BD CAMP ARA2 AAR2
\end{tabular} & \begin{tabular}{l}
ABD \\
SBD \\
DVRR \\
ARA3 \\
STTA \\
AAR3
\end{tabular} & \begin{tabular}{l}
CMRR \\
ARA4 \\
AAR4
\end{tabular} & ANRR ARA5 AAR5 & \begin{tabular}{l}
ORRR \\
ARA6 \\
AAR6
\end{tabular} & \begin{tabular}{l}
AWD \\
SWD ERRR ARA7 AAR7
\end{tabular} \\
\hline \[
\begin{aligned}
& 60 \\
& 61 \\
& 62 \\
& 63 \\
& 64 \\
& 65 \\
& 66 \\
& 67
\end{aligned}
\] & \begin{tabular}{l}
TRTN \\
LDEAO \\
EPPRO \\
ARNO \\
NARO \\
LDDO
\end{tabular} & \begin{tabular}{l}
TRTF \\
LDEAI \\
EPPRI \\
ARN1 \\
NARI \\
LDDI
\end{tabular} & \[
\begin{aligned}
& \text { LDEA2 } \\
& \text { EPPR2 } \\
& \text { ARN2 } \\
& \text { NAR2 } \\
& \text { LDD2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDEA3 } \\
& \text { EPPR3 } \\
& \text { ARN3 } \\
& \text { NAR3 } \\
& \text { LDD3 }
\end{aligned}
\] & \begin{tabular}{l}
TMOZ \\
LDEA4 \\
EPPR4 \\
ARN4 \\
NAR4 \\
LDD4
\end{tabular} & \begin{tabular}{l}
TPNZ \\
LDEA5 \\
EPPR5 \\
ARN5 \\
NAR5 \\
LDD5
\end{tabular} & \begin{tabular}{l}
TTN \\
LDEA6 \\
EPPR6 \\
ARN6 \\
NAR6 \\
LDD6
\end{tabular} & \begin{tabular}{l}
LDEA7 \\
EPPR7 7 ARN7 \\
NRA7 \\
LDD7
\end{tabular} \\
\hline \[
\begin{aligned}
& 70 \\
& 71 \\
& 72 \\
& 73 \\
& 74 \\
& 75 \\
& 76 \\
& 77
\end{aligned}
\] & \begin{tabular}{l}
SARO \\
STAS \\
LARO \\
LDAS
\end{tabular} & \begin{tabular}{l}
SARI \\
STPS \\
LARI \\
LDPS
\end{tabular} & \begin{tabular}{l}
SAR2 \\
STWS \\
LAR2 \\
LDWS
\end{tabular} & \begin{tabular}{l}
CLI MB \\
SAR3 \\
STSS \\
LAR3 \\
LDSS
\end{tabular} & \[
\begin{aligned}
& \text { SAR4 } \\
& \text { LAR4 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SAR5 } \\
& \text { LAR5 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SAR6 } \\
& \text { LAR6 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SAR7 } \\
& \text { LAR7 }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{APPENDIX B}

OBSOLEIE INSTRUCTION CODES

This appendix lists instruction mnemonic codes which have either (1) been obsoleted by new instructions or (2) been deleted from the DPS 8000 instruction repertoire.

All hardware instructions pointed out with an (*) are not supported by the GMAP software. Use of these opcodes are only valid in ES mode.
1. GMAP instructions which replace former instructions yielding the same opcode.

Valid DPS 8000 Instruction Former Usage
* ANRR 535(1) AND Register to Register

CAMP 532(1) Clear Associative Mem. Paged
* CMRR 534(1) Compare Register to Register
* DVRR 533(1) Divide Register by Register

SSCR 057(0) Set System Controller Reg.
LIMR 553(0) Load Interrupt Mask Register

LCPR 674(0) Load Central Processor Reg.
MPPR 530(1) Multiply Reg. Pair by Reg
* MPRS 531(1) Multiply Reg. by Reg

RSCR 413(0) Read System Controller Reg
RIMR 233(0) Read Interrupt Mask Reg.

CAMSl Clear Associative Memory Segment

CAMP2 Clear Associative Memory Pages

CAMSO Clear Associative Memory Segment

CAMP3 Clear Associative Memory Pages

LCCL Load Calendar Clock
SMCM Set Memory Continuous Mask Reg.

LLUF Load Lockup Fault Register
CAMPO Clear Associative Memory Pages

CAMPl Clear Associative Memory Pages

RCCL Read Calendar Clock
RMCM Read Memory Controller Mask Reg.

RSW 231(0) Read Processor Model Characteristics

SCPR 452(0) Store CPU Register
SIW \(451(0)\) Set Interrupt Word Pair

RRES Read Reserved Memory

SFR Store Fault Registers
SMIC Set Memory Controller Interrupt Cells
2. The GMAP instructions in the following list are not valid for DPS 8000 and if executed result in an IPR fault.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline ABSA & 212(0) & CCACO & 376(1) & CCACl & 377(1) & LBAR & 230(0) \\
\hline LBER & 572(0) & LDAB & 374(1) & LDAT & 336(1) & LDCB & 375(1) \\
\hline LDFB & 314(1) & LDHB & 334(1) & LDHC & 337(1) & LFR & 316(1) \\
\hline LGCOS & 356(1) & LHFER & 317(1) & LHPT & 335(1) & LHTR & 315(1) \\
\hline LMBA & 570(0) & LMBB & 571(0) & LMSD & 354(1) & LVMS & 355(1) \\
\hline MLDA & 235(1) & MLDAQ & 237(1) & MLDQ & 236(1) & MMF & 364(i) \\
\hline MRF & 360(1) & MSTA & 755(1) & MSTAQ & 757(1) & MSTQ & 756(1) \\
\hline SBER & 157(0) & SMBA & 555(0) & SMBB & 556(0) & STAC & 354(0) \\
\hline STBZ & 157(0) & STTA & 553(1) & STTD & 550(1) & TTES & 521(0) \\
\hline TTEZ & 524(0) & TTTL & 522(0) & TTTU & 523(0) & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline NOTE & ymao & NAME & Ascil CODE 16 : & \[
\begin{aligned}
& \text { EBCDIC } \\
& \text { CODE } \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& \text { O8CD } \\
& \text { CODE } \\
& 180
\end{aligned}
\] & HECD CODE 188 & ASCII/EBCDIC CARD CODE & OBCD CARD CODE & HECD CARD CODE \\
\hline 3 & NUL & Null & 00000 & 00000 & If 37 & 1598 & 12-0-1-8-9 & & \\
\hline 3 & SOH & stert of Heeding & 01001 & 01001 & IF 37 & IE 36 & 12-1-9 & & \\
\hline 3 & 8 8TX & stert of Text & 02002 & 02002 & if 37 & 1E 38 & 12-2-0 & & \\
\hline 3 & ETX & End of toxt & 03003 & 03003 & if 37 & 1E 38 & 12-3-0 & & \\
\hline 3 & EOT & End of Tranamieston & 04004 & 37067 & if 37 & \(1 E 36\) & 7-9 & & \\
\hline 3 & ENO & Enquiry & 08008 & 20085 & IF 37 & IE 36 & 0-8-8-9 & & \\
\hline 3 & ACK & Acknow ledge & 08008 & 2E 086 & IF 37 & IE 38 & 0-6-6-8 & & \\
\hline 3 & BEL & Bell (Audible Slenel) & 07007 & 2F 007 & if 37 & IE 36 & 0-7-8-0 & & \\
\hline 3 & BS & Beckspece & 00010 & 18028 & IF 37 & 1E 38 & 11-6-8 & & \\
\hline 3 & HT & Horlzontel Teb (Punch Cerd 9klp) & 00011 & 00005 & if 37 & 1E 36 & 12-8-9 & & \\
\hline 3 & LF & Line Feed & OA 012 & 28048 & if 37 & IE 36 & 0-0-9 & & \\
\hline 3 & VT & Verticel tebuletion & O8 013 & 08013 & if 37 & iE 36 & 12-3-0-9 & & \\
\hline 3 & FF & Form Feed & OC 014 & OC 014 & If 37 & 1E 38 & 12-4-0-0 & & \\
\hline 3 & CN & Corrlage Return & OD 018 & OD 018 & if 37 & 1E 36 & 12-0-8-8 & & \\
\hline 0 & 30 & shlpt out & OE 016 & OE 016 & IF 37 & 12 38 & 12-6-8-9 & & \\
\hline 3 & 81 & ghipt in & of 017 & Of 017 & if 37 & 1E 30 & 12-7-8-9 & & \\
\hline 3 & DLE & Dete LInk Eecepe & 10020 & 10020 & IF 37 & IE 38 & 12-11-1-8-9 & & \\
\hline 3 & DC1 & Device Control 1 & 11021 & 11021 & IF 37 & 1E 38 & 11-1-9 & & \\
\hline 3 & DC2 & Device Control 2 & 12022 & 12022 & IF 37 & \(1 E 38\) & 11-2-0 & & \\
\hline 3, 6 & DC3 & Device Control 3 & 13023 & 13023 & if 37 & 1E 38 & 11-3-9 & & \\
\hline 5 & DCA & Devlce Control 4 (stop) & 14024 & \(3 \mathrm{Cl4}\) & If 37 & IE 38 & 4-8-8 & & \\
\hline 3 & NAK & Naget ive Acknow ledae & 10020 & 30076 & If 37 & IE 36 & 0-8-8 & & \\
\hline 3 & 8YN & Bynchronous Idie & 16028 & 32082 & IF 37 & IE 38 & 2-8 & & \\
\hline 3 & ETS & End of Trensmiselon Block & 17027 & 28048 & If 37 & 1E 38 & 0-6-9 & & \\
\hline 3 & CAN & Cancel & 10030 & 18030 & IF 37 & 1E 38 & 11-8-8 & & \\
\hline 3 & EM & End of Modium & 10031 & 10031 & if 37 & 1E 38 & 11-1-0-0 & & \\
\hline 3 & \(80^{8}\) & substltute & 1A 032 & \(3 F 077\) & if 37 & 1838 & 7-8-8 & & \\
\hline 3 & ESC & Escepe & 18033 & 27047 & IF 37 & IE 38 & 0-7-9 & & \\
\hline 3 & 175 & Flle Seperator & 10034 & 1 l 034 & If 37 & 1E 38 & 11-4-8-8 & & \\
\hline 3 & 103 & Oroup seperetor & 10038 & 10038 & IF 37 & 1E 36 & 11-8-8-8 & & \\
\hline 3 & Ins & Record Soperetor & \(1 E 038\) & IE 036 & If 37 & IE 36 & 11-6-8-9 & & \\
\hline 3 & IUs & Unlt Seperatior & IF 037 & IF 037 & IF 37 & & 11-7-8-8 & & \\
\hline & & Spece, 8 1enk & 20040 & 40100 & 1020 & 0018 & Slank & Blank & 81 lonk \\
\hline & ! & Exclemetion Polnt (ASCII) & 21041 & 1 AF 117 & Cl 3F 77 & - 3078 & 12-7-8 & \(0-7-8\)
\(0-8\) & \(0-8-8\)
\(11-8-8\) \\
\hline 2,9 & - & Double Ouote & \(\begin{array}{ll}22 & 042 \\ 23 & 043\end{array}\) & \begin{tabular}{lll}
\(7 F\) & 177 \\
78 \\
\hline 8
\end{tabular} & 3E 76 & 2088 & 7-8 & & \(11-8-8\)
\(11-2-8\) \\
\hline 2,9 & - & Dollar sian & 24044 & 68133 & 2883 & 2883 & 11-3-8 & 11-3-0 & 11-3-6 \\
\hline & 8 & Porcont sion & 28046 & 8 cc 184 & \(3 C 74\) & 1038 & 0-4-8 & 0-4-8 & 12-8-8 \\
\hline & 4 & Ampersend & 28046 & 80120 & IA 32 & OF 17 & 12 & 12 & 7-8 \\
\hline 2 & & Apostrophe & 27047 & 70178 & \(2 F 67\) & OA 12 & -0.0 & 11-7-9 & 2-8 \\
\hline & ( & Left Parenthesls & 20080 & 40118 & 1036 & \(3 C 74\) & 12-6-8 & 12-8-0 & 0-4-0 \\
\hline & , & Wloht Porenthesis & 29001 & 80138 & 2086 & 1 l 34 & 11-5-6 & 11-8-6 & 12-4-0 \\
\hline & - & Astorlak & 24082 & OC 134 & \(2 \mathrm{2c} 84\) & 2 C 84 & 11-4-8 & 11-4-6 & 11-4-8 \\
\hline 7 & + & Plue & \(\begin{array}{ll}28 & 083 \\ 20 & 084\end{array}\) &  & \begin{tabular}{l}
30 \\
38 \\
\hline 80
\end{tabular} & 1020
3873 & \(12-6-8\)
\(0-3-8\) & \(12-0\)
\(0-3-8\) & \({ }_{\text {(12-0) }}^{0-3-8}\) \\
\hline 7 & \(\bigcirc\) & Hyphon, Minue & 20.808 & 681140 & 2A 82 & 20 40 & 11
11 & 11 & (11-0)(11) \\
\hline & & Porlod & 2E 066 & 48113 & 1833 & 1833 & 12-3-6 & 12-3-0 & 12-3-8 \\
\hline & 1 & stesh & 2F 087 & 61141 & 3161 & 3181 & 0-1 & 0-1 & 0-1 \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & Note \({ }_{\text {srmeal }}\) & name & \[
\begin{aligned}
& \text { Ascl } 11 \\
& \text { cone }
\end{aligned}
\]
\[
{ }_{16}
\] & EBCDIC CODE 16 & Oecd CODE 186 & Hacd CODE 18 . & ASCII/EBCDIC CARD CODE & obed CARD CODE & Hect CARD code \\
\hline & 3. & Orove Accent & 60140 & 79171 & IF 37 & 1836 & 1-0 & 12-7-8 & 12-6-8 \\
\hline & 10\% & & 81141 & 81201 & 1121 & 1121 & 12-0-1 & 12-1 & 12-1 \\
\hline & 1,8 & &  & 82
80
80
803
203 & \(\begin{array}{ll}12 & 22 \\ 13 & 23\end{array}\) & 1222
1323 & \(12-0-2\)
\(12-0-3\) & \(12-2\)
\(12-3\) & \(12-2\)
\(12-3\) \\
\hline & 1.0 d & & 84144 & 64204 & 1424 & 1424 & 12-0-4 & 12-4 & 12.4 \\
\hline & 1,60 & & 86148 & 00205 & 1025 & 1828 & 12-0-0 & 12-0 & 12-0 \\
\hline & 1,8 & & 86 148 & 68208 & 1826 & 1628 & 12-0-6 & 12-8 & 12-8 \\
\hline & 1.80 & & 67147 & 07207 & 1727 & 1727 & 12-0-7 & 12-7 & 12-7 \\
\hline & i,8 & & ¢8108 & \({ }^{88} 28210\) & 1830
19
19 & 1830 & \(12-0-8\)
\(12-0-6\) & 12.0
\(12-9\) & 12.0
12.0 \\
\hline & 1.65 & & 6A 182 & 91221 & 2141 & 2141 & 12-11-1 & 11-1 & 11-1 \\
\hline & 1,6k & & \({ }^{68} 183\) & 92222 & 22.42 & 2242 & 12-11-2 & 11-2 & 11-2 \\
\hline & 1.61 & & 8c|le & \begin{tabular}{l}
93223 \\
94 \\
924 \\
\hline 28
\end{tabular} & 23
23
24 & 2343 & 12-11-3 & 11-3 & 11-9 \\
\hline & 1,8n & & ©E los & 98225 & 2048 & 20 40 & 12-11-8 & \(11-8\) & \(11-8\) \\
\hline & 1.0 & & 6F 187 & 98228 & 2846 & 2848 & 12-11-8 & 11-6 & 11-6 \\
\hline & 1,0 D & & 70180 & 97227 & 2747 & 2747 & 12-11-7 & 11.7 & 11-7 \\
\hline & 1.89 & & 71181 & 98230 & 28.8 & 2000 & 12-11-8 & 11-0 & 11-0 \\
\hline & 1,8 & &  & 98231
\(A 28242\) & 2081
3208 & \begin{tabular}{l}
2081 \\
3288 \\
\hline 20
\end{tabular} & 12-11-0 & 11-8 & 11:8 \\
\hline & 1,8t & & 74 164 & A2 24. &  & \begin{tabular}{l}
3288 \\
33 \\
\hline 80
\end{tabular} & \(11-0-2\)
\(11-0-3\) & -0.2 & -0-2 \\
\hline \(?\) & 1,8 u & & 78188 & A4 244 & 3484 & 3404 & 11-0-4 & 0-4 & 0-4 \\
\hline \(\omega\) & 1.8. & & 70186 & AB 245 & 3688 & 3868 & 11-0-0 & \(0 \cdot 0\) & \(0-8\) \\
\hline & 1,8x & & 70 170 & A\% 248 & 36898 & 37 37 & \(11-0-8\)
\(11-0-7\) & O-8 & O-8 \\
\hline & 1.8 \({ }^{\text {\% }}\) & & 70171 & A日 280 & 3870 & 3870 & 11-0-6 & \(0-0\) & 0-8 \\
\hline & \({ }_{1}^{1,6} 8\) & Lept Brace & (7A172 &  & - 3871 & + 3971 & \(11-0-0\) & \(\bigcirc\) & 0-8 \({ }^{12}\)-0)(18) \\
\hline & 2,3 & Broken Vorzicel Line & - 7 c 174 & 6A 182 & - if 37 & - le 36 & \(12-0\)
\(12-11\) & 12-7-8 & (12-0)(12) \\
\hline & 127 ; & Rloht Brace & 170178 & 1 00320 & - 2040 & - 2040 & \(11-0\) & & (11-0)(11) \\
\hline & \({ }_{3}^{2,3}\) \% \({ }^{\text {DEL }}\) & Ylide
Delote & 7E 7178 & A1
O2
081
007 & IF 37 & (E36 & \(11-0-1\)
\(12-7-6\) & 12-7-6 & 12-8-8 \\
\hline & \multicolumn{2}{|l|}{\multirow[t]{13}{*}{}} & & & & & & & \\
\hline & & & Oect thle & 10- one-w & correspo & -nce. & & & \\
\hline & & & verlable & or notion & uesore. & & & & \\
\hline & & & cherecter & or defoult & aracter & & ted here; & & \\
\hline & & & ropreaent & \(1 / 2\) or 1 & & & & & \\
\hline & & & DC3. TM & 18 on EBCD & ontrol & ector & & & \\
\hline & & & des shown & for hecd & obco or & copl & 1 -1phabar & & \\
\hline & & & ( \({ }^{\text {recol }}\) & nd HecD2) & - diffor & belno & the card pum & rep & antetion \\
\hline & & & \({ }_{0}\) (1). Ford \(11-0\) & the Hecol & t ( +1 ) & -) ore & & & \\
\hline & & & & Whltel & and (1) & and 11. & ad by 12 & & \\
\hline & & & by \(12-0\) & d \(11-0\). & & & & & \\
\hline & & & and & not dep & In the & 1 & & & \\
\hline & & & noton & - & tend & & & & \\
\hline
\end{tabular}

UNIFIED CGARACTER SET - EBCDIC SEQUENCE

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline NOTE & EYMEO & NAME & \multicolumn{3}{|r|}{\begin{tabular}{l}
EBCDIC code \\
16 .
\end{tabular}} & \multicolumn{3}{|r|}{Asdil CODE 16 e} & \multicolumn{3}{|r|}{OBCD CODE 16} & \multicolumn{2}{|r|}{HECD CODE 10.} & ASCII/EBCDIC CARD CODE & BOCD CARD CODE & Hect CARD CODE \\
\hline 3 & & UNDEFINED CODEs & & & 080 & & & 220 & & \(1 F\) & 37 & & 1838 & 12-11-0-1-8-8 & & \\
\hline 3 & & UNDEFINED CODES & & & 081 & & 91 & 221 & & IF & 37 & & 1 E 36 & 1-0 & & \\
\hline 3 & SYN & Synchronous Idio & & 32 & 082 & & 16 & 028 & & 1 F & 37 & & IE 36 & 2-8 & & \\
\hline 3 & & UNDEFINED CODES & & 33 & 083 & & 93 & 223 & & \(1 F\) & 37 & & 1E 36 & 3-9 & & \\
\hline 3.0 & PN & Punch On & & 34 & 084 & & 94 & 224 & & IF & 37 & & \(1 E 36\) & 4-8 & & \\
\hline 3, 0 & RS & Reeder stop & & 35 & 088 & & 95 & 225 & & IF & 37 & & IE 36 & 0-8 & & \\
\hline 3.0 & UC & Upper Cese & & 36 & 086 & & 98 & 228 & & IF & 37 & & 1E 36 & -0 & & \\
\hline 3 & EOt & End of Transmlasion & & 37 & 087 & & 04 & 004 & & IF & 37 & & IE 36 & 7-9 & & \\
\hline 3 & & UNDEFINED CODES & & 30 & 070 & & 98 & 230 & & IF & 37 & & IE 38 & -0 & & \\
\hline 3 & & UNDEFINED CODES & & 39 & 071 & & 99 & 231 & & \(1 F\) & 37 & & 1E 36 & 1-0-8 & & \\
\hline 3 & & UNDEFINED CODES & & 3A & 072 & & 9A & 232 & & IF & 37 & & IE 36 & 2-8-0 & & \\
\hline 3.8 & Cu3 & Customer Uee 3 & & 38 & 073 & & 88 & 233 & & IF & 37 & & 1E 36 & 3-0-0 & & \\
\hline 3 & DC4 & Device Control 4 & & 3 C & 074 & & 14 & 024 & & If & 37 & & 1E 36 & 4-0-0 & & \\
\hline 3 & NAK & Neget I Ve Acknow ledge & & 30 & 078 & & 16 & 028 & & IF & 37 & & 1E 36 & 6-0.0 & & \\
\hline 3 & & UNDEFINED CODES & & 3E & 078 & & OE & 238 & & \(1 F\) & 37 & & 1E 38 & 6-8-9 & & \\
\hline 3 & 3U0 & Suberltute & & \(3 F\) & 077 & & 14 & 032 & & 1F & 37 & & 1E 36 & 7-8-0 & & \\
\hline & & Spece, 8 lank & & 40 & 100 & & 20 & 040 & & 10 & 20 & & 0018 & Blenk & B ienk & Btenk \\
\hline 3 & & UNDEFINED CODES & & 41 & 101 & & AO & 240 & & 17 & 37 & & 1E 36 & 12-0-1-0 & & \\
\hline 3 & & UNDEFINED CODES & & 42 & 102 & & A1 & 241 & & \(1 F\) & 37 & & 1E 36 & 12-0-2-9 & & \\
\hline 3 & & UNDEFINED CODES & & 43 & 103 & & A2 & 242 & & IF & 37 & & 1E 36 & 12-0-3-* & & \\
\hline 3 & & UNDEFINED CODES & & 44 & 104 & & A3 & 243 & & \(1 F\) & 37 & & 1E 36 & 12-0-4-2 & & \\
\hline 3 & & UNDEFINED CODES & & 48 & 108 & & A4 & 244 & & \(1 F\) & 37 & & 1E 38 & 12-0-8-8 & & \\
\hline 3 & & UNDEFINED CODES & & 46 & 108 & & A6 & 245 & & IF & 37 & & 1E 38 & 12-0-6-8 & & \\
\hline 3 & & UNDEFINED CODES & & 47 & 107 & & A8 & 246 & & IF & 37 & & 1E 36 & 12-0-7-* & & \\
\hline 3 & & UNDEFINED CODES & & 46 & 110 & & A) & 247 & & IF & 37 & & 1E 36 & 12-0-8-8 & & \\
\hline 3 & & UNDEFINED CODES & & 49 & 111 & & At & 280 & & IF & 37 & & 1E 38 & 12-1-* & & \\
\hline - & 1 & Cente sign & 1 & 4 A & 112 & \(t\) & 68 & 133 & \(t\) & OA & 12 & 6 & 3F 77 & 12-2-6 & 2-8 & 0-7-6 \\
\hline & & Porlod, Decimal Polnt & & 48 & 113 & & 2 E & 058 & & 18 & 33 & & is 33 & 12-3-8 & 12-3-0 & 12-3-8 \\
\hline & < & Less Then & & & 114 & & 3 C & 074 & & IE & 38 & & 3080 & 12-4-8 & 12-6-8 & 6-8 \\
\hline & ! & Left Parenthesle & & 40 & 118 & & 28 & 080 & & 10 & 35 & & 3674 & 12-8-8 & 12-8-8 & 0-4-8 \\
\hline 7 & + & Plus sian & & 4E & 118 & & 28 & 083 & & 30 & 60 & & 1020 & 12-6-6 & 12-0 & (12-0)(12) \\
\hline & 1 & Loglcel OR & 1 & 4 F & 117 & 1 & 21 & 041 & Cl & 3 F & 77 & ค & 3078 & 12-7-0 & 0-7-6 & 0-8-8 \\
\hline & & Amoereand & & 00 & 120 & & 28 & 046 & & 1A & 32 & & OF 17 & & 12 & 7-6 \\
\hline 3 & & UNDEFINED CODES & & 01 & 121 & & \(A 9\) & 251 & & IF & 37 & & \(1 E 36\) & 12-11-1-0 & & \\
\hline 3 & & UNDEFINED CODES & & 02 & 122 & & AA & 252 & & IF & 37 & & 1E 36 & 12-11-2-8 & & \\
\hline 3 & & UNDEFINED CODES & & 83 & 123
124 & & AB & 283 & & if & 37 & & lE 38 & \(12-11-3-0\)
\(12-11-4-8\) & & \\
\hline 3 & & UNDEFINED CODES & & 66 & 125 & & AD & 285 & & IF & 37 & & 1E 36 & 12-11-0-0 & & \\
\hline 3 & & UNDEFINED CODES & & 60 & 128 & & AE & 288 & & IF & 37 & & IE 38 & 12-11-6-0 & & \\
\hline - & & UNDEFINED CODES & & 07 & 127 & & AF & 287 & & IF & 37 & & 1E 30 & 12-11-7-9 & & \\
\hline 3 & & UNDEFINED CODES & & 68 & 130 & & 80 & 280 & & 1 F & 37 & & 1E 38 & 12-11-8-0 & & \\
\hline 3 & & UNDEFINED CODES & & 69 & 131 & & B1 & 281 & & 17 & 37 & & 1E 36 & 11-1-0 & & \\
\hline 479 & 1 & Exclamation Point EbCDIC & 1 & OA & 132 & J & 00 & 135 & J & 1 C & 34 & 1 & \(2 F 87\) & 11-2-0 & 12-4-0 & (11)(11-0) \\
\hline 2,9 & \% & Doller Stan & & 88 & 133 & & 24 & 044 & & 28 & 83 & & 2883 & 11-3-0 & 11-3-8 & 11-3-8 \\
\hline & \(\cdots\) & Asterlak & & \(0 \cdot\) & 134 & & 2A & 082 & & 2 C & 54 & & 2 C 84 & 11-4-0 & 11-4-8 & 11-4-8 \\
\hline & , & Rlaht Porenthesls & & 80 & 138 & & 29 & 081 & & 20 & 85 & & 1 C 34 & 11-8-0 & 11-8-8 & 12-4-0 \\
\hline & ; & Soml-Colon & & OE & 136 & & 38 & 073 & & \(2 E\) & 86 & & IA 32 & 11-6-0 & 11-6-6 & 12-2-6 \\
\hline & & Lodeel Not & & 6 & 137 & & EE & 138 & , & 20 & 40 & & 1E 38 & 11-7-8 & 11-0 & 12-8-8 \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & NOTE & name & \begin{tabular}{l}
EBCDIC CODE \\
18 •
\end{tabular} & \begin{tabular}{l}
Asd 11
CODE \\
CODE
\end{tabular} & \begin{tabular}{l}
\({ }^{08 C D}\) \\
CODE \\
16
\end{tabular} & \[
\begin{aligned}
& \text { HOCD } \\
& \text { CODE } \\
& 1608
\end{aligned}
\] & ASCII/EBCDIC card code & \[
\begin{aligned}
& \text { OBCD } \\
& \text { CARD } \\
& \text { CODE }
\end{aligned}
\] & \[
\begin{aligned}
& \text { HecD } \\
& \text { CARD } \\
& \text { CODE }
\end{aligned}
\] \\
\hline & 3 & undefined codes & 90220 & CA 312 & \(1 F 37\) & 1 E 36 & 12-11-1-0 & & \\
\hline & 1.61 & & 91221 & BA 182 & 2141 & 2141 & 12-11-1 & 11-1 & 11-1 \\
\hline & 1,6k & & 92
93
9223
283 &  & 22
23
23
43
40 & \begin{tabular}{l}
2242 \\
23 \\
\hline 23
\end{tabular} & \(12-11-2\)
\(12-11-3\) & 11-2 & 11-2 \\
\hline & 1,6m & & 94224 & 80188 & 244 & 24 & 12-11-4 & \(11-4\) & \(11-4\) \\
\hline & 1,8 & & 98228 & 6E 188 & 2848 & 2548 & 12-11-8 & \(11-8\) & 11-0 \\
\hline & 1,8 & & 98228 & -F 107 & 2848 & 2848 & 12-11-8 & 11-6 & \(11-6\) \\
\hline & 1.6p & & \begin{tabular}{l}
97 \\
98 \\
983 \\
\hline 80
\end{tabular} & 70180 & 2747 & 2717 & 12-11-7 & \(11-7\) & \(11-7\) \\
\hline & 1,89 & & \({ }^{98} 8238\) & ( \({ }^{2} 162\) & ( 28.80 & 20
2000
2080 & 12-11-8 & \(11-8\) & \(11-0\) \\
\hline & 3 & UNDEFINED Codes & 9A 232 & CB 313 & if 37 & 1E 38 & 12-11-2-8 & - & 1 \\
\hline & 3 & UNDEFINED CODES & 98233 & cc 314 & if 37 & IE 36 & 12-11-3-0 & & \\
\hline & 3 & UNDEFINED CODES & oc 234 & CD 310 & if 37 & le 38 & 12-11-4-0 & & \\
\hline & 3 & UNDEFINED CODES & 90 238 & CE 318 & if 37 & 1E 36 & 12-11-8-6 & & \\
\hline & \({ }_{3}\) & UNDEFINED CODES & OE 2388 &  & if 37 & IE 36 & \(12-11-8-8\)
\(12-11-7-8\) & & \\
\hline & 3 & UNDEFINED Codes & AO 240 & 01321 & if 37 & 1E 36 & 11-0-1-8 & & \\
\hline & 3 & Tlide & Al 241 & 7 E 178 & IF 37 & IE 36 & 11-0-1 & 12-7-6 & 12-8-8 \\
\hline \(?\) & 10: & & A2 242 & 73103 & 32.2 & 3282 & 11-0-2 & 0-2 & 0-2 \\
\hline 1 & 1.8 & & \begin{tabular}{l} 
A3 \\
\\
\(A\) \\
\hline
\end{tabular} & 74184 & \({ }^{33} 83\) & 3383 & \(11-0-3\) & 0.9 & 0-3 \\
\hline & 1,0 & & AA
AS 240 & ( 78180 & & (3464 & \(11-0-4\)
\(11-0-6\) & O-4 & -0.8 \\
\hline & 1.0 & & A8 248 & 77167 & 3666 & 3686 & 11-0-6 & 0-6 & 0-6 \\
\hline & 1:8x & & \({ }^{\text {A }} 2487\) & 78170 & 3787 & 3767 & \(11-0-7\) & 0-7 & 0-7 \\
\hline & 1,6 & &  & \begin{tabular}{l}
78 \\
74 \\
78172 \\
\hline 172
\end{tabular} & 3870 & 36
30
71 & \(11-0.8\)
\(11-0.8\) & -0.0. & -0.8 \\
\hline & & UNDEFINED CODES & AA 282 & 02322 & if 37 & 1E 36 & 11-0-2-8 & & \\
\hline & 3 & UNDEFINED CODES
UNDEFINED CODES & AB 283
AC 284 & 03
0323
04324 & if 37 & le \({ }_{\text {le }} \mathbf{3 6}\) & \(11-0-3-0\)
\(11-0-4-8\) & & \\
\hline & 3 & UNDEFINED CODES & AD 288 &  & if 37 & IE 38 & \(11-0-0-8\) & & \\
\hline & 3 & UNDEFINED CODES & AE 200 & D8 328 & IF 37 & 1E 30 & 11-0-6-6 & & \\
\hline & 3 & UNDEFINED CODES & AF 267 & 07327 & 1F 37 & 1E 36 & 11-0-7-8 & & \\
\hline & 3 & UNDEFINED CODES & 80280 & 08330 & F 37 & IE 36 & 12-11-0-1-8 & & \\
\hline & 3 & UNDEFINED CODES
UNDEFINED CODES & 81281 & 09331 & 1F 37 & 1E 36 & 12-11-0-1 & & \\
\hline & & UNDEFINED CODES & \({ }^{83} 283\) & O8 333 & if 37 & lE 36 & \(12-11-0-2\)
\(12-11-0-3\) & & \\
\hline & 3 & UNDEFINED CODES & 84264 & DC 334 & if 37 & le 36 & 12-11-0-4 & & \\
\hline & 3 & UNDEFINED CODES & 80280 & 00 338 & 1F 37 & IE 36 & 12-11-0-6 & & \\
\hline & 3 & UNDEFINED CODES & B6 288 & DE 338 & 1F 37 & 1E 36 & 12-11-0-6 & & \\
\hline & 3 & UNDEFINED CODES & 87287 & OF 337 & 1F 37 & IE 36 & 12-11-0-7 & & \\
\hline & 3 & UNDEFINED COEES & 88
88871 & E1 341 & if 37 & le 36 & \(12-11-0-6\)
\(12-11-0-8\) & & \\
\hline & 3 & UNDEFINED CODES & BA 272 & E2 342 & if 37 & IE 36 & 12-11-0-2-8 & & \\
\hline & 3 & UNDEFINED CODES & 88273 & E3 343 & 1F 37 & 1E 38 & 12-11-0-3-6 & & \\
\hline & 3 & UNDEFINED CODES & BC 274 & E4 344 & If 37 & 1E 36 & 12-11-0-4-6 & & \\
\hline & & UNDEFINED CODES & \({ }^{80} 278\) & E0 345 & IF 37 & 1E 38 & 12-11-0-6-8 & & \\
\hline 岛 & \({ }_{3}\) & UNOEFINED CODES
UNDEFINED CODES & BE
BF 278
27\% & \(\begin{array}{ll}\text { E8 } \\ \text { E7 } & \text { 34, } \\ \text { 34, }\end{array}\) & if 37 & lE \({ }_{\text {le }}^{\text {O6 }}\) & \(12-11-0-6-6\)
\(12-11-0-7-8\) & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|r|}{3rmeol mame} & ebcdic CODE 16 • & Ascll CODE 16 • & obco CODE 16 & Hacd CODE 186 & ASCII/EBCDIC caro code & CBCD
CARD CODE & HPCD
CARD
CAD CODE \\
\hline & A & Openino Brece & 1-co 300 & 78173 & 00000 & & 12-0 & & (12-0)(12) \\
\hline & & & c1 301 & 41101 & 1121 & 1121 & 12-1 & 12-1 & 12.1 \\
\hline & c & & C2 302 & 42102
43103 & 1222 & 1222 & 12-2 & 12-2 & 12-2 \\
\hline & D & & \(\mathrm{CA}_{4} 304\) & 44104 & \(\begin{array}{ll}13 & 23 \\ 14 & 24\end{array}\) & 13
14
14
24 & 12-3 & \(12-3\)
\(12-4\) & \(12-3\)
\(12-4\) \\
\hline & E & & \({ }^{\text {c8 }} 3005\) & 40108 & 1020 & 1020 & 12-0 & 12-6 & 12-6 \\
\hline & \({ }_{0}\) & & c8 308
c7 307 & 48108
47107 & 11828 & 1828 & 12-6 & 12-6 & 12-6 \\
\hline & H & & ce 310 & 40110 & 1030 & 1830 & 12-0 & 12-7 & 12.7
12.8 \\
\hline & 1 & & co 311 & 49111 & 1831 & 1931 & 12-9 & \(12-9\) & 12-0 \\
\hline & 3 & UNDEFINED CODES & ca 312 & E0 380 & IF 37 & 1E 38 & 12-0-2-8-9 & & \\
\hline & & UNDEFINED CODES & CB 313 & E9 381 & if 37 & 1E 38 & 12-0-3-8-8 & & \\
\hline & 3 & UNDEFINED CODES & cc 314 & EA 352 & if 37 & 1E 36 & 12-0-4-8-8 & & \\
\hline & 3 & UNDEFINED CODES & CD 310 & E8 383 & if 37 & 1E 36 & 12-0-3-8-3 & & \\
\hline & 3 & UNDEFINED CODES & CE 316 & EC 384 & if 37 & 1E 38 & 12-0-6-0-0 & & \\
\hline & 1,7 1 & closing Brace & - 00320 & ( 70 & + 1737 & [1E 38 & 12-0-7-0-8 & & \\
\hline & J & & D1 321 & 4 A 112 & 2141 & 2141 & 11 & 11-1 & \({ }_{11-1} 110\) \\
\hline & \(k\) & & 02322 & 48113 & 2242 & 2242 & \(11-2\) & \(11-2\) & 11-2 \\
\hline \(\bigcirc\) & L & & 03323
04324 & 4 Cl 114 & 23 43 & 2343 & \(11-3\) & 11-3 & 11-3 \\
\hline & N & & (1) & 40118 & 2444 & 24.44 & 11-4 & 11-4 & 11-4 \\
\hline & 0 & & 06328 & \(4{ }^{4} 17\) & 28 & 288 & 11-8 & \(11-8\) & \(11-8\) \\
\hline & \(p\) & & 07327 & 60 120 & 2747 & 2747 & 11.7 & \(11-8\)
11 & 11-7 \\
\hline & 0 & & D0 330 & 01121 & 2880 & 2080 & \(11-8\) & \(11-8\) & 11-6 \\
\hline & n & & 08331 & 62122 & 29.81 & 2901 & 11-9 & \(11-9\) & \(11-8\) \\
\hline & 3 & UNDEFINED CODES
UNDEFINED CODES & DA 332 & EE 386 & if 37 & \(1{ }^{1} 38\) & 12-11-2-0-8 & & \\
\hline & 3 & UNDEFINED CODES & Oc 333 & EF 388 & if 37 & le 36 & \(12-11-3-8-9\)
\(12-11-4-8-8\) & & \\
\hline & 3 & UNDEFINED CODES & D0 338 & F1 361 & if 37 & \(1 E 38\) & 12-11-8-8-0 & & \\
\hline & 3 & UNDEFINED CODES & DE 338 & F2 362 & & \(1 E 36\) & 12-11-6-6-0 & & \\
\hline & 3 & UNDEFINED CODES & OF 337 & F3 383 & IF 37 & 1E 36 & 12-11-7-0-8 & & \\
\hline & 1 & Revorse & \(\begin{array}{ll}\text { EO } 340 \\ \text { E1 } & 341\end{array}\) & \(\begin{array}{ll}\text { oc } & 134 \\ \text { of } & 337\end{array}\) & IF 37 & - 2 CE -68 & 0-2-0
\(11-0-1\) & 12-7-6 & 11-8- \\
\hline & 8 & & E2 342 & \({ }_{63} 123\) & 3282 & 3282 & 0-2 & 0-2 & 0-2 \\
\hline & T & & E3 343 & 64124 & 3363 & 3363 & 0-3 & 0-3 & 0-3 \\
\hline & U & & E4 344 & 88128 & 3484 & 3484 & 0-4 & 0-4 & 0.4 \\
\hline & \(v\) & & EO 348 & \(5 \mathrm{SF}^{128}\) & 3665 & 3568 & 0-8 & 0-6 & 0-8 \\
\hline & \(\stackrel{N}{*}\) & & E6 348 & -87 127 & 9868 & 3868 & 0-8 & \(0 \cdot 0\) & 0-6 \\
\hline & \(\stackrel{\text { r }}{ }\) & & E8 380 & (130 & 37878 & \begin{tabular}{l}
37 \\
38 \\
\hline 80
\end{tabular} & -0-7 & -0.7 & 0.7
0.0 \\
\hline & 2 & & E. 351 & \({ }^{64} 132\) & 3871 & 3971 & 0.9 & \(0-9\) & 0-0 \\
\hline & 3 & UNOEFINED CODES
UNDEFINED CODES & EA 382 & F4 984 & if 37 & IE 38 & \(1110-2-0-8\) & & \\
\hline & 3 & UNDEFINED COOES & EC 363 & & if 37 & le 38 & \(11-0-3-8-9\)
\(11-0-4-8-9\) & & \\
\hline & 3 & UNDEFINED CODES & ED 380 & F7 387 & IF 37 & 1E 38 & 11-0-0-8-9 & & \\
\hline & 3 & UNOEFINED CODES & EE 366 & F\% 370 & 1F 37 & 1E 36 & \(1110-6-0.9\) & & \\
\hline \(\square\) & 3 & UNDEFINED CODES & EF 367 & F9371 & IF 37 & IE 38 & 11-0-7-8-9 & & \\
\hline
\end{tabular}




UNIFIED CGARACTER SET - HBCD SEQUENCE


\(\square\)

```

4-BIT
4-Bit Characters 2-2
Add 4-Bit Displacement To Adaress
Register 8-15
Packed Decimal (4-bit) 2-9
Subtract 4-Bit Displacement from
Address Register 8-471
6-BIT
6-Bit Characters 2-2
6-bit characters 5-19
Add 6-Bit Displacement To Address
Register 8-17
Store 6-bit Characters of A-Register
8-540
Store 6-bit Characters of Q-Register
8-542
Subtract 6-Bit Displacement from
Address Register 8-472
9-BIT
9-Bit Bytes 2-2
9-bit output 7-30
Add 9-Bit Displacement to Address
Register 8-19
ASCII (9-bit) 2-9
Store 9-bit Bytes of A-Register
8-536
Store 9-bit Bytes of Q-Register
8-537
Subtract 9-Bit Displacement from
Address Register 8-473
A-REGI STER
A-Register Left Rotate 8-51
A-Register Left Shift 8-52
A-Register Right Logical Shift 8-64
A-Register Right Shift 8-66
ACCUMULATOR REGISTER (A) 4-3
Add Logical to A-Register 8-43
Add to A-Register 8-39
Add To Storage From A-Register 8-67
Add with Carry to A-Register 8-71
AND to A-Register 8-53
AND to Storage from A-Register 8-57
A-REGISTER (cont)
Comparative AND with A-Register
8-87
Comparative NOT AND with A-Register
8-158
Compare with A-Register 8-137
Effective Adcress to A-Register
8-212
EXCLUSIVE OR to A-Register 8-219
EXCLUSIVE OR to Storage with
A-Register 8-223
Load A-Register 8-274
Load A-Register and Clear 8-275
Load Complement into A-Register
8-267
Negate (A-Register) 8-407
OR to A-Register 8-410
OR to Storage from A-Register 8-414
Store 6-bit Characters of A-Register
8-540
Store 9-bit Bytes of A-Register
8-536
Store A Conditional 8-532
Store A Conditional on Q 8-533
Store A-Register 8-531
Subtract from A-Register 8-486
Subtract Logical from A-Register
8-490
Subtract Stored from A-Register
8-526
Subtract with Carry from A-Register
8-568
A/Q/GXn
ES A/Q/GXn Modification 5-52
A4BD(X)
A4BD(X) 8-15
A6BD (X)
A6BD(X) 8-17
A9BD (X)
A9BD(X) 8-19

```


ADD
Add 4-Bit Displacement To Adaress Register 8-15
Add 6-Bit Displacement To Address Register 8-17
Add 9-Bit Displacement to Address Register 8-19
Add Bit Displacement To Address Register 8-2.3
Add Delta (AD) variation 5-24
Add Logical Register to Register 8-46
Add Logical to A-Register \(8-43\)
Add Logical to AQ-Register E-44
Add Logical to Index Register n 8-47
Add Logical to Q-Register \(8-45\)
Add Low to AQ-Register 8-42
Add One to Storage 8-61
Add Register to Register 8-49
Add to A-Register 8-39
Add to AQ-Register \(8-40\)
Add to Exponent Register 8-41
Add to Index Register n \(8-50\)
Add to Q-Register 8-48
Add To Storage From A-Register 8-67
Add To Storage From Index Register \(n\) 8-69
Add To Storage From Q-Register 8-68
Add Using Three Decimal Operands 8-31
Add Using Three Decimal Operands Extended 8-36
Add Using Two Decimal Operands 8-25
Add Using Two Decimal Operands Extended 8-28
Add with Carry to A-Register 8-71
Add with Carry to Q-Register 8-73
Add Word Displacement To Address Register 8-75
Double-Precision Floating Add 8-168
Double-Precision Unnormalized Floating Add 8-193
Floating Add 8-227
Quadruple-Floating Add 8-422
Unnormalized Floating Add 8-632
ADDRESS
Add 4-Bit Displacement To Address Register 8-15
Add 6-Bit Displacement To Address Register 8-17

ADDRESS (cont)
Adc 9-Bit Displacement to Address Register 8-19
Add Bit Displacement To Adaress Register 8-23
Add Word Displacement To Address Register 8-75
Address Development 5-57
address interleaving 3-1
ADDRESS MODIFICATION AND DEVELOPMENT 5-1
Adaress Modification Features 5-1
Address Modification Flowchart 5-26
ADDRESS MODIFICATION OCTAL CODES 5-25
Address Modification with Address Register 5-27
Address Register Alter Contents 7-10
Address Register Instructions 7-2
ADDRESS REGISTER INSTRUCTIONS 7-9
Address Register \(n\) to Alphanumeric Descriptor 8-62
Address Register \(n\) to Numeric Descriptor 8-65
Address Register Special Arithmetic Instructions 8-10
Address Register Specifier 5-31, 7-24
ADDRESS REGISTERS (ARn) 4-13
address translation 5-68
Address Translation Process 5-68
Address Trap Register 4-32
Address Truncation 5-83
Alphanumeric Descriptor To Address Register n 8-21
Alphanumeric/Numeric Address Preparation 5-44
alter an address 5-1
Base address 3-11
Base working space address 3-10
BIT STRING ADDRESS PREPARATION 5-43
Bound address 3-11
DATA STACK ADDRESS REGISTER (DSAR) 4-25
Decrement address 5-14
Decrement Address, Increment Tally (T) 5-21

Decrement Address, Increment Tally, and Continue 5-23
Decrement Address, Increment Tally, and Continue (T) 5-21

ADDRESS (cont)
direct operand address modification 5-4
Effective Address Generation 5-51
Effective Address to A-Register 8-212
Effective Address to Index Register n 8-214
Effective Address to Q-Register 8-213
Effective Address to Register Instructions 7-3
Effective Pointer and Address to Test 8-215
ES Adadress Modification with AR 5-50
ES Address Modification with no AR 5-49
ES Instruction Address Field 5-49
ES Mode Address Generation 5-49
Increment address decrement tally 5-14
Increment Address, Decrement Tally (T) 5-20

Increment address, decrement tally, and continue 5-15
Increment Address, Decrement Tally, and Continue 5-22
Instruction Address Procedure 5-59
Load Address Register n 8-264
Load Address Registers 8-265
Load Data Stack Address Register 8-309
Load Extended Address n 8-313
Mapping The Virtual Address To A Real Adadress 5-71
Multiword Address Modification 5-30
Numeric Descriptor to Address Register n 8-405
Operand Address Procedure 5-58
Operand Descriptor Address Preparation 5-41
Real Address 3-2
Single-Word Address Modification 5-27
Store Address Register n 8-474
Store Address Registers 8-475
Store Data Stack Address Register 8-546
Subtract 4-Bit Displacement from Address Register 8-471
Subtract 6-Bit Displacement from Address Register 8-472
```

ADDRESS (cont)
Subtract 9-Bit Displacement from
Address Register 8-473
Subtract Bit Displacement from
Address Register 8-489
Subtract Word Displacement from
Address Register 8-572
Types of Address Modification 5-3
valid mnemonics for address
modification 5-2
Virtual address 3-2
Virtual Address 5-72
Virtual Address Generation (ES)
5-64
Virtual Address Generation (NS)
5-59
Virtual Address Generation, Super
Descriptor 5-61
Virtual Address Trap Register 4-33
word address 5-35
ADDRESS REGISTERS
Store Test Address Registers 8-562
ADDRESSI NG
ADDRESSING MODES 1-7
indirect addressing 5-7
indirect addressing and indexing
5-9
NS Indirect Addressing 5-1
NS Mode Address Generation 5-1
Virtual Memory Addressing 5-57
ADE
ADE 8-41
ADL
ADL 8-42
ADLA
ADLA 8-43
ADLAQ
ADLAQ 8-44
ADLQ
ADLQ 8-45
ADLR
ADLR 8-46
ADLXN
ADLXn 8-47
ADDRESS (cont)
Subtract 9-Bit Displacement from Address Register 8-473
Subtract Bit Displacement from Address Register 8-489
Subtract Word Displacement from Types of Address Mocification 5-3
valid mnemonics for address modification 5-2
Virtual address 3-2
Virtual Address 5-72
Virtual Address Generation (ES) 5-64
Virtual Address Generation (NS) 5-59
Virtual Address Generation, Super Descriptor 5-61
Virtual Address Trap Register 4-33 word address 5-35
ADDRESS REGISTERS
Store Test Address Registers 8-562
ADDRESSI NG
ADDRESSING MODES 1-7
indirect addressing 5-7
indirect addressing and indexing 5-9
NS Indirect Addressing 5-1
NS Mode Address Generation 5-1
Virtual Memory Addressing 5-57
ADE
ADE 8-41
ADL
ADL $8-42$
ADLA
ADLA 8-43
ADLAQ
ADLAQ 8-44
ADLQ
ADLQ 8-45
KDLR
ADLR 8-46
ADLXN
ADLXn $\quad 8-47$

```
\(A D\)
ADQ \(\quad 8-48\)
ADRR
ADRR 8-49
ADSC4
ADSC4 - Packed decimal alphanumeric descriptor 5-36

ADSC6
ADSC6 - BCI alphanumeric descriptor 5-36

ADSC9
ADSC9 - ASCII alphanumeric descriptor 5-36

ADXN
ADXn 8-50
ALPHANUMERIC
Address Register \(n\) to Alphanumeric Descriptor 8-62
ADSC4 - Packed decimal alphanumeric descriptor 5-36
ADSC6 - BCI alphanumeric descriptor 5-36
ADSC9 - ASCII alphanumeric descriptor 5-36
Alphanumeric Character Number (CN) Codes 7-27
Alphanumeric Data Type (TA) Codes 7-27
Alphanumeric Descriptor To Address Register \(n\) 8-21
ALPHANUMERIC EDIT (MVE) 7-41
Alphanumeric Instructions 7-25
ALPHANUMERIC OPERAND DESCRIPTOR FORMAT 7-26
Alphanumeric Operand Descriptors 5-36
Alphanumeric/Numeric Address Preparation 5-44
Compare Alphanumeric Character Strings 8-142
Move Alphanumeric Edited 8-380
Move Alphanumeric Left to Right 8-348
Move Alphanumeric Right to Left 8-373
Move Alphanumeric with Translation 8-400

ALR
\[
A L R \quad 8-51
\]

ALS
ALS 8-52

ALTER
Address Register Alter Contents 7-10
alter an address 5-1

ANA
ANA 8-53

ANAQ
ANAQ 8-54

AND
AND Register to Register 8-56
AND to A-Register 8-53
AND to AQ-Register 8-54
AND to Index Register \(n\) 8-60
AND to Q-Register 8-55
AND to Storage from A-Register \(8-57\)
AND to Storage from Index Register \(n\) 8-59
AND to Storage from Q-Register 8-58
Comparative AND with A-Register 8-87
Comparative AND with AQ-Register 8-88
Comparative AND with Index Register n 8-90
Comparative AND with Q-Register 8-89
Comparative NOT AND with A-Register 8-158
Comparative NOT AND with AQ-Register 8-159
Comparative NOT AND with Index Register \(n\) 8-161
Comparative NOT AND with Q-Register 8-160

ANQ
ANQ 8-55

ANRR
ANRR 8-56

ANSA
ANSA 8-57

ANSQ
ANSQ 8-58
ANSXN
ANSXn \(\quad 8-59\)

ANXN
ANXn 8-60

AOS
AOS 8-61
AQ-REGISTER
ACCUMULATOR-QUOTIENT REGISTER (AQ) 4-4
Add Logical to AQ-Register 8-44
Add Low to AQ-Register \(8-42\)
Add to AQ-Register 8-40
AND to AQ-Register 8-54
Comparative AND with AQ-Register 8-88
Comparative NOT AND with AQ-Register 8-159
Compare with AQ 8-138
EXCLUSIVE OR to AQ-Register 8-220
Load AQ-Register 8-276
Load Complement into AQ-Register 8-268
Negate Long (AQ-Register) 8-408
\(O R\) to AQ-Register 8-411
Store AQ-Register 8-534
Subtract from AQ-Register 8-487
Subtract Logical from AQ-Register 8-491

ARAN
ARAn 8-62

ARGUMENT
ARGUMENT STACK REGISTER (ASR) 4-23
Load Argument Stack Register 8-277
Pop Argument Stack 8-418
Store Argument Stack Register 8-535
ARI THMETIC
Address Register Special Arithmetic Instructions 8-10
Arithmetic Instructions 7-37
Decimal Arithmetic 7-7
Fixed-Point Arithmetic Instructions 7-3
Floating-Point Arithmetic Instructions 7-4

ARL
\[
\text { ARL } \quad 8-64
\]

\section*{ARN}

ADDRESS REGISTERS (ARn) 4-13

\section*{ARNN}

ARNn 8-65
ARS
ARS 8-66
ASA
ASA 8-67
ASCII
ADSC9 - ASCII alphanumeric descriptor 5-36
ASCII (9-bit) 2-9
character codes for ASCII and EBCDIC overpunched sign 8-397
NDSC9 - ASCII numeric descriptor 5-37

ASQ
ASQ \(\quad 8-68\)
ASR
ARGUMENT STACK REGISTER (ASR) 4-23
ASR Generation 8-112
ASSI GNMENT
Configuration Register Port
Assignment 4-30
ASSOCI ATI VE
Clear Associative Memory Pages
8-84
ASTERISK
asterisk placed in the tag 5-8
Insert Asterisk on Suppression
Move with Zero Suppression and Asterisk Replacement 7-54

\section*{ASXN}

ASXn 8-69
ATTRIBUTES
COMMON ATTRIBUTES OF INSTRUCTIONS 8-7

AWCA
AWCA 8-71

AWCQ
AWCQ 8-73
\(\operatorname{AkD}(\mathrm{X})\)
\(\operatorname{AKD}(\mathrm{X}) \quad 8-75\)
BASE
Base address 3-11
base value 5-58
Base working space address 3-10
Linkage Base 3-15
Load Page Table Directory Base Register 8-340
Load Reserve Memory Base 8-345
Page Directory Base Register (PDBR) 1-7
PAGE DIRECTORY BASE REGISTER (PDBR) 4-26
Page Table Base Register (PDBR) 5-72
Page Table Base Word (PBW) Format 5-69
Paging 5-68
Reserve Memory Base Register 4-43
segment base 3-1
Store Base Address Register 8-488
Store Page Table Directory Base Register 8-519

BASIC
NS Basic Modification 5-1
BCD
BCD 8-77
Binary-To-BCD Conversion 7-67
Binary-to-BCD Convert 8-77
BCI
ADSC6 - BCI alphanumeric descriptor 5-36

BDSC
BDSC - Bit descriptor 5-36
BDSC pseudo-operation 7-35
BI NARY
binary expansion 2-8
Binary Numbers 2-3
Binary Representation of Fractional Values 2-8
Binary to Decimal Convert 8-81
Binary-To-BCD Conversion 7-67
Binary-to-BCD Convert 8-77
```

BINARY (cont)
conversions between binary and
decimal numbers 7-36
Decimal to Binary Convert 8-188
BIT
Add Bit Displacement To Address
Register 8-23
BDSC - Bit descriptor 5-36
Bit Formats 2-1
Bit Operations 5-46
Bit Positions 2-3
BIT STRING ADDRESS PREPARATION 5-43
Bit string instructions 7-6
Bit String Instructions 7-34
Bit String Operand Descriptor 5-35
BIT STRING OPERAND DESCRIPTOR FORMAT
7-35
Bit Strings and Index Table of
Translate Instruction 5-85
Combine Bit Strings Left 8-162
Combine Bit Strings Right 8-165
Compare Bit Strings 8-139
housekeeping bit 7-59
master mode bit 7-59
Master Mode bit in the Indicator
Register 1-6
privileged bit 7-59
Set Zero and Truncation Indicators
with Bit Strings Left 8-578
Set Zero and Truncation Indicators
with Bit Strings Right 8-581
Subtract Bit Displacement from
Address Register 8-489
BI TS
EDAC (Error Detection and
Correction) bits 2-1
BLANK
Insert Blank on Suppression 7-46
Move with Zero Suppression and Blank
Replacement 7-55

```
BLANK-WHEN-ZERO
    Blank-when-zero flag 7-43
BOLR
    BOLR 7-34
    BOLR control field 8-163
BOOL
    BOOL 7-13

\section*{BOOLEAN}

Boolean Expressions 7-13
Boolean Operation Instructions 7-13
Boolean Operations 7-2
Boolean operations 7-34
Evaluation of Boolean Expressions 7-13

BOUND
Bound 3-8
Bound address 3-11
Bound Check Equations 5-85
bound field 8-277
bound value 5-58
Bounds Checking 5-83
Locating New Bound for Shrink 8-300
modifying the bound field 8-418
BOUND FAULTS
Bound Faults 8-306
BTD
BTD 8-81

\section*{BUFFER}
buffer instructions 1-1
Translation look-aside buffer 5-71

\section*{BYPASS}

Safe Store Bypass Flag (SSBF) 4-19

\section*{BYTE}
byte checks 5-86
Byte Operations 5-85
byte positions 8-536, 8-537
BYTES
9-Bit Bytes 2-2
Store 9-bit Bytes of A-Register 8-536
Store 9-bit Bytes of Q-Register 8-537

CACHE
Clear Cache 8-91
CONTROL 5-82

CALENDAR
Calendar Clock Register 4-20
CAMP
CAMP 8-84

CANA
CANA 8-87
CANAQ
CANAQ 8-88
CANQ
CANQ 8-89
CANXN
CANX 8-90

\section*{CARRY}

Add with Carry to A-Register 8-71
Add with Carry to Q-Register 8-73
Carry 4-8
Carry indicator 2-4
Subtract with Carry from A-Register 8-568
Subtract with Carry from Q-Register 8-570
Transfier On Carry 8-609
Transfer On No Carry 8-596
CATEGORIES
Fault Categories 6-4
CC
Calendar Clock Register 4-20
CCAC
CCAC 8-91
CENTRAL
Load Central Processor Register 8-270

CHAIN
indirect chain 5-59
CHANGE
Change Table 7-44
CHANNEL
Connect I/O Channel 8-92
CHARACTER
Alphanumeric Character Number (CN) Codes 7-27
character codes for ASCII and EBCDIC overpunched sign 8-397
Character indirect 5-14

CHARACTER (cont)
Character Indirect (CI) variation 5-17
Character Move To/From Register Instructions 8-11
Character Operations 5-48
Character Positions 2-2
character positions 8-543
Character-Strings 2-2
Compare Alphanumeric Character Strings 8-142
Decimal Data Character Codes 2-9
Sequence character 5-14
Sequence Character (SC) variation 5-18
Sequence character reverse 5-14
Sequence Character Reverse (T) 5-19
Test Character and Translate 8-583
CHARACTER-MOVE
Character Move to/from Register Instructions 7-28
Descriptor for Character Move Instructions 7-29

CHARACTERISTICS
Read Processor Model Characteristics 8-470

CHARACTERS
4-Bit Characters 2-2
6-Bit Characters 2-2
6-bit characters 5-19
Compare Characters and Translate 8-145
Ignore Source Characters 7-45
Move Source Characters 7-54
Scan Characters Double 8-498
Scan Characters Double in Reverse 8-502
Store 6-bit Characters of A-Register 8-540
Store 6-bit Characters of Q-Register 8-542

CHT
CHT 7-44

CI
Character Indirect (CI) variation 5-17
CI 5-14
CI Variation 5-17
```

CIOC
CIOC 8-92
CI RCUI TRY
processor logic circuitry 8-421
CLEAF.
Clear Associative Memory Pages 8-84 Clear Cache 8-91
Data Stack Clear Flag (DSCF) 4-19
Load A-Register and Clear 8-275
Set Zero and Negative Indicators from Storage and Clear 8-577
CLI MB
CLIMB 3-7, 4-15, 4-23, 4-24, 4-26, 8-96
Climb five versions fields 8-130
Domain Transfer (CLIMB) 7-58
ICLIMB (Inward CLIMB) - 00 8-101
Inward CLIMB Interrupts 6-24
OCLIMB (Outward CLIMB) - 01 8-121
Outward CLIMB 8-121
CLOCK
Calendar Clock Register 4-20
free running clock 4-12
CMG
CMG 8-134
CMK
CMK 8-135
CMPA
CMPA 8-137
CMPAQ
CMPAQ 8-138
CMPB
CMPB 8-139
CMPC
CMPC 8-142
CMPCT
CMPCT 8-145
CMPN
CMPN 8-148

```

\section*{CMPNX}

CMPNX 8-151

\section*{CMPQ}

CMPQ 8-153

\section*{CMPXN}

CMPXn 8-154

\section*{CMRR}

CMRR 8-156
CN
Alphanumeric Character Number (CN) Codes 7-27

CNAA
CNAA 8-158
CNAAQ
CNAAQ 8-159
CliAQ
CNAQ 8-160

\section*{CNAXN}

CNAXn 8-161

\section*{CODE}

FLOATABLE CODE 5-27

\section*{CODES}

ADDRESS MODIFICATION OCTAL CODES 5-25
Alphanumeric Character Number (CN) Codes 7-27
Alphanumeric Data Type (TA) Codes 7-27
character codes for ASCII and EBCDIC overpunched sign 8-397
Decimal Data Character Codes 2-9
Micro Operation Code Assignment Map 7-57
mnemonic code 8-1
octal value of the operation code 8-2
Operation Code Map (Bit \(27=0\) ) \(A-2\)
Operation Code Map (Bit \(27=1\) ) \(A-4\)
Processor Faults By Fault Code 6-3
Register Codes 5-33
System Controller Illegal Action Codes 4-36

COMBINE
Combine Bit Strings Left 8-162
Combine Bit Strings Right 8-165

\section*{COMMAND}

Command Faults 8-305

COMPARATIVE
Comparative AND with A-Register 8-87
Comparative AND with AQ-Register 8-88
Comparative AND with Index Register n 8-90
Comparative AND with Q-Register 8-89
Comparative NOT AND with A-Register 8-158
Comparative NOT AND with AQ-Register 8-159
Comparative NOT AND with Index Register \(n\) 8-161
Comparative NOT AND with Q-Register 8-160

\section*{COMPARE}

Compare Alphanumeric Character Strings 8-142
Compare Bit Strings 8-139
Compare Characters and Translate 8-145
Compare Nagnitude 8-134
Compare Masked 8-135
Compare Numeric 8-148
Compare Numeric Extended 8-151
Compare Register to Register 8-156
Compare with A-Register 8-137
Compare with AQ 8-138
Compare with Index Register n 8-154
Compare with Limits 8-167
Compare with Q-Register 8-153
Comparison Operations 7-2
Data Comparison 7-7
Double-Precision Floating Compare 8-170
Double-Precision Floating Compare Magnitude 8-169
Floating Compare 8-229
Floating Compare Magnitude 8-228
Set Pointer Compare Flags Off 8-518

COMPLEMENT
Load Complement into A-Register 8-267
Load Compiement into AQ-Register 8-268
Load Complement into Index Register n 8-273
Load Complement into Q-Register 8-272
Load Complement Register from Register 8-279

CONFI GURATI ON
Configuration Register Port Assignment 4-30
SCU Configuration Register 4-47
CONNECT
Connect I/O Channel 8-92
Load Connect Table Register 8-269
Read Connect Word Pair 8-437
CONSTANTS
conversion constants 8-78
CONTI NUE
Decrement Address, Increment Tally, and Continue 5-23
Decrement Address, Increment Tally, and Continue (T) 5-21
Increment Address, Decrement Tally, and Continue 5-22

CONTROL
Stack Control Register (SCR) 4-22
CONTROLLER
Read System Controller Register 8-468
Set System Controller Register 8-527
System Controller Illegal Action Codes 4-36, 4-38
SYSTEM CONTROLLER INTERRUPTS 6-23
CONVERSION
Binary to Decimal Convert 8-81
Binary-To-BCD Conversion 7-67
Binary-to-BCD Convert 8-77
conversion constants 8-78
Conversion instructions 7-6 conversions between binary and decimal numbers 7-36
```

CONVERSION (cont)
Data Conversion Instructions 7-36
Decimal to Binary Convert 8-188
Radix conversion 7-7
COPY
Copy 8-28s
copy option 8-319
COUNT
Transfer On Count 8-611
COUNTER
INSTRUCTION COUNTER (IC) 4-13
Store Instruction Counter Plus 1
8-538
Store Instruction Counter Plus 2
8-539

```
```

CPU
CPU Mode Register 4-26, 4-28
CPU Number Register 4-34
CPU SCU IMX 3-1
CSL
CSL 8-162
CSR
CSR 8-165
CURRENCY
Move with Floating Currency Symbol
Insertion 7-48
CWL
CWL 8-167
DATA
Alphanumeric Data Type (TA) Codes
7-27
Data Comparison 7-7
Data Conversion Instructions 7-36
Data Manipulation 7-7
Data Movement 7-7
Data Movement Instructions 7-2
Data Shifting Instructions 7-3
DATA STACK ADDRESS REGISTER (DSAR)
4-25
Data Stack Clear Flag (DSCF) 4-19
DATA STACK DESCRIPTOR REGISTER
(DSDR) 4-25
Decimal Data Character Codes 2-9
double-precision data 2-1

```
```

DATA (cont)
Load Data Stack Address Register
8-309
Load Data Stack Descriptor Register
8-310
processing of scattered data 5-22
processing of tabular data 5-13
singie-precision data 2-1
Store Data Stack Address Register
8-546
Store Data Stack Descriptor Register
8-547
DECI MAL
Add Using Three Decimal Operands
8-31
Add Using Three Decimal Operands
Extended 8-36
Add Using Two Decimal Operands 8-25
Add Using Two Decimal Operands
Extended 8-28
ADSC4 - Packed decimal alphanumeric
descriptor 5-36
Binary to Decimal Convert 8-81
conversions between binary and
decimal numbers 7-36
Decimal Arithmetic 7-7
Decimal Data Character Codes 2-9
Decimal Number Ranges 2-ll
Decimal Numbers 2-8
Decimal to Binary Convert 8-188
Divide Using Three Decimal Operands
8-200
Divide Using Three Decimal Operands
Extended 8-205
Divide Using Two Decimal Operands
8-196
Divide Using Two Decimal Operands
Extended 8-198
Floating-Point Decimal Numbers 2-10
Multiply Using Three Decimal
Operands 8-359
Multiply Using Three Decimal
Operands Extended 8-363
Multiply Using Two Decimal Operands
8-354
Multiply Using Two Decimal Operands
Extended 8-357
NDSC4 - Packed decimal numeric
descriptor 5-37
Packed Decimal 2-2
Packed Decimal (4-bit) 2-9

```
```

DECIMAL (cont)
Subtract Using Three Decimal
Operands 8-481
Subtract Using Three Decimal
Operands Extended 8-484
Subtract Using Two Decimal Operands
8-476
Subtract Using Two Decimal Operands
Extended 8-479
DECREMENT
Decrement address 5-14
Decrement Address, Increment Tally
(T) 5-21
Decrement Address, Increment Tally,
and Continue 5-23
Decrement Address, Increment Tally,
and Continue (T) 5-21
Increment address decrement tally
5-14
Increment Address, Decrement Tally
(T) 5-20
Increment address, decrement tally,
and continue 5-15
Increment Address, Decrement Tally,
and Continue 5-22
DELAY
Delay Until Interrupt Signal 8-184
DELTA
Add Delta (AD) variation 5-24
Subtract delta 5-15
Subtract Delta (SD) variation 5-25
DENSE
Dense Page Table 5-72
DERAIL
Derail 8-187
DESCRIPTOR
Address Register n to Alphanumeric
Descriptor 8-62
Address Register n to Numeric
Descriptor 8-65
ADSC4 - Packed decimal alphanumeric
descriptor 5-36
ADSC6 - BCI alphanumeric descriptor
5-36
ADSC9 - ASCII alphanumeric
descriptor 5-36

```

DESCRIPTOR (cont)
Alphanumeric Descriptor To Address Register n 8-21
ALPHANUMERIC OPERAND DESCRIPTOR FORMAT 7-26
Alphanumeric Operand Descriptors 5-36
BDSC - Bit descriptor 5-36
Bit String Operand Descriptor 5-35
BIT STRING OPERAND DESCRIPTOR FORMAT 7-35
DATA STACK DESCRIPTOR REGISTER (DSDR) 4-25
Descriptor for Character Move Instructions 7-29
DESCRIPTOR REGISTER INSTRUCTIONS 7-58
Descriptor Segment Descriptor 8-101
descriptor storage 3-6
Descriptor Types 3-8
Descriptors 3-6
Dynamic Linking Descriptor 3-15
Entry Descriptor 3-14, 8-101
Extended Descriptor 3-12
Extended Descriptor With Working Space Number 3-13
ID - Indirect Operand Descriptor 5-32, 7-24
Load Data Stack Descriptor Register 8-310
Load Descriptor Register n \(8-280\)
NDSC4 - Packed decimal numeric descriptor 5-37
NDSC9 - ASCII numeric descriptor 5-37
Numeric Descriptor to Address Register n 8-405
NUMERIC OPERAND DESCRIPTOR FORMAT 7-31
Numer ic Operand Descriptors 5-37
Operand Descriptor Address Preparation 5-41
OPERAND DESCRIPTOR INDIRECT POINTER FORMAT 7-25
Operand Descriptor Modification (ES) 5-55
Operand Descriptors 5-35
Operand Descriptors and Indirect Pointers 7-25
Save Descriptor Register n 8-512
segment descriptor 3-1, 5-58
SEGMENT DESCRIPTOR REGISTERS (DRn) 4-16
```

DESCRIPTOR (cont)
SEGMENTS 3-6
Sirunken Descriptor 3-16
Standard Descriptor 3-8, 5-60,
8-101
standard descriptor 8-330
Standard Descriptor (ES) 5-64
Standard Descriptor With Working
Space Number 3-10
Store Data Stack Descriptor Register
8-547
Store Descriptor Register n 8-544
Super Descriptor 3-11
Super Descriptor With Working Space
Number 3-12
Vector for Standard Descriptor,
Super Descriptor 8-281
Virtual Address Generation, Super
Descriptor 5-61
DESCRIPTOR REGISTERS
Store Test Descriptor Registers
8-563
DESCRIPTORS
Shrink for Extended Descriptors
8-294
Shrink for Standard and Super
Descriptors 8-284
DESIGNATOR
register designator 5-2
tag designator (td) 5-2
tally designator 5-2
Tally Designators 5-16
DFAD
DFAD 8-168
DFCMG
DFCMG 8-169
DFCMP
DFCMP 8-170
DFDI
DFDI 8-171
DFDV
DFDV 8-173
DFID
DFLD 8-175
DFLP
DFLD 8-176
DFNP
DFMP 8-177
DFRD
DFRD 8-178
DFSB
DFSB 8-179
DFSBI
DFSBI 8-180
DFST
DFST 8-181
DFSTR
DFSTR 8-182
DI
DI 5-14
DI Variation 5-21
DIC
DIC variation 5-23
DIRECT
direct operand address modification
5-4
NS Direct Lower (DL) 5-4
NS Direct Upper (DU) 5-4
DI RECTORY
Load Page Table Directory Base
Register 8-340
Locating the page table directory
word 5-72
Page Directory Base Register (PDBR)
1-7
PAGE DIRECTORY BASE REGISTER (PDBR)
4-26
page table directory 3-2
Page Table Directory Word 5-72
Page Table Directory Word (PTDW)
Format 5-68
Store Page Table Directory Base
Register 8-519
Store PTWAM Directory Word 8-555
DIS
DIS 4-13, 8-184

```
```

DISPLACEMENT
Add 4-Bit Displacement To Address
Register 8-15
Add 6-Bit Displacement TO Adaress
Register 8-17
Add 9-Bit Displacement to Address
Register 8-19
Add Bit Displacement To Address
Register 8-23
Add Word Displacement To Address
Register 8-75
Displacement register 8-11
Subtract 4-Bit Displacement from
Address Register 8-471
Subtract 6-Bit Displacement from
Address Register 8-472
Subtract 9-Bit Displacement from
Address Register 8-473
Subtract Bit Displacement from
Address Register 8-489
Subtract Word Displacement from
Address Register 8-572
DIV
DIV 8-185
DIVIDE
Divide Fraction 8-208
Divide Integer 8-185
Divide Register by Register 8-210
Divide Using Three Decimal Operands
8-200
Divide Using Three Decimal Operands
Extended 8-205
Divide Using Two Decimal Operands
8-196
Divide Using Two Decimal Operands
Extended 8-198
Double-Precision Floating Divide
8-173
Double-Precision Floating Divide
Inverted 8-171
Floating Divide 8-232
Floating Divide Inverted 8-230
DIVISION
division 7-3
DL
NS Direct Lower (DL) 5-4
DOMAIN
domain registers 3-4

```

DOMRIN (cont)
Domain Transfer 8-96
Domain Transfer (CLIMB) 7-58
Domains 3-3
interdomain references 8-97
DOUBLE
Execute Double 8-639
Load Double Register to Register Pair 8-308
Load Double to GXn 8-249
Repeat Double 8-446
Scan Characters Double 8-498
Scan Characters Double in Reverse 8-502
Store Double from GXn 8-262
DOUBLE PRECISION OPERANDS
Quadruple-Precision Floating Multiply with Double-Precision Operands 8-435

DOUBLE-PRECISION
double-precision data 2-1
Double-Precision Floating Add 8-168
Double-Precision Floating Compare 8-170
Double-Precision Floating Compare Magnitude 8-169
Double-Precision Floating Divide 8-173
Double-Precision Floating Divide Inverted 8-171
Double-Precision Floating Load 8-175
Double-Precision Floating Load Positive 8-i76
Double-Precision Floating Multiply 8-177
Double-Precision Floating Round 8-178
Double-Precision Floating Store 8-181
Double-Precision Floating Store Rounded 8-182
Double-Precision Floating Subtract 8-179
Double-Precision Floating Subtract Inverted 8-180
Double-Precision Unnormalized Floating Add 8-193
Double-Precision Unnormalized Floating Multiply 8-194
```

DOUBLE-PRECISION (cont)
Double-Precision Unnormalized
Floating Subtract 8-195
DOUBLE-WORD
Word and Double-Word Operations
5-84
DR
DR 8-11
DRL
DRL 8-187
DRn
DRn 4-17
Loading DRn 8-123
SEGMENT DESCRIPTOR REGISTERS (DRn)
4-16
DSAR
DATA STACK ADDRESS REGISTER (DSAR)
4-25
DSCF
Data Stack Clear Flag (DSCF) 4-19
DSDR
DAT\& STACK DESCRIPTOR REGISTER
(DSDR) 4-25
DTB
DTB 8-188
DU
NS Direct Upper (DU) 5-4
DU/DL
DU/DL Modification (ES) 5-55
DUFA
DUFA 8-193
DUFM
DUFM 8-194
DUFS
DUFS 8-195
DV2D
DV2D 8-196

```

DV2DX
DV2DX 8-298

DV3D
DV3D 8-200
DV3DK
DV3DX 8-205
DVF
DVF 8-208

DVRR
DVRR 8-210
DYNAMIC
Dynamic Linking Descriptor 3-15
E
EXPONENT REGISTER (E) 4-5
EAA
EAA 8-212

EAQ
EAQ 8-213
EXPONENT ACCUMULATOR QUOTIENT REGISTER (EAQ) 4-5

EAXN
EAKn 8-214
EBCDIC
character codes for ASCII and EBCDIC overpunched sign 8-397

EDAC
EDAC (Error Detection and Correction) bits 2-1

\section*{EDI T}

ALPHANUMERIC EDIT (MVE) 7-41
Edit Flags 7-42
Edit Insertion Table 7-39
Edited Move Micro Operations 7-6
MICRO OPERATIONS FOR EDIT
INSTRUCTIONS MVE AND MVNE 7-38
Move Alphanumeric Edited 8-380
Move Numeric Edited 8-389
Move Numeric Edited Extended 8-393
NUMERIC EDIT (MVNE And MVNEX) 7-40
```

EFFECTIVE
Effective Address Generation 5-51
Effective Address to A-Register
8-212
Effective Address to Index Register
n 8-214
Effective Address to Q-Register
8-213
Effective Address to Register
Instructions 7-3
Effective Pointer and Address to
Test 8-215
Effective Pointer To Pointer
Register n 8-216
EI GHT
EIGHT 8-265, 8-341, 8-343, 8-525
END
End Floating Suppression 7-44
End suppression flag 7-42
ENF
ENF 7-44
ENTRY
Entry Descriptor 3-14, 8-101
Entry Location 3-14
Insert Table Entry One Multiple
7-46
Master Mode Entry 8-352
EPAT
EPAT 8-215
EPPRN
EPPRn 8-216
EQUATIONS
Bound Check Equations 5-85
ERA
ERA 8-219
ERAQ
ERAQ 8-220
ERQ
ERQ 8-221
ERROR
Memory Error Status Register 4-51
parity error 4-10

```

ERRR
ERRR 8-222
ERSA
ERSA 8-223
ERSQ
ERSQ 8-224
ERSXN
ERSXn 8-225
ERXN
ERXn 8-226
ES
DU/DL Modification (ES) 5-55
Effective Address Generation 5-51
ES A/Q/GXn Modification 5-52
ES Address Modification with AR 5-50
ES Address Modification with no AR 5-49
ES Instruction Address Field 5-49
ES Mode Address Generation 5-49
ES Mode Instructions 7-62
IC Modification ES 5-54
NS ES Segmentation Modes 5-1
Operand Descriptor Modification (ES) 5-55
Standard Descriptor (ES) 5-64
Tag Field Modification ES 5-52
Virtual Address Generation (ES) 5-64

EXCLUSI VE
Exclusive OR Register to Register 8-222
EXCLUSIVE OR to A-Register 8-219
EXCLUSIVE OR to AQ-Register 8-220
EXCLUSIVE OR to Index Register \(n\) 8-226
EXCLUSIVE OR to Q-Register 8-221
EXCLUSIVE OR to Storage with A-Register 8-223
EXCLUSIVE OR to Storage with Index Register n 8-225
EXCLUSIVE OR to Storage with Q-Register 8-224

EXECUTE
Execute (XEC) 8-637
Execute Double 8-639
```

EXECUTE (cont)
Execute Instructions 7-67
EXPANSION
binary expansion 2-8
EXPONENT
Add to Exponent Register 8-41
exponent 2-5
EXFONENT ACCUMULATOR QUOTIENT
REGISTER (EAQ) 4-5
Exponent overflow 4-9
EXPONENT REGISTER (E) 4-5
Exponent underflow 4-9
hexadecimal exponent mode 4-12
Load Exponent Register 8-312
Store Exponent Register 8-548
Transfer On Exponent Overflow 8-587
Transfer On Exponent Underflow
8-589
EXPRESSIONS
Boolean Expressions 7-13
Evaluation of Boolean Expressions
7-13
EXTENDED
Add Using Three Decimal Operands
Extended 8-36
Add Using Two Decimal Operands
Extended 8-28
Compare Numeric Extended 8-151
Divide Using Three Decimal Operands
Extended 8-205
Divide Using Two Decimal Operands
Extended 8-198
Extended Descriptor 3-12
Extended Descriptor With Working
Space Number 3-13
Extended Fault Register 4-40
Load Extended Address n 8-313
Move Numeric Edited Extended 8-393
Move Numeric Extended 8-395
Multiply Using Three Decimal
Operands Extended 8-363
Multiply Using Two Decimal Operands
Extended 8-357
Shrink for Extended Descriptors
8-294
Subtract Using Three Decimal
Operands Extended 8-484
Subtract Using Two Decimal Operands
Extended 8-479

```

F
F Variation 5-17

FACTOR
scaling factor 5-39, 8-34
Scaling factor 7-32

FAD
FAD 8-227

FAULT
Extended Fault Register 4-40
Fault Categories 6-4
Fault Priority 6-2
Fault Procedures 6-1
Fault Recognition 6-2
FAULT REGISTER FORMAT 4-36
Fault trap 5-14
Fault variation 5-17
Missing Page fault 5-71
SCU FAULT REGISTER 4-44
FAULTS
Command Faults 8-305
Faults And Interrupts 1-2
Hardware-Generated Faults 6-16
IC Values Stored on Faults and Interrupts 6-25
Illegal Procedure (IPR) Faults 8-305
Instruction-Generated Faults 6-4
Miscellaneous Faults 6-18
Mode Faults 6-17
Processor Faults By Fault Code 6-3
Program-Generated Faults 6-7
Virtual Memory-Generated Faults 6-10

FCMG
FCMG 8-228

FCMP
FCMP 8-229

FDI
FDI 8-230

FDV
FDV 8-232

FIELD
BOLR control field 8-163
bound field 8-277
```

FIELD (cont)
ES Instruction Adaress Field 5-49
flags field 3-8, 3-10, 3-11, 3-12
modifying the bound field 8-418
Multiword Modification Fieid 5-31,
7-24
Tag Field 5-2
Tag Field Modification ES 5-52
FIXED-POINT
Fixed-Point Arithmetic Instructions
7-3
FIXED-POINT INSTRUCTIONS 7-16
Fixed-point Instructions 7-65
Fixed-Point Numbers 2-3
Ranges Of Fixed-Point Numbers 2-4
FLAG
Blank-when-zero flag 7-43
Data Stack Clear Flag (DSCF) 4-19
Edit Flags 7-42
End suppression flag 7-42
flags field 3-8, 3-10, 3-11, 3-12
Safe Store Bypass Flag (SSBF) 4-19
Sign flag 7-43
Zero flag 7-43
FLAGS
Set Pointer Compare Flags Off 8-518
FLD
FLD 8-234

```
```

FLOATABLE

```
FLOATABLE
    FLOATABLE CODE 5-27
    FLOATABLE CODE 5-27
FLOATING
    Double-Precision Floating Add 8-168
    Double-Precision Floating Compare
        8-170
    Double-Precision Floating Compare
        Magnitude 8-169
    Double-Precision Floating Divide
        8-173
    Double-Precision Floating Divide
        Inverted 8-171
    Double-Precision Floating Load
        8-175
    Double-Precision Floating Load
        Positive 8-176
    Double-Precision Floating Nultiply
        8-177
```

FLOATING (cont)
Double-Precision Floating Round 8-178
Double-Precision Floating Store 8-181
Double-Precision Floating Store Rounded 8-182
Double-Precision Floating Subtract 8-179
Double-Precision Floating Subtract Inverted 8-180
Double-Precision Unnormalized Floating Add 8-193
Double-Precision Unnormalized Floating Multiply 8-194
Double-Precision Unnormalized Floating Subtract 8-195
End Floating Suppression 7-44
Floating Add 8-227
Floating Compare 8-229
Floating Compare Magnitude 8 -228
Floating Divide 8-232
Floating Divide Inverted 8-230
Floating Load 8-234
Floating Load Positive 8-235
Floating Multiply 8-236
Floating Negate 8-237
Floating Normalize 8-238
Floating Round 8-240
Floating Set Zero and Negative Indicators from Storage 8-247
Floating Store 8-244
Floating Store Rounded 8-245
Floating Subtract 8-242
Floating Subtract Inverted 8-243
Floating Truncate Fraction 8-248
Move with Floating Currency Symbol Insertion 7-48
Move with Floating Sign Insertion 7-50
Quadruple-Floating Add 8-422
Quadruple-Floating Load 8-424
Quadruple-Precision Floating Multiply 8-425
Quadruple-Precision Floating Multiply with Double-Precision Operands 8-435
Quadruple-Precision Floating Store 8-429
Quadruple-Precision Floating Store Rounded 8-430
Quadruple-Precision Floating Subtract 8-427

```
FLOATING (cont)
    Unnormalized Floating Add 8-632
    Unnormalized Floating Multiply
        8-634
    Unnormalized Floating Subtract
        8-635
    Unnormalized Floating Truncate
        Fraction 8-636
FLOATI NG-POINT
    Floating-Point Arithmetic
        Instructions 7-4
    Floating-Point Decimal Numbers 2-10
    FLOATI NG-POINT INSTRUCTIONS 7-20
    Floating-Point Numbers 2-5
    Hexadecimal Floating-Point Numbers
        2-5
    Normalized Floating-Point Numbers
        2-7
    Quadruple-Precision Floating-Point
        Instructions 7-4
    Ranges of Binary Floating-Point
        Numbers 2-7
FLOWCHART
    Address Modification Flowchart 5-26
FLP
    FLP 8-235
FMP
    FMP 8-236
FNEG
    FNEG 8-237
FNO
    FNO 8-238
FORMAT
    ALPHANUMERIC OPERAND DESCRIPTOR
        FORMAT 7-26
    BIT STRING OPERAND DESCRIPTOR FORMAT
        7-35
    FAULT REGISTER FORMAT 4-36
    FORMAT OF INSTRUCTION DESCRIPTION
        8-1
    Indirect Word Format 5-16
    INSTRUCTION WORD FORMATS 8-7
    NUMERIC OPERAND DESCRIPTOR FORMAT
        7-31
    OPERAND DESCRIPTOR INDIRECT POINTER
        FORMAT 7-25
FORMAT (cont)
Page Table Base Word (PBW) Format 5-69
Page Table Directory Word (PTDW) Format 5-68
Page Table Word (PTW) Format 5-70
FORMATS
Bit Formats 2-1
FOUR-STAGE
Four-stage pipeline 1-2
FRACTION
Divide Fraction 8-208
Floating Truncate Fraction 8-248
Multiply Fraction 8-365
Unnormalized Floating Truncate Fraction 8-636
FRACTIONAL
Binary Representation of Fractional Values 2-8
fractional mantissa 2-5
FRAMED
framed stack space 8-104
FRD
FRD 8-240
FREE
free running clock 4-12
FSB
FSB 8-242
FSBI
FSBI 8-243
FST
FST 8-244
FSTR
FSTR 8-245
FSZN
FSZN 8-247
FTR
FTR 8-248, 8-636
```

```
GATE
    Gate Synchronize 8-575
GCLIMB
    GCLIMB 8-125
        8-125
GENERAL
    General Description * 3-1
GENERAL INDEX REGISTERS
    General Index Registers (GXn) 4-7
GENERATED
    Hardware-Generated Faults 6-16
    Instruction-Generated Faults 6-4
    Program-Generated Faults 6-7
    Virtual Memory-Generated Faults
        6-10
GENERATION
    Effective Address Generation 5-51
    ES Mode Address Generation 5-49
    NS Mode Address Generation 5-1
    Virtual Address Generation (ES)
        5-64
    Virtual Address Generation, Super
        Descriptor 5-6l
GLDD
    GLDD 8-249
GLLS
    GLLS 8-250
GLRL
    GLRL 8-252
GLRS
    GLRS 8-254
GLS
    GLS 8-256
GRAY-TO-BI NARY
    Gray-to-Binary 7-67, 8-263
```


## GRL

```
GRL 8-258
GRS
GRS \(8-260\)
```


## GSTD

```
GSTD 8-262
```


## GTB

$$
\text { GTB } \quad 8-263
$$

GXN
General Index Registers (GXn) 4-7
GYn Left Shift 8-256
GXn Long Left Shift 8-250
GXn Long Right Logic 8-252
GXn Long Right Shift 8-254
GXn Register In R Modification 5-50
GXn Right Logic 8-258
GXn Right Shift 8-260
Load Double to GXn 8-249
Multiply Gxn 8-370
Store Double from GXn 8-262
HARDWARE
hardware rounding option 7-7
Hardware-Generated Faults 6-16
HEXADECI MAL
hexadecimal exponent mode 4-12
Hexadecimal Floating-Point Numbers 2-5

HI GH
(HWMR) 4-24
High Water Mark Register 8-109
HISTORY
History Register 4-49
History Registers 4-41
HOUSEKEEPI NG
housekeeping bit 7-59
housekeeping pages 3-7
I
I 5-14
I Variation 5-19
Indirect (I) variation 5-19
I/O
Connect I/O Channel 8-92
IC
IC Modification ES 5-54
IC Values Stored on Faults and
Interrupts 6-25
INSTRUCTION COUNTER (IC) 4-13

```
IC (cont)
    Loading the Instruction Counter (IC)
        8-112
ICLIMB
    ICLIMB (Inward CLIMB) - 00 8-101
ID
    ID 5-14
    ID - Indirect Operand Descriptor
        5-32, 7-24
    ID Variation 5-20
    ID variation 5-21
ID REGISTER
    Read Memory ID Register 8-443
    Set Memory ID Register 8-516
IDC
    IDC Variation 5-22
IDENTITY
    INSTRUCTION SEGMENT IDENTITY
        REGISTER - SEGID (IS) 4-18
    SEGMENT IDENTITY REGISTERS (SEGIDN)
        4-17
IGN
    IGN 7-45
I GNORE
    Ignore Source Characters 7-45
ILLEGAL
    Illegal Modification 8-7
    Illegal Procedure (IPR) Faults
        8-305
    System Controller Illegal Action
        Codes 4-36, 4-38
IMR
    Interrupt Mask Register 4-35
I MX
    CPU SCU IMX 3-1
I NCREMENT
    Decrement Address, Increment Tally
        (T) 5-21
    Decrement Address, Increment Tally,
        and Continue 5-23
    Decrement Address, Increment Tally,
        and Continue (T) 5-21
```

I NDEX (cont)
Subtract Stored from Index Register n 8-530
Transfer And Set Index Register $n$ 8-623

I NDEXI NG
indirect addressing and indexing 5-9
second-level indexing 5-27
Second-Level Indexing 7-8
INDICATOR
Carry indicator 2-4
Indicator Register 2-5
INDICATOR REGISTER (IR) 4-8
Load Indicator Register 8-315
Master Mode bit in the Indicator Register 1-6
Negative Indicator 4-8
Parity Indicator 8-7
Set Zero and Negative Indicators from Storage 8-576
Set Zero and Negative Indicators from Storage and Clear 8-577
Set Zero and Truncation Indicators with Bit Strings Left 8-578
Set Zero and Truncation Indicators with Bit Strings Right 8-581
Store Indicator Register 8-549
Transfer on Tally Runout Indicator OFF 8-625
Transfer On Tally Runout Indicator ON 8-627
Transfer On Truncation Indicator OFF 8-614
Transfer On Truncation Indicator ON 8-617

I NDI RECT
Character indirect 5-14
Character Indirect (CI) variation 5-17
ID - Indirect Operand Descriptor 5-32, 7-24
Indirect 5-14
Indirect (I) variation 5-19
indirect addressing 5-7
indirect addressing and indexing 5-9
indirect chain 5-59
Indirect Then Register (IR) 5-1
Indirect Then Tally (IT) 5-1

INDIRECT (cont)
Indirect Word mes-40
Indirect Word Format 5-16
NS Indirect Addressing 5-1
NS Indirect Then Register (IR) 5-9
NS Indirect Then Tally (IT) 5-13
NS REGISTER THEN INDIRETT (RI) 5-7
OPERAND DESCRI PTOR INDIRECT POINTER FORMAT 7-25
Operand Descriptors and Indirect Pointers 7-25
Register then Indirect (RI) 5-1
INSA
INSA 7-45
I NSB
INSB 7-46
I NSERT
Insert Asterisk on Suppression 7-45
Insert Blank on Suppression 7-46
Insert On Negative 7-47
Insert On Positive 7-47
Insert Table Entry One Multiple 7-46

INSERTION
Edit Insertion Table 7-39
Move with Floating Currency Symbol Insertion 7-48
Move with Floating Sign Insertion 7-50

I NSM
INSM 7-46
INSN
INSN 7-47
INSP
INSP 7-47
INSTRUCTION
ES Instruction Address Field 5-49
INSTRUCTION COUNTER (IC) 4-13
INSTRUCTION SEGMENT IDENTITY
REGISTER - SEGID (IS) 4-18
INSTRUCTION SEGMENT REGISTER (ISR) 4-15
Instruction-Generated Faults 6-4
Multiword Instruction Interrupts 6-24

```
I NSTRUCTION (cont)
    Store Instruction Counter Plus 1
        8-538
    Store Instruction Counter Plus 2
        8-539
I NSTRUCTI ONS
    Address Register Instructions 7-2
    ADDRESS REGISTER INSTRUCTIONS 7-9
    Address Register Special Arithmetic
        Instructions 8-10
    Alphanumeric Instructions 7-25
    Arithmetic Instructions 7-37
    Bit string instructions 7-6
    Bit String Instructions 7-34
    Bit Strings and Index Table of
        Translate Instruction 5-85
    Boolean Operation Instructions 7-13
    buffer instructions l-l
    Character Move to/from Register
        Instructions 7-28
    Character Move To/From Register
        Instructions 8-11
    COMMON ATTRIBUTES OF INSTRUCTIONS
        8-7
    Conversion instructions 7-6
    Data Conversion Instructions 7-36
    Data Movement Instructions 7-2
    Data Shifting Instructions 7-3
    Descriptor for Character Move
        Instructions 7-29
    DESCRIPTOR REGISTER INSTRUCTIONS
        7-58
    Effective Address to Register
        Instructions 7-3
    ES Mode Instructions 7-62
    Execute Instructions 7-67
    Fixed-Point Arithmetic Instructions
        7-3
    FIXED-POINT INSTRUCTIONS 7-16
    Fixed-point Instructions 7-65
    Floating-Point Arithmetic
        Instructions 7-4
    FLOATING-POINT INSTRUCTIONS 7-20
    FORMAT OF INSTRUCTION DESCRIPTION
        8-1
    Instruction Address Procedure 5-59
    INSTRUCTION WORD FORMATS 8-7
    MACHINE INSTRUCTIONS 7-1
    MICRO OPERATIONS FOR EDIT
        INSTRUCTIONS MVE AND MVNE 7-38
    Miscellaneous Operations 7-67
```

INSTRUCTIONS (cont)
Multiword Instruction Capabilities 7-7
MULTI WORD INSTRUCTIONS 7-23
Multiword Instructions 8-9
Numeric instructions 7-6
Numeric Instructions 7-30
POINTER REGISTER INSTRUCTIONS 7-58
PRIVILEGED INSTRUCTIONS 7-59
Privileged Master Mode Instructions 7-5
Quadruple-Precision Instructions 7-22
Register to register Instructions 7-62, 8-12
Repeat Instructions 7-68
SINGLE-WORD INSTRUCTIONS 7-1
Single-Word Instructions 8-7
Special Address Register Instructions 7-12
Transfer Instructions 7-66
Virtual Memory Instructions 7-58
INTEGER
Divide Integer 8-185
Multiply Integer 8-372
INTERDOMAIN
interdomain references 8-97
INTERLEAVI NG
address interleaving 3-1
INTERNAL
internal offset 3-17
I NTERRUPT
Delay Until Interrupt Signal 8-184
Interrupt Mask Register 4-35
Interrupt Procedures 6-23
interrupt program execution 1-1
Load Interrupt Mask Register 8-336
Read Interrupt Mask Register 8-441
Read Interrupt Word Pair 8-442
Set Interrupt Word Pair 8-515

## INTERRUPTS

Faults And Interrupts 1-2
IC Values Stored on Faults and Interrupts 6-25
Inward CLIMB Interrupts 6-24
Multiword Instruction Interrupts 6-24

```
INTERRUPTS (cont)
    SYSTEM CONTROLLER INTERRUPTS 6-23
INTERVAL
    Interval Timer 1-8
I NVERTED
    Double-Precision Floating Subtract
        Inverted 8-180
    Floating Subtract Inverted 8-243
INWARD
    ICLIMB (Inward CLIMB) - 00 8-101
    Inward CLIMB Interrupts 6-24
IPR
    Illegal Procedure (IPR) Faults
                8-305
IR
    INDICATOR REGISTER (IR) 4-8
    Indirect Then Register (IR) 5-1
    NS Indirect Then Register (IR) 5-9
IR-TYPE
    Use of IR-type modification 5-11
IS
    INSTRUCTION SEGMENT IDENTI TY
        REGISTER - SEGID (IS) 4-18
I SR
    INSTRUCTION SEGMENT REGISTER (ISR)
        4-15
    Loading the Instruction Segment
        Register (ISR) 8-112
IT
    Indirect Then Tally (IT) 5-1
    NS Indirect Then Tally (IT) 5-13
    variations under IT modification
        5-13
    Variations Under IT Modification
                5-17
LAREG
    LAREG 8-265
LARN
    LARn 8-264
```

LDAS
LDAS 8-277

```
LDE
    LDE 8-312
LDEAN
    LDEAN 8-313
LDI
    LDI 8-315
LDO
    LDO 4-19, 8-317
LDPN
    LDPn 8-319
LDPR
    LDPR 8-325
LDPS
    LDPS 8-326
LDQ
    LDQ 8-328
LDRR
    LDRR 8-329
LDSS
    LDSS 4-22, 8-330
LDT
    LDT 4-13, 8-332
LDWS
    LDWS 4-21, 8-333
LDXN
    LDXn 8-335
LEFT
    GXn Left Shift 8-256
    GXn Long Left Shift 8-250
LENGTH
    Load Pointers and Lengths 8-341
    RL - Register or Length 5-32, 7-24
    Store Pointers and Lengths 8-520
    translation table length 8-401
LIMITS
    Compare with Limits 8-167
```

LIMR
LIMR 8-336
LINK
Repeat Link 8-454
LI NKAGE
Linkage Base 3-15
LINKAGE SEGMENT REGISTER (LSR) 4-15
LINKING
Dynamic Linking Descriptor 3-15
LI TERALS
Literals 2-3
LLR
LLR 8-338
LLS
LLS 8-339

LOAD
Double-Precision Floating Load 8-175
Double-Precision Floating Load Positive 8-176
Floating Load 8-234
Floating Load Positive 8-235
Load A-Register 8-274
Load A-Register and Clear 8-275
Load Address Register n 8-264
Load Address Registers 8-265
Load AQ-Register 8-276
Load Argument Stack Register 8-277
Load Central Processor Register 8-270
Load Complement into A-Register 8-267
Load Complement into $A Q$-Register 8-268
Load Complement into Index Register n 8-273
Load Complement into Q-Register 8-272
Load Complement Register from Register 8-279
Load Connect Table Register 8-269
Load Data Stack Address Register 8-309
Load Data Stack Descriptor Register 8-310
Load Descriptor Register n 8-280

```
LOAD (cont)
    Load Double Register to Register
        Pair 8-308
    Load Double to GXn 8-249
    Load Exponent Register 8-312
    Load Extended Address n 8-313
    Load Index Register n from Lower
        8-347
    Load Index Register n from Upper
        8-335
    Load Indicator Register 8-315
    Load Interrupt Mask Register 8-336
    Load Option Register 8-317
    Load Page Table Directory Base
        Register 8-340
    Load Parameter Segment Register
        8-326
    Load Pointer Register n 8-319
    Load Pointers and Lengths 8-341
    Load Positive Register to Register
        8-325
    Load Q-Register 8-328
    Load Register from Register 8-329
    Load Registers 8-342
    Load Reserve Memory Base 8-345
    Load Safe Store Register 8-330
    Load Table Entry 7-48
    Load Timer Register 8-332
    Load Working Space Registers 8-333
    Quadruple-Floating Load 8-424
LOCATING
    Locating New Bound for Shrink 8-300
LOCATION
    Entry Location 3-14
    Location relative to base 3-1l
LOGIC
    GXn Long Right Logic 8-252
    GXn Right Logic 8-258
    logic operations 2-4
    logical operations 7-2, 7-13
    processor logic circuitry 8-42l
LOGICAL
    A-Register Right Logical Shift 8-64
    Add Logical Register to Register
        8-46
    Add Logical to A-Register 8-43
    Add Logical to AQ-Register 8-44
    Add Logical to Index Register n
        8-47
```

LOGICAL (cont)
Add Logical to Q-Register 8-45
Long Right Logical Shift 8-344
Q-Register Right Logical Shift 8-433
Subtract Logical from A-Register 8-490
Subtract Logical from AQ-Register 8-491
Subtract Logical from Index Register n 8-494
Subtract Logical from Q-Register 8-492
Subtract Logical Register from Register 8-493

LONG
GXn Long Left Shift 8-250
GXn Long Right Logic 8-252
GXn Long Right Shift 8-254
Long Left Rotate 8-338
Long Left Shift 8-339
Long Right Logical Shift 8-344
Long Right Shift 8-346
Negate Long (AQ-Register) 8-408
LOOK-ASIDE
Translation look-aside buffer 5-71
LOW
Add Low to AQ-Register 8-42
Lower Operand Register (LOW) 4-6
LOWER
Load Index Register n from Lower 8-347
Lower Operand Register (LOW) 4-6
NS Direct Lower (DL) 5-4
Store Index Register $n$ in Lower 8-574

LOWER-BOUND
lower-bound check 5-85
LPDBR
LPDBR 8-340
LPL
LPL 8-341
LPRL
LCPR 8-270

LREG
LREG 5-84, 8-342
LRL
LRL 8-344
LRMB
LRMB 8-345
LRS
LRS 8-346
LSR
LI NKAGE SEGMENT REGISTER (LSR) 4-15
Loading the Linkage Segment Register (LSR) 8-112

LTE
LTE 7-48
LTRAS
GCLIMB (Lateral Transfer LTRAS) - 10 8-125
Lateral Transfer - LTRAS 8-125
LXLN
LXLn 8 -347
MACHI NE
MACHINE INSTRUCTIONS 7-1
Machine Word 2-1
MAGNI TUDE
Compare Magnitude 8-134
sign and magnitude operands 7-30
MAI LBOX
Standard I/O Mailbox 8-94
MANTISSA
fractional mantissa 2-5
MAP
Micro Operation Code Assignment Map 7-57
Operation Code Map (Bit $27=0$ ) A-2
Operation Code Map (Bit $27=1$ ) A-4
MAPPI NG
Mapping The Virtual Address To A Real Address 5-71

MARK
(HWMR) 4-24
High Water Mark Register 8-109
MASK
Interrupt Mask Register 4-35
Load Interrupt Mask Register 8-336
Overflow mask 4-10
Parity mask 4-11
Read Interrupt Mask Register 8-441
Scan with Mask 8-504
Scan with Mask in Reverse 8-507
MASKED
Compare Masked 8-135
MASTER
Master mode 1-4
master mode bit 7-59
Master Mode bit in the Indicator
Register 1-6
Master Mode Entry 8-352
Privileged Master mode 1-4
Privileged Master Mode Instructions 7-5

MEMORY
Clear Associative Memory Pages 8-84
CONTROL 5-82
Load Reserve Memory Base 8-345
Memory Error Status Register 4-51
Memory paging 5-68
memory protection 1-1
Move to Memory 8-375, 8-377
Read Memory ID Register 8-443
Read Memory Register 8-444
Reserve Memory Base Register 4-43
Reserved memory space 1-8
Set Memory ID Register 8-516
Virtual Memory 3-1
Virtual Memory Addressing 5-57
Virtual Memory Instructions 7-58
Virtual Memory-Generated Faults 6-10

MEMORY REGISTER
Set Memory Register 8-517
MFLC
MFLC 7-48
MFLS
MFLS 7-50

```
MI CRO
    Ecited Move Micro Operations 7-6
    Micro Operation Code Assignment Map
        7-57
    Micro Operation Sequence 7-38
    Micro Operations 7-42
    MICRO OPERATIONS FOR EDIT
        INSTRUCTIONS MVE AND MVNE 7-38
    Terminating Micro Operarions 7-57
MINUS
    Transfer On Minus 8-591
    Transfer On Minus Or Zero 8-593
MI SCELLANEOUS
    Miscellaneous Faults 6-18
    Miscellaneous Operations 7-67
MISSING
    Missing Page fault 5-71
MLR
    MLR 8-348
MME
    MME 8-352
MNEMONIC
    mnemonic code 8-1
MNEMONICS
    valid mnemonics for address
        modification 5-2
MODE
    ADDRESSING MODES 1-7
    CPU Mode Register 4-26, 4-28
    ES Extended Mode 1-6
    ES Mode Address Generation 5-49
    ES Mode Instructions 7-62
    hexadecimal exponent mode 4-12
    Master mode 1-4
    master mode bit 7-59
    Master Mode bit in the Indicator
        Register l-6
    Master Mode Entry 8-352
    Mode Faults 6-17
    NS Mode Address Generation 5-1
    NS Non-Extended Mode 1-6
    Privileged Master mode l-4
    Privileged Master Mode Instructions
        7-5
    Processor Mode Determinants 1-5
```

MODE (cont)
Processor Modes of Operation 1-4
Slave mode 1-4
Virtual Paging Mode 1-7
MODEL
Read Processor Model Characteristics
8-470
MODI FICATI ON
ADDRESS MODIFICATION AND DEVELOPMENT
5-1
Address Modification Features 5-1
Address Modification Flowchart 5-26
ADDRESS MODIFICATION OCTAL CODES
5-25
Address Modification with Address
Register 5-27
direct operand address modification
5-4
DU/DL Modification (ES) 5-55
ES A/Q/GXn Modification 5-52
ES Address Modification with AR
5-50
ES Address Modification with no AR
5-49
IC Modification ES 5-54
Illegal Modification 8-7
Multiword Adcress Modification 5-30
Multiword Modification Field 5-31,
7-24
NS Basic Modification 5-1
Operand Descriptor Modification (ES)
5-55
Single-Word Address Modification
5-27
Tag Field Modification ES 5-52
Types of Address Modification 5-3
Use of IR-type modification 5-11
valid mnemonics for address
modification 5-2
variations under IT modification
5-13
Variations Under IT Modification
5-17
MODI FI ER
tag modifier (tm) 5-2
MOP
MOP 7-42

MORS
MORS 7-52
MOVE
Character Move To/From Register Instructions 8-11
Data Movement 7-7
Data Movement Instructions 7-2
Edited Move Micro Operations 7-6
Move Alphanumeric Edited 8-380
Move Alphanumeric Left to Right 8-348
Move Alphanumeric Right to Left 8-373
Move Alphanumeric with Translation 8-400
Move and OR Sign 7-52
Move and Set Sign 7-53
Move Numeric 8-385
Move Numeric Edited 8-389
Move Numeric Edited Extended 8-393
Move Numeric Extended 8-395
Move Source Characters 7-54
Move to Memory 8-375, 8-377
Move with Floating Currency Symbol Insertion 7-48
Move with Floating Sign Insertion 7-50
Move with Zero Suppression and Asterisk Replacement 7-54
Move with Zero Suppression and Blank Replacement 7-55

MP2D
MP2D 8-354
MP2DX
MP2DX $\quad 8-357$
MP3D
MP3D 8-359
MP3DX
MP3DX 8-363
MPF
MPF instruction 8-365
MPRR
MPRR 8-366
MPRS
MPRS 8-368

MPX
MPX 8-370
MPY
$\begin{array}{ll}\text { MPY } & 8-372\end{array}$
MRL
MRL $\quad 8-373$
MSES
MSES 7-53
MTM
MTM 8-375
MTR
MTR 8-377
MULTIPLE
Insert Table Entry One Multiple 7-46

MULTI PLICATI ON
multiplication 7-3
MULTI PLY
Double-Precision Floating Multiply 8-177
Double-Precision Unnormalized Floating Multiply 8-194
Floating Multiply 8-236
Multiply Fraction 8-365
Multiply Gxn 8-370
Nultiply Integer 8-372
Multiply Register Pair by Register by Register 8-366
Multiply Single Register by Register 8-368
Multiply Using Three Decimal Operands 8-359
Multiply Using Three Decimal Operands Extended 8-363
Multiply Using Two Decimal Operands 8-354
Multiply Using Two Decimal Operands Extended 8-357
Quadruple-Precision Floating Multiply 8-425
Unnormalized Floating Multiply 8-634

```
MULTIPLY WITH DOUBLE-PRECISION
OPERANDS
    Quadruple-Precision Floating
        Multiply with Double-Precision
        Operands 8-435
MULTI WORD
    Multiword Adaress Modification 5-30
    Multiword Instruction Capabilities
        7-7
    Multiword Instruction Interrupts
        6-24
    MULTIWORD INSTRUCTIONS 7-23
    Multiword Instructions 8-9
    Multiword Modification Field 5-31,
        7-24
MVC
    MVC 7-54
MVE
    ALPHANUMERIC EDIT (MVE) 7-41
    MICRO OPERATIONS FOR EDIT
        INSTRUCTIONS MVE AND MVNE 7-38
    MVE 8-380
    MVNE, MVNEX and NVE Differences
        7-40
MVN
    MVN 8-385
MVNE
    MICRO OPERATIONS FOR EDIT
        INSTRUCTIONS MVE AND MVNE 7-38
    MVNE 8-389
    MVNE, MVNEX and MVE Differences
        7-40
    NUMERIC EDIT (MVNE And MVNEX) 7-40
MVNEX
    MVNE, MVNEX and MVE Differences
        7-40
    MVNEX 8-393
    NUMERIC EDIT (MVNE And MVNEX) 7-40
MVNX
    MVNX 8-395
MVT
    MVT 8-400
MVZA
    MVZA 7-54
```

MVZB
MVZB 7-55
NARN
NARn $8-405$

## NDSC

NDSC pseudo-operation 7-33
NDSC4
NDSC4 - Packed decimal numeric descriptor 5-37

NDSC9
NDSC9 - ASCII numeric descriptor 5-37

NEG
NEG 8-407
NEGATE
Floating Negate 8-237
Negate (A-Register) 8-407
Negate Long (AQ-Register) 8-408
NEGATI VE
Floating Set Zero and Negative Indicators from Storage 8-247
Insert On Negative 7-47
Negative Indicator 4-8
Set Zero and Negative Indicators from Storage 8-576
Set Zero and Negative Indicators from Storage and Clear 8-577

NEGL
NEGL 8-408
NON-EXTENDED
ES Extended Mode 1-6
NS Non-Extended Mode 1-6
NONHOUSEKEEPI NG
nonhousekeeping pages 3-6
NONZERO
Transfer on Nonzero 8-598 Transfer On Plus And Nonzero 8-604

NOP
No Operation 8-409
NOP 8-409

```
NORMALIZE
    Floating Normalize 8-238
NOT
    Comparative NOT AND with A-Register
        8-158
    Comparative NOT AND with AQ-Register
        8-159
    Comparative NOT AND with Index
        Register n 8-161
    Comparative NOT AND with Q-Register
        8-160
NS
    indirect addressing 5-7
    NS Basic Modification 5-1
    NS Direct Lower (DL) 5-4
    NS Direct Upper (DU) 5-4
    NS ES Segmentation Modes 5-1
    NS Indirect Addressing 5-1
    NS Indirect Then Register (IR) 5-9
    NS Indirect Then Tally (IT) 5-13
    NS Mode Address Generation 5-1
    NS REGISTER THEN INDIRECT (RI) 5-7
    Virtual Address Generation (NS)
        5-59
NUMBER
    CPU Number Register 4-34
NUMBERING
    Position Numbering 2-1
NUMBERS
    Floating-Point Decimal Numbers 2-10
    Quadruple-precision format 2-6
NUMERIC
    Address Register n to Numeric
        Descriptor 8-65
    Alphanumeric/Numeric Address
        Preparation 5-44
    Compare Numeric 8-148
    Compare Numeric Extended 8-151
    Move Numeric 8-385
    Move Numeric Edited 8-389
    Move Numeric Edited Extended 8-393
    Move Numeric Extended 8-395
    NDSC4 - Packed decimal numeric
        descriptor 5-37
    NDSC9 - ASCII numeric descriptor
        5-37
```

```
OPTION
    copy option 8-319
    hardware rounding option 7-7
    Load Option Register 8-317
    OPTION REGISTER (OR) 4-19
    Store Option Register 8-551
OR
    Exclusive OR Register to Register
        8-222
    EXCLUSIVE OR to A-Register 8-219
    EXCLUSIVE OR to AQ-Register 8-220
    EXCLUSIVE OR to Index Register n
        8-226
    EXCLUSIVE OR to Q-Register 8-221
    EXCLUSIVE OR to Storage with
        A-Register 8-223
    EXCLUSIVE OR to Storage with Index
        Register n 8-225
    EXCLUSIVE OR to Storage with
        Q-Register 8-224
    Move and OR Sign 7-52
    OPTION REGISTER (OR) 4-19
    OR Register to Register 8-413
    OR to A-Register 8-410
    OR to AQ-Register 8-411
    OR to Index Register n 8-417
    OR to Q-Register 8-412
    OR to Storage from A-Register 8-414
    OR to Storage from Q-Register 8-415
    RL - Register or Length 5-32, 7-24
ORA
    ORA 8-410
ORAQ
    ORAQ 8-411
ORQ
    ORQ 8-412
ORR
    ODRR 8-413
ORSA
    ORSA 8-414
ORSQ
    ORSQ 8-415
```


## ORSXN

```
ORSXn 8-416
```

ORXN
ORXn $\quad 8-417$
OUTPUT
9-bit output 7-30
output sign 2-10
OUTWARD
OCLIMB (Outward CLIMB) - 01 8-121
Outward CLIMB 8-121
OVERFLOW
Exponent overflow 4-9
Overflow mask 4-10
Transfer On Exponent Overflow 8-587
Transfer On Overflow 8-600
OVERPUNCHED
character codes for ASCII and EBCDIC overpunched sign 8-397

PACKED
ADSC4 - Packed decimal alphanumeric descriptor 5-36
NDSC4 - Packed decimal numeric descriptor 5-37
Packed Decimal 2-2
Packed Decimal (4-bit) 2-9
PAGE
Clear Associative Memory Pages 8-84
Dense Page Table 5-72
housekeeping pages 3-7
Layout of Segments on Pages 3-5
Load Page Table Directory Base Register 8-340
Locating the page table directory word 5-72
Missing Page fault 5-71
nonhousekeeping pages 3-6
Page Directory Base Register (PDBR) 1-7
PAGE DIRECTORY BASE REGISTER (PDBR) 4-26
Page Table Base Register (PDBR) 5-72
Page Table Base Word (PBW) Format 5-69
page table directory 3-2
Page Table Directory Word 5-72
Page Table Directory Word (PTDW) Format 5-68
Page Table word (PTW) Format 5-70

```
PAGE (cont)
    Page Tables 3-2
    Store Page Table Directory Base
        Register 8-519
PAGE TABLE
    Paging 5-68
PAGES
    Working Spaces and Pages 3-2
PAGING
    Memory paging 5-68
    Paging 5-68
    Virtual Paging Mode 1-7
PAIR
    Load Double Register to Register
        Pair 8-308
    Multiply Register Pair by Register
        by Register 8-366
PARAMETER
    Load Parameter Segment Register
        8-326
    PARAMETER STACK REGISTER (PSR) 4-23
    Store Parameter Segment Register
        8-556
PARITY
    parity error 4-10
    Parity Indicator 8-7
    Parity mask 4-1l
PAS
    PAS 8-418
PATROL
    Patrol (Online Processor Activity
        Testing) l-4
    Run PATROL 8-445
PATTERN
    replicate a pattern across a string
        8-350
PBW
    Paging 5-68
PDBR
    Page Directory Base Register (PDBR)
        1-7
```

| PRIVILEGED (cont) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\underset{\substack{\text { Privileged }}}{\text { Master Mode }}$ Instructions |  |  |  |  |
| PRN |  |  |  |  |
| POINTER REGISTERS (PRn) 4-19 |  |  |  |  |
| PROCEDURES |  |  |  |  |
| Fault Procedures 6-1 |  |  |  |  |
| Interrupt Procedures 6-23 |  |  |  |  |
| PROCESS |  |  |  |  |
| Address Translation Process 5-68 |  |  |  |  |
| PROCESSING <br> processing of scattered data 5-22 processing of tabular data 5-13 processing tabular operands 5-20 |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| PROCESSOR |  |  |  |  |
| DPS 90 1-1 |  |  |  |  |
| Four-stage pipeline 1-2 |  |  |  |  |
| Load Central Processor Register 8-270 |  |  |  |  |
| PROCESSOR ACCESSIBLE REGISTERS 4-1 |  |  |  |  |
| Processor Accessible Registers 4-2 |  |  |  |  |
| Processor Features 1-1 |  |  |  |  |
|  |  |  |  |  |
| Processor Mode Determinants 1-5 |  |  |  |  |
| Processor Modes of Operation 1-4 |  |  |  |  |
| Read Processor Model Characteristics 8-470 |  |  |  |  |
| PROGRAM |  |  |  |  |
| Program-Generated Faults 6-7 |  |  |  |  |
| PROTECTION memory protection 1-1 |  |  |  |  |
|  |  |  |  |  |
| PSEUDO-OPERATI ON |  |  |  |  |
| BDSC pseudo-operation 7-35 |  |  |  |  |
| NDSC pseudo-operation 7-33 |  |  |  |  |
| PSR |  |  |  |  |
| PARAMETER STACK REGISTER (PSR) 4-23 |  |  |  |  |
| PSR Generation 8-112 |  |  |  |  |
| PTDW |  |  |  |  |
| PTDW 5-72 |  |  |  |  |
| PTWAM |  |  |  |  |
| Store PTWAM Directory Word 8-555 |  |  |  |  |
|  |  |  |  |  |

PULSI
PULSI 8-420
PULS2
PULS2 $8-421$
PULSE-ONE
Pulse One 8-420
PULSE-TWO
Pulse Two 8-421
Q-REGISTER
Add Logical to Q-Register 8-45
Add to Q-Register 8-48
Add To Storage From Q-Register 8-68
Add with Carry to Q-Register 8-73
AND to Q-Register 8-55
AND to Storage from Q-Register 8-58
Comparative AND with $Q$-Register 8-89
Comparative NOT AND with Q-Register 8-160
Compare with Q-Register 8-153
Effective Address to $Q$-Register 8-213
EXCLUSIVE OR to Q-Register 8-221
EXCLUSIVE OR to Storage with Q-Register 8-224
Load Complement into Q-Register 8-272
Load Q-Register 8-328
OR to Q-Register 8-412
OR to Storage from Q-Register 8-415
Q-Register Left Rotate 8-431
Q-Register Left Shift 8-432
Q-Register Right Logical Shift 8-433
Q-Register Right Shift 8-434
QUOTI ENT REGISTER (Q) 4-4
Store 6-bit Characters of Q-Register 8-542
Store 9-bit Bytes of Q-Register 8-537
Store A Conditional 8-532
Store A Conditional on Q 8-533
Store Q-Register 8-558
Subtract from Q-Register 8-495
Subtract Logical from Q-Register 8-492
Subtract Stored from Q-Register 8-529

```
Q-REGI STER (cont)
    Subtract with Carry from Q-Register
        8-570
QFAD
    QFAD 8-422
QFLD
    QFLD 8-424
QFMP
    QFMP 8-425
QFSB
    QFSB 8-427
QFST
    QFST 8-429
QFSTR
    QFSTR 8-430
QLR
    QLR 8-431
QLS
        QLS 8-432
QRL
        QRI 8-433
QRS
        QRS 8-434
QSMP
        QSMP 8-435
QUADRUPLE-PRECISION
        Quadruple-Floating Add 8-422
        Quadruple-Floating Load 8-424
        Quadruple-Precision Floating
            Multiply 8-425
        Quadruple-Precision Floating
            Multiply with Double-Precision
            Operands 8-435
        Quadruple-Precision Floating Store
                8-429
        Quadruple-Precision Floating Store
                Rounded 8-430
        Quadruple-Precision Floating
                Subtract 8-427
        Quadruple-Precision Floating-Point
                Instructions 7-4
```

QUADRUPLE-PRECISION (cont)
Quadruple-precision format 2-6
Quadruple-Precision Instructions 7-22
Quadruple-precision value $2-7$
QUOTI ENT
EXPONENT ACCUMULATOR QUOTIENT REGISTER (EAQ) 4-5
QUOTIENT REGISTER (Q) 4-4

R
Register (R) 5-1, 5-3
RADIX
Radix conversion 7-7
RANGES
Decimal Number Ranges 2-11
RCW
RCW 8-437

READ
Read Connect Word Pair 8-437
Read Interrupt Mask Register 8-441
Read Interrupt Word Pair 8-442
Read Memory ID Register 8-443
Read Memory Register 8-444
Read Processor Model Characteristics 8-470
Read System Controller Register 8-468

REAL
Mapping The Virtual Address To A Real Address 5-71
Real Address 3-2
RECOGNI TI ON
Fault Recognition 6-2
REG
REG 5-32, 7-25
REGI STER
(HWMR) 4-24
ACCUMULATOR REGISTER (A) 4-3
ACCUMULATOR-QUOTI ENT REGISTER (AQ) 4-4
Add 4-Bit Displacement To Address Register 8-15

```
REGISTER (cont)
    Add 6-Bit Displacement To Address
        Register 8-17
    Add 9-Bit Displacement to Address
        Register 8-19
    Add Bit Displacement To Address
        Register 8-23
    Add Logical to Index Register n
        8-47
    Add Register to Register 8-49
    Add to Exponent Register 8-41
    Add to Index Register n 8-50
    Add To Storage From Index Register n
        8-69
    Add Word Displacement To Address
        Register 8-75
    Address Modification with Address
        Register 5-27
    Address Register Alter Contents
        7-10
    Address Register Instructions 7-2
    ADDRESS REGISTER INSTRUCTIONS 7-9
    Address Register n to Alphanumeric
        Descriptor 8-62
    Address Register n to Numeric
        Descriptor 8-65
    2.ddress Register Special Arithmetic
        Instructions 8-10
    Address Register Specifier 5-31,
        7-24
    ADDRESS REGISTERS (ARn) 4-13
    Address Trap Register 4-32
    Alphanumeric Descriptor To Address
        Register n 8-21
    AND to Index Register n 8-60
    AND to Storage from Index Register n
        8-59
    ARGUMENT STACK REGISTER (ASR) 4-23
    Calendar Clock Register 4-20
    Character Move to/from Register
        Instructions 7-28
    Character Move To/From Register
        Instructions 8-11
    Comparative AND with Index Register
        n 8-90
    Comparative NOT AND with Index
        Register n 8-161
    Compare with Index Register n 8-154
    Configuration Register Port
        Assignment 4-30
    CPU Mode Register 4-26, 4-28
    CPU Number Register 4-34
```

REGI STER (cont)
DATA STACK ADDRESS REGISTER (DSAR) 4-25
DATA STACK DESCRIPTOR REGISTER (DSDR) 4-25
DESCRIPTOR REGISTER INSTRUCTIONS 7-58
Displacement register 8-11
domain registers 3-4
Effective Address to Index Register n 8-214
Effective Address to Register Instructions 7-3
Effective Pointer To Pointer Register n 8-216
EXCLUSIVE OR to Index Register $n$ 8-226
EXCLUSIVE OR to Storage with Index Register n 8-225
EXPONENT ACCUMULATOR QUOTIENT REGI STER (EAQ) 4-5
EXPONENT REGISTER (E) 4-5
Extended Fault Register 4-40
FAULT REGISTER FORMAT 4-36
GXn Register In R Modification 5-50
High Water Mark Register 8-109
History Register 4-49
index register symbols 5-35
INDEX REGISTERS ( Xn ) 4-6
Indicator Register 2-5
INDICATOR REGISTER (IR) 4-8
Indirect Then Register (IR) 5-1
INSTRUCTION SEGMENT IDENTITY REGISTER - SEGID (IS) 4-18
INSTRUCTION SEGMENT REGISTER (ISR) 4-15
Interrupt Mask Register 4-35
LINKAGE SEGMENT REGISTER (LSR) 4-15
Load Address Register n 8-264
Load Address Registers 8-265
Load Argument Stack Register 8-277
Load Central Processor Register 8-270
Load Complement into Index Register n 8-273
Load Data Stack Address Register 8-309
Load Data Stack Descriptor Register 8-310
Load Descriptor Register n 8-280
Load Exponent Register 8-312
Load Index Register $n$ from Lower 8-347
REGISTER (cont)
Load Index Register n from Upper
8-335
Load Indicator Register 8-315
Load Interrupt Mask Register 8-336
Load Option Register 8-317
Load Page Tabie Directory Base
Register 8-340
Load Parameter Segment Register
8-326
Load Pointer Register n 8-319
Load Registers 8-342
Load Safe Store Register 8-330
Load Timer Register 8-332
Load Working Space Registers 8-333
Lower Operand Register (LOW) 4-6
Master Mode bit in the Indicator
Register 1-6
Memory Error Status Register 4-51
Multiply Register Pair by Register
by Register 8-366
NS Indirect Then Register (IR) 5-9
NS REGISTER THEN INDIRECT (RI) 5-7
Numeric Descriptor to Address
Register n 8-405
OPTION REGISTER (OR) 4-19
OR Register to Register 8-413
OR to Index Register n 8-417
OR to Storage from Index Register $n$
8-416
Page Directory Base Register (PDBR)
1-7
PAGE DIRECTORY BASE REGISTER (PDBR)
4-26
Page Table Base Register (PDBR)
5-72
PARAMETER STACK REGISTER (PSR) 4-23
POINTER REGISTER INSTRUCTIONS 7-58
POI NTER REGISTERS (PRn) 4-19
PROCESSOR ACCESSIBLE REGISTERS 4-1
Processor Accessible Registers 4-2
QUOTIENT REGISTER (Q) 4-4
Read Interrupt Mask Register 8-441
Read Memory Register 8-444
Read System Controller Register
8-468
Register ( R ) 5-1, 5-3
Register Codes 5-33
register designator 5-2
register selection 5-32, 7-25
Register then Indirect (RI) 5-1
Reserve Memory Base Register 4-43
RL - Register or Length 5-32, 7-24

REGISTER (cont)
SAFE STORE REGISTER (SSR) 4-21
Save Descriptor Register n 8-512
SCU Configuration Register 4-47
SCU FAULT REGISTER 4-44
SEGMENT DESCRIPTOR REGISTERS (DRn) 4-16
SEGMENT IDENTI TY REGISTERS (SEGIDn) 4-17
Set System Controller Register 8-527
Special Address Register Instructions 7-12
stack control register (SCR) 4-22, 8-330
Stack Control Register (SCR) 4-22
Store Address Register n 8-474
Store Address Registers 8-475
Store Argument Stack Register 8-535
Store Base Address Register 8-488
Store Data Stack Address Register 8-546
Store Data Stack Descriptor Register 8-547
Store Descriptor Register n 8-544
Store Exponent Register 8-548
Store Index Register $n$ in Lower 8-574
Store Index Register $n$ in Upper 8-566
Store Indicator Register 8-549
Store Option Register 8-551
Store Page Table Directory Base Register 8-519
Store Parameter Segment Register 8-556
Store PTWAM Register 8-557
Store Registers 8-524
Store Safe Store Register 8-559
Store Timer Register 8-561
Store Working Space Registers 8-564
Subtract 4-Bit Displacement from Address Register 8-471
Subtract 6-Bit Displacement from Address Register 8-472
Subtract 9-Bit Displacement from Address Register 8-473
Subtract Bit Displacement from Address Register 8-489
Subtract from Index Register n 8-497
Subtract Logical from Index Register n 8-494

```
REGISTER (cont)
    Subtract Logical Register from
        Register 8-493
    Subtract Register from Register
        8-496
    Subtract Stored from Index Register
        n 8-530
    Subtract Word Displacement from
        Address Register 8-572
    Syndrome Register 4-46
    TIMER REGISTER (TR) 4-12
    Transfer And Set Index Register n
        8-623
    Virtual Address Trap Register 4-33
    working space register 3-14
    working space registers 3-9
    WORKING SPACE REGISTERS (WSRn) 4-2l
REGISTER BY REGISTER
    Divide Register by Register 8-210
REGISTER FROM REGISTER
    Load Complement Register from
        Register 8-279
    Load Register from Register 8-329
REGISTER TO REGISTER
    Add Logical Register to Register
        8-46
    AND Register to Register 8-56
    Compare Register to Register 8-156
    Exclusive OR Register to Register
        8-222
    Load Double Register to Register
        Pair 8-308
    Load Positive Register to Register
        8-325
REGI STER-TO-REGISTER
    Register to register Instructions
        7-62, 8-12
REGISTERS
    History Registers 4-41
RELATIVE
    Location relative to base 3-1l
REPEAT
    Repeat 8-461
    Repeat Double 8-446
    Repeat Instructions 7-68
    Repeat Link 8-454
```

REPLICATE
replicate a pattern across a string
8-350
RESERVE
Load Reserve Memory Base 8-345
Reserve Memory Base Register 4-43
RESERVED
Reserved memory space 1-8
RET
RET 4-11, 4-16, 8-438
RETURN
keturn 8-438
REVERSE
Scan Characters Double in Reverse
8-502
Scan with Mask in Reverse 8-507
Sequence character reverse 5-14
Sequence Character Reverse (T) 5-19
Test Character and Translate in
Reverse 8-586
RI
NS REGISTER THEN INDIRECT (RI) 5-7
Register then Indirect (RI) 5-1
RI GHT
GXn Long Right Logic 8-252
GXn Long Right Shift 8-254
GXn Right Logic 8-258
GXn Right Shift 8-260
RI MR
RIMR $\quad 8-441$
RIW
RIW 8-442
RL
RL - Register or Length 5-32, 7-24
RMID
RMID 8-443
RMR
RMR 8-444
ROTATE
A-Register Left Rotate 8-51

```
ROTATE (cont)
    Long Left Rotate 8-338
    Q-Register Left Rotate 8-431
ROUND
    true round \(8-182,8-240,8-245\)
ROUNDED
    Quadruple-Precision Floating Store
        Rounded 8-430
ROUNDI NG
    hardware rounding option 7-7
    rounding operation 8-240
RPAT
    RPAT 8-445
RPD
    RPD 8-446
RPDA
    RPDA 8-446
RPDB
    RPDB 8-446
RPDX
    RPDX 8-446
RPL
    RPL 4-10, 8-454
RPT
    RPT 8-461
RSCR
    RSCR 8-468
RSW
    RSW 8-470
RUN
    Run PATROL 8-445
RUNOUT
    Tally runout 4-10
    Transfer on Tally Runout Indicator
                OFF 8-625
    Transfer On Tally Runout Indicator
        ON 8-627
S4BD (X)
    S4BD (X) 8-471
S6BD (X)
    S6BD (X) 8-472
\(\operatorname{S9BD}(\mathrm{X})\)
    S9BD (X) 8-473
SAFE
    Load Safe Store Register 8-330
    Safe Store Bypass Flag (SSBF) 4-19
    Safe Store Operation 8-104
    SAFE STORE REGISTER (SSR) 4-21
    Safe Store Stack Format 8-107,
        8-108
    Store Safe Store Register 8-559
SAREG
    SAREG 8-475
SARN
    SARn 8-474
SAVE
    Save Descriptor Register n 8-512
SB2D
    SB2D 8-476
SB2DX
    SB2DX 8-479
SB3D
    SB3D 8-481
SB3DX
    SB3DX 8-484
SBA
    SBA 8-486
SBAQ
    SBAQ \(8-487\)
SBAR
    SBAR 8-488
SBD
    SBD 8-489
SBLA
    SBLA 8-490
```


## SBLAQ

SBLAQ 8-491
SBLQ
SBLQ 8-492
SBLR
SBLR 8-493
SBLXN
SBLXn 8-494
SBQ
SBQ 8-495
SBRR
SBRR 8-496
SBXN
SBXn 8-497
SC
SC 5-14
SC Variation 5-18
Sequence Character (SC) variation 5-18

SCALI NG
scaling factor 5-39, 8-34
Scaling factor 7-32
SCAN
Scan Characters Double 8-498
Scan Characters Double in Reverse 8-502
Scan with Mask 8-504
Scan with Mask in Reverse 8-507
SCD
SCD 8-498
SCDR
SCDR 8-502
SCM
SCM 8-504
SCMR
SCMR 8-507
SCPR
SCPR 8-509

SCR

$$
\operatorname{SCR} \quad 5-14
$$

SCR Variation 5-19
stack control register (SCR) 4-22, 8-330
Stack Control Register (SCR) 4-22

## SCU

CPU SCU IMX 3-1
History Register 4-49
SCU Configuration Register 4-47
SCU FAULT REGISTER 4-44
SD
SD 5-15
SD Variation 5-25
Subtract Delta (SD) variation 5-25
SDRN
SDRn 4-23, 8-512
SECOND-LEVEL
second-level indexing 5-27
Second-Level Indexing 7-8
SECTI ON
Section Table 5-75
SEGID
I NSTRUCTION SEGMENT IDENTITY REGISTER - SEGID (IS) 4-18

SEGI DN
SEGMENT IDENTI TY REGISTERS (SEGIDn) 4-17

SEGMENT
Descriptor Segment Descriptor 8-101 INSTRUCTION SEGMENT REGISTER (ISR) 4-15
LI NKAGE SEGMENT REGISTER (LSR) 4-15
Load Parameter Segment Register 8-326
segment base 3-1
segment descriptor 3-1, 5-58
SEGMENT DESCRIPTOR REGISTERS (DRn) 4-16
SEGMENT IDENTITY REGISTERS (SEGIDn) 4-17
Store Parameter Segment Register 8-556

```
SEGMENTS
    Layout of Segments on Pages 3-5
    Operand Segments 3-6
    Segments 5-58
    Segments division of working space
        3-4
SEQUENCE
    Sequence character 5-14
    Sequence Character (SC) variation
        5-18
    Sequence character reverse 5-14
    Sequence Character Reverse (T) 5-19
SES
    SES 7-56
SET
    Floating Set Zero and Negative
        Indicators from Storage 8-247
    Move and Set Sign 7-53
    Set Interrupt Word Pair 8-515
    Set Memory ID Register 8-516
    Set Memory Register 8-517
    Set Pointer Compare Flags Off 8-518
    Set System Controller Register
        8-527
    Set Zero and Negative Indicators
        from Storage 8-576
    Set Zero and Negative Indicators
        from Storage and Clear 8-577
    Set Zero and Truncation Indicators
        with Bit Strings Left 8-578
    Set Zero and Truncation Indicators
        with Bit Strings Right 8-581
    Transfer And Set Index Register n
        8-623
SET END SUPPRESSSION
    Set End Suppression 7-56
SHI FT
    A-Register Left Shift 8-52
```

SMID
SMID 8-516
SMR
SMR $\quad 8-517$
SOURCE
Ignore Source Characters 7-45
Move Source Characters 7-54

SPACE
Base working space address 3-10
framed stack space 8-104
Load Working Space Registers 8-333
Standard Descriptor With Working Space Number 3-10
Store Working Space Registers 8-564
Super Descriptor With Working Space Number 3-12
Working Space 0 1-8
working space number (WSN) 3-2
working space register 3-14
working space registers 3-9
WORKI NG SPACE REGISTERS (WSRn) 4-21
working spaces 3-1
Working Spaces 5-58
Working Spaces and Pages 3-2
SPCF
SPCF 8-518
SPDBR
SPDBR 8-519
SPECI AL-ADDRESS
Special Address Register Instructions 7-12

SPECI FI ER
Address Register Specifier 5-31, 7-24

SPL
SPL 8-520

SREG
SREG 5-84, 8-524
SSA
SSA 8-526
SSBF
Safe Store Bypass Flag (SSBF) 4-19
SSCR
SSCR 8-527

SSQ
SSQ 8-529

SSR
SAFE STORE REGISTER (SSR) 4-21

SSXN

```
    SSXn 8-530
STA
    STA 8-531
STAC
    STAC 8-532
```

STACK
ARGUMENT STACK REGISTER (ASR) 4-23
DATA STACK ADDRESS REGISTER (DSAR)
4-25
Data Stack Clear Flag (DSCF) 4-19
DATA STACK DESCRIPTOR REGISTER
(DSDR) 4-25
framed stack space 8-104
Load Argument Stack Register 8-277
Load Data Stack Address Register
8-309
Load Data Stack Descriptor Register
8-310
PARAMETER STACK REGISTER (PSR) 4-23
Pop Argument Stack 8-418
stack control register (SCR) 4-22,
8-330
Stack Control Register (SCR) 4-22
Store Argument Stack Register 8-535
Store Data Stack Address Register
8-546
Store Data Stack Descriptor Register
8-547
STACQ
STACQ 8-533
STANDARD
Shrink for Standard and Super
Descriptors 8-284
Standard Descriptor 3-8, 5-60,
8-103
standard descriptor 8-330
Standard Descriptor (ES) 5-64
Standard Descriptor With Working
Space Number 3-10
Vector for Standard Descriptor,
Super Descriptor 8-281
STAQ
STAQ 8-534
STAS
STAS 8-535

```
STATUS
    Memory Error Status Register 4-51
STBA
    STBA 8-536
STBQ
    STBQ 8-537
STCl
    STCl 8-538
STC2
    STC2 8-539
STCA
    STCA 8-540
STCQ
    STCQ 8-542
STDN
    STDn 8-544
STDSA
    STDSA 8-546
STDSD
    STDSD 8-547
STE
    STE 8-548
STI
    STI 8-549
STO
    STO 4-19, 8-551
STORAGE
    Add One to Storage 8-61
    Add To Storage From A-Register 8-67
    Add To Storage From Index Register n
        8-69
    Add To Storage From Q-Register 8-68
    AND to Storage from A-Register 8-57
    AND to Storage from Index Register n
        8-59
    AND to Storage from Q-Register 8-58
    descriptor storage 3-6
    EXCLUSIVE OR to Storage with
        A-Register 8-223
```

STORAGE (cont)
EXCLUSIVE OR to Storage with Index Register $n$ 8-225
EXCLUSIVE OR to Storage with Q-Register 8-224
Floating Set Zero and Negative Indicators from Storage 8-247
operand storage 3-6
OR to Storage from A-Register 8-414
OR to Storage from Index Register n 8-416
OR to Storage from Q-Register 8-415
Set Zero and Negative Indicators from Storage 8-576
Set Zero and Negative Indicators from Storage and Clear 8-577

STORE
Double-Precision Floating Store 8-181
Double-Precision Floating Store Rounded 8-182
Floating Store 8-244
Floating Store Rounded 8-245
Load Safe Store Register 8-330
Quadruple-Precision Floating Store 8-429
Quadruple-Precision Floating Store Rounded 8-430
Safe Store Bypass Flag (SSBF) 4-19
Safe Store Operation 8-104
SAFE STORE REGISTER (SSR) 4-21
Safe Store Stack Format 8-107, 8-108
Store 6-bit Characters of A-Register 8-540
Store 6-bit Characters of $Q$-Register 8-542
Store 9-bit Bytes of A-Register 8-536
Store 9-bit Bytes of Q-Register 8-537
Store A Conditional 8-532
Store A Conditional on Q 8-533
Store A-Register 8-531
Store Address Register n 8-474
Store Address Registers 8-475
Store AQ-Register 8-534
Store Argument Stack Register 8-535
Store Base Address Register 8-488
Store Data Stack Address Register 8-546

```
STORE (cont)
    Store Data Stack Descriptor Register
        8-547
    Store Descriptor Register n 8-544
    Store Double from GXn 8-262
    Store Exponent Register 8-548
    Store Index Register n in Lower
        8-574
    Store Index Register n in Upper
        8-566
    Store Indicator Register 8-549
    Store Instruction Counter Plus 1
        8-538
    Store Instruction Counter Plus 2
        8-539
    Store Option Register 8-551
    Store Page Table Directory Base
        Register 8-519
    Store Parameter Segment Register
        8-556
    Store Pointer n 8-553
    Store Pointers and Lengths 8-520
    Store PTWAM Directory Word 8-555
    Store PTWAM Register 8-557
    Store Q-Register 8-558
    Store Registers 8-524
    Store Safe Store Register 8-559
    Store Test Address Registers 8-562
    Store Test Descriptor Registers
        8-563
    Store Timer Register 8-561
    Store Working Space Registers 8-564
    Store Zero 8-567
    Subtract Stored from A-Register
        8-526
    Subtract Stored from Index Register
        n 8-530
    Subtract Stored from Q-Register
        8-529
STPDW
    STPDW 8-555
STPN
    STPn 8-553
STPS
    STPS 8-556
STPTW
    STPTW 8-557
```

STQ
STQ 8-558
STRI NG
BIT STRING ADDRESS PREPARATION 5-43
Bit string instructions 7-6
Bit String Instructions 7-34
Bit String Operand Descriptor 5-35
BIT STRING OPERAND DESCRIPTOR FORMAT 7-35
Bit Strings and Index Table of Translate Instruction 5-85
Character-Strings 2-2
Combine Bit Strings Left 8-162
Combine Bit Strings Right 8-165
Compare Alphanumeric Character Strings 8-142
Compare Bit Strings 8-139
replicate a pattern across a string 8-350
Set Zero and Truncation Indicators with Bit Strings Left 8-578
Set Zero and Truncation Indicators with Bit Strings Right 8-581

STSS
STSS 4-22, 8-559
STT
STT 8-561
STTA
STTA 8-562
STTD
STTD 8-563
STWS
STWS 4-21, 8-564
STXN
STXn 8-566
STZ
STZ 8-567
SUBTRACT
Double-Precision Floating Subtract 8-179
Double-Precision Floating Subtract Inverted 8-180
Double-Precision Unnormalized Floating Subtract 8-195

SUBTRACT (cont)
Floating Subtract 8-242
Floating Subtract Inverted 8-243
Quadruple-Precision Floating Subtract 8-〔27
Subtract 4-Bit Displacement from Address Register 8-471
Subtract 6-Bit Displacement from Address Register 8-472
Subtract 9-Bit Displacement from Address Register 8-473
Subtract Bit Displacement from Address Register 8-489
Subtract delta 5-15
Subtract Delta (SD) variation 5-25
Subtract from A-Register 8-486
Subtract from AQ-Register 8-487
Subtract from Index Register n 8-497
Subtract from Q-Register 8-495
Subtract Logical from A-Register 8-490
Subtract Logical from $A Q$-Register 8-491
Subtract Logical from Index Register n 8-494
Subtract Logical from Q-Register 8-492
Subtract Logical Register from Register 8-493
Subtract Register from Register 8-496
Subtract Stored from A-Register 8-526
Subtract Stored from Index Register n 8-530
Subtract Stored from Q-Register 8-529
Subtract Using Three Decimal Operands 8-481
Subtract Using Three Decimal Operands Extended 8-484
Subtract Using Two Decimal Operands 8-476
Subtract Using Two Decimal Operands Extended 8-479
Subtract with Carry from A-Register 8-568
Subtract with Carry from Q-Register 8-570
Subtract Word Displacement from Address Register 8-572

```
SUBTRACT (cont)
    Unnormalized Floating Subtract
        8-635
```


## SUPER

```
Shrink for Standard and Super Descriptors 8-284
Super Descriptor 3-11
Super Descriptor With Working Space Number 3-12
Vector for Standard Descriptor, Super Descriptor 8-281
Virtual Address Generation, Super Descriptor 5-61
SUPPRESSION
End Floating Suppression 7-44
End suppression flag 7-42
Insert Asterisk on Suppression 7-45
Insert Blank on Suppression 7-46
Move with Zero Suppression and Asterisk Replacement 7-54
Move with Zero Suppression and Blank Replacement 7-55
SWCA
SWCA 8-568
SWCQ
SWCQ 8-570
SWD (X)
\(\operatorname{SWD}(X) \quad 8-572\)
SXIN
SXLn 8-574
SYMBOLS
ABBREVIATIONS AND SYMBOLS 8-3
index register symbols 5-35
Move with Floating Currency Symbol Insertion 7-48
SYNC
SYNC 8-575
SYNCHRONI ZE
Gate Synchronize 8-575
SYNDROM
Syndrome Register 4-46
```

```
SYR
    Syndrome Register 4-46
SYSTEM
    Read System Controller Register
        8-468
    Set System Controller Register
        8-527
    System Controller Illegal Action
        Codes 4-36, 4-38
    SYSTEM CONTROLLER INTERRUPTS 6-23
SZN
    SZN 8-576
SZNC
    SZNC 8-577
SZTL
    SZTL 8-578
SZTR
    SZTR 8-581
T
    Decrement Address, Increment Tally
        (T) 5-21
    Decrement Address, Increment Tally,
        and Continue (T) 5-21
    Increment Address, Decrement Tally
        (T) 5-20
    Sequence Character Reverse (T) 5-19
TA
    Alphanumeric Data Type (TA) Codes
        7-27
TABLE
    Bit Strings and Index Table of
        Translate Instruction 5-85
    Change Table 7-44
    Dense Page Table 5-72
    Edit Insertion Table 7-39
    Insert Table Entry One Multiple
        7-46
    Load Connect Table Register 8-269
    Load Page Table Directory Base
        Register 8-340
    Load Table Entry 7-48
    Locating the page table directory
        word 5-72
    Page Table Base Word (PBW) Format
        5-69
```

TABLE (cont)
page table directory 3-2
Page Table Directory Word 5-72
Page Tabie Directory Word (PTDW) Format 5-68
Page Table Word (PTW) Format 5-70
Section Table 5-75
Store Page Table Directory Base Register 8-519
translation table length 8-401
TABLES
Page Tables 3-2
TABULAR
processing of tabular data 5-13
processing tabular operands 5-20
TAG
asterisk placed in the tag 5-8 tag designator (td) 5-2
Tag Field 5-2
Tag Field Modification ES 5-52
tag modifier (tm) 5-2
TALLY
Decrement Address, Increment Tally (T) 5-21

Decrement Address, Increment Tally, and Continue 5-23
Decrement Address, Increment Tally, and Continue (T) 5-21
Increment address decrement tally 5-14
Increment Address, Decrement Tally (T) 5-20

Increment address, decrement tally, and continue 5-15
Increment Address, Decrement Tally, and Continue 5-22
increment tally 5-14
Indirect Then Tally (IT) 5-1
NS Indirect Then Tally (IT) 5-13
TALLY 5-14
tally designator 5-2
Tally Designators 5-16
Tally runout 4-10
Transfer on Tally Runout Indicator OFF 8-625
Transfer On Tally Runout Indicator ON 8-627

```
TALLYB
TALLYB 5-14
TALLYD
TALLYD 5-15
TCT
TCT 8-583
TCTR
TCTR 8-586
TD
tag designator (td) 5-2
TEO
TEO 4-9, 8-587
TEST
Store Test Address Registers 8-562
Store Test Descriptor Registers 8-563
Test Character and Translate 8-583
Test Character and Translate in Reverse 8-586
TEU
TEU 4-9, 8-589
TI MER
Interval Timer 1-8
Load Timer Register 8-332
Store Timer Register 8-561
TIMER REGISTER (TR) 4-12
TM
tag modifier (tm) 5-2
TMI
TMI 8-591
TMOZ
TMOZ 8-593
TNC
TNC 8-596
TNZ
TNZ 8-598
TOV
TOV 8-600
```

TPL
TPL 8-602
TPNZ
TPNZ 8-604
TR
TI MER REGISTER (TR) 4-12
TRA
TRA 8-607
TRANSFER
Domain Transfer 8-96
Domain Transfer (CLIMB) 7-58
GCLIMB (Lateral Transfer LTRAS) - 10 8-125
Lateral Transfer - LTRAS 8-125
Transfer After Setting Slave 8-620
Transfer And Set Index Register n 8-623
Transfer Instructions 7-66
Transfer On Carry 8-609
Transfer On Count 8-611
Transfer On Exponent Overflow 8-587
Transfer On Exponent Underflow 8-589
Transfer On Minus 8-591
Transfer On Minus Or Zero 8-593
Transfer On No Carry 8-596
Transfer on Nonzero 8-598
Transfer On Overflow 8-600
Transfer On Plus 8-602
Transfer On Plus And Nonzero 8-604
Transfer on Tally Runout Indicator OFF 8-625
Transfer On Tally Runout Indicator ON 8-627
Transfer On Truncation Indicator OFF 8-614
Transfer On Truncation Indicator $O N$ 8-617
Transfer On Zero 8-630
Transfer Unconcitionally 8-607
TRANSLATE
Bit Strings and Index Table of Translate Instruction 5-85
Compare Characters and Translate 8-145
Test Character and Translate 8-583
Test Character and Translate in Reverse 8-586

```
TRANSLATION
    address translation 5-68
    Address Translation Process 5-68
    Move Alphanumeric with Translation
        8-400
    Translation look-aside buffer 5-71
    translation tajle length 8-401
TRANSLI TERATION
    transliteration 7-7
TRAP
    Address Trap Register 4-32
    Virtual Address Trap Register 4-33
TRC
    TRC 8-609
TRCTn
    TRCTn 8-611
TRTF
    TRTF 8-614
TRTN
    TRTN 8-617
TRUE ROUND
    true round 8-182, 8-240, 8-245
TRUNCATE
    Floating Truncate Fraction 8-248
    Unnormalized Floating Truncate
        Fraction 8-636
TRUNCATION
    Address Truncation 5-83
    Set Zero and Truncation Indicators
        with Bit Strings Left 8-578
    Set Zero and Truncation Indicators
        with Bit Strings Right 8-581
    Transfer On Truncation Indicator OFF
        8-614
    Transfer On Truncation Indicator ON
        8-617
TSS
    TSS 4-11, 8-620
TSXN
    TSXn 8-623
```

TTF
TTF 8-625
TTN
TTN 8-627

TYPE
Alphanumeric Data Type (TA) Codes 7-27

TZE
TZE 8-630
UFA
UFA 8-632

UFM
UFM 8-634

UFS
UFS 8-635
UNDERFLOW
Exponent underflow 4-9
Transfer On Exponent Underflow 8-589

UNNORKALIZED
Unnormalized Floating Truncate Fraction 8-636

UPPER
Load Index Register $n$ from Upper 8-335
NS Direct Upper (DU) 5-4
Store Index Register $n$ in Upper 8-566

UPPER-BOUND
upper-bound check 5-85
VALID
valid mnemonics for address modification 5-2

## VALUE

base value 5-58
Binary kepresentation of Fractional values 2-8
bound value 5-58
octal value of the operation code 8-2

```
VALUES
    IC Values Stored on Faults and
        Interrupts 6-25
VARIATION
    AD Variation 5-24
    Add Delta (AD) variation 5-24
    Character Indirect (CI) variation
        5-17
    CI Variation 5-17
    DI variation 5-21
    DIC variation 5-23
    F Variation 5-17
    Fault variation 5-17
    I Variation 5-19
    ID Variation 5-20
    ID variation 5-21
    IDC variation 5-22
    Indirect (I) variation 5-19
    SC variation 5-18
    SCR Variation 5-19
    SD Variation 5-25
    Sequence Character (SC) variation
        5-18
    Subtract Delta (SD) variation 5-25
    variations under IT modification
        5-13
    variations Under IT kodification
        5-17
VECTOR
    Vector for Standard Descriptor,
        Super Descriptor 8-281
    vectors 3-4
VFD
    VFD 7-13
VIRTUAL
    Mapping The Virtual Address To A
        Real Address 5-71
    Virtual address 3-2
    Virtual Address 5-72
    Virtual Address Generation (ES)
        5-64
    Virtual Address Generation (NS)
        5-59
    Virtual Address Generation, Super
        Descriptor 5-61
    Virtual Address Trap Register 4-33
    Virtual Memory 3-1
    Virtual Memory Addressing 5-57
    Virtual Memory Instructions 7-58
```

    VIRTUAL (cont)
    Virtual Memory-Generated Faults
        6-10
    WATER
    (HWMR) 4-24
    High Water Mark Register 8-109
    WORD
Indirect Word 5-40
Indirect Word Format 5-16
INSTRUCTION WORD FORMATS 8-7
Locating the page table directory
word 5-72
Machine Word 2-1
Page Table Base Word (PBW) Format
5-69
Page Table Directory Word 5-72
Page Table Directory Word (PTDW)
Format 5-68
Page Table Word (PTW) Format 5-70
Store PTWAM Directory Word 8-555
Subtract Word Displacement from
Address Register 8-572
word address 5-35
Word and Double-Word Operations
5-84
WORD PAIR
Read Connect Word Pair 8-437
Read Interrupt Word Pair 8-442
Set Interrupt Word Pair 8-515
WORKI NG
Base working space address 3-10
Load Working Space Registers 8-333
Standard Descriptor With Working
Space Number 3-10
Store Working Space Registers 8-564
Super Descriptor With Working Space
Number 3-12
Working Space 0 1-8
working space number (WSN) 3-2
working space register 3-14
working space registers 3-9
WORKING SPACE REGISTERS (WSRn) 4-21
working spaces 3-1
Working Spaces 5-58
Working Spaces and Pages 3-2
WSN
Extended Descriptor With Working
Space Number 3-13

```
WSN (cont)
    working space number (WSN) 3-2
    WISN 5-68
WSPTD
    WSPTD 5-68, 5-72
WSR
    WSR 3-9
WSRN
    WORKING SPACE REGISTERS (WSRn) 4-21
X0/GXO
    XO/GXO Loading Xn/GXn 8-123
XEC
    XEC 8-637
XED
    XED 8-639
XN
    INDEX REGISTERS (Xn) 4-6
Y-PAIR
    Y-pair 2-2
ZERO
    Floating Set Zero and Negative
        Indicators from Storage 8-247
    Move with Zero Suppression and
        Asterisk Replacement 7-54
    Move with Zero Suppression and Blank
        Replacement 7-55
    Set Zero and Negative Indicators
        from Storage 8-576
    Set Zero and Negative Indicators
        from Storage and Clear 8-577
    Set Zero and Truncation Indicators
        with Bit Strings Left 8-578
    Set Zero and Truncation Indicators
        with Bit Strings Right 8-581
    Store Zero 8-567
    Transfer On Minus Or Zero 8-593
    Transfer On Zero 8-630
    Working Space 0 l-8
    Zero flag 7-43
```

©

0


[^0]:    Type - A 4-bit field that defines the dynamic linking descriptor

    Type $=5$
    NOTE: The software usually replaces this descriptor with a Type $=11$ entry descriptor while processing a dynamic linking fault.

[^1]:    1. XED executes in NS mode only.
