USER'S MANUAL Revision A (Preliminary) June 1991

HK68/V3D

68030-based VMEbus Single-board Computer





HK68/V3D

VMEbus 68030-based Single Board Computer

USER'S MANUAL Revision A (Preliminary) June 1991



The information in this manual has been checked and is believed to be accurate and reliable. HOWEVER, NO RESPONSIBILITY IS ASSUMED BY HEURIKON FOR ITS USE OR FOR ANY INACCURACIES. Specifications are subject to change without notice. HEURIKON DOES NOT ASSUME ANY LIABILITY ARISING OUT OF USE OR OTHER APPLICATION OF ANY PRODUCT, CIRCUIT OR PROGRAM DESCRIBED HEREIN. This document does not convey any license under Heurikon's patents or the rights of others.

Heurikon and HK68/V are trademarks of Heurikon Corporation.

Intel is a trademark of Intel Corporation. Ethernet is a trademark of Xerox Corporation. UNIX is a registered trademark of AT&T. VxWorks is a trademark of Wind River Systems, Inc.

REVISION HISTORY

ii

Revision Level Principal Changes		Date of Publication	Board Revision Level	
A (Preliminary)	First publication	June 1991	EP0	

Copyright 1991 Heurikon Corporation. All rights reserved.

Contents

1 — Overview			
1.1	Introduction 1-1		
1.2	Components and Features 1-1		
1.3	Functional Description 1-4		
1.4	Jumpers, Connectors, and Switches		
	1.4.1 Jumpers1-6		
	1.4.2 Connectors		
	1.4.3 Interrupt or Reset Switch 1-7		
1.5	Overview of the Manual 1-8		
	1.5.1 Terminology and Notation		
	1.5.2 Additional Technical Information1-8		
2 — Setup a	nd Installation		
2.1	Introduction		
2.2	Unpacking		
2.3	Recording Serial Numbers		
2.4	Providing Power		
2.5	Reserving Space		
2.6	Providing Air Flow		
2.7	Checking Operation		
2.8	Troubleshooting and Service Information		
2.9	Monitor Summary		
2 Mioropy	access Unit		
3 — micropr 2 1	Introduction 21		
5.1 2.2	MDU laternate 2.1		
).4 2 2	MPU Exception Votors		
).) 2 (Mir U Exception vectors		
3.4	Status LEDS		
3.5	Monitoring MPU Status from the Front Panel Interface		

4 — Optional Floating Point Coprocessor

3.6

4.1	Feature Summary	4-1
4.2	Bypassing the Floating Point Coprocessor	4-2

5 — System Error Handling

6 — On-card Memory Configuration

6.1	Memory Configuration	
6.2	ROM	6-1
6.3	On-card RAM	6-4
6.4	On-card Memory Sizing	6-4
6.5	Bus Memory	6-4
6.6	Physical Memory Map	
6.7	Memory Timing	6-6
6.8	Nonvolatile RAM	6-7

7 — VMEbus Control

7.1	Introduction			
7.2	Bus Control Signals			
7.3	Bus Arbitration and Release			
7.4	Accesses from the VMEbus (Slave Mode)			
7.5	VMEbus Interrupts			
	7.5.1 Interrupter Module Operation			
	7.5.2 Interrupt Handler Operation			
7.6	SYSFAIL Control	7-14		
7.7	Bus Addressing (Master Mode)			
7.8	Mailbox Interface			
7.9	Watchdog and Bus Timer			
	7.9.1 On-card Watchdog Timer			
	7.9.2 VMEbus Timer			
7.10	Bus Control Jumpers			
7.11	VMEbus Interface			
7.12	VMEbus Pin Assignments, P1			
7.13	VMEbus Pin Assignments, P2			

8 — 7-segment Display

9 — CIO Implementation

9.1	Introduction	
9.2	Port A Bit Definition	
9.3	Port B Bit Definition	9-2
9.4	Port C Bit Definition	
9.5	Counter/Timers	
9.6	Register Address Summary (CIO)	9-3
9.7	CIO Initialization	
9.8	CIO Programming Hints	

10 -	– Serial I/O	
	10.1	Introduction 10-1
	10.2	RS-232 Pin Assignments 10-1
	10.3	Signal Naming Conventions (RS-232)10-3
	10.4	Connector Conventions10-4
	10.5	SCC Intialization Sequence 10-6
	10.6	Port Address Summary 10-6
	10.7	Baud Rate Constants 10-6
	10.8	RS-422 Operation10-7
	10.9	Relevant Jumpers (Serial I/O) 10-7
	10.10	Serial I/O Cable 10-8
11	Option	al SCSI Port
	11.1	Introduction 11-1
	11.2	SCSI Implementation Notes 11-1
	11.3	Register Address Summary (SCSI) 11-2
	11.4	SCSI Port Pinouts 11-2
	11.5	SCSI Bus Termination
12 -	– Optior	al Ethernet Interface
	12.1	Introduction 12-1
		12.1.1 Network Interface Controller (82596CA) 12-1
		12.1.2 Serial Network Interface (82C501AD)12-1
	12.2	Ethernet Address 12-2
		12.2.1 Verifying the Ethernet Address 12-2
		12.2.2 Ethernet Address on the HK68/V3D 12-3
	12.3	82596CA Implementation on the HK68/V3D 12-3
		12.3.1 82596CA Configuration on the HK68/V3D 12-3
		12.3.2 82596CA Parameter Selections 12-3
	12.4	Byte Ordering 12-5
	12.5	Ethernet Access 12-5
		12.5.1 Port Access
		12.5.2 Channel Attention
	12.6	SYSBUS Byte of the System Configuration Pointer 12-8
	12.7	Recommended Initialization
	12.8	Addresses of Ethernet Functions 12-9
		12.8.1 Interrupts 12-11
	12.9	Exception Conditions
	12.10	Ethernet Jumper
	12.11	Ethernet Port Pin Assignments, P412-14

	and the second	
13 — Option	nal Real-Time Clock (RTC)	
13.1	Introduction	
13.2	Reading and Setting the RTC	
13.3	Pin Assignments	
13.4	RTC Operation	
13.5	Nonvolatile Controller Operation	
13.6	RTC Registers	
13.7	AM-PM/12/24 Mode	
13.8	Oscillator and Reset Bits	
13.9	Zero Bits	
14 — Hardy	vare Summary	
14.1	Software Initialization Summary	
14.2	On-card I/O Addresses	
14.3	Hardware Configuration Jumpers	
14.4	Power Requirements	
14.5	Environmental Requirements	

Appendix A — The HK68/V3D Monitor

Appendix B — Code Examples

14.6

Appendix C — NVRAM Information

Index

Figures			
Figure	1-1 C	Component Map	1-3
Figure	1-2 H	HK68/V3D Block Diagram	1-5
Figure	1-3 F	Front Panel	1-7
Figure	2-1 L	ocation of Serial Numbers	2-1
Figure	2-2 0	Guide to Jumper Locations	2-4
Figure	2-3 7	The HK68/V3D Configured as	
	V	MEbus System Controller via Jumpers J14-J18	2-9
Figure	2-4 1	The HK68/V3D Not Configured as	
	V	MEbus System Controller Via Jumpers J14-J18	2-9
Figure	6-1 F	ROM Jumpers	6-2
Figure	6-2 F	ROM position for 28-pin ROMs	6-3
Figure	6-3 F	Physical Memory Map	6-5
Figure	7-1 E	Bus Request Jumper Settings, J16	7-5
Figure	7-2 E	Bus Grant Level Jumper Settings, J14, J15, J17, J18	7-5
Figure	7-3 S	Slave Window Size Jumper Settings, J21-24	7-7
Figure	7-4 E	Bus Control Latch	7-10
Figure	7-5 N	Memory Accesses from the VMEbus	7-11
Figure	7-6 I	nterrupt Signal Routing	7-14
Figure	7-7 V	MEbus Connectors, P1 and P2	7-17
Figure	8-1 7	7-segment Display	8-1
Figure	10-1 S	Serial Connector, P3	10-1
Figure	10-2 S	Serial Cable	10-8
Figure	11-1 S	SCSI Connector, P2	11-2
Figure	11-2 L	ocation of SCSI Terminating Resistor Networks	
	a	Ind Fuse F6	11-4
Figure	12-1 E	Ethernet Address Format	12-2
Figure	12-2 R	Required Settings of the System Configuration	
	P	Pointer SYSBUS Byte	12-8
Figure	12-3 E	Ethernet Connector, P4	. 12-14
Figure	13-1 F	Real-time Clock Socket	13-1
Figure	13-2 R	TC Comparison Register Definition	13-5
Figure	13-3 R	RTC Register Definition	13-7
Figure	14-1 J	umper Locations	14-5
Tables			·
Table	1-1 Т	Technical References	1-8
Table	2-1 F	Power Requirements	2-2
Table	2-2 S	standard Jumper Settings	2-4
Table	2-3 R	ROM Size Options	2-6

Monitor Command Summary2-13

Table 2-4

Table 3-1	MPU Interrupt Levels
Table 3-2	MPU Exception Vectors
Table 3-3	Suggested Interrupt Vectors
Table 3-4	Device Interrupt Vector Values (Suggested)
Table 3-5	Status LEDs
Table 3-6a	Front Panel Interface, P5, Output Signals
Table 3-6b	Front Panel Interface, P5, Input Signals
Table 3-7	MPU Cache Control
Table 6-1	ROM Address Summary
Table 6-2	ROM Capacity and Jumper Positions
Table 6-3	Access Time Required for No Wait States
Table 6-4	Inserting Wait States into RAM Cycles
Table 6-5	Nonvolatile RAM Addresses
Table 6-6	NV-RAM Contents (partial)
Table 7-1	System Controller Functions
Table 7-2	Bus Control Bits
Table 7-3	Slave Mode Control
Table 7-4	Slave Window Size Jumpers
Table 7-5	Bus Control Latch (VMEbus Slave Logic)
Table 7-6	Slave Address Modifiers
Table 7-7	VMEbus Interrupter Addresses
Table 7-8	Interrupt Acknowledge Port Summary
Table 7-9	VMEbus Regions
Table 7-10	Mailbox Control
Table 7-11	Mailbox Functions
Table 7-12	Bus Control Jumpers
Table 7-13	VMEbus Pin Assignments, P1
Table 7-14	VMEbus Pin Assignments, P2
Table 8-1	Addresses for the 7-segment Display
Table 9-1	CIO Port A Bit Definitions9-1
Table 9-2	CIO Port B Bit Definitions
Table 9-3	CIO Port C Bit Definitions
Table 9-4	CIO Register Addresses
Table 10-1a	Port A Serial Port Pin Assignments, P3 10-2
Table 10-1b	Port B Serial Port Pin Assignments, P3 10-2
Table 10-2	Signal Naming Conventions
Table 10-3	RS-232 Cable Reversal 10-4
Table 10-4	SCC Initialization Sequence 10-5
Table 10-5	SCC Register Addresses 10-6
Table 10-6	Baud Rate Constants
Table 10-7	Serial I/O Jumpers 10-7

Table 11-1	SCSI Register Address Summary	
Table 11-2	SCSI Pin Assignments, P2	11-3
Table 12-1	Ethernet Accesses	12-5
Table 12-2	Port Access Definition	12-6
Table 12-3	Port Accesses	
Table 12-4	SYSBUS Byte Selections	12-8
Table 12-5	Ethernet Peripheral Addresses	12-10
Table 12-6	Transmit Differential Line Configuration (J1)	12-14
Table 12-7	Ethernet Connector Pin Assignments, P4	
Table 13-1	Effect of RTC Installation on Board Height	
Table 13-2	Pin Assignments, Real-Time Clock	13-4
Table 14-1	Address Summary	
Table 14-2	Standard Jumper Settings	14-3
Table 14-3	ROM Size Options	14-4
Table 14-4	Power Requirements	14-6
Table 14-5	Mechanical Specifications	14-6

_

1

Overview

1.1 INTRODUCTION

The HK68/V3D is a VMEbus single-board computer based on the Motorola 68030. The 68EC030, which has all the features of the 68030 except a memory management unit, can be ordered as an option. The HK68/V3D is fully VMEbus compatible; it also has two ports for serial I/O and a control panel interface. SCSI and Ethernet ports, and the 68882 floating point coprocessor, are optional.

1.2 COMPONENTS AND FEATURES

MPU	Motorola 68030 or 68EC030 microprocessor chip, running at 32 MHz
	32-bit internal architecture
	32-bit address and data paths
	32 address lines
	4-gigabyte addressing range
	256-byte data cache
	256-byte instruction cache
	MMU standard (option for 68EC030 MPU without MMU)
FPU option	Optional 68882 floating point coprocessor
_	Uses the IEEE-P754 Binary Floating Point Standard
RAM	2-, 4-, or 16-megabyte capacity
	One parity bit per byte
<i>,</i>	Uses $256K \times 4$ or $1024K \times 4$ DRAMs.
	Hardware refresh
EPROM	Two ROM sockets
	2-megabyte total capacity
	Page-addressable ROM and EEPROM capability

NV-RAM	Nonvolatile static RAM for programmable functions 256×4 configuration Internal EEPROM 100-year retention
	10,000 store cycle lifetime
VMEbus	32-bit addressing (4 gigabyte range) 32-bit data bus, compatible with 8-bit boards Seven bus interrupts.
Mailbox	Allows remote control of the HK68/V3D via specified VMEbus addresses
	MPU halt, reset, interrupt, and on-card bus lock functions
LEDS	One 7-segment LED under software control Three MPU/BUS status LEDs for master, bus (slave), and fail Two LEDs for Ethernet transmit and receive
Serial I/O	Two serial I/O ports (Zilog Z8530 Serial Communication Controller)
	Separate baud rate generators for each port Asynchronous and synchronous modes RS-232C interface, RS-422 option.
CIO	Zilog Z8536 counter/timer and parallel I/O unit; three 16-bit counter/timers Three parallel ports for on-card control functions
SCSI option	ANSI X3T9.2-compatible Small Computer System Interface (SCSI) controller
	Supports up to eight disk drive controllers or other devices. Synchronous protocol support
Ethernet option	Intel 82596CA Ethernet controller On-chip DMA and memory management to handle Ethernet transfers without host CPU intervention Ethernet transfers conform to the IEEE-802.3 or Ethernet 1.0 standard.
RTC option	Optional real-time clock module for time-of-day maintenance

Revision A (Preliminary) / June 1991





μ.

1.3 FUNCTIONAL DESCRIPTION

Principal functional blocks are shown in Figure 1-2.

The VMEbus provides high throughput for data transfers between boards or subsystems on the VMEbus, and is the main conduit for transferring system-level information between processor subsystems.



FIGURE 1-2. HK68/V3D block diagram

1.4 JUMPERS, CONNECTORS, AND SWITCHES

1.4.1 Jumpers

ROM size	The HK68/V3D has 24 configurable jumpers. Jumpers J91 and J92 are factory-set and should not be altered. J5-8 configuration selects ROM size for ROM 0, and J9-12 configuration selects ROM size for ROM1. These jumpers must be set to match each ROM type.
VMEbus arbitration	J14 enables or disables VMEbus bus grant level 3 (BG3). J15 enables or disables VMEbus bus grant level 2 (BG2). J17 enables or disables VMEbus bus grant level 1 (BG1). J18 enables or disables VMEbus bus grant level 0 (BG0).
VMEbus request level	J16 selects bus request level. This jumper must be configured to match the bus arbitration jumpers, as described in section 7.
VMEbus system reset	J19 selects SYSRESET* input to bus or output to bus. Installing J19:1-2 selects SYSRESET* input from the VMEbus.
VMEbus ACFAIL* control	Install J20 to monitor ACFAIL* from the VMEbus.
VMEbus slave window size	J21–J24 configure address lines A23–A20, as described in section 7.
VMEbus SYSCLK control	Install J25 to drive the VMEbus SYSCLK signal.
VMEbus BCLR control	Install J26 to drive BCLR from the VMEbus.
Serial I/O	J2 selects +12V or -12V for RS-232. Installing J2:2–3 selects +12V (true).
	J3 is used to configure port A for Ring Indicator or Data Carrier Detect.
Ethernet	J1 selects Ethernet transceiver type. Installing J1 selects full- step mode (Ethernet 1.0, positive differential voltage). Removing J1 selects half-step mode (for IEEE-802.3-type transceivers, for example).
	Detailed descriptions of jumpers and standard configurations are shown in Tables 2-2 and 14-2.

1.4.2 Connectors

P1 and P2	P1 and P2 are standard 96-pin VMEbus connectors. P2 is also used for the optional SCSI interface.
Р3	P3 is a 34-pin male serial port connector that provides two RS-232 ports.
P4	Standard 15-pin male connector for the Ethernet option

•

P5 P5 is the front panel interface. P5 is a 14-pin header with a reset input, an interrupt input, and four output signals that can be connected to LED cathodes.

1.4.3 Interrupt or Reset Switch

This switch has two settings. Pressing the switch toward the "INT" side generates an interrupt. Pressing the switch toward the "RST" side resets the HK68/V3D and also resets the VMEbus if the HK68/V3D is jumpered as the VMEbus system controller.





1.5 OVERVIEW OF THE MANUAL

1.5.1 Terminology and Notation

Throughout this manual byte refers to 8 bits; short refers to 16 bits; word and long word refer to 32 bits; and quad word refers to 4 long words (that is, 128 bits).

Hexadecimal numbers are shown with a subscript 16 and binary numbers with a subscript 2.

1.5.2 Additional Technical Information

Additional information is available on the HK68/V3D peripheral chips, either from the Heurikon sales department or directly from the chip manufacturers.

This manual describes Heurikon's implementation of the intelligent components of this board. Further information on basic operation and programming can be found in the following documents:

Technical references			
Device	Number	Document	HK68/V3D User's Manual Section
MPU	68030	<i>MC68030 User's Manual,</i> 2nd ed. (Englewood Cliffs, NJ: Prentice-Hall, 1989). This manual is also available from Heurikon (part number 001M216).	3
FPU	68882	<i>MC68881/MC68882 Floating Point Coprocessor User's</i> <i>Manual</i> , 1st ed. (Englewood Cliffs, NJ: Prentice-Hall, 1985). This manual is also available from Heurikon (part number 001M207).	5
CIO	Z8536	Z8036 Z-CIO/Z8536 CIO Counter/Timer and Parallel I/O Unit Technical Manual (Campbell, CA: Zilog, Inc., 1987). The user's manual is also available from Heurikon (part number 001M206).	9
Serial Interface	Z8530	Z8030 Z-bus SCC/Z8530 SCC Serial Communications Controller Technical Manual (Campbell, CA: Zilog, Inc., 1989). This manual is also available from Heurikon (part number 001M205).	10
SCSI	WD33C93	WD33C93 Technical Specification. This document is also available from Heurikon (part number 001M209).	11
Ethernet Interface	82596CA	Intel 82596CA User's Manual (Intel publication number 296443-001) and Intel 82C501AD Data Sheet. (Not currently available from Heurikon.)	12
Real-Time Clock	DS1216F	Dallas Semiconductor 1990-91 Product Data Book (Dallas, TX: Dallas Semiconductor). (Not currently available from Heurikon.)	13

TAB	LE	1-1		
Tec	hnid	cal	refer	end

Please contact our Customer Support Department at 1-800-327-1251 if you have questions. We are prepared to answer general questions and provide help with documentation and specific applications.

Setup and Installation

2.1	INTRODUCTION	
	•	The HK68/V3D is a general-purpose board that can be used with a power supply, card cage, and terminal as a single-board computer or in a multiprocessor system as a VMEbus slave or master. This section describes steps that should be taken when the board is installed.
	CAUTION:	The HK68/V3D uses the P2 connector for VMEbus power and extended addressing, and for the optional SCSI interface. Do not connect P2 to a VSB backplane, or the HK68/V3D could be damaged.
2.2	UNPACKING	

Inspect the board for components that could have loosened during shipment. Save the antistatic bag and box for future shipping or storage.

2.3 RECORDING SERIAL NUMBERS

Before you install the HK68/V3D in a card cage or rack, record the board serial number, the serial number of the operating system, and the version number of the monitor, in case you need them for reference by our service department. The board serial number is inscribed on the edge of the board (Fig. 2-1). The version number of the monitor is labelled on the monitor ROM, and the serial number of the operating system is labelled on the ROM or tape case.

monitor version number



FIGURE 2-1. Location of serial numbers HK68/V3D serial number:

Operating system serial number: _____

Monitor version:

2.4 **PROVIDING POWER**

Be sure the power supply is sufficient for the board. The HK68/V3D requires about 35 watts maximum. Power requirements for the HK68/V3D are shown in Table 2-1.

TABLE 2-1 Power requirements

Voltage	Current	Usage
+5	7.0 A, max	All logic
+12	20 mA, max	Reset timing, RS-232 interface
-12	20 mA, max	RS-232 interface

Note:

All of the "+5" and "Gnd" pins on P1 and P2 must be connected to ensure proper operation. P2 contains power pins for the VMEbus.

2.5 RESERVING SPACE

The board is a 6U board, 6.299" $H \times 9.187$ " $W \times 0.6$ " D (233.35 mm $W \times 160 \text{ mm L} \times 15.25 \text{ mm D}$), that occupies a single slot in a VMEbus card cage. If the board is the VMEbus system controller, it should be installed in the first slot.

2.6 **PROVIDING AIR FLOW**

CAUTION:

High operating temperatures will cause unpredictable operation. Because of the high chip density, fan cooling is required for all configurations, even when boards are placed on extenders.

As with any printed circuit board, be sure that air flow to the board is adequate. Recommended air flow rate is about 2 to 3 cubic feet per minute, depending on card cage constraints and other factors. Operating temperature is specified at 0° to 55° C ambient, as measured at the board.

2.7 CHECKING OPERATION

You need the following items to set up and use the Heurikon HK68/V3D.

- Heurikon HK68/V3D microcomputer board
- Card cage and power supply
- Serial interface cable (RS-232)
- CRT terminal
- Heurikon EPROMs, which include both monitor and bootstrap

CAUTION: Do not handle the board unless absolutely necessary.

Ground your body before touching the HK68/V3D board.

All semiconductors should be handled with care. Static discharges can easily damage the components on the HK68/V3D. Keep the board in an antistatic bag whenever it is out of the system chassis.

CAUTION: Do not install the board in a rack or remove the board from a rack while power is applied, at risk of damage to the board.

All products are fully tested before they are shipped from the factory (please contact us if you would like to have current information on mean time between failures). When you receive your HK68/V3D, follow these steps to assure yourself that the system is operational:

Read the monitor manual in Appendix A and the operating system literature to become familiar with their features and available tools.

2

Visually inspect the board(s) for components that could have loosened during shipment. Visually inspect the chassis and all cables.

3

Check the jumpers; standard configurations are shown in Figure 2-2 and Table 2-2. The ROM size jumpers are configured to match your ROM (Table 2-3).



FIGURE 2-2. Guide to jumper locations

TABLE 2-2

Jumper	Standard Configuration	Options	Function	HK68/V3D Manual Section
J1	Installed	J1 installed: + (positive) idle differential voltage on TX lines, full-step mode (for example, for Ethernet 1.0-type transceivers)	Selects Ethernet differential voltage	12
		J1 removed: 0 idle differential voltage on TX lines, half-step mode (for example, for IEEE- 802.3-type transceivers)		
J2	J2:1-2 False	J2:1-2 False (+12V)	RS-232 handshaking defaults	10
		J2:2-3 True (-12V)		
J3	J3:1-2 Ring Indicator	J3:1-2 Ring Indicator	Selects Ring Indicator or Data Carrier Detect for SCC Port A.	10
		J3:2-3 Data Carrier Detect		

J5–J8	Matches ROM0 size. See Table 2-3.	2764, 27128, 27256, 27512, 27010, 27020, 27040, 27080, 27513 paged, 2864 R/W EEPROM, 2817 R/W EEPROM	Selects ROM 0 size (default is 2764)	5
J9-J12	Matches ROM1 size. See Table 2-3.	2764, 27128, 27256, 27512, 27010, 27020, 27040, 27080, 27513 paged, 2864 R/W EEPROM, 2817 R/W EEPROM	Selects ROM 1 size (default is 2764)	5
J14, J15,	Bus Grant Level 3	Bus Grant Level 3	Selects VMEbus Bus	7
J17, J18	0	Bus Grant Level 2	Grant level	
		Bus Grant Level 1		
	00	Bus Grant Level 0		
J16	Bus Request	Bus Request Level 3	VMEbus arbitration	7
	Level 3)	Bus Request Level 2	(bus request level 3, not system controller)	
		Bus Request Level 1		
		Bus Request Level 0		
J19	J19:1-2 input from	J19:1-2 input from VMEbus	Enables VMEbus	7
VMLbus O		J19:2-3 output to VMEbus	51346361	
J 20	Removed	J20 installed: Allows HK68/V3D to respond to ACFAIL* interrupt.	ACFAIL* connects to VMEbus	7
		J21 removed: HK68/V3D does not respond to ACFAIL* interrupt.		
J21-J24	Matches memory size.	1, 2, 4, 8, or 16 megabytes	VMEbus slave window size	7
J25	Removed	J25 installed: drives SYSCLK	Disables SYSCLK	7
		J25 removed: does not drive SYSCLK		
J26	Removed	J26 installed: HK68/V3D can drive BCLR*.	Disables BCLR*.	7
		J26 removed: HK68/V3D cannot drive BCLR*.		
J91		Factory set for memory configuration. Do not alter.		
J92		Factory set for memory configuration. Do not alter.		

TABLE 2 ROM size	-3 e options	
ROM Type	ROM Capacity	Jumper Configuration
2764	64 Kbits (8K × 8)	0
27128	128 Kbits (16K × 8)	0 J5 or J9 0 J6 or J10
27513 paged	· · · · · · · · · · · · · · · · · · ·	J7 or J11 (either A or B)
27256	256 Kbits (32K × 8)	0 0 0 0 0 0 0 0 0 0 0 0 0 0
27512	512 Kbits (64K × 8)	0 J5 or J9 0 J6 or J10 0 0 J7 or J11 (either A or B) J8 or J12
27010	1 Mbits (128K × 8)	0 J5 or J9 0 0 0 J6 or J10 (either A or B) 0 1 J7 or J11 0 J8 or J12
27020	2 Mbits (256K × 8)	
27040	4 Mbits (512K × 8)	0 ■ 0 JS 0 J9 0 ■ 0 J6 or J10 0 ■ J7 or J11 0 ■ 0 J8 or J12
27080	8 Mbits (1M × 8)	0 J5 or J9 J6 or J10 J7 or J11 J8 or J12
2864 R/W EEPROM	8K×8	J5 or J9 (any setting) J6 or J10 D J7 or J11 (either A or B) J8 or J12
2817 R/W EEPROM	2K × 8	0 J5 or J9 0 J6 or J10 0 J7 or J11 (either A or B) 0 J8 or J12

4

5

6

7

	· · · · · · · · · · · · · · · · · · ·
	Install the HK68/V3D in the VMEbus card cage. Be sure it is seated firmly.
CAUTION:	The HK68/V3D uses the P2 connector for VMEbus power and extended addressing, and for the optional SCSI interface. Do not connect P2 to a VSB backplane, or the HK68/V3D could be damaged.
)	
	Connect a CRT terminal to serial port B (port A for the VxWorks operating system), via connector P3. If you are making your own cable, refer to the cable drawing in section 10. Be sure all cables are securely connected.
	Set the terminal as follows:
	• 9600 baud, full duplex
	• Eight data bits (no parity)
	• Two stop bits for transmit data
	• One stop bit for receive data. If your terminal does not have separate controls for transmit and receive stop bits, select one stop bit for both transmit and receive.
5	
	Turn the system on.
•	

Push the system RESET switch.

If you are using the HK68/V3D monitor or VxWorks, a sign-on message and prompt should appear on the screen. If the prompt does not appear, check your power supply voltages, EPROM jumpering, and CRT cabling.

Turn the power off before you remove boards from the card cage. Reconfigure the jumpers as necessary for your application. See section 12 for a summary of I/O device addresses.

When the HK68/V3D communicates with other boards over the bus:

In a VMEbus system that uses multiple boards, one board must be system controller. For example, you might want to configure the HK68/V3D as the system controller in a multiple-board VxWorks system. If the HK68/V3D is the system controller in your system, install it in the first slot.

An example configuration of the VMEbus jumpers is shown in Figure 2-3. Under normal circumstances, the VMEbus system controller card provides the system bus clock and access timer, and participates in the arbitration logic. The HK68/V3D includes a bus timer and single-level VMEbus arbiter logic that is enabled via jumpers J14, J15, J17, and J18. The example shows jumpers J14, J15, J17, and J18 configured for VMEbus single-level arbitration with the HK68/V3D as system controller.

In the example, SYSRESET is configured as an input via jumper J19, even though the HK68/V3D is the system controller, when it is preferable to use an enclosure reset switch for reset. J21–J24 are configured for a 16-megabyte slave window size. J20 is rarely installed; if J20 is installed, the HK68/V3D drives ACFAIL.

The system controller board drives the bus clear (BCLR*) signal, which is used to tell the current bus owner to release control of the bus for a higher priority requester. This option is controller by jumper J26 on the HK68/V3D.

When the HK68/V3D is used as a stand-alone board or is not the system controller in a multiple-board system:

If the HK68/V3D is not the system controller in your system, configure the VMEbus jumpers as shown in Figure 2-4. For example, if the HK68/V3D is the only board in a system, and you are using the HK68/V3D monitor to configure the board it does not need to be configured as a system controller. An example configuration of the VMEbus jumpers is shown in Figure 2-4.

Section 7 contains additional instructions for configuring the HK68/V3D in a VMEbus system.

8

2-8



In this example, J21-J24 are configured for 16-megabyte slave window size.





In this example, J21-J24 are configured for 16-megabyte slave window size.

FIGURE 2-4. The HK68/V3D *not* configured as VMEbus system controller via jumpers J14-J18

9

If you change either ROM, be sure the ROM size jumpers J5-J8 are set to match the size of ROM0 and. jumpers J9-J12 are set to match the size of ROM1. The possible configurations are shown in Table 2-2.

10

If your HK68/V3D has the optional SCSI interface and the HK68/V3D is at the end of a SCSI cable, install resistor networks RN29. RN30, and RN31, which are socketed SCSI terminators located next to connector P2 (Fig. 1-1). The SCSI specification requires that the bus be terminated at both ends of the cable, so RN29, RN30, and RN31 should be installed *only* if the HK68/V3D is at an end of the SCSI interface cable. See section 11 for details.

2.8 TROUBLESHOOTING AND SERVICE INFORMATION

In case of difficulty, use this checklist:

- Be sure the system is not overheating.
- □ Inspect the power cables and connectors.
- □ If you are using the monitor program, run the diagnostics by executing the monitor command **testmem**.
- Check your power supply for proper DC voltages. If possible, use an oscilloscope to look for excessive power supply ripple or noise. Note that P2 contains power and ground pins for VMEbus. P2 must be used to meet the power specifications.
- Check the chips to be sure they are firmly in place. Look for chips with bent or broken pins. In particular, check the EPROM.
- □ Check your terminal switches and cables. Be sure the P3 connector is secure. If you have made your own cables, pay particular attention to the cable drawing in section 10.
- Check the jumpers to be sure your board is configured properly. Check the ROM jumpers, especially.
- □ The HK68/V3D monitor uses an on-card EEPROM to configure and set the baud rates for its console port. The lack of a prompt might be caused by incorrect terminal settings, an incorrect configuration of the EEPROM, or a malfunctioning EEPROM. Try holding down the **H** character during reset to abort autoboot from the EEPROM. If the prompt

comes up, the EEPROM was most likely configured incorrectly. Type **nvdisplay** to check the monitor configuration. For more information about the way the EEPROM configures the console port baud rates, refer to Appendix A.

- ☐ After you have checked all of the above items, call our Factory Service Department at 1-800-327-1251 for help. Please have the following information handy:
- The monitor program revision level (labelled on the monitor EPROM)
- The serial number of the operating system.
- The HK68/V3D p.c.b. serial number (inscribed along the card edge).
- Whether your board has been customized for options such as processor speed or configuration for networking and peripherals.

If you plan to return the board to Heurikon for service, contact our Customer Service Department to obtain a **Return Merchandise Authorization** (RMA) number. We will ask you to list which items you are returning and the board serial number, plus your purchase order number and billing information if your HK68/V3D is out of warranty. If you return the board, be sure to enclose it in an antistatic bag, such as the one in which it was originally shipped. Send it prepaid to:

> Heurikon Corporation Factory Service Department 8310 Excelsior Drive Madison, WI 53717

RMA# _____

Please put the RMA number on the outside of the package so we can handle your problem efficiently. Our service department cannot accept material received without an RMA number.

2.9 MONITOR SUMMARY

HK68/V3D Pow Copyright He Created: Fri	er Up Mei urikon C Mar 8	mory Test PASSED Corp., 1991 08:54:12 1991		
VVV VVV VVV	V3D Debug Monitor Heurikon Corp. Version 1.X		or	
VVV VVV	<u></u>			
VVV	vvv	****	****	
vvv	vvv	XX XX	xx	
***	vvv	******	xx	
٧v	vvv	XX XX	XX	
VVV XXXXXXXXXXXX XXXXXXXXXXX				
V3D[1.X				

An EPROM-based debug-monitor/bootstrap for the HK68/V3D is available as an option. The monitor allows you to access almost all of the hardware registers on the HK68/V3D. You can configure the master and slave bus interface registers, console port, and download port with the monitor.

General functions include the capability to:

- Manually download data or 68030 program code.
- Check the processor, memory, VMEbus and I/O devices.
- Execute a bootstrap (for example, boot an operating system).

The monitor uses the area between $0000,0000_{16}$ and $0001,0000_{16}$ for stack and uninitialized-data space. Any *writes* to that area can cause unpredictable operation of the monitor. The monitor initializes this area (that is, writes to it) to prevent parity errors, but it is left up to the programmer to initialize any other memory areas that are accessed.

Help Type **help** to view a summary of the monitor. There is an online reference for using monitor commands, the command line editor, and the board memory map. Additional help is available for specific commands; type help and the command name for details. Help memmap Type help memmap to view the memory map for the HK68/V3D. Help functions Type **help functions** to view a list of functions that the monitor commands call. The functions can be used directly from the command line. It's better to use the monitor commands in most cases, because calling the functions directly from the command line bypasses argument checking. **Command editor** The monitor provides a command line editor that uses typical UNIX[®] vi editing commands. You can edit any command line you type. Press the ESC key from the command line to start the editor. Type help editor to access an on-line description of the editor. **Command history** The monitor maintains a command history. Press the ESC key from the command line to access the history. Then press K or to find previous commands. Press J or + to find subsequent commands. Up to 50 command lines can be accessed for reuse. Table 2-3 is a summary of monitor commands. A full description of

the monitor and a command reference are in Appendix A.

TABLE 2-4

Monitor command summary

Help commands				
help commands	help editor	help functions	help memmap	
Booting up				
bootbus	bootrom	bootserial		
Manipulating memor	у			
checksummem	displaymem	findstr	writemem	
clearmem	fillmem	readmem	writestr	
cmpmem	findmem	setmem		
copymem	findnotmem	swapmem		
Manipulating nonvolatile memory (NVRAM)				
nvdisplay	nvinit	nvopen	nvset	nvupdate
Downloading and ex	ecuting host app	lications		an a
call	download	transmode		
Debugging application	ons			
disassemble	dumpregs	exectrace	settrace	step
Checking arbiter stat	us and displayin	g Ethernet ID		
prstatus				
Controlling VMEbus	slave access			en an
slavedis				
slaveenable				
Controlling the timer				······································
starttimer	stoptimer			
Testing local and ext	ernal RAM	<u>, , , , , , , , , , , , , , , , , , , </u>		
testmem				
Viewing and setting	the date			· · · · · · · · · · · · · · · · · · ·
date	setdate			
Calculating with hex,	decimal, octal, o	r binary integers		

add sub mul div rand

MPU

3.1 INTRODUCTION

This section details some of the important features of the 68030 MPU chip and, in particular, features that are specific to its implementation on the Heurikon HK68/V3D.

3.2 MPU INTERRUPTS

The MPU can internally set an interrupt priority level in such a way that interrupts of a lower priority will not be honored. Interrupt level seven, however, cannot be masked off.

MPU interrupt levels				
Level	Interrupt (bus)	Interrupt (on-card)		
7	IRQ7	Parity error, highest priority, non- maskable, autovectored		
6	IRQ6	CIO (vectored) (sub-priority: timer 3, port A, timer 2, port B, timer 1)		
5	IRQ5	unused		
4	IRQ4	SCSI (autovectored)		
3	IRQ3	unused		
2	IRQ2	SCC (vectored) (sub-priority: ports A and B) (sub-sub-priority: rcv ready, tx ready, status change)		
1	IRQ1	Ethernet (autovectored)		
0		Idle, no interrupt		

TABLE 3-1 MPU interrunt levels

When an interrupt is recognized by the MPU, the current instruction is completed and an interrupt acknowledge sequence is initiated, whose purpose is to acquire an interrupt vector from the interrupting device. The vector number is used to select one of 256
exception vectors located in reserved memory locations (see section 3.3 for a listing.) The exception vector specifies the address of the interrupt service routine.

If there are two interrupts pending at the same level, the on-card device is serviced before the bus interrupt. The VMEbus interrupts are masked on and off via the CIO. Refer to sections 10 and 9.4.

The SCC and CIO devices on the HK68/V3D are capable of generating more than one vector, depending on the particular condition which caused the interrupt. This significantly reduces the time required to service the interrupt because the program does not have to rigorously test for the interrupt cause. Section 7.5 has more information on the HK68/V3D interrupt logic. The VMEbus interrupts are vectored; the vector is automatically read from the interrupting device.

3.3 MPU EXCEPTION VECTORS

Exception vectors are memory locations from which the MPU fetches the address of a routine to handle an exception (interrupt). All exception vectors are two words long (four bytes), except for the reset vector which is four words. The listing below shows the vector space as it appears to the Heurikon HK68/V3D MPU. It varies slightly from the 68030 MPU manual listing due to particular implementations on the HK68/V3D board. Refer to the MPU documentation for more details. The vector table normally occupies the first 1024 bytes of RAM, but may be moved to other locations under software control. Unused vector positions may be used for other purposes (e.g., code or data) or point to an error routine.

MPU exception vectors				
Vector	Address Offset	Assignment		
0	000	Reset: Initial SSP (Supervisor Stack Pointer)		
1	004	Reset: Initial PC (Supervisor Program Counter)		
2	008	Bus Error (Watchdog Timer, MMU Fault)		
3	00C	Address Error		
4	010	Illegal Instruction		
5	014	Divide by Zero		
6	018	CHK Instruction (register bounds)		
7	01C	TRAPV Instruction (overflow)		
8	020	Privilege Violation (STOP, RESET, RTE, etc)		
9	024	Trace (Program development tool)		
10	028	Instruction Group 1010 Emulator		
11	02C	FPP Coprocessor not present		
12	030	(reserved)		
13	034	FPP Coprocessor Protocol Violation		
14	038	Format Error		
15	03C	Uninitialized Interrupt		
16-23	040-05F	(reserved-8)		
24	060	Spurious Interrupt, not used		
25	064	Level 1 autovector, VSB		
26	068	Level 2 autovector, not used		
27	06C	Level 3 autovector, not used		
28	070	Level 4 autovector, SCSI Interrupt		
29	074	Level 5 autovector, not used		
30	078	Level 6 autovector, not used		
31	07C	Level 7 autovector, parity error, ACFAIL		
32-47	080-0BF	TRAP Instruction Vectors (16)		
48-54	0C0-0DB	FPP Exceptions (8)		
55-63	0DC-0FF	(reserved-8)		
64-255	100-3FF	User Interrupt Vectors (192)		

TABLE 3-2 MPU exception vectors				
Vector	Address Offset	Assign		
0	000	Reset: In		

Autovectoring is used for the parity error, SCSI and VSB interrupts. Interrupts from all other devices can be programmed to provide a vector number (which would likely point into the "User Interrupt Vector" area, above). VMEbus interrupts (IRQ1 - IRQ7) are vectored; the vector is supplied by the interrupting device over the VMEbus.

The following table gives suggested interrupt vectors for each of the possible (on-card) device interrupts which could occur. Note that the listing is in order of interrupt priority, highest priority first.

Note:

The ACFAIL line is connected to the VMEbus and can cause a false level of interrupts if there is no power module monitor. For this reason jumper J20 has been provided to allow ACFAIL to be monitored only if the shunt is installed (see the jumper diagram in section 12).

Sugge	Suggested interrupt vectors				
Level	Vector	Device	Condition		
7	31		Parity err./ACFAIL autovectored interrupt		
6	96	CIO	Timer 3		
	79	CIO	External Interrupt (P6-11)		
	77		EEPROM 1 Ready		
	75		EEPROM 0 Ready		
	73		Mailbox Interrupt		
	69	· · · · · · · · · · · · · · · · · · ·	VME Interrupt in Progress		
. ·	67, 65				
	98	CIO	Timer 2		
	76, 74				
	72, 70				
•	68, 66				
	64				
	100	CIO	Timer 1		
	102	CIO	Timer, error		
4	28	SCSI	SCSI Interface (autovectored)		
2	92	SCC	Port A, Receive character available		
	94	<u> </u>	Port A, Special receive condition		
	88		Port A, Transmit buffer empty		
	90		Port A, External/Status change		
	i an		······································		

TABLE 3-3 Suggested interrupt vectors

	84		Port B, Receive character available
	86		Port B, Special receive condition
	80		Port B, Transmit buffer empty
	82	······································	Port B, External/Status change
1	25	Ethernet	Ethernet Interface (autovectored)

The suggested interrupt vectors for the CIO and SCC devices take into account that the lower bit and upper four bits of the vectors are shared, e.g., all CIO Port A vectors have five bits which are the same for all interrupt causes.

Each vectored on-card device has interrupt enable and control bits which allow the actual interrupt priority levels to be modified under program control by temporarily disabling certain devices.

Of course, fewer vectors may be used if the devices are programmed not to use modified vectors or if interrupts from some devices are not enabled.

If you want to use the suggested vector numbers in the above table, the proper values to load into the device vector registers are:

Device interrupt vector values (suggested)				
Device	Hexadecimal Value	Decimal Value		
SCC 1 (Ports A & B):	50 ₁₆	80		
CIO, Port A:	41 ₁₆	65		
CIO, Port B:	40 ₁₆	64		
CIO, C/T vector:	60 ₁₆	96		

 TABLE 3-4

 Device interrupt vector values (suggested)

Making your way through the Zilog CIO and SCC manuals in search of details on the interrupt logic is quite an experience. We suggest you start with these recommended readings from the CIO and SCC technical manuals:

Device		Item
CIO	Z8536	Technical Manual
		Vector register: section 2.10.1
		Bit priorities: section 3.3.2
SCC	Z8530	Technical Manual
		Port priorities: section 3.2.2, table 3-5
		Vector register: section 5.1.3
		Vectors: section 5.1.10, table 4-3
		Vectors: section 5.1.10, table 4-3

3.4 STATUS LEDS

There are three status LEDs which continuously show the state of the board as follows:

TABL Statu	E 3-5 s Leds	
LED	Name	Meaning
F	Fail	The SYSFAIL line is being driven active by this board.
M	Master	The HK68/V3D is the master on the VMEbus. It owns the VMEbus.
В	Slave (bus grant acknowledge, BGACK*)	The HK68/V3D is not the VMEbus master. It has given up the local bus, which might be either VMEbus or Ethernet.

3.5 MONITORING MPU STATUS FROM THE FRONT PANEL INTERFACE

TABLE 3-6a

Four status outputs allow remote monitoring of the HK68/V3D processor. Connections are made through a 14-pin connector, P5.

Front panel interface, P5, output signals				
P5 pin	Name	Meaning		
2	Supr	The MPU is in the supervisor state.		
4	User	The MPU is in the user state.		
6		not connected		
8	Halt	The MPU has halted. (Double bus fault, odd stack address or the system reset line is active.)		
10	Bus grant acknowledge (BGACK*)	The HK68/V3D is being accessed as a slave on the VMEbus.		
1,3,5,7,9	Vcc	Vcc (+5) volts		

The output signals are low when true. Each is suitable for connection to a LED cathode. An external resistor must be provided for each output to limit current to 15 milliamps.

Two input signals are also provided on P5 for interrupt and reset.

P5 pin Name Function				
11	INTR*	Connected to CIO bit A7, and pull-up Refer to section 9.2)		
12	Gnd			
13	RESET*	When low, causes a local reset		
14	Gnd			

TABL	E 3-6b						
Front	panel	interf	ace,	Ρ5,	input	signals	
P5 pin	n N	ame	Fu	Inct	ion		

A recommended mating connector for P5 is Molex P/N 15-29-8148.

3.6 **MPU CACHE CONTROL**

The 68030 caches may be controlled as follows:

MPU cache control		
Address	Function (write-only)	
02B0,0002 ₁₆	MPU Cache Control	
	D0 = 0, cache disabled (default)	
	D0 = 1, caches enabled	

The cache control register in the MPU itself must also be set properly to enable the MPU caches.

3.7 COPROCESSORS

The HK68/V3D supports a floating point coprocessor, which is described in section 4.

Optional Floating Point Coprocessor

4.1 FEATURE SUMMARY

The HK68/V3D allows the use of an optional MC68882 floating point processor that runs as a coprocessor with the MPU.

The MC68881 frequency may either run at a clock speed of 20 MHz (via the use of a jumper), or it may run at the same speed as the MPU clock

The MC68882 has the following features:

- Allows fully concurrent instruction execution with the main processor.
- Eight general-purpose floating-point data registers, each supporting a full 80-bit extended-precision real data format (a 64-bit mantissa plus a sign bit, and a 15-bit biased exponent).
- A 67-bit ALU to allow very fast calculations, with intermediate precision greater than the extended-precision format.
- A 67-bit barrel shifter for high-speed shifting operations (for normalizing, etc.)
- 46 instruction types, including 35 arithmetic operations.
- Fully conforms to the IEEE P754 standard, including all requirements and suggestions. Also supports functions not defined by the IEEE standard, including a full set of trigonometric and logarithmic functions.
- Supports seven data types: byte, word, and long integers; single, double, and extended-precision real numbers; and packed binary coded decimal string real numbers.
- Efficient mechanisms for procedure calls, context switches, and interrupt handling.

FPP programming details are available in the 68882 technical manual.

4.2 BYPASSING THE FLOATING POINT COPROCESSOR

The HK68/V3D will operate without the floating point chip. Simply unplug the MC68882 if it is not required. No wires or jumpers are needed.

If the Watchdog Timer is enabled, the software can determine if the floating point coprocessor is installed. An attempt to access a nonexistent floating point coprocessor results in a watchdog timeout and a bus error, forcing a line 1111 MPU exception, vector number 11.

System Error Handling

Many events could cause an error. The responses to these events are carefully controlled. The following error conditions might arise during MPU cycles:

Condition	Meaning
RAM Parity	Incorrect parity was detected during a read cycle from on-card RAM memory. This may be due to a true parity error (RAM data changed,) or because the memory location was not initialized prior to the read and it contained garbage.
	Parity errors generate a level 7 autovector interrupt.
	A pointer to the parity error handling routine should be loaded at Vector Base Register offset $00007C_{16}$. Parity checking cannot be disabled.
Watchdog Timeout	During an on-card access or VMEbus slave access, no ac- knowledge was received within a fixed time interval defined by a hardware timer (about 100 microseconds). This is usually the result of no bus device being assigned to the specified address. A timeout could also occur if an access from the bus is not terminated by the bus master.
•	Accesses to the bus (VMEbus only) use the system watchdog timer and can hang indefinitely if the system watchdog is not enabled (see section 7.10).
	For an on-card bus cycle, the memory cycle is terminated, the BERR (<i>Bus Error</i>) exception is taken by the MPU and execution resumes at the location specified by the exception vector.
	If an access <i>from</i> the bus was in progress, no BERR exception occurs.

-

Double Bus Fault	Another bus error occurred during the processing of a previous bus error, address error or reset exception. This error is the result of a major software bug or a hardware malfunction. A typical software bug which could cause this error would be an improperly initialized stack pointer, which points to an invalid address.
	A double bus fault forces the MPU to enter the <i>HALT</i> state. Processing stops. The HALT status LED lights. The only way out of this condition is to issue a hardware reset.
Divide by Zero	The value of the divisor for a divide instruction is zero. The instruction is aborted and <i>vector 5</i> is used to transfer to an error routine.
Privileged Violation	A program executing in the user state attempted to execute a privileged instruction. The instruction is not executed. Exception <i>vector</i> 8 is used to transfer control.
Address Error	An odd address has been specified for an instruction. The bus cycle is aborted and <i>vector 3</i> is used to transfer control.
Illegal Instruction	The bit pattern for the fetched instruction is not legal or is unimplemented. The instruction is not executed. Exception <i>vector</i> 4, 10 or 11 is used to transfer control.
Format Error	The format of the stack frame is not correct for an RTE instruction. The instruction is aborted and exception <i>vector 14</i> is used to transfer control.
Line 1111 Emulator	The FPP or PMMU coprocessor is not present and a coprocessor instruction was fetched. The instruction is not executed. Exception <i>vector 11</i> will be taken.
FPP Exceptions	The FPP coprocessor has detected a data processing error, such as an overflow or a divide by zero. The FPP causes the MPU to take one of seven exceptions in the range from 48 to 54.

On-card Memory Configuration

6.1 INTRODUCTION

The Heurikon HK68/V3D microcomputer can accommodate a variety of RAM and ROM configurations. There are two ROM sockets for PROM, page-addressable ROM or EEPROM, 36 ZIP RAM positions, and a nonvolatile RAM. Off-card memory may be accessed via the VMEbus.

6.2 ROM

Each ROM occupies a fixed 4-megabyte physical address space. At power-on, the MPU fetches the reset vector from the first eight locations of ROM0. The reset vector specifies the initial program counter and status register values. ROM access time must be 250 nanoseconds or less.

TABLE 6-1 ROM address summary					
Base Address	ROM	Component Number			
0000,0000 ₁₆	0	U70			
0040,0000 ₁₆	1	U80			

Four jumpers for each ROM must be set according to the ROM type being used (Fig. 6-1). Jumpers J5, J6, J7, and J8 control ROM0 (U70); J9, J10, J11, and J12 control ROM1 (U80). It is possible to use two ROMs of different types.





TABLE 6-2 ROM capacity and jumper positions								
PROM	ROM	Total	Jumper Positions (for U70 and U80)					
Туре	Capacity	Board Capacity	J5 or J9					
			В		C 17 10 110 1			
			0	J	6, 37, 38, 310, 3	11, J12		
· · ·			AC		AD			
			J5/J9	J6/J10	J7/J11	J8/J12		
2764	8 kilobytes	16 kilobytes	С	В	X	В		
27128	16 kilobytes	32 kilobytes	С	В	×	В		
27256	32 kilobytes	64 kilobytes	С	В	X	Α		
27512	64 kilobytes	128 kilobytes	В	В	X	Α		
27010	128 kilobytes	256 kilobytes	В	X	В	Α		
27020	256 kilobytes	512 kilobytes	В	Α	В	Α		
27040	512 kilobytes	1 megabyte	В	Α	В	A		
27080	1 megabyte	2 megabytes	В	А	Α	Α		
27513 paged	64 kilobytes	128 kilobytes	С	В	X	В		
2864 R/W EEPROM	8 kilobytes	16 kilobytes	X	В	x	В		
2817 R/W EEPROM	2 kilobytes	4 kilobytes	A	В	X	В		

Each ROM contains consecutive (both even and odd) addresses. When programming PROMs, do not split even and odd bytes between the two chips.

Both ROM sockets are 32 pins. If you use a 28-pin device, justify it so socket pins 1, 2, 31 and 32 are empty. Twenty-four-pin devices are not supported. The ROM access time must be at most 250 nanoseconds.





FIGURE 6-2. ROM position for 28-pin ROMs

The two ROM positions are not contiguous (although a mirror of the lower ROM will be contiguous with the upper ROM). The best way to create a contiguous image is to copy the contents of both ROMs to contiguous RAM areas.

Electrically erasable or paged PROMs may be used. An EEPROM allows specific addresses to be changed by writing to the ROM. For writes to the EEPROM, a delay must be provided by the software between write operations. For the 2864, this delay is 10 milliseconds. The EEPROM Busy/Ready signals are available at the CIO to facilitate this timing; see section 9.1.

Paged ROMs allow future growth of ROM capacity without adding address pins. A single device can contain multiple 16-kilobyte pages. A specific page is selected by *writing* the page value to the ROM. For example, to select page three of a 27513, write 03_{16} to address $0000,0000_{16}$.

6.3 ON-CARD RAM

The HK68/V3D uses 36 ZIP RAM packages, each four bits wide. There is one parity bit per byte. Standard memory configurations are 1, 2, 3 and 4 megabytes (4, 8, 12, and 16 megabytes when 4megabit DRAMs are available). On-card RAM occupies physical addresses starting at $0300,0000_{16}$.

6.4 ON-CARD MEMORY SIZING

The V3D supports memory sizes ranging from 1 to 16 megabytes. Accessing nonexistent RAM can cause parity errors, so it is necessary to initialize and trap on parity interrupts. Use the following procedure and refer to the example code below:

- 1. Clear the minimum memory size (1 megabyte) starting at $0300,0000_{16}$.
- 2. Initialize the parity exception vector to point to a function that will set a flag indicating a failure.
- 3. For each 1-megabyte boundary starting a 0310,0000₁₆:
 - a. Write the long word pattern 1234,5678 at the current boundary as 4-byte accesses (12 at $0310,0001_{16}$; 23 at $0310,0001_{16}$, etc.).
 - b. Read the long word pattern from the current boundary as a single long word.
 - c. If the pattern read equals 1234,5678 and the parity error exception flag is not set, then continue. If not, then return the current boundary as the top of RAM.

Repeat these steps for $0320,0000_{16}$; $0330,0000_{16}$... $0340,0000_{16}$ to determine memory size.

6.5 BUS MEMORY

See section 7 for details concerning the bus interface.

6.6 PHYSICAL MEMORY MAP

See section 14.2 for an I/O device address summary.





6.7 MEMORY TIMING

The HK68/V3D memory logic has been carefully tuned to give optimum memory cycle times under a variety of conditions.

The base cycle time for a MC68030 is two clock cycles for a RAM read or write and one clock cycle for subsequent burst cycles. Although the MC68030 cannot perform memory accesses any faster than this, it can be made to perform accesses slower than this. The following chart shows total access times required to attain these base cycle times from a RAM interface. It should be noted that this is the time from address valid to data input setup of the MC68030, including clock skew and various other factors.

TABLE 6-3Access time required for no wait statesCPU Speed
(MHz)Read Cycle
(ns)Write Cycle
(ns)Burst
Cycle (ns)32153232

As Table 6-3 shows, current DRAM technology with access times in the 60-nanosecond to 150-nanosecond range cannot support the base transfer rates of the MC68030, and additional cycles must be inserted in each cycle to meet DRAM access time requirements. The number of additional clock cycles inserted in each access depends on both the processor speed and on the RAM speed. Table 6-4 shows the number of extra cycles or "wait states" inserted in RAM read or write cycles and burst cycles.

TABLE 6-4Inserting wait states into RAM cycles

100-nanosecond DRAMS									
CPU Speed	Read Cycle	Write Cycle	Burst Cycle						
32 MHz	3	3	3-1-1-1						
80-nanosecond	DRAMS								
CPU Speed	Read Cycle	Write Cycle	Burst Cycle						
32 MHz	3	2	3-1-1-1						
60-nanosecond	DRAMS	·····							
CPU Speed	Read Cycle	Write Cycle	Burst Cycle						
32 MHz	2	2	2-1-1-1						

60-nanosecond, 80-nanosecond and 100-nanosecond times are estimates based on existing $256K \times 1$ DRAMs.

While the above information is important in comparing the relative performance of DRAM designs, the performance of

6-6

individual DRAM designs has much less impact on overall system performance than one might expect. The reason for this is that the internal cache(s) built into the MC68030 chip is provided to help decouple the processor from slower speed memories such as DRAMs. Therefore, the better the job the MC68030 cache is doing, the less difference in system performance DRAM speed will make.

6.8 NONVOLATILE RAM

A unique feature of the HK68/V3D is its non-volatile RAM (NVRAM), which allows precious data or system configuration information to be stored and recovered across power cycles. The RAM is configured as 256, four-bit words (low half of a byte). When the MPU reads a byte of data from the NV-AM, the upper four bits of the value it receives are indeterminate. The NVRAM is accessible as shown below.

Nonvolatile RAM addresses					
Address	Mode	Function			
0250,00xx16	R/W	Read/write RAM contents (4 bits).			
0270,000016	Read	Recall RAM contents from nonvolatile memory.			
0260,000016	Write	Store RAM contents in nonvolatile memory. The 68030 tas (test and set) instruction must be used for this operation.			

 TABLE 6-5

 Nonvolatile
 RAM addresses

Physically, the NVRAM (an Xicor X2212 or equivalent) consists of a static RAM overlaid bit-for-bit with a nonvolatile EEPROM. The store operation takes 10 milliseconds to complete. Recall time is approximately one microsecond. Allowances for those delays should be made in *software*, since the memory hardware does not stop the MPU during the store or recall cycles. The chip is rated for 10,000 store cycles, minimum. During a store operation, only those bits which have been changed are "cycled." The use of a **tas** instruction helps prevent an unintentional store operation by an errant program or a power failure glitch.

At power-up, the shadow RAM contents are indeterminate. Do a recall operation before accessing the NVRAM for the first time. Recall cycles do not affect the device lifetime.

The HK68/V3D monitor and certain system programs use the NVRAM. The exact amount reserved for Heurikon usage depends on the system. A major portion of the RAM, however, is available for customer use. Heurikon usage is summarized below (details are available separately):

TABLE 6-6 **NV-RAM contents (partial)** Function

Magic number Checksum

Accumulated number of writes

Board type, serial number and revision level

Hardware configuration information

Software configuration information

System configuration information

7

VMEbus Control

7.1 INTRODUCTION

The control logic for the VMEbus allows numerous bus masters to share the resources on the bus.

The VMEbus interface uses 32 address lines for a total of 4 gigabytes of VMEbus address space, and 32 data lines to support 8-, 16-, 24- or 32-bit data transfers. The "short address" mode, which uses only 16 address lines, is also supported.

There is an interrupter module as well as an interrupt handler. Both are capable of utilizing any or all of the seven VMEbus interrupt lines.

7.2 BUS CONTROL SIGNALS

The following signals on connector P1 and P2 are used for the VMEbus interface. Pin assignments are in section 7.12.

- A01-A15 ADDRESS bus (bits 1-15). Three-state address lines that are used to broadcast a short address.
- A16-A23 ADDRESS bus (bits 16-23). Three-state address lines that are used in conjunction with A01-A15 to broadcast a standard address.
- A24-A31 ADDRESS bus (bits 24-31). Three-state address lines that are used in conjunction with A01-A23 to broadcast an extended address.
- ACFAIL* AC FAILURE. An open-collector signal that indicates that the AC input to the power supply is no longer being provided or that the required AC input voltage levels are not being met. This signal is connected to MPU interrupt level 7.

- AMO-AM5 ADDRESS MODIFIER (bits 0-5). Three-state lines that are used to broadcast information such as address size and cycle type. These lines are very similar in usage to the function lines on the MPU. AS* ADDRESS STROBE. A three-state signal that indicates when a valid address has been placed on the address bus. **BBSY*** BUS BUSY. An open-collector signal driven low by the current master to indicate that it is using the bus. When the master releases this line, the resultant rising edge causes the arbiter to sample the bus request lines and grant the bus to the highest priority requester. Early release mode is supported. BCLR* BUS CLEAR. A totem-pole signal generated by an arbiter to indicate when there is a higher priority request for the bus. This signal requests the current master to release the bus. This signal is an input and an output of the HK68/V3D, associated with J26. BERR* BUS ERROR. An open-collector signal generated by a slave or bus timer. This signal indicates to the master that the data transfer was not completed. BG0IN*-BG3IN* BUS GRANT (0-3) IN. Totem-pole signals generated by the arbiter and requesters. "Bus grant in" and "bus grant out" signals form bus grant daisy chains. The "bus grant in" signal indicates, to the board receiving it, that it may use the bus if it wants. **BG0OUT*-BG3OUT*** BUS GRANT (0-3) OUT. Totem-pole signals generated by requesters. The bus grant out signal indicates to the next board in the daisy-chain that it may use the bus. BUS REQUEST (0-3). Open-collector signals generated by BR0*-BR3* requesters. A low level on one of these lines indicates that a master needs to use the bus. DATA BUS. Three-state bidirectional data lines used to D00-D31 transfer data between masters and slaves. DS0*, DS1* DATA STROBE ZERO, ONE. A three-state signal used in conjunction with LWORD* and A01 to indicate how many data bytes are being transferred (1, 2, 3, or 4). During a write cycle, the falling edge of the first data strobe indicates that valid data are available on the data bus. DTACK* DATA TRANSFER ACKNOWLEDGE. An open-collector signal
 - **DTACK*** DATA TRANSFER ACKNOWLEDGE. An open-collector signal generated by a slave. The falling edge of this signal indicates that valid data are available on the data bus during a read cycle, or that data have been accepted from the data bus

during a write cycle. The rising edge indicates when the slave has released the data bus at the end of a read cycle.

- IACK* INTERRUPT ACKNOWLEDGE. An open-collector or threestate signal used by an interrupt handler when it acknowledges an interrupt request. It is routed, via a backplane signal trace, to the IACKIN* pin of slot one, where it forms the beginning of the IACKIN*, IACKOUT* daisy-chain.
- IACKIN* INTERRUPT ACKNOWLEDGE IN. A totem-pole signal. The IACKIN* signal indicates to the VMEbus board receiving it that it is allowed to respond to the interrupt acknowledge cycle that is in progress if it wants.
- IACKOUT* INTERRUPT ACKNOWLEDGE OUT. A totem-pole signal. The IACKIN* and IACKOUT* signals form a daisy-chain. The IACKOUT* signal is sent by a board to indicate to the next board in the daisy-chain that it is allowed to respond to the interrupt acknowledge cycle that is in progress.
- **IRQ1*-IRQ7*** INTERRUPT REQUEST (1-7). Open-collector signals, generated by an interrupter, that carry interrupt requests. When several lines are monitored by a single interrupt handler, the line with the highest number is given the highest priority.
 - **LWORD*** LONGWORD. A three-state signal used in conjunction with DS0*, DS1*, and A01 to select which byte location(s) within the 4-byte group are accessed during the data transfer.
 - **RESERVED** RESERVED. A signal line reserved for future VMEbus enhancements. This line must not be used.
 - **SERCLK** SERIAL CLOCK. A totem-pole signal that is used to synchronize the data transmission on the VMEbus. This signal is not implemented on the HK68/V3D.
 - **SERDAT*** SERIAL DATA. An open-collector signal that is used for VMEbus data transmission. Not implemented on the HK68/V3D.
 - **SYSCLK** SYSTEM CLOCK. A totem-pole driven signal that provides a constant 16-MHz clock signal that is independent of any other bus timing. This signal is controlled with J25.
 - **SYSFAIL*** SYSTEM FAIL. An open-collector signal that indicates a failure has occurred in the system. Also used at power-on to indicate that at least one VMEbus board is still in its power-on initialization phase. This signal may be generated by any board on the VMEbus. The HK68/V3D drives this line low at power-on. It is released by writing a one to address 02B0,000E₁₆.

SYSRESET*	SYSTEM RESET. An open-collector signal that, when low, causes the system to be reset. This signal is controlled by jumper J19.
WRITE*	WRITE. A three-state signal generated by the MASTER to indicate whether the data transfer cycle is a read or a write. A high level indicates a read operation; a low level indicates a write operation.
+5V STDBY	+5 Vdc STANDBY. This line supplies +5 Vdc to devices requiring battery backup. This signal is not used on the HK68/V3D.

7.3 BUS ARBITRATION AND RELEASE

When the MPU makes a request for VMEbus facilities, the arbitration logic takes over. If necessary, the requesting board enters a wait state until the bus is available (but only for the maximum time allowed by the watchdog timer).

Under normal circumstances, the VMEbus system controller card provides the system bus clock and access timer, and participates in the arbitration logic. A separate system controller card is *not* needed; however. The HK68/V3D includes a bus timer and four-level (prioritized) VMEbus arbiter logic, enabled via jumpers. The following table details the system controller functions provided by the HK68/V3D.

TABLE 7-1

System controller functions					
Function	Setting				
System Clock (SYSCLK*)	J25 (install)				
System Reset (SYSRESET*)	J19:2-3 (output)				
Bus Clear (BCLR*)	J26 (install)				

When the HK68/V3D is acting as a system controller, it should be in the first slot (VMEbus slot 1).

There are four separate bus request lines on the VMEbus. Each bus request line has an associated bus grant daisy chain.

The following steps *must* be used to configure the HK68/V3D, whether or not the HK68/V3D is the system controller. Failure to follow these instructions could result in incorrect board operation.

7-4

- 1. Decide which level the board will use to request the VMEbus.
- 2. Set the Bus Request jumper, J16, to the chosen level according to Figure 7-1.
- 3. Decide if the HK68/V3D will be the system controller on the VMEbus.
- 4. Install J14, J15, J17, and J18 corresponding to the configuration chosen above. Select the appropriate setting from the eight legal settings shown for those jumpers in Figure 7-2.

Bus Request Level 0



Bus Request Level 1

Bus Request Level 2



Bus Request Level 3

Note: The Bus Request Level must match the Bus Grant Level.

FIGURE 7-1. Bus request jumper settings, J16



FIGURE 7-2. Bus grant level jumper settings J14, J15, J17, and J18

If the HK68/V3D is the bus master, when the requested bus operation is completed, the bus will be released according to the state of two bus control signals, BC1 and BC0. These signals are under software control.

TABLE 7-2

Bus c	Bus control bits						
BC1	BCO	Bus Release Status					
0	0	Release when done. Release the bus after every operation.					
0	1	Release on request. Release the bus if any other board has a request for the bus (or if BCLR is true).					
1	1	Release on priority. Release the bus only if BCLR is true. This means release only if a higher priority request is pending.					
1	0	No release. Never release the bus, once acquired. This state can be used to capture the bus.					

The bus control bits are set (or reset) by writing to the appropriate bits of the bus control latch, described below.

7.4 ACCESSES FROM THE VMEbus (SLAVE MODE)

The slave address logic is enabled or disabled by writing the appropriate value to the slave mode control bit, as follows:

TABLE 7-3

Slave mode control					
Address	Function (write-only)				
02B0,000C ₁₆	Slave mode enable				
	D0 = 0, slave disable				
	D0 = 1, slave enable				

When the most significant VMEbus address lines match the slave compare address and the address modifier matches the slave address modifier" code, as set in the bus control Latch, a slave access is recognized. The most significant address lines (A24-A31) are tested only if the selected address modifier is "extended." The base address of the window into on-card RAM is also set by bits in the bus control latch. The size of the window is specified by J21 through J24 as shown in Figure 7-3 and Table 7-4. - - - --



FIGURE 7-3. Slave window size jumper settings J21–J24

Slave Window Size	J21	J22	J23	J24	Address Compare	Replacement Address
		A		В		
<u></u>					·	·····
1 megabyte	B	В	В	В	A20-A31	A20-A23
2 megabytes	Α	В	В	В	A21-A31	A21-A23
4 megabytes	Α	Α	В	В	A22-A31	A22-A23
8 megabytes	A	Α	Α	В	A23-A31	A23 only
16 megabytes	Α	Α	Α	Α	A24-A31	none

A 24-bit latch is used to specify various parameters concerning the operation of the VMEbus. This is a write-only register. The default state at power-up is all zeros.

The latch (Fig. 7-4) is composed of three 8-bit shift registers, which are set as follows:

- 1. Disable the VMEbus slave logic by writing a zero to address 02B0,000C₁₆.
- Write a 32-bit long word to the bus control latch at address 02A0,0000₁₆. This is done by performing eight consecutive writes to the bus control latch. The data are automatically shifted into the shift registers. (See the code fragment in Example 7-1.)
- 3. Enable the VMEbus slave logic by writing a one to address $02B0,000C_{16}$.

```
EXAMPLE 7-1. Bus control latch loading routine
```

```
#define BUS_LATCH (unsigned long *)0x02A00000
#define SLAVE_ENABLE (unsigned char *)0x02B0000C
WrBusLatch(value)
unsigned long value;
{
    int i;
    *SLAVE_ENABLE = 0; /* disable slave interface */
    for (i=0; i<8; i++) {
        *BUS_LATCH = (value >> i); /* shift in D16, D8 and D0 */
    }
    *SLAVE_ENABLE = 1; /* enable slave interface */
}
```

EXAMPLE 7-2. Setting the bus control latch with the HK68/V3D monitor

If you are using the HK68/V3D monitor, use the command **writemem** to set the bus control latch. In this example, a series of **writemem** commands write the value 00380040_{16} to the bus control latch. The effect of the write is to set the latch as follows:

Set the slave address modifier bits to extended space (32-bit)

- Set the bus release mode to release-when-done via bus control bits BC0 and BC1
- Set the replacement address to 0 (base of RAM)

Set the slave address to 400000016.

```
writemem -b 02B0000C 0
                                 Slave disable
writemem -1 02A00000 0
                                 Bits 0, 8, 16 are 0.
                                 Bits 1, 9, 17 are 0.
writemem -1 02A00000 0
                                 Bits 2, 10, 18 are 0.
writemem -1 02A00000 0
writemem -1 02A00000 00010000 1 on DB16 setting bit 19.
writemem -1 02A00000 00010000
                               1 on DB16 setting bit 20.
writemem -1 02A00000 00010000
                                 1 on DB16 setting bit 21.
writemem -1 02A00000 00000001
                                 1 on DBO setting bit 6.
writemem -1 02A00000 0
                                 Bits 7, 16, 23 are 0.
writemem -b 02B0000C 1
                                 Slave enable
```

Bus control	latch (VMEbus slave logic)
Bit	Function
23	(reserved)
22	Indivisible Read Modify Writes
21	Slave Address Modifier 2
20	Slave Address Modifier 1
19	Slave Address Modifier 0
18	VMEbus Slave Release Without Hold
17	Bus Control BC 1
16	Bus Control BC 0
15	Replacement Address 23
14	Replacement Address 22
13	Replacement Address 21
12	Replacement Address 20
11	Slave Compare Address 23
10	Slave Compare Address 22
9	Slave Compare Address 21
8	Slave Compare Address 20
7	Slave Compare Address 31
6	Slave Compare Address 30
5	Slave Compare Address 29
4	Slave Compare Address 28
3	Slave Compare Address 27
2	Slave Compare Address 26
1	Slave Compare Address 25
0	Slave Compare Address 24

TABLE 7-5





	7	6	5	4	3	2	1	0
D0 —	Sla 31	ave Co	ompa	re 28	Slav 27 -	le Co	mpar	е 24

FIGURE 7-4. Bus control latch

The slave address modifier (SAM) is selected by three SAM bits in the bus control latch according to the following chart:

TABLE 7	7-6		
Slave a	ddress	modifie	ers

01410			0.0
SAM2	SAM1	SAMO	Slave Address Space
0	0	0	No slave access allowed (disable)
0	0	1	Standard data
0	1	0	No slave access allowed
0	1	1	Standard (all)
1	0	0	Extended supervisor data
1	0	1	Extended data
1	1	0	No slave access allowed
1	1	1	Extended (all)
1	1	1	Extended (all)

Once a valid bus request has been detected, an on-card bus request is generated to the MPU. When the current MPU cycle is completed, the MPU will release the on-card bus. The VMEbus address and data are then gated on.

Bit 22 of the bus control latch, when set, allows indivisible readmodify-writes to the VMEbus. Because the MC68030 asserts RMC during MMU translation table walks, it is necessary to break up the cycle to allow VMEbus memory cards to see the cycle as two separate addresses.

The bus address lines are utilized as shown in Figure 7-4:



FIGURE 7-5. Memory accesses from the VMEbus

For example, if the bus control latch is set to 383050_{16} and J21-J24 are set to select a one megabyte window, then all extended space accesses from $5000,0000_{16}$ through $500F,FFFF_{16}$ are mapped to the fourth megabyte of on-card RAM at location $0330,0000_{16}$.

After a slave access, control of the on-card bus will not be returned to the MPU for approximately 500 nanoseconds. However, if the release-without-hold bit in the bus control latch (see above) is set, the bus will be returned immediately following the slave access. This mode can be used to maximize bus response time to the MPU and DMAC at the expense of having more overhead on slave accesses. If you expect rapid requests from the VMEbus, you may not want to use this mode.

The bus timer will automatically terminate any slave access which lasts longer than 100 microseconds.

7.5 VMEbus INTERRUPTS

The seven VMEbus interrupts are monitored and controlled by the MPU and CIO. A vectored interrupt to the MPU can be generated when a desired bus interrupt signal is on.

There are two functions described below. The *interrupter* generates bus interrupts; the *interrupt handler* receives interrupts from the bus.

7.5.1 Interrupter Module Operation

To generate a VMEbus interrupt, follow these steps:

- 1. Decide which of the seven VMEbus interrupt lines you wish to activate. IRQ7* has the highest priority.
- 2. Disable that level via the CIO so that the INTERRUPT HANDLER does not respond to the interrupt line you are about to use. If you fail to do this, you could interrupt yourself.
- 3. Write an eight bit value to the appropriate VMEbus Status/ID latch, as described below. This value is usually treated as a simple interrupt vector, but it could represent other information as well. This value is provided to the board that acknowledges the interrupt, which is done by executing an INTERRUPT ACKNOWLEDGE cycle on the VMEbus with *your* priority level encoded on address lines 1 to 3 (see the Interrupt Handler description, below.)

The very act of writing to the Status/ID latch activates the INTERRUPTER circuitry, and the interrupt is generated.

VMEDUS interrupter addresses		
Address Vector Size Function (write-only		Function (write-only)
0290,0004 ₁₆	8	Interrupt level 1
0290,000816	8	Interrupt level 2
0290,000C ₁₆	8	Interrupt level 3
0290,001016	8	Interrupt level 4
0290,001416	8	Interrupt level 5
0290,001816	8	Interrupt level 6
0290,001C ₁₆	8	Interrupt level 7

TABLE 7-7 VMEbus interrupter addresses

Only one (outgoing) interrupt may be pending at a time.

The state of the on-card interrupt logic can be tested by the CIO. The Interrupt Active bit is true whenever an interrupt in still pending from this board.

7.5.2 Interrupt Handler Operation

Each bus interrupt generates an interrupt to the MPU at a specific MPU interrupt priority level, as detailed in section 3.2. When an interrupt is recognized, the MPU will execute an interrupt acknowledge cycle on the VMEbus to read the vector from the interrupting board. This vector is used as an index into the MPU vector table.

When an interrupt is generated on the VMEbus, the interrupt vector of the interrupting board may be (manually) determined by reading from the appropriate address, as shown below. The value returned is that value written by the interrupting board to its VMEbus Status/ID latch. Since the MPU automatically does interrupt acknowledge cycles on the bus, the main use for these ports is to clear a pending interrupt on the HK68/V3D (or another VMEbus interrupt source).

The HK68/V3D can generate and read only 8-bit interrupt vectors.

Interrupt acknowledge port summary		
8-bit Vector Priority Level	Address (read-only)	
IRQ1	0080,0003 ₁₆	
IRQ2	0080,0005 ₁₆	
IRQ3	0080,0007 ₁₆	
IRQ4	0080,0009 ₁₆	
IRQ5	0080,000B ₁₆	
IRQ6	0080,000D ₁₆	· · · ·
IRQ7	0080,000F ₁₆	-

TABLE 7-8

Accessing one of the above addresses also sends an interrupt acknowledge signal to the interrupting board. Acknowledging a nonexistent interrupt will result in a bus error.





7.6 SYSFAIL CONTROL

The SYSFAIL line is driven low by the HK68/V3D after power-on. The SYSFAIL line will remain low on the VMEbus until all boards release this line after completing their initialization and self test sequences. The SYSFAIL line also signifies a system failure. The current state of this signal may be read via the CIO (see section 9.4).

On the HK68/V3D, SYSFAIL must be released under software control. SYSFAIL must be released by writing a one to CIO port C, bit D1 (see section 9.2).

7.7 BUS ADDRESSING (MASTER MODE)

The HK68/V3D supports three address modes, "short", "standard," and "extended." Short addresses use the lower 16 logical address lines to specify the target address. Standard addresses use 24 address lines, and extended addresses use all 32 address lines. The following table details the relationship between the oncard physical address and the corresponding VMEbus region.

TABLE 7-9 VMEbus regions

VMEDUS regions		
On-card addresses	VMEbus Region	
00C0,0000 ₁₆ through 00C0,FFFF ₁₆	VMEbus Short Address (0000 ₁₆ through FFFF ₁₆)	
0100,0000 ₁₆ through 01FF,FFFF ₁₆	VMEbus Standard (00,0000 ₁₆ through FF,FFFF ₁₆)	
0400,0000 ₁₆ through FFFF,FFFF ₁₆	VMEbus Extended (0400,0000 ₁₆ and up)	

7.8 MAILBOX INTERFACE

Certain on-card functions can be controlled via special addresses in the VMEbus *Supervisor Short Address Space*, that is, when the address modifier lines (AM5^{*} to AM0^{*}) are $2D_{16}$. The HK68/V3D will respond (as a slave) to a short address which matches the Mailbox select lines, as described below. The mailbox logic must be enabled by setting the control bit at address 02B0,0004₁₆.

 TABLE 7-10

 Mailbox control

 Address
 Function (write-only)

 02B0,0004₁₆
 Mailbox control

 D0 = 0, disable (default)
 D0 = 1, enable

TABLE 7-11 Mailbox functions		
Address	Function (Slave Mode)	
Mbase + 0	CIO input D4 (see section 9.2) (mailbox interrupt)	
Mbase + 2	HK68/V3D reset	
Mbase + 4	On-card bus lock on	
Mbase + 5	On-card bus lock off	
Mbase + 6	MPU halt on	
Mbase + 7	MPU halt off	

The Mbase value is specified by 13 mailbox base bits in the mailbox address latch at address $02C0,0000_{16}$ (16-bits, write-only). Address lines A15 through A3 must match the corresponding data bits in the mailbox address latch. The lower three bits of the latch are not used.

The lock function, when on, prevents the use of the on-card bus by the MPU after the *next* access from the bus. The lock function must be cleared before the MPU is allowed to resume operation. This feature can be used to reduce arbitration time during a block data transfer from the VMEbus. With the on-card bus locked, slave accesses will be acknowledged in 330 to 500 nanoseconds.

The SYSFAIL signal must be off for the mailbox halt function to operate. (See section 7.6.)

7.9 WATCHDOG AND BUS TIMER

The HK68/V3D has two timers which monitor board activity. One is used to monitor on-card activity; the other is for the VMEbus.

7.9.1 On-card Watchdog Timer

If the on-card watchdog timer is enabled and if the on-card physical address strobe stays on longer than 1.67 milliseconds, the timer will expire. This will cause the current memory cycle to be terminated. The watchdog timer is *disabled* by writing a one to address $02B0,0030_{16}$. The timer is *enabled* by writing a zero to address $02B0,0030_{16}$; this is the power-on default state.

See section 5.1 for more details on the watchdog timer.

7.9.2 VMEbus Timer

The second timer is associated only with activity on the VMEbus. The timer will expire during a long bus access (greater than 100 microseconds) by *any* bus master and generate a VMEbus error (BERR). This is normally a VMEbus system controller function.

The VMEbus timer is enabled by writing a 1 to address $02B0,0010_{16}$. The default state is disabled.

7-16

	7.10	BUS	CONTRO)L JUMPERS
--	------	-----	--------	-------------------

TABLE 7-12 Bus control jumpers			
Jumper	Function	Position	
J14	Bus Arbitration Level	See section 7.3	
J15	Bus Arbitration Level	See section 7.3	
J16	Bus Request Level	See section 7.3	
J17	Bus Arbitration Level	See section 7.3	
J18	Bus Arbitration Level	See section 7.3	
J19	SYSRESET*	See section 7.3	
J21	VMEbus Slave Window Size	See section 7.4	
J22	VMEbus Slave Window Size	See section 7.4	
J23	VMEbus Slave Window Size	See section 7.4	
J24	VMEbus Slave Window Size	See section 7.4	
J25	SYSCLK*	See section 7.3	
J26	BCLR*	See section 7.3	

7.11 VMEBUS INTERFACE

The VMEbus consists of P1 address, data, and control signals. P2 is used for the extended VMEbus address and data lines as well as the optional SCSI interface, which is described in section 11 (Fig. 7-7).



FIGURE 7-7. VMEbus connectors, P1 and P2
7.12 VMEBUS PIN ASSIGNMENTS, P1

TABLE 7-13 VMEbus pin assignments, P1					
P1 Pin Number	Row A Signal Mnemonic	Row B Signal Mnemonic	Row C Signal Mnemonic		
1	D00	BBSY*	D08		
2	D01	BCLR*	D09		
3	D02	ACFAIL*	D10		
4	D03	BG0IN*	D11		
5	D04	BG0OUT*	D12		
6	D05	BG1IN*	D13		
7	D06	BG1OUT*	D14		
8	D07	BG2IN*	D15		
9	Gnd	BG2OUT*	Gnd		
10	SYSCLK	BG3IN*	SYSFAIL*		
11	Gnd	BG3OUT	BERR*		
12	DS1*	BR0*	SYSRESET*		
13	DS0*	BR1*	LWORD*		
14	WRITE*	BR2*	AM5		
15	Gnd	BR3*	A23		
16	DTACK*	AMO	A22		
17	Gnd	AM1	A21		
18	AS*	AM2	A20		
19	Gnd	АМЗ	A19		
20	IACK*	Gnd	A18		
21	IACKIN*	SERCLK	A17		
22	IACKOUT*	SERDAT*	A16		
23	AM4	Gnd	A15		
24	A07	IRQ7*	A14		
25	A06	IRQ6*	A13		
26	A05	IRQ5*	A12		
27	A04	IRQ4*	A11		
28	A03	IRQ3*	A10		
29	A02	IRQ2*	A09		
30	A01	IRQ1*	A08		
31	-12V	+5V STDBY	+12V		
32	+5V	+5V	+5V		

7.13 P2 VMEbus PIN ASSIGNMENTS

P2 is used for both the VMEbus and the optional SCSI interface. The center row (B) of pins are the upper address and data lines of the VMEbus. The outer two rows (A and C) make up the SCSI interface. The use of P2 is *required* in order to meet VMEbus power specifications.

P2 Pin Number	Row A Signal Mnemonic	Row B Signal Mnemonic	Row C Signa Mnemonic
1	AD00	+5	AD01
2	AD02	Gnd	AD03
3	AD04	(reserved)	AD05
4	AD06	A24	AD07
5	AD08	A25	AD09
6	AD10	A26	AD11
7.	AD12	A27	AD13
8	AD14	A28	AD15
9	AD16	A29	AD17
10	AD18	A30	AD19
11	AD20	A31	AD21
12	AD22	Gnd	AD23
13	AD24	+5	AD25
14	AD26	D16	AD27
15	AD28	D17	AD29
16	AD30	D18	AD31
17	Gnd	D19	Gnd
18	IRQ*	D20	Gnd
19	DS*	D21	Gnd
20	WR*	D22	Gnd
21	SPACE0	D23	SIZE0
22	SPACE1	Gnd	PAS*
23	LOCK*	D24	SIZE1
24	ERR*	D25	Gnd
25	Gnd	D26	ACK*
26	Gnd	D27	AC
27	Gnd	D28	ASACK1*
28	Gnd	D29	ASACK0*
29	Gnd	D30	CACHE*
30	Gnd	D31	WAIT*

The 7-segment Display

There is one 7-segment display on the front panel (Fig. 8-1) that can be programmed (Table 8-2). Writing a zero turns the chosen segment on; writing a one turns it off. At power-on or after a system reset, the default character is an H (segments b, c, e, f, and g are on).



FIGURE 8-1. 7-segment display

TABLE 8-1

Addresses for the 7-segment display				
Segment Address (write-only)				
а	02B0,0010 ₁₆			
b	02B0,0020 ₁₆			
С	02B0,0030 ₁₆			
d	02B0,0040 ₁₆			
e	02B0,0050 ₁₆			
f	02B0,0060 ₁₆			
g	02B0,0070 ₁₆			

CIO Implementation

9.1 INTRODUCTION

The on-card CIO device performs a variety of functions. In addition to the three 16-bit timers, which may be used to generate interrupts or count events, the CIO has numerous parallel I/O bits.

The CIO has two independent 8-bit, bidirectional I/O ports (ports A and B) and a 4-bit special-purpose I/O port (port C). Data path polarity (whether bits are inverting or noninverting), data direction (whether bits are input or output), port configuration (bit port or handshake port), ones catchers, and open-drain outputs are programmable for all ports. The configuration and functions of the ports are programmed by means of the port specification registers for each port, which are described fully in the CIO technical manual.

9.2 PORT A BIT DEFINITION

Port A handles various control signals. All bits should be programmed as inputs.

TABLE 9-1 CIO port A bit definitions				
Bit	Function	Data Path Polarity	Interface	HK68/V3D User's Manual Section
D7	External Interrupt	Negative True	P5-11	3.3
D6	EEPROM 1 Ready (U80)	Positive True	U80-1	6.2
D5	EEPROM 0 Ready (U70)	Positive True	U70-16	6.2
D4	Mailbox Interrupt	Negative True	-	7.8
D3	unused			
D2	VME Interrupt in Progress	Negative True		7.5
D1	SCSI Reset	Positive True	P2-A20	11
D0	Mailbox Halt	Positive True		

Bit D2 may be used to test if there is a pending interrupt still active from *this* board. The mailbox interrupt is a pulse, so the ones catcher should be used for that input bit.

9.3 PORT B BIT DEFINITION

The B port of the CIO is used to handle the Centronics interface interrupt (input) and generate the VMEbus interrupt mask bits (outputs).

Internal priorities of the CIO place D7 as highest (D0 as lowest) for simultaneous interrupts from either port.

TABLE 9-2 CIO port B bit	definitions			
Bit	Function	Data Path Polarity	Interface	HK68/V3D User's Manual Section
D7	Software Interrupt	Negative True	Interrupt Switch on front panel	12
D6	IRQ7 enable	Negative True	P1	3.2
D5	IRQ6 enable	Negative True	P1	3.2
D4	IRQ5 enable	Negative True	P1	3.2
D3	IRQ4 enable	Negative True	P1	3.2
D2	IRQ3 enable	Negative True	P1	3.2
D1	IRQ2 enable	Negative True	P1	3.2
D0	IRQ1 enable	Negative True	P1	3.2

9.4 PORT C BIT DEFINITION

Port C on the CIO chip is used to read four on-card status signals. SYSOK* turns off the SYSFAIL LED, and it must be true (1) before you can halt the CPU with the mailbox halt.

TABLE 9-3 CIO Port C bit definitions				
Bit Function Data Path Polari				
D3	VMEbus ACFAIL	Positive True		
D2	VMEbus SYSFAIL*	Negative True		
D1	VMEbus SYSOK* utility bit	Positive True		
D0	Port A Ring Indicator	Negative True		

There are three independent, 16-bit counter/timers in the CIO. For long delays, timers 1 and 2 may be internally linked together to form a 32-bit counter chain. When programmed as timers, the following equation may be used to determine the time constant value for a particular interrupt rate.

TC = 2,457,600 / interrupt rate (in Hz)

When the timer is clocked internally, the count rate is 2.4576 MHz. The HK68/V3D board uses a 19.6608 MHz clock oscillator as the system time base. The frequency tolerance specification is $\pm 0.01\%$. If you are using the 19.6608 MHz clock as the CIO time base, the maximum accumulative timing error will be about 9 seconds per day, although the typical error is less than one second per day. Better long-term accuracy may be achieved via a power line (60 Hz) interrupt, using a bus interrupt or the Real-Time Clock (RTC) option (see section 13).

9.6 REGISTER ADDRESS SUMMARY (CIO)

TABLE 9-4 CIO register addresses					
Register	Address	Function			
Port C, Data	02D0,0001 ₁₆	Miscellaneous Control Bits			
Port B, Data	02D0,0003 ₁₆	Miscellaneous Control Bits			
Port A, Data	02D0,0005 ₁₆	Miscellaneous Control Bits			
Control Registers	02D0,0007 ₁₆	CIO Configuration and Control			

All registers are eight bits wide.

9.7 CIO INITIALIZATION

The following figure shows a typical initialization sequence for the CIO. The first byte of each data pair in "ciotable" specifies an internal CIO register; the second byte is the control data. The specific directions of some of the PIO lines and interrupts need to be changed in the table, based on your application. An active low signal can be inverted (so that a "1" is read from the data port when the signal is true) by initializing the port to invert that particular bit. Refer to section 3 for information concerning CIO interrupt vectors.

EXAMPLE 9-1. CIO program (C portion)

char ciotable[] = { 0x00, 0x01, 0x00,/* reset, set chip ptr to reg zero */ /* port A initialization */ 0x20, 0x06, /* bit port, priority encoded vector */ 0x22, 0x9c, /* invert negative true bits */ 0x23, 0xff, /* all bits are inputs */ 0x24, 0x10, /* one's catcher */ 0x25, 0x00, /* pattern polarity register */ 0x26, 0x00, /* all levels (can't use transitions */ /* in "or priority mode") */ 0x27, 0x10, /* pattern mask, enable mailbox interrupt */ 0x02, 0x41, /* set interrupt vector */ 0x08, 0xc0, /* set int enable, no int on err */ /* port B initialization */ 0x28, 0x06, /* bit port, priority encoded vector */ 0x2a, 0x80, /* invert negative true bit */ 0x2b, 0x80, /* one bit is an input */ 0x2c, 0x00, /* normal input (no ones catchers) */ 0x2d, 0xff, /* bit interrupt on a one */ 0x2e, 0x00, /* no transition, levels only */ 0x2f, 0x00, /* no interrupts enabled */ 0x03, 0x40, /* set interrupt vector */ 0x09, 0xc0, /* set int enable, no int on err */ /* port c initialization */ 0x05, 0x0f, /* invert negative true bits */ 0x06, 0x0f, /* all bits are inputs */ 0x07, 0x00, /* normal inputs */ /* timer 3 and other CIO initialization */ 0x1e, 0x80, $/\star$ set mode to auto reload $\star/$ Oxla, OxaO, /* high byte delay constant */ 0x1b, 0x00, /* low byte delay constant */ 0x04, 0x60, /* interrupt vector */ 0x08, 0x20, /* clear any port A ints */ 0x08, 0x20, /* clear any port A ints */ 0x01, 0x94, /* enable timer 3, port a and port b */ 0x0c, 0xc6, /* set interrupt enable and */ /* gate command bit and trigger cmd bit */ 0x00, 0x9e /* master int enable and vector includes */ /* status for timer 3, port A and port B */ }; struct cdevice { /* CIO register structure */ char dummy0; char cdata; /* port C */ char dummyl; char bdata; /* port B */ char dummy2; char adata; /* port A */ char dummy3; char ctrl; /* control port */ }: #define CIO ((struct cdevice *)0x02d00000) cioinit() { int i, t3intr(); /*Don't forget to set CIO interrupt vectors. Example: */ *(int(*))(0x60*4) = (int)t3intr;/* Timer 3 interrupt */ /* assure register sync */ i = CIO->ctrl; CIO->ctrl = ciotable[0]; /* avoid clr instruction*/

Revision A (Preliminary) / June 1991

```
i = CIO->ctrl;
                     /* assure register sync */
  for (i = 0; i < sizeof(ciotable); i++)</pre>
       CIO->ctrl = ciotable[i];/* send ciotable to CIO chip
* /
}
Aintr() /* clear Port A interrupt */
       /* one of 8 routines */
{
  /* process port A interrupts here */
  CIO->ctrl = 0x08; CIO->ctrl = 0x20;
}
Bintr()/* clear Port B interrupt */ /* one of 8 routines */
{ /* process port B interrupts here */
  CIO->ctrl = 0x09; CIO->ctrl = 0x20;
}
timer3() /* clear Timer 3 interrupt, get here via t3intr */
{ /* process timer interrupt here */
  CIO->ctrl = 0x0c; CIO->ctrl = 0x24;
}
```

EXAMPLE 9-2. CIO Program example (assembly code portion)

.globl t3intr%, timer3

the vector at 0x60*4 points to this routine

```
t3intr%: movm.l &0xFFFF,-(%sp) # save registers
  jsr timer3 # to C portion
  movm.l (%sp)+,&0xFFFF # restore registers
  rte
```

9.8 CIO PROGRAMMING HINTS

 To maintain compatibility with 68010 programs, do not use the 68030 clr.b instruction to set a CIO register to zero. On the 68000 and 68010, that instruction does a "phantom" read of the port before it does the zero write. The read operation will upset the CIO internal register selection sequencer. Similarly, when using a high level language, do not set a CIO register value to the constant "0" because the compiler may use a clr.b. Use a variable which is set to zero, or output the values from a lookup table. For example:

```
zero = 0;
*CIOcntrl = 0x20;
*CIOcntrl = zero;
```

2. The ones catchers in a CIO port will be cleared whenever any bits are changed in the pattern mask register. Avoid changing the mask register if you are using a ones catcher. If this is not possible, a program that writes to the pattern mask register should first OR the CIO data register into a memory variable. Later, that memory value can be ORed with the CIO data register to find out what the data register would have been if the CIO had not cleared it. Routines which respond to a ones catcher interrupt must clear the corresponding bits in the memory value and the CIO data register. There will still be a critical period where a fast input pulse could be missed, even when using this scheme.

- 3. If you get an unexpected interrupt from bit D0 of a CIO port, it may be because another enabled CIO input signal went false before the MPU initiated the interrupt acknowledge cycle. The use of a ones catcher may be appropriate to latch the input line.
- 4. If you turn on a bit in the pattern mask register, that bit will generate an interrupt (if the port is enabled) even if the input signal is false. To prevent this, disable the port while adjusting the pattern mask register.
- 5. The CIO may glitch the parallel port lines when a hardware reset is done, even if all lines are programmed as inputs. This may cause a problem in multi-processor systems because the glitches may produce spurious ACFAIL and SYSFAIL signals on other (operating) boards. To prevent this effect, disable the port (via software) prior to doing a board reset.

Refer to the Z8536 technical manual for more details on programming the CIO. Some people find the CIO technical manual difficult to understand. We encourage you to read all of it twice, before you pass judgment. Especially study sections.2.10.1 and 3.3.2

10

Serial I/O

10.1 INTRODUCTION

There are two RS-232C serial I/O ports on the HK68/V3D board (Fig. 10-1). Each port may optionally be configured for RS-422 operation with a special interface cable, as described in section 10.8. Each port has a separate baud rate generator and can operate in asynchronous or synchronous modes.

10.2 RS-232 PIN ASSIGNMENTS

Data transmission conventions are with respect to the external serial device. The HK68/V3D board is wired as data communications equipment (DCE). The connector pin assignments are shown in Table 10-1:



FIGURE 10-1. Serial connector, P3

Port A serial port pin assignments, P3				
P3 Pin Number	"D" Pin	RS-232 Function	Direction	SCC Pin Function
1	2	Port A Tx Data	In	Rcv Data
2	15	Tx Clock	In	
3	3	Rcv Data	Out	Tx Data
4	16	(not used)		· .
5	4	Request to Send *	In	DCD
6	17	Rcv Clock	In	
7	5	Clear to Send	Out	DTR
8	18	Ring Detect	In	Ring Ind
9	6	Data Set Ready	Out	RTS
10	19	(not used)	· .	
11	7	Gnd		Sig Gnd
12	20	Data Terminal Ready*	In	CTS

TABLE 10-1A

TABLE 10-1BPort B serial port pin assignments, P3

P3 Pin Number	"D" Pin	RS-232 Function	Direction	SCC Pin Function
13	2	Port B Tx Data	In	Rcv Data
14	15	Tx Clock	In	
15	3	Rcv Data	Out	Tx Data
16	16	+12v (via J2)		·
17	4	Request to Send *	In	DCD
18	17	Rcv Clock	Out	
19	5	Clear to Send	Out	DTR
20	18	+5v (via JX)		
21	6	Data Set Ready	Out	RTS
22	19	-12v (via J2)		
23	7	Gnd		Sig Gnd
24	20	Data Terminal Ready*	In	CTS

Note that the interconnect cable from P3 is arranged in such a manner that the "D" connector pin assignments are correct for RS-232C conventions. Not all pins on the "D" connectors are used. Recommended mating connectors are Ansley P/N 609-5001CE and Molex P/N 15-29-8508.

Signals indicated with "*" have default pull-up resistors, controlled by J2. NOTE: The serial ports may *appear* to be inoperative if J2 is set to default "FALSE" and if the device connected to the port does not drive the DTR and RTS pins TRUE. The HK68/V3D monitor software, for example, initializes the SCC channels to respect the state of DTR and RTS. The RI signals for port A is routed to the CIO. See section 10.9.

10.3 SIGNAL NAMING CONVENTIONS (RS-232)

Since the RS-232 ports are configured as DCE, the naming convention for the interface signals may be confusing. The interface signal names are with respect to the terminal device attached to the port while the SCC pins are with respect to the SCC as if it, too, is a terminal device. Thus all signal pairs, e.g., "RTS" and "CTS," are switched between the interface connector and the SCC. For example, "Transmit Data," P3-1, is the data transmitted from the device to the HK68/V3D board; the data appear at the SCC receiver as "Received Data." For the same reason, the "DTR" and "RTS" interface signals appear as the "CTS" and "DSR" bits in the SCC, respectively. If you weren't confused before, you might be by now. Study the chart below and see if that helps.

Signal naming conventions				
SCC Signal	Interface Signal	Direction		
Tx Data	Rcv Data	to device		
Rcv Data	Tx Data	from device		
Tx Clock	Rcv Clock	from device (port A)		
Tx Clock	Rcv Clock	to device (port B)		
Rcv Clock	Tx Clock	from device		
RTS	DSR	to device		
CTS	DTR	from device		
DTR	CTS	to device		
DCD	RTS	from device		
·	Ring Indicator	from device		

TABLE 10-2 Signal naming convention

The SCC was designed to look like a DTE. Using it as a DCE creates this nomenclature problem. Of course, if you connect the HK68/V3D board to a modem (DCE), then the SCC signal names are correct, however, a cable adapter is needed to properly connect to the modem. (Three pairs of signals must be reversed.)

SCC Signal	P3 Pin #s	"D" Pin # at HK68/V3D	"D" Pin # at modem	RS-232 Signal
x	X	1	1	Protective Ground
Rcv Data	1	2	3	Rcv Data
Tx Data	3	3	2	Tx Data
DCD	5	4	6	DSR
RTS	9	6	4	RTS
DTR	7	5	20	DTR
CTS	12	20	5	CTS
Ring Indicator	8	18	22	Ring Indicator
Signal Ground	11	7	7	Signal Ground

TABLE	10-3		
RS-232	cable	reversal	

Summary: The HK68/V3D may be directly connected to a data "terminal" device (DTE). A cable reversal is required for a connection to a DCE device, such as a modem.

10.4 CONNECTOR CONVENTIONS

Paragraph 3.1 of the EIA RS-232-C standard says the following concerning the mechanical interface between data communications equipment:

"The female connector shall be associated with...the data communications equipment... An extension cable with a male connector shall be provided with the data terminal equipment... When additional functions are provided in a separate unit inserted between the data terminal equipment and the data communications equipment, the female connector...shall be associated with the side of this unit which interfaces with the data terminal equipment while the extension cable with the male connector shall be provided on the side which interfaces with the data communications equipment."

Substituting "modem" for "data communications equipment" and "terminal" for "data terminal equipment" leaves us with the impression that the modem should have a *female* connector and the terminal should have a *male*.

The Heurikon HK68/V3D microcomputer interface cables are designed with female "D" connectors, because the serial I/O ports are configured as DCE (modems). Terminal manufacturers

typically have a female connector also, despite the fact that they are terminals, not modems. Thus, the extension cable used to run between a terminal and the HK68/V3D (or a modem) has male connectors at both ends.

When you work with RS-232 communications, you might end up with many types of cable adapters — double males, double females, double males and females with reversal, or cables with males and females at both ends. We will be happy to help make special cables to fit your needs.

10.5 SCC INITIALIZATION SEQUENCE

Table 10-4 shows a typical initialization sequence for the SCC. This example is for port A. Port B is programmed in the same manner, substituting the correct control port address.

SCC initi	SCC initialization sequence						
Data	Register Adress	Function					
00	02F0,0003 ₁₆ (write)	Reset SCC register counter					
09,C0	02F0,0003 ₁₆ (write)	Force reset (for port A only)					
04,4C	02F0,0003 ₁₆ (write)	Async mode, x16 clock, 2 stop bits tx					
05,EA	02F0,0003 ₁₆ (write)	Tx: RTS, Enable, 8 data bits					
03,E1	02F0,0003 ₁₆ (write)	Rcv: Enable, 8 data bits					
01,00	02F0,0003 ₁₆ (write)	No Interrupt, Update status					
0B,56	02F0,0003 ₁₆ (write)	No Xtal, Tx & Rcv clk internal,BR out					
0C,baudL	02F0,0003 ₁₆ (write)	Set Low half of baud rate constant					
0D,baudH	02F0,0003 ₁₆ (write)	Set high half of baud rate constant					
0E,03	02F0,0003 ₁₆ (write)	Null, BR enable					

TABLE 10-4 SCC initialization sequence

The notation "09,C0" (etc.) means the values 09 (hexadecimal) and C0 should be sent to the specified SCC port. The first byte selects the internal SCC register; the second byte is the control data. The above sequence only initializes the ports for standard asynchronous I/O without interrupts. The 'baudL' and 'baudH' values refer to the low and high halves of the baud rate constant, which may be determined from the Baud Rate Constants section below.

For information concerning SCC interrupt vectors, refer to section 3. Consult the Z8530 technical manual for more details on SCC programming.

To maintain compatibility with 68010 programs, do not use the 68030 **clr.b** instruction to set a SCC register to zero. On the 68000 and 68010, that instruction does a "phantom" read of the port before it does the zero write. The read operation will upset the SCC internal register selection sequencer. Similarly, when using a high level language, do not set a SCC register value to the constant "0" because the compiler may use a **clr.b**. Use a variable that is set to zero, or output the values from a lookup table. For example, this is correct:

zero = 0; *SCCcntrl = 0x20; *SCCcntrl = zero;

10.6 PORT ADDRESS SUMMARY

TABLE 10-5SCC register addresses

avv register autresses							
Register	Port A	Port B	Port C	Port D			
Control	02F0,0003 ₁₆	02F0,0001 ₁₆	02E0,0003 ₁₆	02E0,0001 ₁₆			
Data	02F0,0007 ₁₆	02F0,0005 ₁₆	02E0,0007 ₁₆	02E0,0005 ₁₆			

All ports are eight bits.

10.7 BAUD RATE CONSTANTS

If the internal SCC baud rate generator logic has been selected, the actual baud rate must be specified during the SCC initialization sequence by loading a 16-bit time constant value into each generator. Table 10-6 lists the values to use for some common baud rates. Other rates may be generated by applying the formula given below.

Baud rate constants		
Baud Rate	x1 clock rate	x16 clock rate
110	22,340	1,394
300	8,190	510
1200	2,046	126
2400	1,022	62
4800	510	30
9600	254	14
19,200	126	6
38,400	62	2

Т	Ά	B	L	E		0	·6				
-					-		-		_		

The time constant values listed above are computed as follows:

TC = 4,915,200/(2 * baud * factor) - 2

The $\times 16$ mode will obtain better results with asynchronous protocols because the receiver can search for the middle of the start bit. (In fact, the $\times 1$ mode will probably produce frequent receiver errors.)

The maximum SCC data speed is one megabit per second, using the $\times 1$ clock and synchronous mode. For asynchronous transmission, the maximum practical rate using the $\times 16$ clock is 51,200 baud.

10.8 RS-422 OPERATION

As an option, one or more of the serial ports on the HK68/V3D may be configured for RS-422 operation. The RS-422 option may either be installed when the board is ordered, or an existing HK68/V3D board may be factory-upgraded to add the option. Please contact Heurikon for more information.

10.9 RELEVANT JUMPERS (SERIAL I/O)

TABLE 10-7 Serial I/O jumpers						
Jumper	Function	Options	Standard Configuration			
J2	RS-232 ports A and B status default	J2-A (True) J2-B (False)	J2-A (True)			
J3	Selects Ring Indicator of Data Carrier Detect for port A.	J3:1–2 (RI) J3:2–3 (DCD)	J3:2–3 (DCD)			



SERIAL I/O CABLE

10.10

HK68/V3D User's Manual

FIGURE 10-2. Serial I/O cable

10-8

11

Optional SCSI Port

11.1 INTRODUCTION

The HK68/V3D uses the Western Digital WD33C93 chip to implement a Small Computer System Interface (SCSI) port.

The SCSI port may be used to connect the HK68/V3D with a variety of peripheral devices, such as memory storage devices and streamer tape drives.

Supported features and modes include:

- Initiator role
- Target role
- Arbitration
- Disconnect
- Reconnect

11.2 SCSI IMPLEMENTATION NOTES

The SCSI Data Ready signal is routed to the CIO, which can cause an MPU interrupt. The interrupt from the SCSI chip generates a level 4 autovector. See MPU exception vectors, section 3.3 for details. Data transfer functions can be handled in a polled I/O mode.

11.3 REGISTER ADDRESS SUMMARY (SCSI)

TABLE 11-1 SCSI register address summary					
R/W	Bits	Function			
W	8	Set Controller Address Register			
R	8	Read Auxiliary Register			
R/W	8	SCSI Controller Registers			
R/W	8	SCSI Data Register (pseudo-DMA)			
W	1	SCSI Bus Reset (1=reset, 0=release)			
W	1	SCSI Interrupt Enable (1=enable)			
	R/W R R/W R/W R/W W W	address siR/WBitsW8R8R/W8R/W8W1W1			

11.4 SCSI PORT PINOUTS

The SCSI option uses rows A and C of connector P2 (Fig. 11-1 and Table 11-2).



FIGURE 11-1. SCSI connector, P2

SCSI pin	assignments,	P2	
P2 Pin Number	Row A SCSI Signal Mnemonic	Row B VMEbus Signal Mnemonic	Row C
1	DB(0)	+5	Gnd
2	DB(1)	Gnd	Gnd
3	DB(2)	(reserved)	Gnd
4	DB(3)	A24	Gnd
5	DB(4)	A25	Gnd
6	DB(5)	A26	Gnd
7	DB(6)	A27	Gnd
8	DB(7)	A28	Gnd
9	DB(P)	A29	Gnd
10	Gnd	A30	Gnd
11	Gnd	A31	Gnd
12	Gnd	Gnd	Gnd
13	SCSI_VCC TERMPWR	+5	not used
14	Gnd	D16	Gnd
15	Gnd	D17	Gnd
16	ATN	D18	Gnd
17	Gnd	D19	Gnd
18	BSY	D20	Gnd
19	ACK	D21	Gnd
20	RST	D22	Gnd
21	MSG	D23	Gnd
22	SEL	Gnd	Gnd
23	C/D	D24	Gnd
24	REQ	D25	Gnd
25	1/0	D26	Gnd
26	Gnd	D27	not used
27	Gnd	D28	not used
28	Gnd	D29	not used
29	Gnd	D30	not used
30	Gnd	D31	not used
31	not used	Gnd	not used
32	not used	+5	not used

TABLE 1	1-2	
SCSI pin	assignments,	P2

Recommended mating connectors are [Ansley P/N 609-5001CE and Molex P/N 15-29-8508].

11.5 SCSI BUS TERMINATION

The HK68/V3D provides the recommended [SCSI-2] termination of 110 ohms to 2.85 volts.

Resistor networks RN29. RN30, and RN31 are socketed SCSI terminators located next to connector P2 (Fig. 11-3). The SCSI specification requires that the bus be terminated at both ends of the cable, so RN29, RN30, and RN31 should be installed only if the module is at an end of the SCSI interface cable. Power for the SCSI termination on the HK68/V3D is taken from the SCSI bus TERMPWR signal (P2-A13).



FIGURE 11-2. Location of SCSI terminating resistor networks and fuse F6

The SCSI specification requires that initiators supply power to the TERMPWR signal. The HK68/V3D drives TERMPWR through fuse F6 (Fig. 11-3). The HK68/V3D will not drive TERMPWR if the fuse is removed.

Optional Ethernet Interface

12.1 INTRODUCTION

The HK68/V3D can be order with an Ethernet interface option, which consists of a network interface controller and a serial network interface. The network interface controller is an Intel 82596CA 32-bit local area network coprocessor. The serial network interface is an 82C501AD encoder/decoder. Together, these components implement a standard IEEE-802.3 CSMA/CD 10BASE5 (10-megabit-per-second) Ethernet interface.

12.1.1 Network Interface Controller (82596CA)

The 82596CA performs complete CSMA/CD Medium Access Control (MAC) functions according to the IEEE 802.3 independently of the CPU. Significant features of the 82596CA include:

- On-chip memory management
- On-chip DMA with a 32-bit RAM interface
- Network statistics collection
- Transmit FIFOs and receive FIFOs
- Network monitor mode
- Self-test diagnostics and loopback mode

12.1.2 Serial Network Interface (82C501AD)

The 82C501AD interfaces the 82596CA to the Ethernet network and performs the required Manchester encoding and decoding of the Ethernet signals. Significant features of the 82C501AD include:

- Loopback capability for diagnostics
- Adaptability to either Ethernet 1.0 or IEEE-802.3 transceivers via jumper selection. On the HK68/V3D, jumper J1 is used for this configuration. See section 12.10.

12.2 ETHERNET ADDRESS

The importance of maintaining a correct Ethernet address for the HK68/V3D is best expressed by this excerpt from the IEEE document entitled *Discussion of the Use of 48-bit LAN Globally* Assigned Address Block (12-29-88):

The concept of Global/Universal Addressing is based upon the idea that all potential members of a network need to have a unique identifier if they are to exist in a network. The advantage of a Global LAN Address is that a node with such an address can be attached to any LAN network in the world with a high degree of assurance that no other node on that network will share its address. The concept of the 48-bit address scheme originated with Xerox's ETHERNET, but it is applicable to all equipment meeting IEEE 802 committee address assignment protocol methods, and equivalent standards.

The Ethernet address for your board is an identifier that gives your board a unique address on a network and must not be altered. The address consists of 48 bits divided into two equal parts. The upper 24 bits define a unique identifier that has been assigned to Heurikon Corporation by IEEE. The lower 24 bits are defined by Heurikon Corporation for unique identification of each of its products.

12.2.1 Verifying the Ethernet Address

For convenience, the binary address is referenced as 12 hexadecimal digits, separated into pairs. Each pair represents eight bits. Heurikon's identifier is **00 80 F9**. Heurikon uses the fourth group of eight bits as a product code, and the fifth and sixth groups to identify each board within the product group (Fig. 12-1).



FIGURE 12-1. Ethernet address format

12.2.2 Ethernet Address on the HK68/V3D

Each HK68/V3D's address depends on information stored in nonvolatile memory. The address assigned to an HK68/V3D has the following form:

00 80 F9 XX XX XX

where the first three pairs (00 80 F9) are the Heurikon identifier, the fourth pair (XX) is the identifier for the HK68/V3D product group, and the fifth and sixth pairs (XX XX) constitute a unique value assigned to each HK68/V3D. The Ethernet address for your board is labelled on the 82596CA.

See Appendix A for information on how to read the board's address from its nonvolatile memory.

12.3 82596CA IMPLEMENTATION ON THE HK68/V3D

This section summarizes the configuration and limitations of the 82596CA as it is used on the HK68/V3D. Many of the items noted here are described in greater detail in subsequent sections.

12.3.1 82596CA Configuration on the HK68/V3D

Big-endian Byte OrderingThe 82596CA can be configured for use in either big-endian
or little-endian mode.32-bit Bus WidthThe 82596CA can be configured for 32-bit and 16-bit bus
widths.Interrupt EnableThe 82596CA interrupt generates a level 1 interrupt vector
(vector 25). The 82596CA itself provides no means to enable
or disable the interrupt, but logic on the board provides that
function.

12.3.2 82596CA Parameter Selections

The shared memory structure between the 82596CA and the HK68/V3D has four parts: Initialization Root, System Control Block, Command List, and Receive Frame Area. The Initialization Root contains the System Configuration Pointer and Intermediate System Configuration Pointer.

The System Configuration Pointer points to the Intermediate System Configuration Pointer, which, in turn, points to the System Control Block, where the CPU and the 82596CA exchange control and status information.

The System Configuration Pointer also contains the SYSBUS byte, which is used to determine addressing mode, bus throttle triggering method, and interrupt polarity, and to enable locked bus cycles.

The CPU can access the 82596CA directly via the \overrightarrow{PORT} pin and CA (Channel Attention) pins. The first CA signal after a valid RESET causes the 82596CA to read the initialization sequence beginning either at a default address or at an alternate System Configuration Pointer (SCP) address, which can be changed

directly through the PORT access. All subsequent CA signals cause the 82596CA to execute new command sequences from the System Control Block.

The 82596CA uses a default System Configuration Pointer address of $00FF, FFF4_{16}$.

For all applications, this address for the System Configuration Pointer must be changed via a Port command before issuing the first Channel Attention command.

The 82596CA supports three operational modes: 82586, 32-bit segmented, or linear.

On the HK68/V3D, the 82596CA supports linear addressing mode. Thirty-two-bit segmented mode should also work, but is not supported by Heurikon on the HK68/V3D. The 82596CA *cannot* be used in 82586-compatibility mode. Addressing mode is set by bits 1 and 2 of the SYSBUS byte of the System Configuration Pointer.

The 82596CA is designed to accommodate internal or external triggering of the bus throttle timers.

On the HK68/V3D, the BREQ pin of the 82596CA is hard wired to ground. Therefore, bit 3 of the SYSBUS byte of the System Configuration Pointer must be 0_2 to use internal triggering of the bus throttle timers.

Locked bus cycles by the 82596CA are supported as an option for semaphore operations with the HK68/V3D.

Bit 4 of the SYSBUS byte is used to set interrupt polarity active high or active low.

System Configuration Pointer Address

Addressing Mode

Bus Throttle Timer

Locked Bus Cycles

Interrupt Polarity

Logic on the HK68/V3D expects the 82596CA interrupt to be active high, so bit 4 of the SYSBUS byte of the System Configuration Pointer must be 0_2 .

12.4 BYTE ORDERING

The 82596CA supports both big-endian and little-endian byte ordering. A review of the 82596CA user's manual shows, however, that the 82596CA is fundamentally a little-endian part with enhancements to support big-endian byte ordering. (Refer to section 1.6.2 for an explanation of big-endian and little-endian byte ordering.)

On the HK68/V3D, the 82596CA is hard wired to big-endian mode. As a programming reference, it is helpful to use the bigendian chapter of the 82596CA user's manual. The 82596 data sheet is written from a little-endian point of view and can be confusing when the chip is used in big-endian mode. The bigendian chapter of the user's manual can be helpful, but it must be used carefully because it contains many small errors and inconsistencies.

Programming Note

If all elements that constitute the 82596CA control structures are defined as 16-bit words, then the same structures definitions may be used for both big-endian and little-endian modes, and 82596CA driver software should be largely independent of the mode.

12.5 ETHERNET ACCESS

The HK68/V3D can communicate with the Ethernet by means of either Port or CA access, which are summarized in Table 12-1.

T	A	В	L	E	1	2-	1			
-				-		-		-	_	

Ethernet ac	ccesses			
Access	R/W	Address	D19-D16	Function
PORT	w	02E0,0000 ₁₆	0	Reset the 82596CA.
			1	Perform a self test on the 82596CA.
			2	Write a new SCP address.
			3	Dump the 82596CA registers.
CA	W	02E0,0004 ₁₆	X Channel Attention	

12.5.1 Port Access

The 82596CA has a CPU port access interface that allows the CPU to cause the 82596CA to execute any of the Port functions shown in Table 12-1.

PORT accesses require four writes on the HK68/V3D. Section

5.3.6.3 of the 82596 User's Manual says that all PORT accesses must be 16-bit accesses. Thus, a 32-bit Port command requires two

writes to the 82596CA's **PORT**. Table 12-2 shows the order for writing the upper and lower words and the data lines on which the command value is transferred. Furthermore, we at Heurikon have found that it is necessary to repeat the port access, although this procedure is not documented in the 82596CA user's manual, for a total of four writes.

In practice, then, we write the Port command value *four times* to the 82596CA's **PORT** for a Port command to be executed.

Programming Note

Watch compiler optimization. A succession of four writes to the same address may be optimized by a compiler to a single write.

TABLE 12-2Port access definition

	First Access	Second Access
Big endian	D15-D0 > Lower Command Word	D31-D16 > Upper Command Word

The format to the port commands as given in Table 12-5 of the Big-endian chapter of the 82596CA User's Manual is *incorrect*. The correct format, shown in Table 12-3 below, swaps the two halves of the port command long word.

Address is 02E0,0000 ₁₆										
Function	D31		. D20	D19	D18	D17	D16	D15.		D0
Reset	A15	Don't care	A4	0	0	0	0	A31	Don't care	A16
Self-test	A15	Self-test results address	A4	0	0	0	1	A31	Self-test results address	A16
New SCP	A15	Alternate SCP address	A4	0	0	1	0	A31	Alternate SCP address	A16
Dump	A15	Dump area pointer	A4	0	0	1	1	A31	Dump area pointer	A16

TABLE 12-3 Port accesses

12.5.2 Channel Attention (CA)

Accessing address $02E0,0004_{16}$ issues Channel Attention (CA) to the 82596CA and causes it to begin executing memory-resident command blocks. The first CA after a reset forces the 82596CA into the initialization sequence beginning at location 00FF,FFF4₁₆ or an alternate SCP address written to the 82596CA using the

PORT access mechanism. All subsequent CAs cause the 82596CA to begin executing new command sequences (memory-resident command blocks) from the System Control Block.

Since the default SCP address (00FF,FFF4₁₆) is not accessible memory on the HK68/V3D, the Alternate SCP PORT Access command must be issued prior to the first CA after a reset.

12.6 SYSBUS BYTE OF THE SYSTEM CONFIGURATION POINTER

The SYSBUS byte (Fig. 12-2 and Table 12-4) is composed of bits 7-0 of the first long word of the System Configuration Pointer.





SYSBUS byte selections				
Bit	Function	Selections	Description	
0	Not used	_	This bit must be set to 0_2 , according to Intel documentation.	
2 and 1	Address Mode select	$00_2 = 82586 \mod e$ $01_2 = 32$ -bit segmented mode $10_2 = linear \mod e$ $11_2 = reserved$	The HK68/V3D supports linear mode (bit 2:1 = 10_2). 32-bit segmented mode should also work but is not supported by Heurikon. 82586 mode <i>cannot</i> be used.	
3	Bus Throttle Timer trig- gering	$0_2 = internal$ $1_2 = external$	The 82596CA's BREQ pin is tied to ground on the board, so external Bus Throttle timer triggering is not possible. Bit 3 must be 0_2 .	
4	Locked cycles enable	$0_2 = enable$ $1_2 = disable$	Locked cycles are an option that can be used for updating the Ethernet statistics counter. Both selections are supported on the HK68/V3D.	
5	82596CA interrupt	$0_2 = active high$ $1_2 = active low$	Logic on the board expects the 82596CA's INT signal to be active high. Bit 5 must be 0_2 .	
6		1 ₂	The default must be used, according to an erratum from Intel.	
7	Not used.	 _	This bit must be set to 0_2 , according to Intel documentation.	

TABLE 12-4

- 1. Reset the 82596CA with a Port Reset command.
- Construct the System Control Pointer (SCP), Intermediate System Control Pointer, and System Control Block Structure. Initialize the SYSBUS byte of the SCP to 44₁₆ or 54₁₆
- Note: The Alternate SCP Port command (step 4) requires the SCP address to be 16-byte aligned, that is, at an address such as $XXXX, XXX0_{16}$.
 - 3. Initialize interrupts.
 - 4. Issue an Alternate SCP Port command to the 82596CA, followed by a Channel Attention.

Note: In big-endian mode, the SYSBUS byte is bits 7–0 of the first long word of the System Configuration Pointer.

12.8 ADDRESSES OF ETHERNET FUNCTIONS

All Ethernet functions may be accessed as long words at the addresses given in Table 12-5. Except for the Port command, each function may also be accessed as a byte at the byte address that corresponds to the least significant byte of the long word, that is, long word address plus 3.

Address	Function	Notes
02E0,0000 ₁₆	Write: 82596CA Port command	This address MUST be accessed as a long word.
		Writing to this address generates the PORT signal to the 82596CA. The data for the write is the 32-bit value to be latched by the 82596CA. See Table 12-3.
	Read: Not used.	
02E0,0004 ₁₆	Write: 82596CA Channel Attention command	Writing to this address generates the CA signal to the 82596CA. The data for the write is of no consequence.
	Read: Not used.	
02E0,0008 ₁₆	Write: Not used.	
	Read: Not used.	
02E0,000C ₁₆	Write: Ethernet section interrupt clear.	Writing to this address clears an active Ethernet section interrupt. Data for the write is of no consequence. Clearing the interrupt turns off the interrupt signal but does not clear either of the causes of the interrupt.
	Read: Not used.	
02E0,0010 ₁₆	Write: 82596CA interrupt enable/disable	Writing a 1 to the least significant bit of this address enables the interrupt signal from the 82596CA. Writing a 0 to the least significant bit disables the interrupt. Reading from this address returns the state of the enable bit as the least significant bit. The other bits are undefined.
	Read: 82596CA interrupt enable/disable	
02E0,0014 ₁₆	Write: Abort interrupt enable/disable	Writing a 1 to the least significant bit of this address enables the 82596CA abort interrupt. Writing a 0 to the least significant bit disables the interrupt. Reading from this address returns the state of the enable bit as the least significant bit. The other bits are undefined.
	Read: Abort interrupt enable/disable	
02E0,0018 ₁₆	Write: Not used.	
	Read: 82596CA interrupt status	Reading from this address returns the state of the 82596CA interrupt signal as the least significant bit. A 1 bit indicates the interrupt is asserted; 0 indicates not asserted. The other bits are undefined.
02E0,001C ₁₆	Write: Clear abort interrupt.	Writing to this address clears the 82596CA abort condition. The data for the write is of no consequence.
	Read: Abort interrupt status	Reading from this address returns the state of the 82596CA abort interrupt signal as the least significant bit. A 1 bit indicates the interrupt is asserted; 0 indicates not asserted. The other bits are undefined.
02E0,0020 ₁₆ - 02E0,0037 ₁₆	Not used.	
Continues		

TABLE 12-5 Ethernet peripheral addresses

TABLE 12-5 — Continued Ethornot

Address	Function	Notes
02E0,0038 ₁₆	Write: Hardware trigger point #1	
	Read: Not used.	Writing to these addresses produces a low-going pulse at one of two test points. The data are of no consequence. These addresses and test points are intended to aid debugging.
02E0,003C ₁₆	Write: Hardware trigger point #2	
	Read: Not used	

12.8.1 Interrupts

The Ethernet interrupt causes a level 1 interrupt autovector to the CPU (vector 25).

The Ethernet interrupt combines interrupt conditions from two sources:

- 1. The interrupt signal from 82596CA controller itself.
- 2. The ABORT condition. The ABORT condition is generated by logic external to the 82596CA (see section 12.9.1). It is set when the 82596CA receives an exception acknowledge as the response to a bus cycle.

To cause an interrupt, an interrupt condition must be enabled. Each of the two interrupt conditions has its own enable.

Once the Ethernet interrupt is asserted, it stays asserted until the processor writes to the interrupt clear address. Likewise, each interrupt condition stays asserted until explicitly cleared or disabled by the processor.

The ABORT condition is cleared by writing to the ABORT clear address. The 82596CA interrupt is cleared by setting the appropriate acknowledge bits in the command word of the 82596CA's system control block (SCB), setting the next control commands in the command word of the SCB, and issuing a Channel Attention to the 82596CA.

The sequence of events for dealing with an Ethernet interrupt due to an ABORT condition are:

- 1. Enable the interrupt.
- 2. Assume that some time later the ABORT condition becomes asserted. Once asserted, it will stay asserted until explicitly cleared.
- 3. The enabled ABORT condition causes the Ethernet interrupt to be asserted.

It will stay asserted until explicitly cleared.

- 4. The interrupt causes the HK68/V3D to execute the Ethernet interrupt service routine. The interrupt service routine of the processor clears the Ethernet interrupt.
- 5. The interrupt service routine reads the interrupt status bits to determine whether the interrupt is an ABORT condition or 82596CA interrupt signal. (This and the previous step may be interchanged.)
- 6. The interrupt service routine clears the ABORT condition. At this point, both the interrupt signal and the ABORT condition have been cleared.

If the second interrupt condition is enabled and occurs before the first is cleared, it will cause the interrupt signal to be asserted *only after* the first condition is cleared; that is, not after the Ethernet interrupt is cleared, but after the interrupting condition (ABORT or 82596CA interrupt) is cleared. Thus, the interrupt signal may be cleared early in an interrupt service routine knowing that it cannot be reasserted until later in the routine when the interrupting condition is cleared.

If the interrupt service routine checks the interrupt status bits and both are set, it is not possible to determine which of the two occurred first and thus which one to clear. In this case, the interrupt service routine should handle both cases and clear both conditions.

If an interrupt condition is true when it is enabled, an interrupt will occur immediately.

Disabling an interrupt source is equivalent to clearing it to the extent that it allows the other interrupt condition to generate an interrupt.

12.9 EXCEPTION CONDITIONS

HK68/V3D bus cycles may terminate abnormally in two ways: relinquish and retry, and exception. The 82596CA directly

supports relinquish and retry via the BOFF (backoff) pin.

Logic on the HK68/V3D external to the 82596CA responds to an exception acknowledge by setting an ABORT condition. The

ABORT condition asserts the 82596CA BOFF signal and keeps it asserted until the ABORT condition is cleared. Asserting the

BOFF signal causes the 82596CA to relinquish its control of the HK68/V3D's local bus so that other bus masters may use it and keeps the 82596CA from generating any additional bus cycles until the processor intervenes.

The ABORT condition may also cause an interrupt to notify the HK68/V3D that 82596CA operation has been suspended.

When an ABORT condition occurs, there are three possible responses:

- 1. Simply clear the ABORT condition and let the 82596CA resume where it left off. If the exception acknowledge resulted from accessing an undefined address, the exception acknowledge will occur again.
- 2. Reset the 82596CA with a Port Reset command and then clear the ABORT condition. This allows the 82596CA to be reinitialized, but destroys any information about the cause of the exception acknowledge.
- 3. Issue a Port Dump command to the 82596CA and then clear the ABORT condition. According to Intel, a Port Dump

command may be issued while **BOFF** is asserted and will take precedence over any transfers that were in progress when

BOFF was asserted. The Port Dump command dumps the internal status of the 82596CA to memory, where it may provide some clues about what the 82596CA was doing when the exception acknowledge occurred. Following the Port Dump command, the 82596CA should probably be reset using a Port Reset command.

Note that the Dump command will occur only when the

BOFF signal is released, which is the same time that the ABORT condition is cleared.
12.10 ETHERNET JUMPER

The transmit differential signal pair for the Ethernet interface may be configured for either half- or full-step modes to facilitate its use with different types of transceivers, via configuration jumper J1.

The configuration of the jumper is briefly summarized in Table 12-6.

 TABLE 12-6

 Transmit differential line configuration (J1)

Position	Configuration
J1 installed	+ (positive) idle differential voltage on TX lines full- step mode (for example, for Ethernet 1.0-type transceivers)
J1 not installed	0 idle differential voltage on TX lines half-step mode (for example, for IEEE-802.3-type transceivers)

12.11 ETHERNET PORT PIN ASSIGNMENTS

Connector P4 is an Ethernet 15-pin D connector (Fig. 12-3).



FIGURE 12-3. Ethernet connector, P4

TABLE 12-7

Ethernet connector pin assignments, P4

Pin Number	Name	Description	Direction	Transceiver Cable D Connector Pin Number
1	CLSNShld	Control In circuit Shield	In	1
2	CLSN-	Control In circuit -	În	9
3	CLSN+	Control In circuit +	In	2
4	TX-	Data Out circuit -	Out	10
5	TX+	Data Out circuit +	Out	3
6	TXShld	Transmit Shield	In	11
7	RxShld	Data In circuit Shield	In	4
8	RX-	Data In circuit -	In	12
9	RX+	Data In circuit +	In	5
10	VPLUS	Voltage Plus	Out	13
11	VCMN	Voltage Common	In	6
12	VShld	Voltage Shield	In	14
13	CTLO+	Control Out circuit +	Not connected	7
14	CTLO-	Control Out circuit -	Not connected	15
15	CTLOShld	Control Out circuit Shield	In	8

•

Optional Real-Time Clock (RTC)

13.1 INTRODUCTION

As an option, one PROM can be fitted with a special socket which has a built-in CMOS watch circuit and a lithium battery (Dallas Semiconductor, part number DS1216F). The DS1216F is a 32-pin, 600 mil-wide DIP socket that accepts any 32-pin bytewide ROM or nonvolatile RAM. The module socket is factory-installed in the first HK68/V3D PROM position (U70). The timekeeping function remains transparent to the memory device place above. The RTC monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the battery automatically switches on to prevent loss of time and calendar data.

The timekeeping information provided by the RTC includes hundredths of seconds, seconds, minutes, hours, days, date, month, and year. The data at the end of the month is automatically adjusted for months with fewer than 31 days, including correction for leap years. The RTC operates in either 24-hour or 12-hour format with an AM/PM indicator.



FIGURE 13-1. Real-time clock socket

The module socket can plug into the existing socket or replace it entirely. When the module socket is plugged into the existing socket the board profile is wider. The following table lists resulting board thickness values, depending on the installation method. The values include a standard PROM thickness.

TABLE	13-1			
Effect	of RTC	intallation on	board	height

Configuration	Component Height Above Board	Minimum Board Spacing	
RTC module plugged into existing ROM socket:	.75 in.	.85 in. (2 slots)	

Only one card slot is required if the board is in the end slot. The RTC logic does not generate interrupts; a CIO timer channel is still used for that purpose. The RTC contents, however, may be used to check for long-term drift of the HK68/VE system clock, and as an absolute time and date reference after a power failure. Leap year accounting is included. Heurikon can provide complete operating system software support for the RTC module.

The RTC module time resolution is 10 milliseconds. The RTC internal oscillator is accurate to one minute per month, at 25 degrees C.

13.2 READING AND SETTING THE RTC

The clock contents are set or read using a special sequence of ROM read commands, as detailed in the program example, below. The RTC module "monitors" ROM accesses and, if a certain sequence of 64 ROM addresses occur, takes temporary control of the ROM space, allowing data to be read from or written to the module. Writing is done by twiddling an address line, which the module uses as a data input bit. There are never any MPU write cycles directed to the PROM space.

Note:

Do not execute the module access instructions out of ROM. The instruction fetch cycles will interfere with the module access sequence. Also, be certain the reset disable bit (rtc_data.day bit D4) is always written as a "1".

```
EXAMPLE 13-1. Real-Time Clock Software
```

```
#define WATCHBASE (unsigned char *)0x00000000 /* ROM socket */
#define WR0 WATCH (unsigned char *) (WATCHBASE+2) /* write 0 */
#define WR1_WATCH (unsigned char *)(WATCHBASE+3) /* write 1 */
#define RD WATCH (unsigned char *)(WATCHBASE+4) /* read */
                    /* D7 D6 D5 D4 D3 D2 D1 D0 range */
struct rtc data {
  unsigned char dotsec;/*-0.1 sec-:-0.01 sec-;00-99 */
  unsigned char sec; /* --10 sec-:-seconds-; 00-59 */
  unsigned char min; /* --10 min-:-minutes-; 00-59 */
unsigned char hour; /*A 0 B Hr:-hours-; 00-23 */
  unsigned char day; /*0 0 0 1:-day--; 01-07 */
  unsigned char date; /*-10 date-:-date-; 01-31 */
  unsigned char month; /*-10 month-:-month-; 01-12 */
  unsigned char year; /*-10 year--: --year---- ; 00-99 */
}; /* "A" = "0" for 00-23 hour mode, "1" for 01-12 hour mode */
 /* "B" = MSB of the 10 hours value (if 00-23 hour mode) else
     = "O" for PM or "1" for AM (if 01-12 hour mode) */
rtc_wr(data)
                 /* set the real-time clock */
register unsigned char *data; /* rtc_data pointer */
{
  register int i, bit;
  unsigned char temp;
  static unsigned char key[] = { /* the unlock pattern */
    0xC5, 0x3A, 0xA3, 0x5C, 0xC5, 0x3A, 0xA3, 0x5C };
  if ( data ) {
                 /* send key pattern */
    rtc_wr(0);
  } else { /* this is the unlock function */
   i = *RD_WATCH; /* reset */
    data = key;
  }
  for( i=0; i<8; data++, i++ )</pre>
    for( bit = 1; bit & 0xff; bit <<= 1 )</pre>
      temp = ( *data & bit ) ? *WR1 WATCH : *WR0 WATCH;
}
                  /* read the real-time clock */
rtc rd(data)
register unsigned char *data; /* rtc_data pointer */
{
  register int i, bit;
 rtc_wr(0); /* send key pattern */
  for( i=0; i<8; data++, i++ ) {</pre>
    *data = 0;
    for( bit = 1; bit & 0xff; bit <<= 1 )</pre>
      *data |= (*RD_WATCH & 1) ? bit : 0 ;
  }
}
```

13.3 PIN ASSIGNMENTS

The DS1216F uses pins 1, 10, 12, 13, 22, and 24. All pins pass through to the socket receptacle except pin 22 (CE/), which is inhibited during the transfer of time information.

TABLE 13-2

Pin assignme	Pin assignments, real-time clock		
32-pin RTC Pin Number	Name	Function	
1	RST	RESET	
10	A2	Address Bit 2 (READ/WRITE\)	
12	A 0	Address Bit 0 (Data Input)	
13	DQ0	I/O ₀ (Data Output)	
16	GND	Ground	
22	CE\	Conditioned Chip Enable	
24	OE\	Output Enable	
32	VCC	+5 VDC to the socket	

13.4 RTC OPERATION

A highly structured sequence of 64 cycles is used to gain access to time information and temporarily disconnects the mated memory from the system bus. Information transfer into and out of the RTC is achieved by using address bits A0 and A2, control signals OE\ and CE\, and data I/O line DQ0. All RTC data transfers are accomplished by executing read cycles to the mated memory address space. Write and read functions are determined by the level of address bit A2. When address bit A2 is low, a write cycle is enabled, and data must be input on address bit A0. When address bit A2 is high, a read cycle is enabled, and data is output on data I/O line DQ0. Either control signal (OE\ or CE\) must transition low to begin and high to end memory cycles that are directed to the RTC; however, both control signals must be in an active state during a memory cycle.

Communication with the RTC is established by pattern recognition of a serial bit stream of 64 bits, which must be matched by executing 64 consecutive write cycles, placing address bit A2 low with the proper data on address bit A0.



FIGURE 13-2. RTC comparison register definition

1

0

1

1

0

0

0

Byte 7

1

The 64 write cycles are used only to gain access to the RTC. Prior to executing the first of 64 write cycles, a read cycle should be executed by holding A2 high. The read cycle will reset the comparison register pointer within the RTC, ensuring that pattern recognition starts with the first bit of the sequence. When the first write cycle is executed, it is compared with bit 0 of the 64-bit comparison register. If a match if found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the current sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles, as described above, until all the bits in the comparison register have been matched (this bit pattern is shown in Figure 13-2).

With a correct match for 64 bits, the RTC is enabled and data transfer to or from the timekeeping registers may proceed. The next 64 cycles will cause the RTC to either receive data on Data In (A0) or transmit data on Data Out (DQ0), depending on the level of READ/WRITE\ (A2). Cycles to other locations outside the memory block can be interleaved with CE\ and OE\ cycles without interrupting the pattern recognition sequence or data transfer sequence to the RTC.

An unconditional reset to the RTC occurs by either bringing up A14 (RESET\) low if enabled, or on power-up. The RESET\ can

5C

occur during pattern recognition or while accessing the the RTC registers. RESET\ causes access to abort and forces the comparison register pointer back to bit 0 without changing registers.

13.5 NONVOLATILE CONTROLLER OPERATION

The RTC performs circuit functions required to make the timekeeping function nonvolatile. First, a switch is provided to direct power from the battery or VCC supply, depending on which voltage is greater. The second function provides power-fail detection. Power-fail detection typically occurs at 4.25 volts. Finally, the nonvolatile controller protects the RTC register contents by ignoring any inputs after power-fail detection has occurred. Power-fail detection also has the same effect on data transfer as the RESET\ input.

13.6 RTC REGISTERS

The RTC information is contained in eight registers, each containing eight bits. The registers are accessed in sequence, one bit at a time, after the 64-bit pattern recognition sequence has been completed. When updating the RTC registers, each must be handled in groups of eight bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 13-3.

Data contained in the RTC registers is in BCD (binary coded decimal) format. Reading and writing the registers is always accomplished by stepping through all eight registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.

13.7 AM-PM/12/24 MODE

Bit 7 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20-23 hours).

13.8 OSCILLATOR AND RESET BITS

Bits 4 and 5 of the day register are used to control the RESET\ and oscillator functions. Bit 4 controls the RESET\ (pin 1). When the RESET\ bit is set to logic 1, the RESET input pin is ignored. When the RESET\ bit is set to logic 0, a low input on the RESET\ pin will cause the RTC to abort data transfer without changing data in the watch registers. Bit 5 controls the oscillator. When set to logic 1, the oscillator is turned off. When set to logic 0, the



FIGURE 13-3. RTC register definition

13.9 ZERO BITS

Registers 1, 2, 3, 4, 5, and 6 contain one or more bits that will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

Hardware Summary

14.1 SOFTWARE INITIALIZATION SUMMARY

This section outlines the steps for initializing the facilities on the HK68/V3D board. Certain steps must be performed in sequence, while others may be rearranged or omitted entirely, depending on your application.

- 1. The MPU automatically fetches the reset vector following a system reset and loads the supervisor stack pointer and program counter. The reset vector is in the first 8 bytes of ROM.
- 2. Recall the NVRAM contents. (Reference: section 6.8)
- 3. Determine RAM configuration. (Reference: section 6.4)
- 4. Set the bus control latch. (Reference: section 7.8)
- 5. Clear on-card RAM to prevent parity errors due to uninitialized memory reads. (Reference: section 5.1)
- 6. Load the 68030 Vector Base Register with the location of your exception vector table (usually at the start of RAM).
- 7. Initialize the exception vector table in RAM (at the selected base address.) This step links the various exception and interrupt sources with the appropriate service routines. (Reference: section 3.3)
- 8. Initialize the CIO. (Reference: section 9.7)
- 9. Initialize the serial ports. (Reference: section 10.5)
- 10. Initialize the SCSI port. (Reference: section 11)
- 11. Initialize the Ethernet port. (Reference: section 12)
- 12. Initialize the 7-segment display (Reference: section 8.1)
- 13. Release the VMEbus SYSFAIL line. (Reference: section 7.6)
- 14. Initialize off-card memory and I/O devices, as necessary.
- 15. Enable system interrupts, as desired. (Reference: section 3.2)

14.2 ON-CARD I/O ADDRESSES

This section is a summary of the on-card port addresses. It is intended as a general reference for finding additional information about a particular device. Refer to section 6.6 for a pictorial description of the system memory map.

Address summ	nary		
Address	Туре	Device	HK68/V3D User's Manual Section
4xxx,xxxx ₁₆	R/W	VMEbus (Extended Address Mode)	7.7
04xx,xxxx ₁₆	R/W	VMEbus	7.7, 7.9
03xx,xxxx ₁₆	R/W	HK68/V3D on-card RAM	6.3
02F0,000x ₁₆	R/W	SCC1 (Ports A & B)	10
02E0,000x ₁₆	R/W	Ethernet	12
02D0,000x ₁₆	R/W	CIO	9
02C0,0000 ₁₆	W	Mailbox Base Address	7.8
02B0,0070 ₁₆	R/W	Display segment g	8
02B0,0060 ₁₆	R/W	Display segment f	8
02B0,0050 ₁₆	R/W	Display segment e	8
02B0,0040 ₁₆	R/W	Display segment d	8
02B0,0030 ₁₆	R/W	Display segment c	8
02B0,0020 ₁₆	R/W	Display segment b	8
02B0,0010 ₁₆	R/W	Display segment a	8
02B0,000E ₁₆	W	VMEbus Bus Timer	7.X
02B0,000C ₁₆	W	VMEbus Slave Enable	7.4
02B0,000A ₁₆	W	On-card Watchdog Enable	
02B0,0008 ₁₆	W	SCSI Interrupt Mask	11
02B0,0006 ₁₆	W	SCSI Reset	11
02B0,0004 ₁₆	W	Mailbox Enable	7.8
02B0,0002 ₁₆	W	MPU Cache Disable	3.6
02A0,0000 ₁₆	W	Bus Control Latch	7.4
0290,000x16	W	VMEbus Interrupt Request	7.5
0270,0000 ₁₆	R	NV-RAM Recall	6.8
0260,000016	W	NV-RAM Store (tas)	6.8
0250,00xx ₁₆	R/W	NV-RAM Data	6.8
0230,000x16	R/W	SCSI	11
0240,000016		unused	
01xx,xxxx ₁₆	R/W	VMEbus (Standard Space)	7.7
00C0,xxxx ₁₆	R/W	VMEbus (Short Space)	7.7
0080,000x16	R	VMEbus Interrupt Vectors	
0040,000016	R	ROM1	6.2
0000,000016	R	ROM0	6.2

Revision A (Preliminary) / June 1991

14.3 HARDWARE CONFIGURATION JUMPERS

Jumper settings are detailed in the manual section pertaining to the associated device. This section can be used as a cross reference for finding additional information about the jumpers.

Standar	d jumper settin	<u>gs</u>		
Jumper	Standard Configuration	Options	Function	HK68/V3I Manual Section
J1	Installed	J1 installed: + (positive) idle differential voltage on TX lines, full-step mode (for example, for Ethernet 1.0-type transceivers)	Selects Ethernet differential voltage	12
		J1 removed: 0 idle differential voltage on TX lines, half-step mode (for example, for IEEE-802.3-type transceivers)		
J2	J2:1-2 False	J2:1-2 False (+12V)	RS-232 handshaking	10
		J2:2-3 True (-12V)	defaults	
J3	J3:1-2 Ring	J3:1-2 Ring Indicator	Selects Ring Indicator	10
	Indicator	J3:2-3 Data Carrier Detect	or Data Carrier Detect for SCC Port A.	
J5–J8	Matches ROM0 size. See Table 14- 3.	2764, 27128, 27256, 27512, 27010, 27020, 27040, 27080, 27513 paged, 2864 R/W EEPROM, 2817 R/W EEPROM	Selects ROM 0 size (default is 2764)	5
J9-J12	Matches ROM1 size. See Table 14- 3.	2764, 27128, 27256, 27512, 27010, 27020, 27040, 27080, 27513 paged, 2864 R/W EEPROM, 2817 R/W EEPROM	Selects ROM 1 size (default is 2764)	5
J14, J15,	Bus Grant Level 3	Bus Grant Level 3	Selects VMEbus Bus	7
J17, J18	0	Bus Grant Level 2	Grant level	
		Bus Grant Level 1		
	0 0	Bus Grant Level 0		
J16	Bus Request	Bus Request Level 3	VMEbus arbitration	7
Level 3)	Level 3)	Bus Request Level 2	(bus request level 3, not system controller)	
	Bus Request Level 1			
	Bus Request Level 0			

	aa daa ahay yaa daa ahaa ahaa ahaa ahaa			·····
J19	J19:1-2 input from	J19:1-2 input from VMEbus	Enables VMEbus	7
	VMEbus	J19:2-3 output to VMEbus	SYSRESE I*	
J20	Removed	J20 installed: Allows HK68/V3D to respond to ACFAIL* interrupt.	ACFAIL* connects to VMEbus	7
		J21 removed: HK68/V3D does not respond to ACFAIL* interrupt.		
J21-J24	Matches memory size.	1, 2, 4, 8, or 16 megabytes	VMEbus slave window size	7
J25	Removed	J25 installed: drives SYSCLK	Disables SYSCLK	7
		J25 removed: does not drive SYSCLK		
J26	Removed	J26 installed: HK68/V3D can drive BCLR*.	Disables BCLR*.	7
		J26 removed: HK68/V3D cannot drive BCLR*.		
J91	· · · · · · · · · · · · · · · · · · ·	Factory set for memory configuration. Do not alter.		• • • • • • • • • • • • • • • • • • •
J92	······································	Factory set for memory configuration. Do not alter.		<u> </u>

TABLE 14-3ROM size options

ROM Type	ROM Capacity	Jumper Configuration
2764	64 Kbits (8K × 8)	
27128	128 Kbits (16K × 8)	0 1 J5 or J9 0 1 J6 or J10
27513		DIO J7 or J11 (either A or B)
paged		
27256	256 Kbits (32K × 8)	o → J5 or J9 → J6 or J10 → J7 or J11 (either A or B) → J8 or J12
27512	512 Kbits (64K × 8)	○ J5 or J9 ○ J6 or J10 ○ J7 or J11 (either A or B) ○ J8 or J12
27010	1 Mbits (128K × 8)	• J5 or J9 • D0 0 J6 or J10 (either A or B) • J7 or J11 • J8 or J12
27020	2 Mbits (256K × 8)	
27040	4 Mbits $(512K \times 8)$	0 J5 or J9 J6 or J10
		J7 or J11
· · · · · · · · · · · · · · · · · · ·		(D) J8 or J12

Revision A (Preliminary) / June 1991

14-4







14.4 POWER REQUIREMENTS

TABLE 14-4 Power requirements		
Voltage	Current	Usage
+5	7.0A, max	All logic
+12	20ma, max	RS-232 interface
-12	20ma, max	RS-232 interface

The "+5" and "Gnd" pins on P2 must be connected for proper operation.

14.5 ENVIRONMENTAL

Operating temperature: 0 to +55 degrees Centigrade, ambient, at board.

Humidity: 0% to 85%.

Storage temperature: -40 to +70 degrees C.

Power dissipation is about 35 watts.

Fan cooling is required if the HK68/V3D board is placed in an enclosure or card rack.

Fan cooling is also recommended when using an extender board for more than a few minutes.

14.6 MECHANICAL SPECIFICATIONS

TABLE 14-5 Mechanical specifications		
Width	Depth	Height (above board)
9.187 in.	6.299 in.	0.6 in. (0.8 in.)
233.35 mm	160 mm	15.25 mm (20.35 mm)

If the real-time clock (RTC) option is installed, see Table 13-1 for information on the effect of the RTC on board height.

Standard board spacing is 0.8 inches. The HK68/V3D is a 10-layer board.

Appendix A

The HK68/V3D Monitor

This appendix includes an introduction to monitor operation, instructions for command sequences that configure the HK68/V3D, a command reference, and a function reference.

INTRODUCTION

The monitor consists of a set of about 150 C functions. A subset of these functions constitute the monitor commands, which are parsed into function calls. The monitor commands have been designed to provide easy-to-use tools for (1) HK68/V3D configuration at power-up or reset, and (2) communications, downloads, program tracing, and other common uses. A command line editor and history have been included to reduce the need to retype commands. The monitor uses nonvolatile memory to store all values.

USING NONVOLATILE MEMORY TO CONFIGURE THE HK68/V3D

nvdisplay The **nvdisplay** command allows you to access almost all of the hardware registers on the HK68/V3D by editing fields that contain configuration values. The fields have been collected into the main groups shown below. Each field can be edited from the display.

Group	Fields		
Console	Port, Baud, Parity, Data, StopBits, XOnXOff, ChBaudOnBreak, RstOnBreak		
Download	Port, Baud, Parity, Data, StopBits, XOnXOff, ChBaudOnBreak, RstOnBreak		
VmeBus	ExtSlaveMap, StdSlaveMap, AddrModSel, Replace Addr, EnblSlave, MastRelModes, SlaveRelOnReq, LocalBusTimer, VmeBusTimer, Sysfail, IndivRMC		
Mailbox	ShtSlaveMap, EnblSht		
Cache	InstrCache, DataCache		
Misc	PowerUpMemClr, ClrMemOnReset, PowerUpDiag, CountValue		
BootParams	BootDev, LoadAddress, RomBase, RomSize, DevType, DevNumber, ClrMemOnBoot		

Three other groups — HardwareConfig, Manufacturing, and Service — are reserved for use by Heurikon manufacturing and are read only.

Once fields have been edited, the new field values can be saved to nonvolatile memory with the **nvupdate** command.

The nonvolatile memory configuration information is used to completely configure the HK68/V3D at reset. The **configboard** command can also be used to reconfigure the board after modifications to the nonvolatile memory.

COMMAND SUMMARY

Additional commands for a wide range of uses are summarized below. If you need additional assistance with the monitor, please call a Heurikon customer support representative at 1-800-327-1251.

Access documentation for the HK68/V3D:

help

help editor

help functions

help memmap

For details on a specific command, type **help** and any command name listed in this summary.

Initialize, display, or change the contents of Heurikon-defined and user-defined memory fields in nonvolatile memory:

nvdisplay nvinit nvopen nvset nvupdate

Download and execute an application program from a host:

call download transmode

Test local and external memory boards: testmem

Display, copy, or modify data:

checksummem clearmem cmpmem copymem displaymem fillmem findmem findmem findnotmem findstr readmem setmem swapmem writemem writestr

Load and execute a program or operating system from a boot device:

bootbus bootrom bootserial

Display, trace, or execute application programs:

disassemble dumpregs exectrace settrace step

Display Ethernet ID or check whether the HK68/V3D is VMEbus system controller: prstatus

Control accessibility of the HK68/V3D in VMEbus short, standard or extended space: slavedis

slaveenable

Enable, disable, or set up bus interfaces and devices:

configboard date setdate starttimer stoptimer

Add, subtract, multiply, or divide two numbers:

add div mul rand sub

FUNCTIONS

The functions described in the function reference can be called directly from the command line, but no argument checking will take place. It is advisable instead to use the monitor commands whenever possible.

EEPROM CONFIGURATION MEMORY

The monitor uses an 128-byte EEPROM for nonvolatile memory. A general description of the organization of nonvolatile memory is given in the "On-card Memory Configuration" section (section 5) earlier in this manual. A portion of nonvolatile memory is reserved for the monitor and is read-only. All other memory areas of nonvolatile memory are both read-accessible and writeaccessible for other uses.

The start address, size, and description of the monitor EEPROM are shown below:

Device Address	Byte Offsets	Data		
0270,0000 ₁₆	0 – 15FF ₁₆	User-defined data area		
0270,B000 ₁₆	1600 ₁₆ – 17FF ₁₆	Monitor/board initialization		
0270,C000 ₁₆	1800 ₁₆ – 1FFF ₁₆	Manufacturing/service hardware information (write protected)		



EEPROM addresses

MONITOR INSTALLATION AND SETUP

J2 - Ports A and B defaults



Be sure the ROM size jumpers J5–J8 are configured to match the size of ROM on the board (settings are described in the section "On-card Memory Configuration," section 5). The serial cable should connect the terminal with port B on the HK68/V3D. Terminal settings should be 9600 baud, 8 data bits, 1 stop bit, no parity.

If no console device is connected to serial port B, be sure the RS-232 default jumper J2 is set as J2:2–3, which sets the port to true (+12V). Otherwise, the monitor will hang while it waits for the serial chip to transmit the start-up message. The "Setup and Installation" section (section 2) describes full installation instructions for the HK68/V3D.

RESET SEQUENCE

At power-up or a board reset, ROM-based power-up diagnostics check the serial port and memory. A function called StartMonitor performs hardware initialization, autoboot procedures, free memory initialization, and, if necessary, initializes the monitor to bring up the command line editor.

The processor stacks and configuration are initialized before StartMonitor is called.

StartMonitor does the following:

- 1. Initializes the nonvolatile memory configuration structures to their default state.
- 2. The minimum set of hardware initialization is completed on the basis of the nonvolatile memory configuration structures. This usually includes a reset of devices to a known state.
- 3. After initialization, the monitor tries to read the current nonvolatile memory configuration from the nonvolatile device.

If the configuration information is invalid, a warning message appears:

Warning protected region cannot be initialized.

The board is fully configured using the default nonvolatile configuration.

If the configuration information is valid, a countdown to the autoboot begins.

Invalid configuration information

Valid configuration information

	If you allow the countdown to finish, autoboot begins and the board is fully configured according to the current nonvolatile device configuration. If the auto-boot portion of the configuration requires auto-boot, the correct device is opened and booted. If no auto-boot is necessary, then the board logo is printed, memory is initialized, and the line editor is started.
	If you cancel configuration before the autoboot begins, the board is configured with the default nonvolatile configuration, which is summarized below.
Console defaults	Port B, 9600 baud, no parity, 8 data bits, 2 stop bits, XOn/XOff protocol on, no reset or baud change on break.
Download defaults	Port A, 9600 baud, no parity, 8 data bits, 2 stop bits, XOn/XOff protocol on, no reset or baud change on break.
VMEbus defaults	Slave extended space mapped to 8000,0000 ₁₆ . Slave standard space mapped to 000000 ₁₆ . Address modifier select is "ExAll". Slave standard space replacement address is 0000,0000.
	Slave is enabled. Master release mode is release-on-request.
	The on-card bus timer is 32 microseconds. The VMEbus bus timer is 64 microseconds. SYSFAIL is off.
Mailbox defaults	Slave short space mapped to FFF8, slave short space disabled.
Cache defaults	Instruction cache is on. Data cache is off.
Miscellaneous defaults	Clear memory on power-up, clear memory on reset, autoboot countdown set to longest value (7).
BootParams defaults	No boot device specified, load address is 03010000_{16} , ROM base is at 00400000_{16} , ROM size is 00020000_{16} , device type and number are 0, and memory is not cleared at boot-up.

START-UP DISPLAY



Serial Test and Memory Test reports

Nonvolatile Configuration and Nonvolatile Autoboot

Monitor Command Prompt

The results of the self-diagnostic tests are displayed at powerup or after a reset. If the Memory Test fails, the display will show a DBug prompt instead of the usual monitor command prompt. A failed Memory Test could indicate a hardware malfunction that should be reported to our factory service department, 1-800-327-1251.

At power-up and reset, the monitor configures the board according to the contents of nonvolatile configuration memory. If the configuration indicates that an autoboot device has been selected, the monitor attempts to load an application program from the specified device.

You can cancel both the nonvolatile configuration sequence and the autoboot sequence by pressing the **H** key on the console keyboard before the boot ends. The monitor is then in a "manual" mode from which you can execute commands and call functions. The monitor also enters manual mode if the autoboot fails. Instructions for downloading and executing remote programs are given in the command reference and function reference.

The monitor provides a command line interface that includes a command history and a *vi*-like line editor. The command line interface has two modes: Entry mode and Command mode. In Entry mode, you can type text on the command line. In Command mode, you can move the cursor along the command line and modify commands. Each new line is brought up in Entry mode.

COMMAND-LINE HISTORY

The monitor maintains a history of up to 50 command lines for reuse. Press the ESC key from the command line to access the history.

k or -	love backward in the command history to access a previous
	ommand.

j or + Move forward in the command history to access a subsequent command.

COMMAND-LINE EDITOR

The command line editor uses typical UNIX[®] vi editing commands.

help editor	To access an on-line description of the editor, type help editor or h editor .
<esc></esc>	To exit Entry mode and start the editor, press <esc>. You can use most common vi commands, such as x, i, a, A, \$, 0, w, cw, dw, r, and e.</esc>
<cr></cr>	To execute the current command and exit the editor, press Enter or Return.
	To discard an entire line and create a new command line, press at any time.

Editing Commands

a or A	Append text on the command line.
i or I	Insert text on the command line.
x or X	Delete a single character.
ŕ	Replace a single character.
C	Change. Use additional commands with c to change words or groups of words, as shown below.
cw or cW	Change a word after the cursor (capital W ignores punctuation).
ce or cE	Change text to the end of a word. (capital E ignores punctuation).
cb or cB	Change the word before the cursor (capital B ignores punctuation).
c\$	Change text from the cursor to the end of the line.
d	Delete. Use additional commands with \mathbf{d} to delete words or groups of words, as shown below.
dw or dW	Delete a word after the cursor (capital W ignores punctuation).
de or dE	Delete to the end of a word (capital E ignores punctuation).
db or dB	Delete the word before the cursor (capital B ignores punctuation).
d \$	Delete text from the cursor to the end of the line.

MONITOR COMMANDS

Command Syntax

There is no distinction between upper case and lower case. Press Enter or Return to end each command with a carriage return <cr>.

Each command may be typed with the shortest number of characters that uniquely identify the command. For example, you can type **nvdisp** instead of **nvdisplay**, or **disa** instead of **disassemble**. Note, however, that abbreviated command names cannot be used with on-line help; you must type **help** and the full command name.

Arguments to commands must be separated by spaces.

Command Format

The command line accepts three input formats: string, numeric, and symbolic.

Monitor commands that expect numeric arguments assume a default numeric base for each argument. The expected arguments and the default numeric bases are described in the command reference.

Specifying the base

The numeric base can be specified by entering a colon (:) followed by the base. Several examples are provided below.

1234ABCD:16	hexadecimal
123456789:10	decimal
1234567:8	octal
101010:2	binary

The default numeric base for functions is hexadecimal. Some commands use a different default base.

String arguments must start and end with double quotation marks ("). For example, typing the argument "Foo" would result in a string argument with the value Foo, which is passed to the command.

A character argument is a single character that begins and ends with a single quotation mark ('). The argument 'A' would result in the character A being passed to the command.

A flag argument is a single character that begins with a hyphen (-). For example, the flag arguments **-b**, **-w** or **-l** could be used for a byte, word or long flag.

Put string arguments in double quotes.

Put character arguments in single quotes.

Start flags with a hyphen.

There is a symbol entry for every function and command defined in the monitor. Each command must begin with a symbol. While all functions of the monitor can be executed, only those supported by the monitor as commands type-check and validate the arguments.

Commands that are not symbolic are assumed to be numeric, and the hexadecimal, decimal, and character value of the number is printed.

MONITOR FUNCTIONS

No argument checking will take place for functions that are called directly from the command line. It is advisable instead to use the monitor commands whenever possible.

The functions require spaces between the function name and its arguments. No parentheses or other punctuation is necessary.

EXAMPLES

UnMaskInts 1

ConnectHandler 0xf8 0x1000

Using the commands

This section includes instructions for common uses of the monitor. Full descriptions of the commands and functions are in the reference section.

INITIALIZING MEMORY

The monitor uses the area between $0000,0000_{16}$ and $0001,0000_{16}$ for stack and uninitialized-data space. Any *writes* to that area can cause unpredictable operation of the monitor. The monitor initializes all local memory on power-up and on reset, depending on the configuration of nonvolatile memory. The monitor initializes this area (that is, writes to it) to prevent parity errors, but it is left up to the programmer to initialize any other memory areas that are accessed, such as off-card or module memory.

CHANGING BOARD CONFIGURATION

The **nvdisplay** command shows the groups and fields in nonvolatile memory configuration that are used to configure the board. You can modify the groups and fields that are shown when you use **nvdisplay**. Then use **nvupdate** to save the new values. If you decide *not* to save your changes, type **nvopen** to re-read the previous values.

EXAMPLE

1. At the monitor prompt, type:

nvdisplay

2. Press <cr> until the group you want to modify is displayed. An example for the group "Console" is shown below.

```
Group 'Console'
   Port
               Α
                          (A, B, C, D)
               9600
   Baud
   Parity
               None
                          (Even, Odd, None, Force)
               8-bits
                          (5-Bits, 6-Bits, 7-Bits, 8-Bits)
   Data
                          (1-Bit, 2-Bits)
               2-bits
   StopBits
                          (Off, On)
   XOnXOff
               On
   ChBaudOnBreak False (False, True)
   RstOnBreak False (False, True)
[SP, CR to continue] or [E, e to Edit]
3.
     Press E to edit the group.
```

4. Press <cr> until the field you want to change is displayed.

- 5. Type a new value. For most fields, legal options are displayed in parentheses.
- 6. Press ESC or Q to quit the display.
- 7. Type **nvupdate** to save the new value or **nvopen** to cancel the change by reading the old value.

EXAMPLE

The default configuration for the VMEbus SYSFAIL* signal is to turn on at boot-up. In this example, **nvdisplay** and **nvupdate** are used to turn off the SYSFAIL* signal when the system boots and the HK68/V3D is not system controller.

1. At the monitor prompt, type:

nvdisplay

2. Press <cr> until the "VmeBus" group is displayed.

Group 'VmeBus'		
ExtSlaveMap	0x80000000	
StdSlaveMap	0x200000	
AddrModSel	ExAll	(None, StAll, ExDat, StDat, ExSuDat, ExAll)
ReplaceAddr	0x0	
EnblSlave	True	(False, True)
MastRelModes	OnRequest	(WhenDone, OnRequest, OnClear, Never)
SlaveRelOnReq	On	(Off, On)
LocalBusTimer	32u	(4us, 16u, 32u, 64u, 128u, 256u, 512u, Off)
VmeBusTimer	64u	(4us, 16u, 32u, 64u, 128u, 256u, 512u, Off)
Sysfail	Off	(Off, On)
IndivRMC	Off	(Off, On)

[SP, CR to continue] or [E, e to Edit]

- 3. Press E to edit the group.
- 4. Press <cr> until the "Sysfail" field is displayed.
- 5. Type the new value "Off".
- 6. Press ESC or Q to quit the monitor.
- 7. Type the monitor command **nvupdate** to save the new value to nonvolatile memory.

ATTEMPTING TO CHANGE PROTECTED FIELDS

Some of the Heurikon-defined groups shown with **nvdisplay**, namely, Hardware, Manufacturing, and Service, are writeprotected. Attempts to modify these fields result in the display of an error message:

Warning, protected region was not modified.

If you see this message, either re-read the nonvolatile memory defaults for these protected regions by typing the **nvopen** command, or return any fields you tried to edit to their original values.

READING AND WRITING MEMORY

Required flags

Use **readmem** or **displaymem** to read memory, and **writemem** or **setmem** to write memory.

readmem, writemem and **setmem** require one of the following flags, which determine the data size:

-b indicates the data is in bytes.

-w indicates the data is in words.

-l indicates the data is in long words.

Number basesAll arguments default to hexadecimal. Specify other bases by
typing a colon (:) and the base after the value.

For example, type 52:10 for decimal 52.

displaymem startaddr lines

displays *lines* of memory starting at *startaddr*. If the *lines* argument is not specified, 16 lines are displayed. After you type this command, pressing <cr> displays the next block of memory. Access size is bytes.

readmem -[b,w,1] address

reads a memory location specified by *address*. This command displays the data in hexadecimal, decimal, octal, binary, or string format.

setmem -[b,w,1] address

allows memory locations to be modified starting at *address*. **setmem** first displays the value that was read. Then you can type new data for the value. If you press <cr> after the data, the address counts up. If you press <ESC> after the data, the address counts down.

writemem -[b,w,l] address value

writes value to a memory location specified by address.

CONFIGURING THE DEFAULT BOOT DEVICE

The default boot device is defined in the nonvolatile memory group "BootParams", in the field "BootDev". When the HK68/V3D is reset or powered up, the monitor checks this field and attempts to boot from the specified device.

Currently, the monitor supports Serial, ROM, and Bus as standard for all boards. If you edit the "BootDev" field and define a device that is unsupported on your board, the monitor will display the message:

Unknown boot device

Defining "BootDev" as "Serial" calls the function *BootSerial*, defining "BootDev" as "ROM" calls the function *BootROM*, and defining "BootDev" as "Bus" calls the function *BootBus*. See the function reference for details on these functions.

EXAMPLE

In this example, **nvdisplay** and **nvupdate** are used to change the default boot device from the bus to the ROM. The changes are made to the "BootParams" group.

Note:

The fields in the "BootParams" group have different meanings for each device. For example, "DevType" values are not used for Bus devices, but are used by Serial devices to select the format for downloading. Consult the command reference for **bootbus**, **bootROM**, and **bootserial** for details.

1. At the monitor prompt, type:

nvdisplay

2. Press <cr> until the "BootParams" group is displayed.

Group 'BootParams'	
BootDev Bus (None, Dis	sk, Floppy, Tape, Serial, Ethernet, ROM, Bus)
LoadAddress	0x03010000
ROMBase 0x00400000	
ROMSize 0x00020000	
DevType 1	
DevNumber	0
ClrMemOnBoot	False (False, True)
[SP, CR to continue]	or [E, e to Edit]
3. Press E to eq	dit the group.
4 Press < cr> 11	until the "BootDey" field is displayed
11000 <c -="" th="" u<=""><th>indi die bootbev neid is displayed.</th></c>	indi die bootbev neid is displayed.

5. Type the new value "ROM".

- 6. Press <cr> to display the "LoadAddress" field.
- 7. Type the address where execution begins.
- 8. Press <cr> to display the "ROMBase" field.
- 9. Type the ROM base address.
- 10. Press <cr> to display the "ROMSize" field.
- 11. Type the ROM size.
- 12. Press ESC or Q to quit the display.
- 13. Type **nvupdate** to save the new values.

EXAMPLE

In this example, **nvdisplay** and **nvupdate** are used to change the default boot device from the bus to the serial port. The changes are made to the "BootParams" group.

1. At the monitor prompt, type:

nvdisplay

- 2. Press <cr> until the "BootParams" group is displayed.
- 3. Press E to edit the group.
- 4. Press <cr> until the "BootDev" field is displayed.
- 5. Type the new value "Serial".
- 6. Press <cr> until the "DevType" field is displayed.
- 7. Type the new value for "DevType"; for example, 2 selects downloads in Heurikon binary format.
- 8. Edit any other fields you want to modify. Whether you use the "DevType" and "DevNumber" fields depends on the application.
- 9. Press ESC or Q to quit the display.
- 10. Type **nvupdate** to save the new values.

SETTING THE BUS CONTROL LATCH

If you are using the HK68/V3D monitor, use the command **writemem** to set the bus control latch (also see section 7.4). In this example, a series of **writemem** commands write the value 00380040_{16} to the bus control latch. The effect of the write is to set the latch as follows:

- Set the slave address modifier bits to extended space (32-bit)
- Set the bus release mode to release-when-done via bus control bits BC0 and BC1
- Set the replacement address to 0 (base of RAM)

Set the slave address to 4000000_{16} .

EXAMPLE: Writing the value 00380040 to the bus control latch at address 02A00000.

writemem	-b	02B0000C	0	Slave disable
writemem	-1	02A00000	0	Bits 0, 8, 16 are 0.
writemem	-1	02A00000	0	Bits 1, 9, 17 are 0.
writemem	-1	02A00000	0	Bits 2, 10, 18 are 0.
writemem	-1	02A00000	00010000	1 on DB16 setting bit 19.
writemem	-1	02A00000	00010000	1 on DB16 setting bit 20.
writemem	-1	02A00000	00010000	1 on DB16 setting bit 21.
writemem	-1	02A00000	0000001	1 on DBO setting bit 6.
writemem	-1	02A00000	0	Bits 7, 16, 23 are 0.
writemem	-b	02B0000C	1	Slave enable

The monitor commands **transmode**, **download**, and **call** are used for downloading applications and data in hex-Intel format, S-record format, or binary format.

transmode stands for "transparent mode," which means that the console port is connected to the download port via software. In this mode, a terminal connected to the console port can communicate with a host connected to the download port through the HK68/V3D as though the HK68/V3D were transparent. This allows you to edit your source code, recompile, initiate and complete the download, and return to the monitor, all from one terminal. This is convenient for downloading, because a single control sequence issues a carriage return to the host and issues a download command to the HK68/V3D.

Configuring the Download Port

EXAMPLE

In this example, the **nvdisplay** command changes fields in the "Download" group, which contains fields for port selection, baud rate, parity, number of data bits, and number of stop bits:

1. At the monitor prompt, type:

nvdisplay

- 2. Press <cr> until the "Download" group is displayed.
- 3. Press E to edit the group.
- 4. Press <cr> until the "Baud" field is displayed.
- 5. Type a new value.
- 6. Change other fields in the same way.
- <cr> over all fields whether you edit them or not, until the monitor prompt reappears.
- 8. Type **nvupdate** to save the new value.

Notes:

A cable reverser might be necessary for the connection.

Download Formats

Hex-Intel and S-record are common formats for representing binary object code as ASCII for reliable and manageable file downloads.

Both formats send data in blocks called records, which are ASCII strings. Records may be separated by any ASCII characters except for the start-of-record characters — "S" for S-records and ":" for

hex-Intel records. In practice, records are usually separated by a convenient number of carriage returns, linefeeds, or nulls to separate the records in a file and make them easily distinguishable by humans.

All records contain fields for the length of the record, the data in the record, and some kind of checksum. Some records also contain an address field. Most software requires that the hexadecimal characters that make up a record be in upper case only.

Hex-Intel Format

Hex-Intel format supports addresses up to 20 bits (1 megabyte). This format sends a 20-bit absolute address as two (possibly overlapping) 16-bit values. The least significant 16 bits of the address constitute the *offset*, and the most significant 16 bits constitute the *segment*. Segments can only indicate a *paragraph*, which is a 16-byte boundary. Stated in C, for example:

	address = (segment	<< 4) + offset;
or .	segment	SSSS
		+ ,
	offset	0000
	address	aaaaa

For addresses with fewer than 16 bits, the segment portion of the address is unnecessary. The hex-Intel checksum is a two's complement checksum of all data in the record except for the initial colon (:). In other words, if you add all the data bytes in the record, including the checksum itself, the lower 8 bits of the result will be 0 if the record was received correctly.

Four types of records are used for hex-Intel format — extended address record, data record, optional start address record, and end-of file record. A file composed of hex-Intel records must end with a single end-of-file record.

Extended Address Record

:02000002sssscs

:	is the record start character.
02	is the record length.
0000	is the load address field, always 0000.
02	is the record type.
ssss	is the segment address field.
CS	is the checksum.

The extended address record is the upper 16 bits of the 20-bit address. The segment value is assumed to be zero unless one of these records sets it to something else. When such a record is encountered, the value it holds is added to the subsequent offsets until the next extended address record.

Here, the first 02 is the byte count (only the data in the ssss field are counted). 0000 is the address field; in this record the address field is meaningless so it is always 0000. The second 02 is the record type; in this case, an extended address record. *cs* is the checksum, which is a checksum of all the fields except the initial colon.

EXAMPLE

:020000020020DC

In this example, the segment address is 0020_{16} . This means that all subsequent data record addresses should have 200_{16} added to their addresses to determine the absolute load address.

Data Record

:11aaaa00d1d2d3...dncs

:	is the record start character.
11	is the record length.
аааа	is the load address. This is the load address of the first data byte in the record $(d1)$ relative to the current segment, if any.
00	is the record type.
d1dn	are data bytes.
CS	is the checksum.

EXAMPLE

:0400100050D55ADF8E

In this example, there are four data bytes in the record. They will be loaded to address 10_{16} ; if any segment value was previously specified, it is added to the address. 50_{16} is loaded to address 10_{16} , D5₁₆ to address 11_{16} , 5A₁₆ to address 12_{16} , and DF₁₆ to address 13_{16} . The checksum is $8E_{16}$.
Start Address Record

:04000003ssss0000cs

:	is the record start character.
04	is the record length.
0000	is the load address field, always 0000.
03	is the record type.
\$\$\$\$	is the start address segment.
0000	is the start address offset.
CS	is the checksum.

EXAMPLE

:04000035162000541

In this example, the start address segment is 5162_{16} , and the start address offset is 0005_{16} , so the absolute start address is 51625_{16} .

End-of-file Record

:0000001FF

1	is the record start character.
00	is the record length.
0000	is the load address field, always 0000.
01	is the record type.
FF	is the checksum.

This is the end-of-file record, which must be the last record in the file. It is the same for all output files.

EXAMPLE: COMPLETE HEX-INTEL FILE

```
:08000002082E446A80A6CCE3F
:020000020001FA
:080000000000002744617EFFE7
:0400000300010002F5
:04003000902BB4FD5F
:00000001FF
```

Here is a line-by-line explanation of the example file:

:080000002082E446A80A6CCE3F loads:

byte 20_{16} to address 00_{16} byte 82_{16} to address 01_{16} byte $E4_{16}$ to address 02_{16} byte 46_{16} to address 03_{16} byte $A8_{16}$ to address 04_{16} byte $0A_{16}$ to address 05_{16} byte $6C_{16}$ to address 06_{16} byte CE_{16} to address 07_{16}

:020000020001FA sets the segment value to 1, so 10_{16} must be added to all subsequent load addresses.

byte $D0_{16}$ to address 10_{16} byte ED_{16} to address 11_{16} byte $0A_{16}$ to address 12_{16} byte 27_{16} to address 13_{16} byte 44_{16} to address 14_{16} byte 61_{16} to address 15_{16} byte $7E_{16}$ to address 16_{16} byte FF₁₆ to address 17_{16}

:0400000300010002F5 indicates that the start address segment value is 1_{16} , and the start address offset value is 2_{16} , so the absolute start address is 12_{16} .

:04003000902BB4FD5F loads:

byte 90₁₆ to address 40₁₆ byte 2B₁₆ to address 41₁₆ byte B4₁₆ to address 42₁₆ byte FD₁₆ to address 43₁₆

:0000001FF terminates the file.

Revision A (Preliminary) / June 1991

S-record Format

S-records are named for the ASCII character "S," which is used for the first character in each record. After the S character is another character that indicates the record type. Valid types are 0, 1, 2, 3, 5, 7, 8, and 9. After the type character is a sequence of characters that represent the length of the record, and possibly the address. The rest of the record is filled out with data and a checksum.

The checksum is the one's complement of the 8-bit sum of the binary representation of all elements of the record except the "S" and the record type character. In other words, if you sum all the bytes of a record except for the "S" and the character immediately following it with the checksum itself, you should get FF for a proper record.

S0-records (user defined)

S0nnd1d2d3...dncs

S0	indicates the record type.
nn	is the count of data and checksum bytes.
d1dn	d1 through dn are the data bytes.
CS	is the checksum.

S0 records are optional, and can contain any user-defined data.

EXAMPLE

S008763330627567736D

In this example, the length of the field is 8, and the data characters are the ACSII representation of "v30bugs." The checksum is $6D_{16}$.

S1-, S2-, and S3-records (Data Records)

Slnnaaaadld2d3...dncs S2nnaaaaaadld2d3...dncs

S3nnaaaaaaaad1d2d3...dncs

S1	indicates the record type.
nn	is the count of data and checksum bytes.
aa	is a 4-, 6-, or 8-digit address field.
d1dn	d1 through dn are the data bytes.
CS	is the checksum.

These are data records. They differ only in that S1-records have 16-bit addresses, S2-records have 24-bit addresses, and S3-records have 32-bit addresses.

EXAMPLES

S10801A00030FFDC95B6

In this example, the bytes 00_{16} , 30_{16} , FF₁₆, DC₁₆, and 95_{16} are loaded into memory starting at address $01A0_{16}$.

S30B3000000FFFF5555AAAAD3

In this example, the bytes FF_{16} , FF_{16} , 55_{16} , 55_{16} , AA_{16} , and AA_{16} are loaded into memory starting at address $3000,0000_{16}$. Note that this address requires an S3-record because the address is too big to fit into the address range of an S1-record or S2-record.

S5-records (Data Count Records)

S5nnd1d2d3...dncs

\$5	indicates the record type.
nn	is the count of data and checksum bytes.
d1dn	d1 through dn are the data bytes.
CS	is the checksum.

S5-records are optional. When they are used, there can be only one per file. If an S5-record is included, it is a count of the S1-, S2-, and S3-records in the file. Other types of records are not counted in the S5-record.

EXAMPLE

S5030343B6

In this example, the number of bytes is 3, the checksum is $B6_{16}$, and the count of the S1-records, S2-records, and S3-records in the file is 343_{16} .

S7-, S8-, and S9-records (Termination and Start Address Records)

S705nnaaaacs S804nnaaaaaacs

S903nnaaaaaaaacs

S7, S8, or S9	indicates the record type.
05, 04, 03	Count of address digits and the cs field.
aa	is a 4-, 6-, or 8-digit address field.
CS	is the checksum.

These are trailing records. There can be only one trailing record per file, and it must be the last record in the output file. Included in the data for this record is the initial start address for the downloaded code.

EXAMPLES

S903003CC0

In this example, the start address is $3C_{16}$.

S8048000007B

In this example, the start address is 800000₁₆.

EXAMPLE: COMPLETE S-RECORD FILE

S0097A65726F6A756D707A S10F000000010000000084EFAFFFE93 S5030001FB S9030008F4

Here is a line-by-line explanation of the example file:

S0097A65726F6A756D707A contains the ASCII representation of the string "zerojump".

s10F0000000010000000084EFAFFE93 loads the following data to the following addresses:

byte 00_{16} to address 00_{16} byte 00_{16} to address 01_{16} byte 10_{16} to address 02_{16} byte 00_{16} to address 03_{16} byte 00_{16} to address 04_{16} byte 00_{16} to address 05_{16} byte 08_{16} to address 07_{16} byte $4E_{16}$ to address 08_{16} byte FA_{16} to address 09_{16} byte FF_{16} to address $0A_{16}$ byte FE_{16} to address $0B_{16}$

S5030001FB indicates that only one S1-record, S2-record, or S3-record was sent.

S9030008F4 indicates that the start address is 0000008₁₆.

Binary Format

The binary download format consists of a two parts:

- Part 1. Magic number (which is 0x12345670) + number of sections
- Part 2. For each section,
- 1. The load address (unsigned long)
- 2. The section size (unsigned long)
- 3. A checksum (unsigned long), which is the long word sum of the memory bytes from load address to load address, plus section size.
- 4. Data

Note:

If you download from a UNIX host in binary format, be sure to disable the host from mapping carriage return <cr> to carriage return line feed <cr-lf>. The download port is specified in the nonvolatile memory configuration.

Transparent Mode — transmode

The **transmode** command is a "transparent mode" for communications between a host system and the HK68/V3D.

- Note: For transparent mode, the "Baud" fields in the "Console" and "Download" groups must be the same.
 - 1. At the monitor prompt, start transparent mode by typing:

transmode

2. Use one of these key sequences to start the download:

For hex-Intel format: CTRL-@-Return

or CTRL-@-h

For Motorola Exormax format (S0, S1, S2, S3,S7, S8, and S9 records): CTRL-@-m

For binary format:

CTRL-@-b

3. To return to the monitor, type

CTRL-@-ESC

EXAMPLE

If the host is a UNIX system and you have a hex-Intel file called *foo.hex* in a directory *foodtr* to download, you can use the following sequence:

V3D[1.X] transmode UNIXprompt>cd foodir UNIXprompt>cat foo.hex

Press CTRL-@-Return.

..... [dots continue during download]

V3D[1.X]

Serial Downloads — download

The **download** command lets you do serial downloads from a UNIX system to the HK68/V3D. Add a **-b** flag to the command for binary format, **-h** for hex-Intel format, or **-m** for Motorola S-record format. If no flag is added, the default is hex-Intel format.

For example

download -b

downloads a binary file.

Executing a Downloaded Program — call

The **call** command lets you execute a downloaded program. Use the syntax:

call function arg0 arg1 . . . arg7

You can specify up to eight arguments. The arguments can be in numeric, character, flag, string, or symbolic format.

DEBUGGING APPLICATIONS

The following commands are available for program debugging:

disassemble dumpregs settrace step exectrace

The settrace command allows you to set up control configuration for tracing applications. A trace is started by calling exectrace. The step command allows you to single-step through a program after exectrace has been called. The **disassemble** command can be called at any time to disassemble a block of memory, and **dumpregs** can be called at any time to display register contents.

The **exectrace**, **step**, and **settrace** commands call the functions *ExecTrace*, *Step*, and *SetTrace*, which are described together in the "Trace" page in the function reference. Details for the **disassemble** command are given on the "DisAssemble" page of the function reference, and details for the **dumpregs** command are on the "DumpRegs" page of the function reference.



Command Reference

TYPOGRAPHIC CONVENTIONS

In the following descriptions, *italic* type indicates that you must substitute your own selection for the italicized text. Square brackets [] enclose selections from which you *must* select <u>one</u> item.

FORMAT FOR MEMORY COMMANDS

	memory con	nmands take the following arguments:		
Arguments	value	is the data operand.		
	startaddr	is the starting address of the operation.		
	endaddr	is the ending address of the operation.		
	source	is the source address of the action to be performed		
	destination	is the destination address of the action to be performed		
	bytecount	is the number of sequential bytes to be operated on.		
Required flags	For some me the following	For some memory commands, the data size is determined by the following flags:		
	-b for	r data in bytes (8 bits)		
	-w fo	r data in 16-bit words		
	- 1 for	r data in 32-bit long words.		
Number bases	All argument typing a colo	ts default to hexadecimal. Specify other bases by on (:) and the base after the value.		
	For example	, type 52:10 for decimal 52.		

NONVOLATILE MEMORY

The nonvolatile memory support functions provide the interface to the nonvolatile memory. The nonvolatile commands deal only with the monitor- and Heurikon-defined sections of the nonvolatile memory. The monitor-defined sections of nonvolatile memory are read/write and can be modified by the monitor. The Heurikon-defined sections of nonvolatile memory are read only and cannot be modified. Attempts to modify these sections will result in an error message.

add

A-30

add number number

adds two integers in hexadecimal (the default), binary, octal, or decimal.

The default numeric base is decimal. Specify hexadecimal by typing ":16" at the end of the value, octal by typing ":8" or binary by typing ":2". The result of the operation is displayed in hex, decimal, octal, and binary.

bootbus

bootbus

is an autoboot device that allows you to boot an application program over a bus interface. This command is used for fast downloads to reduce development time.

bootbus uses the *LoadAddress* field from the nonvolatile memory (group "Boot") definitions as the base address of a shared memory communications structure, described below:

```
struct BusComStruct {
    unsigned long MagicLoc;
    unsigned long CallAddress;
};
```

The structure consists of two unsigned long locations. The first is used for synchronization, and the second is the entry address of the application. The sequence of events used for loading an application is described below:

- 1. The host board waits for the target to write the value 0x496d4f6b to "MagicLoc" to show that the target is initialized and waiting.
- 2. The host board downloads the application program over the bus, then writes the entry point to "CallAddress", and then writes 0x596f4f6b to "MagicLoc" to show that the application is ready for the target.

3. Target writes value 0x42796521 to "MagicLoc" to show that the application was found and then calls the application at "CallAddress".

When the application is called, four parameters are passed to the application from the nonvolatile memory boot configuration section. The parameters are seen by the application as shown below:

Application (Device, Number, RomSize, RomBase) unsigned char Device, Number; unsigned long RomSize, RomBase;

bootrom	bootrom
	is an autoboot device that allows you to boot an application program from ROM.
	When the application is called, two parameters are passed to the application from the nonvolatile memory boot configuration section. The parameters are seen by the application as shown below:
	Application(Device, Number) unsigned char Device, Number;
	There are no arguments for this command. The nonvolatile configuration is modified with the commands nvdisplay and nvupdate .
bootserial	bootserial
	is an autoboot device that allows you to boot an application program from a serial port.
、	It determines the format of the download and the entry execution address of the downloaded application from the nonvolatile memory configuration. The nonvolatile configuration is modified with the commands nvdisplay and nvupdate .
	When the application is called, three parameters are passed to the application from the nonvolatile memory boot configuration section. The parameters are seen by the application as shown below:
	Application(Number, RomSize, RomBase) unsigned char Number; unsigned long RomSize, RomBase;
call	call Address arg arg arg arg arg arg arg arg
	allows execution of a program after a download from one of the board's interfaces. This function allows up to eight arguments to be passed to the called address from the command line. Arguments can be symbolic, numeric, character, flag, or string. The default numeric base is hexadecimal.
	Also see transmode, download
checksummem	checksummem source bytecount
	reads <i>bytecount</i> bytes starting at address <i>source</i> and computes the checksum for that region of memory. The checksum is the 16-bit sum of the bytes in the memory block.

clearmem	clearmem source bytecount
	clears bytecount bytes starting at address source.
cmpmem	cmpmem source destination bytecount
	compares bytecount bytes at the source address with those at the destination address. Any differences are displayed.
configboard	configboard
	configures the board to the state specified by the nonvolatile memory configuration.
	configboard can be used to reconfigure the board's various interfaces after modification of the nonvolatile memory configuration. This function accepts no parameters.
copymem	copymem -[b,w,l] source destination bytecount
	copies <i>bytecount</i> bytes from the <i>source</i> address to the <i>destination</i> address.
date	date
	reads the real time clock.
	The date command displays the date in the format: Friday June 22, 1990 12:25:31.10
	If the real-time clock is not set up an error message is displayed: Warning: Real Time clock is invalid.

disassemble		disassemble startaddr lines
		disassembles memory into MPU assembly language. This command accepts a variable number of arguments. The start address must be given.
	startaddr	the address to start the display. The address is assumed to be hexadecimal.
	lines	the number of lines to display. If the number of lines is not specified, the default is 20 lines.
		The disassembler recognizes all of the MC68030 instructions except for floating point. Floating point instructions are displayed as unrecognized instructions that are represented with the .word directive. The format of the disassembler should correspond to the format used in the MC68030 instruction set manual.
		Unrecognized instructions can cause the disassembler to lose synchronization with an assembly program, which can result in an error in the display. This usually corrects itself within several instructions.
displaymem		displaymem startaddr lines
		displays <i>lines</i> of memory starting at <i>startaddr</i> . Press any key to interrupt the display. If the <i>lines</i> argument is not specified, 16 lines are displayed. If the previous command was displaymem , pressing <cr> displays the next block of memory.</cr>
div		div number number
		divides two integers in hexadecimal (the default), binary, octal, or decimal.
		The default numeric base is decimal. Specify hex by typing ":16" at the end of the value, octal by typing ":8" or binary by typing ":2". The result of the operation is displayed in hex, decimal, octal, and binary.

download		download - [b,h,m] address
		provides a serial download from a host computer to the board. download uses binary, hex-Intel, or Motorola S-record format, as specified by flags -b, -h or -m:
	Flags	If no flag is specified, the default format is hex-Intel.
		-b binary
		-h hex-Intel
		-m Motorola S-record
		The binary download format is described briefly below:
		1. Magic number (0x12345670) + number of sections
		2. Each section:
		Load address (unsigned long)
		Section size (unsigned long)
		Checksum (unsigned long)
		Data
		The checksum is the long word sum of the memory bytes from load address to load address, plus section size.
	Note:	If you download from a UNIX host in binary format, be sure to disable the host from mapping <cr>> to <cr-lf>. The download port is specified by in the nonvolatile memory configuration.</cr-lf></cr>
dumpregs		dumpregs
		dumps the contents of the MPU registers from the last processor exception that occurred. This command accepts no arguments.
exectrace		exectrace address arg arg arg arg arg arg
		is used to execute the application program with the trace modes enabled. This command accepts up to 7 arguments from the command line. Arguments can be in symbolic, numeric, character, flag or string format. The default numeric base is hexadecimal.
fillmem	<u> </u>	fillmem -[b,w,l] value startaddr endaddr
		fills memory with value starting at address startaddr to address endaddr.
		For example, to fill the second megabyte of memory with the data 0x12345678 type:
		fill -1 12345678 100000 200000

Revision A (Preliminary) / June 1991

_

findmem	findmem - [b, w, 1] searchval startaddr endaddr
	searches memory for a value from address startaddr to address endaddr for memory locations specified by the data searchval.
findnotmem	findnotmem - [b, w, 1] searchval startaddr endaddr
	searches from address <i>startaddr</i> to address <i>endaddr</i> for memory locations that are different from the data specified by <i>searchval</i> .
findstr	findstr searchstr startaddr endaddr
	searches from address <i>startaddr</i> to address <i>endaddr</i> for a match to the same string specified by the data string <i>searchstr</i> .
help	
	Use the help command to view the definitions and descriptions of monitor commands.
	For instructions on editing command lines, type help editor.
	For a list of command-line functions, type help functions.
	For a detailed memory map, type help memmap.
	For instructions on using the monitor entry points, type help entrypoint.
	For details on a specific command, type help and a command name.
mul	mul number number
•	multiplies two integers in hexadecimal (the default), binary, octal, or decimal from the monitor.
	The default numeric base is decimal. Specify hex by typing ":16" at the end of the value, octal by typing ":8" or binary by typing ":2". The result of the operation is displayed in hex, decimal, octal, and binary.

nvdisplay

nvdisplay

used to display the Heurikon-defined and monitor-defined nonvolatile sections. The values are displayed in groups. Each group has a number of fields. Fields are displayed as hexadecimal or as a list of legal values.

To display the next group, press <space> or <cr>.

To edit fields within the displayed group, press E.

To quit the display, press ESC or Q.

To save the changes, type the command nvupdate.

To quit without saving the changes, type the command **nvopen**.

The following error message indicates an attempt to change a write-protected field:

Warning, protected region was not modified.

The table on the following pages shows all the groups and fields you can edit when you use the **nvdisplay** command:

Group	Fields	Purpose	Heurikon Default	Optional Values
Console and Download				
	Port	Selects communications port.	A (Download) B (Console)	(A, B, C, D)
	Baud	Selects baud rate.	9600	
	Parity	Selects parity type.	None	(Even, Odd, None, Force)
	Data	Selects the number of data bits for transfer.	8-Bits	(5-Bits, 6-Bits, 7-Bits, 8- Bits)
	StopBits	Selects the number of stop bits for transfer.	2-Bits	(1-Bit, 2-Bits)
	XOnXOff	Selects XOnXOff protocol.	On	(Off, On)
	ChBaudOnBreak	Break character causes baud rate change.	False	(False, True)
	RstOnBreak	Break character causes reset.	False	(False, True)
VmeBus	· .			
<u> </u>	ExtSlaveMap	Address to map slave extended space.	0x80000000	
<u></u>	StdSlaveMap	Address to map slave standard space.	0x000000	

	AddrModSel		ExAll	(None, StDat, StAll, ExSuDat, ExDat, ExAll)
				The abbreviations stand for: no slave access allowed (disable), standard data, all standard, extended supervisor data, extended data, all extended (see section 7.4)
	ReplaceAddr	Standard space replacement address	0x00000000	
	EnbleSlave	Enable/disable slave standard space.	True	(False, True)
	MastRelModes	Select master release modes.	OnRequest	(WhenDone, OnRequest, OnClear, Never)
	SlaveRelOnReq	Enable/disable slave release- on-request	On	(Off, On)
	LocalBusTimer	Select duration of on-card bus timer.	32µ	(4µs, 16µ, 32µ, 64µ, 128µ, 256µ, 512µ, Off)
	VmeBusTimer	Select duration of VMEbus timer.	64μ	(4µs, 16µ, 32µ, 64µ, 128µ, 256µ, 512µ, Off)
	Sysfail	Turn SYSFAIL* on or off.	Off	(Off, On)
	IndivRMC	Turn indivisible read-modify- write on or off.	Off	(Off, On)
Mailbox				
	ShtSlaveMap	Address to map slave short space	0xfff8	
	EnblSht	Enable/disable short space.	False	(False, True)
Cache				
	InstrCache	Turn instruction cache on or off.	On	(Off, On)
	DataCache	Turn data cache on or off.	Off	(Off, On)
Misc				
	PowerUpMemCir	Clear memory on power-up.	True	(False, True)
	CirMemOnReset	Clear memory on reset.	True	(False, True)
	PowerUpDiag	Use power-up diagnostics.	On	(Off, On)
	CountValue	Choose shortest (0) to longest (7) duration for autoboot countdown.	7	(0, 1, 2, 3, 4, 5, 6, 7)
BootParams				
	BootDev	Select boot device.	None	(None, Disk, Floppy, Tape, Serial, Ethernet, ROM, Bus)
	LoadAddress	Define load address.	0x03010000	·
	RomBase	Define ROM base.	0x00400000	This field is used only when BootDev is defined as ROM.
	RomSize	Define ROM size.	0x00020000	This field is used only when BootDev is defined as ROM.

	DevType	Define device type	\$	0	Whether you use this field
	Deviype	Denne device type	3.		depends on the application.
					Bus or ROM, DevType
					refers to a device type. When BootDev is defined as
					Serial, DevType selects a download format (0 for hex- Intel, 1 for S-records, 2 for
<u></u>	DevNumber	Define device num	iber.	0	Whether you use this field depends on the application.
	CirMemOnBoot	Clear memory on b	poot.	False	(False, True)
nvinit		nvinit serm	um revlei	ecolev writes	
		used to initial	lize the no	nvolatile mem	ory to the default state
		defined by th writes the He	e monitor urikon an	. First nvinit of monitor data	clears the memory and then back to EEPROM.
	CAUTION:	nvinit cle Use nvini might be known sta	ears any v t only if t in an unk ite.	alues you have he nonvolatile nown state and	changed from the default. configuration data structures l you must return them to a
	Arguments	sernum	serial nu	mber	
		revlev	revision	evel	
		ecolev	standard	ECO level	
		writes	the numb	per of writes to	nonvolatile memory
	Potential error	Warning,	protecte	d region cann	ot be initialized.
		This message protected me	appears if mory.	you try to use	nvinit to clear write-
nvopen		nvopen			
		reads and che	ecks the n	ionitor and He	urikon-defined sections. If

A-38

reads and checks the monitor and Heurikon-defined sections. If the nonvolatile sections do not validate then error messages are displayed.

HK68/V3D User's Manual

	nvset group field value
	used to modify the Heurikon-defined and monitor-defined nonvolatile sections. To modify the list with the nvset command, you must specify the group and field to be modified and the new value. The group, field, and value can be abbreviated, as in the examples below:
	nvset console port B
	nvset con dat 6
AUTION:	Use nvdisplay instead of nvset to reduce the risk of invalidating nonvolatile memory.
Note:	The nonvolatile memory support functions provide the interface to the nonvolatile memory. The nonvolatile commands deal only with the monitor- and Heurikon-defined sections of the nonvolatile memory. The monitor-defined sections of nonvolatile memory are read/write and can be modified by the monitor. The Heurikon-defined section of nonvolatile memory is read only and cannot be modified. Attempts to modify these sections will result in an error message when the store is done.
	nvupdate
	attempts to write the Heurikon- and monitor-defined nonvolatile sections back to the EEPROM. First the data is verified, and then it is written to the device. The write is verified and all errors are reported.
	prstatus
	This command prints the physical Ethernet ID for the board based on the model and serial number and then indicates if the board is set up as the system controller.
	rand
	is a linear congruent random number generator that uses a function "Seed" and a variable "Value." "Value" is generated by the real time clock. The random number returned is an unsigned long.
<u></u>	readmem -[b,w,l] address
	reads a memory location specified by <i>address</i> . This command displays the data in hexadecimal, decimal, octal, binary, or string format.
	AUTION: Note:

setdate		setdate dayofwk mon dayofmon year hour min AM/PM
		sets the clock. The month, day of week, and AM/PM values are assumed to be character strings; other parameters may be numeric.
		dayofwk may be abbreviated (Su, M, Tu, W, Th, F, Sa).
		month may also be abbreviated (Ja, F, Mar, Ap, May, Jun, Jul, Au, S, O, N, D).
		dayofmon is restricted to the range 0-31.
		year ranges from 1990 to 2089.
		bour is restricted to the range 0-23.
		min is restricted to the range 0-59.
		AM/PM is the string AM or PM.
		Also see date.
setmem	······	setmem -[b,w,1] address
		allows memory locations to be modified starting at <i>address</i> . setmem first displays the value that was read. Then you can type new data for the value. If you press <cr> after the data, the address counts up. If you press <esc> after the data, the address counts down.</esc></cr>

settrace

settrace

displays and modifies the current trace configuration. The trace configuration display is shown below:

MPU Trace Configuration Display:SingleStepOn(Off, On)BranchOff(Off, On)CallOff(Off, On)ReturnOff(Off, On)PrereturnOn(Off, On)BreakpointsOff(Off, On)BreakPoint10x0BreakPoint2				
SingleStepOn(Off, On)BranchOff(Off, On)CallOff(Off, On)ReturnOff(Off, On)PrereturnOn(Off, On)BreakpointsOff(Off, On)BreakPoint10x0BreakPoint20x0	MPU Trace Config	uration Display	:	
BranchOff(Off, On)CallOff(Off, On)ReturnOff(Off, On)PrereturnOn(Off, On)BreakpointsOff(Off, On)BreakPoint10x0BreakPoint20x0	SingleStep	On	(Off, On)	
CallOff(Off, On)ReturnOff(Off, On)PrereturnOn(Off, On)BreakpointsOff(Off, On)BreakPoint10x0BreakPoint20x0	Branch	Off	(Off, On)	
ReturnOff(Off, On)PrereturnOn(Off, On)BreakpointsOff(Off, On)BreakPoint10x0BreakPoint20x0	Call	Off	(Off, On)	
PrereturnOn(Off, On)BreakpointsOff(Off, On)BreakPoint10x0BreakPoint20x0	Return	Off	(Off, On)	
BreakpointsOff(Off, On)BreakPoint10x0BreakPoint20x0	Prereturn	On	(Off, On)	
BreakPoint1 0x0 BreakPoint2 0x0	Breakpoints	Off	(Off, On)	
BreakPoint2 0x0	BreakPoint1	0x0		
	BreakPoint2	0x0		
BreakPoint3 0x0	BreakPoint3	0x0		
BreakPoint4 0x0	BreakPoint4	0x0		
BreakPoint5 0x0	BreakPoint5	0x0		
BreakPoint6 0x0	BreakPoint6	0x0		
BreakPoint7 0x0	BreakPoint7	0x0		
BreakPoint8 0x0	BreakPoint8	0x0		

The trace configuration indicates the state of the various trace modes and break points. Trace modes can be turned on and off to allow tracing on every instruction, branches, calls or returns. There is a switch to stop tracing when a key is pressed and a switch to display instructions as they are executed.

slaveenable	<pre>slaveenable -[e,s,c] address</pre>		
	enables the specified VMEbus address space.		
	-e VMEbus extended space		
	-s VMEbus standard space		
	-c communications. Signifies VMEbus short space.		
	<i>address</i> should contain the base address that will be be mapped, where the base address is a hex value. The useful portion of the address field is defined as:		
	FFxxxxx extended space		
	xxFxxxxx standard space		
	xxxxFFxx short space		
slavedis	slavedis -[e,s,c]		
	disables the specified VMEbus address space.		
	-e VMEbus extended space		
	-s VMEbus standard space		
	-c communications. Signifies VMEbus short space		
starttimer			
	This command only serves as a working example for initializing the timer/clock to generate interrupts and for handling the interrupts. starttimer initializes the CIO, attaches the interrupt handler, and then starts the counter timer. In this example the variable "NumTicks" is incremented for every interrupt received and the LED display is incremented for every interrupt. The interrupts are turned off with the stoptimer command, which disconnects the interrupt handler. This command currently initializes the CIO to generate an interrupt every 10 milliseconds using vector number 82_{16} .		
step	step		
	is used to continue execution of an application program after a trace exception has occurred. This command can only be run after the exectrace command has been executed.		
stoptimer	stoptimer		
	turns off the starttimer command.		

sub	sub number number			
	subtracts two integers in hexadecimal (the default), binary, octa or decimal.			
	The default numeric base is decimal. Specify hexadecimal by typing ":16" at the end of the value, octal by typing ":8" or binary by typing ":2". The result of the operation is displayed in hex, decimal, octal, and binary.			
swapmem	swapmem source a	lestination bytecount		
	swaps bytecount by destination address	swaps bytecount bytes at the source address with those at the destination address.		
testmem	testmem startaddr endaddr			
	performs a nondes	tructive memory test.		
	This command can be used to verify memory (DRAM, SRAM, VMEbus,). If no arguments are specified, the command reads the nonvolatile configuration and tests the on-card dynamic memory. If <i>startaddr</i> and <i>endaddr</i> are specified, then an alternate memory area can be tested. The default numeric base is hexadecimal.			
transmode	transmode			
	provides an interfact the console to a do leave transparent m	ce to UNIX® through the board by connecting wnload port. Several key sequences are used to node and to initiate a download:		
	CTRL-@-RETURN	Download hex-Intel.		
	CTRL-@-h	Download hex-Intel.		
	CTRL-@-m	Download Motorola S-records.		
	CTRL-@-b Download binary.			
	CTRL-@-ESC Return to monitor.			
	A cable reverser might be necessary for the connection.			
writemem	writemem -[b,w	writemem -[b,w,l] address value		
	writes value to a m	writes value to a memory location specified by address.		
writestr	writestr" <i>string</i> "	address		
	writes the ASCII string specified by <i>string</i> to a memory location specified by <i>address</i> . The string must be enclosed in double quotes (" ").			

♦ REMOTE HOST COMMANDS

transmode

provides an interface to UNIX® through the board via the console to a download port. Several key characters are used to leave transparent mode and to initiate a download:

Download hex-Intel: CTRL-@-h or CTRL-@-RETURN Download Motorola S-records: CTRL-@-m Download binary: CTRL-@-b Return to Monitor:

CTRL-@-ESC

download -[b,h,m] address

provides a serial download using binary (-b), hex-Intel (-h), or Motorola Srecord (-s) format.

call address arg arg arg arg arg arg arg arg

allows execution of a program after a download from one of the board's interfaces. This command allows up to 8 arguments to be passed to the called address from the command line. Arguments can be symbolic, numeric, character, flag, or strings. The default numeric base is hexadecimal.

◆ TRACE COMMANDS

disassemble startaddr lines

disassembles memory into MPU assembly language. The display of *lines* starts at *startaddr*.

dumpregs

dumps the contents of the registers from the last fault that occurred.

exectrace address arg arg arg arg arg arg arg

executes an application program with the trace modes enabled. This command allows up to 7 arguments to be passed to the called address from the command line. Arguments can be in symbolic, numeric, character, flag or string format.

step

continues execution of an application program after a trace exception has occurred. This command can only be run after the **exectrace** command has been executed.

settrace

displays and modifies the current trace configuration.

♦ UTILITIES

configboard

configures the board to the state specified by the nonvolatile memory configuration. **configboard** can be used to reconfigure the board's various interfaces after modification of the nonvolatile memory configuration.

date

displays the date in the format: Friday April 19, 1991 12:25:31.10

setdate dayofwk mon dayofmon year hour min AM/PM

sets the clock.

starttimer

This command only serves as a working example. **starttimer** initializes the CIO, attaches the interrupt handler, and then starts the counter timer. In this example the variable "NumTicks" is incremented for every interrupt received and the LED display is incremented for every interrupt. The interrupts are turned off with the **stoptimer** command, which disconnects the interrupt handler.

♦ ARITHMETIC FUNCTIONS

add number number sub number number mul number number div number number rand

The default base is hexadecimal. To use another base, add a colon (:) and the base after the number.

 γ

HK68/V3D Monitor

Quick-Reference to Commands



♦ HELP COMMANDS

help

displays a summary of the monitor.

help functions

displays a list of monitor functions.

help memmap

displays the memory map for the HK68/V3D.

NV-RAM COMMANDS

nvdisplay

Displays the nonvolatile memory contents by group and field. Press E to edit a field.

nvopen

Reads and checks Heurikon nonvolatile memory.

nvupdate

Saves changes to nonvolatile memory.

MEMORY COMMANDS

All numeric arguments default to hexadecimal. Specify other bases by typing a colon (:) and the base after the value. For example, type 52:10 for decimal 52.

checksummem source bytecount

reads bytecount bytes starting at address source; indicates the checksum for that region of memory.

clearmem source bytecount

clears bytecount bytes starting at address source.

cmpmem source destination bytecount

compares *bytecount* bytes at *source* with those at *destination*. Any differences are displayed.

copymem -[b,w,l] source destination bytecount

copies bytecount bytes from source to destination.

displaymem startaddr lines

displays *lines* of memory starting at startaddr. Lines defaults to 16. <cr> displays the next block.

fillmem -[b,w,l] value startaddr endaddr

fills memory with value between startaddr and endaddr in bytes, words, or longs.

findmem -[b,w,l] searchval startaddr endaddr

searches from *startaddr* to *endaddr* for memory patterns specified by *searchval*.

findnotmem -[b,w,l] searchval startaddr endaddr

searches from startaddr to endaddr for memory patterns that are different from searchval.

findstr searchstr startaddr endaddr

searches from *startaddr* to *endaddr* for a match to the same string specified by *searchstr*.

readmem -[b,w,l] address

reads a memory location specified by address and displays the data in hexadecimal, decimal, octal, binary, and string format.

setmem -[b,w,l] address

allows memory locations to be modified starting at *address*. **setmem** first displays the value that was read. Then you can type new data for the value. If you press <cr> after the data, the address counts up. If you press <ESC> after the data, the address counts down.

swapmem source destination bytecount

swaps *bytecount* bytes at the *source* address with those at the *destination* address.

testmem startaddr endaddr

performs a nondestructive memory test.

writemem -[b,w,l] address value

writes value to a memory location specified by address.

writestr "string" address

writes the ASCII string specified by *string* to a memory location specified by *address*. The string must be enclosed in double quotes (").

BUS COMMANDS

slaveenable -[e,s,c] address

enables the VMEbus extended (-e), standard (-s) or short (-c) space. address should contain the base address that will be mapped. The base address is a hex value. The useful portion of the address field is defined as:

FFxxxxxx (extended space) xxFxxxxx (standard space) xxxxFFxx (short space)

slavedis -[e,s,c]

disables the VMEbus extended (-e), standard (-s) or short (-c) space.

prstatus

displays the Ethernet ID and whether the board is VMEbus system controller.

BOOT COMMANDS

bootbus

receives applications over the backplane. Addresses and sizes are specified in nonvolatile memory.

bootrom

loads applications from ROM and executes. Addresses and sizes are specified in nonvolatile memory. Useful for booting user code or an operating system.

bootserial

loads applications from a serial port and executes. Addresses and sizes are specified in nonvolatile memory.

♦ REMOTE HOST COMMANDS

transmode

provides an interface to UNIX® through the board via the console to a download port. Several key characters are used to leave transparent mode and to initiate a download:

Download hex-Intel: CTRL-@-h or CTRL-@-RETURN Download Motorola S-records:

CTRL-@-m Download binary: CTRL-@-b

Return to Monitor: CTRL-@-ESC

download -[b,h,m] address

provides a serial download using binary (-b), hex-Intel (-h), or Motorola Srecord (-s) format.

call address arg arg arg arg arg arg arg arg

allows execution of a program after a download from one of the board's interfaces. This command allows up to 8 arguments to be passed to the called address from the command line. Arguments can be symbolic, numeric, character, flag, or strings. The default numeric base is hexadecimal.

TRACE COMMANDS

disassemble startaddr lines

disassembles memory into MPU assembly language. The display of *lines* starts at *startaddr*.

dumpregs

dumps the contents of the registers from the last fault that occurred.

exectrace address arg arg arg arg arg arg arg

executes an application program with the trace modes enabled. This command allows up to 7 arguments to be passed to the called address from the command line. Arguments can be in symbolic, numeric, character, flag or string format.

step

continues execution of an application program after a trace exception has occurred. This command can only be run after the **exectrace** command has been executed.

settrace

displays and modifies the current trace configuration.

♦ UTILITIES

configboard

configures the board to the state specified by the nonvolatile memory configuration. **configboard** can be used to reconfigure the board's various interfaces after modification of the nonvolatile memory configuration.

date

displays the date in the format: Friday April 19, 1991 12:25:31.10

setdate dayofwk mon dayofmon year hour min AM/PM

sets the clock.

starttimer

This command only serves as a working example. **starttimer** initializes the CIO, attaches the interrupt handler, and then starts the counter timer. In this example the variable "NumTicks" is incremented for every interrupt received and the LED display is incremented for every interrupt. The interrupts are turned off with the **stoptimer** command, which disconnects the interrupt handler.

♦ ARITHMETIC FUNCTIONS

add number number sub number number mul number number div number number rand

The default base is hexadecimal. To use another base, add a colon (:) and the base after the number.

HK68/V3D Monitor

Quick-Reference to Commands



HELP COMMANDS

help

displays a summary of the monitor.

help functions

displays a list of monitor functions.

help memmap

displays the memory map for the HK68/V3D.

NV-RAM COMMANDS

nvdisplay

Displays the nonvolatile memory contents by group and field. Press E to edit a field.

nvopen

Reads and checks Heurikon nonvolatile memory.

nvupdate

Saves changes to nonvolatile memory.

♦ MEMORY COMMANDS

All numeric arguments default to hexadecimal. Specify other bases by typing a colon (:) and the base after the value. For example, type 52:10 for decimal 52.

checksummem source bytecount

reads *bytecount* bytes starting at address *source*; indicates the checksum for that region of memory.

clearmem source bytecount

clears bytecount bytes starting at address source.

cmpmem source destination bytecount

compares *bytecount* bytes at *source* with those at *destination*. Any differences are displayed.

copymem -[b,w,l] source destination bytecount

copies bytecount bytes from source to destination.

displaymem startaddr lines

displays *lines* of memory starting at startaddr. Lines defaults to 16. <cr> displays the next block.

fillmem -[b,w,l] value startaddr endaddr

fills memory with value between startaddr and endaddr in bytes, words, or longs.

findmem -[b,w,l] searchval startaddr endaddr

searches from startaddr to endaddr for memory patterns specified by searchval.

findnotmem -[b,w,l] searchval startaddr endaddr

searches from *startaddr* to *endaddr* for memory patterns that are different from *searchval*.

findstr searchstr startaddr endaddr

searches from *startaddr* to *endaddr* for a match to the same string specified by *searchstr*.

readmem -[b,w,l] address

reads a memory location specified by address and displays the data in hexadecimal, decimal, octal, binary, and string format.

setmem -[b,w,l] address

allows memory locations to be modified starting at *address*. **setmem** first displays the value that was read. Then you can type new data for the value. If you press <cr> after the data, the address counts up. If you press <ESC> after the data, the address counts down.

swapmem source destination bytecount

swaps *bytecount* bytes at the *source* address with those at the *destination* address.

testmem startaddr endaddr

performs a nondestructive memory test.

writemem -[b,w,l] address value

writes value to a memory location specified by address.

writestr "string" address

writes the ASCII string specified by *string* to a memory location specified by *address*. The string must be enclosed in double quotes (").

♦ BUS COMMANDS

slaveenable -[e,s,c] address

enables the VMEbus extended (-e), standard (-s) or short (-c) space. address should contain the base address that will be mapped. The base address is a hex value. The useful portion of the address field is defined as:

FFxxxxxx (extended space) xxFxxxxx (standard space) xxxxFFxx (short space)

slavedis -[e,s,c]

disables the VMEbus extended (-e), standard (-s) or short (-c) space.

prstatus

displays the Ethernet ID and whether the board is VMEbus system controller.

♦ BOOT COMMANDS

bootbus

receives applications over the backplane. Addresses and sizes are specified in nonvolatile memory.

bootrom

loads applications from ROM and executes. Addresses and sizes are specified in nonvolatile memory. Useful for booting user code or an operating system.

bootserial

loads applications from a serial port and executes. Addresses and sizes are specified in nonvolatile memory.

Errors and Screen Messages

Most commands return an explanatory message for misspelled or mistyped commands, missing arguments, or invalid values. This table lists errors that can be attributed to other causes, especially errors that indicate a problem in the nonvolatile memory configuration.

Some errors can be resolved only with a call to Heurikon Customer Support, **1-800-327-1251**.

Message	Source and suggested solution	
Error while clearing NV memory.	NV memory has become corrupted. Type nvinit to	
Error while reading NV memory.	restore defaults. If the problem persists, call a Heurikon customer representative.	
Error while storing NV memory.	•	
Hit 'H' to skip bus auto-boot	Consult the introduction to this appendix for information about power-up conditions.	
No help for	The topic for help was misspelled or is not available. Check the spelling. If the topic was a command name, type help to check the spelling of the command. You must use the full command name, not an abbreviation.	
Power-up Memory Test FAILED.	A failed Memory Test or Serial Test could mean a	
Power-up Serial Test FAILED.	hardware malfunction. Report the error to Heurikon Customer Support.	
Unable to change ID.	The Module ID can be changed only by Heurikon.	
Unknown	The Module ID is incorrect. Report the error to Heurikon Customer Support.	
Unknown boot device	The boot device is invalid. Use nvdisplay to check and edit the "BootParams" group, "BootDev" field. Save a new value with nvupdate .	
Unexpected Exception at	There are many possible sources for this error.	
· ·	If the error is displayed during boot, it could mean that autoboot is enabled and invalid parameters are being used.	
	If the error is displayed at reset or power-up and autoboot is <i>not</i> enabled, report the error to Heurikon Customer Support.	
	If the error is displayed after a command has been executed, probably an attempt has been made to perform an operation that causes an exception.	
Warning NV memory board initialization skipped.	Only minimum configuration has been completed. The configuration data structures are invalid.	
Warning NV memory is invalid - using defaults.	Consult the introduction to this appendix for information about reset conditions.	

Warning protected region of NV memory cannot be initialized. Warning protected region of NV memory was not modified. Warning protected region of NV memory is corrupt.	An attempt was made to change a write-protected NV field. Either re-read the nonvolatile memory defaults for these protected regions by typing the nvopen command, or return any fields you tried to edit to their original values.	
Warning: Real Time clock is invalid.	The real-time clock has not been set up. See the RTC section of this manual and code samples in Appendix B for setup information.	

The reference pages have been alphabetically sorted, but some pages contain the descriptions for several related functions. Use the cross-reference to function names to locate each function.

No argument checking will take place for functions that are called directly from the command line. It is advisable instead to use the monitor commands whenever possible.

The functions require spaces between the function name and its arguments. No parentheses or other punctuation is necessary.

EXAMPLES

UnMaskInts 1

ConnectHandler 0xf8 0x1000

FUNCTION SUMMARY

Examples of common uses of monitor functions and the functions available for each use are listed below. This list is not exhaustive, and not all functions on the list might be supported on the HK68/V3D.

Callable functions that are key entry points into the monitor:

StartMonitor

Interrupt support to read registers and tables used for interrupts:

MaskInts() UnMaskInts() VecToVecAddr(Vector) VectInit() ConnectHandler(Vector) DisConnectHandler(Vector)

Register and cache functions:

FlushCache()

Configuring the board by using NV memory parameters:

ConfigVmeBus() ConfigVsbBus() ConfigCio() ConfigScsi() ConfigSerDevs() è

Initializing the board to the default conditions:

InitBoard() InitCio() InitScsi()

Controlling the serial ports:

PutC(Char) RPutC(Char) GetC() RGetC() KBHit() RKBHit() TxMT() RTxMT() RChBaud(BaudRate) ChBaud(BaudRate)

Writing to CIO data ports:

ReadCIOPortA() ReadCIOPortB() ReadCIOPortC() WriteCIOPortB()

Unmasking VMEbus interrupts:

UnMaskVMEInt()

Writing to the LED display:

SetLedDisplay()

Writing or reading the memory image to or from the NV memory device at the specified offset:

NVOp(Operation, MemImagePtr, Size, Offset) (Operations 0-4 are fix, clear, check, open and save.)

Executing the device I/O:

NVRamAcc(Flag, ByteNumber)

Setting the memory images to the default monitor values:

SetNvDefaults()

Booting a program from the specified drive:

BootUp()

Setting the memory management functions and determining where free memory resides:

MemReset() MemAdd(Address, Size) MemStats() MemTop() MemBase()

Memory management — allocating and returning memory:

Malloc(Size) Free(Address) Calloc(Number, Size) CFree(Address) ReAlloc(Address,Size)

Function Name Page Title Section Title Add() Monitor (Std) atob() atoh Monitor (Std) atod() Monitor (Std) atoh() atoh Monitor (Std) atoo() Monitor (Std) atoX() atoh Monitor (Std) BinToHex() atoh Monitor (Std) BootBus() BootBus Monitor (Std) BootRom() BootRom Monitor (Std) BootSerial() BootSerial Monitor (Std) BootUp() BootUp Monitor (Std) Call() Call Monitor (Std) Calloc() MemMng Monitor (Std) CFree() MemMng Monitor (Std) ChBaud() Serial Monitor (Std) CheckSumMem() BlockMem Monitor (Std) ClearMem() BlockMem Monitor (Std) CmpMem() BlockMem Monitor (Std) CmpStr() Strings Monitor (Std) ConnectHandler() Exceptions Processor (MC68030) CopyMem() BlockMem Monitor (Std) Date() Date Monitor (Std) DisAssemble() DisAssemble Processor (MC68030) DisConnectHandler() . Exceptions Processor (MC68030) DisDataCache() Cache Processor (MC68030) DisInstCache() Cache Processor (MC68030) DispGroup() NVSupport Monitor (Std) DisplayMem() DisplayMem Monitor (Std) Div() Add Monitor (Std) DownLoad() DownLoad Monitor (Std) DumpRegs() DumpRegs Processor (MC68030) EnbDataCache() Cache Processor (MC68030) EnbInstCache() Cache Processor (MC68030) ExecTrace() Trace Processor (MC68030) FastFillMem() FastFillMem Processor (MC68030) FillMem() BlockMem Monitor (Std) FindBitSet() atoh Monitor (Std) FindMem() FindMem Monitor (Std) FindNotMem() FindMem Monitor (Std) FindStr() FindMem Monitor (Std) FlushCache() Cache Processor (MC68030) Free() MemMng Monitor (Std) FromFifo() InitFifo Monitor (Std) GetC() Serial Monitor (Std) Help() Help Monitor (Std) HexToBin() atoh Monitor (Std) InitFifo() InitFifo Monitor (Std) InitTrace() Trace Processor (MC68030) IsLegal() IsLegal Monitor (Std) KBHit() Serial Monitor (Std) Malloc() MemMng Monitor (Std)

MaskInts()	Interrupts	Processor (MC68030)
MemAdd()	MemMng	Monitor (Std)
MemReset()	MemMng	Monitor (Std)
MemStats()	MemMng	Monitor (Std)
Mul()	Add	Monitor (Std)
NVDisplay()	NVMemory	Monitor (Std)
NVInit()	NVMemory	Monitor (Std)
NVOp()	NVSupport	Monitor (Std)
NVOpen()	NVMemory	Monitor (Std)
NVSet()	NVMemory	Monitor (Std)
NVUpdate()	NVMemory	Monitor (Std)
Probe()	Exceptions	Processor (MC68030)
PutC()	Serial	Monitor (Std)
Rand()	Add	Monitor (Std)
RChBaud()	Serial	Monitor (Std)
ReAlloc()	MemMng	Monitor (Std)
RGetC()	Serial	Monitor (Std)
RKBHit()	Serial	Monitor (Std)
RPutC()	Serial	Monitor (Std)
RTxMT()	Serial	Monitor (Std)
Seed()	Add	Monitor (Std)
SetDate()	Date	Monitor (Std)
SetMem()	DisplayMem	Monitor (Std)
SetNvDefaults()	NVSupport	Monitor (Std)
SetTrace()	Trace	Processor (MC68030)
Step()	Trace	Processor (MC68030)
StrCat()	Strings	Monitor (Std)
StrCmp()	Strings	Monitor (Std)
StrCpy()	Strings	Monitor (Std)
StrLen()	Strings	Monitor (Std)
Sub()	Add	Monitor (Std)
SwapMem()	BlockMem	Monitor (Std)
TestMem()	TestMem	Monitor (Std)
ToFifo()	InitFifo	Monitor (Std)
TransMode()	TransMode	Monitor (Std)
TxMT()	Serial	Monitor (Std)
UnMaskInts()	Interrupts	Processor (MC68030)
VectInit()	Exceptions	Processor (MC68030)
VecToVecAddr()	Exceptions	Processor (MC68030)
xprintf()	xprintf	Monitor (Std)
<pre>xsprintf()</pre>	xprintf	Monitor (Std)

SYNOPSIS

Add(Arg1, Arg2) unsigned long Arg1, Arg2;

Sub(Arg1, Arg2) unsigned long Arg1, Arg2;

Mul(Arg1, Arg2) unsigned long Arg1, Arg2;

Div(Arg1, Arg2) unsigned long Arg1, Arg2;

unsigned long Rand()

Seed(Value) unsigned long Value;

DESCRIPTION

These functions are provided to allow the monitor to do basic arithmetic operations on the command line using a variety of numeric bases. Each function accepts two arguments *Arg1* and *Arg2* to perform the arithmetic operation and returns the results. For the *Add* and *Mul* functions argument order is not important. The *Sub* function performs *Arg1 minus Arg2*. The *Div* function performs the *Arg1 divided by Arg2* operation checking to avoid division by zero.

The function *Rand* is a linear congruent random generator. The random number returned is an unsigned long. The function *Seed* is used to seed the random number generator. The variable *Value* should be generated from the real time clock.
atoh(1)

SYNOPSIS

unsigned long atoh(p)
char *p;

unsigned long atod(p)
char *p;

unsigned long atoo(p)
char *p;

unsigned long atob(p)
char *p;

unsigned long atoX(p, Base) char *p; int Base;

BinToHex(Val) unsigned long Val;

HexToBin(Val) unsigned long Val;

FindBitSet(Number) unsigned long Number;

DESCRIPTION

These functions are a collection of numeric conversion programs used to convert character strings to numeric values, convert Hex to BCD, BCD to Hex, and to search for bit values.

The *atoh* function provides conversion of an ascii string to a hex number. The *atoh* function provides conversion of an ascii string to a decimal number. The *atoo* function provides conversion of an ascii string to an octal number. The *atob* function provides conversion of an ascii string to a binary number.

The function *atoX* accepts both the character string *p* and the numeric base *Base* to be used in converting the string. This can be used for numeric bases other than the standard bases 16, 10, 8 and 2.

The *BinToHex* function provides conversion of a binary value to packed nibbles (BCD). The *Hex*-*ToBin* function provides conversion of packed nibbles (BCD) to binary. This function accepts the parameter *Val*, which is assumed to contain a single hex number of value 0-99.

The *FindBitSet* function searches the *Number* for the first non-zero bit. The bit position of the least significant non-zero bit is returned. This function accepts the parameter *Val*, which is assumed to contain a single BCD number of value 0-99.

ClearMem(Dest, ByteCount) unsigned char *Dest; unsigned long ByteCount;

FillMem(Flag, Value, StartAddr, EndAddr) unsigned long Value, StartAddr, EndAddr; char Flag;

CopyMem(Src, Dest, ByteCount) unsigned char *Src, *Dest; unsigned long ByteCount;

SwapMem(Src, Dest, ByteCount) char *Src, *Dest; int ByteCount;

CmpMem(Src, Dest, ByteCount) char *Src, *Dest; int ByteCount;

CheckSumMem(Addr, ByteCount) unsigned char *Addr; unsigned long ByteCount;

DESCRIPTION

These functions provide the ability to clear, fill, copy, swap, compare, and checksum blocks of memory. All of the functions treat memory as a block of bytes except for the *FillMem* function, which can treat memory blocks as bytes, words, or longs.

The function *ClearMem* clears the number of bytes specified by *ByteCount* starting at address *Dest*.

The function *FillMem* fills memory starting at address *StartAddr* to address *EndAddr* with the specified *Value*. Memory is treated as bytes, words, or longs as specified by the character *Flag* which must be b, w, or l for byte, word, and long.

The function *CopyMem* copies from source address *Src* to destination address *Dest* the number of bytes specified by *ByteCount*.

The function *SwapMem* swaps two memory blocks of size specified by *ByteCount*. The blocks are located at the addresses specified by *Src* and *Dest*.

The function *CmpMem* compares two memory blocks of size specified by *ByteCount*. The blocks are located at the addresses specified by *Src* and *Dest*. If the memory blocks are different, a message indicating where and how they differ is printed.

The function *CheckSumMem* computes the checksum for the memory block of size *ByteCount*. The memory block is specified by the *Address* parameter. The checksum is the 16-bit sum of the bytes in the memory block.

BootBus(PowerUp) int PowerUp;

DESCRIPTION

The *BootBus* function is one of the autoboot devices supported by the monitor. The purpose of this function is to provide a method of loading an application program over a bus interface. This is accomplished by communicating with another board on the bus through a shared memory location. This provides very fast downloads that reduce software development time. This function uses the *LoadAddress* field from the NV memory configuration as the base address of a shared memory communications structure described below:

struct BusComStruct {
unsigned long MagicLoc;
unsigned long CallAddress;
};

This structure consists of two unsigned long locations. The first is used for synchronization and the second is the entry address of the application. The sequence of events used for loading an application is described below:

First, the host board waits for the target to write the value 0x496d4f6b (character string "ImOk") to the magic location *MagicLoc*, indicating the target is initialized and waiting for a download.

Second, the host board downloads the application program over the bus, writes the entry point or execution address of the application to *CallAddress*, and then writes 0x596f4f6b (character string "YoOk") to *MagicLoc*, indicating the application is ready for the target.

Finally, the target detects the host has written to the magic location, copies the application program to local memory, and then sets the value to 0x42796521 (character string "Bye!") indicating the application was found. The target then calls the application at *CallAddress*. When the application is called, four parameters that are pulled from the NV memory boot configuration section are passed to the application. The parameters as seen by the application are shown below:

Application (Device, Number, RomSize, RomBase) unsigned char Device, Number; unsigned long RomSize, RomBase;

These parameters allow multiple boards using the same facility to receive different configuration information from the monitor.

SEE ALSO BootUp()

BootRom(PowerUp) int PowerUp;

DESCRIPTION

The *BootRom* function is one of the autoboot devices supported by the monitor. The purpose of this function is to provide a method of loading an application program from ROM. If only one ROM socket is provided, the application must be loaded into the same ROM as the monitor. The monitor must be located in either the highest or lowest portion of the ROM, depending on where the processor expects the monitor at reset. The 80960CA and Gmicro processors require the monitor in the high portion, and the 68000 family requires the monitor in the lowest portion.

The location, size and load address of the application is specified in the NV memory boot configuration space. The NV memory configuration parameters used are *RomBase*, *RomSize* and *LoadAddress*.

This monitor function, when called, copies the number of bytes specified by the NV memory parameter *RomSize* from the ROM location specified by *RomBase* to the memory location specified by *LoadAddress*. After the memory is loaded, the application is called at *LoadAddress*. When the application is called, two parameters that are pulled from the NV memory boot configuration section are passed to the application. The parameters as seen by the application are shown below:

Application (Device, Number) unsigned char Device, Number;

These parameters allows multiple boards using the same facility to receive configuration information from the monitor.

ARGUMENTS

The flag *PowerUp* indicates if this function is called for the first time. If so, memory must be cleared.

SEE ALSO

BootUp()

BootSerial(PowerUp) int PowerUp;

DESCRIPTION

The *BootSerial* function is one of the autoboot devices supported by the monitor. The purpose of this function is to provide a method of loading an application program from a serial port. This function uses the *LoadAddress* and *DevType* fields from the NV memory configuration to determine the format of the download and the entry execution address of the downloaded application. The *DevType* field selects one of the download formats specified below:

DEVICE NUMB	ER	DOWNLOAD FORMAT	
INT MCS86	0	Intel MCS-86 Hexadecimal Format	
MOTEXORMAT	1	Motorola Exormax Format (S0-S3, S7-S9 Records).	
HK BINARY	2	Heurikon Binary Format.	

When the application is called, three parameters that are pulled from the NV memory boot configuration section are passed to the application. The parameters as seen by the application are shown below:

Application (Number, RomSize, RomBase) unsigned char Number; unsigned long RomSize, RomBase;

These parameters allow multiple boards using the same facility to receive different configuration information from the monitor.

SEE ALSO BootUp()

BootUp(PowerUp) int PowerUp;

DESCRIPTION

The *BootUp* function is called immediately after the NV memory device has been opened and the board has been configured according to the NV configuration. First, this function determines if memory is to be cleared according to the NV configuration and the flag *PowerUp*.

The monitor provides an autoboot feature that allows an application to be loaded from a variety of devices and executed. This function uses the NV configuration to determine which device to boot from and calls the appropriate boot strap program. The monitor supports the ROM, BUS, and SERIAL autoboot devices, which are not hardware-specific. The remainder of the devices may or may not be supported by board-specific functions described elsewhere. Currently, the board specific devices are SCSI (floppy, disk, and tape) and ethernet.

ARGUMENTS

The flag *PowerUp* indicates if this function is being called for the first time. If so, memory must be cleared.

SEE ALSO

StartMon.c, NvMonDefs.h, NVTable.c BootRom(), BootBus() BootWinch(), BootFloppy(), Boot-Tape()

FlushCache() EnbInstCache() DisInstCache() EnbDataCache() DisDataCache()

DESCRIPTION

These functions are used to enable, disable and flush the instruction and data caches. The *Flush*-*Cache* function flushes both the instruction and data caches.

The functions *EnbInstCache* and *EnbDataCache* enable the instruction and data caches respective by turning on the enables is the CACR register.

The functions *DisInstCache* and *DisDataCache* disable the instruction and data caches respective by turning off the enables in the CACR register. Before a cache is disabled it is flushed.

Call(Funct, Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6, Arg7) int (*Funct)(); unsigned long Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6, Arg7;

DESCRIPTION

The *Call* command allows execution of programs that have been downloaded through one of the board's interfaces. This function allows up to eight arguments to be passed to the called function from the command line. If the application program wants to return to the monitor, it is important that the processor stack registers and special purpose registers remain unchanged.

ARGUMENTS

The first argument *Funct* is the address of the application program to be executed. The next arguments *Arg0* through *Arg7* are the arguments to be passed to the application program.

SEE ALSO

DownLoad(), TransMode().

Date()

SetDate(DayOfWeek, Month, DayOfMon, Year, Hour ,Min, Period) unsigned long Hour, Minutes, DayOfMonth, Year; char *Month, *DayOfWeek, *Period;

DESCRIPTION

The *Date* and *SetDate* commands provide the real-time clock support for the monitor. The *Date* function initializes a monitor time structure defined below by reading from the real-time clock device. This is done by calling the *RtcAcc* function. The structure entries are then checked for illegal values and the date is printed.

struct tr	n {				
unsigned	long	<pre>tm_fsec;</pre>	*	<pre>fract of seconds (0 - 99)</pre>	*
unsigned	long	<pre>tm_sec;</pre>	×	seconds (0 - 59)	*
unsigned	long	tm_min;	*	minutes (0 - 59)	*
unsigned	long	tm_hour;	*	hours (0 - 23)	*
unsigned	long	tm_mday;	*	day of month (1 - 31)	*
unsigned	long	tm_mon;	*	month of year (0 - 11)	*
unsigned	long	tm year;	*	Year - 1900	*
unsigned	long	tm_wday;	*	day of week (sunday = 0)	*
};					

The SetDate function accepts 7 parameters that describe the DayOfWeek, Month, DayOfMonth, Year, Hour, Minute, and Period (AM/PM). The month, day of week, and period are assumed to be character strings. All other parameters are numeric. This information is verified and used to initialize the time structure described above. After verifications, the structure is written to the real-time device, and the time is again printed.

ARGUMENTS

The variable *DayOfWeek* is a character string that contains enough characters to uniquely define one of the following character strings:

Sunday, Monday, Tuesday, Wednesday, Thursday, Friday, Saturday

The variable *Month* is a character string that contains enough characters to uniquely define one of the following character strings:

January, February, March, April, May, June, July, August, September, October, November, December

The variable *DayOfMonth* is a numeric value from 0 to 31, the variable *Year* is a numeric value from 1990 to 2089, the variable *Hour* is a numeric value from 0 to 23, the variable *Minute* is a numeric value from 0 to 59, and the variable *Period* is a character string that contains either the character string *AM* or *PM*.

SEE ALSO

RctAcc().

DisplayMem(Address, Lines) unsigned long Address, Lines;

SetMem(Flag, Address) int Flag; unsigned long Address;

DESCRIPTION

The *DisplayMem* function and the *SetMem* functions are used to display and modify memory locations.

The *SetMem* function allows interactive modification of memory starting at the location specified by the argument *Address* using the format specified by the character *Flag*, which indicates byte (b), word (w), or long (l). After the value is read and displayed, new data may be entered. If a <cr> follows the data entered, the address counts up. If <ESC> follows the data entered, the address counts down. If an empty line is entered, the data for that location is left unchanged. To quit this function, type any illegal hex character.

The DisplayMem function displays memory in lines of 16 bytes each, starting at the location specified by the argument Address. The data is displayed first as hex character values on the right, and then as the ascii equivilent on the left, if printable. Non-printable ascii characters are printed as a dot. The number of lines displayed is specified by the parameter *Lines*. If *Lines* is not specified (equals NULL), the default number of lines (16) is displayed. The display can be interrupted by hitting any character. This function returns the next address to be displayed so the command can be reentered from the last displayed location.

DisAssemble(Addr, Cnt) unsigned short *Addr; int Cnt;

DESCRIPTION

The DisAssemble function starts reading instructions at the memory address specified by Addr and displays the assembly langauge equivilent of memory. The argument Cnt indicates the number of instructions to be disassembled. If Cnt is not specified (0) then the default number of lines are printed.

The disassembler knows about all of the MC68030 instructions with the exception of floating point. Floating point instructions will be displayed as unrecognized instructions which are represented with the .WORD directive. The format of the disassembler should correspond to the format used in the motorola MC68030 instruction set manual.

Unrecognized instructions can cause the disassembler to loose synchronization with an assembly program which can result in an error in the display. This usually corrects itself within several instructions.

DownLoad(Flag, Address) char Flag; unsigned long Address;

DESCRIPTION

This monitor command provides a serial download using either Hex-Intel, Motorola S-Records, or binary format. The argument *Flag*, which is one of the following characters, indicates the download mode:

h Intel MCS-86 Hexadecimal Format
 m Motorola Exormax Format (S0-S3, S7-S9 Records).
 b Hourikon Binary Format

b Heurikon Binary Format.

If *Flag* is NULL then this function defaults to using Hex-Intel. If the second parameter is specified (not NULL) the specified *Address* is added to those found in the download records. This allows a download to another board across a bus interface (which requires an offset).

When the binary download format is used, the data are moved in raw 8-bit format. This improves the download time by about 220%. This format requires a header be sent to describe the data location, size, and checksum. This format is described briefly below.

First received is the magic number and number of sections. The magic number is the unsigned long value 0x12345670 where the lowest nibble specifies the number of sections expected. Each section following the magic number requires a 12-byte header that specifies the load address, section size, and checksum of the data. After the header are the raw data. The section header is described below:

```
struct BinaryHeader {
  unsigned long Address;
  unsigned long Size;
  unsigned long CheckSum;
  } BinHdr;
```

For the magic number and section header, the bytes are sent most significant byte first. As an example, the magic number would be sent in the order 0x12, 0x34, 0x56, 0x73.

SEE ALSO

BootSerial().

DumpRegs()

DESCRIPTION

The *DumpRegs* function dumps a display of the processor registers at the point of the last exception. This function does not display the current register contents which would be meaningless but instead displays the registers values stored at the last exception. The stored register values are kept in a structure *ProcRegs* which has the following format.

```
struct RegFile {
unsigned long DataRegs[8]; * data registers 0-7 *
unsigned long AddrRegs[8]; * address registers 0-7 *
unsigned long CtrlRegs[16]; * Control Regs PC SFC DFC *
* VBR CACR CAAR SSP ISP MSP SR *
} RegFile;
```

Currently the floating point registers are not displayed because of the lack of floating point support in xprintf. The trace mechanism interacts with this function by copying its register display structure over *ProcRegs* and then calling this function. After a trace exception the *DumpRegs* command can be used to display the registers saved at the exception as long as another exception does not occur.

VectInit()

unsigned long *VecToVecAddr(Vector) unsigned long Vector;

ConnectHandler(Vector, Handler) unsigned long Vector; int (*Handler)();

DisConnectHandler(Vector) unsigned long Vector;

Probe(DirFlag, SizeFlag, Address, Data) char DirFlag, SizeFlag; unsigned long Address; unsigned long Data;

DESCRIPTION

These functions are the 68030 processor specific functions which provide interrupt and exception handling support.

The function *VectInit* initializes the entire interrupt table to reference the unexpected interrupt handler. This assures that the board will not hang when unexpected interrupts are received. The unexpected interrupt handler saves the state of the processor at the point the interrupt was detected and then calls the *IntrErr* function, which displays the error and restarts the monitor.

The function *VectToVectAddr* converts the argument *Vector* to the vector address contained in the interrupt table associated with the vector. This allows modification of vectors without knowing where the interrupt table is located in memory.

The function *ConnectHandler* allocates an interrupt wrapper, links the wrapper into the interrupt table and then initializes the wrapper to call the *Handler* address. The argument *Vector* indicates the vector number to be connected and the argument *Handler* should be the address of the function that will handle the interrupts. The Interrupt Wrapper is a relocatable assembly language module that can be placed in free memory and linked into the interrupt table. This allows the programmer to avoid using assembly language programming for interrupts.

The function *DisConnectHandler* modifies the interrupt table entry associated with *Vector* to use the unexpected interrupt handler and then de-allocates the memory used for the interrupt wrapper allocated by *ConnectHandler*. Because both *ConnectHandler* and *DisConnectHandler* use the *Malloc and Free* facilities it is necessary for memory management to be initialized.

The function *Probe* should be used to access memory locations that may or may not result in a watchdog timeout or bus error. This function returns TRUE if the location was accessed and FALSE if the access resulted in a bus error. The argument *DirFlag* indicates whether a read (0) or a write (1) should be attempted. The argument *SizeFlag* indicates whether a byte access (1), a word access (2) or a long access (4) should be attempted. The argument *Address* indicates the address to be accessed and the argument *Data* is a pointer to where the read or write data is.

SEE ALSO

Page 1

June 21, 1991

FastFillMem(Value, StartAddress, EndAddress) unsigned long Value; unsigned long *StartAddress, *EndAddress;

DESCRIPTION

The *FastFillMem* function provides a fast method for filling memory with the *Value* specified. The *FillMem* monitor command is too slow to clear large amounts of memory (megabytes). This function takes advantage of the burst ability of the processor, which can achieve much higher data rates than single reads and writes.

The parameters *StartAddress* and *EndAddress* indicate the start and end of the block of memory to be filled. The argument *Value* is the value used to fill memory. The value is always assumed to be an unsigned long value and the start and end pointers are assumed to be long word aligned addresses.

FindNotMem(Flag, SearchVal, StartAddr, EndAddr) unsigned long StartAddr, EndAddr; unsigned long SearchVal; char Flag;

FindStr(SearchStr, StartAddr, EndAddr) unsigned long StartAddr, EndAddr; char *SearchStr;

FindMem(Flag, SearchVal, StartAddr, EndAddr, InvFlag) unsigned long StartAddr, EndAddr; unsigned long SearchVal, InvFlag; char Flag;

DESCRIPTION

These functions are used to search memory for a particular pattern or lack of a pattern. If the specified pattern is found, the location of the pattern is displayed. All of these functions can be interrupted by hitting any character on the console device.

The function *FindNotMem* searches memory from address *StartAddr* to address *EndAddr* for memory locations that are not the same as the data specified by *SearchVal*. The data size is determined by the character *Flag*, which indicates byte (b), word (w), or long (l).

The function *FindStr* searches memory from address *StartAddr* to address *EndAddr* for the occurrence of the string specified by *SearchStr*.

The function *FindMem* searches memory from address *StartAddr* to address *EndAddr* for memory locations that are the same as the data specified by *SearchVal*. The data size is determined by the character *Flag*, which indicates byte (b), word (w), or long (l). The last argument *InvFlag*, if TRUE, causes the search to act like the *FindNotMem* function.

Help(Name) char *Name;

DESCRIPTION

The help function provides the on-line help facilities for the monitor. The monitor provides an on-line manual page describing each monitor command. Also provided is a set of auxiliary manual pages, which are not tied to any particular command.

This function accepts the character string *Name*, which is used to search the symbol table and auxiliary manual table for a match. If a match is found, the manual page is printed. If no match is found, this function indicates there is no help for the specified string. If the argument *Name* is not specified (NULL), then the auxiliary manual page describing the help facility itself is displayed.

InitFifo(FPtr, StartAddr, Length) struct Fifo *FPtr; unsigned char *StartAddr; int Length;

ToFifo(FPtr, c) struct Fifo *FPtr; unsigned char c;

FromFifo(FPtr, Ptr) struct Fifo *FPtr; unsigned char *Ptr;

DESCRIPTION

These functions provide the necessary interface to initialize, read, and write a software fifo. The fifo is used for buffering serial I/O when using transparent mode, but could be used for a variety of applications. All three functions accept as the first argument a pointer *FPtr* to a fifo structure that is used to manage the fifo. This fifo structure is described briefly below:

```
struct Fifo {
  unsigned char *Top;
  unsigned char *Bottom;
  int Length;
  unsigned char *Front;
  unsigned char *Rear;
  int Count;
  } Fifo;
```

The function *InitFifo* initializes the fifo control structure specified by *FPtr* to use the unsigned character buffer starting at *StartAddr* that is of size *Length*.

The function *ToFifo* writes the byte *c* to the specified fifo, This function returns TRUE if there is room in the fifo, FALSE if the fifo is full.

The function *FromFifo* reads a byte from the specified fifo. If a character is available, it is written to the address specified by the pointer *Ptr* and the function returns TRUE. If no character is available, the function returns FALSE.

UnMaskInts() MaskInts()

DESCRIPTION

The functions *UnMaskInts* and *MaskInts* are used to enable and disable interrupts at the processor. The function *UnMaskInts* sets the interrupt level bits in the processor status register to 0 allowing all levels to interrupt the processor. The function *MaskInts* sets the interrupt level bits in the processor status register to 7 disabling all interrupts except the non-maskable level 7 interrupt.

IsLegal(Type,Str) unsigned char Type; char *Str;

DESCRIPTION

This function is used to determine if the specified character string *Str* contains legal values to allow the string to be parsed as decimal, hex, upper case, or lower case. The function *IsLegal* traverses the character string until a NULL is reached. Each character is verified according to the *Type* argument. The effects of specifying each type are described below:

Type / Va	alue	Legal Characters
DECIMAL	0x8	0 - 9
HEX	0x4	0 - 9, A - F, a - f
UPPER	0x2	A - Z, O - 9
LOWER	0x1	a - z
ALPHA	0x3	A - Z, a - z, 0 - 9

If the character string contains legal characters, this function returns TRUE; otherwise, it returns FALSE. The string equivalent of the character functions isalpha(), isupper(), islower(), and isdigit() can be constructed from this function, which deals with the entire string instead of a single character.

char *Malloc(NumBytes)
unsigned long NumBytes;

char *Calloc(NumElements, Size) unsigned long NumElements, Size;

Free(MemLoc) unsigned long *MemLoc;

CFree(Block) unsigned long *Block;

char *ReAlloc(Block, NumBytes) char *Block; unsigned long NumBytes;

MemReset()

MemAdd(MemAddr, MemBSize) unsigned long MemAddr, MemBSize;

MemStats()

DESCRIPTION

The memory management functions provide basic functions necessary to allocate and free memory from a memory pool. The monitor initializes the memory pool to use all on-card memory after the monitor's *bss* section. If any of the autoboot features are used, the memory pool is not initialized and the application program is required to set up the memory pool if these functions are to be used.

The functions *Malloc*, *Calloc* and *ReAlloc* are used to allocate memory from the memory pool. Each of these functions returns a pointer to the memory requested if the request can be satisfied and NULL if there is not enough memory to satisfy the request. The function *Malloc* accepts one argument *NumBytes* indicating the number of bytes requested. The function *Calloc* accepts two arguments *NumElements* and *Size* indicating a request for a specified number of elements of the specified size. The function *ReAlloc* allows the reallocation of a memory block by either returning the block specified by *Block* to the free pool and allocating a new block of size *NumBytes* or by determining that the memory block specified by *Block* is big enough and returning the same block to be reused.

The functions *Free* and *CFree* are used to returns blocks of memory to the free memory pool which were requested by either *Malloc*, *Calloc*, or *ReAlloc*. The address of the block to be returned is specified by the argument *MemLoc*, which must be the same value returned by one of the allocation functions. An attempt to return memory to the free memory pool which was not acquired by the allocation functions is a fairly reliable way of blowing up a program and should be avoided.

The function *MemReset* sets the free memory pool to the empty state. This function must be called once for every reset operation before the memory management facilities can be used. It is also necessary to call this function before every call to *MemAdd*.

The function *MemAdd* is used to initialize the free memory pool to use the memory starting at the

address specified by *MemAddr* of size specified by *MemSize*. This function currently allows for only one contiguous memory pool and must be preceded by a function call to *MemReset* whenever called.

The function *MemStats* provides the ability to monitor the memory usage. This function outputs a table showing how much memory is available and how much is used and lost as a result of overhead.

SEE ALSO

MemTop(), MemBase().

NVDisplay()

NVUpdate()

NVOpen()

NVSet(GroupName, FieldName, Value) char *GroupName, *FieldName, *Value;

NVInit(SerNum, RevLev, ECOLev, Writes) int SerNum, ECOLev, RevLev, Writes;

DESCRIPTION

The NV memory support functions provide the interface to the NV memory. All of these functions deal only with the monitor- and Heurikon-defined sections of the NV memory. The monitor-defined sections of NV memory are read/write and can be modified by the user. The Heurikon-defined section of NV memory is read only and cannot be modified. Attempts to modify the Heurikon defined sections will result in an error message when the store is done.

The *NVOpen* function reads and checks the monitor and Heurikon-defined sections. If the NV sections do not validate, then an error message is displayed.

The *NVUpdate* function attempts to write the Heurikon- and monitor-defined NV sections back to NV memory. The data are first verified, and then written to the device. The write is verified and all errors are reported.

The *NVInit* function is used to initialize the NV memory to the default state defined by the monitor. It first clears the memory and then writes the Heurikon and monitor data back to NV memory. This function accepts as arguments the serial number, revision level, ECO level and the number of writes to NV Memory. If the monitor-defined NV memory section somehow becomes corrupt, the command sequence *NVInit* followed by *NVUpdate* should result in the monitordefined NV memory resetting to the default state. This sequence of commands will result in error messsages that indicate the Heurikon-defined section was not changed. These messages can be ignored.

The *NVDisplay* and *NVSet* commands are used to display and modify the Heurikon-defined and monitor-defined NV sections. The values are displayed in logical groups. Each group has a number of fields. Fields are displayed as hex, decimal, or a list of legal values. An example of the display is shown below:

Group 'Conso	le'	
Port	A	(A, B, C, D)
Baud	9600	
Parity	None	(Even, Odd, None)
Data	8-Bits	(5-Bits, 6-Bits, 7-Bits, 8-Bits)
StopBits	2-Bits	(1-Bit, 2-Bits)

After each group is displayed, the user has the option of moving to the next group display, editing the current group display, or quitting the display completely. If an edit is requested, all fields of the group are prompted for modification one-by-one. An empty line indicates that no modification is necessary.

ŝ

To modify a field using *NVSet*, the group and field to be modified are specified and the new value is provided. This command allows abbreviation of the field and group names. The *NVDisplay* function allows fields to be changed interactively during the display.

SetNvDefaults(Groups, NumGroups) NVGroupPtr Groups; int NumGroups;

DispGroup(Group, EditFlag) NVGroupPtr Group; unsigned long EditFlag;

NVOp(NVOpCmd, Base, Size, Offset) unsigned long NVOpCmd, Size, Offset; unsigned char *Base;

DESCRIPTION

The support functions used for displaying, initializing, and modifying the NV memory data structures can also be used to manage other data structures which may or may not be stored in NV memory.

The method used to create a display of a data structure is to create a second structure that contains a description of every field of the first structure. This description is done using the *NVGroup* structure. Each entry in the *NVGroup* structure describes a field name, pointer to the field, size of the field, indication of how the field is to be displayed, and the initial value of the field.

An example data structure is shown below as well as the *NVGroup* data structure necessary to describe the data structure. This example might describe the coordinates and depth of a window structure.

```
struct NVExample {
NV_Internal Internal;
unsigned long XPos, YPos;
unsigned short Mag;
} NVEx;
NVField ExFields[] = {
{ "XPos", (char *) &NVEx.XPos, sizeof(NVEx.XPos),
NV_TYPE_DECIMAL, 0, 100, NULL},
{ "YPos", (char *) &NVEx.YPos, sizeof(NVEx.YPos),
NV_TYPE_DECIMAL, 0, 200, NULL},
{ "Depth" (char *) &NVEx.Mag, sizeof(NVEx.Mag),
NV_TYPE_DECIMAL, 0, 4, NULL}
}
NVGroup ExGroups[] = {
{ "Window", sizeof(ExFields)/sizeof(NVField), ExFields }
```

};

If passed a pointer to the ExGroups structure, the function *DispGroup* generates the display shown below. The second parameter *EditFlag* indicates whether to allow changes to the data structure after it is displayed (Same as in the NVDisplay command).

Window Display Configuration XPos 100 YPos 200 Magnitude

4

The SetNvDefaults function, when called with a pointer to the ExGroup structure, can be used to initialize the data structure to those values specified in the NVGroup structure. The second parameter NumGroups indicates the number of groups to be initialized.

The *NVOp* function can be used to store and recover data structures from NV memory. The only requirement of the data structure to be stored in NV memory is that the first field of the structure be *NVInternal*, which is where all the bookkeeping for the NV memory section is done. The first parameter *NvOpCmd* indicates the command to be performed. A summary of the commands is shown below:

Command	Value	Description
NV_OP_FIX	0	Fix NV section checksum
NV_OP_CLEAR	1	Clear NV section
NV_OP_CK	2	Check if NV section is valid
NV_OP_OPEN	3	Open NV Section
NV_OP_SAVE	4	Save NV Section
NV OP CMP	5	Compare NV Section data

The second parameter, *Base*, indicates the base address of the data structure to be operated on, and the *Size* parameter indicates the size of the data structure to be operated on. The *Offset* parameter indicates the byte offset in the NV memory device where the data structure is to be stored. An example of how to initialize, store, and recall the example data structure is shown below.

NVOp(NV_OP_CLEAR, &NVEx, sizeof(NVEx), 0); NVOp(NV_OP_SAVE, &NVEx, sizeof(NVEx), 0); NVOp(NV_OP_OPEN, &NVEx, sizeof(NVEx), 0); NVOp(NV_OP_FIX, &NVEx, sizeof(NVEx), 0); NVOp(NV_OP_SAVE, &NVEx, sizeof(NVEx), 0);

The clear, save, and open operations cause the NV device to be cleared and filled with the NVEx data structure; then the data structure is filled from NV memory. The fix and save operation are used to modify the NV device, which updates the internal data structures and then writes them back to the NV memory device.

If errors are encountered during the check, save or compare operations, an error message is returned from the function *NvOp*. The error codes are listed below.

Error number		Description
NVE NONE	0	No errors.
NVE_OVERFLOW	1	NV device write count exceeded.
NVE_MAGIC	2	Bad magic number read from NV device.
NVE_CKSUM	3	Bad checksum read from NV device.
NVE_STORE	4	Write to NV device failed.
NVE_CMD	5	Unknown operation requested.
NVE_CMP	6	Data does not compare to NV device.

SEE ALSO NVFields.h

char GetC() char RGetC()

PutC(c) char c; RPutC(c) char c;

KBHit() RKBHit()

TxMT() RTxMT()

ChBaud(Baud) int Baud; RChBaud(Baud) int Baud;

DESCRIPTION

The serial support functions defined here provide the ability to read, write, and poll the monitor serial devices. The monitor initializes and controls two serial devices: one is the console, which provides the user interface, and the other is the modem (also known as "download" or "remote") device, which can be used to connect to a development system. Each console function has a complement function that performs the same operation on the modem device. The modem device functions are prefixed with the letter 'R' for remote. Each serial port is configured at reset according to the NV memory configuration.

The functions *GetC* and *RGetC* are used to read characters from the console and modem devices respectively. When called, these functions will not return until a character has been received from the serial port. The character read is returned to the calling function.

The functions *PutC* and *RPutC* are used to write characters from the console and modem devices respectively. When called, these functions will not return until a character has been accepted by the serial port. The character *c* is the only argument these functions accept.

The functions *KBHit* and *RKBHit* are used to poll the console and modem devices for available characters. If the receiver indicates a character is available, these functions return TRUE; otherwise, they return FALSE.

The functions *TxMT* and *RTxMT* are used to poll the console and modem devices if the transmitter can accept more characters. If the transmitter indicates a character can be sent, these functions return TRUE; otherwise, they return FALSE.

The functions *ChBaud* and *RChBaud* allow modification of the console and modem device baud rates. The argument *Baud* specifies the new baud rate to use for the port. Because these functions accept any baud rate, care must be taken to request only baud rates the terminal or host system can support.

SEE ALSO

GetChar(), PutChar(), KeyHit(), TxEmpty(), ChangeBaud().

CmpStr(Str1, Str2) char *Str1, *Str2;

StrCmp(Str1, Str2) char *Str1, *Str2;

StrCpy(Dest, Source)
char *Dest, *Source;

StrLen(Str) char *Str;

StrCat(DestStr, SrcStr)
char *DestStr, *SrcStr;

DESCRIPTION

These functions provide the basic string manipulation functions necessary to compare, copy, concatenate, and determine the length of strings.

The function *CmpStr* compares the two null terminated strings pointed to by *Str1* and *Str2*. If they are equal, it returns TRUE; otherwise, it returns FALSE. Note that this version does not act the same as the UNIX® *strcmp* function. *CmpStr* is non-case-sensitive and only matches characters up to the length of *Str1*. This is useful for pattern matching and other functions.

The function *StrCmp* compares the two null terminated strings pointed to by *Str1* and *Str2*. If they are equal, it returns TRUE; otherwise, it returns FALSE. Note that this version acts the same as the UNIX *strcmp* function.

The function *StrCpy* copies the null terminated string *Source* into the string specified by *Dest*. There are no checks to verify that the string is large enough or is null terminated. The only limit is the monitor-defined constant MAXLN (80), which is the largest allowed string length the monitor supports. The length of the string is returned to the calling function.

The function *StrLen* determines the length of the null terminated string *Str* and returns the length. If the length exceeds the monitor defined limit MAXLN, then the function returns MAXLN.

The function StrCat concatenates the string SrcStr onto the end of the string DestStr.

÷

SYNOPSIS

TestMem(Base, Top) unsigned long Base, Top;

DESCRIPTION

The *Testmem* function is a non-destructive memory test. The variables *Base* and *Top* indicate the range to be tested. If the variable *Top* is set to 0, then the base and top addresses are obtained from the monitor memory functions *MemBase* and *MemTop*. When called, this function prints the progress of the test and summarizes the number of passes and failures of the test. This function can be interrupted after each pass of the test by hitting any character during the test.

SEE ALSO

MemTop(), MemBase().

ExecTrace(Funct, Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6) int (*Funct)(); unsigned long Arg0, Arg1, Arg2, Arg3, Arg4, Arg5, Arg6;

Step(Cnt) unsigned long Cnt;

InitTrace()

SetTrace()

DESCRIPTION

The functions defined in this module are used to initiate maintain and manage the configuration and exception traces for the 68030 Processor. The trace facilities allow the programmer to step instruction by instruction through an application program. The tracing mechanism allows the programmer to select a variety of events to trace on. The trace events include every instruction, branches jumps, returns, or up to 8 instruction addresses. The trace can also be initialized to print every instruction or stop when a key is hit.

The function *ExecTrace* initiates the trace mechanism for the function specified by the argument *Funct* and begins tracing by passing the arguments *Arg0* through *Arg6* to the function to be traced.

The function *Step* re-enters the trace mechanism after an exception has occured. This function can only be used after a trace is initiated by the *ExecTrace* function. The argument *Cnt* indicates the number of events to be skipped before stopping the trace.

The function *InitTrace* initializes the structures used by the trace facilities to a default state. This function must be called at reset.

The function /fISetTrace/fR provides the ability to change the trace configuration. The trace configuration display allows the trace configuration to be modified using the same type of display as the NV memory display. The tracing configuration is maintained through the use of the *SetNVDefualts* and *DispGroup* functions.

When using trace facilities it is important to understand how the trace mechanism works. Because the stack and interrupt table are used by the trace functions the processor stack pointer and vector base register cannot be modified by the program which is being traced. The trace mechanism currently stops on every instruction and determines if an event has been reached. This results in the program running much slower than normal.

TransMode()

DESCRIPTION

This function connects the console port to the modem port to provide a connection to a development system through the board. Several key characters are used to leave transparent mode (CTRL-@-ESC) and to initiate a download (CTRL-@-RETURN). To initiate a download using a specific download format, type the command that generates the download records without hitting return. Then use one of the following character sequences:

CTRL-@-RETURN	Download	hex-intel
CTRL-@-h	Download	hex-intel
CTRL-@-m	Download	Motorola S-Records
CTRL-@-b	Download	binary

This function uses software fifos to buffer characters between the two systems. This seems to work reasonably well for most processors but can lose characters if large numbers of characters are displayed. In general, the only complete solution is to use serial interrupts rather than polling. Since this is not likely to happen, beware that the transparent mode command will allow execution of commands without problems, but may have problems if text editing is attempted.

SEE ALSO

DownLoad().

xprintf(CtrlStr, Arg0, Arg1 ... ArgN) char *CtrlStr; unsigned long Arg0, Arg1, ... ArgN;

xsprintf(Buffer, CtrlStr, Arg0, Arg1 ... ArgN) char *Buffer, *CtrlStr; unsigned long Arg0, Arg1, ... ArgN;

DESCRIPTION

This function serves as a System V UNIX®-compatible printf() without floating point. It implements all features of %d, %o, %u, %x, %X %c and %s. An additional control statement has been added to allow printing of binary values (%b).

The *xprintf* and *xsprintf* functions format an argument list according to a control string which indicates the format of the arguments. The function *xprintf* prints the parsed control string to the console while the function *xsprintf* writes the characters to the buffer pointed to be the argument *Buffer*. The control string format is a string that contains plain characters to be processed as is and special characters that are used to indicate the format of the next argument in the argument list. There must be at least as many arguments as special characters, or the function may act unreliably.

Special character sequences are started with the character %. The characters after the % can provide information about left or right adjustment, blank and zero padding, argument conversion type, precision and more things too numerous to list.

If detailed information on the argument formats and argument modifiers is required, seek your local C programmer's manual for details. Not all of the argument formats are supported. The supported formats are %d, %o, %u, %x, %X %c and %s.

Code Examples

	This appendix contains the example code listed below:
Board.c	This file is the catchall for the miscellaneous board-related functions.
Board.h	This file describes the hardware addresses and data structures for the board.
Bug.h	This file is intended to provide standard constants and data structures common to all files independent of processor, compiler, and board model.
Proc.c	This file contains processor-specific functions for interrupt support and exception-handling support.
Proc.h	The interrupt wrapper is a relocatable assembly language module that is allocated on the stack. The interrupt table vector location is initialized to point to the wrapper and the wrapper is initialized to point to the interrupt handler. This level of indirection will reduce the necessity for assembly code.
ProcAsm.s	This file contains assembly language functions used by the board, monitor, and processor functions to perform processor-specific functions.
RTC.c	The function in this file provides low-level real-time clock support for the monitor.
SCC.c	The function in this file provides low-level I/O necessary to read, write, and configure the Z85C30 serial controller
Timer.c	This file contains example functions for initializing the CIO counter timers.
VME.c	This file contains the functions necessary to initialize the VMEbus as well as examples for performing several basic VME functions.

Jun 28 1991 11:25:	15	Board.c	Page 1		Jun 28 1991	11:25:15
/*****	*****	****	****		*	NV device strue
* Copyright (c) 199 * All Rights Reserv *	0 Heurikon Corpo ed	pration			*	The function Control initialization
* THIS IS UNPUBLISH * The copyr * actual or	ED PROPRIETARY S ight notice above intended public	OURCE CODE OF HEURIKO e does not evidence a ation of such source	N CORPORATION. ny code.	с	*	are specified h includes the so processor cach
* Heurikon hereby g * this software and * this permission p * appears in all co	rants you permis its documentati rovided that the pies and that bo	sion to copy and modi on. Heurikon grants above copyright not oth the copyright not	fy ce ce and		*	NVDisplay or N be fully confid The ConfigCach
<pre>* this permission n * addition, Heuriko * prominently mark * made to this soft * Heurikon Corporat</pre>	otice appear in n grants this pe as not part of t ware or document ion not be used	supporting documentat ermission provided that he original any modif ation, and that the r in advertising or pub	ion. In it you ications ame of licity		* * * * *	caches to eith NV device conf
 * pertaining to dis * without specific, 	tribution of the written prior p	e software or the docu permission.	mentation		InitBoard()	
<pre>* Heurikon Corporat * representations r * of, the software * accuracy, reliabi * on the software, * risk. * * MODIFICATIONS:</pre>	ion does not war egarding the use and documentatic lity, currentnes documentation ar	rant, guarantee or ma of, or the results of on in terms of correct s, or otherwise; and d results solely at y	ke any f the use ness, you rely our own		{ Delay(10) ConfigSei ConfigVme InitCio() InitScsi InitTrace return Ti }	; :Devs(); /* In :Bus(); /* In ; (); :(); RUE;
* ****/					ConfigBoard()	1
<pre>#include "Bug.h" #include "Board.h" #include "NvMonDefs. /************************************</pre>	h" *********************** e is the catchal s. Defined in th	**************************************	**************************************		{ Delay(20) ConfigSe: ConfigVme ConfigCa: return Ti }	; /* A. :Devs(); /* I: :Bus(); /* I: :Bus(); /* I: :Des(); :RUE;
***/						0
extern NV_HkDefined extern NV_MonDefs char BoardModel[] =	HKFields; NvMonDefs; "V3D";				{ register	NV_MonDefPtr Conf
/*************************************	**************************************	**************************************	*****		if (Data) EnbDa } else { DisDa	<pre>:acheEnble(Conf)) itaCache(); ataCache();</pre>
* SYNOPSIS: Init: * Conf	Board()				} if (Inst(Enblu	CacheEnble(Conf))
* Conf. * Conf.	igCaches()				} else { DisIn	istCache();
* * DESCRIPTION: Thes * inte * of t * to d	e functions prov rfaces at variou hese functions u etermine how to	ide configuration of s points in the monit se the NV memory conf configure an interfac	the boards or. All iguration e so it is		return TF }	UE;
* nece: * valie	ssary that the N d data before an	V memory data structu y of these functions	res contain are called.		/*************************************	**************************************
* The * set of	InitBoard functi	on initializes the mi he default state defi	nimum ned by the		* synopsis:	PrStatus()

un 28 1991 11	:25:15	B	oard.c	;		Page	2
*	NV device the serial	structures. ' port, the C	The hardw IO, and t	are initi he tracin	alized is g mechanism.		
* * * *	The functi initializa are specif includes t processor After chan	on ConfigBoa: tion of all f ied by the N he serial po caches. ging the NV n	rd does a the hardw V memory rts, VME memory co	complete are inter configura interface nfigurati	faces which tion. This , and on using the		
* * *	NVDisplay be fully c	or NVSet fun onfigured by	ctions th calling	e board c this func	an tion.		
* * *	The Config caches to NV device	Caches funct either the or configuration	ion initi n or off n.	alizes th state as	e processor defined by t	he	
* ***/							
InitBoard()							
ConfigSerDev ConfigSerDev ConfigVmeBus InitCio(); InitScsi(); InitTrace();	vs(); s();	/* Initializ /* Initializ	e serial e VMEBus	to defaul to defaul	t state. t state.	*/ */	
}							
ConfigBoard() { Delay(20); ConfigSerDev	/s();	/* Allow all /* Initialize	characte serial	rs to be to NV spe	printed cified state	*/	
ConfigVmeBus ConfigScsi() ConfigCaches return TRUE; }	s () ; ; s () ;	/* Initializo	e VMEbus	to NV spe	cified state	*. */	
ConfigCaches()							
register NV	MonDefPtr	Conf = &NvMo	nDefs;				
if (DataCach EnbDataC } else { DisDataC	ache(); Cache();	f)) {	• . • .				
} if (InstCack EnbInstC } else { DisInstC	neEnble(Con Cache(); Cache();	f)) {					
} return TRUE;	;						
	•	• •					
* DOCSEC:	********** Misc 1	**************************************	******	*****	******	****	
* * SYNOPSIS:	PrStatus()						

un 28 1991 11	:25:15	Board.c	Page 3	Jun 28 1991 11	:25:15	Board.c	Page 4
* * * * * * * * * * * * * * * * * * *	SetLedDisplay (Va) unsigned long Va) unsigned char *Me unsigned char *Me Delay (HundSec) int HundSec; This is a collect functions. The PrStatus func information about this function det as a system cont	ue) ue; mTop() mBase() ion of miscellaneous boar tion should print useful the board configuration. emmines if the board is c roller and determines if a	d support Currently onfigured corebus	<pre>{ *LED1 = (-Va *LED2 = (-Va *LED3 = (-Va *LED4 = (-Va return TRUE; } unsigned char *N { return((unsi } extern unsigned</pre>	<pre>alue); alue >> 1); alue >> 2); alue >> 3); ; MemTop() igned char *) (] long end[];</pre>	RAM_BASE + HKFields.Hardward	e.DRAMSize - 4));
* * * * * * * * * * * * * * * * * * *	module is present The SetLedDisplay four bits of the The functions Men determine the add in free memory. The NV memory configu determined by the which indicates the The Delay function delay for timing, widely on whethey As a crude delay delay in increment by the HundSec an	and what type of module of function presents the lo argument Value on the use Top and MemBase are used tress of the last and firs the size of DRAM is determ moration. The base of free compiler-created variabl the end of the monitors bs on is intended to provide It isn't very accurate a the caches are enabled o generator this function c ts of 1/100 of a second a rgument.	is attached. wer r LEDs. to t long word ined by the memory is e End s section. a fixed nd depends r disabled. an be used to s specified	<pre>unsigned char *N { return((uns: } fdefine HUND_SEG Delay(HundSec) int HundSec; { volatile int for(i=HundSe return TRUE; } /***********************************</pre>	MemBase() igned char *) en C_DELAY 2000 t i; ec * HUND_SEC_DN ;	nd); ELAY; i; i);	*****
PrStatus() { unsigned lor xprintf("\n\ if (IsSyster xprintf } else { xprintf } if (IsModPre ModIDGet } else { xprintf } } PrStatus() { xprintf("Prf return TRUE; } SetLedDisplay(Va	<pre>ng Temp; /ME System control nController()) { ("On\n"); ("Off\n"); esent()) { :(FALSE); ("No module found' Status(): not imp] status);</pre>	<pre>.ler -> "); n"); emented\n");</pre>		* DOCSEC: * SYNOPSIS: * * * * * * * * * * * * *	IntrErr 1 V: IntrErr (AccAdd unsigned long i unsigned long i char Vector; SetUnExpIntFund unsigned long i When an unexper remove the err parses the intr associated with accordingly and Because the intr may continually necessary to a the monitor lef RestartMon, whi into the line of If desired a pu function and ti all unexpected handler specifi	3F Board r, Addr, Vector) AccAddr; Addr; ct (Funct) Funct; cted interrupt is received i or condition before returnin is called from the function errupt record for the addre: th the interrupt. The device d the monitor is resumed. terrupt condition may be a j y generate exceptions it is bort the program and return vel. This is done by calling ich causes the processor to editor. rogram can call the SetUnEx; hen attach their own interri interrupts. This function a ied by Funct to the unexpect	it is necessary to ng to the monitor. UnExpIntr which ss and the vector is dealt with program that directly to g the function return DINTFunct apt handler to attaches the ied interrupt
Jun 28 1991 11:25:15 Board.c Page 5 source of the unexpected interrupt and remove the interrupt. * ***/ /* Generic resonse messages */ static char ExcErrStr[] = "\n\n^GUnexpected %s Exception at 0x%.8X (Acc at %x)\n"; static char DevIntStr[] = "\n\n^GUnexpected %s Interrupt at 0x%.8X\n"; static char UnkIntStr[] = "\n\n^GUnexpected Interrupt at 0x%.8X (%x) Vector 0x%x\n"; IntrErr(AccAddr, Addr, Vector) register long AccAddr, Vector; register char *Addr; switch(Vector) { case BUS ERROR: (xprintf(ExcErrStr, "Bus Error", Addr, AccAddr); break; case ADDRESS ERROR: { xprintf(ExcErrStr, "Address Error", Addr, AccAddr); break; case ILLEGAL INSTR: { xprintf(ExcErrStr,"Illegal Instruction", Addr, AccAddr); break; case ZERO DIVIDE: { xprintf(ExcErrStr, "Zero Divide", Addr, AccAddr); break; case PRIV VIOLATION: { xprintf(ExcErrStr,"Priv. Violation", Addr, AccAddr); break; case TRACE FAULT: { xprintf(ExcErrStr, "Trace fault", Addr, AccAddr); break; case EMULATOR 1010: { xprintf(ExcErrStr, "Emul 1010", Addr, AccAddr); break; case EMULATOR 1111: { xprintf(ExcErrStr,"Emul 1111", Addr, AccAddr); break; case SPURIOUS INTR: { xprintf(ExcErrStr, "Spurious Interrupt", Addr, AccAddr); break; case PARITY ERROR: { xprintf(ExcErrStr, "Parity Error", Addr, AccAddr); break; case VSB VECTOR: { xprintf(DevIntStr, "VSB", Addr); break; case SCSI VECTOR: { ConfigScsi(); xprintf(DevIntStr, "SCSI", Addr); break; case CIO VECTOR: { ConfIgCio(); xprintf(DevIntStr, "CIO", Addr);

Jun 28 1991 11:25:15 Board.c Page 6 break; case SCC AB VECTOR: case SCC CD VECTOR: { ConfIqSerDevs(); xprintf(DevIntStr, "SCC", Addr); break; default: { xprintf(UnkIntStr, Addr, AccAddr, Vector); break; DumpRegs(); RestartMon(); /* Restart Monitor.*/ * NotSupported; For those commands not supported. ***/ NotSupported() xprintf ("\nThis function is unsupported\n"); 3

Jun 28 1991 11:27:34 Board.h	Page 1	Jun 28 1991 11:27:34	Board.h	· · · · · ·	Page
/**************************************	****	#define CIO_VECTOR Ox	90		
* Copyright (c) 1990 Heurikon Corporation * All Rights Reserved		#define SCC_CD_VECTOR 0x	2A0 2B0		
 THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF HEURIKON CORPO The copyright notice above does not evidence any actual or intended publication of such source code. 	RATION	/*************************************	*****	*****	****
* Heurikon hereby grants you permission to copy and modify * this software and its documentation. Heurikon grants		#define RAM_BASE 0x0	300000		
 * this permission provided that the above copyright notice * appears in all copies and that both the copyright notice and * this permission notice appear in supporting documentation. * addition. Heurikon grants this permission provided that you 	'n	/*************************************	the 285C36 CIO Counter Ti	**************************************	orts
<pre>* prominently mark as not part of the original any modification * made to this software or documentation, and that the name of</pre>	S	#define CIOPORT 0x0	02D00001		
 * Heurikon Corporation not be used in advertising or publicity * pertaining to distribution of the software or the documentati * without specific, written prior permission. * Heurikon Corporation does not warrant, guarantee or make any 	on	#define CIO_AData((vol#define CIO_BData((vol#define CIO_CData((vol#define CIO_CTRL((vol	<pre>latile unsigned char *) (latile unsigned char *) (</pre>	CIOPORT + 0x04)) CIOPORT + 0x02)) CIOPORT + 0x00)) CIOPORT + 0x06))	
 representations regarding the use of, or the results of the use of, the software and documentation in terms of correctness, accuracy, reliability, currentness, or otherwise; and you rel on the software, documentation and results solely at your own 	y .	/*************************************	**************************************	********************** D.	****
* * AUTHOR		<pre>#define SCC_REG_SPREAD 0x #define SCC_PORT_SPREAD 0x</pre>	x03/* Distance bex02/* Distance be	tween registers tween ports	*/ */
* MODIFICATIONS:		#define BaudToTimeConst(ba	aud) (((19660800 / (64 *	baud)) - 3) / 2)	
*****/ /******************************	**************************************	<pre>struct SCCPort { unsigned char Control; unsigned char Dummy[SC unsigned char Data;</pre>	/* Serial devi CC_REG_SPREAD];	ce structure	*/
<pre>* structures. included in this file are the definition *</pre>	is for:	};	/* Define port	addresses	*/
 285C36 CIO Counter Timer. 285C30 SCC Serial Controller, Ports A-B WD33C93 SCSI Controller. DS1216F Realtime clock. NMI Status Latch. 		<pre>#define SCC_PORTB ((stru #define SCC_PORTA ((stru #define SCC_PORTD ((stru #define SCC_PORTC ((stru #define SCC_PORTC ((stru</pre>	<pre>htt SCCPort *) 0x02F00001 htt SCCPort *) ((int) SCC htt SCCPort *) 0x02E00001 htt SCCPort *) ((int) SCC</pre>) PORTB + SCC_PORT_S FORTD + SCC_PORT_S	SPREAD)) SPREAD))
* 28C64 EEPROM * ***/		/*************************************	the WD33C93 Scsi interfac	**************************************	****
<pre>#define MON_REV_LEVEL "1.1" /* define monitor revision 1</pre>	.evel */	<pre>#define SCSI_ADDR 0x #define SCSI_ENABLE ((</pre>	(02300001 /* Base Ad (unsigned char *) 0x02B00	dress of SCSI schip 020)	o */
/* Interrupt Vector assignments for v3d (68030). ***/	*****	<pre>#define SCSI_RESET ((struct SCSIChip {</pre>	(unsigned char *) 0x02B00 /* Define	scsi structure	*/
define BUS ERROR 0x02		unsigned char SC AddrP unsigned char SC Dummy unsigned char SC Regis	Ptr; /[1];		
define ILLEGAL INSTR 0x04 define ZERO_DIVIDE 0x05		};	/* Define mac	ros to read and wri	lte */
define PRIV VIOLATION 0x08 define TRACE FAULT 0x09		#define SCSI ((struct SCSI	(Chip *) SCSI_ADDR)	Do no l	
/define EMULATOR 1010 UXUA /define EMULATOR_1111 0x0B /define SPURIOUS_INTR 0x18		<pre>#define SCWriteReg(Reg, Va</pre>	scsi->sc_AddrPtr = scsi->sc_Register	= Keg;\ = Val	
#define VSB VECTOR 0x19 #define SCSI VECTOR 0x1C #define PARITY ERROR 0x1F		<pre>#define SCReadReg(Reg, Val</pre>	<pre>l) SCSI->SC_AddrPtr = Val = SCSI->SC_Reg</pre>	Reg;\ ister	

Page 2

un 28 1991 11:27:34	Board.h	Page 3	Jun 28 1991 11:27:34	Boa	ard.h	Page 4	4
· · · · · · · · · · · · · · · · · · ·			unsigned char year;	/* 10 year	: year	*/	
******	****************	****	11	•			
* SCSI bus interface co	ntroller registers						
define SREG_OWNID	0x00						
define SREG_CTRL	0x01		* 17MP + Must Write thi	**************	**************	******	
define SREG TSECT	0x02		* VME: MUSC Write thi ***/	5			
define SREG THEAD	0x04						
define SREG_TCYLH	0x05		#define MBOX_BASE	((unsigned sh	ort *) 0x02C00000)		
define SREG_TCYLL	0x06		#define ENBL_DOG	((unsigned ch	ar *) 0x02B00030)		
define SREG_HH_LADR	0x07		#define VME TIMER	((unsigned ch	ar *) 0x02B00010)		
define SREG HM LADR	0+08		#define SYSPAIL	((unsigned ch	ar *) 0x02B0000E)		
define SREG LL LADR	0x04		define BUS LATCH	(unsigned lo	$n_{\rm cr} (*) = 0 \times 0$		
define SREG SECT	0x0B	1. A.	#define SLAVE ENABLE	((unsigned ch	ar *) 0x02B0000C)		
define SREG_HEAD	0x0C		-				
define SREG CYLH	0x0D		/*************	*****	*****	*****	
define SREG_CYLL	UXUE OxOF		* X2212 NVRAM: Defin	ition for the NV Me	mory Interface		
define SREG_TLUN							
define SREG_SYNT	0x11		#define NV BASE	0x02500000 /*	Base address of NV	memory *	1
define SREG HTCNT	0x12		#define NV SIZE	0x00000080 /*	Size in bytes of NV	memory */	1
define SREG_MTCNT	0x13		<pre>#define NV_PROTECTED</pre>	0x0000060 /*	Beginning of protec	ted NV memory */	1
define SREG_LTCNT	0x14		<pre>#define NV_MON_DEFS</pre>	0x0000028 /*	Beginning of monito	r NV defs. */	/
define SREG DEST ID	0x15		Adafta NI MAY NOD MOT	TES 10000 (*	Timit on the number		
Serine SREG SRC ID	0v17		define NV PACE SIZE	1 /*	Page size of 32 for	fast program *	1
iefine SREG CMD	0x18		#define NV SPACING	1 /*	Number of bytes bet	ween bytes */	1
efine SREG DATA	0x19					•	
			#define NV_STORE ((un	signed char *) 0x02	600000)		
define SREG_CDB1	0x03		<pre>#define NV_RECALL ((un</pre>	signed char *) 0x02	700000)		
define SREG CDB2	0×04						
define SREG_CDB4	0x06						
define SREG CDB5	0x07						
define SREG CDB6	0x08						
define SREG_CDB7	0x09						
define SREG_CDB8	0x0A						
define SREG CDB9							
define SREG CDB10	0x00	1. Sec. 1. Sec					
define SREG CDB12	0×0E						
define SCDMA ADDRESS	0x02400000 /* DMA Acknowledge address	*/					
· · · · · · · · · · · · · · · · · · ·							
* PTC + Data structures :	and addresses for the real time clock						
***/	and addresses for the real time clock						
define WATCHBASE	((volatile unsigned char *) 0x0000000)					
define WRO_WATCH	((volatile unsigned char *) (WATCHBASE	+ 2))					
define WRI WATCH	((volatile unsigned char *) (WATCHBASE (volatile unsigned char *) (WATCHBASE	+ 3))					
ACTING ND MATCH	((teractic ansigned onat / (watenbase						
truct rtc_data {	/* D7 D6 D5 D4 : D3 D2 D1 D0	*/					
unsigned char dotsec;	/* 0.1 sec : 0.01 sec	*/					
unsigned char sec;	/* 10 sec : seconds	*/					
unsigned char Min;	/* 10 min : minutes	*/					
unsigned char weekdav:	/* 0 0 0 1 : day	*/					
unsigned char date;	/* 10 date : date	*/					
unsigned char month;	/* 10 Month : month	*/					1
							-

un 27 1991 1	0:33:29	Board	dAsm.s	Page 1	Jun 27 1991
<pre># # This file c</pre>	ontains m	uch of the 68030-s	pecific data structu	ires and functions	# AtomicAcce #
<pre># necessary t # functions m # function ro</pre>	o configu ust be co	re the v3d properl nfigured as seen i	y. Many of the proce n this file for the	essor-specific v3d monitor to	
# IUNCLION IE	itabiy.				AtomicAccess:
#					
	file " text	BoardAsm.s"			
	even				#
	global	start_ip			# Powerup de
	global global	MonEntryPt			#
	global	end			
<pre># Pause 500 m # memory.</pre>	Sec for R	AM and then do 8 F	AS/CAS cycles to ini	itialize	
MonEntryPt:					
ColdStart:	mov.l mov.l	&Ux02B00040, %a0 &OxFFFFFFFF, %d0			
	mov.l	%d0, (%a0)	# Clear	LED's	IsPowerUp:
	mov.1	%d0, 0x10(%a0) %d0, 0x20(%a0)			
	mov.l	%d0, 0x30(%a0)			
start_ip:	mov.l	£0x000, %d0	# Counte	er	
	mov.1	x_{1nt} table, x_{a0} x_{0x010} , x_{d1}	# Any R/ # Loop (AM Address Count	
amInit:	mov.1	%d0, (%a0) %d1 RamInit			
	GDIA	our, Kaminic			
	mov.1 mov.1	&Oxeeeeeeee, %d0 ∫ table, %a0			
	mov.1	&end, %al			
ClearSysMem:	mov.l	d0, (a) +			
	cmp.l ble	%a0, %al ClearSysMem			pu_yes:
Set State.	mov	Feun stack \$a7	# New supervisory	stack	pu_exit:
		the state	t teltelden to st	·	
startMon:	jsr mov.l	<pre>vectinit ∫_table, %a0</pre>	<pre># Initialize Vector # Link in new table</pre>	r Tapie.	
	mov.l	%a0, %vbr	# Start program		
	rts	SCALCHONICOL	" ocare program.		
	global	_warm			SetNotPowerUp
warm:	jsr	VectInit	# Initialize Vector	r Table.	
	bra	SetState			#
					# SIACK DEFI
# RestartMon:	Reeboots	the line editor a	after reseting the st	ack pointer.	#
#	global	RestartMon			# DATA STRUC
Restart Mon •	mov 1	Leun stack &= 7	# Reset stack noint	er	
nescar choir:	jsr	LineEdit	# Start program.		l i i

Jun 27 1991 10:	33:29	BoardAsm.s	Page 2
<pre># AtomicAccess: #</pre>	Perfor	ms a RMW cycle on the address spe	cified.
" g	lobal	AtomicAccess	
AtomicAccess: m m t m	ovm.1 ov.1 as ovm.1 ts	£0x0700,-12(%a7) # save 1 4(%a7),%a0 # memory (%a0) -12(%sp),&0x0700	egs v address
# # Powerup detect # #	ion: T a	he following routines determine p llow the user to set the powerup	owerup conditions and magic number
s	et P	OWER_UP_MAGIC_NUMBER, 0x52364767	
t	ext ven		
g	lobal	IsPowerUp	
IsPowerUp: m m m	10v.1 10v.1 10v.1	%a6,-(%sp) %d1,-(%sp) %a1,-(%sp)	\$ Save %A6
m m m m	ov.1 10v.1 10v.1 10v.1	<pre>%sp,%a6 %int table + 0x7C,%a1 (%a1),%d1 %pu_yes,(%a1)</pre>	<pre># Save sp # parity vector location # Save old parity error # Load new vector</pre>
m C b	mov.l mp.l one	PwrUpLoc,%d0 f Get po %d0,&POWER_UP_MAGIC_NUMBER pu_yes	ower up magic # Is it right value # If so is power up
m d	nov.l ora	&0 ,%d0 pu_exit	<pre># return</pre>
pu_yes: m	ov.l	£1,%d0	# Yes is power up
pu_exit: m m m m m r r	nov.1 nov.1 nov.1 nov.1 nov.1 nov.1	%d1, (%a1) %a6,%sp (%sp)+,%a1 (%sp)+,%d1 (%sp)+,%a6	<pre># Restore old vector # Restore stack pointer # Restore registers</pre>
g	lobal	SetNotPowerUp	
SetNotPowerUp: m r	ov.l	& POWER_UP_MAGIC_NUMBER, PwrUpLoc	2
# # STACK DEFINITI # #	ONS: T 6 d	he following data definitions de: 8030. The interrupt, supervisory efined. Depending on the applicat efinitions may be increased or de	fine the stacks for the and user stacks are cion, the size of these acreased.
* DATA STRUCTURE * * * * * * *	S: S f c	pace for the interrupt, fault and ables are defined here. The size ixed quantity. Details of how the an be found in the 68030 manual. hese structures is performed by o	i system procedure of these tables is a se structures are used The initialization of other functions.

Jun 27 1991 10:	33:29	BoardAsm.s	Page 3
· · · · · · · · · · · · · · · · · · ·			······································
e	ven		
g	lobal int_table lobal sup_stack lobal PwrUpLoc		
1	comm int_table,	0x0400	
1	comm top_stack, comm sup_stack,	, 0x4000 , 0x40 0x04	
i	comm Reserved,	0x0C	
	· .		

Jun 26 1991 16:58:04	Bug.h	Page 1
/*****	******	****
* * Copyright (c) 1990 Heur: * All Rights Reserved	ikon Corporation	
* THIS IS UNPUBLISHED PRO The copyright no actual or intend *	PRIETARY SOURCE CODE OF HEURIKON otice above does not evidence and ded publication of such source of	N CORPORATION. Ny code.
 Heurikon hereby grants y this software and its dd this permission provided appears in all copies an this permission notice a addition, Heurikon grant prominently mark as not made to this software on Heurikon Corporation not pertaining to distribut: without specific, writted 	you permission to copy and modified ocumentation. Heurikon grants d that the above copyright notic appear in supporting documentating ts this permission provided that part of the original any modified documentation, and that the nation to used in advertising or public ion of the software or the document en prior permission.	Ey ce and lon. In cyou ccations ame of licity mentation
 Heurikon Corporation doe representations regardin of, the software and doe accuracy, reliability, c on the software, document risk. 	es not warrant, guarantee or maing the use of, or the results of cumentation in terms of correct currentness, or otherwise; and ntation and results solely at yo	ce any f the use ness, you rely pur own
* AUTHOR * RSS *		
<pre>* MODIFICATIONS: * *****/</pre>		
 /*************************************	is intended to provide standard ctures common to all files indep compiler and board model.	constants and bendent of
/*************************************	ts for TRUE, FALSE, NULL and ER	**************************************
<pre>#define NULL 0 #define TRUE 1 #define FALSE 0 #define ERROR -1</pre>		
<pre>#define FAILED 0 #define PASSED 1</pre>		
 <pre>#define READ 0 #define WRITE 1 #define READ PROBE 2 #define WRITE_PROBE 3</pre>		
/*************************************	ts for BYTE, WORD, and LONG.	*****
<pre>#define BYTE 1 #define WORD 2 #define LONG 4</pre>		

Jun 26 1991	16:58:04	Bug.h	Page 2
/************** * Defin ***/	e the constants fo	Dr DECIMAL, HEX, UPPER and	**************************************
<pre>#define DECIM #define HEX #define UPPER #define LOWER #define ALPHA</pre>	AL 0x8 0x4 0x2 0x1 0x3		
/************** * MAXLN ***/	**************************************	limit of the command line	**************************************
#define MAXLN	80		
/************* * Chara ***/	**************************************	******	****
<pre>#define EOF #define DEL #define ESC #define BS #define BS #define CR #define LF #define TAB</pre>	0 0x7F 0x1B ',b' ',r' ',r' ',t'		
/**************** * Argum ***/ #define MAXAR	**************************************	**************************************	****
struct args { char char };	argcount; *argv[MAXARGS];		
/*************************************	**************************************	**************************************	****
<pre>struct tm { unsigned unsigned unsigned unsigned unsigned unsigned unsigned unsigned unsigned };</pre>	<pre>long tm_fsec; long tm sec; long tm min; long tm hour; long tm mour; long tm mon; long tm year; long tm wday;</pre>	<pre>/* fractions of seconds /* seconds (0 - 59) */ /* minutes (0 - 59) */ /* hours (0 - 23) */ /* day of month (1 - 31) /* month of year (0 - 11 /* Year - 1900 */ /* day of week (sunday =</pre>	(0 - 99) */ */) */
typedef struc	t tm tm;		

Jun 27 1991 10:33:49 CIO.c	Page 1	Jun 27 1991 10:33:	49	CIO.c		Page 2
/******	****	***/				
 * Copyright (c) 1990 Heurikon Corporation * All Rights Reserved 		InitCio()				
 THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF HEURIKG The copyright notice above does not evidence a actual or intended publication of such source Heurikon hereby grants you permission to copy and moditions this software and its documentation. Heurikon grants this permission provided that the above copyright notitiappears in all copies and that both the copyright notifies and this permission notice appear in supporting documentait addition, Heurikon grants this permission provided that the original any modifies and to this software or documentation, and that the interview of the original any modifies and the software or the doce without specific, written prior permission. Heurikon Corporation does not warrant, guarantee or material or the software, documentation in terms of correct accuracy, reliability, currentness, or otherwise; and on the software, documentation and results solely at y risk. MODIFICATIONS: 	on CORPORATION. any code. ify ice ice and tion. In at you fications name of blicity umentation ake any of the use tness, you rely your own	<pre>volatile unsigned p = CIO_CTRL; c = *p; *p = 0x00; c = *p; *p = 0x00; *p = 0x01; *p = 0x00; *p = 0x00; /************************************</pre>	<pre>d char *p, c; /* make sui /* master : /* (must be /* reset b: /* reset b: ************************************</pre>	<pre>re we're waiting f int ctl reg ptr e a good reason to it on, off ***********************************</pre>	or a reg ptr */ do it again) */ */ */ ***************************	sets e ports
* * * * * * * * * * * * * * * * * * *	****	0x23, 0xff 0x24, 0x10 0x25, 0x10 0x26, 0x00 0x27, 0x10 0x02, CIO 0x08, 0xc0	VECTOR,	<pre>* all bits inputs * ones catcher */ * pattern polarity * all levels */ * pattern mask, en * base interrupt v * set int enable,</pre>	<pre>*/ register */ able mailbox */ ector */ no int on err */</pre>	
<pre>clu.c: This file contains the functions necessary to configure the 285C36 Counter Timer / parallel the functions defined in this module are listed the function defined in the function of the function of the function the function defined are function of the function of th</pre>	<pre>read, write and port chip. ed below: rtTimer() dCioPortC() ************************************</pre>	0x28, 0x06 0x2a, 0x80 0x2b, 0x80 0x2c, 0x00 0x2d, 0x00 0x2e, 0x00 0x2f, 0x00 0x2f, 0x00 0x03, CI0 0x09, 0xc0 0x09, 0xcf	/ / / / / / / / / / / / / / / / / / /	* Port B Initializ * bit port, pri en * Don't invert inp * one input bit */ * normal input (no * bit interrupt on no transition */ * no interrupts */ * set interrupt ve * set int enable, * set int enable, * Set mode to auto	ation */ coded vector */ uts */ o ones catchers) * a one */ ctor */ no int on err */ no int on err */ rc IO initializat o reload */	-/ :ion */
<pre>* * * ConfigCio(): This is the default state of the CIO as * * to this state at reset. * * * * * * * * * * * * * * * * * * *</pre>	nd it should be set	0x1a, 0xff 0x1b, 0xff 0x04, CIO 0x08, 0x20	VECTOR,	 * High byte delay * Low byte delay c * Interrupt vector * Clear any port A 	constant */ onstant */ */ ints */	
<pre>* WriteCloPortA() * WriteCloPortB() * WriteCloPortC(): These are the routines used to write * the CIO. * //</pre>	e to ports A-C of	0x01, 0x84 0x00, 0x82 }; register int cnt volatile unsigne	<pre>, /* enable</pre>	ports A & B */ interrupts */		
/*************************************	**************************************	<pre>InitCio(); p = CI0_CTRL; for(cnt = 0; cnt *p = ciotabl</pre>	< sizeof(ciot e[cnt];	table); cnt++) {		

Jun 27 1991 10:33:49	CIO.c	Page 3	Jun 27 19	91 10:33:49
<pre>JUN 2/ 1991 1U:33:49 } /***********************************</pre>	tions provide the abilit ports. Ports A, B and C ve maps for the Extended spectively.	Y to write to the are used for the , Short and Standard	Jun 27 19 0 0 0 0 0 0 0 0 0 0 0 0 0	<pre>Heil 10:33:49 k(05, 0x00, k(06, 0xFF, k(07, 0x00, k(01, 0x40, k(02, 0xC6, k(08, 0xC6, k(08, 0xC6, k(08, 0xC6, ctHandler(CI0_VECTOR, CioInt ctks = 0; CTRL = 0x04; CTRL = CI0_VECTOR; nt = 0; cnt < sizeof(ctitabl CIO_CTRL = ctitable[cnt]; kInts(); ***********************************</pre>
/*************************************	is intended to provide the CIO counter timers. the interrupt handler is s started. In this examp incremented for every i printed every second. Th calling ConfigCio() and handler.	an example of how Here the CIO is attached, and then le the location nterrupt received is function is disconnecting	*CIO_ Statu *CIO_ if (7 P } *CIO_ }	<pre>CTRL = 0x0A; s = *CIO CTRL; CTRL = 0x0A; NumTicks++ % 157) == 0) { utC('.'); CTRL = 0x24;</pre>
volatile int NumTicks;				
<pre>StartTimer() { register int cnt; register int CioIntr(); static unsigned char ctitab: 0x00, 0x82, 0x1E, 0x80, 0x1A, 0x82, 0x1B, 0x0C, 0x20, 0x1D, 0x80, 0x1B, 0x50, 0x19, 0x0B, 0x20, } }</pre>	<pre>le[] = {</pre>	r interrupt VIS */ ntinuous */ unt (1/60th sec) */ IUS for channel 3 */ ntinuous */ unt (1/97th sec) */ IUS for channel 2 */		
0x1C, 0x80, 0x16, 0x31, 0x17, 0x0A, 0x20,	/* Channel 1 Co 0xC3, /* Channel 1 Co /* Clear IP and	ntinuous */ unt (1/157th sec) */ IUS for channel 1 */		

CIO.c Page 4 /* Set up port 3 */ /* Enable counters 1, 2, and 3 */
/* Enable Interrupts, start count */ n", &NumTicks); r); e); cnt++) handler for the counter timer. the interrupt in the device and upt in the processor. atus;

un 26 1991 16	:58:24	Proc.c	Page 1	Jun 26 1991	16:58:24	Proc.c	Page
/*************************************	****	******	*****	*	then calls th error and res	e IntrErr function, which displ tarts the monitor.	ays the
* Copyright (c) * All Rights Re * THIS IS UNPUE * THIS IS UNPUE * The c * actua * Heurikon here	1990 Heurikon served BLISHED PROPRIETA copyright notice al or intended put by grants you po	Corporation ARY SOURCE CODE OF HEURIKON above does not evidence ar ublication of such source of ermission to copy and modif	N CORPORATION. Ny Pode.	* * * * * * * * * * * * * * *	The function Vector to the interrupt tab modification interrupt tab The function	VectToVectAddr converts the arg vector address contained in th le associated with the vector. of vectors without knowing wher le is located in memory. ConnectHandler allocates an int	ument ne This allows te the terrupt
<pre>* this software * this permiss: * appears in al * this permiss: * addition, Hee * addition, Hee * made to this * Heurikon Corp * pertaining tc * without spec: * without spec:</pre>	and its docume: on provided that l copies and that on notice appea. Trikon grants that ark as not part software or doc oration not be o distribution o fic, written pr	ntation. Heurikon grants t the above copyright notic at both the copyright notic r in supporting documentati is permission provided that of the original any modifi umentation, and that the na used in advertising or publ f the software or the docum ior permission.	ce ce and con. In you cations ame of licity mentation	* * * * * * * * *	wrapper, link initializes t argument Vect connected and address of th The Interrupt module that c the interrupt using assembl The function	s the wrapper into the interrup he wrapper to call the Handler or indicates the vector number the argument Handler should be e function that will handle the Wrapper is a relocatable assee an be placed in free memory and table. This allows the program y language programming for inte	t table and then address. The to be the interrupts. why language linked into mer to avoid errupts.
<pre>* Heurikon Corp * representation * of, the softward * accuracy, representation * on the softward * risk.</pre>	poration does no ons regarding the are and document iability, current are, documentation	t warrant, guarantee or make ouse of, or the results of tation in terms of correct ntness, or otherwise; and y on and results solely at yo	te any E the use less, you rely our own	* * * * *	table entry a interrupt han the interrupt Because both use the Mallo for memory ma	sociated with Vector to use the dler and then de-allocates the wrapper allocated by ConnectHa ConnectHandler and DisConnectHa c and Free facilities it is nec nagement to be initialized.	ne unexpected memory used for andler. andler cessary
* AUTHOR * RSS * MODIFICATION: * *****/ #include "Bug.h' #include "Proc.h	5:			* * * * * *	The function locations tha or bus error. was accessed error. The ar read (0) or a SizeFlag indi word access (The argument	Probe should be used to access t may or may not result in a wa This function returns TRUE if and FALSE if the access result gument DirFlag indicates whether write (1) should be attempted, cates whether a byte access (1) 2) or a long access (4) should Address indicates the address t	memory atchdog timeout the location ed in a bus er a . The argument , a be attempted. to be
/*************************************	**************************************	**************************************	****	* * * SEE ALSO:	accessed and where the rea	the argument Data is a pointer d or write data is.	to
* * SYNOPSIS: *	VectInit()			******/ extern unsigne	ed long int tabl	e[]: /* Address of interrupt	table */
*	unsigned long ** unsigned long V	VecToVecAddr(Vector) ector;		unsigned long unsigned long	*VecToVecAddr(V Vector;	ector)	
* ★ *	unsigned long V int (*Handler)(ector;);		return((un: }	signed long *) (<pre>int_table + Vector));</pre>	
* *	DisConnectHandle unsigned long Ve	er (Vector) ector;		VectInit()	,		
* * *	Probe(DirFlag, s char DirFlag, S unsigned long A unsigned long D	SizeFlag, Address, Data) izeFlag; ddress; ata;		int i, UnExp unsigned lor VectPtr = in for (i = 0	pIntr(); ng *VectPtr; nt_table;		
* DESCRIPTION: *	These functions which provide in	are the 68030 processor sp nterrupt and exception hand	pecific functions lling support.	*VectPtr+- }	+ = (unsigned lo	ng) UnExpIntr;	
	The function Vector table to reference assures that the are received. The of the processo	ctInit initializes the enti- nce the unexpected interrup e board will not hang when he unexpected interrupt har r at the point the interru	re interrupt ot handler. This unexpected interrupts odler saves the state t was detected and	<pre>struct IntWrag 0x48e7ffff, (0x0000090, (0x00422f00 (0x00400(0x00422f00 (0x00400(0x0040(0x00400(0x0040(0x004</pre>	<pre>pper IntCode = { x302f0046, 0x02 x026ffeff, 0x00 x2f014eb9.</pre>	40f000, 0x0c40b000, 0x66000010, 4a302f, 0x0046e488, 0x02800000,	0x2f7c0000, 0x00ff222f,

Jun 26 1991 16:58:24	Proc.c	Page 3
0x00000000, 0x508f4cdf, 0xffff4e73, 0x00000000, 0x00000000, 0x000	00000	
ConnectHandler(Vector, Handler unsigned long Vector; int Handler();)	
unsigned long *CodePtr, *M struct IntWrapper *Wrapper int i, UnExpIntr(); unsigned long *VectPtr, *V unsigned char *Malloc();	lemPtr; ; ecToVecAddr();	
<pre>VectPtr = VecToVecAddr(Vec FlushCache();</pre>	tor);	
<pre>if (*VectPtr != (unsigned Wrapper = (struct IntWr Wrapper->CallAddr = (un return; }</pre>	long) UnExpIntr) { apper *) *VectPtr; signed long) Handler;	
MemPtr = (unsigned long *) CodePtr = (unsigned long * Wrapper = (struct IntWrapp	Malloc(sizeof(struct IntWra) &IntCode er *) MemPtr;	apper));
<pre>for (i = 0; i < (sizeof(st *MemPtr++ = *CodePtr++;</pre>	ruct IntWrapper) / sizeof(u	nsigned long)); i++) {
Wrapper->CallAddr = (unsig	ned long) Handler;	
<pre>*VectPtr = (unsigned long) FlushCache(); }</pre>	Wrapper;	
DisConnectHandler(Vector) unsigned long Vector; {		
<pre>unsigned long OldWrapper, int UnExpIntr();</pre>	*VecToVecAddr();	
OldWrapper = *VecToVecAddr Free(OldWrapper); *VecToVecAddr(Vector) = (u	(Vector); nsigned long) UnExpIntr;	
unsigned long BusError;		
Probe(DirFlag, SizeFlag, Addre char DirFlag, SizeFlag; unsigned long Address; unsigned long Data;	ss, Data)	
<pre>int Cnt, buserr(); unsigned long *VectPtr, *V unsigned long OldVector;</pre>	/ecToVecAddr();	
BusError = FALSE; VectPtr = VectOvecAddr(2); OldVector = *VectPtr; *VectPtr = (unsigned long) switch (DirFlag & OxDF) { case 'R': {	buserr;	

```
Proc.c
Jun 26 1991 16:58:24
                                                                        Page 4
             switch (SizeFlag & OxDF) {
                 case 'B': {
                     if (!sav env()) {
                         *(unsigned char *) Data = *(unsigned char *) Address;
                     } else {
                         BusError = TRUE;
                     break;
                 }
                 case 'W': {
                     if (!sav env()) {
                         *(unsigned short *) Data = *(unsigned short *) Address;
                     } else {
                         BusError = TRUE;
                     ۱
                     break;
                 }
                 case 'L': {
                     if (!sav_env()) (
                         *(unsigned long *) Data = *(unsigned long *) Address;
                     } else {
                         BusError = TRUE;
                     1
                     break;
                 3
                 default: {
                     xprintf("error: argument 2 must be -b, -w or -l\n");
                 ł
             ۱.
             break;
        case 'W': {
    switch (SizeFlag & OxDF) {
                 case 'B': {
                     if (!sav env()) {
                         *(unsigned char *) Address = *(unsigned char *) Data;
                     } else {
                         BusError = TRUE;
                     1
                     break;
                 ł
                 case 'W': 1
                     if (!sav env()) (
                         *(unsigned short *) Address = *(unsigned short *) Data;
                     } else {
                         BusError = TRUE;
                     3
                     break;
                 ł
                 case 'L': {
                     if (!sav_env()) {
                         *(unsigned long *) Address = *(unsigned long *) Data;
                     } else {
                         BusError = TRUE;
                     break;
                 default: {
                     xprintf("error: argument 2 must be -b, -w or -l\n");
                 ł
             break;
         default: {
             xprintf("error: argument 1 must be -r or -w\n");
         3
```

un 26 1991 16:58:24	Proc.c P	age 5
}		-
Cnt = 0;		
*VectPtr = (unsigned long)	OldVector;	
while(BusError == FALSE) {	/* This is strange but it is	*/
if(Cnt++ > 100)	<pre>/* necessary to allow the</pre>	*/
return(TRUE):	/* processor to sync up to	*/
1	/* handler. Because things may	*/
return (FALSE) :	/* not happen sequentially anymore	*/
recurn (rmbbb) y	/* a simple if would execute while	*/
1	/* a bug arran une taking place	*/

	5:58:53	Proc	Asm.s	Page 1
*****	*****	*****	*****	****
* Copyright (c) * All Rights Re) 1990 Heu eserved	rikon Corporatio	n	
* THIS IS UNPUE * The c * actua	BLISHED PR copyright i al or inte	OPRIETARY SOURCE notice above doe nded publication	CODE OF HEURIKON s not evidence any of such source co	CORPORATION.
 * Heurikon here * this software * this permissi * appears in al * this permissi * addition, Hei * prominently r * made to this * Heurikon Corr * pertaining to 	eby grants ≥ and its (ion provide ll copies a: ion notice urikon gran mark as no software (poration (o distribu) ific, writ	you permission documentation. ed that the abow and that both th appear in suppo nts this permiss t part of the or or documentation ot be used in ad tion of the soft ten prior permis	to copy and modify Heurikon grants e copyright notice rting documentatic ion provided that iginal any modific , and that the nar vertising or publi ware or the docume sion.	y and on. In you cations me of icity entation
 Heurikon Corr representation of, the softward accuracy, rel on the softward on the softward 	coration d ons regard ware and d liability, are, docum	oes not warrant, ing the use of, ocumentation in currentness, or entation and res	guarantee or make or the results of terms of correctne otherwise; and you ults solely at you	e any the use ess, ou rely ur own
* risk. *				
* MODIFICATION:	S:			
* * * * * * /				
·	text			
	even			
**************************************	********** Interrupt	****************** s 1 MC68030	**************************************	*****
* * SYNOPSIS: *	UnMaskInt MaskInts(s())	. –	
* DESCRIPTION: * * * *	The funct to enable function in the pr to interr The funct in the pr interrupt	ions UnMaskInts and disable int UnMaskInts sets ocessor status r upt the processo ion MaskInts set ocessor status r s except the non	and MaskInts are of errupts at the pro- the interrupt leve egister to 0 allow r. s the interrupt le egister to 7 disab -maskable level 7	used ocessor. The el bits wing all levels evel bits bling all interrupt.
* SEE ALSO: *******/				
	global	UnMaskInts, Mas	kInts	
		OWPOPP Any	# Clear inter	rrupt levels
nMaskInts:	and.w rts	«VALOLL'ST	# Go home	-

Jun 26 1991 10	6:58:53	ProcA	sm.s	Page 2
/**********	******	******	*****	*****
* DOCSEC:	Cache 1	MC68030 Proces	sor	
* SYNOPSIS: * * * *	FlushCac EnbInstC DisInstC EnbDataC DisDataC	he() ache() ache() ache() ache()		
* DESCRIPTION: * * *	These fu the inst The Flus instruct	nctions are used to ruction and data ca hCache function flu ion and data caches	o enable, dis aches. Ishes both th 3.	able and flush e
* * *	The func enable t turning	tions EnbInstCache he instruction and on the enables is t	and EnbDataC data caches the CACR regi	ache respective by ster.
* * *	The func disable turning a cache	tions DisInstCache the instruction and off the enables in is disabled it is f	and DisDataC data caches the CACR reg lushed.	ache respective by ister. Before
* SEE ALSO: ******/				
	global global global global global	FlushCache EnbInstCache DisInstCache EnbDataCache DisDataCache		
FlushCache:	mov or.1 bra	%cacr, %d0 &0x00000808,%d0 ByeBye	# cacr ≖	(CD CI);
EnbInstCache:	mov or.l bra	%cacr, %d0 ∉0x00000019,%d0 ByeBye	∉ cacr =	(IBE CI EI);
DisInstCache:	mov and.l bra	<pre>%cacr, %d0 &0xFFFFFFE6,%d0 ByeBye</pre>	# cacr &=	~(IBE CI EI);
EnbDataCache:	mov or.1 bra	%cacr, %d0 ≨0x00001900,%d0 ByeBye	# cacr =	(DBE CD ED);
DisDataCache:	mov and.l	<pre>%cacr, %d0 &0xFFFFE6FF,%d0</pre>	# cacr & =	~(DBE CD ED);
ВуеВуе:	mov rts	%d0, %cacr		
/*************************************	********* UnExpInt	r 1 MC68030 Pi	**************************************	*****
* SYNOPSIS:	UnExpInt	r()		
* DESCRIPTION: * * * *	This is interrup initiali likely t an appli	the bad vector rout ts. If all unused e zed to reference th hat an errant progr cation.	tine for cato entries in th his function cam can crash	hing unexpected e vector table are then it is not the monitor or
*	When an	unexpected interrup	ot occurs thi	s function dumps

un 26 1991 1	6:58:53	ProcAsi	m.s Page	e 3	Jun 26 199	1 16:58:53	Proc	Asm.s	Page	94
* * * *	the state register the funct exception the comma	e of the processor re data structure. Afte ion IntrErr is calle a error message and t ind line editor is re	gisters to a processor r the registers have been save d, which prints the he register dump before -entered.	ed	* * * SEE ALSO: ******/	be long	g word aligned add	resses.		· · · · · · · · · · · · · · · · · · ·
* * SEE ALSO:						global	FastFillMem			
******/	global global	UnExpIntr ProcRegs	# Imported from DumpRegs		FastFillMem	movm.l mov.l mov.l mov.l	60xFFFF,-(%sp) 0x44(%sp),%d0 0x48(%sp),%a1 0x4C(%sp),%a0	<pre># Save registers # Get 'FillValue' # Get 'Base' off # Get 'Top' off s</pre>	off stack stack tack	
JnExpIntr:	movm.l mov.w lsr.l and.l mov.l mov.l mov.l mov.l mov.l	<pre>&0xffff, ProcRegs &0xffff,-(%sp) 70(%sp),%d0 &2,%d0 &0x00ff,%d0 66(%sp),%d1 80(%sp),%d2 %d0,-(%sp) %d1,-(%sp) %d2,-(%sp) &22,-(%sp)</pre>	<pre># Dump Standard Registers # save up state # get vector off of stack # divide by 4 to get vec # # get rid of non-vector bits # Get address of exception # Get access address # store vector result in var: # save PC # save Access Addr # Pointer into control reg</pre>	iable		mov.l mov.l mov.l mov.l mov.l mov.l sub.l sub.l	<pre>%d0, %d1 %d0, %d2 %d0, %d3 %d0, %a3 %d0, %a4 %d0, %a5 %d0, %a6 %a0, %d6 %a1,%d6 &5,%d6 &1,%d6 &1,%d6</pre>	<pre># Copy FillValue # registers. # Copy Top # Count = (Top - # Count = Count - #</pre>	Base) 32; 1:	
	mov.l mov.l mov.l mov.l mov.l	<pre>%d1, 0x40(%a0) %sr, 0x64(%a0) 0x3C(%a0), 0x58(%a0 %sfc, %d1 %d1, 0x44(%a0)</pre>	<pre># Save off PC of exception # Save off PC of exception # Save SSP = a7 # Save SFC</pre>		FillLoop:	movm.l dbra	&0xF01E,-(%a0) %d6, FillLoop	<pre># Move 8 register # Branch till don</pre>	s at a time. e	
	mov.l mov.l mov.l	%dfc, %d1 %d1, 0x48(%a0) %vbr, %d1	# Save DFC		CleanUp:	mov.1 cmp.1 blt	%d0,-(% a0) %a1,%a0 CleanUp			
	mov.1 mov.1 mov.1	%d1, 0x4C(%a0) %cacr, %d1 %d1, 0x50(%a0)	# Save VBR # Save CACR			movm.l rts	(%sp)+,&OxFFFF			
	mov.l mov.l	%d1, 0x54(%a0) %isp, %d1	# Save CAAR		#********* # sav_env	(env)	******	******	*****	
	mov.1 mov.1 mov.1	%msp, %d1 %d1, 0x60(%a0)	\$ Save MSP		f res_env	(env, ret	val)			
	jsr jsr	IntrErr start_ip	# print error message ≸ print error message		<pre># jmp_bus # int ret # Recoves #</pre>	t *env; tval; from antic	cipated bus error			
**************************************	*********** FastFillM	1*************************************	**************************************			even				
* * SYNOPSIS: *	FastFillM unsigned	Mem(Value, StartAddre long Value;	ss, EndAddress)			global global En	sav_env, res_env, nvBuffer	buserr		
* * DESCRIPTION * * *	unsigned The FastF for filli The FillM clear lar	long *StartAddress, fillMem function prov ng memory with the V. fem monitor command i ge amounts of memory	*EndAddress; ides a fast method alue specified. s too slow to (megabytes). This		sav_env:	mov.l mov.l mov.w movm.l mov.l rts	&EnvBuffer, %a0 (%sp), (%a0) %sr,4(%a0) &oxFEFE,8(%a0) &0,%d0	<pre># get pointer to en # save the pc # and status # save %D1-%D7/%A1- # return false</pre>	vironment buffer %A7	: - 14 - 14 - 14 - 14 - 14 - 14 - 14 - 14
* * *	processor than sing	, which can achieve the reads and writes.	much higher data rates		buserr: res_env:	or.w mov.l movm.l	60x0700,%sr 6EnvBuffer,%a0 8(%a0),60xFEFE	<pre># disable ints # restore %D1-%D7/%</pre>	A1-%A7	
► ★ ★	indicate filled. T fill memo	the start and end of the argument Value is ry. The value is always be and the start and	the block of memory to be the value used to ays assumed to be an unsigned and pointers are assumed to			mov.l mov.l rts	4(3a0),(8sp) (8a0),(8sp) &1,8d0	<pre># restore %pc to ju # return true # We magically retu</pre>	st after sav_env rn via the new F	v call PC

age 5	Pa	rocAsm.s	F	16:58:53	1991	ın 26
	o save environment	# Bss Area to	uffer, 0x50	lcomm EnvBu		
	age 5	save environment	Page 5 Page 5	ProcAsm.s Page 5	16:58:53 ProCASM.S Page 5	lcomm EnvBuffer, 0x50 f Bas Area to save environment

						· · · ·		
n 26 1991 1	6:59:14	Pro	c.h	Page 1	Jun 26 1991 ·	16:59:14	Proc.h	Page 2
The Interrup Is allocated initialized point to the the depender removing all	t Wrappen i on the s to point interrup ncy of the assembly	is a relocatable is tack. The Interrup to the wrapper and thandler. This le test software on to code from the test	assembly language module t table vector location the wrapper is initial vel of indirection will the type of processor by ts.	******** that * is * zed to * reduce * * *	struct IntWrap unsigned lor unsigned lor unsigned lor unsigned lor };	<pre>oper { g CodeSeg0[14]; g CallAddr; ng CodeSeg1[2]; ng DatSeg0[3];</pre>		
The assembly	/ language	module is include	d below:	* *	* Register Fi	lle definitions for	68030:	******
Wrapper:	movm.1 mov.w and.w cmp.w bne.s mov.1 and.w	60xffff,-(%sp) 70(%sp),%d0 60xf000,%d0 %d0,60xb000 NotBusErr 60,114(%sp) 60xfeff,74(%sp)	<pre># save cpu state # get vector off of st # mask high bits of ve # Compare to mask of b # check if bus error # data for data input # clear rerun bus cvcl</pre>	* ack actor offset bus exception buffer e bit	***/ typedef struct unsigned l unsigned l RegFile, *Re	: RegFile { long DataRegs[8]; long AddrRegs[8]; long CtrlRegs[16]; egFilePtr;		
NotBusErr:	mov.w lsr.l and.l mov.l mov.l jsr	70 (%sp),%d0 62,%d0 60x00ff,%d0 66 (%sp),%d1 %d0,-(%sp) %d1,-(%sp) IntHd1 70 %-	<pre># get vector off of st # divide by 4 to get v # get rid of non-vecto # Get address of excep # store result in vari # push vector # jump to the test # divide the best</pre>	ack vec ∯ or bits otion able	typedef struct unsigned s unsigned s unsigned s unsigned s TrStkFrame,	TraceStackFrame { short StatusReg; long ProgCtr; short Vector; long InstrAddr; *TrStkFramePtr;	/* Status Registe /* Next Instructi /* Vector Number /* Instruction Ad	:r */ .on */ */ Idress */
The basic or	movm.l rte space space space	(%sp)+,&0xffff 4 4 4 6 6 connecting an in	<pre># restore cpu state # Return from exceptin # Storage for old Vect # Storage for old Vect # Storage for old Vect terrupt to the vector is</pre>	or or or				
accomplished copying the and finally allocated.	d by alloc wrapper c saving th	ating on the stack onto the stack, wri e previous Vector	memory for the wrapper ting the correct call ac pointer in the data space	* dress * :e * * *				
	alsass	embly for interrup	wrapper					
4: 30 8: 02 c: 00	240 f000 240 b000		mov.w 0x46(%sp),%c andi.w £-4096,%d0 cmpi.w £-20480,%d0	i0				
10: 66 14: 21 1c: 02 22: 30	500 0010 E7c 0000 (26f feff (02f 0046	0000 0090 004a	bne.w 0x10 <22> mov.l &0, 144(%sp) andi.w &-257, 74(%s mov.w 0x46(%sp),%c	ър) 10				
26: e4 28: 02 2e: 22 32: 21	188 280 0000 (22£ 0042 500	DOff	lsr.l &2,%d0 andi.l &255,%d0 mov.l 0x42(%sp),%c mov.l %d0,-(%sp)	11				
34: 21 36: 4e 3c: 50 3e: 4c	01 b9 0000 0 08f cdf ffff	0000	<pre>mov.i %dl,-(%sp) jsr 0.l addq.l &8,%sp movm.l (%sp)+,&0xff</pre>	ff				
42: 46 44: 46 46: 46 48: 46	271 271 271 271		nop nop nop					
4a: 46 4c: 46	e71		nop nop					

```
RTC.c
Jun 27 1991 10:34:31
                                                                  Page 1
Copyright (c) 1990 Heurikon Corporation
 * All Rights Reserved
 * THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF HEURIKON CORPORATION.
          The copyright notice above does not evidence any
          actual or intended publication of such source code,
 * Heurikon hereby grants you permission to copy and modify
 * this software and its documentation. Heurikon grants
 * this permission provided that the above copyright notice
 * appears in all copies and that both the copyright notice and
 * this permission notice appear in supporting documentation. In
 * addition, Heurikon grants this permission provided that you
 * prominently mark as not part of the original any modifications
 * made to this software or documentation, and that the name of
 * Heurikon Corporation not be used in advertising or publicity
 * pertaining to distribution of the software or the documentation
 * without specific, written prior permission.
 * Heurikon Corporation does not warrant, guarantee or make any
 * representations regarding the use of, or the results of the use
 * of, the software and documentation in terms of correctness,
 * accuracy, reliability, currentness, or otherwise; and you rely
 * on the software, documentation and results solely at your own
 * risk.
 * MODIFICATIONS:
 ****/
#include "Bug.h"
#include "Board.h"
unsigned char Kev[8];
                                    /* bss and data versions of RTC Kev */
static unsigned char InitKey[] = {
    0xC5, 0x3A, 0xA3, 0x5C, 0xC5, 0x3A, 0xA3, 0x5C
12
* rtc acc: This function reads or writes the real-time clock, depending
           on 'Type'. The 'data' is received and returned in the format
 *
 *
           of the real-time clock (Board.h). This function cannot be
           loaded into ROM; because of the way the RTC operates, the
 *
           clock would be reset by ROM execution.
 ***/
static rtc acc(data, Type)
register unsigned char *data;
int Type;
    register int i, bit;
    volatile unsigned char temp;
    temp = *RD WATCH;
    for (i = 0; i < 8; i++) {
        for(bit = 1; bit & 0xFF; bit <<= 1){</pre>
           temp = (Key[i] & bit) ? *WR1 WATCH : *WR0 WATCH;
        ł
    1
    if (Type) {
        for (i = 0; i < 8; i++)
           for (bit = 1; bit & 0xFF; bit <<= 1) {
```

```
RTC.c
                                                                     Page 2
Jun 27 1991 10:34:31
                temp = (data[i] & bit) ? *WR1 WATCH : *WR0 WATCH;
            3
     } else {
        for(i = 0; i < 8; i++){
            data[i] = 0;
            for (bit = 1; bit & 0xFF; bit <<= 1) {
                data[i] |= (*RD WATCH & 1)? bit : 0;
        ÷
    }
 ł
 * RtcAcc: This function accepts the structure 'Time' and either reads
           the time into or writes the new time from this structure.
            'Flag' indicates whether the function is reading or writing
           the time. There are several very strange things that should be
           described about this function:
            Because the RTC stores the time as packed nibbles internally
           it is necessary to convert to packed nibbles when writing
           and to binary when reading the RTC.
           Because the ROM cannot be accessed when the RTC is being read
           it is necessary to copy the function rtc_acc into RAM and then
            execute the function. This is also why the 'Key' is located in
           the 'bss' section. Great care was taken to assure that the
           function rtc acc was relocatable so be careful !!!.
  ***/
 RtcAcc(Time, Flag)
 register tm *Time;
 int Flag;
     int (*Funct)();
     int Size, nibble(), rtc acc();
     char *Malloc();
     register unsigned long tmp;
     register struct rtc data RtcData;
     CopyMem(InitKey, Key, sizeof(InitKey));
     if (Flag == WRITE) {
                                                      /* Write */
        RtcData.hour
                       = BinToHex(Time->tm hour);
                        = BinToHex(Time->tm min);
        RtcData.min
        RtcData.month = BinToHex(Time->tm mon + 1);
        RtcData.weekday = Time->tm wday | 0\overline{x}10;
        if (Time->tm wday == 0)
                                                     /* Converts sunday to 7 */
            RtcData.weekday = 0x17;
                       = BinToHex(Time->tm mday);
        RtcData.date
                        = BinToHex(Time->tm vear);
        RtcData.vear
        RtcData.sec
                       = 0:
        RtcData.dotsec = 0;
     з
                                                                           */
 #ifdef RAM MON
                                            /* If RAM based monitor
    rtc acc(&RtcData, Flag);
 #else
                                            /* If EPROM based monitor
                                                                           */
                                            /* Size of function to copy
     Size = (int) RtcAcc - (int) rtc acc;
                                                                           */
     Funct = (int (*)()) Malloc(Size);
                                            /* Allocate memory for function.*/
     FlushCache();
     CopyMem(rtc acc, Funct, Size);
                                            /* Copy function to memory.
    Funct (&RtcData, Flag);
                                            /* Call function.
                                                                           */
     Free(Funct):
 #endif
```

Jun 27	1991 10:34:31	RTC.c	Page 3
if	(Flag == READ) { Time->tm_fsec = Time->tm_sec .= Time->tm_hour = Time->tm_hour = Time->tm_mon = Time->tm_year = Time->tm_year = Time->tm_wday = if (Time->tm wday	HexToBin (RtcData.dotsec); /* HexToBin (RtcData.sec); /* HexToBin (RtcData.min); HexToBin (RtcData.hour); HexToBin (RtcData.date); HexToBin (RtcData.date); HexToBin (RtcData.worth - 1); HexToBin (RtcData.year); (RtcData.weekday & 0x7); y == 7) /* Convei	* Read */
	Time->tm wda	/ = 0;	

lun 27 1991 10:34:52	SCC.c	Page 1
/****	****	*****
* * Copyright (c) 1990 Heurikon * All Rights Reserved	Corporation	
<pre>* THIS IS UNPUBLISHED PROPRIE * The copyright notic * actual or intended *</pre>	TARY SOURCE CODE OF HEUF e above does not evidenc publication of such sour	RIKON CORPORATION, e any ce code.
* Heurikon hereby grants you * this software and its docum * this permission provided th * appears in all copies and t * this permission notice appe * addition, Heurikon grants t * prominently mark as not par * made to this software or do * Heurikon Corporation not be * pertaining to distribution * without specific, written p	permission to copy and m entation. Heurikon gram at the above copyright m hat both the copyright m ar in supporting documen his permission provided t of the original any mc cumentation, and that th used in advertising or of the software or the c rior permission.	nodify its notice atation. In that you odifications ne name of publicity documentation
<pre>* Heurikon Corporation does n * representations regarding t * of, the software and docume * accuracy, reliability, curr * on the software, documentat * risk. *</pre>	ot warrant, guarantee or he use of, or the result intation in terms of corr entness, or otherwise; a ion and results solely a	r make any so of the use rectness, and you rely at your own
* * MODIFICATIONS:		
* ****/		
<pre>#include "Bug.h" #include "Board.h" #include "NvMonDefs.h"</pre>		
/*************************************	the functions necessary 0-16 Serial Controller. ed in this module are li	to read, write and isted below:
* GetChar() * TxEmpty() * SCCReset()	PutChar() KeyHi ChangeBaud() Confi FoundBreak() Confi	lt () lgSerDevs () lgPort ()
extern NV MonDefs NvMonDefs	; /* Monitor define	ed configuration */
volatile unsigned long ConDev; volatile unsigned long ModDev;	/* Console Device /* Modem/Download	e */ d Device */
<pre>static unsigned long SerDevLis (unsigned long) SCC_PORTA, (unsigned long) SCC_PORTB, };</pre>	t[] = { /* List of por /* Correspon	rt assignments */ nds to NV definitions.*/
/*************************************	from specified device ' to check for a 'break' a tions on break. like res	Port'. This function and allows the monitor set or baud changes.

Jun 27 1991 10:34:52	SCC.c	Page 2
register unsigned char Data;		
Port->Control = 0; while (1) { if (Port->Control & 0x01 Data = Port->Data; if (Port->Control & Port->Control = Port->Control = FoundBreak (Port) } else { return (Data);) { 0x80) { 0x10;	Ext/Status Ints */ orks if done twice */
· }·		
ł		
/*************************************	c' to specified device	**************************************
<pre>PutChar(Port, c) volatile struct SCCPort *Port; register char c; </pre>		
<pre>Port->Control = 0; while (!(Port->Control & 0) Port->Data = c; }</pre>	<04));	
/*************************************	er on specified device erup and transparent mo	**************************************
KeyHit(Port) volatile struct SCCPort *Port;		
<pre>Port->Control = 0; return(Port->Control & 0x01) }</pre>	;	
/*************************************	to transparent mode	**************************************
TxEmpty(Port) volatile struct SCCPort *Port;		
<pre>f return((Port->Control & 0x04 }</pre>	4) ? TRUE : FALSE);	
/*************************************	ate for specified port	**************************************
ChangeBaud(Baud, Port) volatile struct SCCPort *Port; register int Baud;		
int tc; unsigned short dummy;		
<pre>for (tc = 0; tc < 0x1000; tc tc = BaudToTimeConst(Baud);</pre>	:++);	

Jun 27 1991 10:34:52 SC	C.C Page 3	Jun 27 1991 1	0:34:52	S	SCC.c	Page 4	ł
<pre>dummy = Port->Control; Port->Control = 0x0C; Port->Control = tc; Port->Control = 0x0D; Port->Control = 0x0D;</pre>		0x0B, (0x0E, (0x0E, (0x0F, (0x0F, (0x01, (0x56, /* 0x02, /* 0x03, /* 0x80, /* 0x00,	TxClk = RxClk Baud Rate Gen Start Baud Ra Enable interr	= Baud Rate Gen */ erator Source */ te Generator */ upt on break */		
<pre>for (tc = 0; tc < 0x1000; tc++); }</pre>		register in	nt Cnt;				
		register un	nsigned char	Mask;			
/*************************************	<pre>************************************</pre>	<pre>for (Cnt = Port->Contr for(Cnt = (</pre>	0; Cnt < 0; rol = 0; 0; Cnt < si;	<pre>x1000; Cnt++); zeof(SCCTab1);</pre>	Cnt++)		
static SCCReset (Port)		Port->(Control = SC	CCTab1[Cnt];			
<pre>volatile struct SCCPort *Port; { Port->Control = 0; Port->Control = 0x09;</pre>		Mask = 0x0; if (Parity Mask = if (Parity)	; (Conf) == SH 0x3; (Conf) == SH	P_PARITY_EVEN) P PARITY ODD)	/* Determine pa	arity.	*/
Port->Control = 0xC0;		Mask =	0x1;				
/ /***********************************	**************************************	if (StopBit Mask =	ts(Conf)) Mask 0x08	8;	/* Determine st	op bits.	*/.
* NV structure 'NVMonDefs' * This function is called	to configure the serial ports. once when NvMonDefs contains	Port->Conti Port->Conti	rol = 0x04; rol = 0x44	Mask;	/* Write regist /* 16x clock, p	er 4 parity, stop bits *	*/
 the default system confi NV memory has been read * NOTICE: It is important that the 	guration and once after the with the user's configuration. NVMonDefs be valid when this	Mask = Data Mask = ((Mas + ((Mas	aBits(Conf); ask & Ox1) sk & Ox2) >>	; << 1) > 1);	/* Determine da	ta bits.	*/
<pre>* function is called! **/</pre>		Port->Conti Port->Conti Maak = Maak	rol = 0x05; rol = (0x8A)	(Mask << 5)); /* Set Tx bit s	ize, enable Tx. *	*/
ConfigSerDevs() {		if (XOnXOfi Mask =	f (Conf)) Mask 0x20	0;	/* Turn on auto	enables.	*/
SCCReset (SCC_PORTB); /* Reset all	serial devices. */	Port->Conti Port->Conti	rol = 0x03; rol = (0x01)	Mask);	/* Set Rx Bit S	ize, Enable Rx *	*/
ConDev = SerDevList[NvMonDefs.Console. ConfigPort(ConDev, &NvMonDefs.Console) ChangeBaud(NvMonDefs.Console.Baud, Co	PortNum]; /* Set up Console. */ ; nDev);	Port->Conti Port->Conti Port->Conti	rol = 0x38; rol = 0x30; rol = 0x10;		/* Reset highes /* Reset errors /* Reset Ext/St	t IUS. atus Ints.	*/ */ */
<pre>ModDev = SerDevList[NvMonDefs.DownLoad ConfigPort (ModDev, &NvMonDefs.DownLoad ChangeBaud (NvMonDefs.DownLoad.Baud, Mo</pre>	.PortNum]; /* Set up Download.*/); dDev);	for (Cnt = }	0; Cnt < 0;	<1000; Cnt++);			
		/*********	*****	*****	****	****	
/*************************************	**************************************	* FoundBreak() * * *******/): This fur configu is reset	nction perform ration when a c or the baud	s functions defined b break is received. E rate is changed.	by the NV memory wither the monitor	
* Data Bits 5,6,7 * Stop Bits 1,or 2	or 8.	static FoundBre volatile struct	eak(Port) t SCCPort *H	Port;			
* Parity None, * Xonxoff On/Off **/	Even or Odd.	{ register NV	VU_Port *Cor	nf;			
<pre>static ConfigPort(Port, Conf) volatile struct SCCPort *Port; register NVU_Port *Conf; </pre>		if ((unsign Conf = } else if (Conf =	ned long) Po &NvMonDefs. ((unsigned] &NvMonDefs.	ort == ConDev) Console; long) Port == 1 DownLoad;	{ ModDev) {		
<pre>static unsigned char SCCTab1[] = { 0x09, 0x00, /* No Reset 0x0A, 0x00, /* NRZ</pre>	*/ */	; erse ; return; }	;				

in 27	1991	10:34:5	2	SCC.	C		Page	5
if if }	(Reset MonEn (ChBau Conf- Chang xprin	OnBreak(C htryPt(); dOnBreak >Baud = C geBaud(Cor htf("\nbau	Conf)) (Conf)) { GetNextBaud((if->Baud, Po id=%d\n", Con	/* If /* Res /* If Conf->Baud); ort); of->Baud);	reset on b et monitor baud chang	preak allowed les on break	*/ */ */	

. .

Jun 27 1991 10:35:15 SCSI.c	Page 1	Jun 27 1	991 10:35:15	SCSI.	2	Page 2
Jun 27 1991 10:35:15 SCSLc /***********************************	Page 1 ************************************	Jun 27 1 ConfigSc. { regi: Init: if (: } if (:) el. }	<pre>991 10:35:15 si() ster unsigned char ster NV_MonDefPtr of ScsiResetEnbl(Conf *SCSI_RESET = 1; Delay(100); *SCSI_RESET = 0; ScsiIntMask(Conf)) *SCSI_ENABLE = 0; se { *SCSI_ENABLE = 1;</pre>	SCSL. Stat; Conf = &NvMonDefs ()) { /* Resc /* Togo /* Leax /* Remc { /* SCSJ /* Disc /* Enab	<pre> t SCSI on reset ? */ le the reset line. */ re on ~ 1 second. */ ive SCSI reset. */ interrupt mask ? */ ible SCSI Interrupt */ le SCSI Interrupt */ </pre>	Page 2
<pre>/************************************</pre>	**************************************					
<pre>* the reset interrupt. * ConfigScsi(): This sets the state of the SCSI according t * definitions. ***/</pre>	o the NV					
extern NV_MonDefs NvMonDefs; /* Monitor-defined conf	iguration */					
<pre>#define SC RESET 0x00 /* Issues an RESET Command to WD #define FREQ_SEL 0x80 /* Select Frequency for Divisor</pre>	33C93 */ of 4 */					
InitScsi() { register unsigned char Stat;						
<pre>MaskInts(); /* Disable Interrupt SCWriteReg(SREG_OWNID, FREQ_SEL); /* Initailize for 16 SCReadReg(SREG_SCSI_STAT, Stat); /* Read Status regis SCWriteReg(SREG_CMD, SC_RESET); /* Generate SCSI Res SCReadReg(SREG_SCSI_STAT, Stat); /* Remove SCSI Inter</pre>	s. */ MHZ operation.*/ ter. */ et. */ rupt. */					

Jun 27 1991 10:35:	35	VMI	E.C		Page 1
/******	*****	******	*****	*****	***
* * Copyright (c) 199 * All Rights Reserv *	0 Heurikon Cor ed	poration			
* THIS IS UNPUBLISH * The copyr * actual or *	ED PROPRIETARY ight notice ab intended publ	SOURCE C ove does ication c	ODE OF HEURIKO not evidence a of such source	N CORPORATION ny code.	í .
<pre>* Heurikon hereby g * this software and * this permission p * appears in all cc * this permission n * addition, Heuriko * prominently mark * made to this soft * Heurikon Corporat * pertaining to dis * without specific, *</pre>	rants you perm its documenta rovided that t pies and that otice appear i n grants this as not part of ware or docume ion not be use tribution of t written prior	ission to tion. He he above both the n support permissio the orig ntation, d in adve he softwa permissi	copy and modi urikon grants copyright noti ing documentat ing documentat ing any modif and that the n rrtising or pub pre or the docu on.	fy ce and ion. In t you ications ame of licity mentation	
<pre>* Heurikon Corporat * representations r * of, the software * accuracy, reliabi * on the software, * risk. *</pre>	ion does not w egarding the u and documentat lity, currentn documentation	arrant, o se of, or ion in te ess, or c and resul	uarantee or ma the results o erms of correct therwise; and ts solely at y	ke any f the use ness, you rely our own	
* MODIFICATIONS: * *****/					
<pre>#include "Bug.h" #include "Board.h" #include "NvMonDefs.</pre>	h"				
/*************************************	contains the well as examp ions.	******** functions les of ho	necessary to w to perform s	************** initialize th everal basic	**** e
* Cor ***/	figBus() W	rBusLatch	()		
extern NV_MonDefs	NvMonDefs;	/* NV N	Ionitor definit	ions	*/
/*************************************	This function NV structure ' This function the defualt sy NV memory has	********* uses the NvMonDefs is called stem conf been read	current defini ' to configure l once when NvM iguration and l with the user	tions in the the VME bus. onDefs contai once after th s configurati	*** ns e on.
*	Configured in	the funct	ion are the fo	llowing:	
	Extended Spa Standard Spa Short Spa Bus Req Leve Bus Rel Mode Local Bus Ti VME Bus Time	ce A ce A ce A l E s W mer 4 r 4	ddress and Ena ddress and Ena ddress and Ena DR3, BR2, BR1, MenDone, OnReq lus to Infinite tus to Infinite	ble ble BRO , OnClear, Ne	ver
* * *	Arbiter Mode Write Post S Write Post M	F lv C st C	toundRobin, Pri Dn/Off Dn/Off	ority	

Jun 27 1991 10:35	5:35	VME.c	Page 2
* * *	Turbo mode Sys Fail Stat Indiv R-Mod-W	On/Off e On/Off r On/Off	
* NOTICE: * ***/	It is important function is cal	that the NvMonDefs be valid when led!	this
ConfigVmeBus()			
register NVU_Bu register unsIgn	sConfig *Conf = ned long BusVal;	&NvMonDefs.VmeBus	
if (EnblSht(Cor *MBOX_BASE *ENBL_MBOX } else {	nf)) { = ShtSlaveMap(Co = 1;	nf);	
*ENBL_MBOX	= 0;		
if (Sysfail(Cor *SYSFAIL = } else { *SYSFAIL =	1;) { 0; 1;		
} if (LocBusTime) *ENBL_DOG = } else {	r(Conf)) { = 0;		
*ENBL_DOG = }	= 1;		
<pre>if (VmeBustime) *VME_TIMER } else { *VME_TIMER }</pre>	= 1; = 0;		
<pre>*SLAVE ENABLE BusVaI = ((Ext</pre>	= 0; :SlaveMap(Conf) :SlaveMap(Conf) placeAddr(Conf) :tRelMode(Conf) mf->AddrMode(Conf) /al); :Conf)) { :BLE = 1;	<pre>>> 24) & 0x00000FF) >> 12) & 0x00000FO0) >> 8) & 0x0000F00) << 16) & 0x0000000) << 16) & 0x0000000) << 19) & 0x00380000) << 16) & 0x00400000);</pre>	
WrBusLatch(value) register unsigned 1	long value;		
int i;			
<pre>for (i = 0; i *BUS_LATCH }</pre>	< 8; i++){ = (value >> i);		

Appendix C

NVRAM Information

The NVRAM memory is a 128-byte EEPROM that contains manufacturing, service, and hardware configuration information; monitor and board initialization information; and user-defined information. The start address, size, and description of the device are given in Table C-1:

TABLE C-1

EEPROM addresses

Device Address	Byte Offsets	Data
0270,0000 ₁₆	0 – 15FF ₁₆	User-defined data area
0270,B000 ₁₆	1600 ₁₆ – 17FF ₁₆	Monitor/board initialization
0270,C000 ₁₆	1800 ₁₆ – 1FFF ₁₆	Manufacturing/service hardware information

This appendix contains the following files:

NV.c	This file contains the functions necessary to read, write, and configure the EEPROM.
NVAssign.h	This header file defines the bit field assignments for the NVRAM/EEPROM, as they are defined by Heurikon.
NVDefs.h	This header file includes the basic error codes and the codes passed to NVOp to indicate the type of operations to perform on nonvolatile memory.
NVLib.c	This file contains the nonvolatile library functions used to manage NVRAM or EEPROM.
NvMonDefs.h	This header file defines the bit field assignments for the NVRAM/EEPROM, as they are defined by the board.

```
NV.c
                                                                                                                        NV.c
                                                               Page 1
                                                                                                                                                     Page 2
Jun 27 1991 10:34:13
                                                                                    Jun 27 1991 10:34:13
Copyright (c) 1990 Heurikon Corporation
                                                                                      * All Rights Reserved
                                                                                      * DOCSECP:
                                                                                                   NVRMaxNbrWrites 1 V3D Board
 * THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF HEURIKON CORPORATION.
          The copyright notice above does not evidence any
                                                                                      * SYNOPSIS:
                                                                                                   NVRMaxNbrWrites()
          actual or intended publication of such source code.
                                                                                       * DESCRIPTION: This function returns the number of writes that the
 * Heurikon hereby grants you permission to copy and modify
                                                                                                    NV memory device is rated for. This allows the NV
 * this software and its documentation. Heurikon grants
                                                                                                    memory libraries to determine the lifetime of a
 * this permission provided that the above copyright notice
                                                                                                    component without including the board header file.
 * appears in all copies and that both the copyright notice and
                                                                                      * * * /
 * this permission notice appear in supporting documentation. In
 * addition, Heurikon grants this permission provided that you
                                                                                      NVRMaxNbrWrites() {
                                                                                                                      /* Returns limit of write count */
   prominently mark as not part of the original any modifications
 *
                                                                                         return (NV MAX NBR WRITES);
   made to this software or documentation, and that the name of
 * Heurikon Corporation not be used in advertising or publicity
   pertaining to distribution of the software or the documentation
                                                                                      NvHkOffset 1 V3D Board
   without specific, written prior permission.
                                                                                       * DOCSEC:
                                                                                       * SYNOPSIS:
   Heurikon Corporation does not warrant, guarantee or make any
                                                                                                    NyHkOffset()
 * representations regarding the use of, or the results of the use
                                                                                                    NvMonOffset()
   of, the software and documentation in terms of correctness,
                                                                                                    NvMonSize()
 * accuracy, reliability, currentness, or otherwise; and you rely
                                                                                                    NvMonAddr()
  on the software, documentation and results solely at your own
                                                                                       * DESCRIPTION: These functions allow the NV library functions to operate
 * risk.
                                                                                                    on the NV memory sections without actually compiling the
                                                                                                    board config files into the library. This is desirable
 * MODIFICATIONS:
                                                                                                    because they will change from board to board.
 *****/
                                                                                                    The NvHkOffset and NvMonOffset functions
                                                                                                    describe where in the NV memory device the Heurikon and
#include "Bug.h"
#include "Board.h"
                                                                                                    monitor defined data sections begin.
                                                                                                    In general the Heurikon defined data section
#include "NvMonDefs.h"
                                                                                                    resides in a hardware write protected region and the monitor
                                                                                                    data section resides in the user writable section of the NV
extern NV HkDefined HKFields;
                                                                                                    memory device. The returned value is the offset in bytes
extern NV MonDefs NvMonDefs;
                                                                                                    from the beginning of the device in which the section
                                                                                                    is loaded.
The functions NVMonSize and NVMonAddr return the
                                                                                                    size and location of the NV monitor configuration data
 * DOCSECP:
              nv recall 1 V3D Board
                                                                                                    structure. This again allows other monitor facilities and
  SYNOPSIS:
              nv recall()
                                                                                                    application programs to get at the monitor configuration
              nv_store()
                                                                                                    structure without having to know too much about the monitor.
                                                                                       ***/
 *
   DESCRIPTION: These functions perform the store and recall operation
               for NVRAM devices. On some boards which use EEPROM
              as NV memory instead of NVRAM these functions are empty
                                                                                     NvHkOffset() {
                                                                                         return (NV PROTECTED);
              and must be defined to provide compatibility.
              On boards which have NVRAM it is necessary to install
 * ALGORITHM:
               software delays after the store and recall operations.
                                                                                     NvMonOffset() {
 ***/
                                                                                         return (NV MON DEFS);
nv recall()
                                                                                     NvMonSize() {
    Delay(20);
                                                                                         return(sizeof(NV MonDefs));
    return (*NV RECALL);
ъ
                                                                                     NvMonAddr() {
nv store()
                                                                                         return( (int) &NvMonDefs);
    Delay(100);
    return(*NV STORE);
```

NV.c Jun 27 1991 10:34:13 Page 3 /**** * DOCSEC: NvRamAcc 1 V3D Board * SYNOPSIS: unsigned char NVRamAcc(Mode, Cnt, Val) ٠ unsigned long Mode, Cnt; , unsigned char *Val; DESCRIPTION: These functions provide the physical interface to the board NV memory device and the module configuration space device. The Mode indicates one of four access types. The four modes are READ, READ PROBE, WRITE and WRITE PROBE. The probe modes perform reads and writes which can recover from bus errors. This is necessary because some boards generate a bus error when attempting to write a protected data area and a bus error is generated when no module is installed. The Cnt indicates the byte location to be modified and assumes the NV memory is a linear array of memory locations. If there are gaps between bytes on the physical device they are dealt with here. The last parameter Val is a pointer to the character location to be written. Returned from this function is the number of bytes written to the device or the value read from the device depending on Mode This function supports bursts on writes to speed the storing of data around 32 times. The burst size is determined by NV PAGE SIZE. Another ٠ optimization is that only bytes that differ are written. ***/ unsigned char NVRamAcc(Mode, Cnt, Val) register unsigned long Mode, Cnt; register unsigned char *Val; register unsigned char *NVLoc; register unsigned char RamVal; NVLoc = (unsigned char *) (NV BASE + (NV SPACING * Cnt * 2)); if (Mode == READ) { RamVal = ((NVLoc[0] & 0x0F) << 4) + (NVLoc[1] & 0x0F);return(RamVal); } else { NVLoc[0] = (*Val >> 4); NVLoc[1] = *Val; return(NV_PAGE_SIZE); } } unsigned char ModConfAcc(Mode, Cnt, Val) register unsigned long Mode, Cnt; register unsigned char *Val; }

Jun 26 1991 16:57:03 NVAssign.h	Page 1	Jun 26 1991 16:57:03	NVAssign.h	Page 2
/**************************************	****	<pre>* if it is omitted. ***/</pre>		
* Copyright (c) 1990 Heurikon Corporation * All Rights Reserved *		typedef struct NV Internal {	/* Internal structure = 8 bytes /* Magic number	*/
* THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF HEURIK * The copyright notice above does not evidence * actual or intended publication of such source *	ON CORPORATION. any code.	<pre>unsigned short WriteCnt; unsigned long ChkSum; } NV_Internal, *NV_InternalPtr;</pre>	/* Write Count /* CheckSum	*/
* Heurikon hereby grants you permission to copy and mod * this software and its documentation. Heurikon grants	lify	#define NV_MAGIC 0x57CE	/* Magic number for nv memor	*/
* this permission provided that the above copyright not * appears in all copies and that both the copyright not * this permission notice appear in supporting documenta * addition, Heurikon grants this permission provided th * prominently mark as not part of the original any modi * made to this software or documentation, and that the * Heurikon Corporation not be used in advertising or pu	ice ice and tion. In at you fications name of blicity	/******* BOARD BIT DEFINITIONS * The Manufacturing structure j * track the board's manufactur: * This structure is located in * nonvolatile memory device. Mu * by Heurikon's manufacturing of ***/	provides information necessary to ing history, revision, ship date, et the write-protected region of the odification should only be done departement.	***
<pre>* pertaining to distribution of the software or the doc * without specific, written prior permission. * * Heurikon Corporation does not warrant, guarantee or m * representations regarding the use of, or the results</pre>	umentation ake any of the use	typedef struct NVH Manufacturing unsigned char Revision; unsigned char ECOLevel; unsigned short SerialNumber	g { /* Manuf struct = 88/8 bytes	*/ */ */
<pre>* of, the software and documentation in terms of correc * accuracy, reliability, currentness, or otherwise; and * on the software, documentation and results solely at * risk. *</pre>	tness, you rely your own	<pre>#ifndef NV_SMALL char Model[8]; char ManDate[12]; char ManPartNum[12]; char WorkOrderNum[12]; char Reserved[40];</pre>	/* Board Model /* Manufacturing Date /* Manufacturing Part Number /* Work Order Number	*/ */ */
* MODIFICATIONS: *		<pre>#endif } NVH_Manufacturing;</pre>		
 * NVAssign.h: This header file defines the bit field a for the NVRAM/EEPROM, as they are define It can be used where a program needs to are assigned to what. Note that the memory is divided into two the Heurikon-defined, or write-protected user-defined region that can be modified from the monitor or external programs. * NOTICE: Because different compilers may generate between structures and structure element 	ssignments d by Heurikon. know which bit fields separate sections: , region and the interactively different spacing s based on the	<pre>* structure consists of the RM * and a short description of t * allowed to be stored in nonv ***/ typedef struct NVH ServRec { char RecNum[12]; char Date[12]; char Tech[8]; char Problem[40]; } NVH_ServRec;</pre>	A number, Ship Date, Technician name he problem. The last 3 records are olatile memory. /* ServRec Struct = 72 bytes /* Service Record Number /* Service Record Date /* Service Record Technician /* Service Record Technician	*/ */ */ */
 alignment it is important to be careful Problems can be avoided by forcing short long and short boundaries and padding st a multiple of long words in size. 	defining structures. s and longs onto ructures to be	<pre>typedef struct NVH Service { NVH_ServRec Rec[3]; char Reserved[16]; } NVH Service;</pre>	<pre>/* Service Struct = 232 bytes /* Storage for the last three /* service records</pre>	*/ */
<pre>* NOTE: The definition 'NV_SMALL' is intended to * for smaller NV devices, which can be as * ***/</pre>	conserve space small as 128 bytes.	/******* HARDWARE DEFINITIONS ** * Board Hardware definitions at * describes memory sizes and pe ***/	re provided by this structure, which eripheral configuration.	****
<pre>/******* INTERNAL BIT DEFINITIONS ************************************</pre>	**************************************	<pre>typedef struct NVH Hardware { unsigned char MPUType; unsigned char MMUType; unsigned char CacheType; unsigned char CacheType; unsigned char DMAType; unsigned char MemExpType; unsigned char DiskType; unsigned char TapeType; fifned fNV SMALL</pre>	<pre>/* Hardware Struct = 36/24 bytes /* Processor Type /* MMU Type /* Cache Type /* Floating Point Type /* DMA Type /* DMA Type /* Memory Expansion Type /* Hard Disk Controller Type /* Streaming Tape Type</pre>	*/ */ */ */ */ */

un 26 1991 16:57:03	NVAssig	n.h	Page 3	
unsigned char Ethernet unsigned char Padding[Type; /* Ethernet [3];	Controller Type	*/	
unsigned long DRAMSize unsigned long SRAMSize unsigned long NVMemSiz Hifndef NV SMALL char Reserved[12]; endif NVH_Hardware;	e; /* Dynamic 2; /* Static R 2e; /* Nonvolat	RAM Size AM Size ile memory size	*/ */ */	
define RAMSIZ 0 0x define RAMSIZ 128 0x define RAMSIZ 1K 0x define RAMSIZ 1K 0x define RAMSIZ 16K 0x define RAMSIZ 16K 0x define RAMSIZ 28K 0x define RAMSIZ 26K 0x define RAMSIZ 512K 0x define RAMSIZ 512K 0x define RAMSIZ 200 define RAMSIZ 200 define RAMSIZ 200 define RAMSIZ 200 define RAMSIZ 200 define RAMSIZ 300 define RAMSIZ 300 defi	<pre><00000000 <00000080 <00002000 <00002000 <00004000 <00010000 <00010000 <00020000 <00080000 <00080000 <00100000 <00200000 <00200000 <00800000 <00800000</pre>			
define RAMSIZ ^{12M} 0x define RAMSIZ ^{16M} 0x define RAMSIZ ^{32M} 0x define RAMSIZ ^{64M} 0x	<pre><00C00000 <01000000 <02000000 <04000000</pre>			
define RAMSIZ_12M 0; define RAMSIZ_16M 0; define RAMSIZ_16M 0; define RAMSIZ_64M 0; define RAMSIZ_64M 0; * The combination of the * record are bound toget * protected region of th ****/	<pre>x00c00000 x00c00000 x02000000 x04000000 N DEFINED VALUES **** e hardware, manufactu ther in this structur ne nonvolatile memory</pre>	**************************************	******** service in the	
<pre>idefine RAMSIZ_12M 0; idefine RAMSIZ_16M 0; idefine RAMSIZ_32M 0; idefine RAMSIZ_64M 0; idefine RAMSIZ_64M 0; * The combination of the * record are bound toget * protected region of th ***/ :ypedef struct NV_HkDefine NV Internal Int NVH_Hardware Har NVH_Manufacturing Mar Hirdoff NV_SMULL</pre>	<pre>c00c00000 c01000000 c02000000 c04000000 N DEFINED VALUES **** e hardware, manufactu ther in this structur ne nonvolatile memory ed { /* Hk s cernal; /* Inte rdware; /* Hard nuf; /* Manu</pre>	ring record and the e, which is stored i • truct = 40/444 bytes rnal definitions ware definitions f definitions	********* service In the */ */ */ */	
<pre>idefine RAMSIZ_12M 0; idefine RAMSIZ_16M 0; idefine RAMSIZ_16M 0; idefine RAMSIZ_32M 0; idefine RAMSIZ_64M 0; * the combination of the * record are bound toget * protected region of th ***/ cypedef struct NV_HkDefine NV_Internal Int NVH_Manufacturing Mar iffndef NV_SMALL NVH_Service Ser endif NV_HkDefined;</pre>	<pre>color color c</pre>	ring record and the e, which is stored i truct = 40/444 bytes rnal definitions ware definitions f definitions ice record	******** service in the */ */ */ */	
<pre>idefine RAMSIZ_12M 0; idefine RAMSIZ_16M 0; idefine RAMSIZ_16M 0; idefine RAMSIZ_32M 0; idefine RAMSIZ_64M 0; * The combination of the * record are bound toget * protected region of th ***/ cypedef struct NV_HkDefine NV_Internal Int NVH Hardware Har NVH Manufacturing Mar ifndef NV_SMALL NVH_Service Ser iendif NV_HkDefined;</pre>	<pre>x00c00000 x01000000 x02000000 x02000000 x04000000 x DEFINED VALUES **** e hardware, manufactu ther in this structur ne nonvolatile memory ad { /* Hk s cernal; /* Inte cdware; /* Hard huf; /* Manu rvice; /* Serv</pre>	ring record and the e, which is stored i • truct = 40/444 bytes rnal definitions ware definitions f definitions ice record	********* service in the */ */ */ */ */	
define RAMSIZ_12M 0; define RAMSIZ_16M 0; define RAMSIZ_32M 0; define RAMSIZ_64M 0; ******* COMBINED HEURIKON * The combination of the * record are bound toget * protected region of th ***/ ypedef struct NV_HkDefine NV Internal Int NVH Hardware Hat NVH Manufacturing Mar ifndef NV_SMALL NVH_Service Ser endif NV_HkDefined;	<pre>x00c00000 x01000000 x02000000 x04000000 x DEFINED VALUES **** e hardware, manufactu ther in this structur ne nonvolatile memory ed { /* Hk s ernal; /* Hk s ernal; /* Hard nuf; /* Manu tvice; /* Serv</pre>	ring record and the e, which is stored i • truct = 40/444 bytes rnal definitions ware definitions f definitions ice record	********* service in the */ */ */ */ */	
<pre>lefine RAMSIZ^{-12M} 0; lefine RAMSIZ^{-16M} 0; lefine RAMSIZ^{-16M} 0; lefine RAMSIZ^{-64M} 0; t****** COMBINED HEURIKON to The combination of the trecord are bound toget trecord are bound toget t</pre>	<pre>x00c00000 x01000000 x02000000 x04000000 N DEFINED VALUES **** e hardware, manufactu ther in this structur ne nonvolatile memory ed { /* Hk s ternal; /* Inte cdware; /* Hard huf; /* Manu cvice; /* Serv</pre>	<pre>ring record and the e, which is stored i truct = 40/444 bytes rnal definitions ware definitions f definitions ice record</pre>	******** service in the */ */ */ */ */	

lun 26 1991 16:57:34	NVDefs.h	Page 1	Jun 26 1991 16:57:34		NVDefs.h	Page 2
/*************************************	on Corporation	*****	<pre>#define NV_OP_MCS_SAVE #define NV_OP_MCS_CMP</pre>	14 15	/* NvOp to Save NV Section /* NvOp to Compare NV Secti	*/ on */
* THIS IS UNPUBLISHED PROPRI * The copyright not i * actual or intended	ETARY SOURCE CODE OF HEURIKON ce above does not evidence any i publication of such source co	CORPORATION.				
* Heurikon hereby grants you * this software and its docu * this permission provided t * appears in all copies and * this permission notice app * addition, Heurikon grants * prominently mark as not pa * made to this software or co * Heurikon Corporation not h * pertaining to distribution * without specific, written	permission to copy and modify imentation. Heurikon grants that the above copyright notice that both the copyright notice bear in supporting documentatic this permission provided that art of the original any modific documentation, and that the name be used in advertising or public of the software or the docume prior permission.	e and on. In you atlons ne of city entation				
* Heurikon Corporation does * representations regarding * of, the software and docun * accuracy, reliability, cur * on the software, documenta * risk.	not warrant, guarantee or make the use of, or the results of mentation in terms of correctne crentness, or otherwise; and you ation and results solely at you	any the use ss, u rely r own		•		
* MODIFICATIONS: * *****/						
/*************************************	er file includes the basic errors o NVOp to indicate the type of nonvolatile memory.	or codes and the coperations				
* The Error flags are c * been used to construct er * any reason.	defined below. Note that these roor tables and must not be mod	error codes have lified for				
Idefine NVE_NONE 0 Idefine NVE_OVERFLOW 1 Idefine NVE_MAGIC 2 Idefine NVE_CKSUM 3 Idefine NVE_STORE 3 Idefine NVE_CMD 5 Idefine NVE_CMD 5 Idefine NVE_CMD 5 Idefine NVE_CMP 6	 /* No error /* Warning: Too many writes /* Bad magic number in NVRA /* Bad checksum in NVRAM in /* Could not write NVRAM to /* Unknown command requests /* Data does not compare to 	*/ Mimage */ mage */ memory */ d */ NVRAM */				
#define NV_OP_FIX 0 #define NV_OP_CLEAR 1 #define NV_OP_CK 2 #define NV_OP_OPEN 3 #define NV_OP_SAVE 4 #define NV_OP_CMP 5	<pre>/* On Board Non Volatile /* NVOp Command to fix c /* NVOp Command to clear /* NVOp to checksum NV s /* NVOp to Open NV Secti /* NVOp to Save NV Secti /* NvOp to Compare NV Secti /* NvOp to Compare NV Section /*</pre>	e memory cmds. */ hecksum */ NV section */ sections */ on */ con */ ection */				
<pre>#define NV_OP_MCS_FIX 10 #define NV_OP_MCS_CLEAR 11 #define NV_OP_MCS_CK 12 #define NV_OP_MCS_OPEN 13</pre>	<pre>/* Module configuration /* NVOp Command to fix c /* NVOp Command to clear /* NVOp to checksum NV s /* NVOp to Open NV Section /* NVOP to Open NV Sectio</pre>	space commands */ thecksum */ NV section */ sections */ on */				

Jun 26 1991	16:56:23	NVLib.c	Page 1	Jun 26 199	1 16:5
/********	****	*****	*****	***/	
* * Copyright * All Rights	(c) 1990 Heuri Reserved	con Corporation		static char static char	NVSupS NVSupS
* THIS IS UN * This is UN * This is un * ac	NPUBLISHED PROP ne copyright no ctual or intend	RIETARY SOURCE CODE OF HEURIKO tice above does not evidence a ed publication of such source of	N CORPORATION. ny code.	static char static char static char	NVSetS NVSetS NVSetS
* Heurikon h * this softw * this permi * appears in * this permi * ddition	hereby grants y ware and its do ission provided all copies an ission notice a	ou permission to copy and modi cumentation. Heurikon grants that the above copyright notion that both the copyright notion opear in supporting documentat	fy ce ce and lon. In	static char static char static char static char static char	Groups Fields Decima HexSti
<pre>* prominentl * made to th * Heurikon ()</pre>	ly mark as not his software or Corporation not	part of the original any modif documentation, and that the n. be used in advertising or pub	ications ame of licity	/********** * DOCSEC:	****** N\
<pre>* pertaining * without sp *</pre>	g to distributi pecific, writte	on of the software or the docu n prior permission.	nentation	* SYNOPSIS * *	: N\
* Heurikon (* representa * of, the so	Corporation doe ations regardin oftware and doc	s not warrant, guarantee or ma g the use of, or the results o umentation in terms of correct	ke any f the use ness,	* *	N
<pre>* accuracy, * on the sol * risk.</pre>	reliability, c ftware, documen	urrentness, or otherwise; and tation and results solely at y	you rely our own	* *	NV ct
* AUTHOR * RSS				*	NV ir
* MODIFICATI	IONS:			* DESCRIPT * *	ION: The to
*****/ #include	"Bug . h"			*	NV al
<pre>#include #include #include</pre>	"NVDefs.h" "NVAssign.h" "NVFields.h"			*	ar de th
extern NVGrou extern NV HkI	up NVGrou Defined HKFiel	ps[]; /* NV memory grouping ds; /* Heurikon defined s	s structure */ tructure */	*	Th ar no
/*************************************	**************************************	****	*****	*	That
* NOTE: The * def	e Error table s finitions in 'N	trings are defined according to VDefs.h'. Neither of these file fear of complete disaster	o the es should be	*	T) de
****/	WErrOstr[] = "	No error":		*	tc c]
static char M static char M static char M	<pre>IVErr1str[] = " IVErr2str[] = " IVErr3str[] = "</pre>	Maximum write count exceeded"; Bad magic number"; Illegal checksum";		* * *	as le mo
static char M static char M	<pre>IVErr4Str[] = " IVErr5Str[] = "</pre>	Write to NV memory does not ve Jnknown command";	rify";	* * *	t) sh
char *NVErrTa NVErrOSti NVErr5Sti	able[] = { r, NVErr1Str, r	NVErr2Str, NVErr3Str, NVErr	4Str,	* * *	ir wa
};	-	******	****	* *	Th di NN
* String de	efinitions for	error reporting.		* ·	Ea

Jun 26 1991 16	5:56:23 NVLib.c	Page 2
***/		
static char NVS static char NVS	<pre>ipStr1[] = "\nError while %s NV memory. %s."; upStr2[] = "\nWarning protected region of NV memory %</pre>	ts.";
static char NVS static char NVS static char NVS static char NVS	<pre>stStr1[] = "\nError; %s '%s' not found\n"; stStr2[] = "\nThis field only accepts %s values"; stStr3[] = "\nIllegal field selection try"; etStr4[] = "\nThis field limited to %d characters";</pre>	,
static char Grou static char Fie static char Dec static char Hex	<pre>upStr[] = "Group"; ldStr[] = "Field"; imalStr[] = "Decimal"; Str[] = "Hex";</pre>	
/*************************************	**************************************	*****
* SYNOPSIS:	NVDisplay()	
*	NVUpdate()	
*	NVOpen()	
* *	NVSet(GroupName, FieldName, Value) char *GroupName, *FieldName, *Value;	
* *	NVInit(SerNum, RevLev, ECOLev, Writes) int SerNum, ECOLev, RevLev, Writes;	
DESCRIPTION:	The NV memory support functions provide the interfact to the NV memory. All of these functions deal only with the monitor- and Heurikon-defined sections of to NV memory. The monitor-defined sections of NV memory are read/write and can be modified by the user. The Heurikon-defined section of NV memory is read or and cannot be modified. Attempts to modify the Heuri defined sections will result in an error message who the store is done.	ce the Y nly ikon en
*	The NVOpen function reads and checks the monitor and Heurikon-defined sections. If the NV sections do not validate, then an error message is displayed.	o
* * * *	The NVUpdate function attempts to write the Heurikov and monitor-defined NV sections back to NV memory. The data are first verified, and then written to the device. The write is verified and all errors are rep	n- e ported.
* * * * * * * * * *	The NVInit function is used to initialize the NV men to the default state defined by the monitor. It first clears the memory and then writes the Heurikon and monitor data back to NV memory. This function accept as arguments the serial number, revision level, ECO level and the number of writes to NV Memory. If the monitor-defined NV memory section somehow becomes co the command sequence NVInit followed by NVUpdate should result in the monitor-defined NV memory reset to the default state. This sequence of commands will in error messsages that indicate the Heurikon-define was not changed. These messages can be ignored.	nory st ts orrupt, tting l result ed section
*	The NVDisplay and NVSet commands are used to	

The NVDisplay and NVSet commands are used to display and modify the Heurikon-defined and monitor-defined NV sections. The values are displayed in logical groups. Each group has a number of fields. Fields are displayed

Jun 26 1991 16	6:56:23	NVL	ib.c	Page	3
*	as hex, decin the display	nal, or a list is shown below	of legal values.	An example of	
* * * * * *	Group 'Consol Port Baud Parity Data StopBits	A 9600 None 8-Bits 2-Bits	(A, B, C, D) (Even, Odd, None (5-Bits, 6-Bits, (1-Bit, 2-Bits)) 7-Bits, 8-Bits)	
• • • • • • • • • • • • • • • • • • •	After each gu to the next of or quitting t fields of the An empty line	roup is displa group display, the display con group are pr e indicates th	yed, the user has editing the curr mpletely. If an e ompted for modifi at no modificatio	the option of move ent group display, dit is requested, cation one-by-one n is necessary.	all
	To modify a i modified are command allow The NVDisplay interactively	field using NV specified and ws abbreviatio function all during the d	Set, the group an the new value is n of the field an ows fields to be isplay.	d field to be provided. This d group names. changed	
***/					
2000 d an 1 ()					
NVD1splay() {					
int RetVal, NV_Internal unsigned lo	i, Err; *NvMon = ng NvMonSiz =	= (NV_Internal = NvMonSize();	<pre>*) NvMonAddr();</pre>		
Err = NVOp(if (Err != xprintf return;	NV OP_CK, NvMa NVE_NONE) { (NVSupStrl, "1	on, NvMonSiz); ceading", NVEr	rTable[Err]);		
<pre>xprintf("\n xprintf("\n</pre>	Non-Volatile M	Memory Configu	ration Display");		
for (i = 0; xprintf DispGro if ((Re ret	i < NumGroup; ("\nGroup '%s' up(&NVGroups[i tVal = Continu urn;	s() ; 1++) { '\n", NVGroups l], FALSE); he()) == ESC)	<pre>[1].GroupName); {</pre>		
) if (Ret xpr Dis NVO NVO	Val != CR) { intf("\nGroup pGroup(&NVGroup p(NV_OP_FIX, 4 p(NV_OP_FIX, 1)	'%s'\n", NVGr ups[i], TRUE); HKFields, siz NvMon, NvMonSi	<pre>Dups[i].GroupName eof(NV_HkDefined) z);</pre>););	
}	;				
NV/Indate ()					
(
register in NV_Internal unsigned lo unsigned lo	t Err; *NvMon = ng NvMonSiz = ng NvMonOff = ng NvWkOff =	<pre>(NV_Internal NvMonSize(); NvMonOffset()</pre>	*) NvMonAddr();		

```
NVLib.c
                                                                         Page 4
Jun 26 1991 16:56:23
     NvMon->WriteCnt++;
     Err = NVOp(NV OP CK, NvMon, NvMonSiz);
     if (Err != NVE NONE) {
         xprintf(NVSupstr1, "reading", NVErrTable[Err]);
         return;
     Err = NVOp(NV OP SAVE, NvMon, NvMonSiz, NvMonOff);
if (Err != NVE_NONE) {
         xprintf(NVSupStr1, "storing", NVErrTable[Err]);
         return;
     ł
     HKFields.Internal.WriteCnt++;
     NVOp(NV OP CK, &HKFields, sizeof(NV HkDefined));
     Err = NVOp(NV OP SAVE, &HKFields, sIzeof(NV HkDefined) , NvHkOff);
     if (Err != NVE NONE) {
         HKFields.Internal.WriteCnt--; /* Maybe write protected */
         Err = NVOp(NV_OP_CMP, &HKFields, sizeof(NV_HkDefined) , NvHkOff);
         if (Err != NVE NONE) {
             xprintf(NVSupStr2, "was not modified");
         return;
     ł
 NVOpen()
     register int Err;
     NV_Internal *NvMon
                             = (NV Internal *) NvMonAddr();
     unsigned long NvMonSiz = NvMonSize();
     unsigned long NvMonOff = NvMonOffset();
     unsigned long NvHkOff = NvHkOffset();
     NVOp(NV_OP_OPEN, &HKFields, sizeof(NV_HkDefined), NvHkOff);
     NVOp(NV OP OPEN , NvMon, NvMonSiz, NvMonOff);
     Err = NVOp(NV OP CK, &HKFields, sizeof(NV HkDefined));
     if (Err != NVE NONE) {
         xprintf(NVSupStr2, "is corrupt");
     Err = NVOp(NV OP CK, NvMon, NvMonSiz);
if (Err != NVE NONE) {
         xprintf(NVSupStrl, "reading", NVErrTable[Err]);
     return Err;
NVSet (GroupName, FieldName, Value)
char *GroupName, *FieldName, *Value;
     int Err;
     NVGroupPtr Group, FindGroup();
     NV Internal *NvMon = (NV Internal *) NvMonAddr();
unsigned long NvMonSiz = NvMonSize();
     unsigned long NvMonOff = NvMonOffset();
     if ((GroupName == NULL) || (FieldName == NULL)) {
         xprintf("Both a Group and Field must be specified\n");
         return;
     if ((Group = FindGroup(NVGroups, NumGroups(), GroupName)) == NULL) {
         xprintf(NVSetStrl, GroupStr, GroupName);
         return;
```

}

Ł

ł

Jun 26 1991 16:56:23 N	VLib.c	Page 5	Jun 2	6 1991 16:56:23	NVLib.c	Page 6
<pre>Jun 26 1991 16:56:23 N if ((Err = NVOp(NV OP CK, NVMON, NV xprintf(NVSupStrl, "reading", N return; } SetField(Group, FieldName, Value, T NVOp(NV OP FIX, &HKFields, sizeof(N NVOp(NV_OP_FIX, NVMON, NVMONSiz); } NVInit(SerNum, RevLev, ECOLev, Writes) int SerNum, ECOLev, RevLev, Writes; { register int Err; NV Internal *NVMOn = (NV Inter unsigned long NVMONSIz = NVMONSize unsigned long NVMONSI = NVMONSize unsigned long NVMONOFf = NVMONOFfs unsigned long NVMONOFf = NVHKOffse NVOp(NV_OP_CLEAR, &HKFields, size NVOp(NV_OP_CLEAR, NVMON, NVMONSiz); NVOp(NV_OP_SAVE, &HKFields, size NVOp(NV_OP_SAVE, NVMON, NVMONSiz, NVOp(NV_OP_OPEN, &HKFields, size NVOp(NV_OP_OPEN, &HKFields, size NVOp(NV_OP_OPEN, NVMON, NVMONSiz, SetNvDefaults(NVGroups, NumGroups() HKFields.Manuf.Revision = RevLe HKFields.Manuf.SerialNumber = SerNu HKFields.Manuf.SerialNumber = SerNu HKFields.Internal.WriteCnt = Writ NVOp(NV_OP_FIX, &HKFields, sizeof NVOp(NV_OP_FIX, %HKFields, sizeof</pre>	<pre>VLib.c /MonSiz)) != NVE_NONE) { //VErrTable[Err]); //// //// //// //// //// //// /// //</pre>	<pre>Page 5 ff); ff); NvHkOff);</pre>	Jun 2	26 1991 16:56:23 unsigned lo unsigned ch Unsigned ch Unsigned ch Unsigned ch Used to man be stored i The method create a se of every fi done using Each entry name, point of how the of the fiel An example NVGroup dat data struct coordinates struct NVEX; NV Internal Unsigned lo Unsigned lo Unsigned lo Unsigned lo Unsigned lo Unsigned lo Unsigned lo Unsigned lo Unsigned sh) NVEX; NVField EXF { "XPos", NV TYPE DEC { "Weros", NV TYPE DEC { "Window", }; If passed a DispGroup q The second whether to displayed (Window Disp XPOS Magnitude The SetNVDet to the EXG structure. the number	NVLib.C ng NVOpCmd, Size, Offset; ar *Base; functions used for displaying, ng the NV memory data structures age other data structures which n NV memory. used to create a display of a d cond structure that contains a eld of the first structure. Thi the NVGroup structure. in the NVGroup structure descri- er to the field, size of the fi field is to be displayed, and t d. data structure is shown below a a structure necessary to descri- ure. This example might describ- and depth of a window structure ample { Internal; ng XPos, YPos; ort Mag; ields[] = { (char *) &NVEX.XPos, sizeof(NV IMAL, 0, 100, NULL}, (char *) &NVEX.YPos, sizeof(NV IMAL, 0, 200, NULL}, (char *) &NVEX.Mag, sizeof(NVFieler pointer to the ExGroups struct enerates the display shown below parameter EditFlag indicates allow changes to the data struct Same as in the NVDisplay command lay Configuration 100 200 4 faults function, when called wide oup structure, can be used to if ot nose values specified in the The second parameter NumGroups of arouns to be initialized	Page 6 initializing, s can also be may or may not ata structure is to description is bes a field eld, indication he initial value s well as the be the e the e the e. Ex.XPos), Ex.YPos), ix.Mag), eld), ExFields } ure, the function w. th a pointer nitialize the data NVGroup indicates
* SYNOPSIS: SetNvDefaults(Groups, N * NVGroupPtr Groups; * int NumGroups; * DispGroup(Group, EditF1 * NVGroupPtr Group; * unsigned long EditFlag; * NVOp(NVOpCmd, Base, Siz	NumGroups) Lag) ze, Offset)			the number The NVOp fu data struct data struct field of the all the boo The first p to be perfo	or groups to be initialized. nction can be used to store and ures from NV memory. The only r ure to be stored in NV memory i e structure be NVInternal, which kkeeping for the NV memory sect arameter NvOpCmd indicates the rmed. A summary of the commands	recover equirement of the s that the first h is where ion is done. command is shown below:

26 1991 16:56:23	NVLib.c	Page 7	Jur	26 1991 16:56:23	NVLib.c	Page
Command 	Value Description 0 Fix NV section check 1 Clear NV section 2 Check if NV section 3 Open NV Section 5 Compare NV Section 5 Compare NV Section 6 Save NV Section 7 Check if NV section 6 Compare NV Section 7 Compare NV Section 6 Dependent 7 Compare NV Section 7 Compare NV Section 7 Save, Structure is shown below. 7 SAVE, &NVEX, sizeof(NVEX), 0); SAVE, &NVEX, sizeof(NVEX), 0); SAVE, &NVEX, sizeof(NVEX), 0); SAVE, &NVEX, sizeof(NVEX), 0); Save, and open operations cause ed and filled with the NVEX dat ca structure is filled from NV	sum is valid data base ted on, and the set NV memory stored. An recall the to the NV device ta structure; memory. dify the NV device, s and then writes		<pre>if (Field Temp Temp Field } else { Field break; } case NV_TYPE_DEC case NV_TYPE_VAL { FieldWrit break; } case NV_TYPE_STR { StrCpy(F break; } case NV_TYPE_BIT { Temp = Value 4= FieldWrit break; } </pre>	<pre>d->Aux) { = FieldRead(Field->Address, Fiel = Temp 4 -Field->Aux; = Temp Field->InitVal; dwrite(Field->Address, Field->Si; dwrite(Field->Address, Field->Si; LIST: LIST: te(Field->Address, Field->Size, 1 ING: ield->Address, Field->InitVal); FIELD: FindBitSet(Field->Aux); FieldRead(Field->Aux); (Field->Au; (Field->Address, Field->Size, 1 (Field->Au; (Field->Au; (Field->Au; (Field->Au; (Field->Au; (Field->Size, Field->Size, 1)); te(Field->Address, Field->Size, 1); </pre>	<pre>id=>Size); ze, Temp); ze, Field=>InitV Field=>InitVal); >Size); Value);</pre>
them back to If errors au compare open function Nvo Error numben	the NV memory device. e encountered during the check cations, an error message is re op. The error codes are listed Description	k, save or eturned from the below.	} D1:	} } spGroup(Group, EditFlag)		
NVE NONE NVE_OVERFLO NVE_MAGIC NVE_CKSUM NVE_CKSUM NVE_CMD NVE_CMD	0 No errors. 1 NV device write count e 2 Bad magic number read f 3 Bad checksum read from 4 Write to NV device fail 5 Unknown operation reque 6 Data does not compare t	exceeded. from NV device. NV device. led. ested. co NV device.	NV(un: {	<pre>GroupEtr Group; signed long EditFlag; int NumFields = Group->N unsigned long Value, Tem char Buffer(80), RetVal; NVFieldPtr Field; int j; for (d = 0; d < NumField)</pre>	umFields; p;	
SEE ALSO: NVFields.h				<pre>Field = & Group->Fiel xprintf(" %-14s ", Value = FieldRead(Fi- switch (Field->Type) case NV_TYPE_HEX:</pre>	<pre>ds(j); Field->Name); eld->Address,Field->Size); {</pre>	
<pre>vueraults(Groups, NumGro oupPtr Groups; NumGroups; unsigned long Value, Ter register int i, j; NVFieldPtr Field; for (i = 0; i < NumGroup for (j = 0; j < Grou Field = & Groups switch (Field->T case NV TYPE HE)</pre>	<pre>pups; np; ps; i++) { ps[i].NumFields; j++) { i].Fields[j]; Yype) { :;</pre>			<pre>if (Field->A Value = xprintf(" 0x break; } case NV_TYPE_DECIMAL { xprintf(" %d break; case NV_TYPE_STRING: {</pre>	ux) Value & Field->Aux; %x\n",Value); : \n",Value);	



Jun 28 1991 11:33:44	NvMonDefs.h	Page 1	Jun 28 19	91 11:33:44	NvMonDefs.h	Page 2
/**************************************	****************	*****	*	long and she a multiple of	ort boundaries and padding structures	to be
* Copyright (c) 1990 Heurik * All Rights Reserved	on Corporation		*	An early ver	rsion of the ic960 compiler generated	the wrong
* * THIS IS UNPUBLISHED PROPR	IETARY SOURCE CODE OF HEURIKON CO	RPORATION.	*	structure ac (long, short	ddresses when the structures were orga t, byte) quantities in that order. If	nized a s the smaller
 The copyright not actual or intended 	ice above does not evidence any d publication of such source code		* *	fields are i be careful	first in the structure it works much b [[]].	etter, so
* Heurikon hereby grants you	u permission to copy and modify		/	DETAL DEPENDENC		
* this permission provided	that the above copyright notice		* This st	ructure provides t	the definitions for a serial port. Thi	S
 Appears in all copies and this permission notice app addition, Heurikon grants brominently mark as not po 	that both the copyright notice a pear in supporting documentation. this permission provided that yo art of the original any modificat	Ind In Du Lions	* Include * This st * the non ***/	s the port humber, ructure should be volatile memory an	, baud rate and configuration. loaded in the user-configurable porti rray.	on of
* made to this software or * Heurikon Corporation not	documentation, and that the name be used in advertising or publici	of	typedef st	ruct NVII Port (/* Port struct = 8/4 butes	*/
* pertaining to distribution * without specific, written	n of the software or the document prior permission.	ation	unsign unsign	ed char Reserved; ed char PortNum;	<pre>/* Port number (A, B, C or D)</pre>	*/
* * Heurikon Cornoration does	not warrant, guarantee or make a		unsign	ed short PortFlags	s; /* Flags for port /* Port haud rate	*/
<pre>* representations regarding * of, the software and documents</pre>	the use of, or the results of th mentation in terms of correctness	e use	} NVU_Port	i	, fort baild fact	· · · · · ·
* accuracy, reliability, cu: * on the software, document	rrentness, or otherwise; and you ation and results solely at your	rely	/* Warning	: These macros onl	ly work with pointers	*/
* risk.	action and repaired porcer, at your	0	#define Pa	rity(x)	(x->PortFlags & 0x0003)	
			#define XO	nXOff(x)	(x->PortFlags & 0x0000)	
* MODIFICATIONS: *			#define Ch #define Re	BaudOnBreak (x) setOnBreak (x)	(x->PortFlags & 0x0040) (x->PortFlags & 0x0080)	
****/			#define St	opBits(x)	(x->PortFlags & 0x0100)	
<pre>#include "NVAssign.h"</pre>	/* Pull in the Internal data defi	nitions */	#define SP #define SP	APORT (BPORT	0 /* Serial Port Assignments 1	*/
#define MPU_68030 3 #define MMU_68030 3	/* Fixed Hardware devices	*/	#define SP #define SP	CPORTCPO	2 3	
#define CACHE_NONE 0 #define DMA NONE 5			#define SP	PARITY EVEN	0 /* Parity Type Assignments	*/
#define MEMEXP NONE 0			#define SP #define SP	PARITY ODD PARITY NONE	1	
#define FTH 82596CA 1	/* Ethernet may be optional	*/	#define SP	PARITY_FORCE	3	
#define ETH_NONE 0	, hence may be operonal		#define SP	DATA 5BITS	0 /* Data Bits Assignments	*/
#define HDISK_NONE 0	/* SCSI may be optional	*/	#define SP	DATA OBITS	2	
<pre>#define HDISK WD33C93 3 #define HDISK WD33C93A 4</pre>			#define SP	_DATA_8BITS 3	3	
#define FPU_NONE 0	/* Floating Point is optional	*/	<pre>#define SP #define SP</pre>	_STOP_1BITS (_STOP_2BITS 1	0 1	
#define FPU_68881 1 #define FPU_68882 2			/***** B	OOT DEFINITIONS **	******	****
_ /************************************	*****	****	* This se * from a	ctions defines the device and executi	e boot parameters for loading an appli ing the application. This section shou	cation ld be
<pre>* NvMonDefs.h: This header * for the NVR *</pre>	tile defines the bit field assig AM/EEPROM, as they are defined by	the board.	* located ***/	in the user section	ion of the nonvolatile memory device.	
* it can be us * are assigned	sed where a program needs to know d to what.	which bit fleids	typedef st	ruct NVU_Boot {	/* Boot struct = 32/20 bytes	*/
* This section	n describes the board specifics a	nd includes the	unsign	ed char AutoBootDe	ev; /* Auto Boot Device	*/
* necessary to	b maintain NV memory (NVAssign_h)		unsign	ed char Number:	/* Boot Device /* Boot Device Number	*/
*	······································		unsign	ed char BootFlags;	/* Boot Flags	*′/
* NOTICE: Because diffe	erent compilers may generate diff	erent spacing	unsign	ed long LoadAddres	ss; /* Load Address	*/
<pre>* between struc * alignment it</pre>	tures and structure elements bas	ed on the scarefully.	unsign	ed long RomSize;	/* Boot ROM Size /* Boot ROM Base address	*/
arrynment it	To important to define structure	o carcially.	unsign	ca rong Kombase;	/ DOOL NOM Dase address	

Jun 28 1991 11:33:44	NvMonDefs.h	Page 3	Jun 28 1	991 11:33:44	NvMonDefs.h	Page 4
<pre>char Reserved[16]; #endif } NVU_Boot;</pre>			#define #define #define	VsbReleaseMode(x) ScsiResetEnbl(x) ScsiIntMask(x)	(x->MiscFlags & 0x10) (x->MiscFlags & 0x20) (x->MiscFlags & 0x40)	/* VSB Release modes */ /* Scsi reset enable */ /* Scsi interrupt mask */
<pre>#define ClrMemOnBoot(x)</pre>	(x->BootFlags & 0x01) /* Clear on boot	: */	#define	DataCacheEnble(x)	(x->MiscFlags & 0x80)	/* 030 data cache */
<pre>#define AB_DONT #define AB_WINCH #define AB_FLOPPY #define AB_TAPE #define AB_SERIAL #define AB_ROM #define AB_ETHERNET #define AB_BUS</pre>	0 /* Auto Boot Definitions 2 3 4 6 7 8	*/	fdefine ∳define	InstCacheEnble(x) CountDownVal(x)	(x->MiscFlags & 0x100) / ((x->MiscFlags & 0x00000)	/* Instruction cache Enbl */ 200) >> 9)
/******* VME BUS DEFINITIO * This structure defines * and Vic configuration r * the user-defined sectio ***/	NS ************************************	rface in				
typedef struct NVU BusConf unsigned char Paddin. unsigned char AddrMo. unsigned long MiscBu unsigned long SlaveB #ifndef NV_SMALL unsigned char Reserv.	<pre>ig { /* BusConfig struct = 16/4 byte g[3]; /* Reserved dSel; /* Address Modifier select sFlags; /* Misc bus configuration bits usMap; /* Slave bus map configuration ed[4]; /* Reserved</pre>	25 */ */ */ */ */				
<pre>#endif } NVU_BusConfig;</pre>						
<pre>#define ExtSlaveMap(x) #define StdSlaveMap(x) #define ShtSlaveMap(x) #define EnblSlave(x)</pre>	(x->SlaveBusMap & 0xFFF00000) (x->SlaveBusMap & 0x00F00000) (x->SlaveBusMap & 0x000FFF8) (x->SlaveBusMap & 0x0000004)					
<pre>#define ReplaceAddr(x) #define MastRelMode(x) #define SlaveRelMode(x) #define LocBusTimer(x) #define VmeBusTimer(x) #define Sysfail(x) #define IndivRMC(x) #define EnblSht(x)</pre>	<pre>(x->MiscBusFlags & 0x00F00000) (x->MiscBusFlags & 0x00000003) (x->MiscBusFlags & 0x00000004) (x->MiscBusFlags & 0x00000008) (x->MiscBusFlags & 0x0000010) (x->MiscBusFlags & 0x00000020) (x->MiscBusFlags & 0x00000040) (x->MiscBusFlags & 0x00000080)</pre>					
/******* MONITOR DEFINED D * This section binds the 1 * common structure, which * read/write section. ***/	EFINITIONS ************************************	****** er				
typedef struct NV_MonDefs NV_Internal Internai unsigned long MiscFlag NVU_Port Console NVU_Port DownLoad NVU_Boot Boot; NVU_BusConfig VmeBus; } NV_MonDefs, *NV_MonDefPt:	<pre>{ /* Mon Defs struct = 76/48]; /* Internal definitions gs; /* Misc monitor flags ; /* Console Port Configuration d; /* Download Port Configuration</pre>	*/ */ */ */ 3 */				
<pre>#define ClrMemOnPowerUp(x, #define ClrMemOnReset(x) #define DoPowerDiag(x) #define VsbMasterEnbl(x)</pre>) (x->MiscFlags & 0x01) /* Clear on poweru (x->MiscFlags & 0x02) /* Clear on reset (x->MiscFlags & 0x04) /* Do powerup diag (x->MiscFlags & 0x08) /* VSB Master enab	ip */ */ gnostics */ ble */				


Heurikon Corporate Office

8000 Excelsior Drive Madison, WI 53717 Watts: 800-356-9602 Phone: 608-831-0900 Fax: 608-831-4249

Heurikon Customer Support and Factory Service Office

8310 Excelsior Drive Madison, WI 53717 Watts: 800-327-1251 Phone: 608-831-5500

Heurikon Northeast Regional Office

67 South Bedford, Suite 400 W. Burlington, MA 01803 Phone: 617-229-5831 Fax: 617-272-9115

Heurikon Southeast Regional Office

2010 Corporate Ridge, Suite 700 McLean, VA 22102 Phone: 703-749-1474 Fax: 703-556-0955

Heurikon Central Regional Office

13100 West 95th Street, Level 4D Lenexa, KS 66215 Phone: 913-599-1860 Fax: 913-599-1918

Heurikon Western Regional Office

23121 Plaza Pointe Dr., Suite 109 Laguna Hills, CA 92653 Phone: 714-581-6400 Fax: 714-581-8509



Regional Sales Representatives

revised 1.91

NORTHEAST REGION

CT, DE, ME, MA, NH, NJ, NY, Eastern PA, RI and VT

IN, KY, MI, OH, Western PA and WV

Daner-Hayes, Inc. 62 West Plain Street Wayland, MA 01778 Tel: (508) 655-0888 Fax: (508) 655-0939

Systems Components, Inc. 1327 Jones, Suite 104 Ann Arbor, MI 48105 Tel: (313) 930-1800 Fax: (313) 930-1803

Acudata, Inc.

Plano, TX 75074

CENTRAL REGION

AR, LA, OK and TX

MN, ND, SD and Northwest WI

IL, IA, KS, MO, NE and Southeast WI

Micro Resources Corp. 4640 W. 77th Street, Suite 109 Edina, MN 55435

Tel: (612) 830-1454 Fax: (612) 830-1380

Panatek

720 Avenue F, Suite 104

Tel: (214) 424-3567

Fax: (214) 422-7342

CA

Washington, DC

WESTERN REGION

AZ, CO, NV, NM and UT

ID, MT, OR, WA, WY and Canada (Alberta and British Columbia) Electronic **Component Sales** 9311 S. E. 36th Street Mercer Island, WA 98040-3795

Tel: (206) 232-9301 Fax: (206) 232-1095

Oualtech

333 West Maude Avenue, Suite 108 Sunnyvale, CA 94086 Tel: (408) 732-4800 Fax: (408) 733-7084

2500 West Higgins Road, Suite 305 Hoffman Estates, IL 60195 Tel: (708) 519-0867 Fax: (708) 519-0897

SOUTHEAST REGION

MD, VA and

Spectro Associates 1107 Nelson Street, #203

Compware Marketing

100 Arapahoe Ave.

Boulder, CO 80302

Tel: (303) 786-7045 Fax: (303) 786-7047

Suite 7

Rockville, MD 20850 Tel: (301) 294-9770 Fax: (301) 294-9772



Index

7-segment display 8-1 82596CA 12-1 82C501AD 12-1

A

abbreviations in monitor commands A-9 add, monitor command A-30 address error 5-2 address modes, bus 7-14 addresses, summary 14-2 addressing mode, Ethernet controller 12-4 ambiguous command, monitor error A-43 arbitration, bus 7-4 arguments to monitor memory commands A-29 autoboot cancellation A-44 autovectors 3-3

В

baud rates 10-6 big-endian byte ordering, Ethernet 12-3 binary arguments, monitor A-29 binary format records, downloading with monitor A-25 Board.c B-1 Board.h B-1 boot devices, configuration with monitor A-14 Boot group, monitor display A-30, 31 boot-up A-46 bootbus, monitor command A-30 BootParams Group, monitor A-37 bootrom, monitor command A-31 bootserial, monitor command A-31 breakpoints A-40 Bug.h B-1 bus address modes 7-14

bus arbitration 7-4
bus control 7-1
bus control latch, with monitor commands A-15
bus error (MPU) 5-1
bus grant jumpers, J14, J15, J17, J18 7-5
bus interface 7-17
bus interrupts 7-3, 12
bus memory 6-4
bus priorities 7-2, 4
bus request jumper, J16 7-5
bus throttle timers 12-4
bus timer 7-11, 16
bypass, FPP 4-2
byte ordering 12-5

C

cache control 3-7 Cache Group, monitor A-37 call, monitor command A-31 Centronics interrupt 9-2 channel attention 12-5, 7 character arguments, for monitor commands A-9 checksum, binary files A-25 checksum, S-records A-22 checksummem, monitor command A-31 CIO data ports, writes A-46 CIO usage 9-1 clearmem, monitor command A-32 clock, CIO 9-3 clr instruction, caution 9-5 cmpmem, monitor command A-32 command-line editor, monitor A-8 command-line history, monitor A-8 commands, monitor A-2 configboard, monitor command A-32

configuration jumpers 14-3 configuration, memory 6-1 connectors 1-6 Console Group, monitor A-38 control panel interface (P5) 3-6 copymem, monitor command A-32 counter/timers (CIO) 9-2, 3 CRT terminal, setup 2-7

D

date, monitor command A-32 debugging applications, with monitor A-27 defaults, monitor A-46 device I/O execution A-46 disassembler, monitor command A-33 displaymem, monitor command A-33 div, monitor command A-33 divide by zero error 5-2 double bus fault error 5-1 Download Group, monitor A-38 download, monitor command A-17, 16, 34 dumpregs, monitor command A-34

E

editor, monitor commands A-8 EPROM 2-10 equipment for setup 2-3 error, timer frequency 9-3 errors A-43 errors, system response 5-1 ESD prevention 2-3 Ethernet address 12-2 Ethernet byte ordering 12-5 Ethernet exception conditions 12-13 Ethernet peripheral address 12-10 exception conditions, Ethernet 12-13 exception vectors 3-2 exception vectors, MPU 3-3 exceptions, FPP 5-2 exectrace, monitor command A-34

F

feature summary 1-1 fillmem, monitor command A-34 findmem, monitor command A-35 findnotmem, monitor command A-35
findstr, monitor command A-35
flags required for monitor memory commands A-29
flags, for monitor commands A-9
floating point processor (FPP) 4-1
format for monitor commands A-9
format for monitor memory commands A-29
FPP exceptions 5-2
free memory A-47
function summary, monitor A-45
functional description 1-4

Η

HALT state 3-6; 5-1; 7-15 help, monitor command A-35 hex-Intel file, example A-21 hex-Intel records A-17, 18, 34 hexadecimal arguments, monitor A-29 history of commands, monitor A-8

illegal instruction error 5-2 indicators, status LEDs 3-6 initialization error, nonvolatile memory A-43 initialization, CIO 9-3 initialization, Ethernet controller 12-9 initialization, software 14-1 initializing memory, from the monitor A-11 initializing nonvolatile memory, caution A-38 initializing the board to defaults A-46 installation 2-3 installation and setup, monitor A-5 interrupt acknowledge 7-13 interrupt enable 12-3 interrupt handler, bus 7-13 interrupt levels, MPU 3-1 interrupt pending 7-13; 9-1 interrupt polarity 12-4 interrupt vector values 3-5 interrupt, mailbox 7-15 interrupt, mailbox 9-1

interrupter module, bus 7-12 interrupts 12-11 interrupts, bus 7-3 interrupts, VMEbus, unmasking A-45, 46 IRQ interrupt 3-3

J

J14, J15, J17, J18, bus grant jumpers 7-5 J16, bus request jumper 7-5 jumper summary 14-3 jumpers 1-6 jumpers, bus control 7-17 jumpers, ROM type 6-2 jumpers, serial I/O 10-7 jumpers, watchdog 7-17

L

LEDs, status 3-6 LoadAddress field, monitor A-30 locked bus cycles 12-4

М

Mailbox Group, monitor A-37 mailbox interrupt 7-15; 9-1 mechanical specifications 14-6 memory configuration 6-1 memory management A-47 memory map 6-4 memory sizing 6-4 Memory Test error A-44 memory test, monitor A-7 memory timing 6-6 memory, bus 6-4 Misc Group, monitor A-37 monitor commands, errors A-44 monitor defaults, nonvolatile memory configuration A-6 monitor entry point A-45 monitor operation A-1 monitor program 2-12 MPU status 3-6 MPU summary 3-1 mul, monitor command A-35

N

network interface controller (82596CA) 12-1 nonvolatile configuration and nonvolatile autoboot A-7 nonvolatile memory configuration, monitor defaults A-6 nonvolatile RAM 6-7; C-1 number base definitions, monitor A-29 number bases, for monitor arguments A-9 numeric format A-9 NVRAM C-1 nvdisplay, monitor command A-11, 36 nvinit, monitor command A-38 nvopen, monitor command A-38 nvset, monitor command, caution A-39 nvupdate A-11 nvupdate, monitor command A-39

0

octal arguments, monitor A-29 operating temperature 2-3 oscillator and reset bits, RTC 13-6

Ρ

P1 pin assignments, VMEbus 7-18 P1 signal descriptions 7-1 P2 pin assignments (SCSI) 11-2 P2 pin assignments (VMEbus) 7-19 P3 pinout (serial) 10-1 P4 pin assignments 12-14 P5 pinout (status) 3-6 paged ROMs, 3 parity, RAM 3-1; 5-1; 6-4 physical memory map 6-4 pin assignments, real-time clock 13-4 pin assignments, VMEbus, P1 7-18 pinouts, SCSI and VMEbus 7-19 pinouts, VMEbus 7-18 port access 12-5, 6 port addresses, CIO 9-3 port addresses, SCC 10-6 port addresses, SCSI 11-2 port addresses, summary 14-2 ports, overview 1-6 power requirements 14-6

power-up errors A-44 power-up memory configuration 6-1 precautions 2-3 privileged violation error 5-2 Proc.c B-1 Proc.h B-1 ProcAsm.s B-1 protected fields, nonvolatile memory A-13 prstatus, monitor command A-39

R

radix, monitor A-29 RAM parity 6-4 RAM, bus 6-4 RAM, nonvolatile 6-7; C-1 RAM, on-card 6-4 rand, monitor command A-39 reading memory, monitor command A-13 readmem, monitor command A-39 real time clock 13-1 real time clock error A.-44 real-time clock, pin assignments 13-4 register definition, RTC 13-7 register summary 14-2 registers, RTC 13-6 Release-without-hold bit 7-11 reset 7-15 reset sequence, monitor A-5 reset switch 1-6, 7 reset vector 3-3; 14-1 ROM 2-10; 6-1 RPACKs, SCSI 11-4 RS-232 conventions 10-3 RS-232 pinouts 10-1 RS-422 operation 10-7 RTC nonvolatile controller 13-6 RTC registers 13-6 RTC, AM-PM/12/24 mode, 6 RTC, description of operation 13-4 RTC.c B-1

S

S-record file, example A-24 S-records A-17, 22, 34 S0 records A-22 S1 data records A-22 S2 data records A-22 S3 data records A-22 S5 data count records A-23 S7 termination and start address records A-23 S8 termination and start address records A-23 S9 termination and start address records A-23 SCC.c B-1 screen messages A-43 SCSI bus termination 11-4 SCSI pin assignments, P2 7-19 SCSI port 11-1 serial I/O 10-1 serial network interface (82C501AD) 12-1 serial numbers 2-1 serial port control, from the monitor A-46 Serial Test error A-44 serial test, monitor A-7 service 2-10 setdate, monitor command A-40 setmem, monitor command A-40 settrace, monitor command A-40 setup 2-3 setup, CRT terminal 2-7 seven-segment display 8-1 short addresses, bus mode 7-14 sizing memory 6-4 slavedis, monitor command A-41 slaveenable, monitor command A-41 software initialization 14-1 standard addresses, bus mode 7-14 start-up display, monitor A-7 starttimer, monitor command A-41 status LEDs 3-6 status, MPU 3-6 status/ID byte 7-12 step, monitor command A-41 stoptimer, monitor command A-41 string format A-9 sub, monitor command A-42 summary, features 1-1 swapmem, monitor command A-42 symbol format A-9 syntax for monitor commands A-9

SYSBUS byte 12-3, 8 SYSFAIL bus signal 7-3, 14 System Configuration Pointer 12-3 System Configuration Pointer address 12-4 System Control Block 12-3 system controller board 7-4, 17 system errors 5-1

Т

technical documents 1-8 terminators, SCSI 11-4 testmem, monitor command A-42 Timer.c B-1 timers (CIO) 9-3 timing, memory 6-6 tracing A-40 transmode, monitor command A-42 transparent mode, monitor A-25, 26 troubleshooting 2-10

U

unmasking VMEbus interrupts A-46

V

vectors, exception 3-2 VME.c B-1 VMEbus connectors, P1 and P2 7-17 VMEbus description 7-1 VmeBus Group, monitor A-38 VMEbus interrupts 7-12 VMEbus interrupts, unmasking A-45, 46 VMEbus pin assignments, P2 7-19 VMEbus pinouts (P1) 7-17

W

watchdog, vector 3-3; 5-1; 7-11, 16 writemem, monitor command A-42 writestr, monitor command A-42 writing memory, monitor command A-13

Z

zero bits, RTC 13-7

Heurikon Corporation 8310 Excelsior Drive Madison, WI 53717

Customer Support: 1•800•327•1251 Sales: 1•800•356•9602