

# maintenance manual

# volume

 $\subseteq$ **GRI Computer Corporation** 320 NEEDHAM STREET, NEWTON, MASSACHUSETTS 02164

Price: \$15.00



## **Maintenance Manual volume I**

The equipment described in this manual is covered by U.S. and foreign patents and patents pending.



**March 1972** 

#### Copyright © 1972 by GAi Computer Corporation

This manual is for informational purposes only. The technical information is not to be construed as engineering specifications.

Printed in U.S.A.



#### **TABLE OF CONTENTS**

 $\overline{\phantom{a}}$ 

 $\mathcal{A}^{\mathcal{A}}$ 





 $\bar{z}$ 

#### TABLE OF CONTENTS (Cont.)



#### TABLE OF CONTENTS (Cont.)



v

Page

#### LIST OF FIGURES



#### **LIST OF TABLES**



 $\bar{\mathcal{A}}$ 

 $\mathcal{L}$ 

 $\hat{\mathcal{I}}$ 

THE GRI-909

## **CHAPTER 1 GRI-909 GENERAL DESCRIPTION**

#### 1.1 GENERAL DESCRIPTION

The GRI-909 Computer (available in Models 10, 20, 30, 40) is a compact 16-bit machine, especially designed to be an economical powerful part of larger dedicated systems. The GRI-909 is easily interfaced to a wide variety of system devices. Data handling is fast and efficient, and data can be transferred between all system registers (including memory) and external devices. Programming is directed to specific functions for the system designer, rather than being strictly limited to complex arithmetic or mathematical expressions; the assembly language is easy to understand and highly systems oriented. Section 1.4 contains specifications for the GRI-909 Computer.

#### 1.2 FEATURES

The features listed below make the GRI-909 an especially flexible and expandable computer for system control:

- Processor  $16$  bit fully parallel processor, 1.76  $\mu$ s cycle time
- $\text{Memory} \text{Maximum of } 32,768 \text{ words of random-access core memory, directly address}$ (not page oriented). Minimum core size is 1024 words.
- $P$ rogramming  $-$  Simple programming in a higher level, functional language, without sacrificing the efficiencies and economies of an assembly language.
- Direct Memory Access Any device can transfer data directly to memory. Direct memory access (DMA) channel is available on the same data and control lines as the programmed input/output (I/O) channel (I/O rate: 9.1 Mbits per second). No DMA multiplexer is required for multiple DMA devices.
- Direct Data Transfer  $-$  Every device in the system is directly addressable by programmed instructions. Data can be transferred between devices without special accumulators or temporary storage. Many computer instructions normally required for data manipulation are eliminated.
- $Firmware$   $-$  Firmware options can take the form of microprogrammable read only memories (ROMs) or hardware logic to expand the instruction set and provide system flexibility unequalled by more conventional computer designs, e.g., multiple arithmetic units, extended arithmetic options, byte manipulation hardware, general-purpose registers.
- Priority Interrupt System  $-$  Priority interrupt system has full capability to be used as a single-channel interrupt or as an automatic hardware interrupt at the option of the system designer. Most GRI standard 1/0 operators have full auto-hardware interrupt.
- $\mathbf{Expansion}$  Power and space are available for 8192 words of memory, 3 major firmware operators and 16 firmware or device interface operators.
- Protection Memory power fail protection and automatic restart are standard in the Model 10 and optional in Models 20, 30, 40. Also, remote start and stop are available for use in system interface.
- Versatility  $-$  Core memory and ROM are interchangeable.
- $Reliability TTL$  integrated circuit and medium scale integrated (MSI) circuit modules are used for maximum reliability and economy.
- $\Delta$ Displays  $-$  All system registers, both internal and external to the computer, can be displayed on the console. Data can be transferred to all system devices using console switches.
- $-$  Photo-optical switches  $-$  Console switches are photo-optical for long, bounce-free life.
- Peripherals Peripheral options include: mass memory media, I/O devices, communication interfaces, display, and digital system devices.

#### 1.3 DESIGN CONCEPT

1.

The GRI-909 Computer is a *direct function processor* (see Figure 1-1). Direct function processing, a unique concept in computer-controller design, enables each system element to communicate directly with any other element using shared high-speed data buses. Thus, such peripheral devices as a Teletype or CRT are connected across the same bus structure as the arithmetic unit and memory of the computer, as well as the other processor elements. Data transfer between external devices and computer devices is accomplished directly, in a single operation, with no temporary storage of data in special 1/0 registers or accumulators. As a result, data flow between devices increases, and no special complicated command repertoire is necessary to process and translate information transmitted between the computer and the device controlled.

A vital block of logic called the *bus modifier* (see Figure 1-1) provides a programmable path between the source and destination buses. The bus modifier is designed to accept data from any input device and move the data to any output device, as well as perform operations "on-the-fly" as the data pass from one device to the other. Operations that can be performed on the data include: increment, left shift, right shift, one's complement, no modification, and two's complement.

The modular design inherent in direct function processing encourages many machine configurations, ranging from highly economical minimal processors (for systems requiring simple data manipulations) to large systems with powerful computing instructions and a variety of peripheral devices. Hardwired firmware operators can be added in the form of plug-in modules to provide virtually thousands of computer instructions. The modules, or firmware operators, add flexibility and expandability unequalled by conventional computer designs.

The direct function processing technique, used exclusively in the GRl-909, is the culmination of many years of experience in both the design of computers and the use of computers in systems. The GRI-909 is a tested, proven system control computer. Its flexibility, modularity, and ease of programming provide the original equipment or system manufacturer with a system control center that minimizes many of the problems inherent in conventional computer designs. The modular firmware capability of the GRI-909 provides the system designer with flexibility to meet changing system requirements, the ability to incorporate proprietary and unique control features, and a solid hedge against obsolescence caused by the introduction of new system devices or circuitry.



Figure 1-I Direct Function Processor. Typical Configuration

® Teletype is a registered trademark of Teletype Corp.

#### 1.4 SPECIFICATIONS

#### 1.4.1 Physical (See Figure 1-2)

Size: 10-1/2 in. high, 19 in. wide, 20 in. deep

Weight: 50 lb.

The GRI-909 mounts from the front in a standard EIA 19-in. cabinet with provision for rack slides. Space is provided in the basic frame for up to 3 major functional firmware options and up to 16 firmware or interface modules. Memory capacity of the basic frame is 8192 16-bit words. Extender frames can be provided for an additional 24,576 words of core memory and/or additional firmware or interface modules. ROM modules can be interchanged with core memory modules.

#### 1.4.2 Electrical



#### 1.4.3 Functional



#### 1.4.4 Environmental





Figure 1-2 GRI-909 Dimensional Drawing

### **CHAPTER 2 OPERATION AND PROGRAMMING**

Chapter 2 describes GRI-909 operations, controls, indicators, and turn-on and shut-down procedures. The 1/0 and internal processing command repertoire is also fully described.

#### 2.1 CONSOLE DESCRIPTION

Figure 2-1 shows the GRI-909 console. The controls (OPERATING KEYS on the lower left of the console and Data Switch Register toggle switches on the lower right) are used to input data to any device in the system. The indicators on the left {Fl, FA, FO, etc.) display internal computer conditions. The indicators on the right display the contents of the various processor registers, INSTRUCTION REGISTER (IR), SEQUENCE COUNTER (SC), MEMORY ADD-RESS (MA), MEMORY BUFFER (MB), and DATA DISPLAY (DD). When any indicator is lit, the associated flip-flop is in the 1 state (or true state). When an indicator is out, the associated flip-flop is in the 0 state (false).

#### 2.1.1 Controls

2.1.1.1 Power – The key operated POWER switch on the lower left-hand side of the console supplies primary power to the computer. The key is inserted and turned clockwise.

2.1.1.2 Console - The CONSOLE switch on the lower left-hand side of the console disables the OPERATING KEYS to prevent unauthorized tampering with the operation of the processor. The key is inserted and turned clockwise. The operator can continue to use the data switches to supply information to the program.

2.1.1.3 Operating Keys  $-$  The OPERATING KEYS are located at the bottom left of the console. All keys (except SS and STOP) are momentary contact switches. Table 2-1 lists the keys and their associated functions.

#### Table 2-1



#### GRI-909 OPERA TING KEYS AND FUNCTIONS

#### Table 2-1

#### GRI-909 OPERATING KEYS AND FUNCTIONS (Cont.)



2.1.1.4 Data Switch Register  $-$  The Data Switch Register is located at the bottom right of the console. The computer operator manipulates these switches to supply addresses, instructions, or data to the destination bus of the computer. A switch that is depressed (down) represents a binary 1; a switch that is not depressed represents a binary 0. The Data Switch Register can be used as follows:

- *a.* As sense switches in real time under program control.
- *b*. To write into memory.
- *c.* To transmit data to a device selected on the thumbwheels.

The contents of the Data Switch Register can be read by the program using source code 10.

2.1.1.5 DEVICE SELECT Switch  $-$  Two octal thumbwheels are located at the upper left of the console. The thumbwheels are used to select operator addresses that are used in conjunction with the Data Switch Register and DATA DISPLAY indicators.

#### 2.1.2 Indicators

Most indicators on the GRI-909 console change state too frequently or too quickly to display useful, readable information when the processor is running. For this reason, the description of many of the indicators is limited to information displayed when the processor is not running.

#### **NOTE**

The top four rows of indicators at the right of the GRI-909 console are installed only on the programmer's console.

2.1.2.1 Processor Registers - The indicators that display the contents and status of the various processor registers are listed in Table 2-2, accompanied by a brief description of the function of each display.

2.1.2.2 Cycle Indicators - These indicators are located on the left side of the GRI-909 console. Table 2-3 lists the indicators and gives a brief description of the function of each indicator.

#### Table 2-2



#### PROCESSOR REGISTER DISPLAYS

#### Table 2-3

#### PROCESSOR CYCLE INDICATORS





Figure 2-1 GRI-909 Front Panel With Programmer's Console

#### 2.1.3 Start-Up Procedure

When ac power is applied to the computer, it is important to note the following conditions:

- *a.* The register indicators do *not* represent the actual contents of the registers until the operator initializes them by performing an operation.
- b. All Output Ready flags are set.
- *c.* If the autorestart switch (located behind the console on the power supply front panel) is *off.* the SC is set to location 6 and the computer is stopped.
- *d.* If the autorestart switch is *on,* the processor begins normal operation at location 6.
- *e.* If the autorestart switch is on, it is recommended that the operator depress the STOP switch before applying ac power. *The computer then performs one instruction and stops.* thereby initializing the register indicators. The contents of the SEQUENCE COUNTER depend upon the instruction.

The following procedure is used to start the GRI-909 Computer:



To continue operation in the current computer state, but at *any* desired location, proceed as follows:

#### **CAUTION**

Do not use the SS mode in the following procedures. Any operation in the SS mode may destroy the machine state and, as a result, the instruction being executed if it is not completed.

#### Step

#### Procedure

- 1. Depress the STOP switch.
- 2. Set the new address on the Data Switch Register.
- 3. Set the thumbwheel switches to 07 (SC).
- 4. Depress the TRM Key to transmit the new address to the SC.
- 5. Depress CONT to continue the program.

#### **NOTE**

Use of the TRM key affects only the register selected by the thumbwheels and, in some cases, a device connected to that register. For example, transmitting the contents of the Data Switch Register to the teleprinter causes the 8-bit character in switches 0-7 to be printed. thus affecting the Output Ready flag and possibly its interrupt request bit.

To examine the contents of any register, proceed as follows:



#### **NOTE**

Use of the DISP key does not affect the machine state. However, the DISP key can affect the state of an output device that may share the same system address as an input device. For example, TTI and TTO share 77; displaying 77 also causes the contents of TTI to echo.

#### 2.1.4 Shut-Down Procedure

The following procedure is used to shut down the GRI-909 Computer.



*c.* All flags and control flip-flops are cleared after 140 *µs.* 

#### 2.2 PROGRAMMING

The basic processor (see Figure 2-2) comprises:

- *a.* Back panel bus with bus modifier
- b. Controller
- *c.* Four functional operators connected to the bus.

A core memory operator to hold a program and data is also shown in Figure 2-2. The Sequence Counter (SC), Instruction Register (IR), Data Test Operator, and Function Generate/Function Test Operator are required operators using fixed addresses in the bus address scheme. In conjunction with the control logic, these operators select instructions from the program stored in memory, interpret the instruction type as being one of four classes of instructions, and then perform the decoded instruction. Tables 2-4 through 2-7 in the back of this chapter contain reference data pertaining to the four classes of instructions.



Figure 2-2 Basic Processor

A machine command for the GRI-909 consists of either a one-word instruction or a one-word instruction followed by a second word that contains an address or data. In either case, the one-word instruction is of the general form DEVICE X TO DEVICE Y and is described by the format:



where:



#### 2.2.l Function Generation

The Function Generator, specified by a Source Device Address of 02 (represented as  $SDA = 02$ ), causes control signals (rather than data) to be transmitted to the device at DDA. The MOD format is:



The unique combination of MOD and DDA defines the function to be performed. Pulses are transmitted in parallel; therefore, up to 16 unique commands can be issued to the device at DDA. The receiving device must, of course, be capable of decoding the pulse pattern.

Examples:



Refer to Tables 2-4 through 2-7.

#### 2.2.2 Function Testing

The Function Tester, specified by Destination Device Address 02 (represented as DDA = 02), senses status indicators associated with the device at SDA. If the indicators satisfy the test specified by MOD, the control logic of the machine causes a skip of the next two locations to be performed. In other words, the next instruction to be executed is in the third location following the function testing instruction. If the indicators do not satisfy the test specified by MOD, then the instruction in the location following the function test is executed next. The MOD format is:



Any bit in MOD (9-7) = 1 selects the testing of the corresponding status indicator at SDA. If MOD (6) = 0, the test will be true if *any* of the selected indicators is on (true). If MOD (6) = 1, the test will be true only if *all* of the selected indicators are off (false).

Examples:



Refer to Tables 2-4 through 2-7.

#### 2.2.3 Data Testing

The Data Tester, specified by DDA = 03, tests data at SDA relative to zero. If the data test specified by MOD is true, the contents of the next location is used as a jump address. If the test is not true, the control logic of the machine skips this next location. The MOD format is:



The bits in MOD (9-7) specify the precise test that the data at SDA must satisfy in order for a jump to occur. The combinations are:



If a jump occurs, the address of the second word of the data test instruction is placed in the trap register (system address = 03) before the jump address is transmitted to the sequence counter. The contents of the trap provide a link back to the calling program if the jump was to a subroutine.

In the direct mode jump (MOD  $6 = 0$ ), the contents of the second word of the instruction is transmitted to the sequence counter (which always points to the next instruction to be executed). In the deferred mode (MOD  $6 = 1$ ), the contents of the second word is used as a memory address to fetch the jump address - this jump address is incremented, replaced in memory, and the incremented value is transmitted to the sequence counter.

Examples:



Refer to Tables 2-4 through 2-7.

Note that the trap register can be used as a source of data to be tested. This register approximates a generalpurpose register because it can be loaded from memory and its contents can be transmitted to any device in the system. However, the trap register cannot be loaded from another register because *register-to-03* is always interpreted as a data test instruction.

#### **NOTE**

 $\mathcal{A}$ 

If the trap is subjected to data test, remember that the contents are changed if a jump occurs.

#### 2.2.4 Data Transmission

A Data Transmission Instruction causes the transmission of data from a source device, through the bus modifier, to a destination device. The source data is not altered unless SDA = DDA. The leftmost two modifier bits

MOD(9-8) specify simple modifications to data during transmission (see bit maps in Sections 2.2.4.1 and 2.2.4.2).

#### **NOTE**

#### Only one such modification may be selected in a transmission instruction.

When data are incremented, the overflow indicator associated with the bus modifier is set (true) if, *and only if,*  the data being transmitted was equal to -1 (all l's), i.e., the last increment caused an overflow into the OF bit. Otherwise, the overflow indicator is cleared. This indicator can be sensed with a Function Test instruction or a Data Test of the machine status register (BOV = MSR 15).

Data shifting in the bus modifier is *circular* through a one-bit link. For example, if data is shifted left, bit 15 (sign) of the source word goes into the link, and the initial content of the link goes into bit 0 of the data word. After a shift, the new status of the link can be sensed with a Function Test instruction. Before a shift the link can be set to 1 or 0 or complemented with a Function Generation instruction.

2.2.4.1 Non-Memory Reference Transmission - These instructions enable the transmission of data directly between system devices. The MOD format is:





2.2.4.2 Memory Reference Transmission - These instructions enable the transmission of data to and from memory. If SDA = 06, data is transmitted from memory. If  $DDA = 06$ , data is transmitted to memory. If  $SDA = DDA = 06$ , data is transmitted from a memory location back to itself. The MOD format is:



All Memory Reference Data Transmission Instructions are two words in length. The first word is the actual instruction. The second word is either an address of another memory location or it is a source or destination for data. The address of the memory location into which data is transmitted or from which data is transmitted is called the *effective address.* The effective address is determined by the addressing mode as specified by MOD (7-6):



Examples (assume location 500 contains 1000):





Refer to Tables 2-4 through 2-7.

The deferred mode is sometimes called *one level indirect with auto-indexing.* The term *indirect* in this sense means that the address in the instruction is not the effective address but is the *address* of the effective address. The term *auto-indexing* means that the effective address is incremented before the data transmission takes place.

#### Table 2-4

#### ASSIGNED DEVICE ADDRESSES\*



\* For a complete list of device addresses refer to Appendix B.

#### Table 2-5



 $\bar{\phantom{a}}$ 

#### GRI-909 INSTRUCTION SUMMARY

#### Table 2·6

#### GRI-909 INSTRUCTION EXAMPLES



#### Table 2-7



#### INSTRUCTION TIMES

\* The deferred mode selects one level of indirect addressing with auto-indexing; the indirect address is incremented prior to instruction execution.

## **CHAPTER 3 THEORY OF OPERATION**

Chapter 3 contains the Theory of Operation for the GRl-909 Computer. The basic computer elements and the power supply are explained in detail, as well as in relation to the total system.

#### 3.1 PHYSICAL ARCHITECTURE

The physical organization of the basic GRI-909 package is shown in Figure 3-1. The framework is of extruded anodized aluminum and serves both as a caged grounding scheme and as guides for the printed circuit cards in the system. The console is enclosed by the hinged door on the front of the cabinet. All the console switches and indicators with associated driving and sensing circuits are mounted on the door.

All back panel wiring inside the frame is on printed circuit (PC) cards with PC card sockets soldered onto them. As a result. one card is plugged directly to another card. *No wire wrapping or point-to-point wiring is used anywhere in the system.* The processor bus has connectors for nine 9-in. by 13-in. plug-in cards, three of which are available for large firmware operators, such as the arithmetic operator. The 1/0 bus has sixteen positions for 9-in. by 4-in. cards for smaller firmware or device operators. The memory bus is used for core memory modules.

#### 3.2 BUS SYSTEM

To achieve functional modularity, the machine architecture is designed around a dual bus arrangement (see Figure 3-2). All functional operators in the system are interfaced to these buses, which provide communication and control paths from one operator to another. As shown in Figure 3-2 when a 16-bit data word is to be transmitted from Device X to Y, Device X places the data onto the lower bus, the Destination Bus. These data are then passed to the upper bus, the Source Bus, through a short circuit path between the buses, and then sent to Device Y. A 16-bit data transmission as just described is the most basic operation performed in the machine and is referred to as a *microinstruction* Data are transmitted by the stored program and also by the built-in machine control to perform various bookkeeping tasks. Each of these transfers requires 440 ns.

The Source Bus and the Destination Bus each contain 44 conductors that can be grouped into three major categories:

- *a.* 16 lines are used for the data paths
- b. 6 lines for selection of the operator
- *c.* 22 lines provide control

The format of the 16-bit data transmission instruction word is also shown in Figure 3-2. The left-most six bits of this instruction word select a Source Device Address (SDA). These six bits are impressed upon the six address lines of the Destination Bus to select one operator as a data source. The right-most 6 bits of the instruction word appear on the six address lines of the Source Bus to select the Destination Device Address (DDA).

#### 3.2.l Busing Scheme

The busing scheme and connections internal to the main chassis are shown in Figure 3-3. All PC cards shown in the lower row are of the larger size (9-in. by 13-in.). The processor is contained on three large cards, labeled PCl, PC2, and PC3. The PD buffer board provides the buffering and cable connection to the console. The MR board contains the MA and MB registers, memory timing and controls, and a connection, via flat cable and the MR connector card, to the memory bus. Core memory cards are the largest cards used and contain the core planes, and all read, write, inhibit and sense circuitry. Three connectors are available in the processor bus for the addition of firmware operators.



Figure 3-1 Physical Organization of the Basic GRI-909 Package

w N



Figure 3-3 System Busing

The IOP and IOI cards have flat cable between them to connect the processor bus to the 1/0 bus. Drive circuits on these cards provide signal isolation between the two buses, and decoders provide special operator code signals to the I/O bus that are not available on the processor bus. These signals are used for interrupt, direct memory access (DMA) control and external instruction processing. Space for decoding these signals directly from source address lines (SAB) and destination address lines (DAB) is more readily obtained on the large firmware cards than the small 1/0 cards.

Both the processor bus and the 1/0 bus are actually each two buses: source and destination. In general, the destination bus is associated with output from system operators, whereas the source bus is the source of data and control information for input to system operators.

All connections between the buses and the console are made with multiconductor flat cable attached at both ends to PC cards. Expansion chassis to extend the memory bus and the 1/0 bus are of the same type of construction as the mainframe. These expanders are placed either above or below. Flat cable connects the buses.

#### 3.2.2 Bus Schematic

Figure 3-4 is a bus schematic of the basic GRI-909 configuration. Except for most of the power wiring, all system signals are distributed via the printed bus board. Some of the signals and signal groups shown in the schematic are private communications signals between the three major control assemblies (PC 1, PC2 and PC3) that make up the basic processor. There are also private communications signals that go between the PD board, via the PDB cable buffer card, specifically to operate the console control switches and state indicators. The power supply delivers voltages and control signals to the bus via wired fast-tab connections that are made to the main processor bus. From PC3 through the last slot on the main processor bus, the signals become the system signals that are distributed in parallel through the entire system, including the 1/0 bus section in the rear of the machine. These signals are distributed to the 1/0 bus section via a cable and buffer card assembly called the IOP/IOI *processor bus buffer.*  Note that the majority of signals that arrive at the back panel bus of the processor via this card are still identical to the processor signals used internally and, therefore, facilitate the use of internal options plugged into these slots, as well as 1/0 options.

All connections to the main processor bus or the I/O bus assembly are made by 44-pin connectors. Signal Origin drawings are connector lists that describe all the bus signals that appear on the connectors at the various slots in the main processor. These drawings, located in a separate volume titled *GR/-909 Engineering Drawings,* in addition to showing the connector pin number and the signal name, also contain:

- *a.* Brief descriptions of the signal functions
- b. Whether the signal is originated on the board described on the drawing.
- *c.* Whether the signal is simply used on that board, or whether the signal contains bus drivers that are ORed onto one of the common buses that runs through the system.

In general, all signals with the suffix *L* are bus type signals that are driven from many points throughout the system by open collector gates. Exceptions to this rule can be found by observing whether the signal is marked in the *Origin* column or the *Used* column. A bus-type signal has more than one origin. If the signal is a bus-type and the *Used* column is marked, this notation indicates a point of termination of the signal.

#### 3.2.3 Source and Destination Bus Signals

Usually, the Source and Destination Bus signals are treated of in block diagram discussions of GRI-909 architecture. This treatment excludes communication paths between PCl, PC2, PC3, MR, PDB, and the power supply. The signals discussed in this section are found on the Source Bus connectors and Destination Bus connectors in the three large card-option slots on the processor bus and the 16 small card-option slots on the 1/0 bus.

THRU A18-40-010



Figure 3-4 Bus Schematic

Figures 3-5 and 3-6 are diagrams of the two connectors, showing pin numbers and signals as they would appear looking into the processor at the bus board. Those signals marked by an asterisk(\*) appear only on the I/O bus connectors. A short explanation of the signals is given in Table 3-1.



\*APPEAR ONLY ON 1/0 BUS CONNECTORS

Figure 3-5 Source Bus Connector Figure 3-6 Destination Bus Connector
# Table 3-1

# SOURCE AND DESTINATION BUS CONNECTOR SIGNALS



 $\hat{\mathcal{L}}$ 

# Table 3-1



## SOURCE AND DESTINATION BUS CONNECTOR SIGNALS (Cont.)

#### 3.3 PROCESSOR ELEMENT DESCRIPTION

#### 3.3.1 Bus Modifier

The four center bits of the instruction word are used to specify data modification as data are passed from the Destination Bus to the Source Bus, as shown in Figure 3-7. The short circuit path contains an arithmetic unit called the *bus modifier.* During data transmission, the data can be complemented, incremented, shifted left I bit, or shifted right I bit. An overflow (OV) flip-flop stores a binary carry out of the sixteenth bit caused by incrementing a data word of all 1's. Both right and left shifts are done in a circular fashion through the link (L) flip-flop. Following a shift during data transmission, one bit of the source data is retained in the link, and the bit initially in the link is passed on as part of the data word to the destination device. Path control through the bus modifier, as well as the Bus Overflow (BOV) and Link Bit (L), is located on PC3.

#### 3.3.2 Sequence Counter (SC)

A device is provided to keep track of the program information. This Sequence Counter (or program counter) is common to all computers and indicates the address of the next instruction.

In the GRI-909, the Sequence Counter is connected across the buses, as are all other elements in the system, providing direct access from device to device.

The system address of the SC is 07. The SC is always preset to a value of  $68$  when power is first applied to the processor by the signal PSH. All logic associated with the SC is located on PC3.





Figure 3-7 Data Modification During a Microinstruction

## 3.3.3 Instruction Register (IR)

The Instruction Register contains the current instruction in the computer to be executed. As the other elements in this system organization, the IR is connected across the Source and Destination Buses.

The system address of the IR is 01. All logic associated with the IR and decoding the IR is located on PCI.

#### 3.3.4 Data Tester

A computer must decide on the paths that it will follow, based on the value of the data that it receives. In the GRI-909, the Data Tester uses the modifier code bits to determine the value of the information it receives, i.e., less than zero, equal to zero, or any combination thereof. This tester is connected between the Source and Destination Buses and is programmed to accept data directly from any source. A positive response to a data test results in a jump instruction. The contents of the Sequence Counter are automatically stored in a trap register associated with the Data Tester when a jump is executed.

The system address of the Data Tester is 03. The trap register associated with the Data Tester can be utilized for transfers from memory and carries the same address of (03). The logic associated with the testing of data is located on PC2 and the trap register is located on PC3.

# 3.3.5 Function Tester

Peripheral devices produce status signals that indicate particular conditions to the computer. The GRI-909 contains a Function Test Operator that compares status signals to the modifier bits and acts on the result.

Three control lines are provided for this purpose, plus a fourth line, which provides logical negation of the other three. A positive response by the Function Test Operator to the sense lines results in a skip instruction.

The system address of the Function Tester is 02. All logic associated with the Function Tester is located on PC2.

# 3.3.6 Function Generator

The Function Generator is used by the program to perform specific tasks in the destination operator. The function generation process is accomplished by pulsing certain control lines selected by bits 6 through 9 of the instruction word. An example of the use of the function generator is:

## 02 1000 76

This instruction causes the high-speed reader to read the next character on tape. Another example of function generation is shown in Section 3.3.7.

The source device address of the Function Generator is 02. The logic for the Function Generator is located on PC1.

## 3.3.7 Arithmetic Operator (AO)

The arithmetic and logical manipulations that can be performed in the functional Arithmetic Operator are ADD, AND, OR, and EXCLUSIVE OR (XOR). The arithmetic operator of the GRl-909 operates somewhat differently from from that of a typical computer. In the GRI-909, no instructions are issued that say "ADD". A conventional computer ADD instruction translates as, "one number is in the accumulator and the other number is in memory. Pull the number out of memory, add the number in the accumulator to the number in memory, and put the sum back into the accumulator."

In the GRI-909, the Function Generator is used to generate the ADD function. The instruction can be shown as:

Function Output ADD ------AO

This element always performs the ADD function between the current value of the X and Y registers until the user issues another command changing the state. When either of those registers is changed, a new sum appears, immediately available for transfer to any point in the system. New values can be presented from a system register, and a new result can be obtained in a single cycle time,  $1.76 \mu s$ . The result, contained in a separate accumulator register (AO), always reflects the instantaneous output generated by the contents of the X and Y registers as controlled by the function selected. It can be stored in memory by a single instruction. The introduction of new values to one register does not alter the contents of the other register. The AO is considered a firmware operator; consequently, all logic concerned with the implementation of the functions is located on the AO module.

#### 3.3.8 Machine Status Register (MSR)

Certain flag and control flip-flops in the computer are connected to the Source and Destination Buses in such a way that their states can be saved and then restored as though they were bits in a full-word register. This register is referred to as the MSR, which can be addressed as device address 17. The logic associated with the MSR is on PC3 and the AO.

# 3.3.9 Interrupt Status Register

Priorities of interrupts are determined by a combination of the program-controlled interrupt status register (ISR), which is a mask register, and hardware position on the bus processor.

Each operator with interrupt capability contains an Interrupt Allow flip-flop, which can be set and cleared under program control. When this flip-flop is set, the operator can interrupt, if desired. However, if the Interrupt Allow flip-flop is clear, the operator cannot interrupt under any circumstances These Interrupt Status flip-flops, although distributed throughout the system, are collectively called the Interrupt Status Register. The device address is 04. This register is both a source and destination of data; thus the programmer can save the current interrupt status in memory with one instruction and set new priorities with another instruction.

#### 3.3.10 Memory Address (MA)

This register holds the address of the word being read from or written into memory. Unlike the SC, the MA is used as a pointer during the different modes of addressing. All logic for decoding the MA is located on the MR module.

#### 3.3.11 Memory Buffer (MB)

The MB holds the data being written into and read out of memory. All logic pertaining to the MB is located on the MR module.

#### 3.4 PROCESSOR TIMING

The basic clock frequency in the GRI-909 is provided by a 9.09 MHz crystal clock (Yl). This clock produces a signal (XCLL) that is distributed throughout the system on source bus pin L. The origin of the clock is on PC2. The basic clock period is 110 ns. This period is counted and expanded by four to produce the 440 ns microcycle timing (TO, Tl, T2, T3). A timing chart demonstrating this relationship is shown in Figure 3-8. The four microcycles within the basic memory cycle are shown with a 110 ns strobe occuring during the last 110 ns of each microcycle, except TO, which occurs 110 ns earlier , and Tl, which occurs 60 ns earlier. All clocking of flip-flop registers is done with these strobe pulses. DC flip-flops change state on the leading edge and J K flip-flops on the trailing edge. The 330 ns between the trailing edge of one strobe and the leading edge of the next is used for propagation and settling time through gates.



Figure 3-8 Nominal Processor Timing

 $\sim$ 

 $\sim$ 

 $3-13$ 

 $\sim$   $\sim$ 

# 3.5 **MEMORY OPERATION**

## 3.5.1 **READ**

When the destination of data is device address  $05$  (DDA = 05) during the execution of a microinstruction, the following occurs: '

- *a.* MSTRL is generated.
- b. 60 ns later, the memory address is decoded and the MA sets up the sinks, drives and MEM SELECT signals.

The signal MSTRL starts the memory timing chain, which is synchronized with processor timing but runs independently. When the memory timing chain starts, the MB is cleared. After MSTRL is no longer present, SSRH is generated. SSRH in conjunction with the sinks and drives senses memory .

At this time, the DATA STROBE pulse gates the sense lines into the memory buffer register. The MB is used for intermediate storage in this case, because the contents of memory have been destroyed by the sense operation.

## 3.5.2 Write

On completion of the read operation, the memory timing chain sets the RD flip-flop, which generates the signal WRH. Prior to this time, the data word could have been changed in the MB and the new word written into memory if the instruction warranted.

WRH then enables the Z strobe signal ZSTRH and the signal SSWH. ZSTRH enables the inhibit lines and gates the contents of the MB register to the inhibit drivers. The signal SSWH in conjunction with the sinks and drivers actually performs the write function into core memory at the specified address. At the end of this sequence, the RD flip-flop is cleared to prepare for another operation. Figure 3-9 shows the lK memory for the GRI-909. Figure 3-10 shows the 4K memory.



Figure 3-9 1K Memory



Figure 3-10 4K Memory

#### 3.5.3 Sinks **and** Drives

As shown in Figure 3-11, one drive is serviced by eight sinks. The sink is selected through the MA register. In the grid portion of the illustration, the intersection of lines represents coordinates of the actual core locations in memory. Each intersection specified 16 discrete core locations. There are four X-drive lines and four Y-drive lines; the upper part of the illustration shows the X-Y selection, as determined by the bits in the memory address.

#### 3.6 **MEMORY TIMING**

The memory system has its own timing that is run off the processor clock (XCLL), appearing on the processor bus. Thus, memory timing is synchronized with the processor timing but is run as an independent timing chain. Initialization of the timing chain in memory occurs when the processor transmits a request for a memory cycle. The memory decodes this request when it recognizes the MA addressed as a destination of data. This condition always occurs during time slot zero (T0), the first of the four 440 ns time slots that constitute a memory cycle  $(1.76 \,\mu s)$ .

This decoded signal starts the memory timing chain, which subsequently results in one complete memory cycle. Figure 3-12 is a timing diagram showing the occurrence of memory read and write times relative to the processor timing.

#### 3.7 **INSTRUCTION EXECUTION**

Chapter 2 discussed the instructions used by programmers to perform a task within a program. Those instructions are referred to as *macroinstructions*. In the GRI-909, it is necessary to execute a group of microinstructions to complete a macroinstruction. The microinstructions are in the same format as macroinstructions; the only difference between the two instructions is the source of the microinstruction and the speed at which it is executed.



Figure 3-11 Memory Address Selection



 $\sim$   $\sim$ 

 $\sim 20$ 

 $3 - 17$ 

The GRI-909 macroinstruction set includes the instructions that require 1, 2, 3, or 4 major states to complete. In addition, the interrupt, direct memory access, and external instruction states are three more major states. When power is applied to the processor, it is in the Fl state. During each state, one memory cycle is executed. Each state is given a two-letter designator, as follows:



Figure 3-13 is a state flow diagram showing priorities and all possible paths between machine cycles.

The mnemonics INTB, EIR, and DMR are used to represent the request signals for the Break, External Instruction, and Direct Memory Access cycles respectively. The End State, Halt State and Console Stop State are not separate machine states but merely conditions that exist within the processor, while the processor is in the state. Note that these states represent stop states for the machine, and no new memory cycle is initiated.

During each memory cycle, up to four microinstructions can be performed using either the instruction register or the processor's ROM as a microinstruction source. The technique of transferring 16 bits of data from a source to a destination was discussed in detail in Chapter 2.

At the start of the memory cycle (TO), the instruction word is in memory and the control logic has no indication of what the macroinstruction will be. A data transfer of SC to the memory address (MA) register is made .to read the macroinstruction from memory. During the next period  $(T1)$ , the instruction word read from memory into the MB is transferred through the bus modifier unaltered to the instruction register (IR). At the end of Tl, the control logic receives the macroinstruction the programmer wishes to perform (e.g., a data transfer from SDA to DDA). During T2, the transfer is performed. To prepare for the next instruction, the SC must be incremented. During T3, the SC is transferred to itself and incremented as it passes through the bus modifier.

Every macroinstruction is implemented in this manner with 1, 2, 3, or 4 memory cycles and various microinstruction sequences. These sequences are stored in a read only memory (ROM), which is part of the basic machine control logic. The arrangement shown in Figure 3-14 is used to derive microinstructions from either the IR or the ROM. In the sequence previously discussed, during T0, T1, and T3, microinstructions were taken from the ROM. During T2, the IR supplied the instruction to be executed.

#### **NOTE**

When the programmer is manipulating data within the control registers of the machine (such as the trap or SC), it is quite important to know the event sequence of microinstructions relative to macroinstruction execution. Figures 3-15 through 3-17 show the event sequence of the instructions.

Figure 3-15 describes all single-cycle instructions. Figure 3-16 describes the Data Test class of instructions, and Figure 3-17 covers memory reference data transmission. In each case, the hexagonal boxes indicate a transfer of information to ro from memory. Tables 3-2 through 3-7 are provided to supplement the figures with exact sequence information.



## PRIORITIES

- 1. OM DIRECT MEMORY ACCESS
- 2. El EXTERNAL INSTRUCTION
- 3. BK INTERRUPT (BREAK)
- 4. MACHINE CYCLES (Fl, FA, FO, FD)

NOTE:

Fl CYCLE IS DRAWN TWICE FOR SIMPLICITY.

Figure 3-13 State Flow Diagram



Figure 3-14 Derivation of Addresses and Control Signals from Either the IR or ROM



Figure 3-15 Event Sequence for Single-Cycle Instructions



Figure 3-16 Event Sequence for Data Test Instructions



Figure 3-17 Event Sequence for Memory Reference Data Transmission Instructions

# Table 3-2

# FUNCTION GENERATE (NON-MEMORY DATA TRANSMISSION)



# Table 3-3

# FUNCTION TEST (SKIP)



# Table 3-4

# DATA TEST (JUMP)







# DATA TEST (JUMP) (Cont.)

\* If jump is deferred, this operation is not executed because SC is changed during the next major state.

# Table 3-5



# MEMORY DATA TRANSMISSION IMMEDIATE ADDRESS AND DIRECT ADDRESS

# Table 3-5

 $\sim 10$ 

# MEMORY DATA TRANSMISSION IMMEDIATE ADDRESS AND DIRECT ADDRESS (Cont.)



# Table 3-6

# MEMORY DATA TRANSMISSION IMMEDIATE DEFERRED







## MEMORY DATA TRANSMISSION DEFERRED

### 3.7.1 DMA Execution

A DM request is initiated synchronously within a system operator by that operator grounding the DM request line through an open collector gate at ISYN time. A DMA is granted if the following conditions are met:

- I. DMRL is true (Request for DMA).
- 2. The processor has completed a BK, DM, or EI state.
- 3. The processor is at the end of an instruction.

When the DMA is granted the processor goes into the DM state. The DM state is a cycle consisting of four microstate conditions: TO, Tl, T2, T3 (refer to Table 3-7).

- *a.* During TO, the external address is sent to the MA, resulting in a memory reference.
- *b.* Tl is dependent on signal DIRB, which indicates the direction of the DMA transfer. If DIRB is high, the contents of the MB is transmitted to the external device. If DIRB is low a no operation occurs in this microstate time.
- *c.* During T2, if DIRB is low, the data from the external device go to the MB and are written into memory. If IMB is low, the contents of the MB is incremented and sent back to itself; therefore, the incremented value is

stored in memory. If either of the two conditions are not met, this microstate becomes a no operation.

 $d.$  T3 is a no operation to allow time for the requesting device to disconnect itself or request the next cycle for a OM.

OMA control is located on PC 2, but decision as to type of OMA is on PC l.

## Table 3-8

# DMA EXECUTION



## 3.7.2 Interrupt Execution

An interrupt request is initiated synchronously within a system operator by that operator grounding the interrupt request line through an open collector gate at !SYN time (Pl time, except during a BK cycle). At the completion of the current program instruction, the processor grants one cycle, during which the SC contents are saved in memory and the SC is set to a new address as per the interface design.

An interrupt cycle is granted when the following conditions are met:

- *a.* INTBL is true (interrupt request);
- b. The processor is not in a DM or EI state;
- *c.* The processor is finished processing a macroinstruction.

When the interrupt cycle is granted, the processor acknowledges this fact by going into the BK state. A signal POUT (orginated on PC3) is sent down the bus serially away from the processor. Each device not interrupting propagates the signal. The interrupting device terminates the signal and accepts the interrupt acknowledge. When more than one device requests interrupt at the same time, the operator physically closest to the processor on the bus has the highest priority.

When the processor goes into the BK state, four microstate conditions are generated: T0, T1, T2, and T3 (refer to Table 3-9).

- *a.* During TO, the External Address is sent to the MA. This function causes a memory reference.
- *b.* This no operation time slot (the contents of memory is being read).
- *c.* During T2, the contents of the SC is sent to the MB. This action causes the contents of the SC to be stored in memory during the write phase of the memory reference.
- d. During T3, the external address is incremented by one and sent to the SC. The SC is now pointing at the first instruction in the interrupt handling routine.

All the interrupt control logic is located on PC 2. Microstate control is on PC 1.

# Table 3-9



#### INTERRUPT EXECUTION

## 3.7.3 External Instruction (EIR) Execution

In EIR mode, a system operator takes control of the bus and temporarily suspends operation of the stored program until the operator is finished. Instructions are presented directly to the IR in 16-bit words to be executed. The instructions do not reference memory; however, each instruction requires only 880 ns {half the normal instruction cycle) to be executed. In a sense, the EIR device *borrows* registers (such as the AO) from other devices and, thereby, performs certain operations more efficiently than hardware modules.

An El is granted if the following conditions are met:

- I. EIRL is in a true condition (Request for EI).
- $2.$ Processor is not in a BK, DM, or EI state.
- 3. The processor is at the end of an instruction.

The EIR mode is generally initiated by an FO control pulse that sets an EIR flip-flop in an operator. The EIR flipflop is gated onto the EIRL bus, causing an EI request to be present when the processor completes execution of the FO instruction. The request is then granted, and the processor enters the EI major state (refer to Table 3-10).

During TO, the processor executes the microinstruction EDSH  $\rightarrow$  IR. Then, the EIR device gates the next instruction from its ROM onto the Destination Bus lines, via the bus modifier to the IR. During T1, the instruction is executed. In the EI state the operator must supply an instruction to the Destination Bus on every even time period. In each odd time period the instruction is performed. During T2, the processor fetches another instruction, and in T3 executes the instruction. The EI mode forces EXT signals to occur during Tl and T3. A P2H is generated during Tl and T3 also to ensure proper operation of FO and SF class instructions.

When the EIR completes its last ROM access, the EIR flip-flop is reset The EI request is terminated and the processor terminates the El state. The Tl strobe pulse is reinstated at the 330 ns to 440 ns segment of Tl.

<b>EXTERNAL INSTRUCTION</b>		
<b>Time Slot</b>	<b>Microinstruction</b>	<b>Comments</b>
T0	EDS to IR	External data is sent to the instruction register
T1	EXT C(IR)	Execute the external data as an instruction.
T <sub>2</sub>	EDS to IR	See T <sub>0</sub> .
T <sub>3</sub>	EXT C(IR)	See T1.

Table 3-10

#### 3.8 CONSOLE OPERATION

The front panel of the programmer's console contains five rows of 16-bit registers and associated indicators and control logic. The Data Switch Register and the Function/Instruction switches are photo-optical: depressing a switch focuses a light, present in the plexiglas rod behind the switch, on the respective photocell that corresponds to the bit or function selected.

The clock or gating term for each register buffered by FO-F4 (8H90) is IRDSL, PDSL, MADSL, MBDSL, and SDSL. These signals are the control signals for each 16-bit register on the panel. The other input to each flip-flop is tied directly to its respective source bus bit (SB00H-SB15H). When a bit is set, its common indicator is lit, via a lamp driver gate (8H90).

The data bits SBOOH through SB15H and the gating signals are sent through flat cable to the PD buffer. In the PD buffer, additional buffering is provided and the signals are mated into the processor bus via the PD connector.

The gating signal originates on PC 2. A Type 7430 8-input NAND gate is decoded during a microinstruction and sends the proper gating signal to the front panel, thereby enabling the selected register. This action occurs during the 440 ns T time of the particular major state being executed. Note that the switches on the front panel decode as CDA 1 H - CDA40H and these are gated into the ROM on PC 1, which decodes the proper microinstruction to be executed.

When the OPERATING KEYS READ, WRITE, TRM, and DISP are actuated on the console, the signals sent by the discrete drivers on the panel (RDKL, SRKL, TRKL, DISKL) are gated into El(8H90) on PC 2. The signals enable the flip-flops E2 and E3, referred to as DISP, TRM, DEP (WRITE) and EXM (READ). After the flip-flop is set, the high side is gated into a large-wired OR gate, designated E4 and ES. T3H provides the microtime during which these signals are gated into the RUN flip-flop. The single-step signal (SSKL) is also available from the console in a similar manner. Note also that each key is given additional gating into an 8-input NAND gate (EO), which enables SWL and SWH to be generated. SWL and SWH initiate a one-shot timing chain shown at the top of the PC2 drawing. The signals combine to act as the main gating function for the RUN flip-flop, which causes the processor to enter RUN mode.

GS is enabled by H4 and is gated by the counter (CCO and CCI). The main timing for F4 is XCLH, which is doublebuffered by Al.

The signal PSH is generated from the power supply when both logic power  $(+5V)$  and memory power  $(-20V)$ are up. In this case, PSH goes low. PSH is used in several places: FS, input of the RUN flip-flop to inhibit the RUN flip-flop if STEH is high; also, PSH is used with the low side of the RUN flip-flop to input DS and, thereby, disable the one-shot counter circuitry.

The counter (CCO and CCI) enable CLH and PCLH, a clocking term that is used for another counter (TCO, TCI). This counter enables a series of NANO gates (K3), which generate the sequential timing (TOH through T3H and their complements).

The PC2 drawing (Sheets 2 through 4) shows the major state gating. The signals EXTH and EXTL are gated from four NAND gates (K6). Note that each major state is used with a timing signal (1CH through 4CH). These signals specify the number of cycles that the processor must execute in the indicated major state. The signals lCH through 4CH are originated on Sheet 3. The enabling term is buffered CB bits BCBOH, CBOL, CBlL, etc. The major states are timed by P times to enable the clock inputs with the proper FI, FA, and FO through D7 at their J input. The signal ENDH, generated by J6, is used as a gating-term for the BK, EI, and DM flip-flops according to the respective requests that may be present on the bus lines.

# 3.9 POWER SUPPLY

The GRI Model S49 Power Supply furnishes the multiple power requirements of the GRI-909 Computer. The power supply protects the computer from both hardware and software damage during powerup, powerdown, and fault conditions (such as line failure or regulator malfunction). Internal circuitry provides sequenced powerup and powerdown, fault sensing and protection, automatic restart, and software signaling of power status. Figure 3-18 shows the power supply.

## 3.9.1 Specifications

 $\mathcal{A}$ 

The two models of the power supply differ only in input characteristics.

 $3.9.1.1$  Input - The input specifications for the two power supply models are as follows:



# GRI Model \$49-001

GRI Model \$49-002



3.9.1.2 Output  $-$  The output specifications are as follows:





Figure 3-18 GRI-909 Power Supply

Note that the +SY output tracks the -SY in absolute magnitude. An independent voltage adjustment is provided for the +SY output.



A series regulator, which provides the +SY output, is protected against overvoltage by a crowbar circuit. The output is limited to the overvoltage trip point or to S.SV maximum in the special case of an emitter-collector short of a pass transistor. In this case, a type AGC 1 SA fuse in the secondary circuit provides back-up protection.

A shunt regulator, which provides the -SY output, is protected against all causes of overvoltage, except the open circuit failure of the shunt power transistor (highly unlikely), by substituting a redundant preamplifier and error detector for the low-level regulator stages when the overvoltage trip point is reached.

Output Voltage - The output voltage linearly tracks a temperature-sensitive resistor mounted in the memory ambient. Assuming that the output is adjusted to -15.6V at +55°C, tracking linearity is such that the output will be 21.3V  $\pm$  0.8V at  $0^{\circ}$  C. The temperature is in degrees Centigrade ambient, which is measured approximately 5 in. below the computer  $\cdot$ chassis. Cooling is by convection.

Adjustment - The voltage adjustment is  $\pm 10\%$  minimum of nominal voltage for each temperature under all conditions.

**Regulation** - The output voltage is regulated to  $\pm 2.5\%$  at the output terminals (all causes).

Ripple and Noise: lS mV pp

Undervoltage (92% to 96% of correct value)  $-$  An undervoltage detector tracks temperature and potentiometer setting.

Overvoltage (104% to 108% of correct value)  $-$  An overvoltage detector tracks temperature and potentiometer setting. The memory supply, which is a series regulator, is protected against overvoltage by a crowbar circuit. The output is limited to the overvoltage trip point under all conditions, including the case of emitter-collector short of a pass transistor. In this event, a type AGC 8A fuse in the secondary circuit provides back-up protection.

Overcurrent and Short-Circuit Protection - Each output is protected against continuous overload or short circuit to common. The +SY output is protected by an overload detector that limits the fault and folds back to approximately 10% of full load current. The -SY output is limited to 2.SA maximum by a series resistor.

The overload trip point varies directly with output voltage.

at 21.3V, trip point is S.3A - S.9A at 18.SV, trip point is 4.6A - S.2A at 1S.6V, trip point is 3.9A - 4.4A

Auxiliary Power - Two additional voltages (+A and -A) are provided as input to local regulator for reference use. The voltages are unregulated de voltages specified to be within the range +24V to +3SV and -24V to -3SV (28V nominal) and can be loaded to a maxium of 100 mA each.

# 3.9.2 Power Status Logic Signals

The power supply generates three logic signals to communicate power status to the computer. PSH (Power Shutdown) informs the processor logic that the power is down and that no run state should be attempted. STKL (START Key), an extension of the START key switch line, enables the auto-restart circuit to start the computer. PFL (Power Fail) is the signal that causes an interrupt, notifying the processor of an impending power shutdown. A minimum delay of 100  $\mu$ s is allowed for the program to save all pertinent registers in memory before power is turned off.

#### 3.9.3 Power-Up Sequence

The power-up sequence (see Figure 3-19) is as follows:

- 1. When the input power is applied, the three de regulators are inhibited, the ac lamp output rises, and the power status logic signals attain their initial status.
- 2. After a 2.5s to 6s delay, the inhibit is removed from the  $\pm$  5V regulators.
- 3. With  $\pm$  5V within ratings for 2s, the memory supply is enabled. The memory voltage must attain the correct value faster than a 17 ms to 23 ms time-out or a fault shutdown ensues.
- 4. As soon as the memory voltage is within ratings, the logic signals communicate to the computer that power is ready.

#### 3.9.4 Power-Down Sequence

- 3.9.4.1 Normal Turn-Off  $-$  The normal turn-off sequence (see Figure 3-19) is as follows:
	- 1. When the input power is removed, the input de filter capacitors provide the load requirements for 20 ms.
	- 2. Approximately 800  $\mu$ s later, a fault is detected for an undervoltage condition, causing the logic signal PFL to communicate to the processor that power is about to go down.
	- 3. 100  $\mu$ s · 140  $\mu$ s after the fault, the logic signal PSH communicates to the processor that power is unavailable. (This time is used for software to save the status of the processor. The memory voltage is immediately crowbarred.)
	- 4. Approximately 400  $\mu$ s later, the logic signals attain their initial states and the  $\pm$  5V supplies are set to the inhibit state.

 $3.9.4.2$  Fault Shutdown During Operation  $-$  Line failure or an undervoltage causes a normal turnoff, however, a normal recycle is attempted (Refer to Section 3.9.3). Overvoltages in any of the supplies cause a crowbar to fire. After the crowbar fires, the normal shut-down sequence is started, and a recycle is initiated after the inhibits are placed on the regulators.

#### 3.9.5 Description of Circuitry

The GRI-909 power supply may be divided logically into five major circuits:

- *a.* Input power and bias supplies
- b. Voltage regulators
- *c.* Protective circuitry
- d. Regulator inhibit and crowbar circuits
- *e.* Sequencing and computer signalling logic.

 $3.9.5.1$  Input Power and Bias Supplies  $-$  When the computer POWER switch is turned on, power is applied, via a protective fuse, to the primary of a constant voltage transformer preregulator. The secondary voltages of this transformer are rectified and filtered to provide the following voltages: (see Figure 3-18)



A tap on the secondary is brought out to provide 12 Vac at IA for the light pipe lamps.

·The ±24V and ±8V supplies are also used as internal bias and control supplies. Four other bias voltages are derived for internal use, as follows:



 $3 - 34$ 

 $\sim$ 

- *a.* +8V Stored derived from +8V across C2. This voltage is used for the power logic and the over- and under-voltage detectors.
- b.  $+6.2V$  Reference derived from  $+24V$  across constant current fed zener diode D22. This voltage is used as a reference by the -20V regulator and the over- and under-voltage detectors.
- *c.* -5.6V Bias derived from -24V across resistor-fed zener diode D30. This voltage is used for general bias purposes.
- *d.* +5.6V Reference derived from ± SV outputs across resistor-fed zener diode D18. This voltage is used as the  $±5V$  regulator reference.

#### **NOTE**

All voltages have ample storage capacitors to maintain the computer in operation during ac line drops of 20 ms or more. Also, all critical biases are maintained for an even longer amount of time to maintain the integrity of the logic signal interface between the computer and the power supply.

3.9.5.2 Voltage Regulators  $-$  The  $\pm$  5V logic power and -20V memory power are controlled by transistorized regulators.

 $-5V$  Supply  $-$  Transistor Q14, which is current limited by R6, is utilized as a shunt regulator directly across the -SV supply output. Q14 is controlled by prearnplifiers QJS and differential amplifier Ql6, Q17. The latter serves as an error detector, comparing the +5V reference voltage on Q17 base-collector with the -5V output. A change in line or load that causes the output voltage to deviate from -SV results in a change in the current through Q16 and, therefore, a revised current through Q14 and R6, which returns the voltage to normal. For instance, decreased load current causes a small increase in the magnitude of the output voltage, which decreases the current through Q14 equal in magnitude to the load change.

Resistor R6 limits the current in the shunt regulator and also provides current limiting when the output is accidently shorted. R42 is the -SV adjustment rheostat.

+SV Supply - The +SV supply is controlled by parallelled series regulator transistors QS, Q6, R13,14 and R15,16 are used to improve current sharing of these devices. Q4 and Q9 constitute the preamplifier, and Q10 and Q11 constitute the error detector. In this regulator, the -5V output is used as a reference voltage. The base of QlO is at ground potential. The detector is balanced when Q11 base is also at ground potential. With  $R28 = R27 + R152$ (+5V adjustment), the +5V output is equal in magnitude to the -5V output voltage.

As an example of the regulatory action, assume a small increase in  $+5V$ . The current in Q11 decreases and the current in QlO increases. This condition causes Q9 to conduct more heavily and shunt on-bias away from Q4. Thus, Q5 and Q6 cut off slightly, and the output voltage increase is opposed. The over-current protection circuit also takes advantage of the fact that turning on Q9 inhibits the +5 output. The overcurrent detector transistors, Q7 and Q8, are normally biased so that Q7 is on and Q8 is nonconducting. This task is accomplished by bias resistors R15, Rl8, R21, R22. The output current is measured by the resistors which are also used for current sharing: R13, Rl4, Rl6, Rl7. If the +5V output is accidentally overloaded, the voltage across these resistors overcomes the off-bias on Q8. The resulting current in Q8 turns on Q9, thereby inhibiting the +5V output and limiting the fault. Note that the off-bias decreases with the +5V, causing the output current to fold back (decrease) as the resistance of the fault decreases.

 $-20V$  Supply - The  $-20V$  supply is a series regulator, very similar in operation to the  $+5V$  regulator. Q24 and Q25 are the pass transistors. R60 and R61 are the current-sharing and over-current detection resistors. Q19 and O20 are the preamplifiers, and O15  $-1$  through 5 are the error detector transistors. D22 is the reference zener. A remotely mounted temperature compensating thermistor is connected across the terminals marked THI, TH2. The regulatory action is such as to keep Q15 pin 4 at ground potential to match the voltage on Q15 pin 2. As an example, assume a small increase in the magnitude of the -20V output voltage. The detector unbalances in the direction to tum Q 19 on harder. This condition biases Q20 further and causes a compensatory decrease in the Q24 and Q25 output. R70 is the voltage adjustment rheostat.

The -20V is used to power the memory core drivers. For optimum memory performance, this output is caused to decrease as ambient temperature increases. The temperature compensating thermistor is mounted near the memory and has a positive temperature coefficient. As the ambient temperature varies, the resistance varies with it and automatically causes the output voltage to vary inversely with the temperature.

As mentioned above, R60 and R61 are used to improve the current sharing of Q24 and Q25 and also for over-current detection. The over-current circuit is a foldback circuit similar to the one used in the +5V regulator. Q21 and Q23 constitute the over-current detector. Q23 is normally on, and Q2 nonconducting. An overload on the -20V output causes Q21 to conduct and, thus, turn on Q22, which then shunts the drive around the pass transistors and limits the fault.

3.9.5.3 Protective Circuitry  $-$  The GRI-909 is protected from over-current and over- and under-voltage conditions.

Overcurrent  $-$  Three fuses are provided: one on the input and two on the high-power outputs. The constant voltage transformer inherently current limits at about 150% of full load and, as previously described, the transistor regulated outputs self-protect against overloads. Thus, these fuses are really back-up protection.

Overvoltage and Undervoltage  $-$  The three regulated outputs are monitored by over- and under-voltage detectors. An out-of-tolerance voltage on any output causes a sequenced shutdown and an automatic restart. This process continues until the voltage is correct. To ensure that no hardware damage results, +5V and -20V overvoltages are immediately crowbarred, and -5V overvoltage is limited by overriding the low-level regulator stages with a redundant regulator.

3.9.5.4 Regulator Inhibit and Crowbar Circuits - The following paragraphs describe the regulator inhibit and crowbar circuits.

 $+5V$  Inhibit  $-$  As previously described ( $+5V$  over-current circuit), current through Q8 inhibits the  $+5V$  regulator. As a result, a positive voltage applied to Q7 base turns off the +5V. The associated signal is +51.

 $-5V$  Inhibit – With the  $+5V$  inhibited, reference diode D18 and detector Q16, Q17 are starved. Thus, Q15 (6, 7, 8) is fully conducting, and the shunt transistor also conducts heavily. This situation inhibits the -5V output to about -2.5V.

-20V Inhibit With no current applied to ENT (Enable Negative Twenty) Q54 is saturated. This condition biases off Q20 and inhibits the -20V.

+5V Crowbar To shut down the +SV in the event of overvoltage, a positive signal is applied to +5CB, turning on Q28 and, therefore, Q27. A firing pulse is applied to silicon controlled rectifier Q50, which immediately shorts the output through R77. The +SV regulator then goes into the over-current mode. In the event that the overvoltage was caused by a shorted pass transistor, the backup I SA fuse blows.

-5V Z-bar The probable failure mode for shunt transistor QI4 is a short. Hence, the source of overvoltage is in the low-level circuitry. In the event of overvoltage, current amplifiers Q12, Q13 are turned on by the over-voltage detector. These current amplifiers act as a substitute regulator at about 5 .25V.

 $-20V$  Crowbar  $-$  This circuitry includes Q29, Q30 and Q31. A 1 applied to  $-20VCB$  turns Q29 off. Q30 then delivers a firing pulse to Q31 and shorts the -20V output. The -20V regulator then reverts to the current-limit mode or, in the event of a shorted pass transistor, blows the 8A fuse.

3.9.5.S Sequencing and Computer Signalling Logic This section describes how the regulators are sequenced on and off in normal and failure modes. Also, the definition and origin of the computer signalling logic is given.

Over- and Under-Voltage Detectors - These detectors comprise straightforward IC matched transistor differential amplifiers and associated resistor viewing chassis. The +6.2V is used as a common reference for all detectors.

 $+5V$  Undervoltage  $-$  041 pin 6 senses  $+5V$  and pin 9 is set at 4.75V. An undervoltage results in a  $+5UV$  signal, and Q36 turns on.

+5V Overvoltage - Q41 pin 2 senses+5V and pin 4 is set at 5.25V. An overvoltage results in a +5V signal, which turns on Q34.

-SV Overvoltage and Undervoltage - The principles of operation differ as follows: Q48 pins 4 and 9 are at 0V; Q48 pin 2 is slightly positive; and Q48 pin 12 is slightly negative. If the magnitude of -SV decreases, -SUV turns on Q36. If the magnitude increases, -SOV turns on Q3S.

 $-20V$  Overvoltage and Undervoltage  $-$  This circuit is identical to the above and utilizes 4 transistors from 047. In this case, it is necessary to detect excessive errors on the input to a temperature compensated regulator. Note that Q47 pins 2 and I 2 monitor the error at the base of regulator detector transistor QI 6. An excessive undervoltage causes -200UV to turn on Q32, an overvoltage causes -200V to turn on Q38.

Normal Turn-On Sequence  $-$  The +5V and -5V are sequenced up after an initial delay. When the voltages are within tolerance, the -20V is enabled. When -20V is within tolerance, the processor is signalled that power is ready. The circuit operation is as follows:

- I. The POWER switch is turned on, and all bias and power supplies rise to rated values.
- 2. The +5I signal is applied through R7 and, thus, the  $\pm$  5V regulators are inhibited, as previously described. Because  $ENT = 0$ , the -20V is also inhibited.
- 3. Capacitor C8 charges through RI and, after about three seconds, UJT QI fires and turns on SCR Q2. This removes  $+5I$  and the  $\pm 5V$  regulators are turned on. Also, the voltage across C8 is charged by Q2, R3, DlO to prevent recharging at this time.
- 4. While  $\pm 5$  are in the under-voltage state, LVL = 1. This condition is removed when  $\pm$  5V achieve their rated voltages (assuming no -50V).
- S. With LVL = 0, QSS is turned off and C4I starts to charge. After 80 ms, QS6 fires, clamping  $\overline{C41}$  and turning on Q58. At this time,  $\overline{ENT} = 1$  and the -20V rises. When -20V is within ratings,  $\tilde{Q}38$  is turned off and FLT = 0 (FLT = 1).
- 6. The regulators are now in operation. The remaining task is to signal the processor. Assume for a moment that an initialize pulse has sent  $STKL = 0$  ( $\overline{STKL} = 1$ ).
- 7. FLT  $\rightarrow$  0 causes Q41 (12, 13, 14) to turn off and flop Q42, Q48 is set. Immediately PSH  $\div$  0. Also, C20 discharges through R110. About 120  $\mu$ s later,  $STKL \rightarrow 1$  and the flop set pulse is removed.

Normal Turn-Off Sequence - Power is turned off. The first regulator that reaches undervoltage causes  $\overline{FLT} \rightarrow 0$ . Because  $\overline{\text{STKL}} = 0$ ,  $\overline{\text{PFL}} + 1$ . This is latched via D54, and PFL + 0. C21 charges for 100  $\mu$ s and then turns on  $\Delta \overline{\text{PFL}}$ . This turns on Q33, generating SET PSH.

The signal -20VCB is now generated, and the memory drive voltage decays rapidly. Also a 350  $\mu$ s one-shot Q52, Q53 is fired, and RCYC is generated. This signal turns on Q3 and Q60, allowing the SCRs Q2 and QS7 to turn off. At the trailing edge of RCTC, +SI is applied and ENT is removed. All voltages decay at this time.

Setting PSH also turns on O47 (6,7,8), which resets the flop. Then PSH  $\div$  1. Also, C20 charges through R111 and, about 250  $\mu$ s later, STKL  $\rightarrow$  0 (STKL  $\rightarrow$  1). This action breaks the D54 latch and PFL  $\rightarrow$  1. The power supply logic voltages finally decay with the +8Y stored, but the decay occurs long after -20Y and +SY have disappeared.

Initialize Pulse  $-$  It is assumed in the preceding discussion that  $\overline{STKL} = 1$  initializes automatically on turnon, if it is not already true.

Assume that  $\overline{STKL} = 0$  on turnon. The outputs are undervoltage; thus,  $\overline{FLT} = 0$ . Consequently,  $\overline{PFL} = 1$  and C21 charges, giving rise to  $\overline{PFL}$ . This generates SET PSH, which resets the flop and about 100  $\mu$ s later generates STKL as stated.

Fault Shutdowns - An undervoltage on any output causes a normal shutdown. However, since the transformer voltages are still available in this case, C8 recharges and initiates another on-sequence. If the undervoltage persists, the sequence hangs up as described below under Turn-on into Fault Conditions.

Application of +SOY or -200Y immediately actuates a crowbar of the defective output. A shutdown as described in the previous paragraph is also actuated. Note that the +SY crowbar is slow enough to preserve the required off-sequence; thus, memory contents are protected in this case. A  $\pm$  50V or -20V overload results in an undervoltage and the accompanying shutdown, as in the case of persistent low-line voltage.

#### **NOTE**

#### In general, only a dead short circuit on one of the outputs causes contents of memory to be destroyed.

Turnon into Fault Conditions  $-$  If the fault circuitry detects a  $\pm$ 5V undervoltage during turnon, the sequence holds until the problem is removed and  $LVL \rightarrow 0$ .

The -SY and -20Y over-voltage crowbar circuitry is always active to protect hardware. If the fault circuitry detects a -5V overvoltage or intermittently low  $\pm$  5V during turnon, the sequence also holds. The reason is that LVL = 0 must be valid for about 80 ms to allow C41 to charge to the point where ENT can be enabled.

If -20Y does not rise to its rated value within about 20 ms, MYL is generated, and the -20Y is crowbarred. Then, the system tries to come up again. The MYL circuit is enabled by ENT. If PLT persists for more than 20 ms, C42 charges to the point where QS9 can be turned on.

#### **NOTE**

In none of the above conditions is the processor signalled on.

# **CHAPTER 4 INSTALLATION AND CHECKOUT**

This chapter contains installation information for the GRl-909 Computer. References to the appropriate Teletype manual are included as an aid to Teletype installation.

#### 4.1 UNPACKING AND INSTALLATION

#### 4.1.1 GRl-909

No special procedures are necessary for installation of the GRI-909. The computer is protected by sturdy cardboard cartons and arrives ready for immediate use. Make a cursory inspection to determine that there is no shipping damage. If there is shipping damage, notify the carrier immediately.

## **NOTE**

When a computer is brought into a warm room from a colder area, allow the computer to reach room temperature before using.

## 4.1.2 Teletype

When an ASR-33 Teletype is included, refer to the Teletype *Technical Manual, 33 Teletypewriter Sets, Bulletin 31 OB, Volume 1* for unpacking and installation procedures. During packing at GRI, two tiedowns are installed before packing. These tiedowns must be removed before use.

#### CAUTION

The Teletype unit, when mounted on the fiberboard shipping base, contains special hold-down bolts. When these bolts are removed and when the tie-downs are removed, keep the Teletype as level as possible. If the Teletype is turned on its side or upside down, parts and levers may fall out of place.

## 4.2 INSTALLATION CONSIDERATIONS

The GRI-909 Computer is built to be rack mounted as shown in Figure 4-1. The operating temperature range is  $0^{\circ}C$ to 50 °C ambient, which is the temperature measured at a point 5 in. below the computer in the rack. For proper operation, allow an open area with a minimum height of 5 in. below the computer and several inches of open space above to permit heat to escape. If the computer is to be bench-tested or used initially on a table top, the bottom must be elevated a few inches for convection cooling.

#### CAUTION

Proper operation is highly dependent on a constant temperature in the ambient region. Hot spots or temperature transients are likely to cause memory failures.



Figure 4-1 Rack Mounted GRl-909

# 4.3 CHECKOUT

No special check-out procedure is necessary for the GRl-909. Before ac power is applied ensure that all PC cards are securely seated in the connector. When ac power is applied to machines with the autorestart feature, the computer comes up running if the autorestart switch is on. All machines are equipped with a special pre-loaded version of the memory diagnostic. Refer to the directions shipped with the GRI-909.

# 4.4 CUSTOMER SUPPLIED TELETYPES

The Teletype Corporation Model ASR-33 Teletype is available in a variety of model numbers. These model numbers are designated by the ending two or three character codes on the name plate of the Teletype. The three most common Teletypes being used, all of which may be easily used with the GRl-909 with minor modifications, are the ASR-33 TC, the ASR-33  $TU$ , and the ASR-33 TZ. The models TC and TU are identical except that the numeral zero on the TU has a slash through it (O), whereas the numeral zero on the TC printwheel looks like the letter O. The TC and TU are both what is known as no-parity units; that is, they always produce a 1 in channel 8. The model  $TZ$  is an even-parity model that produces a 1 in channel 8 in order to make the total number of ones in the 8-bit character an even number. All three of these models are equipped with "answer back," which means that transmission of the "who are you" code (WRU) to the printer mechanism causes the "here is" drum to be tripped and a string of characters to be transmitted. This feature must be disabled before using the Teletype with the GRl-909 software packages. Disabling of the answer back feature is a relatively simple modification which can be performed by any teletype serviceman. All three of these Teletypes are the most common Teletypes available, and they all have friction-feed typing units, where a sprocket-feed typing unit (for pin-feed paper) is desired. The Model ASR-33 TY is identical to the Model TZ, except for the sprocket-feed typing unit. The common 50-cycle versions of the ASR-33 are the ASR-33 TAC or TAJ, which are identical to the TZ unit (the TAC comes without stand and chad box). The model ASR-33 TBM is identical to the TAC unit with the exception of a sprocket-feed typing unit for pin-feed paper.

None of the Model 33 Teletypes are capable of running in a remote reader/run mode, where the reader may be selected by *external command pulses.* This feature is essential to the operation of the assemblers. This modification is installed via the GRI-909 Teletype mod kit (Model number S40-212). Teletypes which are equipped with an automatic reader control function are not recommended for use with the GRI-909. If a Teletype utilizing this option is to be used with the GRI-909, the X-ON and X-OFF remote reader control functions must be disabled; otherwise, generation of a binary tape by the assembler may cause the reader to turn on or off overriding the remote reader/run control, which is installed with the teletype mod.

There is a model ASR-33 TBE that has an even-parity feature, which has been disabled. Disabling of the even-parity, although it apparently produces a no-parity tape, does not produce proper code when reading binary tape with the reader. If this Teletype is to be used with the computer, then the disabling of even-parity must be removed and the unit converted back to an even parity unit. The model TBE has a momentary reader/run manual select switch on it and is often equipped with the remote reader control functions X-ON and X-OFF.

Before any of the Teletypes can be used with the GRI TTI and TTO option cards, the teletypes must be converted according to the standard Teletype instructions to a 20-mA current loop operation and to full-duplex operation. New Teletypes generally come wired for 60-mA loop current and simplex operation. Instructions for making this conversion are included in the instructions that come with the Teletype mod kit. If the GRI Teletype mod kit is not used with the Teletype and the user desires to make up his own cables and add his own reader/run relay control, it is recommended that at least the instructions for making the GRI mod be followed explicitly, because the proper grounding of the Teletype and the proper usage of thyrector supressors on l lOV switches is required to ensure safe system operation.

# **CHAPTER 5 MAINTENANCE AIDS**

Chapter 5 contains detailed explanations of circuits and logic symbology used in the GRI-909. A troubleshooting guide is included to aid in fault isolation, and step-by-step replacement procedures are given.

## 5.1 CIRCUITS

The prime building blocks used in the GRI-909 are TTL integrated circuits (ICs). The types of circuits are listed below by category and a close-up drawing of an IC pack is shown in Figure 5-1. Note the pin numbering scheme.

> Gates JK Flip-Flops D-type Flip-Flops 2-Bit Binary Adder Memory Sense Amplifier



Figure 5-1 IC Pack Pin Numbering

The IC chips are positioned on either small or large printed circuit (PC) cards to build the various system operators. The layout of all cards is identical to facilitate location of a particular IC chip. This layout is shown in Figures 5-2 and 5-3 with a sample callout (J7) shown in Figure 5-3.

A definition of voltage levels for circuit inputs and outputs is included in Figures 5-4 and 5-5.

Figure 5-6 defines the operation and timing characteristics of the D-type flip-flop; the JK flip-flop is shown in Figure 5-7.

#### 5 .1.1 Logic-Symbology

The basic gates of the 7400 series logic are NAND gates (negative AND). The logic symbology used is based on widely accepted standards. Figure 5-8 shows signal labeling conventions. The logic symbols and truth table for the NAND gate are shown in Figure 5-9.


Figure 5-2 Small Firmware/Device Operator PC Card (Component Side)



Figure 5-3 Large Firmware/Device Operator PC Card (Component Side)



Figure 5-4 Definition of Voltage Levels for Circuit Inputs



Figure 5-5 Definition of Voltage Levels for Circuit Outputs

 $\overline{a}$ 







Figure 5-7 JK Flip-Flop Characteristics



Figure 5-8 Signal Labeling



Figure 5-9 NAND Gate Symbology and Truth Table

As shown in Figure 5-10, signals coming from, or going to, the Source and Destination Buses are denoted by an open arrow with the bus signal name written over the connector pin designation. The signal BKH is coming from the Source Bus, pin D (SD). The output example shows a gate driving the line DB02L, which is pin B of the Destination Bus (DB).



Figure 5-10 Source and Destination Bus Symbology

For small size 1/0 cards, which have the additional connector on the rear of the board, the same conventions are used (see Figure 5-11 ). In the case of the small I/O cards, the arrowheads are solid.



Figure 5-11 Small J/OCard Symbology

#### 5.2 TROUBLESHOOTING GUIDE

This section provides troubleshooting guidelines for the GRI-909 Computer and associated power supply. Typical failure symptoms are described, accompanied by appropriate fault isolation techniques.

The ultimate goal of troubleshooting is to isolate a problem to a faulty PC card. The PC card is then replaced, and the faulty card is sent to GRI for repair. Due to the architecture of the GRI-909, problems can be isolated quickly in many cases by a few simple tests from the operator's console. Large size PC cards are used, and very few exist in a complete machine; thus, troubleshooting time can be reduced greatly by simply replacing suspected boards with boards known to be operable.

In this manual, the basic philosophy of fault isolation is to start with a test of a small part, prove the part normal or replace it, and then use that part to test a larger segment of the system. This technique, by necessity, begins with slow tedious tests but proceeds rapidly. The following step-procedure sequence is a general guideline for troubleshooting.



#### **NOTE**

It is tempting to begin with a more advanced step in this sequence and then work either forward or backward as necessary; however, this approach does contain pitfalls. A problem that can be solved easily by a basic test may be further complicated and confused by starting with an advanced test. Many costly hours of troubleshooting can be wasted in these situations.

With sufficient spare parts, a good approach used by experienced troubleshooters is to spend a few minutes in the beginning to change suspected PC boards. If the trouble is not readily apparent, and sufficient spares are not available, proceed to the basic outline. In all cases, experience with the system speeds troubleshooting and reduces downtime.

#### S.2.1 Power Problems

When several unrelated problems appear to exist, good practice dictates voltage measurements. The GRI-909 Computer is protected for both over- and under-voltage conditions, providing the power supply sensing circuits are working properly. Figure 5-12 shows the power supply and the locations of the various adjustments.

In most cases, a power problem is detected by the fault-sensing circuits. The supply continually cycles down and attempts to come up again. Refer to the power supply specifications in Chapter 3 for adjustment specifications. If a short circuit is apparent, the power buses are easily disconnected by the fast tab connections from the power supply output wiring.

This same recycling symptom occurs if the ac line voltage is too high or there are low-voltage transients. Transients are not unusual in early morning or late afternoon when large industrial machinery is turned on and off. If a low line- voltage condition persists, the power supply attempts to come back by first enabling the  $\pm$  5V supplies. In this case, these supplies do not reach full voltage; thus, the -20V supply is not enabled. The system stalls in this condition, as evidenced by the dim console indicators. A low  $\pm$  5V and no -20V output confirms this condition.

The ac line fuse and +SV fuse are easily accessible on the front panel of the power supply. The +SV fuse is merely a backup to the voltage protection circuits. The same is true for the -20V fuse inside the supply. If either of these fuses blows, a power supply failure has occurred, and the supply should be changed.

#### WARNING

It is strongly recommended that all power supplies be sent to GRI for repair, because hazardous voltages exist in the supplies. Also, special set-up and re-alignment procedures are necessary after a supply has been repaired.

#### S.2.2 Logic Failures

To isolate system failures, the system must first be logically divided into sections that can be tested individually. The basic processor can be separated into two parts:

- *a.* The processor (PC 1, PC2, PC3) and the console;
- *b.* The memory controller (MR) and core memory boards.

The processor and console are used to test themselves; consequently, the results are not always meaningful. The processor can, however, be used to test memory, the arithmetic operator, Teletype, or any other functional part of the system.

Those functional parts of the system internal to the basic processor are listed according to PC card, as follows:





**Figure 5-12 Power Supply** 

It is possible for one system operator to continually fault the buses and disable the entire system; therefore, unplug all PC cards except those under test and those that have been successfully tested. The basic processor cards (PC1, PC2, and PC3) must always remain plugged in.

5.2.2.l Testing the Processor and Console Within the basic processor, the instruction register, sequence counter register, and trap register can be used in conjunction with the console transmit and display features to check a significant amount of the processor and console logic.

#### **NOTE**

It is most important to be thoroughly familiar with the event sequences following transmit and display in order to analyze results correctly. Refer to Section 3.7.

To test the processor and console, proceed as follows:

### Step

### Procedure

1.

Transmit a bit pattern to the instruction register (IR) (device address 01 *).* Note that the action shown in Figure 5-13 occurs.



Figure 5-13 Transmit to Device 01



J.



Figure 5-14 Display Device 01

5.2.2.2 Testing Memory - The READ and WRITE switches are used at this point to make minimal tests on memory and at the same time test the processor and console more thoroughly. To test a memory location, proceed as follows:

#### NOTE



 $\bar{z}$ 



#### **NOTE**

Each board can contain either 1024 words or 4096 words. Up to four 1024-word boards can be used or up to eight 4096-word boards. These boards cannot be mixed within one system.\* Figure 5-15 specifies memory address stack selection.





\* Beginning with Serial No. 209, 1 Kand 4K boards can be intermixed.

#### S.2.3 Second Level Tests for Basic Processor

If the preceding tests yielded correct results, the core memory, memory control, instruction register, ROM, basic timing, and sequence counter are all performing limited functions correctly. At this point, short instruction test loops can be keyed into core memory and executed. The objective of these short tests is to confirm that the bootstrap loader is operating properly. This procedure allows a diagnostic to be loaded and used as a troubleshooting aid.

#### **NOTE**

#### The bootstrap loader itself can be used at this point. However, it contains no self-checking and error halts as do these short tests

5.2.3.1 Test  $1 -$  Proceed as follows:



#### 5.2.3.2 Test  $2 -$  Proceed as follows:



Table 5-1

 $\sim$ 

TEST 1 INSTRUCTIONS

XX727	02 0100 00		FOM HLT	; Test HALT instruction
730	02 0100 00		FOM HLT	; Test HALT instruction
731	02 0100 00		FOM HLT	; Test HALT instruction
732	00 0100 03		JU	; Test Unconditional Jump
733	XX732			
734	02 0010 00	Begin:	FOM STL	; Set link
735	00 0100 02		<b>SFM LNK</b>	; Skip 2 on link
736	02 0100 00		FOM HLT	; Error
737	02 0100 00		FOM HLT	; Should never stop here
740	02 0001 00		<b>FOM CLL</b>	; Clear link
741	00 0101 02		<b>SFM Not LNK</b>	; Skip 2 on not link
742	02 0100 00		FOM HLT	; Error
743	02 0100 00		FOM HLT	; Should never stop here
744	06 1110 06		<b>MSI 1, R1</b>	; Set link
745	1		$WORD 1 = -1$	
746	00 0100 02		<b>SFM LNK</b>	; Skip 2 on link
747	02 0100 00		FOM HLT	; Error
750	02 0100 00		FOM HLT	; Should never stop here
751	06 1000 06		MS Word 1, L1	; Restore Word 1, clear link
752	XX745			
753	00 0101 02		SFM Not LNK	; Skip 2 on not link
754	02 0100 00		FOM HLT	; Error
755	02 0100 00		FOM HLT	; Should never stop here
756	06 1010 06		MSI 100000, L1	; Set link
757	100000		<b>WORD</b> $2 = -1$	
760	00 0100 02		<b>SFM LNK</b>	; Skip 2 on link
761	02 0100 00		FOM HLT	; Error
762	02 0100 00		<b>FOM HLT</b>	; Should never stop here
763	06 1100 06		MS Word 2, R1	; Restore word 2, clear link
764	XX757			
765	00 0101 02		<b>SFM Not LNK</b>	; skip 2 on not link
766	02 0100 00		FOM HLT	; Error
767	02 0100 00		FOM HLT	; Should never stop here
770	07 0100 03		JC SC, ETZ, ERR	; Test JC
771	XX777			; Should never jump
772	10 0100 03		JC SWR, ETZ, Begin:	; Test JC
773	XX734			; Should jump if $SWR = 0$
774	02 0100 00		FOM HLT	; HLT, Error
775				
XX776	02 0100 00	ERR:	FOM HLT	; Error at XX770

 $\mathcal{A}^{\mathcal{A}}$ 



## Table 5-2

## TEST 2 INSTRUCTIONS

5.2.3.3 Test  $3 -$  Proceed as follows:





Blank Trailer

This is a bootstrap format tape consisting of four data words:  $00000$ 

 $\ddot{\phantom{a}}$ 





## S.3 TESTING SYSTEM OPERATORS

When the basic processor and memory are functioning properly, and a failure is suspected in a system operator, troubleshooting is greatly simplified. Tests can be made directly from the console, or a diagnostic program for the suspected operator can be loaded and run.

#### S.3.1 Testing From The Console

 $\bar{\alpha}$ 

 $\lambda$ 

 $\mathcal{L}$ 

The TRM and DISP keys can be used to send data to and receive data from any system operator by placing that operator's address in the DEVICE SELECT switch. This feature is a powerful tool in system debugging. By setting 77 on the

 $\bar{.}$ 

DEVICE SELECT switch, the rightmost 8 bits of the switch register can be sent to the Teletype output interface by depressing TRM. This 8-bit character is then printed automatically if the operator and device are working properly. All ASCII characters can be printed in this manner from the console.

By striking a Teletype key and then depressing DISP, the 8-bit code for the key is displayed in the DATA DISPLAY register. Thus, a high degree of confidence can be established for the TTI interface, TTO interface, and the Teletype by manipulating switches at the console.

An operator such as the Arithmetic Operator can be tested in the same manner. Various operands can be transmitted to the AX and AY registers, and the AO register can be displayed to verify proper operation. The AO functions can be changed manually by transmitting SWR bits 8 and 9 to the MSR (device address 17).

#### 5.3.2 Diagnostic Programs

Each system operator is provided with a diagnostic program that is designed to make an exhaustive test on that device. It is assumed that test verification is done using only those parts of the system that are known to be good. Consult each diagnostic program writeup before using the program to ensure that the minimum functional hardware is available to test the suspected operator.

 $\hat{r}_2$ 

#### 5.4 TYPICAL FAILURE SYMPTOMS

#### 5.4.1 Input Bus Lines

Bus lines that provide input to the basic processor, such as the Destination Data Bus, are shared by all the operators in a common collector line. This scheme is depicted in Figure 5-16.



Figure 5-16 Common Collector Bus Line

The gates driving these lines are open collector gates and appear as an open to the line when the gate input is low. Thus, when all gates are off, the line is free and is pulled up to  $+5V$  by the pull-up resistor in the processor. If a gate is on, it grounds the line. If two gates are on, the line is still grounded with no indication that two gates are on instead of one. Several conclusions can be drawn as follows:

- *a.* A bit pickup on the line can be caused by a bad gate within the active operator, a bad gate within any other operator gated onto the line, or by any ground path to the line.
- b. A bit drop on the line can be caused by a bad gate within the active operator, but cannot be caused by failures anywhere else in the system.

Note that failing input gates in the processor can give the appearance of a failing input bus line.

#### S.4.2 **Output** Bus Lines

Bus lines that provide output to the system operators are driven by circuits in the basic processor.

Bit pickups on the line can be caused only by a bad driver gate in the processor. Bit drops can be caused by a bad driver gate or may be the result of a grounded bus line. In neither case is the fault due to system operator gates. See Figure 5-17.





#### S.4.3 Memory Failures

Proper memory operation is highly dependent upon the proper level of the -20V supply at the current operating temperature. In analyzing voltage vs. operating temperature, refer to the Memory Margin Procedure and accompanying plot shipped with the machine. The temperature referenced is ambient as measured in the area *5* inches below the computer chassis. The memory system should operate at a voltage  $\pm 0.5$  of that shown on the graph.

Bit pickups in memory indicate a high memory voltage, whereas bit drops indicate a low memory voltage. Memory operation is such that, during the read cycle, all cores are driven to 0. Cores that change state were then l's and the change produces a sense amplifier output to set the.MB register. Dropped bits are often caused by a low gain or pattern-sensitive sense amplifier. An oversensitive sense amplifier could produce an erroneous output (and thus a bit pickup), but this situation is very rare.

During the write cycle, all cores are driven to 1's except those that are inhibited by the inhibit driver circuits. Inhibit driver circuits are enabled by the 0 state of an MB bit. The inhibit driver circuits typically fail in the off condition, rather than on, causing a bit pickup. Thus, as a general rule, if a single bit failure is common to one core memory board, a bit drop is likely caused by a faulty sense amplifier and a bit pickup by an inhibit driver.

Other memory failures are due to read-write driver and selection switch circuits. These failures are common to certain groups of addresses within one memory board.

# S.S MAJOR SUBASSEMBLY REPLACEMENT PROCEDURES

## S.S.l Console

Use the following procedure to replace the console.



 $\gamma$ 

## 5.5.2 Power Supply

 $\sim$ 

To remove the power supply, proceed as follows:



5-18) and the bus boards to ensure proper connection.

 $\bar{\nu}$ 



Figure 5-18 Power Supply Printed Circuit Card

# S.5.3 Console **Bulb** Replacement

When electrical measurements on the console PC card indicate that a bulb is burned out, replace it in the following manner:









# **5 .5 .4 Bus Boards**

When it is necessary to remove or replace a bus board, remove the entire top of the computer chassis and lift out the bus board. Proceed as follows:



# **APPENDIX A LOADERS**

Before a program can be executed, it must be brought into memory. To bring a program into memory, a loading program must already reside in core. If the memory is empty, the console switches are used to load in a bootstrap loader, which is ordinarily used only to bring in a more extensive block loader. This block loader program is then used to read the object tapes of all other programs. Both the bootstrap and the block loader usually reside in high core where they are not disturbed by any of the standard GRI-909 software. If an undebugged user routine accidentally destroys either loader, the loaders can be restored by first reloading the bootstrap manually.

There are several bootstrap loaders, depending on which functional operators are included in the system. For each loader, there are two versions: one for the Teletype reader, the other for the high-speed reader.

For a complete description of all loaders, refer to the *GRI-909 Loaders Manual.* 

#### **NOTE**

In the loader descriptions, the letters XX designate the portion of the address that varies according to the core size of the individual machine. The digits that replace the X's are determined by the highest locations in core. For example: if the machine has 4K of core memory and a load address of XX555 is specified, the actual load address is 07555. (The highest location is 07777 for a 4K machine.)

Specific addresses are assigned for using the boostrap and absolute loader tapes. The tape number specifies the tape format. The tape number is in the following form:

#### $7n - nn - nnnY-Z$

where:

- $7 =$  Software engineering
- $n =$  numeric designations as to category and release order
- $Y =$  letter designating tape format
	- $A = Absolute$
	- $B =$ Bootstrap
	- $D =$  Directory
	- R = Relocatable

 $X =$  Relocatable Source

 $Z =$  Letter or number designating revision level

#### A.1 BOOTSTRAP LOADER (%BLD)

The primary purpose of the bootstrap loader is to load the absolute loader (%ALH); however, for the purposes of this manual the basic processor bootstrap loader, which cannot be used to load %ALH, is described first. Section A.1.3 describes the version of %BLD that is used to load %ALH.

#### A.1.1 Basic Processor Bootstrap Loader

The bootstrap loader reads a bootstrap format object from paper tape and loads it into memory. No tests are performed on the data from the reader to verify that the data have been read correctly.

The basic processor bootstrap loader does not use the AO registers or functions. As a result, this loader is useful for troubleshooting if the AO is faulty (or is suspected) and the AO diagnostic must be loaded.

To load the basic processor bootstrap loader, proceed as follows:

#### **NOTE**

If the loader is to be used with a reader other than the Teletype reader, all reference to device address 77 must be changed to the new device address (e.g., for the high-speed reader, change 77 to 76).

#### Step

#### Procedure

1.

Key in the following sequence of instructions:





Key load address -1 into XX770. Start at XX730.



#### **NOTE**

This version of the bootstrap loader is for basic diagnostics purposes only and cannot be used to load the absolute loader. Use the version detailed in Section A.1.2

#### A.1.2 %BLD to Load %ALH

It is assumed that after the absolute loader has been loaded, the bootstrap loader is no longer necessary; therefore, location zero has been chosen as the starting address. In this location, the bootstrap will most likely be destroyed by other programs loaded later. To locate the loader in a different core area, simply increase all addresses by the value of the address that is chosen to start keying in the program (e.g., to key in at 7000, add 7000 to all internal addresses).

 $\bar{z}$ 

Key in the following:

#### **NOTE**

If the loader is to be used with a reader other than the Teletype reader, all references to device address 77 must be changed to the new device address (e.g., for the highspeed reader, change 77 to 76).

#### Procedure

Step I.





; SECOND WORD OF NEXT INSTRUCTION



Set 16 on the Data Switch Register.

Depress TRM.

- 
- 3. 4.

2.

Depress START once. The loader halts each time, it reads a zero word until it reads a non-zero word.

#### **A.1.4** Bootstrap Tape Format

The bootstrap tape format is:

Blank Tape  $\ddot{\phantom{0}}$  $\ddot{\phantom{a}}$  $\overline{a}$ Space Control Code  $(200<sub>8</sub>)$ Bits 15-8 of Data Word 1 Bits 7-0 of Data Word 1 Control Code (200g) Bits 15-8 of Data Word 2 Bits 7-0 of Data Word 2  $\ddot{\phantom{0}}$  $\ddot{\phantom{a}}$ 

Space

#### A.2 **ABSOLUTE LOADER (%ALH)**

The absolute loader loads the user's object program into memory. It differs from the bootstrap loader in that it loads a tape of a different format, checks to ensure correct loading , and is capable of loading data into non-sequential areas of memory.

An object tape in absolute format consists of a series of data blocks as follows:



The Control Code indjcates the beginning of a block. The checksum is the 16-bit sum, ignoring overflows, of the Block Start Address, the Data Word Count, and the Data Words. The Block Start Address is the first location into which this block of data is to be loaded sequentially. The Data Word Count is the number of data words contained in the block.

## A.2.1 Using %ALH

The following procedure is used to read a tape in absolute format:



#### **NOTE**

#### The last location loaded is XX720.

The absolute loader (block loader) is available in many versions, depending on the available firmware and amount of memory. Refer to the *GRI-909 Loaders Manual* for a complete description.

# **APPENDIX B CODES**

## 8.1 DEVICE SELECTION CODES

The GRI-909 architecture allows 6 bits for addressing source and destination operators. This provides a range of  $00_8$  – 77 $_8$  or 64 $_{\rm 10}$  addresses of each type. Several of these addresses are used in conjunction with the basic machine and others are assigned to some of the most popular options. Those addresses currently assigned are included in the Table B-1.

#### Table B-1



## DEVICE SELECT CODES

# Table 8-1

 $\label{eq:2.1} \begin{split} \mathcal{L}_{\text{max}} & \left( \frac{1}{2} \sum_{i=1}^{N} \frac{1$ 



# DEVICE SELECT CODES (Cont.)

# DEVICE SELECT CODES (Cont.)



# DEVICE SELECT CODES (Cont.)



## B.2 INTERRUPT STATUS AND TRAPS

Interrupt devices can interrupt (TRAP) to locate 0 or to a memory location of choice. These devices utilize one bit of the interrupt status register (ISR) for ease of program interrupt control. Those trap locations and status bits currently assigned and considered standard are included in Table B-2.

### Table B-2



# TRAP LOCATIONS

\* For test purposes only.

#### B.3 TELETYPE CODES

Table B-3 lists the complete Teletype code set. Codes generated by the keyboard may have a 1 or 0 in the most significant bit depending on the Teletype model. For no parity Teletypes, the eighth channel is always punched l's. In the case of even parity, the eighth channel is either punched or not punched, depending on the number of bits in the particular frame.

The lower-case character set (codes 340-376) is not available on the Model 33. Specifying one of the lower-case codes causes the Teletype to print the corresponding upper case character. Definitions of control codes are those given by the ASCII code set. Most control codes, however, have no effect on the Teletype and their definitions bear no necessary relation to the use of the codes in conjunction with the GRI-909 software.

#### Table B-3



## TELETYPE CODES (No Parity TTY)

# **TELETYPE CODES (Cont.)**



 $\mathcal{A}^{\mathcal{A}}$ 

# **TELETYPE CODES (Cont.)**



 $\hat{\mathcal{L}}$ 



# TELETYPE CODES (Cont.)

# Teletype Keys That Generate No Codes



# **APPENDIX C NUMERICAL TABLES**

#### POWERS OF TWO IN DECIMAL

 $\mathcal{L}_{\mathcal{A}}$ 



#### POWERS OF TEN IN OCTAL






 $\ddot{\phantom{a}}$ 

 $\bar{z}$ 



 $\mathcal{L}$ 

 $\sim 10^{-1}$ 

 $\mathcal{L}_\mathrm{c}$ 



I





 $\label{eq:2.1} \frac{1}{2}\int_{\mathbb{R}^{3}}\left|\frac{d\mathbf{r}}{d\mathbf{r}}\right|^{2}d\mathbf{r}$ 

 $\sim$   $\star$ 

 $\lambda$ 

 $\Delta \phi^{\rm eff}$ 

 $\sim 10^7$ 

 $\mathcal{A}^{\text{out}}$ 



C-8





÷.



 $\sim 100$ 

 $\sim 10^7$ 

 $\frac{1}{2}$  ,  $\frac{1}{2}$  ,  $\frac{1}{2}$  ,  $\frac{1}{2}$ 

 $\hat{\vec{z}}$ 

 $\Delta \phi$ 

 $\mathcal{A}^{\mathcal{A}}$ 



 $\bar{\mathbf{r}}$ 

 $\sim$   $\sim$ 

 $\sim$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\frac{1}{\sqrt{2\pi}}\sum_{i=1}^n\$ 

 $\mathcal{L}_{\mathrm{max}}$ 

