

REV NO.
CONT ON SHEET SH NO.

TITLE
INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/
REELER COMBINATIONS
FIRST MADE FOR GE-PAC 30 (02-026A20)

REVISIONS

I. INTRODUCTION

This specification covers the entire family of Punch/Reader/Reeler Systems. The controllers for these systems are each designed to specifically operate a particular peripheral unit. Table 1 itemizes each controller number and the unit(s) for which each is designed. Controller damage or operating malfunctions may be possible if peripherals other than those designated in Table 1 are used with a controller.

TABLE 1

Controller	GE Model 67 Reader or Digitronics Reader Model 2500 With Positive Logic Unidirectional	*Digitronics Reader Model B2500 With Positive Logic Bidirectional	Digitronics Reeler P4566ALCR	Teletype BRPE-11 Punch as specified in Teletype's Product Specific. 5C (8 Level 1 In. Tape, 63.3 cps, 110 VAC, no cover)
32-028		X	X	
32-072F03	X		X	
32-072F02				X
32-072F01	X			X

Configuration Table 2 should be referred to whenever units comprising of any of the combination Punch/Reader/Reeler System are shipped separately and unconnected, or when part of the system is supplied by GE and the remainder of the system by the customer. The table contains the product number, description, part number and the specific controller, cable(s), and peripheral(s) used to form a system. The last column refers to sections of the installation instructions that specifically apply to each product installation. This table also can be used when adding peripherals to an existing system.

The installation instructions consist of five sections with appropriate drawing aids that can be used in conjunction with the instructions. Each section is unique and need not be directly related to another.

* Not currently available.

PRINTS TO

MADE BY W. Wong	APPROVALS <i>[Signature]</i> May 13, 1970	PROCESS COMPUTER PHOENIX, ARIZONA	DIV OR DEPT. LOCATION	70A111133 CONT ON SHEET 2 SH NO. 1
--------------------	---	--------------------------------------	--------------------------	---------------------------------------

TITLE
**INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/
 REELER COMBINATIONS**

(02-026A20)

CONT ON SHEET SH NO. FIRST MADE FOR GE-PAC 30

REVISIONS

TABLE 2

Description	Part Number	Controller	Cable	Punch Chassis	HSPT Reader	Reeler	Refer to Install. Instruct. Sections
HSPT Reader Unidirectional With Fan Fold Bins	(02-026)	32-072F03	17-034F01		GE Mod. 67 or Digitronics Model 2500 with Positive Logic		2.1, 2.2, 2.5
HSPT Reader Unidirectional With 8" Reeler	(02-028) N/A	32-072F03	17-034F02		GE Mod. 67 or Digitronics Model 2500 with Positive Logic	Digitronics Model P4566ALCR	2.1, 2.2, 2.5
HSPT Reader Bidirectional With Fan Fold Bins	(02-027) N/A	32-028	17-034F01		Digitronics Model B2500 with Positive Logic		2.1, 2.2, 2.5
HSPT Reader Bidirectional with 8" Reeler	(02-029) N/A	32-028	17-034F02		Digitronics Model B2500 with Positive Logic	Digitronics Model P4566ALCR	2.1, 2.2, 2.5
HSPT Punch	(02-030)	32-072F02	17-017F02	27-007F01 w/Punch & 11-034 Panel			2.1, 2.2, 2.4, 2.5
Punch Reader (Uni) combination	(02-031)	32-072F01	17-034F01	27-007F01	GE Mod 67 or Digitronics Model 2500 with Positive Logic		2.1, 2.2, 2.4, 2.5

MADE BY **W. WONG** APPROVALS *[Signature]* XEROX DEPT. PHOENIX

ISSUED *May 14 1970* LOCATION CONT ON SHEET 3 SH NO. 2

FF-803-WA (5-68) 70A111133

PRINTS TO

GENERAL ELECTRIC

70A111133

CONT ON SHEET 4 SH NO. 3

REV NO.

TITLE

INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/
REELER COMBINATIONS

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAG 30

(02-026A20)

REVISIONS

TABLE 2 (Continued)

Description	Part Number	Controller	Cable	Punch Chassis	HSPT Reader	Reeler	Refer to Install. Instruct. Sections
Reader (Bidirectional) Controller only	(02-035) SPEC ORDER	32-028	17-034F01				2.1, 2.2, 2.5
Reader (Unidirectional) Controller only	(02-034) 70A104048 G.34	32-072F03	17-034F01				2.1, 2.2, 2.5
Punch Controller Only	(02-032) 70A104048 G.41	32-072F02	17-017F02	27-007F02 w/o Punch & 11-034 Panel			2.1, 2.2, 2.3, 2.4, 2.5
Punch/Reader (Uni) Controller Only	(02-033) 70A104048 G.43	32-072F01	17-034F01 17-017F02	27-007F02 w/o Punch & 11-034 Panel			2.1, 2.2, 2.3, 2.4, 2.5

PRINTS TO

MADE BY

W. WONG

APPROVALS

[Signature]
12/13/1970

PROCESS COMPUTER PHOENIX

XXXXX DEPT.

70A111133

LOCATION

CONT ON SHEET

4

SH NO.

3

FE-001-WA (5-68)

CODE IDENT NO.

REV NO.	
CONT ON SHEET	SH NO.

TITLE	INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/REELER COMBINATIONS		
FIRST MADE FOR	GE-PAC 30	(02-026A20)	

REVISIONS

II. INSTALLATION INSTRUCTIONS

2.1 Mother-Board Controller - 32-072FXX and 32-028 - Figure 1

A controller board can be installed in any I/O slot location of a main or expansion card file. The jumper between terminals 114-0 and 214-0 on the back panel must be removed in this location.

2.2 Cable Connections and Reeler Hook-Up

Figure 1 shows the proper cable connections between a controller mother-board and the various Punch/Reader/Reeler combinations. One end of Punch Cable 17-017F02 plugs into location 47 on Controller 32-072FXX only; the other end plugs into location 40 of the 1/2 mother-board 32-078, which is located on the Punch Chassis Assembly, 27-007F01 or 27-007F02.

Reader Cable 17-034F01 is used to plug into location 40 of contr. 32-072FXX or 32-028; the other end connects to a Digitronics Reader, either Model 2500 or B2500. If a Digitronics Reeler P4566ALCR is used with either reader model, reader cable 17-034F02 is necessary. This cable contains three additional wires, extending out from the cable reader connector, that must be connected to the Reeler. Figure 1A shows these detailed connections to the Reeler.

2.3 BRPE-11 Punch Modifications

Certain mechanical modifications on the BRPE Punch are necessary before it can be mounted on the Punch Chassis. Refer to Figure 2.

1. Remove tape guide and roller bracket, Item 1.
2. Mounting plate, Item 2, is placed in original roller holes.
3. Item 3. Remount tape guide and roller bracket, as shown in drawing on mounting plate.
4. Install extender arm, Item 4, on feed lever.
5. Remove chad cover and associated mounting bars, Item 5, and discard.
6. Remove and discard stud, nut, and lock washer from the two front shock mounts only, Item 6.
7. Mount shock mount adapter plate, Item 7, with 1/2-28 hardware supplied with chassis.
8. Secure the two shock mounts, Item 8, with screws specified.
9. Mount and secure BRPE-11 Punch on punch chassis as shown in Figure 3, Item 5.
10. Item 6, Figure 3. Connect P2 and J1 to BRPE-11 Punch.

PRINTS TO

MADE BY	W. Wong	APPROVALS	PROCESS COMPUTER	DIV OR DEPT.	70A111133
ISSUED	May 14, 1970	May 13, 1970	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 5 SH NO. 4

REV NO.	TITLE
	INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/ REELER COMBINATIONS
CONT ON SHEET	SH NO.

CONT ON SHEET	SH NO.	FIRST MADE FOR	GE-PAC 30	(02-026A20)

REVISIONS

2.4 Punch Chassis Installation

Refer to Figure 3.

1. Two support angles, Item 1, are provided to mount the punch chassis in any standard 19" cabinet or rack capable of holding and supporting the Punch Chassis. If applicable, four rack clips and screws, Item 2 and 3, can be used to secure the support angles.
2. If fan fold bins are used instead of the punch tape reel, the "low paper" lever located near the rear of the reel must be secured in an upright position. Failure to do this will cause the Processor to always receive a "Device Unavailable (DU)" Status indication.
3. The Punch Chassis is installed onto the mounted support angles through the front of the cabinet or rack. Four screws and rack clips, Item 2 and 4, secure the front of the punch chassis to the cabinet or rack.
4. Refer to Figure 4. The front panel assembly, Item 1, mounts in front of Punch Chassis by means of four captive screws. The shroud, Item 2, snaps onto the front panel and the chad box, Item 3, is inserted between the two fan fold bins, where it is held in place by foam-backed tape, Item 4.

2.5 System Cabinet Configuration

Figure 5 shows examples of the various system cabinet(s) installations possible, depending on the number of peripherals and expansion files comprising a system. These configurations need not be adhered to and serve only as a guide; each customers' own optimum practicability should be considered.

III. CHECKOUT

Run the system with the appropriate test tapes; 70A112456 for the Reader and 70A112457 for the Punch.

PRINTS TO

MADE BY	W. Wong	APPROVALS	<i>[Signature]</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111133
ISSUED	May 14, 1970		May 13, 1970	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 6 SH NO. 5


REV NO.
CONT ON SHEET SH NO.

TITLE
INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/
REELER COMBINATIONS

FIRST MADE FOR GE-PAC 30

(02-026A20)

REVISIONS



SEE FIGURE 1A FOR DETAILS

FIGURE 1

-CABLE CONNECTIONS-
CONTROLLER TO PUNCH, READERS AND REELER

MADE BY W. Wong	APPROVALS <i>W. Wong</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111133
ISSUED May 14, 1970	May 13, 1970	PHEONIX, ARIZONA	LOCATION	CONT ON SHEET 7 SH NO. 6

REV NO.

TITLE

INSTALLATION SPECIFICATION
FOR HSPT PUNCH/READER/REELER COMBINATIONS

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-026A20)

REVISIONS

E

TABLE 3

MOTHER-BOARD
LOCATION

PIN NUMBER

MNEMONIC

PAPER TAPE READER

40	50	CHS1
40	10	CHO11
40	20	CHO21
40	30	CHO31
40	40	CHO41
40	11	CHO51
40	21	CHO61
40	31	CHO71
40	41	CHO81
40	51	VCKA
40	71	FWD1
40	00	GROUND

PAPER TAPE PUNCH

47	70	PWR
47	50	GPI
47	10	PNCHO11
47	20	PNCHO21
47	30	PNCHO31
47	40	PNCHO41
47	11	PNCHO51
47	21	PNCHO61
47	31	PNCHO71
47	41	PNCHO81
47	51	VCKO
47	61	DUP1
47	71	PSYNO
47	00	GROUND

PRINTS TO

MADE BY

W. WONG

APPROVALS

[Signature]
Aug 14, 70

PROCESS COMPUTER

~~XXXX~~
DEPT.

70A111133

ISSUED

Aug 17, 1970

PHOENIX

LOCATION

CONT ON SHEET 8

SH NO. 7

REV. NO.
CONT ON SHEET SH NO.


TITLE
INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/
REELER COMBINATIONS

FIRST MADE FOR GE-PAC 30 (02-026A20)


REVISIONS

B

CABLE
17-034F02



TBI
On
REELER



A.C. CABLE
17-004F01

110V
AC

SLATE

ORANGE

GREEN

NOTE 1

NOTE 1

NOTE:

1. Terminals 3 and 8 must be grounded.

FIGURE 1A
CABLE-REELER DETAILED CABLE CONNECTION

PRINTS TO

MADE BY W. Wong	APPROVALS <i>[Signature]</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111133
ISSUED May 14, 1970	<i>[Signature]</i> May 13, 1970	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 9 SH NO. 8

REV NO.

TITLE INSTALLATION SPECIFICATION FOR HSPT PUNCH/READER/ REELER COMBINATIONS

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-026A20)

2
HIGH SPEED PUNCH SET
(AS PER TTY PD NO 5C)

2
MOUNTING PLATE 14-095
MOUNT IN ORIGINAL
ROLLER MOUNTING HOLES
WITH #6-32 X 1/4 LG
PHMS AND SPLITLOCK WASHER
3-REQD FAR SIDE

4
EXTENDER ARM 14-097
BEND END TAB AROUND
CONTOUR OF TRIP LEVER

REMOVE TAPE GUIDE
AND ROLLER BRACKET
FAR SIDE

ROLLER BRACKET-REF

MOUNTING PLATE-REF

TAPE GUIDE-REF

LEVER
REF

3
REMOUNT ROLLER
BRACKET AND TAPE
GUIDE NEAR SIDE
WITH 3 EXISTING #6
PHMS AND WASHER-
TAPE GUIDE IN
FRONT OF ROLLER
BRACKET

RIGHT
SIDE
VIEW

5
REMOVE CHAD COVER
AND ASSOC MTG BARS
AND DISCARD

FRONT
VIEW

7
ADAPTER PLATE, SHOCK MTS
MOUNT WITH 1/4-28 X 1/2
LG PHMS AND SPLITLOCK
WASHER (2 REQD)

6
REMOVE AND DISCARD STUD, NUT
AND L'WASH FROM TWO FRONT
SHOCK MTS ONLY

FIG. 2
PUNCH MODIFICATION

8
SECURE SHOCK MTS WITH
1/4-20 X 7/8 LG PHMS AND
SPLITLOCK WASHER (2 REQD)

REVISIONS

B

PRINTS TO

MADE BY *J. S. Slower* MAY 6, '70

APPROVALS

[Signature]
MAY 13, 1970

PROCESS COMPUTER

[Signature]
DEPT.

70A111133

ISSUED

May 14, 1970

PHOENIX

LOCATION

CONT ON SHEET 10

SH NO. 9

REV NO.

TITLE
INSTALLATION SPEC.
PUNCH/READER/REELER

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-026A20)

REVISIONS

B



POWER SUPPLY
34-004F01

HARNESS ASSY
17-041R02

MOUNTING GUIDE
16-121

SHIELD CONT BD
16-128

ASSY, PUNCH
PWR AND CONT
32-078



1
SUPPORT ANGLE
14-119 2 REQD

CHASSIS 14-092

HIGH SPEED PUNCH SET
27-007 SEE FIG 2 FOR
MOUNT ON CHASSIS

3
#10-24 X 3/8 LG PHMS
TYP-4 REQD

2
RACK CLIP 16-080
TYP-10 REQD

4
#10-24 X 3/8 LG PHMS
TYP 4 REQD

"LOW PAPER" LEVER - SECURE
IN UPRIGHT POSITION WHEN
USING FANFOLD TAPE AND BINS
ON FRONT PANEL

5
#10-24 X 3/8 LG PHMS
NUT, FLAT AND SPLITLOCK
WASH TYP - 16 REQD.

FIG. 3 PUNCH CHASSIS INSTALLATION

PRINTS TO

MADE BY

S. Flowers

MAY 7, '70

APPROVALS

[Signature]

PROCESS COMPUTER

PHENIX
DEPT.

70A11133

ISSUED

May 14, 1970

May 13, 1970

PHENIX

LOCATION

CONT ON SHEET 11

SH NO. 10

CODE IDENT NO.

REV. NO.

TITLE INSTALLATION SPEC.
PUNCH/READER/REELER

CONT ON SHEET 12

SH NO. 11

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-026 A20)

REVISIONS

B





FIG. 4
FRONT PANEL ASSY.

PRINTS TO

MADE BY
J. S. Lowery MAY 7, '70
ISSUED
May 14, 1970

APPROVALS
[Signature]
MAY 13, 1970

PROC. COMPUTER DEPT.
PHOENIX LOCATION

70A111133

CONT ON SHEET 12

SH NO. 11

REV NO.

TITLE INSTALLATION SPEC.
PUNCH / READER / REELER

CONT ON SHEET

SH NO.

FIRST MADE FOR GE - PAC 30

(02-026 A20)

REVISIONS

B




FIG. 5
SYSTEM CABINET
CONFIGURATION

PRINTS TO

MADE BY *S. Slawers* MAY 6, '70
ISSUED *May 14, 1970*

APPROVALS
receiving
May 13, 1970

PROC. COMPUTER DEPT.
PHOENIX LOCATION

70A111133
CONT ON SHEET 13 SH NO. 12

REV NO.

TITLE INSTALLATION SPEC.
PUNCH / READER / REELER
FIRST MADE FOR GE-PAC 30

CONT ON SHEET 14

SH NO. 13



CONT ON SHEET

SH NO.

(02-026 A2C)

REVISIONS

B



PART OF FIG. 5
SYSTEM CABINET
CONFIGURATION

PRINTS TO

MADE BY *S. J. Lowas* MAY 6, '70
ISSUED *May 14, 1970*

APPROVALS
[Signature]
May 13, 1970

PROC. COMPUTER DEPT.
PHOENIX LOCATION

70A111133

CONT ON SHEET 14

SH NO. 13

REV NO.

TITLE INSTALLATION SPECIFICATION OF
HSPT PUNCH/READER/REELER COMBINATIONS

CONT ON SHEET F SH NO. 14

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-026A20)

REVISIONS

C	1	G	3	L	5	R	7
o	o	o	o	o	o	o	o
	D		H		M		S
	o		o		o		o
A	0	E	2	J	4	N	6
o	o	o	o	o	o	o	o
	B		F		K		P
	o		o		o		o

1. The numbered pins, 0-7, are connected directly to the inputs of the Address NAND gate.
2. The lettered pins denote the level of the signal going to the numbered pins as shown in Table 2.

Figure 2. Physical layout of Address Field on I/O Mother-Board

TABLE 4
DEVICE ADDRESSING

NUMBERED PINS	LETTERED PINS	LEVEL	HEXADECIMAL WEIGHT	EXAMPLES OF DEVICE ADDRESSING	
				X'4C'	X'2B'
0	A B	1 0	8	0 To B	0 To B
1	C D	1 0	4	1 To C	1 To D
2	E F	1 0	2	2 To F	2 To E
3	G H	1 0	1	3 To H	3 To H
4	J K	1 0	3	4 To J	4 To J
5	L M	1 0	4	5 To L	5 To M
6	N P	1 0	2	6 To P	6 To N
7	R S	1 0	1	7 To S	7 To R

PRINTS TO

MADE BY W. WONG

APPROVALS

PROCESS COMPUTER

XXXX DEPT.

70A111133

ISSUED *Aug 17, 1970*

Aug. 14, 70

PHOENIX

LOCATION

CONT ON SHEET F

SH NO. 14

REV NO.
CONT ON SHEET SH NO.

TITLE
HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE
MAINTENANCE SPECIFICATION
FIRST MADE FOR GE-PAC 30

CONT ON SHEET 3 SH NO. 2
(02-031A21)

REVISIONS




FIGURE 1. HSPT BLOCK DIAGRAM

MADE BY W. Wong	APPROVALS <i>Wong</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	<i>May 6, 1970</i>	Phoenix, Arizona	LOCATION	CONT ON SHEET 3 SH NO. 2

PRINTS TO

REV NO.

TITLE

HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE
MAINTENANCE SPECIFICATION

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-031A21)

REVISIONS




FIGURE 2. HSPTP BLOCK DIAGRAM

PRINTS TO

MADE BY

W. Wong

APPROVALS

Wong
May 1970

PROCESS COMPUTER

Phoenix, Arizona

DIV OR DEPT.

70A111229

LOCATION

CONT ON SHEET 4

SH NO. 3

ISSUED

May 20, 1970

REV NO. _____
 CONT ON SHEET _____ SH NO. _____

TITLE
 HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE
 MAINTENANCE SPECIFICATION

CONT ON SHEET 5 SH NO. 5

FIRST MADE FOR GE-PAC 30 (02-031A21)

REVISIONS

4.3 Commands

Any meaningful combination of commands can be simultaneously issued to the Device Controller. The specific command or combination of commands is sent on the DAL lines, followed by the CMD0 signal on the control lines 70B113244-3. CLO40 enters the controller as CMD0 (Command). This is inverted and ANDED with AD1 to produce CMG0 (Gated Command). This signal is again inverted to gate the bits from the DAL's to the Command flip-flops.

Because of the dual purpose of the interface (control of either Read or Write operations), a command to specify a particular operation must be given. If a Read/Run is specified, the WT flip-flop 70B113244-5. is reset, inhibiting a Write operation from taking place and enabling of status outputs for a Read operation. If a Write/Run operation is specified, the WT flip-flop is set, enabling the PWR flip-flop; initializing the internal power supply of the Punch; disabling the read logic; and setting the ATN flip-flop.

TABLE 1
 HIGH SPEED PAPER TAPE READER/PUNCH
 STATUS AND COMMAND BYTE DATA

BIT NUMBER	0	1	2	3	4	5	6	7
STATUS BYTE	OV			NMTN	BSY	EX		DU
COMMAND BYTE	DISABLE	ENABLE	STOP	RUN	INCR	SLEW	WRITE	READ

STATUS BIT DESCRIPTIONS

BIT

READER

PUNCH

OV The Overflow bit is set when the Buffer Register is loaded from the Reader before the previous character has been transferred. This condition can only happen in the SLEW mode.

The Overflow bit is always reset in the Write Mode.

PRINTS TO

MADE BY W. Wong	APPROVALS <i>W. Wong</i> May 6, 1970	PROCESS COMPUTER PHOENIX, ARIZONA	DIV OR DEPT. LOCATION	70A111229 CONT ON SHEET 6	SH NO. 5
--------------------	--	--------------------------------------	--------------------------	------------------------------	----------

REV NO.	
CONT ON SHEET	SH NO.

TITLE
**HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE
 MAINTENANCE SPECIFICATION**

FIRST MADE FOR **GE-PAC 30** (02-031A21)

REVISIONS

BIT

READER

PUNCH

INCR

In this mode of operation, the tape is advanced one character when the controller is in the Run mode and BSY=1. The tape stops after encountering one character. The tape remains stopped until a Read Data instruction, which resets BSY and starts the tape moving again.

Not used.

SLEW

In this mode of operation, the tape is advanced continuously until stopped.

Not used.

WRITE

Designates the High Speed Paper Tape Punch.

READ

Designates the High Speed Paper Tape Reader.

Master control over tape movement for the Reader is achieved with the RN flip-flop (sheet 5). When set, the tape moves in a forward direction and the mode is specified by the SL (slew) flip-flop (continuous Run Slew if set, one character command increment if reset). With the RN flip-flop reset, either mode can be established without interfering with the tape movement.

If this controller is to be allowed interrupt service, DAL bit one is set. DAL011 is ANDed with CMG1 to set the Interrupt Enable (EBL) flip-flop. Interrupts are generated by this interface when a character is strobed into the Buffer Register from the HSPTR; upon entering the Write Mode; or when a character has been output to the HSPTP and the interface is ready for more data. The interrupt condition is saved in the Attention (ATN) flip-flop (Sheet 1). EBL gates a saved ATN interrupt condition onto the Processor I/O Bus as ATNO.

If this controller is to be denied interrupt service, DAL bit zero is set. DAL001 is ANDed with CMG1 to reset EBL. Interrupt conditions may still be saved in the ATN flip-flop, but ATN cannot be gated to the MPX-CH Bus.

The active condition on the Initialize Control Line (SCLR0) sets up preferred states by clearing all flip-flops in the Controller except DT which is set.

PRINTS TO

MADE BY W. Wong	APPROVALS <i>[Signature]</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	<i>May 6, 1970</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 8 SH NO. 7

REV NO.	TITLE	CONT ON SHEET	SH NO. 8
	HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE MAINTENANCE SPECIFICATION		
CONT ON SHEET	SH NO.	FIRST MADE FOR GE-PAC 30	(02-031A21)

Whenever the Read/Write Mode changes, a partial initialize clears the ATN, BA, EBL, RN, and SL flip-flops and sets DT.

4.4 Read Operation

In order to effect a transfer of data from the HSPTR to the Processor, tape movement must have been initiated by a prior command from the Processor. The reading operation is then performed in the free-running or Incremental Mode according to the configuration of the Command Instruction.

In the free-running mode of operation, the RN and SL flip-flops are set and the BSY flip-flop is set because this is its initialize state. The signal SFEED0 is active, and sets the FEED flip-flop.

The movement of tape in the Reader is detected by the HSPTR/P Interface when signal CHS1(70B113224-7) becomes active. This signal is derived from the photo-diode head in the Reader, which senses the feed foles in the tape and is used by the HSPTR/P Interface to initiate the reading operations. Signal CHS1 goes through a differentiator circuit and derives the STRB0 and STRB1 signals. A 0.4 microsecond STRB signal is produced whenever CSH1 goes active. The data from the eight channels of the Reader comes into the HSPTR/P Interface (CH011 through CH081) synchronously, with CHS1, and is loaded into the HSPTR/P Buffer Register by the RDLDO signal (70B113224-2). RDLDO is inverted producing RDL1, which causes the Device Transmitting flip-flop (DT) to reset and BSY to go low. When BSY goes low, the ATN flip-flop is set, indicating to the Processor that a character has been read from paper tape and is awaiting transmission to the Processor.

The Processor requests data by activating the Control Line DRO. The HSPTR/P Interface responds to the Processor's request through the derivation of DRG0 and its complement (Sheet 3). DRG0 activates the SYN1 signal after a 200 nanosecond delay. The data which has been previously gated into the HSPTR/P Buffer Register is unloaded onto the DRL bus lines by the enabling action of DRG1. In addition, at the end of DRG1 pulse, BSY again goes high. It should be noted here that the reset output from the DT flip-flop enters a gate that is also fed by STRB1. If the Processor's request for data was late with respect to the next character received from the Reader, OV1 would become active, giving the Processor an indication that data has been overwritten.

In the incremental mode, the SL flip-flop is reset and the SFEED0 is derived from the gate that is controlled by the reset side of the SL flip-flop (SLO) (70B113224-5). When the HSPTR Interface receives the Command to Run in the Incremental Mode, SFEED0 becomes active and sets the FEED flip-flop. This in turn causes the Reader to move tape. The data and Synchronizing signal (CHS1) comes into the HSPTR/P Interface as it did in the Slew Mode. However, when the STRB signals become

REVISIONS

PRINTS TO

MADE BY W. Wong	APPROVALS <i>[Signature]</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	<i>May 6, 1970</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 9 SH NO. 8

REV NO.	TITLE	CONT ON SHEET 10	SH NO. 9
	HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE MAINTENANCE SPECIFICATION		
CONT ON SHEET	SH NO.	FIRST MADE FOR GE-PAC 30	(02-031A21)

REVISIONS

active, STRB0 deactivates SFEEDO and STRB1 is now enabled through a gate to reset the FEED flip-flop which stops tape movement. As in the case of the Run Mode, BSY has become inactive and ATN set. The HSPTR will remain in this state until the Processor requests data and DRG1 is activated. At the end of DRG1, BSY and DT are set and SFEEDO is activated again to set the FEED flip-flop and allow another character to be read. Subsequent Data Requests by the Processor move the tape one character at a time in the manner just described.

4.5 Write Operation

Prior to a Write operation, a RUN/WRITE Command is issued by the Processor. This command causes the WRT and PWR flip-flops to set (70B113244-5). With PWR1 active, an AC Relay Driver activates the Power Supply of the HSPTP. As soon as the HSPTP Power Supply is activated, VCKO becomes active, initiating a one second delay circuit. This delay raises BSY to inhibit a Write operation from taking place while the Punch mechanism comes up to speed. At the end of the one second delay, BSY1 is inactive, an interrupt is generated, and the HSPTP is ready for use.

(Note that when the PWR flip-flop is cleared, the one second timer is recycled and ready for use within ten milliseconds.)

The Processor transfers data from the DAL lines to the HSPTP by activating the DAO control line. DAO is inverted in the HSPTR/P Interface and used to derive the signal DAGO. Approximately 200 nanoseconds after DAGO goes high, SYN1 goes high. SYN1 is inverted and send to the Processor to indicate that the HSPTR/P Interface received the information sent. At this time, BSY1 is inactive due to either initialization, or completion of a previous Write or Read operation by the HSPTR/P Interface. DAGO is inverted and ANDED with the rest output from the Buffer Available (BA) flip-flop generating the signal GDAGO (70B113244-4). GDAGO is inverted (70B113244-6) and gates the information into the Buffer Register. At the same time GDAGO is used to toggle the BA flip-flop, indicating that a byte of data is waiting to be output to the Punch. BA1 is then ANDED with WT1 causing BSY to go high, and preventing further information to be sent by the Processor.

An internal Sync signal generated by the HSPTP is sent through a wave shaping circuit 70B113465 producing the 1.0 millisecond signal, PSYNO. When the Punch is ready to receive information, PSYNO goes low. PSYNO is inverted in the HSPTR/P Interface and ANDED with BA1 (70B113244-4).

This output goes to the Timer (TM) flip-flop, causing TMO to become active. The output, TMO, then goes to a 4.5 millisecond delay, producing the gating control signals GP0, GPOA, and GP1. GPOA controls the output gating from the Buffer Register producing the signals

PRINTS TO

MADE BY W. Wong	APPROVALS <i>Wong</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	<i>May 6, 1970</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 10 SH NO. 9

REV NO.	TITLE	CONT ON SHEET	SH NO.
	HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE MAINTENANCE SPECIFICATION	11	10
CONT ON SHEET	FIRST MADE FOR	(02-031A21)	
	GE-PAC 30		

REVISIONS

PNCH011 through PNCH081. PNCH011 through PNCH081 are fed into eight solenoid drivers (70B113465) which activates the eight punches of the data channels. A PNCH signal going high, causes the solenoid driver to create a ground on the Punch, activating the Punch solenoid to produce a hold in the tape. The tape feed solenoid is controlled separately by the signal GP1 and is activated at each character output. The GP0 signal is fed back to the trigger of the BA flip-flop causing it to reset. With BA1 inactive, BSY1 becomes inactive and the HSPTR/P Interface is now ready to receive another byte of data from the Processor.


V. MAINTENANCE

The High Speed Reader/Punch Controller requires no maintenance or adjustment. The Reader and Punch requires periodic maintenance such as cleaning and lubrication. For a procedure and the maintenance requirements, refer to the manufacturers operating and service manual

Performance tests of the system can be made on the system by using the diagnostic programs 70A112456 and 70A112457. The diagnostic programs will assist in trouble-shooting the controller.

VI. TIMING DIAGRAM

The timing for the two operating modes of the Controller is shown in Figures 3 and 4.



$T = 0 - 15.9 \text{ MS}$

WRITE MODE

FIGURE 3. READER/PUNCH TIMING WRITE MODE

PRINTS TO

MADE BY W. Wong	APPROVALS <i>Wong</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	<i>May 19, 1970</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 11 SH NO. 10

REV NO.

TITLE
HSPTR UNIDIRECTIONAL READER/PUNCH INTERFACE
MAINTENANCE SPECIFICATION

CONT ON SHEET 12


SH NO. 11

CONT ON SHEET

SH NO.

FIRST MADE FOR GE-PAC 30

(02-031A21)



REVISIONS

FIGURE 4. READER/PUNCH TIMING READ MODE

VII. MNEMONICS

The following list provides a brief description of each signal mnemonic found in the HSPTR/P Device Controller. The source on 70B113244 and 70B113465 of each signal is also provided.

<u>MNEMONIC</u>	<u>MEANING</u>	<u>LOCATION</u>
AD	Address flip-flop	70B113244 1P2
ADRS	Address	70B113244 3A1
AGOX	Address Gate Inputs	70B113244 1H2-1H7
ATN	Attention flip-flop	70B113244 3N6
ATSYN	Attention Sync	70B113244 3R8
BA	Buffer Active flip-flop	70B113244 4M5
BROX	Buffer Register Output	70B113244 6E8-6P8
BSY	Busy	70B113244 4S7
CAGND	Cable Ground	70B113465 3M2
CHMD	Change Mode	70B113244 1H9
CHOX1	Reader Data Channels	70B113244 7C5-7E5
CHS1	Channel Sync	70B113244 7B3

PRINTS TO

MADE BY W. Wong	APPROVALS <i>W. Wong</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	<i>May 6, 1970</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 12 SH NO. 11

REV NO.
CONT ON SHEET SH NO.

TITLE
HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE
MAINTENANCE SPECIFICATION
FIRST MADE FOR GE-PAC 30 (02-031A21)
CONT ON SHEET 13 SH NO 12

REVISIONS

MNEMONIC

MEANING

LOCATION

CMD	Command	70B113244 3J2
CMDRST	Command Reset	70B113244 1N8
CMG	Command Gated	70B113244 3J2
DA1	Data Available	70B113244 3J3
DAGO	Gated Data Available	70B113244 3J3
DALOX	Data Available Lines	70B113244 1F2-1F7
DR1	Data Request	70B113244 3J4
DRGO	Gated Data Request	70B113244 3J4
DRLOX	Data Request Lines	70B113244 2B2-2B7
DT	Device Transmit flip-flop	70B113244 4C5
DU	Device Unavailable	70B113244 4S9
DUP1	Data Available Punch	70B113465 3B9
DVCKO	Delay - Voltage Check	70B113244 9E5
EBL	Enable	70B113244 5S4
FEED	Tape Feed flip-flop	70B113244 7K3
FEED	Feed Coil	70B113465 3M1
GDAG	Gate Data Available	70B113244 4H5
GND	Ground	70B113465 3B6
GP	Gate to Punch	70B113244 8P1
GP1	Gate To Punch	70B113465 3B3
LD	Load Data	70B113244 6B7
MTN	No Motion Tape	70B113244 7M1
OV	Overflow flip-flop	70B113244 7N6
PNCHOX1	Output to Punch	70B113244 8P2-8P7
PNCH011		1B3
through	Input To Punch	70B113465 through
PNCH041		1B8
PNCH051		2B3
through	Input To Punch	70B113465 through
PNCH081		2B8
PO10		1M2
through	Punch Output	70B113465 through
PO40		1M8
PO50		2M2
through	Punch Output	70B113465 through
PO80		2M8
PSYNO	Punch Sync	70B113465 3B5
PSYNO	Punch Sync	70B113244 4K1
PWR	Punch Power flip-flop	70B113244 5F8
PWR1A	Punch Power	70B113465 3B7
RACKO	Received Acknowledged	70B113244 3A8
RDLA	Read Data Load Data	70B113244 6A7
RMT	Remote	70B113465 3M8
RN	Run flip-flop	70B113244 5N8
SATNO	Set ATN flip-flop	70B113244 3P9
SCLRO	System Clear - Initialize	70B113244 1A8
SL	Slew flip-flop	70B113244 5M8

PRINTS TO

MADE BY W. Wong	APPROVALS <i>W. Wong</i>	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	<i>May 6, 1970</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET 13 SH NO 12

REV. NO.
CONT ON SHEET SH NO.

TITLE
HSPT UNIDIRECTIONAL READER/PUNCH INTERFACE
MAINTENANCE SPECIFICATION
FIRST MADE FOR GE-PAC 30 (Q2-031A21)

<u>MNEMONIC</u>	<u>MEANING</u>	<u>LOCATION</u>	REVISIONS
SRO	Status Request	70B113244 3A4	
SRG	Gated Status Request	70B113244 3J3	
STRB	Strobe	70B113244 7F4	
TACK	Transmit Acknowledge	70B113244 3A9	
TCA	Timer Coil High	70B113465 3M6	
TCG	Timer Coil Ground	70B113465 3M6	
TM	Punch Timer flip-flop	70B113244 4E5	
WT	Write/Read flip-flop	70B113244 5H7	
VCKA	Voltage check of positive 15 volts from Reader.	70B113244 7B5	
VCKO	Voltage check of negative 28 volts from Punch.	70B113244 8P9	
VCKO	Voltage Check of Negative 28 Volts from Punch.	70B113465 3E4	
XRP	Device Controller common pullup resistor. Ties unused gate input to positive 5 volts through a 1 kilohm resistor.	70B113465 8G8	

PRINTS TO

MADE BY W. Wong	APPROVALS <i>W. Wong</i> May 6, 1970	PROCESS COMPUTER	DIV OR DEPT.	70A111229
ISSUED <i>May 20, 1970</i>	PHOENIX, ARIZONA	LOCATION	CONT ON SHEET F	SH NO. 13

HIGH SPEED PAPER TAPE READER/PUNCH UNIDIRECTIONAL INTERFACE MAINTENANCE MANUAL

Consists of:	Installation Specification	02-186A20
	Maintenance Specification	02-172A21
	Schematic	02-172R04D08
	Schematic	27-007F01B08



2 CRESCENT PLACE, OCEANPORT, NEW JERSEY 07757 | (201) 229-4040

HIGH SPEED PAPER TAPE READER/PUNCH/REELER COMBINATION INSTALLATION SPECIFICATION

TABLE OF CONTENTS

1.	INTRODUCTION	1
2.	SCOPE	1
3.	INSTALLATION INSTRUCTIONS.....	1
3.1	Mother-Board Controller - 32-136FXX and 32-138FXX.....	1
3.2	Cable Connections and Reeler Hook-Up	1
3.3	BRPE-11 Punch Modifications	3
3.4	Punch Chassis Installation.....	3
3.5	System Cabinet Configuration	6
4.	TEST	6
5.	CONTROLLER INSTALLATION SPECIFICATION.....	6
5.1	Reader/Punch.....	6
5.2	Punch Mother-Board.....	7
5.3	Unidirectional Reader/Reeler.....	7
5.4	Bidirectional Reader/Reeler.....	7
5.5	Unidirectional HSPTR.....	8
5.6	Bidirectional HSPTR.....	8
5.7	Reader/Punch Mother-Board	8

ILLUSTRATIONS

Figure 1.	Cable Connections - Controller to Punch, Readers, and Reeler.....	3
Figure 2.	Punch Modifications	4
Figure 3.	Punch Chassis Installation	5
Figure 4.	Front Panel Assembly	6
Figure 5.	System Cabinet Configuration.....	6
Figure 6.	Reader/Punch	7
Figure 7.	Punch Mother-Board	7
Figure 8.	Unidirectional Reader/Reeler	7
Figure 9.	Bidirectional Reader/Reeler	7
Figure 10.	Unidirectional HSPTR	8
Figure 11.	Bidirectional HSPTR	8
Figure 12.	Reader/Punch Mother-Board.....	8

TABLES

TABLE 1.	CONTROLLERS AND PERIPHERALS.....	1
TABLE 2.	CONFIGURATION OF COMBINATIONS PUNCH/READER/REELER/CONTROLLER.....	2

HIGH SPEED PAPER TAPE READER/PUNCH/REELER COMBINATION INSTALLATION SPECIFICATION

1. INTRODUCTION

This specification covers the entire INTERDATA family of Punch/Reader/Reeler Systems. The controllers for these systems are each designed to specifically operate a particular peripheral unit. Table 1 itemizes each controller number and the unit(s) for which each is designed. Controller damage or operating malfunctions may be possible if peripherals other than those designated in Table 1 are used with a controller.

The configuration shown on Table 2 should be referred to whenever units consisting of any of the combination Punch/Reader/Reeler System are shipped separately, or when part of the system is supplied by INTERDATA and the remainder of the system by the customer. The table contains the product number, description, part number and the specific controller, cable(s), and peripheral(s) used to form a system. The last column refers to sections of the installation instructions that specifically apply to each product installation. This table also can be used when adding peripherals to an existing system.

2. SCOPE

The installation instructions are in two sections. The first section (2) is in five parts, with appropriate drawing aids that can be used in conjunction with the instructions. Each section is unique and need not be directly related to another. The second section (4) is devoted to the various controllers with drawings showing proper cable connections between mother-board and peripheral unit(s).

3. INSTALLATION INSTRUCTIONS

3.1 Mother-Board Controller 32-136FXX and 32-138FXX

A controller board can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed from this location. Refer to INTERDATA Publication Number 29-003, Systems Interface Manual, Sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

3.2 Cable Connections and Reeler Hook-Up

Figure 1 shows the proper cable connections between a controller mother-board and the various Punch/Reader/Reeler combinations. One end of Punch Cable 17-017F02 plugs into location 47 on Controller 32-136FXX; the other end plugs into location 40 of the 1/2 mother-board 32-078, which is located on the Punch Chassis Assembly, 27-007F01, 27-007F02, or 27-007F04.

Reader Cable 17-107F01 is used to plug into location 40 of Controller 32-136FXX or 32-138FXX; the other end connects to a Digitronics Reader, either Model 2540 or B2540. If a Digitronics Reeler 6040A is used with either Reader model, Reader Cable 17-107F02 is necessary. This cable is necessary to connect Reader/Reeler combinations.

TABLE 1. CONTROLLERS AND PERIPHERALS

Controller	Digitronics Reader Model 2540 With Positive Logic Unidirectional	Digitronics Reader Model B2540 With Positive Logic Bidirectional	Digitronics Reeler 6040A	Teletype BRPE-11 Punch as specified in Teletype's Product Specification 5C (8 Level 1 Inch Tape, 63.3 cps, 110 VAC, no cover)
32-138		X	X	
32-136F03	X		X	
32-136F02				X
32-136F01	X		X	X

TABLE 2. CONFIGURATION OF COMBINATIONS PUNCH/READER/REELER/CONTROLLER

Product Number	Description	Part Number	Controller	Cable	Punch Chassis	HSPT Reader	Reeler	Refer To Installation Instruction Sections
7-408	HSP/T Punch 110V, 50 Hz	02-171F02	32-136F02	17-017F02	27-007F04 w/Punch and 11-034 Panel			3.1, 3.2, 3.3, 3.4, 3.5
7-409	Punch/Reader Unidirectional Combination 110V, 50 Hz	02-172F02	32-136F01	17-107F01 17-017F02	27-007F04 w/Punch and 11-034 Panel	Digitronics Model 2540 with Positive Logic		3.1, 3.2, 3.3, 3.4, 3.5
7-410	HSPT Reader Unidirectional With Fan Fold Bins 110V, 50/60 Hz	02-186F01	32-136F03	17-107F01		Digitronics Model 2540 with Positive Logic		3.1, 3.2, 3.5
7-410/7-415	HSPT Reader Unidirectional With 8" Reeler 110V, 50/60Hz	02-182	32-136F03	17-107F02		Digitronics Model 2540 with Positive Logic	Digitronics Model 6040A	3.1, 3.2, 3.5
7-411	HSPT Reader Bidirectional With Fan Fold Bins 110V, 50/60 Hz	02-187F01	32-138	17-107F01		Digitronics Model B2540 with Positive Logic		3.1, 3.2, 3.5
7-411/7-415	HSPT Reader Bidirectional With 8" Reeler 110V, 50/60 Hz	02-183	32-138	17-107F02		Digitronics Model B2540 with Positive Logic	Digitronics Model 6040A	3.1, 3.2, 3.5
7-412	HSP/T Punch 110V, 60 Hz	02-171F01	32-136F02	17-017F02	27-007F01 w/Punch and 11-034 Panel			3.1, 3.2, 3.3, 3.4, 3.5
7-413	Punch/Reader Combination Unidirectional 60 Hz	02-172F01	32-136F01	17-107F01 17-017F02	27-007F01 w/Punch and 11-034 Panel	Digitronics Model 2540 with Positive Logic		3.1, 3.2, 3.3, 3.4, 3.5
7-414	Reader (Bidirectional) Controller only 50/60 Hz	02-185	32-138	17-107F01				3.1, 3.2, 3.5
7-416	Reader (Unidirectional) Controller only 50/60 Hz	02-184	32-136F03	17-107F01				3.1, 3.2, 3.5
7-417	Punch Controller only 50/60 Hz	02-181F01	32-136F02	17-017F02	27-007F02 w/o Punch and 11-034 Panel			3.1, 3.2, 3.5
7-418	Punch/Reader Unidirectional Controller only 50/60 Hz	02-188F01	32-136F01	17-107F01 17-017F02	27-007F02 w/o Punch and 11-034 Panel			3.1, 3.2, 3.3, 3.4, 3.5




Figure 1. Cable Connections - Controller to Punch, Readers, and Reeler

3.3 BRPE-11 Punch Modifications

Certain mechanical modifications on the BRPE-11 Punch are necessary before it can be mounted on the Punch Chassis. Refer to Figure 2.

1. Remove tape guide and roller bracket, Item 1.
2. Mounting plate, Item 2, is placed in original roller holes.
3. Item 3. Remount tape guide and roller bracket, as shown in drawing on mounting plate.
4. Install extender arm, Item 4, on feed lever.
5. Remove chad cover and associated mounting bars, Item 5, and discard.
6. Remove and discard stud, nut, and lock washer from the two front shock mounts only, Item 6.
7. Mount shock mount adapter plate, Item 7, with 1/4-28 hardware supplied with chassis.
8. Secure the two shock mounts, Item 8, with screws specified.
9. Mount and secure BRPE-11 Punch on Punch Chassis as shown in Figure 3, Item 5.
10. Item 6, Figure 3. Connect P2 and J1 to BRPE-11 Punch.

3.4 Punch Chassis Installation (Refer to Figures 3 and 4).

1. Two support angles, Item 1, are provided to mount the Punch chassis in any standard 19" cabinet or rack capable of holding and supporting the Punch chassis. If applicable, four rack clips and screws, Items 2 and 3, can be used to secure the support angles.
2. When fan fold bins are used instead of the Punch tape reel, the "low paper" lever located near the rear of the reel must be secured in an upright position. Failure to do this will cause the Processor to always receive a "Device Unavailable (DU)" Status indication.
3. The Punch chassis is installed onto the mounted support angles through the front of the cabinet or rack. Four screws and rack clips, Items 2 and 4, secure the front of the Punch chassis to the cabinet or rack.
4. Refer to Figure 4. The front panel assembly, Item 1, mounts in front of Punch chassis by means of four captive screws. The shroud, Item 2, snaps onto the front panel and the chad box, Item 3, is inserted between the two fan fold bins, where it is held in place by foam-backed tape, Item 4.




Figure 2. Punch Modifications




Figure 3. Punch Chassis Installation




Figure 4. Front Panel Assembly

3.5 System Cabinet Configuration

Figure 5 shows examples of the various system cabinet(s) installations possible, depending on the number of peripherals and expansion files comprising a system. These configurations need not be adhered to and serve only as a guide; each customer's own optimum practicability should be considered.

4. TEST

Run the system with the appropriate test program; 06-016 for the Reader and 06-037 for the Punch.

5. CONTROLLER INSTALLATION SPECIFICATION

5.1 Reader/Punch

The controller can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed in the location selected.

Refer to the Systems Interface Manual, Publication Number 29-003, sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

Figure 6 shows the proper cable connection between the mother-board controller and the peripheral units.




Figure 5. System Cabinet Configuration




Figure 6. Reader/Punch

If the Punch uses fan fold bins instead of the tape reel, the "low paper" lever near the Punch reel must be secured in an upright position. Failure to do this will cause the Processor to always receive a "low paper" status indication.

5.2 Punch Mother-Board

The controller can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed in the location selected.

Refer to the Systems Interface Manual, Publication Number 29-003, sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

Figure 7 shows the proper cable connection between the mother-board controller and the peripheral unit.




Figure 7. Punch Mother-Board

If the Punch uses fan fold bins instead of the tape reel, the "low paper" lever near the Punch reel must be secured in an upright position. Failure to do this will cause the Processor to always receive a "low paper" status indication.

5.3 Unidirectional Reader/Reeler

The controller can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed in the location selected.

Refer to the Systems Interface Manual, Publication Number 29-003, sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

Figure 8 shows the proper cable connection between the mother-board controller and the peripheral devices.




Figure 8. Unidirectional Reader/Reeler

5.4 Bidirectional Reader/Reeler

The controller can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed in the location selected.

Refer to the Systems Interface Manual, Publication Number 29-003, sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

Figure 9 shows the proper cable connection between the mother-board controller and the peripheral units.




Figure 9. Bidirectional Reader/Reeler

5.5 Unidirectional HSPTR

The controller can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed in the location selected.

Refer to the Systems Interface Manual, Publication Number 29-003, sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

Figure 10 shows the proper cable connection between the mother-board controller and the peripheral units.




Figure 10. Unidirectional HSPTR

5.6 Bidirectional HSPTR

The controller can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed in the location selected.

Refer to the Systems Interface Manual, Publication Number 29-003, sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

Figure 11 shows the proper cable connection between the mother-board controller and the peripheral units.




Figure 11. Bidirectional HSPTR

5.7 Reader/Punch Mother-Board

The controller can be installed in any I/O slot location of a main or expansion card file. The jumper between Terminals 114-0 and 214-0 on the back panel must be removed in the location selected.

Refer to the Systems Interface Manual, Publication Number 29-003, sections on "Mechanical Layout and Wiring", "Interrupt Control", and "Multiplexor and Selector Channel Wiring Data".

Figure 12 shows the proper cable connection between the mother-board controller and the peripheral units.

If Punch uses fan fold bins instead of the tape reel, the "low paper" lever near the Punch reel must be secured in an upright position. Failure to do this will cause the Processor to receive a "low paper" status indication.




Figure 12. Reader/Punch Mother-Board

HIGH SPEED PAPER TAPE UNIDIRECTIONAL READER/PUNCH INTERFACE MAINTENANCE SPECIFICATION

TABLE OF CONTENTS

1. INTRODUCTION	1
2. SCOPE	1
3. BLOCK DIAGRAM	1
4. FUNCTIONAL DESCRIPTION	1
4.1 Addressing	3
4.2 Status	3
4.3 Commands	3
4.4 Read Operation	5
4.5 Write Operation	5
5. MAINTENANCE	6
6. TIMING DIAGRAM	6
7. MNEMONICS.	7

ILLUSTRATIONS

Figure 1. HSPTR Block Diagram	2
Figure 2. HSPTP Block Diagram	2
Figure 3. Reader/Punch Timing Write Mode	6
Figure 4. Reader/Punch Timing Read Mode	6

HIGH SPEED PAPER TAPE UNIDIRECTIONAL READER/PUNCH INTERFACE MAINTENANCE SPECIFICATION

1. INTRODUCTION

To increase Input/Output (I/O) capabilities of INTERDATA Digital Systems, a High Speed Paper Tape Reader and Punch are offered. By using these devices, paper tape handling capability and speed are increased substantially over the TTY Reader/Punch. The exact increase varies with the particular models chosen; several models of Readers and Punches are available. All models (Reader/Punch, Part Number 32-136F01, Punch only, Part Number 32-136F02, and Reader only, Part Number 32-136F03) employ the same device controller and have the same interface requirements.

2. SCOPE

This maintenance specification is provided to describe the High Speed Reader/Punch Controller in sufficient detail to allow a digital technician to maintain the system.

The following manuals will be of assistance in maintaining the system.

	<u>Publication Number</u>	<u>Description</u>
Reader	29-210	Uni-Directional Reader
Punch	29-097	Punch (215B)
	29-092	Punch Motor (295B)
	29-098	Parts List (1154B)
	29-016	Operation and Programming Manual

3. BLOCK DIAGRAM

It is necessary to examine the characteristics of the Paper Tape Reader and Paper Tape Punch to fully understand data handling and control features of the Device Controller. The line circuits in the HSPTR consist of nine parallel amplifiers. See Figure 1. There are eight amplifiers for data, one channel for synchronizing from the tape feed holes.

For the HSPTP, the line circuit consists of nine solenoid drivers, plus gating to strobe the information from the Data Register to the Punch. See Figure 2. Eight of these solenoids are data channel controlled, the ninth is associated with the feed hole. All are controlled by an internal sync line from the Punch.

The interface block diagram is on Sheet 4 of Drawing 02-172D08. There are single line inputs to specify whether this a Read or Write operation, to apply power to the Punch, and to alert the Processor to a Power Off or Load condition of the Reader (Device Unavailable - DU). The Tape Reader and Punch are operated in a closed loop mode, not self stopping. All run-stop controls come from the Device Controller. With the HSPTR/P Interface, it is not possible to perform a Read/Write operation off-line.

4. FUNCTIONAL DESCRIPTION

This section refers to the Functional Schematic 02-172D08.




Figure 1. HSPTR Block Diagram




Figure 2. HSPTP Block Diagram

4.1 Addressing

Prior to receiving any commands, the HSPTR/P Device Controller must receive its address and respond properly. This is done through micro-sequences which first send the address on (32-136F01 - X'13', 32-136F02 - X'03', and 32-136F03 - X'03') on the Data Available Lines (DALs) (02-172D08). The DAL lines go through single-to-double rail converters and address straps which drive a decoding network. The output from this decoding network is ANDed with the inverted signal from ADRS0 to set the Address flip-flop (AD).

After a delay of approximately 200 nanoseconds, the SYN1 signal goes high. SYN1 is inverted and tested by the Processor to determine if the HSPTR/P has responded to its address. The AD flip-flop being set enables other modes of operation (e.g. Writing, Reading, Status Request, etc.) by the HSPTR/P Interface.

The standard MPX-CH Bus circuits, shown on Sheet 1, are located on the copper portion of the board. Refer to the Systems Interface Manual, Publication Number 29-003, for further details on these common circuits.

4.2 Status

The definitions of the Status and Command bits for the HSPTR/P Interface are shown in Table 1. Five Status bits are provided by the HSPTR/P Interface. The Device Unavailable (DU) bit is high when the HSPTR is in the Load Mode or AC power is off. In the HSPTP, DU becomes active in the Local Mode or when a Low Tape condition exists. The Busy bit (BSY) is reset for the HSPTR when a character is strobed into the Buffer Register. A Data Request sets BSY. BSY is high except when there is a new character in the register that has not been requested by the Processor. For the HSPTP, BSY is set when a character from the Processor enters the Buffer Register and is awaiting a strobing signal to output it to the Punch.

BSY is also set for approximately one second when power is applied to the Punch. Any time the HSPTR is not moving (RN and Feed flip-flops both reset), the No Motion (NMTN) bit is set.

The BSY, EX, DU, and EOM (End of Message - Media) bits occur in the same bit position for all Device Controllers. The HSPTR/P Interface does not use the EOM bit. The Examine Status (EX) bit is used to indicate that there are other Status conditions in the remaining four bits. When NMTN is set, EX is also set.

For the HSPTR, an Overflow (OV) occurs if a new character is strobed into the Buffer Register before the last character was requested by the Processor. This will not happen in the Incremental Mode, since a new character cannot arrive until the tape is started by the DR signal that unloads the Buffer Register.

4.3 Commands

Any meaningful combination of commands can be simultaneously issued to the Device Controller. The specific command or combination of commands is sent on the DAL lines, followed by the CMD0 signal on the control lines (02-172D08-1). Command enters the Controller as CMD0. This is inverted and ANDed with AD1 to produce CMG0 (Gated Command). This signal is again inverted to gate the bits from the DALs to the Command flip-flops.

Because of the dual purpose of the interface (control of either Read or Write operation), a command to specify a particular operation must be given. If a Read/Run is specified, the WT flip-flop (02-172D08-3) is reset, inhibiting a Write operation from taking place and enabling of status outputs for a Read operation. If a Write/Run operation is specified, the WT flip-flop is set, enabling the PWR flip-flop, initializing the internal power supply of the Punch, disabling the Read logic, and setting the ATN flip-flop.

Master control over tape movement for the Reader is achieved with the RN flip-flop. When set, the tape moves in a forward direction and the mode is specified by the SL (Slew) flip-flop (continuous Run Slew if set, one character command increment if reset). With the RN flip-flop reset, either mode can be established without interfering with the tape movement.

If this controller is to be allowed interrupt service, DAL bit one is set. DAL011 is ANDed with CMG1 to set the Interrupt Enable (EBL) flip-flop. Interrupts are generated by this interface when a character is strobed into the Buffer Register from the HSPTR, upon entering the Write Mode, or when a character has been output to the HSPTP and the interface is ready for more data. The interrupt condition is saved in the Attention (ATN) flip-flop (Sheet 1). EBL gates a saved ATN interrupt condition onto the Processor I/O Bus as ATN0.

TABLE 1. HIGH SPEED PAPER TAPE READER/PUNCH
STATUS AND COMMAND BYTE DATA

BIT NUMBER	0	1	2	3	4	5	6	7
STATUS BYTE	OV			NMTN	BSY	EX		DU
COMMAND BYTE	DISABLE	ENABLE	STOP	RUN	INCR	SLEW	WRITE	READ

<u>BIT</u>	<u>READER</u>	<u>PUNCH</u>
OV	The Overflow bit is set when the Buffer Register is loaded from the Reader before the previous character has been transferred. This condition can only happen in the SLEW Mode.	The Overflow bit is always reset in the Write Mode.
NMTN	The No Motion bit is set when the Reader has been issued a STOP Command and the tape has stopped on the next character.	The No Motion bit is always reset in the Write Mode.
BSY	The Busy bit is set when the Buffer Register is empty, waiting for an output from the Reader.	The Busy bit is set when the Buffer Register is full, waiting for an Unload signal from the Punch.
EX	The Examine bit is set whenever OV = 1 or NMTN = 1.	The Examine bit is always reset in the Write Mode.
DU	The Device Unavailable bit is set when the power to the Reader motor is off, or the Reader lever is in the LOAD position (straight up).	The Device Unavailable bit is set when the Punch is in the LOCAL state (switch is released), or a low tape condition exists on the tape reel inside the cabinet. There is no low tape sensor on the fan fold bins.
DISABLE	This command inhibits interrupts from the Device Controller from interrupting the Processor. Interrupts are queued.	Same as for the HSPTR.
ENABLE	This command permits interrupts from the Device Controller to interrupt the Processor.	Same as for the HSPTR.
STOP	This Command bit halts the motion of the tape after the next character has been read. The next character to be read is positioned over the sense lights when the tape stops.	This Command bit turns the Punch motor off.
RUN	This Command starts the tape moving and leaves the Controller in the RUN Mode.	This bit starts the Punch motor.
INCR	In this mode of operation, the tape is advanced one character when the controller is in the RUN Mode and BSY = 1. The tape stops after encountering one character. The tape remains stopped until a Read Data Instruction, which resets BSY and starts the tape moving again.	Not used.
SLEW	In this mode of operation, the tape is advanced continuously until stopped.	Not used.
WRITE		Designates the High Speed Paper Tape Punch.
READ	Designates the High Speed Paper Tape Reader.	

If this controller is to be denied interrupt service, DAL bit zero is set. DAL001 is ANDed with CMG1 to reset EBL. Interrupt conditions may still be saved in the ATN flip-flop, but ATN cannot be gated to the MPX-CH Bus.

The active condition on the Initialize Control Line (SCLR0) sets up preferred states by clearing all flip-flops in the Controller except DT which is set.

Whenever the Read/Write Mode changes, a partial initialize clears the ATN, BA, EBL, RN, and SL flip-flops and sets DT. The operation establishes known control states when changing between the Read and Write Modes, but may be used to clear these flip-flops without changing mode.

4.4 Read Operation

In order to effect a transfer of data from the HSPTR to the Processor, tape movement must have been initiated by a prior command from the Processor. The reading operation is then performed in the Slew or Incremental Mode according to the configuration of the Command Instruction.

In the Slew Mode of operation, the RN and SL flip-flops are set and the BSY flip-flop is set because this is its initialize state. The signal SPEED0 is active, and sets the FEED flip-flop.

The movement of tape in the Reader is detected by the HSPTR/P Interface when signal CHS1 (02-172D08-2) becomes active. This signal is derived from the photo-diode head in the Reader, which senses the feed holes in the tape and is used by the HSPTR/P Interface to initiate the reading operations. Signal CHS1 goes through a differentiator circuit and derives the STRB0 and STRB1 signals. A 0.4 microsecond STRB signal is produced whenever CHS1 goes active. The data from the eight channels of the Reader comes into the HSPTR/P Interface (CH011 through CH081) synchronously, with CH1, and is loaded into the HSPTR/P Buffer Register by the RDL0 signal (02-172D08-2). RDL0 is inverted producing RDL1, which causes the Device Transmitting flip-flop (DT) to reset and BSY to go low. When BSY goes low, the ATN flip-flop is set, indicating to the Processor that a character has been read from the paper tape and is awaiting transmission to the Processor.

The Processor requests data by activating the Control Line DR0. The HSPTR/P Interface responds to the Processor's request through the derivation of DRG0 and its complement (Sheet 1).

DRG0 activates the SYN1 signal after a 200 nanosecond delay. The data which has been previously gated into the HSPTR/P Buffer Register is unloaded onto the DRL bus lines by the enabling actions of DRG1 (02-172D08-2). In addition, at the end of DRG1 pulse, BSY again goes high. It should be noted here that the reset output from the DT flip-flop controls a gate that is also fed by STRB1. In the Processor's request for data was late with respect to the next character received from the Reader, OV1 would become active, giving the Processor an indication that data had been overwritten.

In the Incremental Mode, the SL flip-flop is reset and the SFEE0 is derived from the gate that is controlled by the reset side of the SL flip-flop (SL0)(02-172D08-2). When the HSPTR Interface receives the command to Run in the Incremental Mode, SFEE0 becomes active and sets the FEED flip-flop. This in turn causes the Reader to move tape. The data and Synchronizing signal (HS1) comes into the HSPTR/P Interface as it did in the Slew Mode. However, when the STRB signals become active, STRB0 deactivates SFEE0 and STRB1 is now enabled through a gate to reset the FEED flip-flop which stops tape movement. As in the case of the Run Mode, BSY has become inactive and ATN set. The HSPTR will remain in this state until the Processor requests data and DRG1 is activated. At the end of DRG1, BSY and DT are set and SFEE0 is activated again to set the FEED flip-flop and allow another character to be read. Subsequent Data Requests by the Processor move the tape one character at a time in the manner just described.

4.5 Write Operation

Prior to a Write operation using the HSPTP, a RUN/WRITE Command is issued by the Processor. This command causes the WRT and PWR flip-flops to set (02-172D08-3). With PWR1 active, the AC Relay Driver (27-007-3) activates the Power Supply of the HSPTP. As soon as the HSPTP Power Supply is activated, VCK0 becomes active, initiating a one second delay circuit. This delay raises BSY to inhibit a Write operation from taking place while the Punch mechanism comes up to speed. At the end of the one second delay, BSY1 is inactive, an interrupt is generated, and the HSPTP is ready for use.

(Note that when the PWR flip-flop is cleared, the one second timer is recycled and ready for use within ten milliseconds).

The Processor transfers data from the DAL lines to the HSPTP by activating the DA0 control line. DA0 is inverted in the HSPTR/P Interface and used to derive the signal DAG0. Approximately 200 nanoseconds after DAG0 goes high, SYN1 goes high. SYN1 is inverted and sent to the Processor to indicate that the HSPTR/P Interface received the information sent. At this time, BSY1 is inactive due to either initialization, or completion of a previous Write or Read operation by the HSPTR/P Interface. DAG0 is inverted and ANDed with the reset output from the Buffer Available (BA) flip-flop generating the signal GDAG0 (02-172D08-2). GDAG0 is inverted (02-172D08-2) and gates the information into the Buffer Register. At the same time GDAG0 is used to toggle the BA flip-flop, indicating that a byte of data is waiting to be output to the Punch. BA1 is then ANDed with WT1 causing BSY to go high, and preventing further information to be sent by the Processor.

An internal Sync signal generated by the HSPTP is sent through a wave shaping circuit (27-007-3) producing the 1.0 millisecond signal, PSYN0. When the Punch is ready to receive information, PSYN0 goes low. PSYN0 is inverted in the HSPTR/P Interface and ANDed with BA1 (02-172D08-2).

This output goes to the Timer (TM) flip-flop, causing TM0 to become active. The output, TM0, then goes to a 4.5 millisecond delay, producing the gating control signals GP0, GPOA, and GP1. GP0A controls the output gating from the Buffer Register producing the signals PNCH011 through PNCH081.

PHCH011 through PNCH081 are fed into eight solenoid drivers (27-007-1, 2) which activates the eight punches of the data channels. A PNCH signal going high, causes the solenoid driver to create a ground on the Punch, activating the Punch solenoid to produce a hold in the tape. The tape feed solenoid is controlled separately by the signal GP1 and is activated at each character output. The GP0 signal is fed back to the trigger of the BA flip-flop causing it to reset. With BA1 inactive, BSY1 becomes inactive and the HPSTR/P Interface is now ready to receive another byte of data from the Processor.

5. MAINTENANCE

The High Speed Reader/Punch Controller requires no periodic maintenance. The Reader and Punch requires periodic maintenance such as cleaning and lubrication. For a procedure and the maintenance requirements, refer to the operating and service manual.

Unidirectional Reader	29-210	Model 2540/2540B
Punch	29-097	Model 215B
Punch Parts	29-098	Model 1154B
Motor	29-092	295B

Performance tests of the system can be made on the system by using the diagnostic programs 06-016 and 06-037. The diagnostic programs will assist in troubleshooting the controller.

6. TIMING DIAGRAM

The timing for the two operating modes of the Controller is shown in Figures 3 and 4.




Figure 3. Reader/Punch Timing Write Mode




Figure 4. Reader/Punch Timing Read Mode

7. MNEMONICS

The following list provides a brief description of each mnemonic found in the HSPTR/P Device Controller. The source on 02-172D08 and 27-007F01B08 of each signal is also provided. Unless otherwise indicated, source is on 02-172D08.


MNEMONIC	MEANING	LOCATION
AD	Address flip-flop	1J2
ADRS	Address	1A5
AGOX	Address Gate Inputs	1F1-1F4
ATN	Attention flip-flop	1H9
ATSYN	Attention Sync	1K8
BA	Buffer Active flip-flop	3R3
BROX	Buffer Register Output	2G3-2G7
BSY	Busy	3D8
CAGND	Cable Ground	27-007F01B08 3M2
CHMD	Change Mode	3D7
CHOX1	Reader Data Channels	2A2-2A6
CHS1	Channel Sync	2A2
CMD	Command	1D6
CMDRST	Command Reset	3G7
CMG	Command Gated	1D6
DA1	Data Available	1E6
DAG0	Gated Data Available	1E6
DALOX	Data Available Lines	1D1-1D5
DR1	Data Request	1E7
DRG0	Gated Data Request	1E7
DRLOX	Data Request Lines	1S1-1S4
DT	Device Transmit flip-flop	2K9
DU	Device Unavailable	3S8
DUP1	Data Available Punch	27-007F01B08 3B9
DUR0	Device Unable	2A2
DUR1	Inverusion of Duro	2K1
DUN0	Run Flip-Flop	2N6
DVCK0	Delay - Voltage Check	3L8

MNEMONIC	MEANING		LOCATION
EBL	Enable		3C1
FEED	Tape Feed flip-flop		2R5
FEED	Feed Coil	27-007F01B08	3M1
FWD1	Forward Control Line		27A
GDAG	Gate Data Available		3L3
GND	Ground	27-007F01B08	3B6
GP	Gate to Punch		3S2
GP1	Gate to Punch	27-007F01B08	3B3
LD	Load Data		2D9
NMTN	No Motion Tape		3C9
OV	Overflow flip-flop		2R3
PNCH0X1	Output to Punch		2J3-2J7
PNCH011 through PNCH041	Input To Punch	27-007F01B08	1B3 through 1B8
PNCH051 through PNCH081	Input To Punch	27-007F01B08	2B3 through 2B8
PO10 through PO40	Punch Output	27-007F01B08	1M2 through 1M8
PO50 through PO80	Punch Output	27-007F01B08	2M2 through 2M8
PSYN0	Punch Sync	27-007F01B08	3B5
PSYN0	Punch Sync		3F1
PWR	Punch Power flip-flop		3E6
PWR1A	Punch Power	27-007F01B08	3B7
RACK0	Received Acknowledged		1A8
REV1	Reverse Control Line		2S8
RDL D	Read Data Load Data		2E9
RMT	Remote	27-007F01B08	3M8
RN	Run flip-flop		3C2
SATN0	Set ATN flip-flop		1G9
SCLR0	System Clear - Initialize		1G5

MNEMONIC	MEANING	LOCATION
SL	Slew flip-flop	3C3
SR0	Status Request	1A6
SRG	Gated Status Request	1D6
STOP1	Stop Control Line	2S7
STRB	Strobe	2J2
TACK	Transmit Acknowledge	1E9
TCA	Timer Coil High	27-007F01B08 3M6
TCG	Timer Coil Ground	27-007F01B08 3M6
TM	Punch Timer flip-flop	3K1
WT	Write/Read flip-flop	3C4
VCK0	Voltage Check of Negative 28 Volts from Punch.	3G7
VCK0	Voltage Check of Negative 28 Volts from Punch.	27-007F01B08 3B4
XRP	Device Controller common pullup resistor. Ties unused gate input to positive 5 volts through a 1 kilohm resistor.	2A9

INTERDATA

STANDARD I/O



TERM NO.	DESIG	TERM NO.	DESIG
0	AG001	01-03	AD0
1	AG002	11-03	SCLRI
2	AG003	21-03	CMGDI
3	AG004	31-03	CMGDO
4	AG005	41-03	CL06D
5	AG006	51-03	CL07D
6	AG007	61-03	SRGO
7	AG008	71-03	DRGO
8	DAL001	01-03	AD0
9	DAL002	11-03	SCLRI
10	DAL003	21-03	TACKO
11	DAL004	31-03	ARACKO
12	DAL005	41-03	SRI
13	DAL006	51-03	ADRSI
14	DAL007	61-03	EBLI
15	DAL008	71-03	EBLO
16	DAL009	01-23	DRGO
17	DAL010	11-23	ATNI
18	DAL011	21-23	SCLROA
19	DAL012	31-23	DAI
20	DAL013	41-23	DAI
21	DAL014	51-23	DAI
22	DAL015	61-23	SATNO
23	DAL016	71-23	ASATNI
24	DAL017	81-23	BSATNI
25	DAL018	91-23	BSATNI
26	DAL019	10-03	AD0
27	DAL020	11-03	SCLRI
28	DAL021	21-03	TACKO
29	DAL022	31-03	ARACKO
30	DAL023	41-03	SRI
31	DAL024	51-03	ADRSI
32	DAL025	61-03	EBLI
33	DAL026	71-03	EBLO
34	DAL027	01-23	DRGO
35	DAL028	11-23	ATNI
36	DAL029	21-23	SCLROA
37	DAL030	31-23	DAI
38	DAL031	41-23	DAI
39	DAL032	51-23	DAI
40	DAL033	61-23	SATNO
41	DAL034	71-23	ASATNI
42	DAL035	81-23	BSATNI
43	DAL036	91-23	BSATNI
44	DAL037	10-03	AD0
45	DAL038	11-03	SCLRI
46	DAL039	21-03	TACKO
47	DAL040	31-03	ARACKO
48	DAL041	41-03	SRI
49	DAL042	51-03	ADRSI
50	DAL043	61-03	EBLI
51	DAL044	71-03	EBLO
52	DAL045	01-23	DRGO
53	DAL046	11-23	ATNI
54	DAL047	21-23	SCLROA
55	DAL048	31-23	DAI
56	DAL049	41-23	DAI
57	DAL050	51-23	DAI
58	DAL051	61-23	SATNO
59	DAL052	71-23	ASATNI
60	DAL053	81-23	BSATNI
61	DAL054	91-23	BSATNI
62	DAL055	10-03	AD0
63	DAL056	11-03	SCLRI
64	DAL057	21-03	TACKO
65	DAL058	31-03	ARACKO
66	DAL059	41-03	SRI
67	DAL060	51-03	ADRSI
68	DAL061	61-03	EBLI
69	DAL062	71-03	EBLO
70	DAL063	01-23	DRGO
71	DAL064	11-23	ATNI
72	DAL065	21-23	SCLROA
73	DAL066	31-23	DAI
74	DAL067	41-23	DAI
75	DAL068	51-23	DAI
76	DAL069	61-23	SATNO
77	DAL070	71-23	ASATNI
78	DAL071	81-23	BSATNI
79	DAL072	91-23	BSATNI


NOTES
 1. ADDRESS STRAPPING TERMINALS ARE LOCATED IN POSITION ED OF THE MOTHER BOARD.
 2. STRAP ADDRESS 13 IS SHOWN FOR 32-13L FOR READER & PUNCH INTERFACE AND FOR READER & PUNCH INTERFACE AND FOR

NOTE 2 (CONT)
 32-13L FOR PUNCH INTERFACE, 5-25 ADDRESS 83 (H TO S) FOR 32-13L-25 READER INTERFACE ONLY.
 SEE SHEET 4 FOR CHANGE INFORMATION

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC
H. J. TERHUNE	DRFT	5-6-70	READER/PUNCH INTERFACE
J. E. FLEMING	CHK		
R. E. JONES	ENGR		
D. W. YOUNG			
R. E. JONES	DR ENGR		

REV 3092
 02-112R0008 1-4

BLOCK DIAGRAM



FROM REV INFO 26.0K.00
R03 SEE 02-172 M07

ON SHT 3 LOC D9
CHG R35 TO R38
H 3 LOC R6
50 R24 R28
LOC A74 ADDED C35
R39, R35 F GND

AMPS B38 R33

AT LOC 367: 12R2 & 12R3
REMOVED. 12R4 WAS 1A.
AT LOC 368: 12R1 & 12R2 WAS
ADDED. ASSOC GATES WERE THE
SAME AS 060 & 061. 12R3 WAS
12R4. 12R5 WAS 12R6 & 12R7
AT LOC 368: TERM 40-25
WAS CHG TO SCLRO &
D70 TO 368 WAS NOT SARE;
AT LOC 366: C34 WAS 2.2K.
AT LOC 367: 12R1 GATES
35-001 & 35-002 AND
ASSOC CONNECTIONS;
35-001 & 35-002

35-1429 17-112 108

TP	DESIGNATION	LOC
L13	PWR1	326
L14	ADD	1K2
L15	EB1	1K7
L16	RNI	323
L17	ATNI	1K7
L18	BR1	323
L09	SL1	3D4
L08	NT1	3D4
L07	DE61	2E8
L06	SR61	329
L05	DVI	3N8
L04	QVI	3D9
L03	GP1	3E2
L02	BSVI	3N7
L01	SR61	3D9
L00	GPSYNI	3E2

PRINTED CIRCUIT BOARDS
AGREING WITH THIS
SCHEMATIC MUST BE AT
LEAST THE FOLLOWING
REVISION LEVEL


READER/PUNCH	32-136-FOB06
PUNCH	32-136-FOB05
RDR	32-136-FOB06

HORIZ. POS.		VERT. POS.
0	1	2
		22
		21
		20
		19
		18
		17
		16
		15
		14
		13
		12
		11
		10
		09
		08
		07
		06
		05
		04
		03
		02
		01
		00
		PS GND
		22
		21
		20
		19
		18
		17
		16
		15
		14
		13
		12
		11
		10
		09
		08
		07
		06
		05
		04
		03
		02
		01
		00
		PS GND
		22
		21
		20
		19
		18
		17
		16
		15
		14
		13
		12
		11
		10
		09
		08
		07
		06
		05
		04
		03
		02
		01
		00
		PS GND
		22
		21
		20
		19
		18
		17
		16
		15
		14
		13
		12
		11
		10
		09
		08
		07
		06
		05
		04
		03
		02
		01
		00
		PS GND

NOTES
1. FOR SOLENOID DRIVERS CONTROL & POWER SEE 21007-3 BOB.

NAME	TITLE	DATE	TITLE
	DRAFT		FUNCTIONAL SCHEMATIC
	CHK		READER/PUNCH INTERFACE
	ENGR		
		3092	
	DIR ENR	02-172-R03DOB	






NOTES

NAME	TITLE	DATE	TITLE	TASK NO.	SHEET OF
J.F. FLEMING	DRAFT	8-5-68	SCHEMATIC HIGH SPEED TAPE PUNCH SET	30-114	1-4
B. ACKERMAN	CHK	10-7-68			
R.F. SCHUNNEMAN	ENGR	10-7-68			
A.R. FURMAN	DIR. ENG.	10-11-68			





P/O M.B. 32-072 READER/PUNCH CONTROLLER (SEE FS34)

P/O PERIPH. CA. 17-017

P/O 1/2 M.B. 32-075 PUNCH POWER AND CONTROL


P/O CABLE 17-C41

P/O 27-007 BRPE PUNCH

NOTES

NAME	TITLE	DATE	TITLE	TASK NO.	SHEET OF
J.F. FLEMING	DRAFT	9-5-69	SCHEMATIC HIGH SPEED TAPE FINISH SET	30-114	2-4
B. ACKERMAN	CHK	10-7-68			
R.F. SCHUNNEMAN	ENGR	10-7-68			
A.R. FURMAN	DIR. ENGR.	10-11-69	DWG. NO. 27-007 F01/P28/8		






NOTES

NAME	TITLE	DATE

TITLE	TASK NO.	SHEET OF
SCHMATIC HIGH SPEED TAPE PUNCH SET	30-114	3-4
DWG. NO.	27-007 FC/RLL/BOM	





Fl 1/2 M.B. 32-075

WIRES ARE P/O CABLE 17-041

NOTES 1. FOR -24VDC STRAP TB3 - 1 & 2, 3 & 4

NAME	TITLE	DATE

TITLE	TASK NO.	DWG. NO.	SHEET OF
SCHEMATIC HIGH SPEED TAPE PUNCH SET	30-114	27-0074-1A PCB. 5	4-4

