SENTRY VIII

SENTRY VIII

PRODUCT DESCRIPTION

(These specifications subject to change without notice.)

Publication No. 57000005 Initial Release: October 1977

© Fairchild Camera and Instrument Corporation 1977 1725 Technology Drive, San Jose, California 95110



TABLE OF CONTENTS

Section		Title	Page
Ι	RELATED	EXPERIENCE	. 1-1
1.0	BACKGRO	UND AND RELATED EXPERIENCE	. 1-1
п	SYSTEM D	ESCRIPTION	. 2-1
2.0	SENTRY S	PECIFICATIONS	. 2-1
	2.1 THE	SENTRY VIII	. 2-1
	2.2 2.3 SEN 2.4 SYS	TRY GENERAL DESCRIPTION	· 2-1 · 2-3
	2.4. 2.4. 2.4. 2.4. 2.4. 2.4.	1Data Set Interface2Instrumentation Bus Interface3Video Keyboard Terminal (VKT)4Disc Memory5Card Reader6Line Printer	$\begin{array}{c} & 2-3 \\ & 2-3 \\ & 2-4 \\ & 2-4 \\ & 2-5 \\ & 2-5 \\ & 2-5 \end{array}$
	2.5 CEN	TRAL CONTROL CONSOLE	. 2-5
	$\begin{array}{c} 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\\ 2.5.\end{array}$	1FST-2 Computer2Reference Voltage Supplies3Device Power Supplies (DPS)4Current Trip Detector5Precision Measurement Unit (PMU)62V/2mV RVS-DPS-PMU Option7High Speed Controller8High Speed Registers9Local Memory Operation10Timing Generators (TG's)	$\begin{array}{c} 2-5\\ 2-7\\ 2-9\\ 2-9\\ 2-9\\ 2-10\\ 2-11\\ 2-13\\ 2-14\\ 2-16\\ \end{array}$
	2.6 GEN	IERAL PURPOSE TEST STATION	.2-17
	2.6.	1 Pin Electronics	.2-18
	2.7 HIGE	H SPEED TEST STATION	.2-21

TABLE OF CONTENTS (Continued)

,

Section			Title	Page
	2.8	TEST ST	ATION OPTIONS	.2-25
		2.8.1	28V Option (10 MHz Test Stations Only)	.2-25
	2.9	INTERFA	CING TEST HEAD	.2-26
		2.9.1 2.9.2 2.9.3 2.9.4	Handler Interfacing	.2-26 .2-26 .2-27 .2-27
	2.10	SEQUENO DEVICES	CE PROCESSOR (SPM) FOR SEQUENTIAL	.2-28
	2.11	2.10.1 2.10.2 2.10.3 2.10.4 2.10.6 2.10.7 PATTERN 2.11.1 2.11.2 2.11.3 2.11.4	Microcode Commands to Modify Test Pattern Sequence	. 2-28 .2-29 .2-29 .2-30 .2-31 .2-32 .2-32 .2-32 .2-32 .2-33 .2-33
		2.11.4 2.11.5 2.11.6	Datalogging	.2-36 .2-36 .2-36
ш	SYSTE	M SOFTW	VARE	. 3-1
3.0	SOFT	VARE .		. 3-1
	3.1	REVISION	N 11 SOFTWARE	. 3-1
		3.1.1 3.1.2 3.1.3 3.1.4	Data Management RoutinesDOPSYTOPSYRevision 11 Utility Software	. 3-2 . 3-2 . 3-3 . 3-4
	3.2	MASTR S	SOFTWARE	. 3-7
		3.2.1 3.2.2 3.2.3	MASTR	. 3-7 .3-10 .3-10

TABLE OF CONTENTS (Continued)

Section			Title	Page
	3.3	SUPPLE	MENTAL SOFTWARE	3-11
		$\begin{array}{c} \textbf{3.3.1}\\ \textbf{3.3.2} \end{array}$	Device Test Program Software	3-11 3-12
	3.4	DIAGNO	STICS	3-13
IV	FST S	UPPORT	CAPABILITIES	4-1
4.0	SUPPO	ORT CAP	PABILITIES	4-1
	4.1	DOCUM	ENTATION	4-1
		4.1.1	General Information/Operating Instructions .	• • 4-1
		4.1.2	Documentation	4-1
		4.1.3	Test Generation Documentation	4-1
		4.1.4	Systems Maintenance Documentation	4-1
		4.1.5	Hardware Description Documentation	4-1
		4.1.6	Pattern Generator Option Documentation	• • 4-2
	4.2	CUSTON	IER SUPPORT	• • 4-2
		4.2.1	Field Service	4-2
		4.2.2	Spare Parts	4-3
		4.2.3	Training	4-3
v	INSTA	LLATION	REQUIREMENTS	5-1
	5.1	ENVIRO	NMENTAL REQUIREMENTS	5-1
	5.2	POWER	REQUIREMENTS	5-1
	5.3	SPACE 2	REQUIREMENTS	5-2
	5.4	FLOORI	NG AND CABLING	5-2
	5.5	EQUIPM	ENT WEIGHT	 5 -3
	5.6	ACCEPT	PANEL COLORS	5-3
VI	RECO	MMENDE	ED MEASUREMENT EQUIPMENT AND SPARE	PARTS
	6.1	MEASUF	RING INSTRUMENT RECOMMENDATIONS	6-1
	6.2	SPARE	PARTS	6-1
VII	SENTE	RY ACCI	EPTANCE PROCEDURES	7-1
7.0	SENTE	RY ACCI	EPTANCE PROCEDURES	7-1

TABLE OF CONTENTS (Continued)

Section		Title											ł	Page					
VIII	TERMS	S AND	CONI	DITION	IS O	FS	AL	E.	•	•••	•	•		•	•	•	•	•	8-1
8.0	TERMS	S AND	CONI	DITION	is.	•	••	•	•	•••	•	•	• •	•	•	•	•	•	8-1
	8.1	ORDE	R ACC	CEPTA	NCE	•	• •		•		•	•		•	•	•	•	•	8-1
	8.2	SYSTE	M AC	CEPTA	ANCI	Ξ.		•	•		•	• •	•	•	•	•	•	•	8-1
	8.3	DELIVI	ERY.			•		•	•		•			•	•	•	•	•	8-1
	8.4	SHIPM	ENT.			•		•			•	•		•			•	•	8-1
	8.5	SYSTE	M INS	TALL	ΑΤΙΟ	N	ANI	ЭГ)EN	101	TSV	'R A	TIC	ΟN			•		8-1
	8.6	TERMS	OF	PAYM	ENT	•	• •	•	•	• •	•	•	•	•	•	•	•	•	8-2
		8.6.1	Don	nestic	USA	an	d I	nte	rna	tio	nal	Pla	an	A	•	•	•	•	8-2
		8.6.2	Inte	rnatio	nal F	lan	В	•	•	•••	•	•	•	•	•	•	•	•	8-2
	8.7	TAXES	•••		• •			•	•		•	•		•	•	•		•	8-2
	8.8	PATEN	TS.			•		•	•			•			•	•	•	•	8-2
	8.9	ASSIGN	IMEN	г.							•	•		•		•	•	•	8-2
	8.10	WARR	ANTY			•			•		-	•					•		8-3
	8.11	SYSTE	M SUI	PORT	۰.	-		-			-	-		-	-	-	-		8-3
					••	•	• •	•	•	• •	•	•	•	•	•	•	•	•	0 0

LIST OF FIGURES

Figure

.

Title

2-1	FST-2 Semiconductor Memory (25X 8K) PCB
2-2	FST-2 Computer Maintenance Panel
2-3	FST-2 Simplified Block Diagram
2-4	Waveforms
2-5	Major/Minor Loop
2-6	External Sync Timing
2-7	Normal Match Mode.
2-8	External Sync Match Timing
2-9	Double Pulse in RZ Mode.
2-10	Pulse Exceeding Period
2-11	Functional Block Diagram of Pin Electronic Inputs & Outputs
$\frac{2}{2-12}$	10 MHz Pin Electronics Card
2-13	Strobe Patterns. $2-20$
2-14	Allowable Strobe Region
2-15	Specifications for LVPE Definition of Terms
2-16	Rise/Fall Time Linearity.
2-17	I/O Switching Speed with Reference to T0
2-18	Comparator Linearity
2-19	Change in Propagation Time with Change in Input Overdrive
2-20	Strobe Patterns.
2-21	Solid Center Performance Board
2-22	60 Pin to 120 PinLoad Board Adaptor
2-23	TVFY Performance Board
2-24	Test Station Control/Display Unit
2-25	Sequence Processor & Pattern Processor with Local
	Memory and Pipeline $\ldots \ldots \ldots$
2-26	Major Attributes of a Memory Test Pattern
2 - 27	Address Generation Registers in the Pattern Processor
2-28	The "Butterfly" Pattern, Showing the First Address Transition3-34
2-29	Generation and Selection of Data Equations
2-30	Data Equations
2-31	PPM Pin Assignments
3-1	System Information Flow
3-2	DOPSY Organization
3-3	Disc Sector Allocations
3-4	Core Memory Allocations
3-5	TOPSY Mode Memory Allocation
3-6	MASTR Operating System Program Map
3-7	Information Flow Through Peripherals for MASTR Operating
	System
3-8	Foreground/Background Switching Under the MASTR Operating
	System
3-9	Software Boundaries Under the MASTR Operating System 3-9
9 10	bortware boundaries ender the militile operating bystem
3-10	Program Map
3-10	Program Map
3-10 5-1	Program Map.

SECTION I

RELATED EXPERIENCE

1.0 BACKGROUND AND RELATED EXPERIENCE

Fairchild Camera and Instrument Corporation is a diversified, international company with capabilities in electronics components, systems and equipment. The company maintains manufacturing facilities in five states and eight foreign countries, and a worldwide sales and distribution network.

The Systems Technology Division is an international operation engaged in designing, developing and producing automatic test systems for semiconductor devices, components, electronics subsystems and systems. The Division's headquarters and main manufacturing plant are located in San Jose, California, U.S.A. This modern, 140,000 square foot facility is supported by a network of sales and service offices in the United States, Canada, Europe and Asia and by selected manufacturer's representatives in these areas.

The Division, formed in 1965, was initially called Instrumentation Division. The operation expanded its test system product line and in 1969 changed its name to Fairchild Systems Technology.

Early product developments included the 500 transistor/diode tester in 1963, and its second-generation counter-part - the 600 transistor/diode tester - in 1967. Fairchild Systems introduced an integrated circuit tester, the 4000 series, in 1964. This was followed by the 5000 series of complex circuit testers introduced in 1968 and the first computer-controlled IC tester system, the 5000C, introduced in 1969. The 5000C offered high throughput rates, high-speed analog-to-digital converter and versatile software.

In March of 1970, Fairchild Systems introduced the first computer-controlled, modularized, expandable test system product line, called the Sentry series. These third-generation systems are designed to test complex MSI/LSI integrated circuits, electronic subsystems and systems.

In September of 1976, Fairchild Systems introduced the Integrator and the Sentry VII. The Sentry VIII described in this document is an outgrowth of the September Sentry VII. The Integrator is a test data processing center which provides the focal point for a distributed network of test systems. The Integrator generates reports and summaries to keep managers at every level instantly informed of the trends that affect the profitability of their operation.

Fairchild Systems Technology has installed nearly 2000 automatic test systems to customers throughout the world. including companies such as IBM, NCR, National Semi, Delco, Bell Labs, Aeronutronics Ford, AMS, Western Electric, RCA, AMI, Univac, Burroughs, Teletype, Control Data, Intel, Hewlett-Packard, Signetics, Intersil, Litton Industries, Lockheed, General Dynamics, U.S. Air Force and U.S. Navy. Activities are continually expanding and the Division is developing new equipment and systems responsive to changing technical requirements.



Fairchild Systems Technology 1725 Technology Drive San Jose, California 95110

Telephone: (408) 998-0123 TWX: 910-338-0558

SECTION II

SYSTEM DESCRIPTION

2.0 SENTRY SPECIFICATIONS

2.1 THE SENTRY VIII

The Fairchild Systems Technology Sentry VIII is primarily designed for engineering characterization, start up VLSI production and incoming inspection and Q.A. Its success in solving GSI, MSI, and VLSI test problems has been unparalleled by any other commercial tester on the market. More manufacturers and users in the world use Sentry to solve their test problems than any other tester of its type. This document describes the specifications of the Sentry VIII just one of the reasons for its success.

2.2

The Sentry VIII combines the power of the Sentry VII test system with 120 pin testing capability to create the most advanced VLSI test system in the industry. The Sentry VIII can be configured to test any of today's state-of-the-art circuits and has the future designed in to meet tomorrow's VSLI testing challenges, whether they be RAMS, microprocessors, ECL bit slices or random logic circuits.

Five years of field proven success have demonstrated the flexibility and power of the Sentry VIII. Fairchild has delivered Sentry VIII systems to customers throughout the world and has converted user's suggestions into system enhancements that are culminated in todays Sentry VIII. As these features are incorporated into the Sentry VIII, the user's test programs will never become obsolete because Sentry software, from the S-600 to the Sentry VIII, is fully upward compatible. The 60 pin-to-120 pin load board adaptor, which will be covered in a later section, is a further example of Fairchild Instrumentation and System's commitment to nonobsolescence of its products. The load board adaptor allows the user to immediately transfer his existing Sentry test programs to the Sentry VIII with no hardware or software changes.

2.3 SENTRY VIII GENERAL DESCRIPTION

The Fairchild Systems Technology Sentry VIII is a universal test system, designed to operate in a multitude of environments to meet a multitude of testing needs. For the engineer, the Sentry VIII combines over 50 man-years of sophisticated software development and high-speed hardware technology with an extensive customer-feedback loop, resulting in a powerful yet flexible characterization and analysis tool. For the Quality Control Engineer, Shmoo plots, histograms, delta measurements, extensive datalogging and data manipulation are part of the standard Sentry software; environmental chambers and handlers are readily interfaced to the high speed test head to aid in component evaluation.

The Sentry hardware is modularly designed to enable each customer to select that configuration which best suits his present needs.

Basically, the system permits expansion in various test areas solely through the addition or selection of different test stations. The basic building block (the FST-2 computer with 32K 24-bit word memory), the Video Keyboard Terminal, and other peripherals, have been designed to control and operate up to two 120 pin test stations. The extensive number of software routines available to the user gives the Sentry an unparalleled ability within the device characterization and data analysis field. This ability includes plots of mathematical functions, parametric distributions, three-dimensional distributions (commonly referred to as composite SHMOOs) and matrices with various X and Y parameters.

The Sentry VIII test station electronics combined with the High Speed Test Controller provide the capability to do functional test at a 10MHz rate, DC parametric tests at rates up to 300 tests/second. These tests are performed at the programmed rate by inputting data to the DUT and comparing its outputs with expected values. These inputs and expected output values are stored in a local memory in the High Speed Controller. An optional hardware pattern generator is also available for the generation of DUT inputs and outputs.

The Sentry system will support 10 MHZ, and/or high-speed test stations. The 10 MHZ test stations of the Sentry include true universal capability for all 120 active test pins. Each test pin under software control may be assigned as an Input Driver, Output Comparator, Input Clock, Bias Supply, Load, or Input/Output Pin. For characterization and testing of TTL, ECL, NMOS and other high-speed, low-level logic families, the highspeed test station is available. This test station features faster rise and fall times and adjustable compartor skew times making it ideal for testing the high-speed device technologies. The precision measurement unit may be connected to any device pin to measure or datalog the voltage/current parametric characteristics of the device under test.

The local memory is a specialized processor which consists of bipolar random access memory, control registers, and instruction set. One local memory channel is assigned to each of the 120 DUT pins. By using RAMs for local memory, the FST-2 computer can update the functional patterns in local memory while testing is going on at the programmed rate with no break in in the test vectors applied to the DUT.

Under standard system software control, local memory can be segmented into major and minor loops with separate start and stop addresses and loop counts. With the Sequence Processor, the Sentry further condenses long test patterns for optimum use of local memory by modifying register definitions on-thefly, nesting subroutines up to 16 deep, and doing clock-bursts. The Sentry VIII Pattern Processor for testing large scale memory chips also makes maximum use of local memory, by offering independent X- and Yaddressing, split-cycle timing, topological scrambling, hardwired data equations, and pseudo-random data generation.

Several registers within the High Speed Controller allow control of each DUT pin while testing at the programmed rate. Two pairs of mask and I/O definition registers allow chanpin I/O definition ging of DUT and "care"/"don't care" conditions "on the fly". Another register controls selection of the input reference voltage pair to the DUT inputs; up to four pairs of input reference voltages are available for selection by this register. Other registers control data driver mode definitions, record failures and invert data patterns.

Output data of the device under test is checked via the high speed comparator for level and polarity and with the stored expected output pattern and sequence of the local memory associated with that pin.

The test instruction set for control of the bias and reference supplies, the system control registers, the timing generators, local memory and pin electronics, as well as the functional pattern, are stored as part of the device test program. The local memory instruction set, the timing generator conditions and the Precision Measurement Unit (PMU) conditions as well as the bias supply conditions are under complete control of the user's device program.

The Sentry VIII is focused on the testing and data analysis requirements for state-of-the art VLSI devices. The system is organized to perform that task. The Sentry VIII includes three hardware groups, which are:

- 1. Peripherals
- 2. Central Control Console
- 3. High Speed Test Station Group

2.4 SYSTEM PERIPHERALS AND EXTERNAL INTERFACES

The system software supports any combination of available peripherals and external interfaces. Peripheral equipment available with the system includes a video keyboard terminal, magnetic tape unit, medium speed line printer, card reader, Integrator and disc. External interfaces include a Data Set interface and an Instrumentation Bus interface. All peripherals are referenced by name in software; therefore, additional peripherals may be utilized with no basic operational change.

2.4.1 Data Set Interface

The Data Set interface is available to provide a communications Link to data processing facilities. This link may be used for down loading test programs from a host CPU or up loading test result data to the host for storage, in-depth statistical analysis, and user defined graphic reports.

The Data Set interface is fully compatible to EIA standard RS232C and Bell System 202S operating discipline. Data is transmitted asynchroneously in ASCII or packed Binary at switch selectable data rates of 110 -9600 A Communication link may be esta-Baud. blished in a local null-modem configuration when the host CPU is adjacent to Sentry test system. If the host CPU is remote, the Data Set interface may be used with a Bell System 2028 Data Set to establish a 1200 BAUD communications link over dial-up facilities. Data integrity is assured by cross-parity error checking on all messages. If an error is detected in any message, the message is automatically retransmitted and verified.

2.4.2 Instrumentation Bus Interface

The Instrumentation Bus Interface is an external interface which, like the Data Set interface, is an industry standard interface providing greater system flexibility. The Instrumentation Bus interface is available to communicate with external instrumentation compatible to ANSI/IEEE Standard 488-1975 "Digital Interface for Programmable Instrumentation." The Bus functions of Talker, Listener, and Controller may be invoked by the operator from the VKT keyboard or by a FACTOR program. Up to 14 external instruments may be connected to the Bus and programmed directly through the Instrumentation Bus Interface.

This interface option is fully compatible to the IEEE Standard and will, therefore, support any instrument which is likewise compatible. The Instrumentation Bus Interface is highly recommended for Sentry VII Tester applications requiring auxiliary instrumentation above and beyond basic tester capabilities. Wavetek, Dana, Fluke, Systron Donner, Hewlett-Packard, Phillips Tektronix. and Fairchild presently manufacture instrumentation in compliance to the Standard. An abbreviated list of the instrument functions available include:

- Frequency Synthesizers
- Signal Generators
- Counters
- Multimeters
- Crosspoint Matrix Controllers
- Word Generators
- Function Generators
- Capacitance Bridges
- Pulse Generators
- UHF/VHF Test Sets
- Programmable Filters
- Programmable Calibrators

As can be seen, the variety of instrumentation which can be configured in Sentry VIII automatic test applications is not limited to the resources of one supplier, nor is custom built interfacing required before it can be used.

The following diagram illustrates a typical application.



The FACTOR statement and format to communicate with instruments on the bus is as follows:

EXEC IB (FUNCTION, UNIT, ARRAY, ERROR):

where the parameters are:

- Unit a constant or variable name representing the unique address of an instrument and the bus.
- Array an array name of the data to be transferred to the addressed instrument or the area for the received data to be stored.
- Error a code returned from the program in the event the requested operation cannot be performed correctly.

This literal operand structure allows you to program instruments on the Bus in their own language and translate retrieved data into FACTOR compatible form transparently.

2.4.3 Video Keyboard Terminal (VKT)

The Video Keyboard Terminal consists of a keyboard and a CRT display; it is the primary man-machine interface. The VKT operates much like a conventional teletype, except with greater ease, convenience, quietness, and speed.

Program statements and system control commands entered on the keyboard are transmitted to the computer and simultaneously displayed on the VKT display. Programs and system control commands already stored in the computer can also be displayed on the VKT. The video display provides a visual record of all keyboard operations and displays all test programs on call, all test station registers, and test results for both function and parametric testing. The unit is also used to edit test programs.

CHARACTER REPERTOIRE:

63 USASCII alphanumeric characters, space and one special symbol

DATA TRANSMISSION RATE:

9600 baud (when used with the Sentry systems)

KEYBOARD:

Solid state with teletype key arrangement

2.1.3.1 DUAL VKT OPTION

To take full advantage of the foregroundbackground feature of the Sentry software, a dual VKT option is available to allow a programmer to perform interactive background operations while the Sentry is performing testing of devices in the foreground. This second VKT allows the user to fully exploit the power of the Sentry test system thereby reducing overhead costs.

2.4.4 Disc Memory

The system operates with a fast, fixed head disc memory to provide instant access to any test program in the user's device library, to remove core size restrictions, and to store the operating system software and complete system diagnostic and self-check programs.

This unit is an extension of the main corememory. It has one rotating disc, and uses the one head per-track principle. The unit is self-contained, requiring only an external ac power source and external input/output control.

STORAGE CAPACITY:

737,280 24-bit words

TRANSFER RATE:

113,000 words/second

AVERAGE ACCESS TIME:

17 msec

DISC ROTATION SPEED:

1745 RPM

2.4.5 Card Reader

The card reader provides a fast, convenient and flexible means of loading test programs.

The unit reads 80-column, punched, data processing cards, column-by-column. The card reader operates in a remote mode in response to commands from the computer. Data is transferred from the cards via the card reader, and transmitted as electrical pulses to the FST-2 computer.

CARD STORAGE: 500 cards maximum CARD READING RATE:400 cards/minute

2.4.6 Line Printers

Medium Speed Line Printer

The medium speed line printer is available for applications requiring printed test data. This printer uses a 9 x 7 dot matrix to generate each character. The printer uses sprocketfed paper and can be adjusted to any paper width between $4\frac{1}{2}$ inches and 16 inches. It will print up to 132 columns when full width paper is used.

CHARACTER SET:

Standard 64-character

PRINTING STRUCTURE:

132 characters per line10 characters per inch horizontal6 characters per inch vertical

PRINTING SPEED:

300 lpm

CHARACTER STRUCTURE:

9 x 7 dot matrix

PAPER DIMENSIONS:

Standard fanfold edge punched adjustable from $4\frac{1}{2}$ to 16 inches.

2.4.7 Magnetic Tape Drive

The magnetic tape drive provides fast means of loading system software and device test programs. Tape speed is 24 inches/second (ips) for both the normal read and write operations. The rewind and fast forward speed is 150 ips. Recording density is 800 bits/inch (bpi), with a 9-track format that is IBM-compatible. Tape dimensions are 1/2inch x 1.5 mil x 2400 feet on a 10-1/2 inch reel (IBM or NAB).

2.5 CENTRAL CONTROL CONSOLE

The Central Control Console Mainframe houses the Computer, RVS's, DPS's, PMU, and High Speed Controller, all in one cabinet.

2.5.1 FST-2 Computer

The nucleus of the Sentry family is Fairchild's FST-2 general purpose 24-bit word computer which controls the complete system. Using FACTOR, an English-like test program language, the computer transmits control data, and receives subsystem status reports, interrupt requests and test data. Figure 2-1 is a photograph of a FST-2 25 x 8K semiconductor memory module.



Figure 2-1 FST-2 Semiconductor Memory (25X 8K) PCB

The FST-2 Computer is a general purpose digital computer and consists of three subsystems: central processing unit (CPU), memory, and interface.

Controls are available on the test station panel for controlling the FST-2during normal operation.

An additional set of controls is located on the CPU behind the left panel mainframe cabinet. These controls are primarily for maintenenace personnel and are not normally used by the test system operator.

This maintenance panel (see Figure 2-2) provides all controls and indicators for the FST-2. The switch register provides a means of manually setting up a 24-bit word. The contents of various working registers may be displayed on the lamps above the switches. In the bottom right hand corner are located in the main computer switches; i.e., START, STOP, etc.



Figure 2-2 FST-2 Computer Maintenance Panel

The computer uses semiconductor memory. A minimum memory subsystem is 32K 25-bit words (bit 25 is memory parity) and can be expanded in increments of 16K words up to 196,608 words. Operating in a Direct Memory Access mode, the computer minimizes test execution time by direct loading of local memory. By increasing CPU memory capacity to 32K and greater, test throughput improvement factors of up to two (2) or more can be obtained. The A memory and B memory data buses are interfaced to the memory and primarily used for transmitting functional test data at memory speeds to the tester. Both of these memory buses may be in operation at the same time.

The basic configuration for the FST-2 is shown in Figure 2-3.

FST-2 features are as follows:

- 1. 24-bit data word
- 2. 1.75 microsecond memory-cycle time
- 3. 32K of semiconductor storage, expandable in 16K modules up to 196K.
- 4. Dual memory-access via two memory buses
- 5. Random direct memory access, stored by/retrieved at 571,000 words per second per memory bus
- 6. Separate interface control between memory modules and CPU or tester
- 7. Interrupt sub-system for communications and data transfer between CPU and peripheral units via accumulator bus
- 8. 16 external interrupt channels and a maximum of 64 memory interrupt locations
- 9. 7 index register for address modification available to programmer and a relocation register
- 10. Indirect addressing for most instructions
- 11. A six-bit operation code for the following types of instructions:

load and store arithmetic logical operations register and state conditional and unconditional branch transfer-of-control shift input/output



2.5.2 Reference Voltage Supplies

The Reference Voltage Supplies (RVS's) provide the "1" and "0" logic levels to the drivers and detectors. The system is available with up to five pairs of RVS supplies contained on 5 boards (one pair per board). The driver RVS's are designated E0/E1, EA0/EA1, EB0/EB1 and EC0/EC1. The comparator reference supplies are designated S1 and S0. Systems equipped with the high speed test stations are supplied with E0/E1, EA0/EA1, S0/S1 and SA0/SA1 reference supplies.

Figure 2-3 FST-2 Simplified Block Diagram

REFERENCE VOLTAGE SUPPLY (RVS)

The RVS is a programmable Reference Voltage Supply with 10 bits force magnitude, 2 bits for range, 1 bit for polarity.

Range	Forcing Range	Resolution	Accuracy (1% of programmed value)
1 (2V/2mV Option)	0 to ±2.046V	2mV	.1% ±2mV
2	0 to ±10.23V	10mV	.1% ±10mV
3	0 to ±16.00V	40mV	.1% ±40mV

SYSTEM REPEATABILITY/NOISE: ±10mV max. (Allowed in Internal Node Check)



SENTRY VIII TEST SYSTEM

2.5.3 Device Power Supplies (DPS)

The mainframe also contains up to three Device Power Supplies. These supplies provide both programmable voltages and programmable currents to the Test Station for parametric testing.

Device Power Supplies provide the necessary power to activate the DUT when connected externally at the load board. The supplies can be programmed to force a voltage with a programmable current trip. On the 10 MHZ test station the DPS can be programmed to any pin(s) on the DUT load board through a buffer driver on the pin electronics card with a drive capability of +100 mA, per pin. The DPS's can also be connected directly to the load board to provide drive capabilities of +1amp. Section 2.3.1 (Pin Electronics) provides complete specifications of the DPS when buffered and channeled through the pin elec-The high speed test station DPS's tronics. and TCOM are available only at the load board.

The DPS is programmable in two ranges and polarity with a third range being optional. Magnitude is contained in 10 bits, range is contained in 2 bits and sign is contained in 1 bit. The specifications of this section apply when the DPS's are brought to the test head through the load board rather than through the pin electronics.

Voltage Force or Voltage Trip

		Least	
	Max	Significant	Accuracy % of
Range	Load	Digit	Value
LOW ±0 to ±10.23V*	±1 amp	10 mV	0.1%± 1
HIGH ±0 to ±40.92V*	±1 amp	40 mV	0. 1% ± 1 bit
Regulation:	No load t	o full load	<u>+</u> 20 millivolt**
Time Response:	Settling (Overshoo into resis	to 1% in 1 m ot 1% of st stive load	illisecond ep value change
Current Trip Out:	See DPT current t	(Digitally Pr rip detector)	ogrammed

*Relative to chassis ground

**When force/sense is tied at the load board.

2.5.4 Current Trip Detector

The DPT is programmable in two ranges and acknowledges current flow direction according to the polarity of the Device Power Supply (DPS). The value of the trip level is stored in a 12-bit binary register.

Current Trip or Force

Range	Max Load	Least Significant Digit	Acurracy % of Value
Bit 11 = 1	0-1 amp (magnitude)	1 mA	<u>+</u> 1.5% <u>+</u> 2 bits
Bit 11 = 0	0-0.1 amp (magnitude)	0.1 mA	<u>+</u> 1.5% <u>+</u> 2 bits

Bit 12 = 1 indicates trip if current >programmed value.

Bit 12 = 0 indicates trip if current < programmed value.

Response Time: Tracks supply load with no greater than 1 microsecond delay. Trip is automatically inhibited for 3 ms during forcing changes.

Trip level activates system interrupt.

2.5.5 Precision Measurement Unit (PMU)

The Precision Measurement Unit (PMU) is an instrument which, under program control can be connected to an individual pin of the device under test (DUT) for the purpose of making a quantitative voltage or current measurement at that point. This unit is used for DC parametric or DC GO/NO-GO testing. The PMU is also capable of applying (forcing) a precise program, specified voltage or current to any desired pin of the DUT. In practice, these two operations are performed simultaneously; i.e., a voltage is applied, and a measurement is made of the resulting current flow, or, alternatively a current is forced, and the voltage is measured. The use of the PMU voltage clamp offers the user protection from over voltage due to programming errors, or voltage compliance problems.

The PMU can also be used to make a variety of internal measurements within the test system itself, such as measuring test head analog reference voltages and functional test voltages, as well as voltages at certain of the test points located on the printed circuit cards within the system. This is done automatically during system self-check under the control of diagnostic programs. Thus the PMU is also a trouble-shooting aid at the user's disposal for purposes of system maintenance.

The operation of the PMU is controlled mainly by the contents of four registers:

PPS (Precision Power Supply) register DCT (DC Trip) register PSL (Precision Sense Level) register PA (Pin Address) register

The PPS register holds the information determining the value of the voltage (or current) to be forced. This includes polarity, range, magnitude, and whether the forced quantity is voltage or current.

The DCT Register is used to hold the information fed into a DAC which is part of the circuitry for the analog-to-digital conversion of the measured current (or voltage). When this conversion is made the measured quantity is contained in this register in digital form. Polarity, range, and magnitude information are also present.

The PSL register is used to hold the information establishing the operating range for voltage or current measurements by the PMU, and specifying whether it is indeed current or voltage that is to be measured. The PSL register also holds the information specifying voltage clamp values. These values are upper and/or lower limits on the allowable voltage at the PMU output; i.e., at the pin of the DUT. This provides protection for the device under test. For example, a programming error may cause the PPS register to specify a harmfully high voltage to be applied to the pin of the DUT. In this case the voltage clamp circuit, programmed with limit values held in the PSL register, provides the required compensation within the voltage feedback loop, so that the PMU output voltage does not violate these limits, and thus the device is protected.

VOLTAGE CLAMP TABLE

PSL	Volts Low Range (PSL=0)	Volts High Range (PSL5=0)
43210		
10000	± 1.5	± 3
10001	± 4.5	± 4
10010	± 7.5	-15
10010	±10.5	-21
10100	-13.5	-27
10101	-16.5	-33
10110	-19.5	-39
10111	-22.5	-45
11000	-25.5	-51
11001	-28.5	-57
11010	-31.5	-63
11011	-34.5	-69
11100	-37.5	-75
11101	-40.5	-81
11110	-43.5	-87
11111	-46.5	-93

Notes

- 1. PSL4 = 0, no clamp
- 2. Voltage clamp values are with respect to TCOM.
- 3. The clamp values are slightly lower, if a small current is forced (less than 10 least significant counts of any current ranges).

The PA register holds the information controlling the connection of the PMU to the appropriate pin of the DUT or to the appropriate internal mode within the test system. The bits of the PA register are the pin address.

The PMU is a precision, digitally programmed, forcing and sensing unit with 10 bits for magnitude, 2 bits for range, 1 bit for polarity, and 1 bit for voltage or current. Maximum capacitive loading is .01uf. Recommended calibration check period is one month.

2.5.6 2V/2mV RVS-DPS-PMU Option

The 2V/2mV optional capability of the Sentry provides increased voltage resolution for the

low voltage technologies (TTL, ECL, and I^2L), when tested on the 10 MHZ test stations. The optional 2V/2mV range is incorporated into the RVS and DPS, and the 1V/1mV range of the PMU is changed to 2V/2mV.

2.5.7 High Speed Controller

The circuitry that controls the digital data originating from the CPU memory is contained within the high speed controller.

The controller provides up to sixteen timing generators (four for strobe and twelve for clock and data timing).

The basic system allows complete functional testing at 10 MHz data rate at either the wafer probe or final test level, depending upon the station selected. The system also performs DC parametric testing (stress, leakage, continuity) at a rate up to 300 tests per second in addition to AC measurement.

The station controller provides the Precision Measurement Unit (PMU) which may be used for stress, leakage, parameter, and loading measurement and subsequent datalogging. The PMU is also the primary instrument for system self-check reference.

The station controller also provides up to 4096 bit local memory pattern depth at each

pin electronics for functional testing; expandable to a maximum of 120 x 4096 bits.

The 10MHz controller provides enable latches which allow the system to continue testing after a "fail" and provides the accumulated pin failures at the end of a test cycle. Also an external sync capability is provided to allow testing of "self-timing" devices.

One test station controller is allowed per system. The controller may have up to:

- Two 10 MHz test stations
- Two high speed test stations or two test stations of any type

The high speed registers, local memory, PMU, and timing generators are multiplexed sequentially between the test stations. The test stations contain high speed driver switches and comparators which are to be connected to the DUT. Further, any pin in the 10 MHz test head has the capability to be programmed as:

- 1. Clock channel
- 2. Data input channel
- 3. Detector output channel
- 4. Bias or power supply channel
- 5. Input/Output channel

DIGITALLY PROGRAMMED POWER SUPPLY (D.P.S.), 2V/2mV OPTION

The DPS is a Programmed Power Supply with 10 bits for magnitude, 2 bits for ranges, 1 bit for polarity, 2V/2mV option (Range 1) is added to Voltage Forcing Mode only.

VOLTAGE FORCING

Range	Forcing Range	Resolution	(% of programmed value)
1*	0 to ±2.046V	2mV	.1% ±2mV
2	0 to ±10.23V	10m V	.1% ±10mV
3	0 to ±40.92V	40mV	.1% ±40mV

SYSTEM REPEATABILITY/NOISE: ±10mV max. (Allowed in Internal Node Check)

*No voltage trip/current trip in RANGE 1

SENTRY STANDARD PRECISION MEASUREMENT UNIT (PMU) SPECIFICATIONS

FORCE VOLTAGE/MEASURE CURRENT

Range	Forcing Range	Resolution	Rise Time* (10-90%) (All Measuring Ranges)	Accuracy (% of Programmed Value)	Overshoot* (% of Programmed Value) (All Measuring Ranges)
1	0 to ±1.023V	1 mV	100 μs	±.3% ±4 mV	< 15%
(2V/2mV Option)	(0 to ±2.046V)	(2mV)	(100µs)	(±.6% ±8mV)	(< 15%)
2	0 to ±10.23V	10 mV	200 µs	±.15% ±10 mV	< 5%
3	0 to ≟40.92V	40 mV	400 µs	±.15% ±40 mV	< 1%
4	0 to -102.30V	100 mV	600 µs	±.15% ±100 mV	< 1%

Regulation: No load to full load of the current range $< \pm 40 \text{ mV}/100 \text{ mA}$.

Leakage: The PMU measurement system leakage resistance shall not be less than 2000 M Ω to system ground at less than 50% relative humidity and 25°C ambient temperature at the station inlet (leakage current increases 0.5 nA/V). (Leakage error is additive to listed specifications.)

Tester Common: TCOM: -11V ± 3 mV on 5 or 10 MHz Test Station. 0V on the High Speed Test Station.

Repeatability: For 100 consecutive measurements, ±4 counts when forcing or measuring in the 1V or 1 µA ranges, ±1 count in all remaining ranges.

TOPSY Required Measurement Delay** (in msec) Energing Ranges 1/2/3/4

		Loost					
Range	Measuring Range	Significant Bit	Voltage Compliance	Accuracy*** (% of Measured Value)	Typical Value	5 MHz Max Value	10 MHz Max Value
0	0 to ±1.023 μA	1 nA	-93.0V	±.5% ±10 nA	4/5/20/40	10/15/50/100	10/15/50/120
1	0 to ±0.1023 mA	0.1 μA	-93.0V	±.15% ±200 nA	0/0/0.5/1	0/0/1/2	1/1/1.5/3
2	0 to ±10.23 mA	10 µA	-93.0V	±.15% ±20 μA	0/0/0.5/1.5	0/0/1.5/3	0/0/1.5/3
3	0 to ±102.3 mA	100 µA	-93.0V	±.2% ±200 μA	0/0/0.5/1.5	0/0/1.5/3	0/0/1.5/3

FORCE CURRENT/MEASURE VOLTAGE

	Forcing	Least Sig nificant	-	Rise Tin (All Mea	ne* (10-9) suring Ra	0%) nges)	Voltage Com-	Accuracy*** (% of Programmed	Overshoot * (% of Measuring		
Range	Range	Bit	1 (1V)	2 (10V)	3 (40V)	4 (100V)	pliance	Value)	Ranges) 1/2/3/4		
0	0 to ±1.023 μA	1 nA	700 μs	5 ms	20 ms	45 ms	-93.0V	±.5% ±10 nA	20/5/3/3		
1	0 to ±0.1023 mA	0.1 µA	110 μs	250 µs	500 µs	800 µs	-93.0V	±.15% ±200 nA	20/5/3/3		
2	0 to ±10.23 mA	10 µA	110 μs	250 µs	500 µs	800 µs	-93.0V	±.15% ±20 μA	20/5/3/3		
3	0 to ±102.3 mA	100 µA	110 μs	250 µs	500 µs	800 µs	-93.0V	±.15% ±200 μA	20/5/3/3		

		Least		TOPSY Required Measurement Delay**-ms								
	Measuring	Significant	Accuracy (% of	Forcing Ranges 0/1/2/3								
Range	Range	Bit	Measured Value)	Typical Value	5 MHz Max Value	10 MHz Max Value						
1	0 to ±1.023V	1.0 mV	±.3% ±4 mV	3/0/0/0	8/0.5/0.5/0.5	8/0.5/0.5/0.5						
(2V/2mV Option)	(0 to ±2.046∨)	(2.0mV)	(±3% ±8 mV)	3/0/0/0	8/0.5/0.5/0.5	8/0.5/0.5/0.5						
2	0 to ±10.23V	10 m V	±.15% ±20 mV	20/0/0/0	35/1/1/1	48/1/1/1						
3	0 to -40.92V	40 mV	±.15% ±40 mV	80/2/1/0	130/6/2/2	190/6/2/2						
4	0 to -102.30V	100 mV	±.15% ±100 mV	190/5/2/2	270/13/5/5	480/13/5/5						

The measuring circuit will provide automatic down ranging to the range of best resolution when AUTO range is specified.

 $Programmable Clamp: \ Positive \ Clamp: \ -0.7V \ to \ +9V; Negative \ Clamp: \ +0.7V \ to \ -Vc; Symmetrical \ Clamp: \ \pm Vc$

Vc Programmable (see Voltage Clamp Table): $\pm 10\% \pm 1$ V accuracy.

*With R_L = Voltage range/current range and slewing from 0 to 50% of the range.

**When forcing current Range 0/Range 1/Range 2/Range 3 or forcing voltage in Range 1/Range 2/Range 3/Range 4, respectively and slewing from 0 to 50% of the range and a resistive load equal to the voltage range/current range. This delay gives accuracies within 0.6% of full scale compared to the value measured in manual mode (static). The programmed delay is in parallel to a fixed hardware delay of about .5 msec.

***For longer delay (1 sec), $\pm .5\% \pm 5$ nA accuracy can be achieved on 1 μ A range.

Digital Interface. The test station controller derives control information and data via the mainframe instruction register, multiplex control, and test station control (TSC) register.

Analog Interface. Analog buffers in the high speed test controller fan out the RVS and DPS voltages to up to two test stations where high speed driver switching between two voltage levels and output comparisons per pin are obtained within 6 inches of the DUT. Due to the design of the high-speed test stations, the analog buffers are not needed as each pin electronic has its own self-contained buffer.

Pipelining. During functional testing, test patterns proceed synchronously through several stages of logic, such as local memory, formatter, pin electronics, strobe registers, etc. A sequencer controls the orderly flow of information through this pipeline. It controls startup and shutdown of test and ensures proper test execution in various modes such as external sync mode, match mode, etc. The operation of the pipeline in general is transparent to the user; timing relationships, strobe regions, mask and I/O changes etc., are not changed with changes in the test rate.

2.5.8 High Speed Registers

There are several high speed registers in the high speed controller sub group for control formatting and timing of local memory data input and output to the DUT. These registers provide selection on a per-pin basis.

DA/DB Registers. There are two I/O definition registers, DA and DB, which allow for changing of Input/Output definition of any of the 120 DUT pins "on-the-fly"; i.e., at the programmed functional test rate.

MA/MB Registers. There are two mask definition registers, MA and MB, which allow for changing "care-don't care" conditions on any DUT pin "on-the-fly"; i.e., at the programmed functional test rate. A "care" condition enables a defined output pin (defined by DA or DB, or by I/O MODE) to be compared to the expected output state which is stored in local memory. A "don't care" condition disables a comparison of a DUT output with any expected value. These registers allow masking all outputs while the DUT is in some undefined state and then switching on the fly to the specified Input/Output definition once the device has been initalized.

Enable IMask allows the programmer to specify whether or not a pin in an input mode is an automatic "don't care." IMASK gives an alternate mask control saving local memory space since an I/O definition word also controls the mask and a corresponding mask definition word is not necessary for pins changing I/O mode.

I/O Mode. Independent of the DA/DB register definitions, pin W can have its I/O definition supplied by the F data (stored in local memory) of the pin adjacent to W. For this operation, the system operates in a mode called I/O MODE. This allows completely independent changing of the I/O definition of up to 30 pins with each test pattern. The I/O mode for pin W can change within 50 nsec of T0 (test cycle start) or after a programmed delay depending on the timing generator programmed to the adjacent controlling pin.

When the system runs in this mode and a pin W is defined as an input pin, fail data on the pin are automatically disabled; i.e., for each test pattern that defines the pin W as an input, the device output seen at this pin is a "don't care".

I/O Mode 3. In the I/O Mode, the input/output definition of a pin is identical to the functional data of an adjacent controlling pin. In I/O Mode 3, the controlling pin's functional data controls the I/O definition of 3 pins. The list shows which pins can be controlling pins and which can be controlled pins.

Controlling Pin	2	6	10	14	17	21	25	29	32	36	40	44	47	51	55	62	66	70	74	77	81	85	89	92	96	100	104	107	111	115
Controlled Pin In I/O Mode (Pin W)	1	5	9	13	16	20	24	28	31	35	39	43	46	50	54	61	65	69	73	76	80	84	88	91	95	99	103	106	110	114
Controlled Pins In I/O Mode 3	1 3 4	5 7 8	9 11 12	13 15	16 18 19	20 22 23	24 26 27	28 30	31 33 34	35 37 38	39 41 42	43 45	46 48 49	50 52 53	54 56 57	61 63 64	65 67 68	69 71 72	73 75	76 78 79	80 82 83	84 86 87	88 90	91 93 94	95 97 98	99 101 102	103 105	106 108 109	110 112 113	114 116

MUX Mode. In the MUX mode, the waveforms of 2 pins, X and Y, are ORed together and appear on pin X. Pins X and Y come in 16 pairs.

PIN X 1 2 3 4 5 6 7 8 31 32 33 34 35 36 37 38 61 62 63 64 65 66 67 68 91 92 93 94 95 96 97 98 PIN Y 16 17 18 19 20 21 22 23 46 47 48 49 50 51 52 53 76 77 78 79 80 81 82 83 106 107 108 109 110 111 112 113

Address multiplexing means that both X and Y signals of an address appear on one line (or pin electronics) in a time-multiplexed fashion. For example, X0 = 1 appears on Pin 1 for the first 50 nsec and, 20 nsec later, the Y0 = 1 appears for 50 nsec on the same Pin 1. This means that in 120 nsec, an address (X0 = 1, Y0 = 1 in this example) has been presented to the DUT on one single line.

XOR Register. This register allows the data to an input pin to be exclusive ORed with TG data in order to apply worst case waveforms to the DUT.

RZ Register. This register defines whether an input pin operates in the RZ (return to zero) or NRZ (non-return to zero) mode.

Invert Functional Data Register. In the RZ or NRZ mode, functional data can be inverted on a per pin basis; thus the waveshape is converted to return-to-one in the RZ mode.

ST Register. This register allows for selection of one or two comparator strobe timing generators for each 60 pins. TG7 and TG8 are assigned to pins 1-60 while ATG7 and ATG8 are assigned to pins 61 through 120.

A "one" in the register bit pattern causes TG8 or ATG8 to be used as a strobe on the respective pin. It is also possible to enable a double strobe by the FACTOR statement "ENABLE DOUBLE STROBE." A " \emptyset " in the "SET ST BINARY PIN PATTERN" connects both TG7 and TG8 strobes to that pin or, if the pin is from 61-120, ATG7, a "ONE" will cause TG8 or ATG8 to be connected to the pin.

TG1, 2, 3 Registers. These registers allow for the selection of one of six timing generators for each 60 pins. TG1-TG6 are assigned to pins 1-60 while ATG1-ATG6 are assigned to pins 61-120. The 'oring' of timing generators TG1 and TG2 and the 'oring' of ATG1-ATG2 is accomplished by the FACTOR command. 'CGEN TG12 PIN LIST'. **CP Register.** This register controls the comparator relays on the pin electronics to allow isolation of the individual DUT pins from the tester.

C Register. This register stores "FAIL" information based on comparisons between expected output values stored in local memory and the actual output value from the DUT. The register also shows which pin(s) "failed".

Additional Registers. In addition to the above registers, the controller has several other registers which allow for selection of data/clock voltage levels, output comparison voltage levels, DPS select control, local memory address control, etc.





2.5.9 Local Memory Operation

Under normal functional test execution, functional testing proceeds by reading sequentially all local memory words from a start address S to a last address L. This may include looping back from L to address 0 (major loop), traversing this major loop N times. The test sequence may also include a minor loop between address J and K which is traversed M times. Addresses, S,J,K,L and counts M, N are programmable. Maximum count is 4096.



Figure 2–5 Major/Minor Loops

The tester will leave the normal test mode, generate an interrupt and become idle when address L is reached and major loop counter N is zero - this signals successful completion of a test - or when a test pattern fails and its address is larger than the address contained in the IF (Ignore Fail) register, signalling failure of a test.

Continuous Loop Mode. This mode is identical to normal test execution except that testing will stay continuously in either the minor or the major loop when it encounters them. Loop counters will not be decremented. While in the loop, the mainframe can read or write words in local memory. This mode is terminated under program control, by executing an ENABLE TEST MOMENTARY statement.

Momentary Mode. Execution of an ENABLE TEST MOMENTARY statement causes the continuous mode to terminate. When the minor loop K address is next encountered, test execution will proceed on to address K+1 rather than jump back to address J.

Match Mode. In this mode the tester stays continuously in the minor loop as long as each test generates a failure. On the first pass ("match") the test sequence branches to address β and leaves the match mode.

When in Match Mode, the test rate is constant throughout the entire functional test sequence; i.e., there is no Dummy Test Time. Minimum programmable period is 800 nsec. TG7 (Delay + Width) period - 600 nsec. During the 'search for match' only TG7 and ATG7 are enabled. TG8 and ATG8 are automatically disabled while searching for a match.

Sync Signal. A BNC connector at the front panel of the controller supplies a sync pulse which is generated whenever a specified statement or local memory location is executed.

Enable Latches. Once this mode is entered and test enabled, functional test will not be terminated regardless of the number of failures which have occurred until local memory reaches location L. The C register stores failures of all pins during functional test and will not be cleared during the functional test. The C register may be cleared only if the DISABLE LATCH has been programmed and/or it is followed by a functional test and during the functional test no failure has occurred.

Enable Test Ifail. This statement initiates testing that will ignore all functional fails up through a local memory location as defined in the statement: Set Ifail NNNNB; where NNNNB is the location in local memory.

Enable Test Ext. The External Sync Mode allows the Sentry System to perform Functional Test at a rate determined by the DUT. An external clock signal is brought into the Time Base via pin 1.

When external sync mode is programmed, the period must be in range \emptyset , and until the first functional data pattern appears at the DUT all timing generators will be disabled.

Logic levels of the External Sync signal must be compatible with other outputs on the DUT or level shifters are required at the Performance Board to provide the appropriate levels.

When Match Mode is not programmed, the minimum test period is 200 nsec.

External Sync Alternate. With External Sync Alternate, the timing generators are not disabled during the first functional test. This mode is for use with devices that give an external sync pulse at a known time, so that the period is not shorter than the delay or width of any timing generators which are programmed.

External Sync Match Mode. When the External Sync Circuit operates in Match Mode, the minimum test period is 800 nsec. Test data arrives at the DUT typically 540 nsec after the External Sync signal. For Match Mode, allowable programmed strobe time for Strobe 7 (delay + width) period -600 nsec (Figure 2-6).



Figure 2-6 External Sync Timing

In this mode the tester stays continuously in the minor loop as long as each test generates a failure. On the first pass ("match") the test sequence branches to address β and leaves the match mode. As long as the tester stays in a match mode, each test pattern is executed at a minimum rate of 800 nsec (Figs. 2-7 and 2-8).

- 1. Min. Period = 800 nsec
- 2. TG7 Delay + Width Period 600 nsec
- 3. During "Search for Match", only TG7 and ATG7 are enabled
- 4. TG8 and ATG8 will be enabled immediately upon a match



Figure 2-7 Normal Match Mode





2.5.10 Timing Generators (TG'S)

Sixteen timing generators are available and provide synchronization and timing for single or multiphase clock devices. These TG's also provide fail strobe and data timing for functional testing. If no timing generator is programmed, the start of test period pulse (TO) is used for data timing. TG1 through TG6 are used as inputs on pins 1 through 60 while ATG1 through ATG6 are used with pins 61 through 120.

Test Rate Period

100 nsec to 40 msec in four ranges

10 nsec to 10 msec in four ranges Resolution: +0.16 nsec (in Range 0)

		10 MHz							
	Range	Full Scale	Programming Resolution						
Test Rate Period	φ 1 2 3	40 μsec 400 μsec 4 msec 40 msec	10 nsec 100 nsec 1 μsec 10 μsec						
Pulse width or delay	φ 1 2 3	10 μsec 100 μsec 1 msec 10 msec	0.16 nsec 100 nsec 1 μsec 10 μsec						



Accuracy of Programmed Value

Maximum: 0.5 nsec

Strobes. For those generators used as strobes, the strobe window equals the duration of its programmed width (10 nsec to 5 msec). For 10 MHz and high speed test stations, the allowable strobe region is 10 nsec from the leading edge of $T\emptyset$ to 10 nsec from the completion of the period. The above times exclude the use of I/O switching.

Double Pulse in RZ Mode. If a pin is in the RZ mode, and it is connected to "TG12" via the FACTOR program, the logical OR of timing generators TG1 and TG2 will be used as the effective timing input to this pin. If the pin is in the upper ranks (61 through 120) ATG1 and ATG2 will be used.

Accuracy of Double Pulse Mode. Pulse rise and fall at DUT are delayed by 1 ECL gate (2ns) with respect to a reference frame established by TØ and all other timing generators.



Figure 2-9 Double Pulse in RZ Mode

Pulse Exceeding Period. Use in conjunction with TG1 through ATG6 only. If a pin is in the RZ mode it can be driven by a timing generator whose pulse delay + width exceeds one period (but is less than 2 periods). See Figure 2-10.



Figure 2-10 Pulse Exceeding Period

2.6 GENERAL PURPOSE TEST STATION

Each test station contains a test head assembly with test head pin electronics. The pin electronics are the final link between the Sentry and the Device Under Test (DUT). Pin Electronics provide pin drivers and detector functions to each pin of the DUT and access to the DC testing and performance board.

The compact test head is designed for optimal device testing. Each pin electronics card is located in a "carousel" configuration that provides less than 6 inches of lead length to each DUT pin. The assembly will accommodate up to 60 pin cards to service up to 120 DUT pins. Each pin electronics card can function as data input driver, clock driver, device power supply, and data output comparator. Inputs can be switched to outputs within one data period; no pin board swaps are needed. Test heads function with manual tests, wafer probers, or automatic device handler/ chambers. This flexibility provides maximum device throughput with optimum data correlation between wafer test and final test.

2.6.1 Pin Electronics (10 MHZ)

The pin electronics circuitry is designed to function in any one of five possible modes completely under program control to provide the user a system that can be easily programmed to a specific application:

- 1. Data Mode
- 2. Clock Mode
- 3. Output Mode
- 4. Input/Output Mode
- 5. Power Supply Mode

Functionally the pin electronics receives two types of digital data. Low speed control data that establishes the modes of operation and high speed functional data that establishes conditions to be met in that particular mode.

In addition to the digital data, the pin electronics receives two types of analog data from the reference voltage supplies. The first type (E0, E1) establishes the "one" and "zero" logic levels that are to be forced in the clock and data modes. The second (S1, S0) establishes the voltage levels for sensing at the detector.

The pin electronics provides a forcing voltage to the element under test and/or compares an output from the element with S1 or S0 reference and sends digital data that represents the results of the comparison back to the Pin Control II logic to be processed.

The pin electronics also provides a low impedance path to the pin for parametric measurements by the Precision Measurement Unit.

A functional block diagram of pin electronics inputs and outputs is presented in Figure 2-11.



Figure 2–11 Functional Block Diagram of Pin Electronics Inputs and Outputs

DATA DRIVERS AND CLOCK MODES

Drivers:

As measured into a standard of 1M in parallel with 50 pF* for data or 100 pF (for Clock drivers, located six inches from the pin electronics output unless otherwise specified.

Output:

+6V to -16V (22V p-p).

Accuracy:

+0.8% +15mV (10V range), +0.08%, +25 mV (40V range) DC at 23°C +1°C for 7 hours. +75mV (\leq 3.75V signal) and +2%(>3.75 V signal) relative to the steady state value at 50 nsec from start time of voltage slew into a into an impedance of >1M shunted by 10pF.* Steady-state is achieved 1 msec after starting time of voltage slew.

Resolution:

+10mV in low range (+6V to -10.23V) $\overline{+40mV}$ in high range +6V to -16V for T0MHz).

Stability:

For a change in ambient temperature of $+7^{\circ}$ C from 23 °C for a period of 30 days, the maximum drift is +.1% +15mV in addition to the accuracy spec.

^{*} Load capacitance plus scope probe capacitance equals noted pF.

Reference Voltage: Data Drivers: One of two pairs of reference supplies: E1, E0, EB1, EB0 Input: Clock Drivers: One of two pairs of reference supplies: EA0, EA1, EC0, EC1 Voltage Slew Rate: 1.5V/nsec at 20V p-p into 10 pF* in parallel with 1 M . 1V/nsec at 20V p-p into 100 pF.* Measured at the 50% level. **Rise/Fall Time:** 10nsec at 5V p-p, 20 nsec at 20V p-p (10 pF* load). (10 - 90%)Overshoot/Undershoot: 100 mV at 5V p-p, 300 mV at 20V p-p (10 pF load).Minimum Pulse Width: 20 nsec at 5V p-p (measured at the 50%points). Skew: Adjustable to +2 nsec on both edges 5V p-p using common reference supplies. Measured with no load and at the 50% level. Source Resistance: for ≤100mA DC in data 47 +6Ω mode. 30 +5 Ω for <100mA DC in clock mode. Load Current: +100mA DC (data clock mode) ± 200 mA peak for 100ns. **Dissipation Limitation of Driver:** 800 mW maximum. I/O Switching: Switching from an input to an output or vice versa shall occur within 50 nsec at the beginning of the cycle (for data pins only).



Figure 2-12 10 MHz Pin Electronics Card

COMPARATOR

Input Amplitude: 10MHz: +6V to -16V (22V p-to-p)

- Accuracy of Threshold Voltage: +0.08% +10 mV, at 23°C +1°C ambient for 7 hours.
- Resolution of Threshold Voltage: 10mV in low range (+6 to -10.23V) 40mV in high range (+6 to -16V)

Stability of Threshold Voltage: The maximum drift is $\pm 1\% \pm 15$ mV in addition to the accuracy specification, for a change in ambient temperature of $\pm 7^{\circ}$ C from 23°C for a period of 30 days.

Comparator Hysteresis: 10 Mv p-p (pin Electronics Board only).

Capacitive Loading:

25pF (typically 20pF) as output only, 45pF (typically 40pF) as I/O in the output state (exclusive of load board) at 0V in.

Input Bias Current:

100nA from +6V to -12V increasing monotonically to $<2 \mu$ A at -16V.

Response Time

For step inputs (tr < 1 nsec) from .5 to 5V, the propagation time through the comparator will increase by 3.5nsec when the reference voltage is changed from the 10% to the 90% level of the input signal.

Slew Rate

1.2V/nsec (negative going edge limitation only). Does not affect propagation time for input signals moving slower than 1.2V/ns.

Change in propagation time of one comparator with a change in input polarity or amplitude

+3nsec measured with the reference voltage set to the 50% level of the input pulse for amplitudes between .5V and 20V p-p, except when slewing rate limited.

Skew among comparators for identical input: +2nsec, when the reference level is between 10% and 90% of the input signal for amplitudes between .5V and 20V.

Threshold Voltage Input:

One pair of Reference Voltage Supplies S0/S1.

Protection:

Safe input voltage: +11V to -23V relative to TCOM. Voltages outside this range are clamped by diodes at the driver and comparator provided the current is limited to 200mA. No damage will occur if a pin is shorted to the chassis (+11V), to a voltage programmed through any other PE board, or to the PMU. DPSs, however, when wired directly to the load board can provide +1 ampere. This is potentially damaging to the PE so in no case should a DPS supply be directly connected to a PE pin. In an output mode, no harm shall occur if a pin using an RVS source is shorted to the chassis (system ground) or a voltage of -45V relative to system ground.

Mask:

Using an additional local memory channel, one of two mask registers can be gated with the comparator with each functional test. If the channel contains a 0, then mask register MA will be used, and conversely, if it is a 1, mask register MB will then be used. This allows up to two masks to be used for any given data channel and mask selection can change at the beginning of each test period.

Strobes:

One or two strobe patterns may be selected by each pin. The strobe patterns have programmable width and delay. Also the strobes may be ORed together to create a composite strobe pattern. Failures may be detected any time during the strobe window.

In order to select a double strobe, Strobe B must be selected; therefore, some pins may be Strobe A and others the composite strobe pattern.





Minimum Strobe Width: 10 nsec

Allowable Strobe Region:

From 10ns after T to 10ns before the next T for input signals with zero rise and fall times.





This mode uses the driver as a supply thus allowing the use of the DPS reference supplies as bias (100 mA, steady state). The four available reference supplies are Tester Common, DPS1, DPS2, and DPS3.

Impedance: 3 maximum (Typically 1) Load Current: 100 mA Format: Input Pin Voltage: +6 to -16V relative to Tester Common

The standard DPS supplies are brought to the test head and are available at the load board for connection to the Device Under Test when currents up to 1 amp or large positive voltage are required. Amplitudes of +51V to -29V relative to Tester Common (TCOM) are possible with this connection.

NOTE

The DPS supply output is offset from Tester Common by +11V when used directly at the test head (not via the pin electronics)

Reference Select Logic. Four for data driver*, E0, E1, EB0, EB1; two for comparators S1, S0; four for clock*, EA0, EA1, EC0, EC1; four for bias supplies/ground, DPS1, DPS2, DPS3, and TCOM.

*A data driver may be used as a clock driver by definition of the RZ register. A clock pin may conversely be changed into a data pin by definition of the RZ register.

I/O Switching. Provisions are made to allow switching (via spare local memory channel) from an input to an output or vice versa within 50 nsec, at the beginning of the cycle. Data pins only.

2.7 HIGH SPEED TEST STATION

Development, characterization and testing of such high speed technologies as ECL, I²L, NMOS, and Schottky TTL has created a need for a test system that is capable of testing VLSI with fast accurate pulses at low voltage excursions. The high speed test station is available to meet these needs.

Timing characterization with 160 pico second resolution can now be performed using pulse widths as narrow as 10 nSEC. Adjustable skew on the data and clock drivers as well as skew adjustments on the output comparators allow the Sentry to present a true picture of device timing relationships.

A special clock driver pin electronics has been developed in addition to a new data The clock driver allows voltage driver. excursions of 17V. (-1V to +16V) while the data driver is capable of -1 to +6V swings. The individual pin electronic board may consist of 2 data drivers or 1 clock driver and 1 data driver, the clock driver representing the odd numbered pin in the test station. Up to 8 clock driver pin electronics may be used in the high speed test station in any odd numbered position except pin 1. If the test station is configured with 30 or less pins, the last pin electronics must not be a clock driver. This limitation is due to diagnostics only.

The pin electronics receive two types of digital data consisting of low speed control data to establish the mode of oepration and high speed functional data that establishes conditions to be met in that mode.

The analog voltages are made up of driver voltages which are used to establish the '0' and '1' level to the device under test and reference levels which are used by the level detectors to sense data from the DUT. The output from the DUT is sent back to the pin control II logic for processing after it has been compared with the reference levels and converted to ECL levels.

Each pin electronics also serves as a low impedance path to the DUT to allow the precision measurement unit to preform complete parametric measurements on any DUT pin. These measurements can be made while the device under test is functionally active to permit POWER AVE. readings to be made.

DATA DRIVER AND CLOCK MODES

Drivers:

As measured into a load of 12.5 pf in parallel with 10 m .

Output:

Data Driver -1V to +6V Clock Driver - 1V to +16V

Accuracy:

For specified accuracies, VR1 level should be programmed higher (more positive) than VR0 levels. However, when VR1 is programmed lower (more negative) than VR0 level a 10mV offset should be added to the following accuracy specification.

(DC), No Load $0.1\% \pm 10$ mV plus the reference accuracy.

(DC), With Load See Source resistance.

Stability:

For a temperature of $23^{\circ} + 2^{\circ}C$ for a period of 30 days the max. drift is $\pm 0.1\%$ ± 15 mV in addition to the accuracy spec.

REFERENCE VOLTAGE INPUT

Data Drivers:

Up to two pairs of reference supplies (E1/E0, EB1/EB0), selected by S Register.

Clock Driver:

Up to two pairs of reference supplies (EA1/EA0: SA1/SA0). Selected by S Register. Note: SA1, SA0 cannot be set above +6V.

RISE/FALL TIME

Data Driver:

(Measured with a sampling scope, min. Brandwidth 1GHz and a 10pF load at the PE card contacts, comparator disconnected.)

Typically 2.0nSec for a 0.8V pulse measured at the 20% to 80% points. For .8, 2 and 5 volt pulses, the rise/fall time is less than 4, 5, 8ns, typically it is 2.5, 4, and 5 nSec. Measurements made at the 10% to 90% points.

Clock Driver:

(10% to 90%)

 $10\ nSec$ for a $12V\ pulse$ with a 10pF load.

OVERSHOOT/UNDERSHOOT

Data Driver:

10% of programmed voltage with 150~mV max. for 0.8V to 6V pulse. 90mV max. for 0.2V to 0.8 volts pulses when measured with $10M\,\Omega$, 12.5~pF probes. (Tetronix P6053B or equivalent).

Clock Driver:

200mV or 5% whichever is greater.

MINIMUM PULSE WIDTH (AT 50%)

Data Driver:

8-10 nSec	2–5 volts
5-8 nSec	< 2 volts

Clock Driver: 30 nSec at 15V p-p.

SKEW AMONG DRIVERS:

Data Driver:

Adjustable to $< \pm 1$ nSec on both edges ($\pm 0.4V$ to $\pm 2.4V$ at 2V p-p) using common reference supplies. Setability resolution is better than 0.2 nSec.

Clock Driver:

Adjustable to $< \pm 1$ nSec on both edges at 12V p-p using common reference supplies Setability resolution is better than 0.2 nSec.

SOURCE RESISTANCE

Data Driver:

 $50\Omega + 5$ with a load current less than or equal to +20mA. (Adjustable)

Clock Driver: $30 + 5\Omega$ With a load current less than or equal to +20mA.

LOAD CURRENT:

Data Driver:

+20mA DC (+25mA from 0V to + 2.5V) +80mA A.C.

Clock Driver: +20mA DC+80mA AC No damage will occur if a pin is shorted to the ground, to a voltage programmed through any other PE board, or to the PMU. (Protected up to + 160 mA).

TRANSIENT SETTLING TIME

Data Driver:

50 mV or 2% whichever is greater relative to the steady state value at 50 nSec from starting time of voltage slew. The load is an impedance of 10 M shunted by 12.5 pF. Steady state is \pm 1 mSec after starting time of voltage slew. (See figure 2-15)

Clock Driver:

200mV or 2% relative to the steady state value at 50 nSec from starting time of voltage slew. The load is an impedance of 10 M shunted by 12.5 pF. Steady-state is $\pm 1mSec$ after starting time of voltage slew.

RISE/FALL LINEARITY AMONG DATA DRIVERS

+1 nSec between pins with 0 skew measured at 2V p-p pulse 10% to 90%.

+0.8 nSec for 0.8V p-p pulse measured at $\overline{20\%}$ to 80%. (See Figure 2-16)

VOLTAGE SLEW RATE FOR CLOCK DRIVERS

1V/nSec into 12.5 pF in parallel with 10 Meg ohms (See Figure 2-15). Typically 1.5V/nSec.

MINIMUM VOLTAGE SWING ON CLOCK DRIVER

2V. Data driver can be used for lower voltage swings.

I/O SWITCHING (DATA DRIVERS ONLY)

I/O Switching:

Switching from an input to an output, or vice versa, shall occur within ± 10 nSec at the beginning of the cycle T0, (See Figure 3). Switching spike 0.8V peak (typically 0.5V) with a load of 10 Meg

ohms in parallel with 12.5pF load. (See Figure 2-17)

I/O Switching Time Variation (I/O Switch Skew):

Less than or equal to \pm 8nSec between any pins.

- I/O Output Impedance: Approximately 14 Meg ohms.
- I/O Controls: Up to 60 pins. (Clock pins do not have I/O switch.

LVPE COMPARATOR

Input Voltage Range: -1 volt to +6 volts.

Accuracy of Threshold Voltage: +0.1% +10 mV (including reference accuracy).

Stability of Threshold Voltage: For a temperature of $23 \pm 2^{\circ}C$ for a period of 30 days, the maximum drift is $\pm .1\% \pm 15$ mV in addition to the accuracy spec.

Threshold Voltage Input: Two pairs of reference supplies (S1/S0, SA1/SA0), selected by S register.

Protection:

No damage will occur if an input is shorted to the ground, to a voltage programmed through any other PE board, or to the PMU. (Protected up to ± 160 mA)

Comparator Hysteresis: 10mV p-p. (Pin Electronics Only)

Capacitive Loading:

20 pF as an output only pin, 35 pF as I/O pin in the output state, exclusive of load board.

Input Current:

100 nA for -1V to +6V.

Comparator Linearity:

For inputs from 0.5V p-p to 6V p-p, the change in propagation time through the comparator is \leq 1.2 nSec when the

reference voltage is changed from 10% level to 90% level of input signal. Except when slewing rate limited (See Figure 2-18).

Slew Rate:

1.2V/nSec.

Change in Propagation Time: (With a change in Input overdrive)

0.5 nSec, measured with the reference voltage set to the 50% levels of the input pulses from 0.5V p-p to 6V p-p except when slewing rate limited (See Figure 2-19).

Skew Among Comparators (for identical input):

+1 nSec (Adjustable on both edges). Setability resolution is better than 0.2 ns.

Type of Comparator Strobe: Window.

Allowable Strobe Region:

From 10 nSec after T0 to 10 nSec before the next T0.





 $-10ns \le t_{01}, t_{02} \le + 10ns$

 $-10ns \leq t_{c1}, t_{c2} \leq +10ns$

Figure 2-15 Specifications for HSPE Definition of Terms

Figure 2–17 I/O Switching Speed With Reference to T0



Figure 2-16 Rise/Fall Time Linearity



Figure 2–18 Comparator Linearity



Figure 2–19 Change in Propagation Time with Change in Input Overdrive

MASK

Mask:

Using an additional local memory channel, one of two mask registers can be gated with the comparator with each functional test. If the channel contains a 0, then mask register MA will be used, and conversely, if it is a 1, mask register MB will then be used. This allows up to two masks to be used for any given data channel and mask selection can change at the beginning of each test period.

Strobes:

One or two strobe patterns may be selected by each pin. The strobe patterns have programmable width and delay. Also the strobes may be ORed together to create a composite strobe pattern. Failures may be detected any time during the strobe window.

In order to select a double strobe, Strobe B must be selected; therefore some pins may be Strobe A and others are composite strobe pattern.



Figure 2–20 Strobe Patterns

Minimum Strobe Width: 10 nSec.

The standard DPS supplies are brought to the test head and are available at the load board for connection to the device under test.

REFERENCE SELECT LOGIC

For for data drivers - E0/E1, EA0/EA1. Four for comparators S0/S1, SA/SA1. Two for clock drivers EA0/EA1.

I/O SWITCHING (DATA PINS ONLY)

The Sentry is capable of switching the data driver from an input driver to an output comparator and vise versa at real time by use of a spare local memory channel. This switching is accomplished within 10 nsec of T0.

COMPARATOR RELAY OPEN

All comparator relays may be opened by software control to isolate DUT output pins.

2.8 TEST STATION OPTIONS

2.8.1 28V Option (10 MHz Test Stations Only)

The 28 volt option increases the voltage output of the 10 MHz pin electronics to +6V to -22 V at frequencies below 5 MHz thus further increasing the flexibility of the Sentry test system.

2.9 INTERFACING TEST HEAD

2.9.1 Handler Interfacing

It is possible to interface the test head electronics to one of three types of handlers.

Wafer Prober – up to 120 pins with provision for external components and pin routing. Manual or Automatic Package Handler

Environmental Automatic Package Handler

The modularity of the Sentry allows ease of interfacing the test head to any of the three above handlers or wafer probers, but specifications remain essentially a function of interface design. F.S.T. offers three logic interfaces as standard but will additionally consider and advise the customer or any handler or prober not included in the F.S.T. library.

2.9.2 Performance Board Group

There are two performance board types available for interfacing the test station to the device under test.

Passive components may be connected to a device via the performance board to provide a load on the output. For certain device types, with open collectors, for example, a load is required for proper logic functioning. Active components may also be used for special pulse shaping or logically combining tester signals or other like purposes. Typically, passive or active components are connected to the relay side of the pin rather than the force side. The components may then be connected or disconnected under program control.

The solid center performance board is used for manual insertion testing. Typically this board is used to mount device sockets that are not of the Textool type. The performance board artwork is designed to accommodate one relay for each pin of the tester. Individual control lines for each relay are provided which enable the user to load the device under program control.

A solid center performance board is also used for manual insertion testing; this board has the same functions as the solid center board described above with the addition of a pin pattern design that accommodates 14, 16, 18, 24, and 40 pin Textool sockets. Note: Textool is a trademark for test sockets.



Figure 2-21 Solid Center Performance Board







Figure 2-23 TVFY Performance Board

2.9.3 LOAD BOARD ADAPTOR

The 60 pin to 120 pin load board adaptor is available to insure compatibility between the 60 pin versions of the Sentry test systems and the Sentry VIII. (See Figure 2-22) This board simply interfaces between the pin electronics and the existing load board so no rework is necessary to implement the user's current test programs and performance boards.

2.9.4 Displays/Indicators

Each test station has sufficient controls/indicators to display the following information: (see Figure 2-24)

Controls

- START Initiates program execution
- RESET Stops program execution; resets the program, tester displays and registers
- MANUAL Initiates Manual Mode in which (MAN) one tester statement or instruction is executed each time the station START pushbutton is pressed

ADVANCE When in MANUAL mode, this (ADV) switch initiates START pulse at a repetition rate of three per second

Indicators

ON LINE Indicates that particular station is enabled and has control.

DC PASS/ Indicates results of DC tests FAIL

DYNAMIC Indicate results of functional PASS/FAILtests.

END OF Indicates end of test execution. TEST (E.O.T.)

EXTER- Indicates contents of the ten least NAL significant bits of the external INTER interface register. FACE REG. (EIR)

POWER Indicates when station and FAIL controller power is on. Flashes if a power failure occurs in any of the controller power supplies.




2.10 SEQUENCE PROCESSOR (SPM) FOR SEQUENTIAL DEVICES

The Sequence Processor meets a large number of key requirements for testing modern complex devices and anticipates the needs for testing microprocessors, communications, and other devices which are evolving. The Sentry Sequence Processor provides enhanced capabilities for testing devices that require flexible input/output control of individual pins, long functional test patterns and sequences, high speed, and an absence of data breaks.

The ability to execute a large number of commands at a full 10MHz data rate reduces the amount and hence cost of high speed memory required and greatly eases the quantity and cost of programming.

Local Memory is already capable of operating at up to a 10MHz rate and of storing 4096 120-bit patterns of functional test and compare data. The Sequence Processor augments the Sentry High-Speed Local Memory by adding a control word to the Local Memory functional data word for memory address control, I/O control, and mask control.

Physically, the Sequence Processor is a multiprocessor with a high-speed TTL microcode store. The microcode store contains up to 4096 words of 16-bit microcode, and the multiprocessor has two other main sections: the address control section and the timing section.

The large number of Sequence Processor options for real-time control of I/O definition, masking, and timing eases application to different device classes; devices having wide I/O buses and variable I/O groups may be handled as easily as devices having fixed pin assignments.

The address control and timing sections of the Sequence Processor fetch and interpret the microcode command from Local Memory at the same time as a 120-pin wide filed of functional and compare data is fetched from the Local Memory's functional data store.

2.10.1 Microcode Commands to Modify Test Pattern Sequence

Microcode commands allow efficient re-use and modification of data already in local memory. Ordinarily, functional testing proceeds by reading sequentially all local memory words from a start address to a last address. This sequential test execution may be altered by the following microcode commands:

Clock Burst. A clock burst is basically a loop confined to one pattern at one memory location; this pattern is repeated a specified number of times. If the DUT requires repetitive data in its test sequence, the clock burst command is used. (SET FC n, where n is the number of times the test pattern is repeated.) Each functional pattern can be repeated up to 4096 times, and each clock burst is variable in count from one SET FC to the next.

Subroutine Call. Set F....-LCALL sub, where sub is the name of a subroutine, allows you to branch out of sequential order to a subroutine.

Subroutine Definition and Loop Count.

Use of the subroutine loop is largely for execution of often-used sequences. Looping on a group of patterns is allowed in a subroutine loop and the loop will be traversed until the loop count is exhausted before the subroutine return is taken. A subroutine loop can be called from any portion of local memory and can contain any other patterns or commands, including other subroutine calls. In fact, subroutines may call subroutines and nest up to 16 levels deep.

LSUBR sub NORMAL n; SET F \ldots , defines a subroutine called sub and says it is to be repeated n times; n can be 1 to 4096. (Normal indicates that this is a normal test, without match mode, continuous loop mode, sync mode, etc.)

The return address and loop count are stored in hardware push down stacks; thus, after completion of the requested number of subroutine loops, the tester returns to the next pattern in the sequence it was running before it branched to the subroutine.

Unconditional Jump. Unconditional jumps are a way of linking sequences in local memory. Because the jump-to location may be changed from the system CPU, the entire sequence may be reordered with one statement. In addition, jumps may be inserted under keyboard controls to allow looping for debug purposes. (SET F \dots -- LGOTO label, where label is a local memory location.)

2.10.2 Microcode Commands to Modify Registers

Register load commands are part of the Sequence Processor for on-the-fly reassignment of pin I/O definitions, care/don't care masking, and pin timing.

Input/Output Definition. There are two I/O definition registers, DA and DB, which allow for changing the Input/Output definition of any DUT pin. Ordinarily, DA and DB are preloaded by the system computer and selected on-the-fly by two extra control channels in Local Memory.

With the Sequence Processor, these registers may be controlled by using the function data field of Local Memory to load the I/O registers in response to a microcode command. LSET DA/DB.... is the microcode command to change DA or DB on-the-fly. In addition to selecting DA or DB on-the-fly, the program can modify DA or DB at a 10 MHz rate (subject to cycle steal).

Care/Don't Care Masking Registers, MA and MB, can also be modified on-the-fly with microcode command LSET MA/MB (subject to cycle steal).

Waveform Control. The commands LSET XOR, LSET RZ, and LSET STROBE change the Exclusive-or, Return-to-zero, and strobe select registers on-the-fly. Because these functions are not pipelined (see Section 2.2.7) some care must be exercised in useage.

Pin Timing. The command LCGEN TGn allows reassignment of timing generators to pins on-the-fly. As with LSET XOR, this function is not pipelined and special rules apply.

2.10.3 Microcode Commands to Modify Testing

There are occasions when local memory data must be changed before it can be re-used. For this purpose, the multiprocessor uses its local memory alteration commands in conjunction with the system's invert functional data register. This invert register can invert functional data on a pin-by-pin basis. The invert register can be set on-the-fly by LSET. Changes to the invert register can be done simultaneously with a subroutine call, thus causing the subroutine to produce different patterns each time it's called. In fact, the invert register may even be changed within the called subroutine. LSET IX changes the invert register and executes a test; LSET IX may have a subroutine call (LCALL) attached to it.

2.10.4 Microcode Commands to Modify Local Memory

CONTINUOUS LOOP MODE

There are two Sequence Processor instructions which put the system in a continuous loop; either instruction will inhibit all fails. LSUBR sub CONTIN n defines the start address of the continuous subroutine sub. When the loop count n is exhausted and ENABLE TEST MOMENT has been executed, address control returns to the calling address plus one. With SET FC CONTIN, the F pattern is repeated continuously until the execution of ENABLE TEST MOMENT, which will then advance the local memory to the current address plus one.

While in the loop, the mainframe can write words in local memory; continuous loop mode allows alteration of Local Memory from the CPU memory without stopping Local Memory. When continuous loop mode is entered, a hardware function causes the start-up of the DMA channel from CPU memory, and alteration of Local Memory proceeds. This form of local memory alteration causes no timing disturbance in the test since testing is going on continuously during alteration.

Continuous Loop Mode is also beneficial to the user doing manual analysis.

2.10.5 Conditional Jump (Match)

A form of conditional branch or branch on match is appropriate when the device being tested cannot be initialized and legitimate testing can begin only when a particular output pattern or group of patterns appears. For example, the leading or trailing edge of some signal or a particular bit sequence must be found before testing can begin. In Match Mode, testing continues until the desired condition is found.

A match is defined as a test or a series of tests whose result matches an expected pattern.

With the Sequence Processor, matching may be done in any loop, either clock burst or subroutine. Thus it is possible to test devices which require repeated matching or which receive a certain input sequence during match.

In any type of match search, should the match not occur within the programmed loop count of the burst or subroutine, a hardware fail interrupt will be forced since the device is presumed inoperative.

Regular Match and Alternate Match. LSUBR sub MATCH n defines the start of a match subroutine. A match within the subroutine will cause a branch to the calling address plus one. If the expected pattern or patterns cannot be matched within the loop count n, the local memory controller will cause a hardware trip and set the fail flag.

SET FC MATCH n seeks a match by repeating the same F pattern to the DUT; n serves as a burst count beyond which the test sequence is terminated and fail interrupt is set. Upon a successful match, local memory address will advance to the next location.

With regular match mode, the test rate can be programmed up to 1.25 MHz. Alternate match mode can be done at the maximum speed of the machine (10 MHz) except that branching always lags the successful match by six extra cycles.

Sequential Match. A sequential match is defined by a desired pass/fail sequence. The Sequence Processor's match-to-a-sequence capability allows it to find leading or trailing edges without ambiguity and to find pulses of specified widths. SET Q XXXXXXXXXX is used in conjunction with the ENABLE TEST MATCH/AMATCH statement to search for a sequential match on a pass/fail pattern. The "search pins" enabled are defined by one of the mask registers. The pass/fail data is transferred after each test from the C register into the C-save register. When a match is found, the contents of C-save match the contents of the Q register and control is passed to the subroutine calling address plus one or the FC+1. The sequential match mode is reset when a sequential match occurs or by a SET Q 0.

IGNORE FAIL BY COUNT AND DATALOG

To create a full picture of device characteristics and failures, the Sequence Processor has ignore failure commands, commands that allow testing to continue after a failure. The count of failures to be datalogged can be up to 8,388,609.

DATALOG FCT m COUNT STATXX enables the datalogger to log failures until m+1 is exhausted or the test ends. Use of the DATALOGGER and the FACTOR command SET IFAIL N together allows the user to specify whether datalogging is to begin at a specific memory location, at a test sequence start location, after a specific number of local memory tests, or at the first local memory test.

Failures can be logged by local memory location number or by test sequence number. Because of the numerous opportunities to reuse Local Memory locations, the capture of fail information must receive special treatment; a failure at a particular memory location may not be of significance in itself. Therefore, provision has been made to log not only the memory location of a fail, but also the total test count since the initiation of the functional sequence. This feature allows the failure always to be pinpointed, even though it is deep within a complex sequence.

2.10.6 Manual Analysis With the Sequence Processor

Manual analysis is a software program that enhances the user's ability to debug his test plan with maximum efficiency.

SYNC ON N COUNT generates a sync pulse at the Nth test of a sequence. N must be between 0 and 37777777B. Under Manual Analysis, the user has the ability to read and write the following SPM registers:

Start Register (SA) Return Address Register (RA) Clock Burst Count (FC) Loop Count Stack (LCS) Loop Counter (LC) Stack Address (STAM) Ignore Fail Register #2 (IF2)

2.10.7 Sequence Processor Diagnostic (SPDG)

The diagnositc package supplied with each Sequence Processor Module is a system of assembly language and FACTOR programs to test all functions of the SPM. SPDG assumes that TVFY, the Sentry system diagnostic, has been successfully run.

SPDG is divided into nine tests. The operator may pause or loop on each or any detected error inside a test. At the completion of each test, a message is output to inform the operator whether the test passed or failed.

The first test checks for correct local memory terminations.

The second test contains six subtests to verify individual local memory commands; each of these subtests are run in both internal and external clock mode.

The third test, the clock burst test, causes local memory to execute a SET FC command and verifies the time to execute the command.

The fourth test causes the local memory processor to execute a program that nests 16 levels deep and exits on an error. When it exits, the contents of the stack, loop counter, and stack pointer are verified. If the results are correct, all ones, all zeroes, and two checkerboard patterns are flushed through the stack and loop stack.

The fifth test verifies loop entry and exit timing by causing local memory to execute a program that nests 16 levels and terminates normally. When the program terminates, a timer value is checked.

The sixth test verifies escape from continuous loop mode via the enable test momentary command. The test also verifies escape from a continuous clock burst. The seventh test modifies local memory while the local memory processor is executing a continuous loop and verifies the contents of local memory upon termination.

The eighth test causes a series of clock burst commands to be executed in match mode with only the last one causing a match. At termination. the time and termination address are checked. A match loop is executed next and the termination address Finally, a sequential match is checked. checked in normal and alternate mode. This test is run in internal sync mode and then in external sync mode.

The ninth test attempts to force errors by executing sequences of commands in XOR, MUX, IMASK, and AMATCH modes. Match mode is used with clock bursts, match loops, and sequential match loops. Inside these loops, the masks and I/O pin definitions are changed.



Figure 2-25 Sequence Processor and Pattern Processor with Local Memory & Pipeline

2.11 PATTERN PROCESSOR (PPM) FOR MEMORIES

The Sentry Pattern Processor was developed for evaluating large-scale memory chips with competitive cell patterns that must be fully verified and where each individual cell must be verified.

The Pattern Processor with the Sentry enables a memory device (RAM, ROM, shift register) to undergo pattern testing of its memory matrix, parametric testing of its DC characteristics, and additional functional testing from local memory all in one test sequence.

Physically, the Pattern Processor is a microprocessor. It has three high-speed ECL RAMs and six X-Y-coordinate registers. It works in conjunction with the Sentry Local Memory and fits into the testing pipeline.

The user controls and directs the Pattern Processor with microprograms. Each microprogram is accessed and executed from a FACTOR program (much like subroutines are called, except microprograms execute faster and more efficiently). Because the microprograms are separate, name modules, the same microprogram can be called from several FACTOR programs for efficient use of system resources.

Utility programs like CREATE, DELETE, EDIT, and FDUMP (all part of DOPSY utility software) simplify microprogram creation for the user.

Even though microprograms are initially stored on the disc, they are accessible quickly because up to ten microprogram modules may be stored in the FST-2 core memory and quickly transferred via DMA to the Pattern Processor when needed.

The user writes microprograms with three types of programming instructions:

Assembler Directives Definition Instructions Microinstructions

2.11.1 Assembler Directives

Assembler Directives give the Pattern Processor Assembler information for converting a source microprogram into a microprocessor executable program.

Directive

		•
Mn	emon	10
TATE	Chion	

Define an address generator block	AGEN
Define a data generator block	DGEN
Define the end of program file	END
Define the start of a program	
module	PGMID

2.11.2 Definition Instructions

Definition instructions are used to initialize the registers which are used to perform pattern testing; the instructions provide the set-up information necessary for execution of the microprogram.

Instruction	Mnemonic			
Load Hold Register pair	HLDm	(Xm), (Ym)		
Load Delta Register pair	DELm	(Xm), (Ym)		
Load Maximum Register	MAX	(XMAX), (YMAX)		
Load Refresh Count Register	RFC	integer		
Load Chip Select	CSEL	integer		
Load Storage Address Register	ORG	integer		
Load Shift Data Register	SHFD	integer		
Load Data RAM	DATA	n1,n2,n3,n4		
Load Topological RAM	TOPO	(X),(Y)		
Load Mask for X coordinate	MASKX	integer		
Load Mask for Y coordinate	MASKY	integer		
Disable/Enable Data Extension	DEX	0/1		

The Pattern Processor has ten registers for X and Y. Three holding registers are for the initial X- and Y-values, (three values each). Three delta registers contain the amount by which X and Y are to be incremented or decremented. One limit register holds the maximum X and Y values, the values that define the size of the memory under test. Three index registers are the working registers for X and Y values.

2.11.3 Microinstructions

There are two types of microinstructions: address generation and data generation. The Pattern Processor's highspeed ECL Control RAM stores these microinstructions, and each 44-bit word in the Control RAM is either an address generator word or a data generator word.

ADDRESS SEQUENCE



Figure 2–26 Major Attributes of a Memory Test Pattern

The microword eliminates pattern generation overhead, and the result is decreased test time and increased throughput, fewer program steps and lower programming costs, and pattern generation flexibility.

The Control Ram is 64 words long, and microprograms big enough to handle today's memories take but half of the microprogram space available in the Control RAM. The PPM can handle a memory with up to 16 8X,8Y address lines, 18 data in lines, 18 data out lines, a read control, a write control, 3 power supplies, and four chip select lines at a 100ns cycle time (10 MHz test rate).

ADDRESS GENERATION

Address generation instructions define and control the execution of a sequence pattern.

They update the coordinate registers, execute read-write operations on the memory under test, compare coordinate registers, and control the execution sequence by branching.

In a microword coded to generate an address one microword can perform 20 operations simultaneously: specifying a branch condition, a branch address, read, or write; enabling or disabling chip select; inverting data; incrementing, decrementing, or loading any one or all of the three pairs of X and Y registers; and determining which of the three pairs of X and Y registers is to be applied to the DUT and also to be used as the address from which the Data In and Data Out are generated.

Address generation flexibility comes, in part, from the Pattern Processor's six registers for storing X- and Y-coordinate values. The independence of the set of X-coordinates and the set of Y-coordinates from each other greatly simplifies programming arrayoriented patterns, and the three pairs of Xand Y-coordinate working registers greatly increase the addressing combinations in a pattern test sequence.

Patterns like the "Butterfly" are easily implemented on the Pattern Processor because of the independent X – and Y – addressing. In the Butterfly, each test cell is surrounded by a spiral address sequence. After traversing all X – and Y – address sequences, the test cell is moved typically along a diagonal.



Figure 2-27 Address Generation Registers in the Pattern Processor



Figure 2-28 The "Butterfly" Pattern, Showing the First 16 Address Transitions

The following address generator instructions directly control the X-Y register values:

Instruction	Mnemonic		
Increment index register by	INC	Xm	
delta value	INC	Ym	
Decrement index register by	DEC	Xm	
delta value	DEC	Ym	
Load index register with	L	Xm	
holding value	L	Ym	

Address generation flexibility can also be seen clearly in the read-write operations.

For instance, W writes a data pattern into a cell of the memory under test. The location of this cell is indicated by the coordinate values (Xm, Yn) in the working registers. WI writes the binary complement of a data pattern into the cell indicated by the coordinate values in the working registers. Not only can the user write the binary complement of the data pattern, he can also write into the location defined by the binary complement of the X- and Y-values (-Xm, -Yn) in the working registers.

Instruction	Mnemonic		
Write	W	±Xm, ±Yn	
Write Invert	WI	±Xm, ±Yn	
Read	R	±Xm, ±Yn	
Read-Modify-Write	RW	±Xm, ±Yn	
Read-Modify-Write Invert	RWI	±Xm, ±Yn	
Operate	OP	±Xm, ±Yn	
Operate Invert	OPI	±Xm, ±Yn	

Split-cycle timing allows intermixed read, write, and read-modify-write cycles without timing compromise. Split-cycle timing lets the system user test read cycles to stringent limits. ENABLE SPLIT is a FACTOR statement that enables tests to be executed at the APERIOD (Alternate Test Rate) during the read cycle. This alternate test rate can be 100 nsec to 40 msec. The alternate timing generator (ATG4) is used with the alternate test rate during non-write cycles.

The capability to split test rate and pulse width between read and write test cycles – i.e., to use different values – enables the user to test memories with different read and write cycle times without trying the test to the longer cycle. Moreover, cycle splitting is done on-the-fly.

In conjunction with register changing and binary complement capabilities, address generator words also are capable of comparisons, branching, chip selection, and programmable refresh.

Instruction	Mnemonic		
Compare Equal (fld1)=(fld2)	CE	fld1,fld2	
Compare Greater than (fld1)>(fld2)	CG	fld1,fld2	
Disable/Enable Chip Select	CHPS	0/1	
Disable/Enable Refresh	RFEN	0/1	

CE and CG compare the contents of one register to another. If equal, CE sets a hardware indicator to "true." If the first is greater than the second, CG sets a hardware indicator to "true." These "trues" could trigger a branch to elsewhere in the program.

CHPS enables or disables chip selection; when enabled, memory testing is confined to memory devices with the proper chip select combination.

Asynchronous/Synchronous Refresh Timing.

The size of the refresh interval is set by a definition instruction as a multiple of 10 usec and can be set from 10 usec to 650 msec. The refresh counter counts asynchronously with the test rate. The pattern program proceeds in its own sequence until a refresh interrupt occurs at which time a programmed refresh pattern sequence may be executed. RFEN enables or disables the programmable refresh interrupt. When enabled, refresh is allowed at any point in the pattern. A

synchronous refresh may be simply programmed and executed at the desired time by using a subroutine call.

TOPOLOGICAL SCRAMBLER

The second RAM in the Pattern Processor is the 256 words by 16 bits Topological RAM. For memories where device pin order and array location aren't one-for-one, the Topological RAM stores address scrambling data to make your test sequences what you want them to be; i.e., the Topological RAM translates a generated address to the actual geometrical address on the DUT. The Topological RAM is loaded via TOPO X-data, Ydata where x- and y-data are positive values and less than 377 (octal). To use the Topological Scrambler (RAM), the simple instruction SCRM 1 enables and starts the Note that, even though data patprocess. terns are generated as a function of address, they are independent of the initial address sequence and, thus, the user can scramble the x- and y-coordinates and leave the patterns intact.

DATA GENERATION

Data generation instructions are used to define and select data patterns in one of three ways:

- Selecting one of 15 different data equations without requiring software intervention.
- Using the Data RAM for logic combinations of selected data equations
- Using the Shift Data Register in repeating mode or to generate pseudo-random data.

Data Equations. There are four sets (from 0 to 3) of hardwired data equations in the Pattern Processor. The user can select a data equation (DE) or a data equation with its outcome inverted to its binary complement value (IDE). The basic equations selectable under program control are shown in Figure 2-34.

Each set corresponds to one of the four primary data channels to the memory under test (via the pipeline). If, for example, the user is testing a 256×4 memory, he can program a different data pattern into each of the four channels of the memory under test. (Figure 2-29.)



Figure 2-29 Generation and Selection of Data Equations

Logic Combinations of Data Equations.

The Pattern Processor Data RAM extends the basic data generator by providing the capability of making any logic combination of the basic equations listed in the preceding table.

For example, the equation $X = X_2$ represents a single row bar at the programmed value of X_2 . The equation $X = X_3$ represents a single row bar at the programmed value of X_3 . (Note that both X_2 and X_3 are changeable under program control at test speeds without breaks in testing.) With the Data RAM, the user can program the equation $(X = X_2) + (X = X_3)$ which is a double row bar.

Combinations of up to four logic equations can be accomplished with the Data RAM; i.e., combinations like (Equation 1) + (Equation 2) • (Equation 3) + (Equation 4).

The Data RAM is implemented with four 16word by 4-bit memories that are user-programmed to create the desired logic combinations. Programming is accomplished via a definition instruction: DATA (n1),(n2), (n3),(n4) where n1, n2, n3, and n4 are four-bit octal numbers that load into the respective 16×4 bit RAM memories. To load the Data RAM, an ORG statement positions the Storage Address Register to the desired word in the RAM; DRAM enables access to the Data RAM; and the RMUX instruction specifies which of the four-bit patterns is desired.

Use of the Shift Data Register allows deviations from the hardwired data equations. Data generation via the Shift Data Register provides repeating or pseudo-random patterns.

LSHFT 1 enables the Shift Register. If, with the RNDM instruction, the user selects operation mode 0, the shifter generates data that repeats every 16 cycles. This is done by the end-around shift of the contents of the 16-bit shift register with each bit being shifted one place from lowest to highest order bit.

If the user selects RNDM mode 1, the shifter generates pseudo-random data that repeats every 2^{10} -1 cycles. Each bit is shifted one place as before. Then Bit 0 is inverted and Exclusive-ORed with Bit 15. The resulting binary value is held as reserve to be shifted into the lowest order bit for the next data pattern generation.

BRANCH INSTRUCTIONS

Branch instructions alter the execution sequence of the microprogram loaded into the Control RAM. They can be part of either an address or a data generator word and give the user even greater flexibility in altering test sequences and patterns.

Instruction	Mnemonic	
Branch on True Branch on Not-True Branch and save return With BSR, the current Control RAM address plus one is saved in the Return Address register; then an unconditional branch is executed to the location speci- fied in the instruction.	BT BNT BSR	label label label
Branch return Branch unconditional Branch on FLAG	BRT BRU BOF	label label label

2.11.4 Manual Analysis

Manual Analysis of the memory under test is facilitated by five key commands: PAUSE, STOP, LOOP, READ, and WRITE.

STOP, in conjunction with PAUSE, stops testing within a specific microprogram at a particular location in the Control RAM.

The LOOP command allows looping between address 0 of the Control RAM and the address specified in the loop command.

READ allows the specified tester hardware register to be read and displayed immediately or at the next station pause. WRITE causes the tester hardware register specified to have the data written into it immediately or on the next station pause.

2.11.5 Datalogging

The DATALOG command collects and reports memory failures in the memory under test.

/. DATALOG FCT m COUNT STATXX

Where m is the additional number of failures (besides the very first one) to be datalogged and where COUNT specifies that failures are datalogged by the test count of the tests that failed (rather than by datalogging failures by the local memory addresses at which the failures occurred); m can be as large as 8 million.

The printout for memory failures includes the statement number which initiated PPM operation; the test count of the test that failed; the X-coordinate value of the failure location in memory under test; the Y-coordinate value of the failure data in binary; the failure location; the failure data in binary; the expected data in binary; the function (type of test executed) that caused the failure (R or RW); and the value of the chip select enabled.

2.11.6 Pattern Processor Diagnostic (PPOD)

The diagnostic package supplied with each Pattern Processor is composed of eight subprograms to verify the Pattern Processor. Execution of PPOD assumes that the system has passed all tests in TVFY, the Sentry system diagnostic package. The user can use PPOD three ways:

- Auto-execution of the entire verification with a printed system status.
- Individual-execution of each sub-program.
- Burn-in/repeated execution of the entire verification sequence at a requested repetition rate.

Console switch options give the diagnostic user even greater control, allowing halting on failures, cycling current tests, even walking through the sub-program step-by-step.

FUNCTIONAL PPOD SUB-PROGRAMS

- Register read/write test
- Control RAM memory test, including: RAM counter increment test, RAM reset test, Read/write test, and Walking 1 test (address Test).

- Address generator test, including: Stop address test, Index data transfer test, Index delta transfer test, Index compare/branch test, and Subroutine/flag branch test.
- Data generator test, including: Checkerboard walk test and Chip select and X/Y mask test.
- Data out test
- Alternate TG4/Period delay and width test
- Topological RAM memory test, including: RAM Counter Increment Test, RAM Reset Test, Read/Write Test, and Address Test
- Data RAM memory test, including: RAM Counter Increment Test, RAM Reset Test, Read/Write Test, and Address Test

Select-Number	DE0	DE1	DE2	DE3	1	
0	(X Parity) XPAR	(Y Parity) YPAR	(Diagonal) X=Y	(Checkerbo X=Y	bard) L	
1	(Diagonal) X=Y	(Diagonal) X=Y	X=X2	(Row Bar) X=X	2L	
2	(Spiral) X=Y+X2	X=X2	Y=Y2	(Column B Y=Y	ar) 2L	
3	X=X2	X=X3	SHIFT2	SHIF	тз	
4	X=X3	Y=Y2				
5	Y=Y2	Y=Y3				
6	Y=Y3	0				
7	(All Zeros) 0	SHIFT1				
8	(Y Parity) YPAR					
9	(Checkerboard) X=YL	Data G	DEn	Mnemonic		
10	(Row Bars) X=X2L	Invert Data Equations DEll Invert Data Equations IDEn Select subfield in Data RAM RMUX Enable/Disable Data Shifter LSHFT Enable/Disable Random Mode RNDM Enable/Disable Data RAM DRAM			select-number integer (0 to 3)	
11	(Column Bars) Y=Y2L				1/0 1/0 1/0	
12	(Row Bars) X=X3L	Enable/Disa Reset Hardy No (Null) o	1/0			
13	(Column Bars) Y=Y3L	Halt and branch to own address HALT				
14	(One Pattern) (X=X2) • (Y=Y2)	NOTE: The	e X and Y are the work neans that the least sigr	ing registers. iificant bit o	f the	
15	(Random Pattern) SHIFT0	woi sigr	rking register is compar nificant bit of the speci	ed to the lea fied register.	ist	

Figure 2-30 Data Equations

TESTER PIN ASSIGNMENTS (FIXED)

Tes Pin Fu	ter nction	Pi	Tester n Funct	ion
1	хо	31	D14	(=0)
2	X1	32	DO4	(=0)
3	X2	33	D15	(=1)
4	Х3	34	DO5	(=1)
5	X4	35	D16	(=2)
6	X5	36	DO6	(=2)
7	X6	37	D17	(=3)
8	X7	38	D07	(=3)
9	Write (selects test rate and	39	D18	(=0)
	timing generator)			
10	Read	40	D08	(=0)
11	D10	41	D19	(=1)
12	DO0	42	DO9	(=1)
13	DI1	43	Spare	
14	DO1	44	Spare	
15	CS1	45	DI10	(=2)
16	YO	46	DO10	(=2)
17	Y1	47	DI11	(=3)
18	Y2	48	D011	(=3)
19	Y3	49	DI12	(=0)
20	Y4	50	D012	(=0)
21	Y5	51	DI13	(=1)
22	Y6	52	D013	(=1)
23	Y7	53	DI14	(=2)
24	CS2	54	DO14	(=2)
25	CS3	55	DI15	(=3)
26	CS4	56	DO15	(=3)
27	D12	57	DI16	(=0)
28	DO2	58	DO16	(=0)
29	DI3	59	DI17	(=1)
30	DO3	60	DO17	(=1)



Figure 2-31 PPM Pin Assignments

SECTION III

SYSTEM SOFTWARE

3.0 SOFTWARE

The Sentry VIII Test System is available with either the Revision 11 software or the MASTR software. Revision 11 software is a single task oriented software that allows the user to either use the FST-2 CPU as the supervisor and controller for the test station or use the FST-2 CPU for overhead functions such as compiling, editing or file management. This version supports the Sentry VII Test System.

MASTR software allows the FST-2 to perform in a multitask environment such as test station management while compiling users programs. This foreground-background mode of operation reduces tester overhead costs by a great amount.

3.1 REVISION 11 SOFTWARE

Systems software is the internal set of resident programs and procedures. The Revision 11 system software is disc-resident until the desired routine is called automatically or by the operator from the control console (the Prime Input Device at that time).

Systems software is used by the central processor to control the system hardware elements and associated peripherals, the test program sequences, the test data, and the files themselves.

Information flow between the major system elements is illustrated in Figure 3-1. In addition to the standard peripherals, a Communication Link and General Purpose Instrument Port are in the software drivers. The General Purpose Instrument Port is compatible with the IEEE/488 - 1975 Standard Digital Interface for Programmable Instruments. Sentry utility software provides a convenient means for programming up to 14 instruments.

The Communications Link is RS232C Compatible with Baud Rates up to 9600. The Sentry System Software is designed using a Message and Line Protocol including error detection, which links the Sentry to the Fairchild INTEGRATOR host processor. The link may be either hardwired or connected via telecommunications equipment. Incorporation of this Communications Link allows the Sentry to Datalog to the INTEGRATOR as well as to utilize the mass storage of INTEGRATOR for up-load and down-load of test plans, source files and ALLINK files. For specific information related to the INTEGRATOR, refer to Fairchild's INTEGRATOR Product Description.

Through the use of Sentry system software, it is possible to load the system, perform various tests on the DUT, obtain go-no-go results, and to perform diagnostics. Test results may be printed out, transmitted to the INTEGRATOR, recorded on the disc memory or on magnetic tape, or displayed on a video keyboard terminal; or a combination of these, depending on the peripheral equipment selected for use.

Systems software is supplied as object material on 9-track 800 bpi magnetic tape with CPU and peripheral diagnostics in source and object on magnetic tape. Standard systems software is delivered as an integral part of each hardware system at no extra cost, and undergoes a complete verification by our field engineering staff upon system installation. Each software element has been written, debugged, and fully documented for ease of understanding and control.

The modularity of the systems architecture allows the user to expand his operating system as required to fit his test applications without changing the resident executive software. The test programs are automatically relocated and packed in memory and disc as they are entered or deleted, so the operator does not need to assign memory locations or keep a directory on what is in memory or on disc.



Figure 3–1 System Information Flow

3.1.1 Data Management Routines

The Sentry software provides the capability for fully debugged data management operations. A full range of arithmetic computation routines are possible with the Sentry. The computer can manipulate that data to produce histograms (including maximum, minimum, mean, standard deviation), floating point calculation, wafer mapping, Boolean expressions, etc. This provides instant data analysis capability so that changes can readily be assimilated by the test or evaluation engineer for immediate response or action while normal testing continues. Additional datalog features include dynamic datalog for collecting multiple fail responses on dynamic devices; selection of the desired data on a pass/fail per test, per device or per nth device basis; datalog to any I/O device including VKT, line printer, magnetic tape, Integrator. The Sentry FACTOR programming language permits, by its structure, enhancements or the addition of special features to the already extensive datalog capabilities.

Programming the Sentry is in an English-like language similar to FORTRAN or Algol-60. The Sentry language is called FACTOR (Fairchild Algorithmic **Compiler-Tester** ORiented). FACTOR provides two basic types of statements: (1) arithmetic and logical control statements, such as those which normally comprise procedural languages; (2) test control statements which set up and execute functional/parameter tests. The Sentry compiler assists the programmer in the development of his FACTOR test program by indicating syntax errors committed, the entry of overlong statements, etc. programming time is Thus, minimized because the effort is focused on the actual testing rather than on "grammatical" errors. Assembly language programs can be used also with the Sentry to minimize test program core usage and overhead time; users of the Sentry can be trained in Assembly Language programming and can either write their own programs or work with Fairchild Systems in program development.

3.1.2 DOPSY

With Revision 11, two operating systems, supplied with the system, must be resident in the disc memory before actual device testing can be performed: DOPSY (the Disc Operating System) and TOPSY (the Tester Operating System).

DOPSY is a programming system that consists of an assembler, compiler, diagnostic, file system, system loader, and extensive library routines that operate under the control of a DOPSY Monitor. In other words, DOPSY facilitates job control, loading, core allocation and input /output functions. DOPSY organization is shown in Figure 3-2.



Figure 3-2. DOPSY Organization

The majority of core memory used by DOPSY for maintaining the disc and file processing are available to the users. Figure 3-3 illustrates how space is allocated on the disc. Of the five areas on the disc, only the first two - the core buffer and the skeleton monitor - are fixed in size.



Figure 3–3 Disc Sector Allocations

The kinds of files that the system processes are called STRING, DATA, OBJECT, and COREIMAGE.

STRING files may be generated with CREATE or EDIT programs. STRING files are used as input to the compiler, assembler, and as control procedures.

COREIMAGE files are formed from one or more OBJECT files via the CREATE operation. These files, as the name implies, are an image of core memory for quick loading and execution. Figure 3-4 illustrates core memory allocation when the DOPSY monitor is in core. User programs may use all of core from octal location 220 to octal location 37777. "Core" refers to the main CPU memory which is not necessarily a magnetic type.

DATA files are FACTOR test program files generated by compiling a STRING file. These files contain data which is directly executed by the tester and interpretive data which is executed by TOPSY.





3.1.3 TOPSY

TOPSY is designed to aid the user's interactions with the test system and to supplement the capabilities of the hardware. TOPSY is a programming system comprised of a Command Processor, Arithmetic Statement Processor. Interpreter, Datalogger, and Manual Analysis that operate under the control of the TOPSY Monitor. A compiler translates FACTOR programs to a code in a format executable by TOPSY. The TOPSY Monitor analyzes the user test plan instruction-by-instruction, calls the routines necessary for execution of the program instructions, and initiates the Direct Memory Transfer.

Effective management of CPU memory resource is required to maximize test system throughput (Devices Tested per Second). TOPSY is organized such that it accesses FACTOR DATA files from Disc only when necessary - thus minimizing data transfer times. The memory management algorithm automatically determines available memory size and adjusts its paging scheme (if paging is required) optimally. This allows the User to optionally add CPU memory as dictated by throughput requirements without any changes to his FACTOR or system programs - providing total growth compatibility.

Figure 3-5 shows TOPSY mode memory allocation. To enhance memory management, Utility Programs (ALLINK's) can reside in the FILE storage area.



Figure 3–5 TOPSY Mode Memory Allocation

TOPSY is capable of multiplexing four test stations in an ordered sequence (1D, 1C, 1B, 1A). Manual, monitor, or automatic operation can be independently exercised at each test station/head. To maximize efficiency from a system viewpoint, control is given to the next station in sequence whenever TOPSY cannot continue to execute the presently active test sequence; i.e., a pause, end of test or terminal error.

3.1.4 Revision 11 Utility Software

Utility Software packages and routines are available to the Sentry user on magnetic tape media. The standard utility programs are listed below and are included with each Sentry VIII system.

LMLOAD. Transfers functional test data patterns between local memory and disc files at run time and greatly reduces compile time.

LMMOD. Allows modification of local memory FDATA via 'EXEC' statements in the FACTOR program.

LMIO. A program designed to speed test program development and debugging by allowing functional test data to be transferred between local memory and a variety of output devices. Execution is accomplished in an interactive mode via the video keyboard and allows the user to repetitively access any section of local memory.

LPLF. Allows the FACTOR program to position the line printer paper by 'EXEC' commands.

PSCAN. Enables the FACTOR programmer or user, in manual analysis, to obtain a complete listing of the status of each tester pin at any location in the test program. This listing may be presented on the VKT or the line printer.

DLREG. Allows reading and logging of tester F DATA and formatting register contents to VKT or LP at any step in a local memory pattern.

SPLOT. Automatically outputs an X-Y axis plot on the VKT or line printer upon the command of the FACTOR Program or by manual analysis commands. The plots can consist of timing and/or voltage Deltas vs DCT or Functional Pass/Fails.

XGRAPH. Allows test results and other data to be plotted graphically on either the line printer on the video display unit. Among the functions supported by XGRAPH are: Shmoo plots, Composite Shmoo plots, X-Y plots, Bar Graphs.

TTIME. Allows the FACTOR program to insert timing measurements into this test program by simple 'EXEC' statements.

IBUS. Allows instruments which meet the IEEE/488-1975 'standard digital interface for

programmable instruments' to be controlled from within a Factor program.

FCOMP. A file compare routine which provides the user with the capability of comparing two disc files.

LISTC. Provides the user with the capability of listing cards, including monitor commands on the printer.

CRDTAP. Provides the capability of writing data from cards to magnetic tape, one card (20 words) per block. The resulting tape will be in a format acceptable to the FST-1 Assembler and DOPSY as standard input.

TAPLP. Reads one record at a time from the magnetic tape and prints the records on the line printer.

XMIT. Transmits the contents of the VKT screen at time of execution to the line printer. This permits convenient hard copy documentation of messages and other dialog between the operator and the system for communication to programmers and system maintenance personnel.

FINDJOB. Enables the user to search the directory for a specified file to find out which job it is stored under or if it on the disc. When no file is specified it will return the current job number.

DELJOB. Provides the capability of deleting all files under a specific job (except the system job) at one time without having to use the system DELETE command directive for each file. It also provides the capability of deleting specific file types from all jobs or a specific job (always excepting the system job).

EDIT. Allows editing of any string files in disc memory or the combining of two or more string files. Only string files may be edited. The editor program copies the requested string file into working storage, under control of operator entered editor directives. After editing is complete, the new file is in working storage, and may be added to the disc memory permanent file. The old file is still on disc and has not been changed.

PATCH. May be used to examine or modify files on the disc. The user first opens the file PATCH, and then may "read" or "write" words of the file. PATCH may also be used to add or subtract octal and decimal values.

BMT. BMT (Block Magnetic Tape) is a Utility for moving files between disc and tape. It is appoximately 20 times more efficient, both in time and in amount of tape used than FDUMP and CREATE. This is because it moves file in large blocks, rather than 1 card image at a time, and does not fill out card images to make them all 20 words.

TDX. A file management tool which utilizes BMT to transfer files between tape and disc. TDX functions by generating a DIF command file containing system BMT and VERIFY commands and then 'executing' the DIF file. This permits many files to be transferred by a single keyboard command and allows all files to be verified for correctness following a load back to disc. A TDX tape contains at least one directory which allows the tape's contents to be readily determined.

FETCH. Allows the user to load single files from a DBUP tape to the disc. This routine alleviates the need to load the entire DBUP tape thus saving the user great amounts of time.

INSERT. Reads a FACTOR string file and replaces each insert statement with the corresponding string file. On completion the new string file remains in working storage.

NOTE. Allows messages to be printed on an output device and allows operator control of the execution of DIF files.

LABEL. Permits user generated messages to be printed on the line printer or video display unit in a large block character type format. Applications include the prefixing of a program source listing with the program name or other pertinent data, or prefixing datalogged test results with pertinent identifying information. Messages may be up to 9 characters wide and may be continued on subsequent lines. **DEBUG.** A debugging aid that can be used in a variety of ways to aid a user in testing and debugging. DEBUG allows the user to display or change memory locations or registers, and to halt execution of an assembly language program at specific locations so that memory or registers may be examined or changed.

If the Sentry test system is equipped with the PPM, the following utility routines are included with the system software:

PPLOG. This is a specialized datalogger that produces a 'failmatrix' map of the RAM under test by the Pattern Processor Module.

PXLOG. This utility allows the operator to display the data patterns and execution sequence of a PPM program as the pattern is being executed.

If the Sentry test system is equipped with the optional Hardware Pattern Generator then the following utility routines are included with the system software.

PGLOG. Datalog failures in programs using the Hardware Pattern Generator (enabled or disabled during test), this supplementing the standard datalogging capability of the hardware.

SHPLOT. Automatically outputs an X-Y axis plot on the VKT or line printer upon the commands of the FACTOR program or by manual analysis when the Hardware Pattern Generator is in use. The plots can consist of timing and/or voltage deltas vs. DCT or functional pass/fails.

3.1.4.1 AVAILABLE REVISION 11 UTILITIES

A complete package of additional utility programs for the Sentry is available, or the programs maybe purchased separately as needed. For both simple and quick system usage, the user loads these routines to the system disc. This routines may be divided conveniently into two categories:

General Purpose Utilities FACTOR Enhancement

GENERAL PURPOSE UTILITIES

COPJOB. Copies files from disc to magnetic tape (self-loading) for efficient file transfer from system to system and reloads into disc without operator intervention or action.

COPBMT. Similar to COPJOB, but creates a fully blocked magnetic tape at approximately a 20:1 saving in tape use and time to read/write compared to COPJOB.

CHANGE. Edits string files by changing every occurrence of a given character string into any other given character string, thus speeding and simplifying, creating or altering new or existing FACTOR programs.

LMSAVE. Used with microprocessor test generation programs for transferring functional test data between local memory and disc files, converting floating point numbers to octal or hexadecimal, converting microprocessor opcodes to their mnemonics for printing on an output device.

ROMPAT. Given a ROM with know good outputs, this package generates a functional pattern for testing subsequent ROMs of the same type – with sequential, complementary, or random-address generation. Automatic function eliminates human error and saves engineering time.

ROMPONG. Executes a ping-pong type test on a ROM to test access times using a simple FACTOR calling sequence, thus greatly reducing programming time and effort.

RAMPAT. Generates N and N^2 functional test patterns for RAMs from an extensive library of patterns and shmoo plots with fail matrices for datalogging results. When used with LMTSF, it can generate patterns for inclusion in other test programs.

CSETF. An algorithmetic pattern generator of SET F data, it creates SET F data and writes it to disc for later use.

FACTOR ENHANCEMENTS

GLOBS. Extends the number of system global variables.

LOGREG. Reads and writes contents of long registers and logs them to the primary system output device (terminal or line printer).

FMTAP. Controls the magnetic tape unit from a FACTOR Program, including rewinding tape, skipping files (forward or backward), reading/writing large arrays, and writing EOF marks.

FST. Allows the programmer to graphically display on the line printer the F-DATA of up to 20 pin channels. This can be of the entire Local Memory Load if desired.

LMTSF. Creates a TASCII file from local memory SET F patterns by use of FACTOR commands.

CYCLE. A program debug aid which initiates a continuous Local Memory Loop between two user specified test vectors. An optional sync pin number and vector location may also by provided.

DATAIO. Allows I/O to the disc and to magtape in variable or fixed length records. For the disc, I/O may be done on files opened by the operator, by the program or the working storage.

3.2 MASTR SOFTWARE

3.2.1 MASTR

MASTR allows the Sentry VIII to perform in a foreground-background mode permitting the programmer to execute various compilation and editing functions in the background while the Sentry system is accomplishing device testing in the foreground.

MASTR systems software consists of resident programs and overlays. The monitor and test head driver being resident once the system is booted into memory. An overlay is an Assembly Language Program which is loaded into memory by operator commands via the video keyboard, and released from memory when the overlay is no longer required by the user. The system organization is illustrated in Figure 3-6. The software supports various peripheral configurations. It requires at least one program storage device; magnetic tape drive, Integrator or a disc, but programs may be stored on any of these media if the system is equipped with more than one storage device. Information flow through the peripherals is illustrated in Figure 3-7. In addition to the standard peripherals, a communications link and general purpose instrument port are included.

The General Purpose Instrument Port is compatible with the IEEE/488 - 1975 Standard Digital Inteface for Programmable Instruments. Sentry utility software provides a convenient means for programming up to 14 instruments.

The Communications Link is RS232C Compatible with Baud Rates up to 9600. The Sentry System Software is designed using a Message and Line Protocol including error detection, which links the Sentry to the Fairchild INTE-GRATOR host processor. The link may be either hardwired or connected via telecommunications equipment. Incorporation of this Communications Link allows the Sentry to Data Log to the INTEGRATOR as well as to utilize the mass storage of INTEGRATOR for up-load and down-load of test plans, source files and ALLINK files. For specific information related to the INTEGRATOR, refer to Fairchild's INTEGRATOR Product Description.

Through the use of Sentry system software, it is possible to load the system, perform various tests on the DUT, obtain go-no-go results, and to perform diagnostics. Test results may be printed out, recorded on the disc memory, CPU memory, on magnetic tape, INTEGRATOR or displayed on a video keyboard terminal; or a combination of these, depending on the peripheral equipment selected for use.

Systems software is supplied as object material on 9-track 800 bpi magnetic tape with CPU and peripheral diagnostics in source and object on magnetic tape.

Standard systems software is delivered as an integral part of each hardware system at no extra cost, and undergoes a complete verification by our field engineering staff upon system installation.



.

Figure 3-6 MASTR Operating System Program Map



Figure 3-7 Information Flow Through Peripherals for MASTR Operating System







Figure 3-9 Software Boundaries Under the MASTR Operating System

3.2.2 Data Management Routines

The MASTR software provides the capability for fully debugged data management operations. A full range of arithmetic computation routines are possible with the Sentry. The computer can manipulate that data to produce histograms (including maximum, minimum, mean, standard deviation), floating point calculation, wafer mapping, Boolean expressions, etc. This provides instant data analysis capability so that changes can readily be assimilated by the test or evaluation engineer for immediate response or action while normal testing continues.

Additional datalog features include datalog for collecting multiple fail responses on dynamic devices; selection of the desired data on a pass/fail per test, per device or per nth device basis; datalog to any I/O device including VKT, line printer, magnetic tape, INTEGRATOR. The Sentry FACTOR programming language permits, by its structure, enhancements or the addition of special features to the already extensive datalog capabilities.

Programming the Sentry is in an English-like language similar to FORTRAN or Algol-60, The Sentry language is called FACTOR (Fairchild Algorithmic Compiler-Tester ORient-FACTOR privides two basic types of ed). arithmetic and logical statements: (1)control statements, such as those which normally comprise procedural languages; (2) test control statements which set up and execute functional/parameter tests. The Sentry compiler assists the programmer in the development of this FACTOR test program by indicating syntax errors committed, the entry of overlong statements, etc. Thus, programming time is minimized because the effort is focused on the actual testing rather than on "grammatical" errors. Assembly Language Programs can be used also with the Sentry to minimize test program core usage and overhead time; users of the Sentry can be trained in Assembly Language programming and can either write their own programs or work with Fairchild Systems in program development.

3.2.3 MASTR UTILITY SOFTWARE

LMLOAD. Allows functional test data to be transferred between local memory and CPU memory files or disc at run time. Large bodies of SET F data may be executed from within a given test program without actually being present in the program source file, thus reducing compile time significantly and increasing ease of programming.

IBUS. Allows instruments which meet the IEE/488-1975 'standard digital interfaces for programmable instruments' to be controlled from within a FACTOR program.

LPLF. Allows the FACTOR program to position the line printer paper by 'EXEC' commands.

TTIME. Allows the FACTOR program to insert timing measurements into his test program by simple 'EXEC' statements.

SPLOT. Automatically outputs an X-Y axis plot on the VKT or line printer upon the command of the FACTOR program or by manual analysis commands. The plots can consist of timing and/or voltage Deltas vs. DCT or functional pass/fails.

XGRAPH. Allows test results and other data to be plotted graphically on either the line printer on the video display units. Among the functional supplied by XGRAPH are: Shmoo Plots, Composite Shmoo Plots, X-Y Plots, and BAR Graphs.

LMIO. A program designed to speed test program development and debugging by allowing functional test data to be transferred between local memory and a variety of output devices. Execution is accomplished in an interactive mode via the video keyboard and allows the user to repetitively access any section of Local Memory.

PSCAN. PSCAN enables the FACTOR programmer or user, in manual analysis to obtain a complete listing of the status of each tester pin at any location in the test program. This listing may be presented on the BKT or the line printer. In addition to the above listed software furnished with each Sentry system the following utility is included in the software if the Sentry is ordered with the optional pattern processor module.

PPLOG. This is a specialized datalogger that produces a 'Failmatrix' map of the RAM under test by the Pattern Processor Module.

XMIT. Transmits the contents of the VKT screen at time of execution to the line printer. This permits convenient hard copy documentation of messages and other dialog between the operator and the system for communication to programmers and system maintenance personnel.

EDIT. Allows editing of any string files in disc memory or the combing of two or more string files. Only string files may be edited. The editor program copies the requested string file into working storage, under control of operator entered editor directives. After editing is complete, the new file is in working storage, and may be added to the disc memory permanent file. The old file is still on disc and has not been changed.

3.2.3.1 AVAILABLE MASTR UTILITY SOFT-WARE

COMPLETE UTILITY PACKAGE

A complete package of additional utility programs for the Sentry is available, or the programs may be purchased separately as needed.

LMSAVE. Used with microprocessor test generation programs for transferring functional test data between local memory and disc files, converting floating point numbers to octal or hexadecimal, converting microprocessor opcodes to their mnemonics for printing on an output device.

VPLOT. Allows vector displays to be made at the VKT under EXEC VPLOT commands.

GLOBS. Extends the number of system global variables to 120 per station.

CYCLE. A program DEBUG aid which initiates a continuous Local Memory Loop between two user specified test vectors. An optional sync pin number and vector location may also be provided.

3.3 SUPPLEMENTAL SOFTWARE

3.3.1 Device Test Program Software

FST applications engineers generate programs and applications notes to assist you in the programming of especially difficult or tricky devices. Field applications engineers are available also to assist new customers in system use, generate test programs, application routines, explain new or special system features, and to generally assist you with troublesome device testing.

Device test programs currently in our catalogue library may be purchased, complete with the required performance board, device specification and system configuraton. The Applications Department will be glad to quote any devices which you may wish programmed.

Device programs available cover virtually every class of semiconductor in all current functional product types: bipolar MSI/SSI/LSI, MOS static or dynamic MSI/LSI (PMOS, NMOS, CMOS), memories (RAMs, ROMs, PROMs), calculator chips, watch circuits, low power devices, microprocessors, opto electronic devices, linear components, and micrologic.

These test programs are placed in peripheral storage by the operator using the appropriate media and may then be called into the system's central processor to enable the test system to apply specific parametric and functional testing parameters to the particular device under test. Test program media depends on the system peripherals specified in the particular configuration. The standard medium is 9-track 800 pbi source magnetic tape. However, test program packages are delivered in the particular medium - punched card, paper tape, magnetic tape, microfiche, etc. - appropriate to the user's specific hardware.

Applications support is available to every F.S.T. test system user and supplements the standard test programs and utilities. New devices, more pins, changed circuits, technical requirements evolving constantly, new management data, reformatted process control data – all these special situations may call for new, special-purpose software beyond the standard, available modules and packages. Custom software from Fairchild Systems Technology is available on special request, estimated to your testing needs.

3.3.2 Special Software Products

LEAD

Microprocessor testing has in the past faced the test engineer with the horrendous task of generating functional test patterns and sequences in the thousands. The Fairchild System's LEAD method reduces the huge task of finding the optimum test for microprocessors and the associated truth table to the simple task of specifying the diagnostic test and the device characteristics.

LEAD software makes the Sentry emulate the MPU's natural environment, thus providing the diagnostic programmer the tools to operate the MPU in the test socket just as it would perform in its intended application. This results in much simpler test generation software where two computers, the Sentry's and the microprocessor under test, work together. The result of LEAD pattern generation when used with the Sequence Processor Module are function tests that have no overhead cycles and have complete documentation on each test for subsequent failure analysis.

The Factor program designed for engineering evaluation, production test or failure analysis can all call the pattern file generated by LEAD.

After executing a device test program the characterization data is analyzed and correlated with the expected data. This is the LEAD method: Learn, Execute, and Diagnose.

The Sentry VIII user can purchase from Fairchild Systems the LEAD generator/monitor for the microprocessor he wishes to test on the Sentry VIII. This generator/monitor is the program that interprets the diagnostic program, creates the pattern and prints the program map correlating microprocessor information and functional test sequences.

8080 TRUT	H TABL	E GENE	RATI	ON	FOR SPM REV	1 PAGE	11		AMD	
LOCAL MEMORY PAGE 1										
COUNT	L M ADDR	MPU ADDR	DA R	TA W	OPCODE STA	1 STACK ADDR	A/F	B/(DZE.	H/L
00002818 00002821	1526	BF7F 3381	71	FB	MOV M.C AZ	/1 F B	FD83	FBF7	ET DF	BF 7F
00005858	1531	3382	72		MOV M.D AZ	7FFB	FD83	FBF7	EI DF	BF 7F
00002832	1533	3383	73	E۲	MOV M, E A2	/I·FB	FD83	FBF7	EFDF	BF 7F
00002839	1534 1535	BF 7F 33B4	74	DF	MOV M, H AZ	21-FB	FD83	FBF7	EFDF	BF 7F
00002846	1536 1537	BF 7F 33B5	75	BF	MOV MUL A2	/1 F B	FD83	FBF7	EF DF	BF 7F
00002853	1540	BF 7F 33B6	77	7F	MOV M. A AZ	21 F.B	FD83	FBF7	(DF	BF 7F
00002860	1542	BF 7F	69	FD	RET AT	21 FB	EDB3	FBF 7	EL DE	BE 7E
00002867	1544	7FFB	1A DE		86		. 505	. 51 /		5
00002873	1546	2F1A	07		RLC A2	/1 ED	FD83	EBF /	ET DF	BF 7F
00002881	1550	2F10	11		90	7140	F 863	FBF/	t DF	BF /F
00002887	1552	2F10 2F11	32		STA AZ	/FD	FB83	FBF /	CI DF	BF 7F
00002894	1553	2F13	2F		82					
00002300	1555	2F14	СD	1-B	CALL A2	21 FD	FB83	FBF7	EF DF	BF 7F
00002905	1557	2F15 2F16	2F		82					
00002911	1561 1562	7FFC 7FFB		2F 17	04					
00002917	1563 1564	2F22 2F23	07 47		RLC A2 MOV B.A A2	/I-FB /I-FB	F 1783 F 783	FBF7 FBF7	ET DF	BF 7F BF 7F
00002926	1565	2F24 2F25	07		REC AZ	/! FB /! FB	F 783 FF 83	F7F7 F7F7	E DF	BF 7F BF 7F
30002935	1567	2F26	07		RLC A2	/1-FB	EF83 DE83	F7[-1-	(IDF	BF 7F
00002944	1571	2F28	07		RLC A2	/1 FB	DF83	F7FT	DI DE	BF 7F
00002953	1573	2F2A	07		RLC AZ	/I FB	BFB3	EZEL	DI BF	BF 7F
00002962	1575	2F 2C	0ź		RLC AS	21-EB	7F83	F72F	DI BF	7F 7F
00002971	1577	2F2E	3A		LDA A2	/I-FB	FEB2	F7EF	DI BF	7FFE
00002978	1601	2F 30	2F		82					
00002981	1603	2F 31	69		RET A2	/1-FB	F 882	F7FF	DFBF	7FFE
00002988	1604 1605	7FFB 7FFC	17 2F		86 86					
00002994 00002999	1606 1607	2F17 2F18	CD BO		CALL A2 82	/1 FD	FB82	F 7(}-	DUBF	7FFE
00003002	1610 1611	2F 19 7F F C	33	2F	82					
00003008	1612	7FFB 33B0	70	1 A	04 MOV M. B A2	/1 FB	F882	F7Ff	DIBE	7FFE
00003015	1614	7FFE 3381	71	F 7	MOV M.C AZ	/: FB	F882	E7FF	DEBE	7FFE
00003022	1616	7FFE	72	ΕF	MOV M. D AZ	71 E B	FB82	EZES	DURF	VEEE
00003029	1620	7FFE	73	DF		/1 FB	EB82	ETER	DUBE	7555
00003036	1622	7FFE	74	BF			5000	E 755	DIDE	7666
00003043	1624	7FFE	75	/F		71 E B	5000	5765	DU DE	7666
00003050	1626	ZFFE	77	FE		71.EP	F 802	5765	DUBE	7666
00003057	1630	ZEFE		FB		71158	F 802	F76F	DUDE	7666
00003064	1632	7FFB	14		REI A2	71-F B	F 802	F / E P	14.86	/
00003067	1633	2F1A	07		RLC A2	VIED	F882	E7F1	DFBF	ZEEE
00003074	1635 1636	2F 1B 2F 1C	DA 11		JC A2	71-FD	F783	F7F1	DI-BF	7FFE
00003081	1637	2F1D 2F11	2F 32		STA A2	71-FD	F783	F7EF	D: BF	7FFE

Figure 3-10 Program Map

The Sentry VIII user writes his own microprocessor diagnostic program in the microprocessor's own langauge.

Microprocessor test programs are also available from Fairchild for engineering evaluation or production test. Depending on the user's needs, these programs provide failure analysis data - shmoo plots showing the interaction of two parameters, functional and parametric test results showing both expected and actual data, and yield analysis reports showing quantity tested, passed, and failed plus which tests failed - and manual analysis options for greater flexibility in testing and analysis. Extensive diagnostic software is provided as standard with all Sentry systems. The diagnostic software is designed to assist the customer in calibration, verification, and maintenance of the Sentry. With it, the performance of the entire system is measured or exercised for value, timing or function.

The Diagnostics perform both macro and micro functions by defining a general malfunction area for one part of the system, peripherals or the interface, while pinpointing relay or other key component problems on the pin electronic cards. All elements of the test system, the CPU, memory, long and short registers, timing generators, drivers, comparators, certain relays, the Precision Measurement Unit (PMU), the peripherals, and the peripheral interface are systematically examined by the Diagnostics. The PMU is used, after its self-check with standard resistors, to measure the various parts of the system for DC accuracy, not just functional verification.

At the request of the operator, selected portions of the Diagnostics can be exercised; they can verify the operation characteristics, accuracy, tolerances, and limits of the tester hardware itself to establish confidence in the performance and condition of hardware elements as well as assure the functional operation of the system architecture. The diagnostic package provides programs to completely check out the mainframe, the computer, the test station, and all system peripherals.

Use of the diagnostics is simple and can be performed by an unskilled operator.

A powerful set of diagnostic software, taking from two to thirty minutes to run, has direct impact on profit and loss for every customer since failure modes are readily identified and rapidly corrected; thus, wasted manpower and dollar losses due to production slow downs are minimized, with a resulting favorable impact on dollar savings.

SECTION IV

FST SUPPORT CAPABILITIES

4.0 SUPPORT CAPABILITIES

Fairchild Systems Technology is committed to a complete systems approach for all products. Each Sentry system sold is complemented with complete hardware and software documentation. You, as our customers, have access to a software and applications staff to solve your system needs. A well-trained field service organization has spare-stocking offices worldwide. And system training courses are scheduled year round for customer staffs in both programming and maintenance.

Briefly, the Sentry is the most extensive and capable hardware and software test system on the market today. And the total support in service, training, applications and documentation collectively is unmatched in the industry.

4.1 DOCUMENTATION

With each Sentry system comes a complete documentation package for both hardware and software. The documentation shipped depends on the system configuration.

4.1.1 General Information/Operating Instructions

Sentry Operation Manual

Systems Coverage (schematics) for High Speed Controller

Systems Coverage (systems schematics), Volumes 1 and 2

Log Book (6709531) for field service entries

Sentry Users Manual (67095733)

488 Bus Users Manual (67095750)

Communications Link Users Manual (67095736)

4.1.2 Sequence Processor/Pattern Processor Documentation

SPM/PPM Hardware Description (67095609) Sequence Processor Programming Reference,

Users Manual, and Diagnostics (67095589) PPM Microprogram Library Reference Manual (67095703)

Pattern Processor Programming Reference, Users Manual, and Diagnostics (67095583)

4.1.3 Test Generation Documentation

PROGRAMMING

FACTOR Manual (67095738) Sentry System Register Format Manual (67095504) FST-2 Computer Product Description (67095701) Software Utilities Manual (67095661) Assembly Language Subroutine Manual (67095735) MASTR User's Manual

4.1.4 Systems Maintenance Documentation

Sentry Series Preventive Maintenance Manual (67095618) CPU and Peripheral Diagnostics Manual (67095731)

Tester Diagnostic Manual (67095501)

4.1.5 Hardware Description Documentation

COMPUTER AND PERIPHERALS

VKT Manual Card Reader Manual Magnetic Tape Unit Manual Disc Schematics

TEST HEAD

Sentry 10 MHz Pin Electronics Reference Manual (67095612) Prober Interface Board Manual (67095473)

Performance Board Manual (67095658)

TESTER CONTROLLER/ANALOG SYSTEM

Precision Measurement Unit (PMU) Manual (67095457)

4.1.6 Pattern Generator Option Documentation

Sentry Pattern Generator Description (67095480)

Pattern Generator Option, FACTOR Manual Supplement (67095475)

4.2 CUSTOMER SUPPORT

The Fairchild Systems Technology Customer Support organization provides after sale support to FST customers through a worldwide field engineering group and a training group located at the FST San Jose headquarters facility.

Customer Support at Fairchild Systems encompasses an inplant technical support group, a spare parts ordering group, a repair/ exchange group, maintenance and programming training, a European service organization, and four-division United States service group.



4.2.1 Field Service

Fairchild maintains a world-wide field service engineering group for system maintenance and testing support to the customer. Factory-trained resident field engineers are strategically located throughout the world to provide on-site maintenance support.

For off-hours service, call (408) 998-0123.

Complete on-site service is provided for 90 days after completion of the system installation at the customer's facility under the standard system warranty. Service after the 90 day free service period may be contracted for as a maintenance agreement.

FIELD SERVICE CREDENTIALS

Field Service engineers come to Fairchild with different backgrounds, but they all are well trained in electronic theory; mechanical timing, motion, and adjustment; tester maintenance and repair; computer maintenance and repair; and diagnostic programming. The average Fairchild Systems field service engineer has been with FST five years. He is kept up-to-date weekly on system changes, both hardware and software plus new product developments, by the technical support group in the plant. He returns to the plant periodically for additional training on all aspects of Fairchild systems.

SERVICE/MAINTENANCE CONTRACTS

As a customer of Fairchild Systems, you have your choice of a variety of service: fixed price maintenance, resident field engineer standby plans, extended coverage plans, extended travel plans, and response improvement on-call service. These types of service allow you to pick the most suitable arrangement for your testing system or systems and for operations at your facility.

Under a Fixed Price Maintenance Agreement, you pay a flat monthly fee, based on the size and complexity of your system, and, for this fee, you receive automatically system software revisions, a monthly calibration service, scheduled preventive maintenance, automatic incorporation of Field Change Notices, plus free parts and labor. An FST maintenance agreement affords you the assurance that your FST products will be continuously maintained in top operating condition at a known and budgeted cost. The standard fixed price maintenance agreement covers on-call service eight hours per day, five days per week excluding holidays. If you wish multiple shift coverage (16 or 24 hours/day, five to seven days/week), Fairchild offers you an Extended Coverage Plan. Response time for extended coverage plans will be within four hours following a request for remedial maintenance.

In addition, FST offers a Standby Plan that can be incorporated in the Fixed Price Maintenance Agreement. This plan guarantees availability of FST service personnel within four hours.

Normal travel factored into the basic monthly maintenance prices covers travel within 100 miles of the FST service office. If your system is located more than 100 miles from the FST service office, FST offers you an Extended Travel option where a fixed monthly charge covers travel time to your location.

If you have several large systems in critical operations, you may wish to have a field service engineer resident at your testing facility. The Resident Field Engineer Contract provides you with on-site coverage one shift, five days per week (excluding holidays), with one resident engineer. Working hours may be adjusted to fit your requirements. The cost of a resident field service engineer is a fixed price per month, plus parts and portal-to-portal relocation (where applicable).

FST also offers a Response Improvement On-Call Service that guarantees response time will be within 24 hours. The charge for this type of on-call service is a flat rate per occurrence plus parts, materials, labor, travel expenses, and the miscellaneous expenses of lodging and meals.

Customers who prefer to employ Fairchild Systems Technology service on a time-andmaterials basis may request service, parts, and labor as they need them. This arrangement provides maintenance service as required at an hourly rate. Travel time is also charged at the applicable hourly rate. All parts and material are charged at established catalog prices. The customer is also charged miscellaneous expenses of lodging, meals, car rental, mileage, and transportation charges such as airfare. This on-call service is, however, recommended for customers who have their own maintenance capability or whose sense of urgency, in terms of response time for service, is not critical. (While it is Fairchild's policy to respond as quickly as possible to all requests, service contract commitments receive priority.)

4.2.2 Spare Parts

FST offers to its customers spare parts kits (Section VI) to speed system repair. FST also offers a PC board repair/ exchange program to relieve the customer of a critical situation as soon as possible on current production boards.

4.2.3 Training

Included in the purchase price of your Sentry are 18 training credits, add 1 credit each for SPM and PPM options – each credit equals one man-week of training in San Jose at the FST training center – including all manuals, schematics, and sytems hands-on training required. We recommend attending courses during the months preceding system delivery so that you are ready to fully use your Sentry as soon as it is installed.

Fairchild Systems Technology offers you three ways of training: on-site training at your facility, classroom training at the FST training center in San Jose, or video tape and audiocasette workbooks for use wherever you choose.

FST instructors are well-versed in device testing, computer technologies, programming, and education techniques. Each instructor has areas of specialized training as well as a general background in other course areas.

Courses are tentatively scheduled over sixmonth periods and courses are added to and deleted from the schedule according to customer requirements. Video tapes and audiocasettes are available for rental or purchase year round.

ON-SITE TRAINING

Fairchild instructors will travel to customer facilities to train groups of employees. Onsite training is cost effective when groups of students need to travel a long distance for training and when personnel to be trained are needed daily for a resource in their own facility.

Requests for on-site training should be handled through the Fairchild field sales offices.

TRAINING AT THE FST TRAINING FACILITY

The training center is at the heart of the new FST main plant in San Jose. When the building was designed, modern training facilities were designed in right from the start. Each of the three classrooms can accommodate up to 12 students. Blackboards are large and well-lit for easy viewing from anywhere in the room. Screens and projection equipment are available for audio/visual tape presentations. Large table areas make notetaking and referring to course material easy. Each room is well insulated, air conditioned, and acoustically tiled, so noise and temperature variations do not interfere with the learning process.

In addition to the classrooms, there is a modern industrial TV studio for preparing or viewing video tapes. A hands-on lab is right next door to the classrooms, and test systems are available for students to practice programming or maintenance techniques during regular classroom hours. Programming students also have access to the lab after hours if it is not reserved for another use.

Classes are one to three weeks in length. Each training credit included in the price of your system is equivalent to one student class week. These training credits are sufficient to bring you up to speed on your Sentry system. Additional courses are available to help you further refine your skills and your use of the Sentry.

A complete set of training materials and documentation is included in the course price for each student. Additional sets may be purchased.

VIDEO TAPE AND AUDIOCASSETTE TRAINING

Video tapes and audiocassettes are ideal for armchair training. When your operation changes personnel, video tapes are a fast way to bring new personnel up to speed. You can use your own video playback equipment or rent the equipment from Fairchild for as long as needed.

PROGRAMMING COURSES

The Sentry Programming Course is an intensive three week course of instruction segmented into two parts: two weeks of basic Sentry programming, and one week of programming the SPM and PPM.

The subject matter includes testing philosophies: system hardware and software capabilities; interfacing the component-tobe-tested to the tester; description and function of system controls and indicators; an overview of the Disc Operating System (DOPSY) and Tester Operating System (TOPSY) and detailed user description of associated keyboard commands and error messages for both; an overview of system utility routines; a detailed explanation of FACTOR programming capabilities, rules, syntax, statement definitions, and examples; an overview of TVFY, the Sentry Tester Verification Program; plus analysis of sample FACTOR programs written for testing and data reduction.

At the completion of this three week course, the student will be able to initialize and communicate with the test system; load and execute system programs such as DOPSY and TOPSY, Utilities (e.g., Editor), and the Tester Verification Program (TVFY); write FACTOR language test programs; interpret and correlate test data. The student demonstrates the attainment of the stated course objectives by the satisfactory completion of all homework, lab assignments, and a written end of course examination.

Prerequisites: Students from your company should have a general knowledge of semiconductor testing concepts as well as the ability to read and interpret semiconductor device specifications sheets. Experience in programming in FORTRAN or ALGOL is helpful, but not mandatory. Three credits required.

HARDWARE COURSES

FST-2 Computer Subsystem. This is a twoweek theory of operation course, a lecture session with laboratory time, providing the student with a detailed knowledge of the Central Processing Unit registers, memory, peripherals, and common peripheral interfaces, instruction timing, and machine language programming. The student will study the hardware physical locations, interconnections, modes of operation, and timing. Studies include analysis of the system's electrical schematics.

The third week of the course is a lecture session with laboratory time providing the student with a detailed knowledge of interconnections, modes of operation, and timing for the peripheral controllers, video keyboard, line printer, teletypewriter, magnetic tape unit disc, and card reader. Studies include analysis of electrical schematics.

Prerequisites: Senior Technician level or equivalent experience with digital logic and general purpose computers. Three credits required.

Sentry Tester System Hardware and Diag-

nostics. This course is a theory of operation course, including lecture sessions, and laboratory (hands-on) time. The student studies the hardware, physical locations, interconnections, modes of operation, and timing of the Sentry mainframe, the CPI (Common Peripheral Interface), M1/ M2, Mux/Ref Module, High Speed Station Controller, Low Speed Module, High Speed Module, High Speed Test Head, Control and Display Panels, the one nanosecond high resolution timing, the SPM and the PPM. Studies include analysis of the system's electrical schematics. **Prerequisites:** Senior technician level or equivalent experience with digital logic, analog circuits, and general purpose computers. Prior attendance at FST-2 Computer System Maintenance course is required.

Three credits required.

VIDEO TAPE LIBRARY

The following tapes and cassettes are available for your use:

Sentry Systems Overview (1 reel)

FST1 CPU (11 reel)

The "Line Printer" Data Products Model 2310 (2 reels)

PPM Maintenance (Part 1) (2 reels)

From FST1 to FST2 (1 reel)

Basic Programming for the Sentry Tester Systems (9 reels)

(This series is new and revised from the Sentry 600 Basic Programming tapes)

FST1 Assembly Language (9 audio cassettes and workbook)

Sentry 100600 Overview (1 audio cassette and workbook)

Integrator (7 audio cassettes and workbook)

TRAINING SCHEDULE

Available on request.

SECTION V

INSTALLATION REQUIREMENTS

5.1. ENVIRONMENTAL REQUIREMENTS

Even though the Sentry test system can operate in a temperature range of $15^{\circ}C$ to $+30^{\circ}C$ (+ $60^{\circ}F$ to $86^{\circ}F$) with a relative humidity level of 5 to 50%, non-condensing, Fairchild Systems recommends an optimum temperature of $23^{\circ}C$ (7 $3^{\circ}F$) and a relative humidity level of 35%. This optimum environment provides the largest buffer in terms of system operation, accuracy, and guard band repeatability.

Deviations from the recommended environment, in either direction, for sustained periods will expose the system to possible malfunction. Deviations of 24 hours or more will permit cards, magnetic tape, paper, and electronic components to reach steady-state conditions and, thus, prolong return to the optimum design point.

High relative humidity levels may cause condensation, improper feeding of cards and paper, leakage which interferes with low current measurements, plus operator discomfort. Low humidity levels tend to increase the possibility of static charges which may cause intermittent interference with precision measurements.

Since moisture and foreign particle contamination tends to degrade precision high speed test equipment performance overtime, it is recommended that routine maintenance be performed to provide maximum instrumentation margins and sustained high levels of system performance.

It also recommended that automatic air conditioning be provided at the site for maximum system availability.

Sentry Air Conditioning Requirements.

To allow for heat produced by personnel, instruments, and the Sentry VIII, use six tons of air conditioning to cool the Sentry VII installation site; use more if there is other machinery or equipment in the area.

The following is a calculation for partial air conditioning requirements:

Since a Sentry with two test heads draws approximately 115 amperes total current,

Power = $(115 \text{ A})(115 \text{VAC}) = 13.225 \times 10^3 \text{ VA}$

The heating, ventilation, and air conditioning required is apporximately 0.4 tons per kilowatt. (13.225)(0.4) = 5.29 tons

5.2 POWER REQUIREMENTS

Sentry Systems require a 3 phase, 5 wire drop with a rating of 50 amps per phase, voltage of 115/208V (Y-connected) and a frequency of 60 Hz (50Hz optional).

The power to the peripherals (disc, card reader, line printer and video keyboard terminals, is to be supplied from separate 115 volt one phase outlets. Although separated from the primary system power, the source of peripheral ground should be physically no greater than 5 ft. from the source of the systems primary power ground.

The power input must maintain voltage and frequency to within $\pm 5\%$. These variations can be tolerated without damage to the system, however, operating performance may be affected.

5.3 SPACE REQUIREMENTS

Figure 5-2 shows a floor plan for the Sentry with one test station.

Sentry Mainframe. The central, control console consists of a single bay with side panels on each 44-inch (110 cm) side that are removable for servicing or maintenance of the internal electronics. The height of the SVIII mainframe is 70 inches (178 cm).

The magnetic tape unit, housed in the central console, is accessed by a hinged door that has a swing-out radius of 30 inches (75 cm). The swing door on the opposite side of the central console covers the computer, memory, and I/O and has a swing-out radius of 20 inches (50 cm).

Three feet (90 cm) of access space should be left around the entire machine for maintenance access.

Test Station. The test station is a single bay 35"x35"x35" (67.5 cm x 67.5 cm x 67.5 cm).



Figure 5-1. Sentry VIII Module Locations

Within the test station is the pin electronics carousel designed to function as a manual station or with a wafer prober or automatic or environmental handler station. It can contain up to 60 pin electronic cards (120 pins) placed radially in a package configuration $24\frac{1}{2}$ " (62.2 cm) wide by $24\frac{1}{2}$ (62.2 cm) deep by 9" (22.5 cm) high.

The display and control panel is mounted in a portable box that can be placed at any location on the table top of the test station to suit the operator's convenience. The box is 9"(22.5 cm) wide by 7"(17.5 cm) deep by 3"(7.5 cm) high.

Peripherals.The VKT and card reader, require tables so that they are at a convenient height for use by the operator. A table area beside the VKT is useful for writing and for holding listings, information to be entered, run sheets, etc. Sentry VIII customers may supply their own tables or order accessory tables from FST.

The fixed-head disc supplied with the Sentry VIII is a free-standing unit 23" (58 cm) wide by 24" (61 cm) deep. Three feet should be left at the front and the sides of the disc console to allow for easy operator use of the disc and to accommodate maintenance personnel.

5.4 FLOORING AND CABLING

Although not absolutely necessary, the user may implement a 6"-8" (15-20 cm) raised floor for the installation site. With a raised floor, peripheral and power cables external to the mainframe are run under the floor to eliminate hazardous clutter. With or without a raised floor, test station cables are run through the cable duct included with each system.

Cable Length Mainframe to Test Head.

Although the physical length of the shortest cable that connects the high speed controller is 10 feet, the actual usable length is 5 feet due to cable routing in the test station. The high speed test station cable lengths are identical to the 10 mHz test head.

For those systems equipped with IEEE/488 instrumentation interface, a 2 meter limitation is made by the length of the interface cable from the controller to the performance board. This means that at least one station be located as per the suggested floor plan in Figure 5-2.

5.5 EQUIPMENT WEIGHT

The approximate weight for the main items of the Sentry are as follows:

Mainframe: 2,000 pounds (907 Kg) Test Station: 300 pounds (136 (Kg) 30 pounds for the pin electronics carousel and 4 pounds for the display and control panel Cable Duct Assembly:100 pounds (45 Kg) Disc: 450 pounds (204 Kg) Card Reader: 45 pounds (20 Kg) VKT: 40 pounds (18 Kg)

V R I: 40 pounds (10 Rg)

Line Printer: 230 pounds (104 Kg)

5.6 ACCENT PANEL COLORS

The Sentry accent panels can be ordered in one of five colors to suit your facility's color scheme.

> Blue (Federal Standard #15180) Gold (Federal Standard #33434) Orange (Federal Standard #32544) Red (Federal Standard #31136) Standard System Color Khaki & Beige



Figure 5-2 Typical Sentry Floor Plan

SECTION VI

RECOMMENDED MEASUREMENT EQUIPMENT AND SPARE PARTS

6.1 MEASURING INSTRUMENT RECOMMENDATIONS

We recommend that the Sentry system user gather the following list of instruments for use at system installation time and for subsequent device program debugging.

Hewlett Packard Model 1720A oscilloscope with two HP 10016A probes or a Tektronix model 485 oscilloscope with two Tek P6053B probes.

Digital Voltmeter:

o 6-digit Integrating DVM with 1 volt resolution and .01% accuracy

Volt-Ohm-Meter:

o Simpson 260 VOM or equivalent

6.2 SPARE PARTS

Fairchild Systems Technology offers parts to its customers as another means of achieving maximum product utilization. Customers may purchase on a piece part or spares kit basis or use the repair or exchange programs.

The Sentry VIII Basic Spare Parts Kit

contains those components and circuit board types which are located in several positions throughout the system. For example, there are two "tester" pins of electronics on one Pin Electronics (P.E.) card and four tester pins of electronics on one Pin Control II board; thus, a 90-pin system with one test head would have 45 P.E. cards and 24 Pin Control II cards. The Supplemental Spare Parts Kit contains those printed circuit board types which are the most complex and probably the most difficult to troubleshoot should the need arise.

They are offered to minimize repair time for personnel who are not intimately knowledgeable of the machine at the device level. Test system user maintenance personnel also have telephone assistance available from the FST local Field Service office when necessary to aid in rapidly localizing a problem to the board level.

RECOMMENDED SPARE PARTS KIT SENTRY BASIC

Part Number	Description
97340208	8K x 25 RAM Board
97166001	2 Bit Slic PCB Rev. 6 or Above
97435102	Pin Control 1 PCB
97432201	Analog Ref. Supply
97234303	Pin Control 2 PCB
97234315	Local Memory PCB 2K x 16
97230313	Timing Gen. PCB
97231041	10 MHz P.E. PCB
05036850	Relay, 22541A
05036860	Relay, 45041C
05037100	Relay, 55141A
05906001	PMU Relay 91211C05
05907001	Relay, 766070101670
05903103	Relay, 131741A 10 MHz P.E.
	PCB
12014570	Lamp, 5V (EIR)
81006400	Fan, Pamotor
81006060	Fan, Muffin
97431201	Analog Interface
	Part Number 97340208 97166001 97435102 97432201 97234303 97234315 97230313 97231041 05036850 05036850 05036860 05037100 05906001 05907001 05907001 05903103 12014570 81006400 810066060 97431201

* When ordering for system equipped with high speed test head only, substitute:

97421101 pin electronics for 97231041 97420302 pin control 1A for 97230101 and delete 97431201 analog ref. supply and analog interface 97431201.

SENTRY - PATTERN PROCESSOR SPARE PARTS KIT

Quantity	Part Number	Description
1	97234301	Data Out PCB
1	97234401	Datalog Buffer PCB
1	97234402	Load Control A PCB
1	97234403	Clock A PCB
1	97360101	Control Address PCB
1	97360104	Control Data PCB
1	97360107	Reg. Compare PCB
1	97360111	Address MUX PCB
1	97360112	Data MUX PCB
1	97360113	Data RAM PCB
1	97360114	Pipeline PCB
1	97360127	Topological Scrambler PCB
1	97360109	Index Register

RECOMMENDED SPARE PARTS KIT SENTRY SUPPLEMENTAL

	Part	
Quantity	Number	Description
1	97420112	CPI #3
1	97420108	CPI 1A PCB
1	97340806	XDL Counter PCB
1	97340805	Phase Loop Counter PCB
1	97206007	T-Counter PCB
1	97420313	PMU Analog 1B PCB
1	97420314	PMU Analog 2 PCB
1	97234306	Status and Mode PCB
1	97234304	Mem. Add. D PCB
1	97234305	Mem. Add. C PCB
1	97234314	Timing Ref. Distr. PCB
1	97340826	RVS PCB
1	97340825	DPS PCB
1	97206105	1 Amp Buffer PCB
2	97234309	Sequencer CP970502/CP970503
1	97234302	Dual Test Rate CP970625
2	97234307	Clock 1 CP970504/CP970505
1	97034308	Clock 2 CP970544
1	97234313	Time Base CP970507
1	97234319	Rank C Memory
1	97234312	Memory Address B

Under the FST Repair Program, customerowned units are repaired for a percentage of the current board sale price. Restrictions are placed upon the age of the boards and their reparability in order to be eligible for the program.

The Exchange Program relieves customers of critical situations as soon as possible on current production boards. The customer can obtain a board on an "as available" delivery basis prior to Fairchild receiving the bad board. The customer pays full price for the new board and then is credited a percentage of the bad board's current sell price.

SECTION VII

SENTRY ACCEPTANCE PROCEDURES

7.0 SENTRY ACCEPTANCE PROCEDURES

System conformance to this acceptance procedure for the Sentry constitutes the method by which System Performance and Acceptance are verified. The System Acceptance tests are run prior to system shipment and at system installation. Items of this Acceptance Procedure are as follows:

- A. Inventory/verify all items to be shipped (except those specifically approved to be shipped later).
 - Record serial numbers of major modules.
 - Verify that documentation sets are available.
 - Verify software components are on disc by entering // SET DIF' .PSLIP'
- B. Verify CPU and CPU memory by entering the following at the VKT:

SET DIF '.CPU2'. The diagnostics listed below will run automatically.

- INSF2 CPU Instruction Check
- MEMF2 Memory Diagnostic
- XNDXF2 Index Register Diagnostic
- ATXF2 Index Register Diagnostic
- PYRF2 Pyramid Adder Check
- RELF2 Relative Memory Address Diagnostic
- C. Verify Peripheral Operation by executing the following diagnostics:

- Disc QDISC (3 runs)
- Mag. Tape MGTDIA
- Card Reader CRDIA
- Line Printer appropriate line printer diagnostic
 LPDIA – High-Speed Line Printer
 LSDIA – Low-Speed Line Printer
- Video Keyboard Terminal TTYDI
 Video Keyboard Terminal #2-TTYD2
- Verify system performance with the D. Sentry Tester Verification Program (TVFY), which self-tests the integrity of data paths, functions, and D.C./Dynamic accuracies of the Sentry. The Sentry systems equipped with the high speed stations are verified with LTVFY. This program accounts for tolerances of both Self-Stimulus and Measurement the Accuracy Specifications of the system. The Sentry Diagnostic Manual (FST Part Number 67095501) describes the tests performed and the method of operation. The tests included in this program are as follows:

TEST 1

Mainframe Short Register Test. All short registers are exercised with floating ones and zeroes with crosstalk tests.

TEST 2

Mainframe Time Delay Test. All time delay registers are tested for correct time delay.
Station Controller Long Register Test. All long registers are exercised with floating ones and zeroes with crosstalk tests.

TEST 4

Local Memory Test. The local memory is exercised with checkerboard, checkerboard complement, all ones, all zeroes, and address test.

TEST 5

Memory Control Test. The memory control hardware is tested by executing minor and major loop.

TEST 6

Local Memory Cycle Steal. The local memory is tested for the ability to alter locations while in a continuous loop test.

TEST 7

Loop Counter Test. The major and minor loop counters are tested to ensure proper operation.

TEST 8

Test Head Leakage Test. All tester pins are tested for leakage and comparator bias current.

TEST 9

PMU Test. The precision measurement unit is tested for D.C. and dynamic accuracy in all force and sense ranges.

TEST 10

PMU Clamp and relay driver test. The PMU clamp is verified at various voltage levels. All odd utility drivers from pin 31 to pin 59 are tested.

TEST 11

I/O switch and I/O mode Test. Each Data Driver is tested for correct I/O switch operation in DA/DB modes and in IOMODE/IOMD3. Internal Node Test. All RVS's and DPS's are tested for D.C. accuracy at the internal node.

TEST 13

Test Head D.C. Test. The D.C. accuracy of the functional drivers is tested.

TEST 14

Driver Impedance Test. The output impedance of all drivers is tested at full-rated current.

TEST 15

Pin Electronics Function Test. The drivers and comparators are tested functionally to verify dynamic accuracy and functional fail logic.

TEST 16

Pin Control II Test. Ignore fail, chain 2, chain 4, ignore fail by count, XOR, MUX, IMASK, RTO mode are verified.

TEST 17

Timing Generator Assignment Test. All possible combinations of timing generator and pin assignments are tested to verify the decoder logic and utility relay performance.

TEST 18

Timing Generator Delay and Width Test. Each timing generator delay and width counter is tested in all ranges.

TEST 19

MATCH MODE TEST. The match mode function is tested in a functional program to ensure that a match condition is detected correctly.

TEST 20

LATCH MODE TEST. The latch mode function is tested to ensure that the comparator register will accumulate fail data while the latch is enabled.

.

TEST 30

Burn-In Test Repeated at Requested Rep Rate. All tests, 1 through 20, are exercised during each cycle of burn-in. Summary printout indicates results.

DPSTT

Device Power Supplies tested for current and voltage trips.

CNVFY

D.C. comparator and system Noise test. The D.C. trip points of each data pin are measured to verify the comparator. The PMU is used to perform the test.

E. To further ensure system performance, exercise the system in its operating mode by executing standard FST device programs on each test head without any failures. The two programs to be executed incorporate both N and N² functional patterns.

If the system is configured without the Hardware Pattern Generator Option, test it with the R93410 TTL 256 x 1 TTL RAM device test program.

The program includes Checkerboard, Column Bar, Row Bar, Diagonal, and Ping Pong patterns. "R93410" also has Solid, Parity, Shift, Chip Select Access Time, and Write Recovery Time patterns.

"R93410" runs DC tests for input clamp voltage, input low current, input high current, output low voltage, and output leakage.

If the system is configured with the Hardware Pattern Generator Option, verify Pattern Generator operation using PDIAG and the device test program: H93410 TTL 256 x 1 RAM.

"H93410" includes Solid, Checkerboard, Column Bar, Row Bar, Diagonal, Parity, Shift, Ping Pong, Chip Select Access Time, and Write Recovery Time patterns. It also does the DC parametric tests for input clamp voltage, input low current, input high current, output low voltage, and output leakage.

SKEW

F. To verify pin driver skew specifications execute the FACTOR Program SKEW6. Use a high-frequency oscilloscope with one pin as reference and visually check the remaining tester pins for skew relative to the reference pins.

Load the FACTOR program SKEW6 with /. LOAD "SKEW6' STATn where n is the station 1-4. Push test station start and select Option 1 (all pins as clock drivers) to cause the test to begin. The procedure will be in local memory loop such that system skew can be measured on each test head.

Obtain an oscilloscope with a bandwidth of 200 MHz. Verify oscilloscape sweep by using 100MHz clock. Verify sknew by connecting the two probes to the same pin and noting any skew or amplitude different. A two pin adapter connector (Part No. 97239939) may be used for this measurement.

Place Probe #1 on Tester Pin/Output and sync the scope off this input. A performance board is not used in this procedure.

Sequentially place probe #2 on remaining pins and observe time difference between the two waveforms at both leading and trailing edges. Maximum spread is +2 ns from pin 1, the reference pin, adjust as required.

PINCH

The FACTOR program PINCH collects G. and displays data on the dynamic switching properties of the SENTRY pin electronics in the test head. "PINCH" (PIN ELECTRONICS CHARACTERIZATION) is used to take data on the rising and falling edge propagation delays and switching times of the pin electronics drivers and comparators. The accuracy of these measurements is one nanosecond for amplitudes less than 5 volts. This program can also display a shmoo plot of both edges of a driver pulse as seen by a comparator.

PINCH also summarizes the data taken. This program prints the data taken on each pin and plots histograms of this data showing distribution of dispersions of propagation delays and switching times. It also prints the total spread or skew and standard deviation of the data.

H. To test the Pattern Processor (PPM), run the Pattern Processor Diagnostic (PPOD) in Mode 10 (repeated execution) with a repetition rate of one second for a minimum of three times. The tests included in this program are as follows:

TEST 1

Read/write the registers associated with PPM.

TEST 2

Test the PPM Control RAM.

TEST 3

Test the address generator which provides the X/Y coordinate addressing.

TEST 4

Test the data generator X and Y parity generators and address comparators.

TEST 5

Test the address and data signals at the test heads.

TEST 6

Test the alternate TG4.

TEST 7

Test the topological RAM memory.

TEST 8

Test the data RAM memory.

TEST 9

Test the Data RAM address, shifter, and pseudo shifter modes.

Execute the Pattern Processor device program P93410 with Load Board with Option 5 selected (repeated execution) for a minimum of 3 times. Patterns included in the P93410 are Spiral Complement March, Diagonal March, Checkerboard Complement March, Ping-Pong, Checkerboard Complement March with Refresh, and Checkerboard Complement March with Data Extension. Remove the 93410 device and insert the 4027 device into the device under test socket and load the '4027' test program.

Execute the test a minimum of 3 times noting that the device passes each test.

The P4027 test program utilizes the PPM to generate the following test patterns:

Solid zeros and ones Sliding diagonal Walking column bar Walking row bar Butterfly Checkerboard complement march with active and passive refresh row disturb Ping Pong with the true and complement data

I. To test the Sequence Processor (SPM), execute the Sequence Processor Diagnostic (SPDG) in Mode R (all tests with internal sync, then all tests with external sync) for a minimum of three times. The TVFY load board must be mounted for this test. (Mode RL can also be used to give summary on the line printer.)

TEST 1

Terminate Test. Tests for correct local memory termination.

TEST 2

Test each of the local memory commands: LGOTO, LCALL, LEND, LSET, LSETI, LSETIX.

TEST 3

Clock Burst Test.

TEST 4

Loop Counter, Stack, and Stack Pointer Test.

TEST 5

MultiLevel Loop Test.

TEST 6

Continuous Mode Test.

TEST 7

Local Memory Modification Test.

TEST 8

Match Mode Test.

TEST 9

Sequence of Commands Test.

Execute Sequence Processor device program S2533. Select Test Number 4 and run 10 times. Use a known good device and load board 97231028. The following tests are included within program S2533:

- Clock Burst Normal.
- Clock burst match by count, DC time, and sequential match of 12.
- Clock burst mix.
- 16 levels of normal subroutines.
- Match mode subroutine by command DC time.

On those systems equipped with the high speed test station:

Execute the device program 'S2533' using a known good device and the Load Board to verify the SPM.

SECTION VIII

TERMS AND CONDITIONS OF SALE

8.0 TERMS AND CONDITIONS

These terms and conditions apply to all quotations made and purchase orders accepted for systems and products offered for sale by Fairchild Systems Technology, a Division of Fairchild Camera and Instrument Corporation, hereinafter referred to as Seller, and represent the sole understanding between the Seller and customer, hereinafter referred to as Buyer.

8.1 ORDER ACCEPTANCE

Buyer's purchase order is accepted only when Seller issues an order acknowledgement confirming to Buyer product, quantity, price and payment terms, as well as delivery dates, shipping destination and special packing instructions. Acceptance of Buyer's order is on the condition that these terms and conditions of sale govern. Any other terms and conditions or any changes in these terms and conditions of sale do not apply unless agreed to in writing by Seller. Prices acknowledged are firm and are not subject to audit.

8.2 SYSTEM ACCEPTANCE

Acceptance will occur upon completion by Seller of the Standard system acceptance procedures, Section VII above, at the Seller's designated facility.

Buyer will be given an opportunity to witness the performance of the acceptance procedures. If Buyer fails to attend or designate a representative, Seller will appoint a member of its Quality Assurance staff to act as agent for Buyer and to issue a Quality Assurance Certification of Acceptance.

8.3 DELIVERY

All sales are made F.O.B. point of shipment at Seller's facility. Seller's title and risk of loss pass to Buyer upon tender of delivery of system or product to carrier at shipping point in good condition, the carrier acting as Buyer's agent.

If Buyer does not provide instructions specifying the method of shipment to be used, the Seller will exercise its own discretion and procure insurance for the benefit of Buyer at Buyer's expense.

8.4 SHIPMENT

Seller will manufacture in accordance with the planned shipping date, as confirmed in Seller acknowledgement. Final shipping date will be established based upon date of system acceptance.

It is understood that factors beyond Seller's control may cause delays in shipment. Seller in such cases will notify Buyer promptly and use its reasonable efforts to reschedule shipments. In no event will Seller be liable for special or consequential damages.

Seller reserves the right to make partial shipments with the consent of Buyer, which will not be unreasonably withheld, and invoices will be issued accordingly by purchase order line item.

8.5 SYSTEM INSTALLATION AND DEMONSTRATION

Seller will install and demonstrate the system at the Buyer's facility designated as the destination to ensure proper operation and performance in accordance with Seller's standard installation and demonstration procedure, Section VII.

8.6 TERMS OF PAYMENT

8.6.1 Domestic USA and International Plan A

Seller will invoice Buyer on the delivery date, which is the day the system or product is tendered to the carrier at the shipping point. All invoices will be for the confirmed purchase price and due and payable within 30 days of invoice.

In the event that installation and demonstration of the system in accordance with Seller's standard installation and demonstration procedure is not accomplished within 30 days after delivery for a reason attributable to Seller, Buyer may request and Seller will grant a credit of 20% against the purchase price. Buyer may withhold said 20% which will be due and payable by the Buyer within 30 days of system installation and demonstration (8.5 above).

If there is a material change in the credit rating of the Buyer which causes delivery on the terms of payment acknowledged to be unjustified, the Seller may require full or partial payment in advance. In the event of bankruptcy or insolvency of the Buyer, or in the event any proceeding is brought by or against the Buyer under the bankruptcy or insolvency laws, the Seller shall be entitled to cancel any order then outstanding and shall receive reimbursement for cost and profit for items so cancelled.

8.6.2 International Plan B

All quotations are made and orders are accepted on the basis of establishment of an irrevocable letter of credit issued by a bank, acceptable to Seller, payable in United States Dollars available by sight draft upon presentation of copies of the Commercial Invoice, required U.S. Export License(s) Packing List, and Bill(s) of Lading indicating delivery to the appropriate carrier/forwarder.

8.7 TAXES

All sales, use, excise or similar taxes applicable to the manufacture or sale of the systems or products shall be added to the purchase price and shall be paid by the Buyer. In lieu thereof, where applicable, the Buyer shall provide a tax exemption certificate acceptable to the taxing authorities.

8.8 PATENTS

If any suit or proceedings are brought against Buyer claiming that any system or product or any part thereof manufactured by Seller and furnished under the purchase order constitutes an infringement of any patent of the United States, Seller shall defend at its expense, provided Buyer promptly nofifies Seller in writing of any such suit or proceedings and gives authority, information and assistance (at Seller's expense) for the defense or settlement of same. Seller shall pay all damages and costs awarded therein against the Buyer. In case said product, or any part thereof, is in such suit held to constitute infringement and the use of said product or part is enjoined, the Seller shall at its own expense, either procure for the Buyer the right to continue using said product or part, or replace same with non-infringing product or modification, or remove said and refund the purchase price and the transportation and installation costs thereof. The foregoing states the entire liability of the Seller for patent infringement by the said system or product(s) or any part thereof.

The Buyer shall hold the Seller harmless against any expense or loss resulting from infringement of patents or trademarks arising from compliance with Buyer's designs, specifications, or instructions. The sale of products by the Seller does not convey any license, by implication, estoppel, or otherwise under patent claims covering combinations of said products with other devices or elements.

8.9 ASSIGNMENT

Buyer or Seller shall not assign the order or any interest herein or any rights thereunder without the prior written consent of the other party.

8.10 WARRANTY

Seller warrants equipment of its manufacture against defective materials or workmanship for a period of one year. The warranty period for systems starts when installation and demonstration is completed and on the shipping date for all other products. Systems are repaired free of charge at the installation site for the first 90 days. For the remainder of the warranty period, all defective products, subassemblies or components will be repaired or replaced free of charge for service or materials if returned freight prepaid to the Seller's factory or service depot. Seller will bear freight charges for shipment after repair or replacement.

This warranty applies only to normal use and does not extend to expendable items such as lamps, fuses, etc., or mechanical parts failing from normal usage. In the case of equipment not manufactured by Seller, Seller will replace or repair equipment free of charge during the first 90 days following system installation and demonstration. THIS WARRANTY IS EXPRESSED IN LIEU OF ALL OTHER WARRANTIES OR REPRE-SENTATIONS EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF FITNESS FOR A PARTI-CULAR PURPOSE, OR MERCHANTABILITY. THIS WARRANTY MAY BE ASSERTED BY BUYER ONLY AND NOT BY BUYER'S CUSTOMERS. IN NO EVENT SHALL SELLER BE LIABLE FOR CONSEQUENTIAL OR SPECIAL DAMAGES.

8.11 SYSTEM SUPPORT

Service support and replacement parts for both the standard system manufactured by Seller, and other equipment supplied with the system, or equivalent, will be available in accordance with Seller's published rates for service and materials for a period of five (5) years from date of system acceptance (subject to 8.10 above).

For an additional five (5) years the Seller will make reasonable efforts to continue to provide the foregoing system support.



e.