

# APPLICATION NOTES/TECHNICAL BULLETINS

SENTRY AND XINCOM TEST SYSTEMS

**FAIRCHILD**

# APPLICATION NOTES/TECHNICAL BULLETINS

## SENTRY AND XINCOM TEST SYSTEMS

SENTRY APP. NOTE	TITLE AND ABSTRACT	DATE
13	<p><b>Testing One-Chip Calculators on the Sentry 100/200/400</b></p> <p>This application note describes the techniques of using a Sentry 100, 200, or 400 tester to completely test a typical one chip calculator. The application note discusses special wiring, finding sync, simulating keyboard inputs, and reading segment drivers.</p>	
14	<p><b>Sentry Series – Testing Input Breakdown Voltage on MOS/LSI Devices</b></p> <p>This application note shows two example programs for measuring large input breakdown voltages.</p>	12-72
15	<p><b>Sentry Series Parameter Testing For Static MOS LSI Arrays</b></p> <p>This application note discusses MOS/LSI parameter testing efficiency. It presents program formats to keep parameter test time to a minimum.</p>	8-72
16	<p><b>Sentry Series – Testing Random Access Memories on a Sentry 600</b></p> <p>This application note discusses briefly the problems of testing RAMs and how to avoid large functional patterns with alternate drivers to compliment data patterns; it also has some program excerpts.</p>	11-72
17, Rev. 2	<p><b>Using Magnetic Tape for Data Collection, Analysis and Reduction on the Sentry Series</b></p> <p>The purpose of this application note is to discuss the reasons for data-logging on magnetic tape and show that the data obtained can be manipulated by the Sentry's computer, giving a complete statistical study of any device that can be tested on a Sentry 200, 400 and 600.</p>	8-73
18	<p><b>1103 1024-Bit Random Access Memory Factor Program Description Using RAMPAT</b></p> <p>This application note is a description of a Sentry 600 test program for a 1024-bit dynamic random access memory of the 1103 type. The test program consists of nine basic tests. The first two tests exercise the ping-pong pattern (GALPAT equivalent) with different timing and voltage conditions. The next two tests use the Read-Write Modify pattern with row address A4 as the least significant address bit with two different timing and voltage conditions. Tests 5 and 6 are refresh tests using a Checkerboard pattern with the row address bits re-defined to make A0 the least significant bit. Here the test rate is slow to check refresh capability. The last three tests are d.c. parametric tests for voltage breakdown, leakage and power supply current.</p>	2-73
19	<p><b>Device Program Pinning Alteration Using Series 5000C Testers</b></p> <p>This application note describes an easy way to change the pinning of a program without interfering with any normal testing operations.</p>	12-72

APP. NOTE	TITLE AND ABSTRACT	DATE
20	<b>Automatic Timing Calibration and Pin De-skewing – Sentry 600</b>	2-73
	This application note shows programming techniques that may be used on the Sentry 600 test system to reduce timing errors related to system inaccuracies. Through these techniques, measurement and stimulus accuracy can approach the programming resolution of the timing generators. Total errors in timing between stimulus pins and sensing comparators can accumulate to several nanoseconds. Only through differential measurement techniques can the 160 pico-second timing resolution of the Sentry 600 realize its full potential for accurate propagation delays, rise times and other timing measurements on complex functional devices.	
21	<b>Testing Access Time on Read Only Memories</b>	5-73
	This application note discusses the reason to test access time on ROMs, the use of ROMPONG (an assembly language program that exercises a ping-pong type test on a functional pattern), pin assignments, and setting up the tester for testing.	
22	<b>Sentry 600 Test Plan Description for the RCA COS/MOS CD4034AD 8-Stage Static Bidirectional Parallel/Serial, Input/Output Bus Register Integrated Circuit</b>	3-73
	As the title says this is a test plan description including 17 volt function tests, contact tests, leakage tests, 2.8V function tests and noise immunity tests, channel resistance tests, a 1K-3K resistor test, dynamic test parameters, time measurement procedures, rise and fall time tests, test plan flow chart, and program listing.	
24	<b>Calculating Logarithms and Antilogarithms on Sentry II, 200, 600, and 610 Test Systems</b>	6-76
	This application note describes the FACTOR coding to be used for the calculation of logarithms and antilogarithms on Sentry test systems.	
25	<b>9300 4-Bit Shift Register Functional and Parameter Test Program – Sentry 400</b>	8-71
	This application note presents a procedure for testing a 9300 4-Bit Shift Register for functional operation and DC parametric quality using the Sentry 400 array test system; it covers wiring the load board, initial set-up instructions, program listing, and setting up the input clock.	
26	<b>Batch System vs Foreground/Background System</b>	7-73
	The comparative merits of batch systems and foreground/background systems are the heart of this application note.	
27	<b>Universal Load Boards for the Sentry 500 and 600</b>	7-73
	This application note takes a hollow center performance board and a fuzz button ring and discusses how to use them as universal load boards with only the DUT board changing with device types.	
28	<b>Testing At Frequencies Greater Than 5 MHz On a 5 MHz Sentry 600/500 System</b>	3-73
	This application note describes testing at frequencies greater than 5 MHz on 5 MHz systems by ORing two timing generators together to produce two pulses, sampling an output pin twice during one period, and making the least significant address pin an RZ type to allow two different addresses in one period.	

APP. NOTE	TITLE AND ABSTRACT	DATE
29	<b>Testing 7490 Decade Counter on Sentry 600</b>	3-74
	This application note describes three variations of a 7480 Decade Counter test program and includes source listings and sample outputs.	
30	<b>PSCAN</b>	5-74
	This application note discusses the use, output, and loading of PSCAN, an assembly language overlay that scans all programmed tester pins to establish the complete pin-by-pin programmed status of the test system.	
31	<b>Miscellaneous Numerical Manipulation in Factor</b>	5-74
	This application note discusses rounding off fractional numbers to integers and bit manipulation of FACTOR variables.	
32	<b>Generating RANDOM Integers with RANNUM</b>	5-74
	This application note is a brief, one-page description of RANNUM, outlining initialization, random or non-repeating numbers, and restrictions.	
33, Rev. 1	<b>Extending the Number of Global Variables with GLOBS on the Sentry 200/600/610 and Sentry II</b>	3-76
	GLOBS is an assembly language overlay that can extend the number of system global variables to 120. This application note discusses placing assembly language overlays on the disk, the GLOBS calling sequences, initializing the system, DOPSY commands, plus examples of GLOBS usage.	
34	<b>Minimizing Access Time for Assembly Language Overlays</b>	6-74
	This application note describes a technique for minimizing the access time required to load an Assembly Language overlay. The access time is made up of the time required to search the disk directory (\$DIRCT) for the file name and the time required to transfer the file to core. This technique minimizes the time spent searching the directory.	
35, Rev. 2	<b>XGRAPH: A General Purpose X-Y Plotter for the Sentry 200/600/610 and Sentry II</b>	3-76
	XGRAPH is an assembly language utility program which is executed by an EXEC statement call from within the user's FACTOR test program. Each individual call to XGRAPH performs a specific function such as output a single line of the graph including the ordinate value on the output device. It can clear and/or open the disk file required for the composite Shmoo plot, composite one set of test results upon the previous set, or produce a top of form on the line printer.	
	XGRAPH functions are illustrated in this application note in terms of sample plots and excerpts of the FACTOR programs which produce them. Included in this application note are the various specific calling sequences for these graphic functions, conditions, and usage requirements as well as the sample programs and plots.	

APP. NOTE	TITLE AND ABSTRACT	DATE
36	<b>Testing Random Access Memories (RAMs) with the Sentry Hardware Pattern Generator (HPG)</b>	4-75
	<p>This application note discusses setting up Local Memory to control the pattern generator; defining the read/write pins, RAM size, the address pins, data pins, etc.; loading the pattern generator with the pattern algorithm; executing the test; set up and algorithms for a read-modify-write-cycle and for column and row bar patterns; and testing refresh time.</p>	
37	<b>Testing CMOS Devices On a Sentry 600/610</b>	4-75
	<p>This application note discusses CMOS testing from designing a performance board through measuring VOL, isolating inputs from the pin electronics, measuring input leakage, programming input current tests, and measuring VOH. This note includes a sample program for CMOS testing.</p>	
38	<b>Using the Power of the Sentry 600/610 Disc-Based System to Develop Test Programs</b>	4-75
	<p>This application note illustrates how the power of a Sentry disc based system can be used to simplify program writing.</p> <p>This document consists of two sections. In the first a method of generating fast and flexible TTL Sentry 600 test programs is described. On the disc, the programmer stores small program segments that are inserted into each device test program. With this method, any TTL gate can be programmed within a half hour or a typical MSI device can be programmed and debugged in less than six hours.</p> <p>In the second section the programming of a ROM is illustrated. The programmer uses ROMPAT and string files to extract a test pattern and generate a Sentry 600 program. Typical development time for each functional pattern is about three minutes.</p>	
39	<b>A General Algorithm for Testing One-Chip Calculators on the Sentry 100</b>	6-75
	<p>This note describes a generally applicable method of testing one-chip display calculators with multiplexed display drives, on-chip free-running clock circuit, and keyboard strobing interlaced or coincident with display strobing and sharing common lines. The discussion assumes the use of the Fairchild Sentry 100 tester with the Model 8438 Submultiplex Unit. The general method can be applied to all units in the Sentry Series, however.</p>	
40	<b>Algorithmic Pattern Generation Techniques</b>	
	<p>This paper describes a method of generating algorithmically a truth table that can be easily checked and debugged for pin activity on LSI devices.</p>	
41	<b>Sentry 600, 610, and Sentry II Pin Electronics Switching Time Characterization Program</b>	9-75
	<p>PINCH collects and displays data on the dynamic switching properties of the Sentry 600, 610, and Sentry II.</p>	

APP. NOTE	TITLE AND ABSTRACT	DATE
42	<b>LMLOAD: A Program For Transferring Functional Test Data Between Local Memory and Disk Files</b>	9-75
	<p>LMLOAD is an Assembly Language Utility program for transferring functional test data from Local Memory to disk and back again. Large bodies of SET F data, previously loaded in Local Memory, compiled, and stored on disc, may be executed from within a given test program without being present in its program source file. LMLOAD, thus, significantly reduces compile time.</p>	
43	<b>LMSAVE: A Utility Program Aid for Microprocessor Test Generation</b>	9-75
	<p>LMSAVE is an Assembly Language Utility program for use with microprocessor test generation programs. LMSAVE currently supports six separate functions:</p> <ul style="list-style-type: none"> <li>• Transfers functional test data between Local Memory and files on disk. Data is transferred at run time thus obviating need for large quantities of SET F's in the FACTOR source file. This function is identical to that of utility program LMLOAD (Application Note 42).</li> <li>• Transfers single data items between FACTOR program and "virtual RAM memory" file on disk. Data is read or written in true random access fashion.</li> <li>• Allows input of user-generated microprocessor diagnostic program from cards or mag tape into the "virtual RAM memory."</li> <li>• Converts floating point numbers to Octal or Hexidecimal and returns them to the calling FACTOR program in TASCII format for printing on an output device.</li> <li>• Converts microprocessor opcodes to their corresponding mnemonics and returns them to the calling FACTOR program in TASCII format for printing on an output device.</li> <li>• Accepts data from an input device in either Octal or Hexidecimal and returns it to the calling FACTOR program.</li> </ul>	
44	<b>Measuring Frequency of Clock Generators Using External Sync on 10MHz Sentry Systems</b>	9-75
	<p>This application note is to introduce external sync and to illustrate how the frequency of an on-chip oscillator can be measured. This technique also demonstrates how to measure the propagation delay of a pulse that is less than the delay of the sync pulse to <math>T_0</math>.</p>	
45	<b>Testing Universal Asynchronous Receiver/Transmitter Devices on the Sentry II</b>	9-75
	<p>This application note discusses the basics of UART design, the problems and requirements of UART testing, and the strategy used in testing UARTs along with a program sample.</p>	
46	<b>Sentry II Pattern Processor: An Answer to Testing Large Dynamic Memories</b>	9-75
	<p>This application note discusses lightly the hardware organization of the PPM and then goes on to illustrate and explain PPM programming, Address and Data Generator microword block formats, and the flowcharting of microword programs.</p>	

APP. NOTE	TITLE AND ABSTRACT	DATE
47	<b>TDX User's Guide</b>	10-75
	<p>This TDX Users Guide describes the usage of the improved version of TDX, standard equipment on Rev. 10.2C.</p> <p>TDX (Tape Disc Transfer) is a file management tool for transferring groups of files between Disc and Tape. It is a DOPSY Utility which functions by generating an appropriate set of DOPSY commands (CREATE, FDUMP, JOB, NOTE, SET, VERIFY, UTILITY 'BMT', etc.) on disc in a Disc Input File (DIF). When all the commands have been generated, the Primary Input Device (PID) is pointed at this DIF. This causes the group of files to be transferred using these standard DOPSY commands.</p>	
48	<b>FST-1 Magnetic Tape Formats</b>	12-75
	<p>This application note provides the necessary information to write a magnetic tape that can be processed on an FST-1 using available FST-1 Software. The information will also be useful to the FST-1 Assembly language programmer wishing to write or process tapes in these formats.</p>	
49	<b>LEAD: A Microprocessor Testing Tool</b>	12-75
	<p>This application note discusses the LEAD (<i>Learn, Execute, And Diagnose</i>) strategy of microprocessor testing; it includes the basic LEAD philosophy, a sample program cross-referenced by a program map to the generated functional test sequence, a sample functional test result printout, a sample parametric test result, a sample yield analysis, and a sample shmoo plot.</p> <p>LEAD allows microprocessor diagnostic programs to be written in the microprocessor's own language. A reference microprocessor is used while the tester learns the microprocessor's responses to a given set of stimuli. Once this truth table of responses and stimuli is learned, it can be used with any device test program.</p>	
50	<b>Testing Peripheral Interface Devices</b>	12-75
	<p>This application note discusses the complexity of peripheral interface devices and the resultant testing problem, the limitations of earlier testing systems in facing this problem, and the Sentry II solution to the problem. Included within this discussion is a portion of a Sentry II peripheral interface device test program, shmoo plots showing parameter relationships, a yield analysis printout, and a datalog analysis of specific failures.</p>	
51	<b>SPLIT – Sensitivity Plot</b>	3-76
	<p>This application note covers SPLIT, an overlay program that can be called from a TOPSY or a manual analysis command. The note includes sample uses of SPLIT, a program description, usage instructions, a description of resulting displays, and instructions for creating SPLIT from an object file.</p>	
52	<b>Extending the Test Rate Above 10MHz on the Sentry II</b>	3-76
	<p>This application note is a sister piece to Application Note 28 and presents a simple way to extend the pulse rate seen by the DUT to frequencies higher than 20MHz while not exceeding the pin electronics power/duty cycle specifications.</p>	

APP. NOTE	TITLE AND ABSTRACT	DATE
53	<b>Sentry 600 Tester – Recovery of Files from TDX Tape with Unreadable Directory</b>	3-76
	This application note, written by a customer of FST, faces reading or writing problems on magnetic tape and delineates the recovery technique if just the directory is scrambled or if the files themselves are in trouble.	
54	<b>Sentry Series Recommended Spare Parts Kits</b>	3-76
55	<b>PPLOG-A Fail Matrix Datalogger for the Pattern Processor Module (PPM)</b>	6-76
	This application note describes a PPLOG, a specialized datalogger which produces a 'fail matrix' map of a Random Access Memory test pattern being executed by the Pattern Processor Module of a Fairchild Systems Technology Sentry II test system.	
56	<b>Test Head Calibration Techniques for Time Measurements on the Sentry II</b>	10-76
	This application note discusses the use of a Sentry II to obtain propagation delay measurements. A discussion of the basic accuracies to be expected using standard hardware and software techniques and a method to obtain time delay measurements approaching the basic time base resolution of $\pm 160$ ps are presented.	
57	<b>Testing a TV Character Generator with the Sentry II Sequence Processor</b>	8-76
	A test program for a MOS integrated circuit intended for displaying a TV channel number on the screen of a TV receiver was recently completed. This program uses a number of sequence processor features and hopefully, this note will be easy to relate to the capabilities of Sentry II.	
58	<b>How to Generate Complex Function Patterns – The Easy Way with a Sentry II</b>	12-76
	Sentry II computing power, coupled with efficient programming, can greatly reduce programmer workload and increase system efficiency. In the Sentry II, the Sequence Processor is a useful and versatile tool for achieving these operating advantages. With the right approach, it is easy to get the SPO to work.	
59	<b>How to Use the Pattern Generator as a Clock-burst Counter on the Sentry 600 or 610</b>	10-76
	The pattern-generator feature of the Sentry 600 and 610 test systems is normally used to Test RAM's with various patterns. This note describes a different application: the repetitive use of a single test pattern in local memory, called a clock burst.	
60	<b>How to Use the Sentry II Sequence Processor to Test an 8K x 25-Bit Ram PCB</b>	11-76
	Use of the Sequence Processor Module (SPM) in the SENTRY II semiconductor test system permits efficient testing of memory boards. A typical RAM-board testing procedure is described.	



APP. NOTE	TITLE AND ABSTRACT	DATE
61	<b>Load Board Decoupling Techniques for the Sentry Series Tester</b>	12-76
	Proper decoupling eliminates measurement accuracy degrading errors. This paper concerns itself with decoupling techniques applicable to the Sentry series testers.	
62	<b>A Description of the 8080 Microprocessor Test Program Package Using the Sequence Processor</b>	2-77
	This application note describes the software program package designed to test and evaluate the 8080 8-bit, N-channel microprocessor. Features of the Sentry II or Sentry VII Sequence Processor Module are brought into play to increase the efficacy of the test situation.	
63	<b>SPLIT – Sensitivity Plot (Including Revisions 1, 2, and 3)</b>	2-77
	This application note is a thorough update to application note #51.	
64	<b>Local Memory Address Mode of the Pattern Processor Option</b>	4-77
	This application note describes the use of the Pattern Processor Module (PPM) in testing Programmable Read Only Memories (PROM). The basic principles of the Pattern Processor, operating in a local memory Address Mode (PPAM), are described.	
65	<b>PXLOG – Pattern Execution Log for Sentry PPM Program (Preliminary)</b>	5-77
	PXLOG (Pattern EXecution LOG) is an assembly-language program providing observation of sequential events execution from the Pattern Processor Module (PPM) program execution. This application note describes how pattern execution may be verified and how programs under development may be debugged.	
66	<b>Testing 100K ECL Devices on the Sentry Test System</b>	10-77
	This application note discusses five problems that are associated with testing 100K ECL devices and solutions proposed – using a specific device within the 100K family.	
67	<b>Description of the Intel 8085 Microprocessor Test Programs for the Sentry II/VII with Sequence Processor Module</b>	11-77
	This application note describes the software program package of test and support programs for incoming inspection or engineering evaluation of the 8085 microprocessor. The diagnostic program is a software compatible extension of the 8080, described in application note #62.	
68	<b>Testing on the Sentry High-speed Test Station</b>	12-77
	This application note gives several examples of techniques for using the Sentry high-speed test station to its fullest advantage.	

	TITLE	DATE
TECH. BULL.		
1	Digital Printed Circuit Board Testing and Repair	11-72
2	Example of Factor Programming	12-72
4	Microprocessor Function Test Generation on the Sentry 600	11-74
5	“Microprocessor Testing”: A Testing Turnaround—Smart Dut Runs The Tester	2-75
6	A New Real-Time Function Test Generator System For Complex LSI Testing	5-76
7	A New Real-Time Pattern Generation System For the Testing of Regular Arrays	5-76
8	The Art of LSI Testing	6-76
9	Test Strategy Trends of LSI/GSI Technology	8-76
10	Sentry Computer: From FST1 to FST2	11-76
XINCOM APP. NOTE		
388006	Testing of Devices Uses Data I/O	7-76
388007	Test Head Relay Matrix Switching	7-76

