8. ADTMMETTC SECTION
a. GINBRAL. - The Arithmetic Section, located in the 10,000 Cabinet, ses opecial procodures derived from the fundanental processes of binary arithmetic to perform all the arithmetic and locical operations involved in the execution of instructions. The section prorms a single fundanental operation, addition. It performs all of the other arithmetic and logical operations as foms of addition. Besides its primary function, the section performs several auxiliary functions, as follows:
 Teetir Tape Beader and dictributea them, as complete uords, to the stowayemion.
(2) It serves as the switching conter for most of the internal transmissions of data.
(3) It assembles and disassembles words as ther pass to and from the Magnetic Trpe System.
(1) It provides the computer with the two storage classes $A$ and Q. Each of these classes provides rapid-access storage for a single $36-b i t$ word.

The arithmetic section is composed of three registers, the $X$-Register, the $Q-$ Register, and the Accumulator, and the Arithmetic Sequence Control. The following subparagraphs discuss the characteristics of each of the three registers, the special proce res of binary arithmetic which adapt these registers to the perfomance of arithmetic and logical operations, and the characteristics of the Arithmetic Sequence Control and the manner in which it iirects the performances of the arithmetic and logical operations by the arithmetic registers.
b. $X \rightarrow$ - EGISTER. - The $X$-Fegister, $X$, is a simple storage register capable of holding a single 36 -bit word. It stores the addend, subtrahend, multiplicand, and divisor during the corresponding arithmetic operations and serves as aswitching resister during most of the internal tranmissions of data. The register consists of 36 staces, each composed of a flip-flop, with multiple inputs to its "I" and "O" sides, and several gates, enabled by either of the flip-flop outputs. Fach stage holds one of the digits of word, the digit having been stored there by a pulse
apllied to the prope one of the flip-flop inputs. The digit is read from the stage by probing one of the gateswith a second pulse. If the gate is attached to the "1" outp t of the flip-flop, the pulse tranmits only a "l" digit out of the stage. If the gate is attached to the "O" output, the pulse trans its only a "O" distit from the stage.

The X -Register is prepared for receipt of a word by the signal CLEAR X. This signal effectively clears $X$ of its contents by setting each of the flip-flops to the "O" state. A number held in $X$ is complemented by the signal COMPLEMENT $X$. This signal, applied to the triger input of each Mip-flop in $X$, reverses the state of the flipflop regardless of its initial content. The signals wich transmit words into $X$ are as follows:
(1) $Q^{\prime} \rightarrow X^{\prime}$. - The stages of $X$ must be initially set to "I" by the signals CIFAR $X$ and COMPLFMENT $X$ in succession. $Q^{\prime} \rightarrow X^{\prime}$ inserts the word held in $Q$ into $X$ by transmitting the "O" digits from $Q$ into the respective "O" inputs of $X$.
(2) $A_{P} \rightarrow X$. - This signal inserts the number held in the lower-order 36 stages of $A$ into $X$ by transmitting the " 1 " digits from $A_{R}$ into the respective "7" inputs of $X$.
(3) SET $X$ to 1 . - This signal inserts the nunber $I$ into $X$ by setting its lowest-order flip-flop to "1" and all of its other flip-flops to "O".
(4) SAR $\rightarrow \mathrm{X}$. - This signal inserts an address held in SAR into the 15 lowerorder stages of $X$ by transmittin" the "I" digits Irom SAR into the respective "l" inputs of $X$.
(5) INITIATE READ MD. - This signal results in the transmission of the "I" digits from a specified MD address into the respective "I" inputs of $X$.
(6) INITTATE READ ES. - This signal results in the transmission of the "I" digits from a specified ES address into the respective "I" inputs of $X$. The pulses which transmit words out of $X$ are as follows:
(1) $X \rightarrow$. - This signal inserts the word held in $X$ into $Q$ by transmitting the "I" digits from X into the corresponding "I" inputs of Qo
(2) $X^{\prime} \rightarrow A_{R^{\prime}}$ - This signal performs the first step in the addition of a number in $X$ into A. The pulse reverses the state of those flip-flops of $A_{R}$ whose corresponding flip-flops in $X$ hold "O" 3 .
(3) $X \rightarrow P C R$. - This signal inserts an instruction, held in $X$, into PCR by transmitting the "I" digit from $X$ into the corresponding "I" inputs of UAK, VAK, and MCR.
 Any one of these signals initiates the transmission of "I" digits from $X$ to a specified MD storage address. The group of digits which is transferred, in each case, is indicated by the subscript numbers.
(5) INITIATE WRITE ES $_{0-14}$, INITIATE WRITE $E_{15-29, ~ I N I T I A T E ~ W R T T E ~ E S ~}^{0-35^{\circ}}$ Any one of these signals initiates the transmission of "I" digits from $X$ to a specified ES storage address. The group of digits which is transe ferred, in each case, is indicated by the subscript numbers.
(6) $\mathrm{X}_{0-11} \rightarrow \mathrm{OBK}, \mathrm{X}_{0-11} \rightarrow I B K, \mathrm{X}_{0-11} \rightarrow 2 \mathrm{BK}, \mathrm{X}_{0-11} \rightarrow 3 \mathrm{BK}$. - Each of these signals transmits "I" digits from the twelve lower-order stages of $X$ to a different one of the four Block Counters in the MT Storage System.
(7) $X_{0-5} \rightarrow$ TWR. - This signal transmits the six lower-order digits of $X$ into the thyratron $T$ pewriter Register.
(8) $X_{0-5} \rightarrow H P R$. - This signal transrits the six lower-order digits of $X$ into the thyratron Hich Speed Punch Register.
c. Q-REGISTER. - The Q-Register is a 36-stage storage register similar to K . It has the added property, however, of left circular shift, i.e. a word in $Q$ may be shifted one p to the left, with the highest order digit entering the lowest order stage, by the introduction of a single control pulse. Q holds the multiplier, quotient, and logical multiplier in the corresponding operations. As internal storage class $Q$, it provides rapid-access one-word storage during the performances of other operations.
$Q$ is cleared by the signal CLFAR $Q$, which sets each of its flip-flops to the "O" state. The signals which transmit words into $Q$ are as follows:
(I) $X \rightarrow$ Q. - This signal, discuss $d$ in the previous paragraph, transnits
(2) PT FEED PULSES. - Each of these signals, during loading, transmits six bits of a word stored on the punched tape into six lower-order stages of $Q$.
(3) MTO $\rightarrow$ 20-1. - This signal transmits the two bits stored in the magnetic tape output register into the two lower-order stages of $Q$.
(4) SET QO TO 1. - This signal sets the lowest-order flipmilop of $Q$ to its "I" state。

A word stored in $Q$ is shifted one stage to the left by the signal QL 1 . This signal transmits the digit stored in each stage of $Q$ into the flip-flop of the next higher-order one, with the digit in the highest-order stage being transmitted into the lowest-order flip-flop. The signal $Q_{35} \rightarrow Q_{0}$, generated during the division process, transmits the contents of the highest order stage ( Q $_{35}$ ) into the lowest order stage ( $Q_{0}$ ). The signals which transmit words out of Q are as follows:
(1) $Q^{\prime} \rightarrow X^{\prime}$. - This signal, discussed in the previous paragraph, transmits the word held in $Q$ into $X$.
(2) $Q_{0-1} \rightarrow$ MTI. - This signal transmits the digits held in the two lowerorder stages of Q into the Magnetic Tape Insertion Register.
d. ACCIMULATOR
(1) FUNCTIONAL CHARACTERISTICS. - The Accumulator is a 72 -stage flip-flop register, with subtracting and shifting properties. It forms the sum in addition, the difference in subtraction, the product in multiplication and holds the dividend and remainder in division. As internal storage class A, it provides rapid-access one-wor storage during the performances of other operations. The 36 lower-order stages of $A$, designated $A R$, are numerically equivalent to the stages of $X$ and $Q$. The 36 higher-order stages, designated $A_{L}$, provide the accumulator with double precision properties and the capacity to handle double length numbers. Numbers are transferred into A exclusively from $X$. During the transfer, the numbers are automatically converted from the modulus of $X(235-1)$ to the modulus of $A(272-1)$. The accumulator is basically subtractive, that is, it subtracts a number entered into it from the number it already holds. It is made functionally additive by providing automatic complementin of the number during its transmission from $X$. As a result, a number is
always added into A; subtraction is performed by complementing the number before the transmission and automatic complementing takes place.

The sections of the accumulator, $A_{R}$ and $A_{L}$, are cleared by the respective signals CLEAR $A_{R}$ and CIEAR $A_{I}$, each of which sets the flip-flops in the designated section to the "O" state. A number in A is shifted to the left one place by the signal ALI. A number in $X$ is added into $A$ by the four signals $X^{\prime} \rightarrow A_{R}, A R P R O B E, A_{L}$ INPUT, and $A_{L}$ PRORE. The specialized function which each of these pulses perform during the addition is discnssed in the succeeling subparagraph wich discusses the arithmetic properties of the accumulator. A number in $A_{R}$ is transferred into $X$ by the simal $A_{R} \rightarrow X$, discursed in a previous paragraph.
(2) ARITHMETIC PROPERTIES.
(a) GFNERAL. - The basic arithmetic operation performed is a sequence termed "Add $X$ to $A$ ". Since most arithmetic subroutines contain this fundamental operation, it is i perative that "Add $X$ to $A$ " be well understood.

There are two factors that tend to complicate the comprenension of $t$ is operation: one is the subtractive nature of the Accumulator and the other is the dowble length of the Accumulator. To perform addition in a subtractive Accumulator the complement of the contents of the $X$-Register is subtracted from the ccumulator. The transfer of the complement of $(X)$ is achicved simply by transmitting from the " $O$ " side of each $x$ staje to the corresponding stage in A. The double length of the Accumulator presents a problem in the handling of the algebraic sign. Since the sign "n the X-Register is held in the highest-order stage, $\mathrm{X}_{35}$, and the sign in the Accumulator is held in the higiest-orde stage of $A_{L}, A_{71}$, a means must be provided to transmit the sign information into the upper half of $A$. By assuming the existance of an imaginary upperorder $X_{\text {- Pegister consisting of }} X_{36}$ through $X_{r l}$ which will be referred to as $X_{I}$, the difficulty cen readily be resolved. $X_{I}$ actually is represented by a single stage $X_{35}$. If $X_{35}=0$, all stages of $X_{L}$ would hold zeros; if $X_{35}=1$, all stages of $X_{L}$ would hold ones. Then we can as ume that a transmission from $X_{L}$ to $A_{I}$ would be carried out exactly like the transmission from $X$ to $A_{R}$. All that noed be done is to sense the value in $X_{35}$ and treat all stages of $A_{I}$ in accordance with this value.

The circuitry between $X$ and $A$ actually carries out addition in two aistinct steps: the first is the transmission from $X$ to $A$, and the second is the generation of borrows which have the dual purpose of completing the subtraction and correcting the algebraic sign. To perform these stens, three rules must be formulated:

1. A bit in an Accumulator stage is changed from "O" to "1" or from "1" to "O" (complemented) only if the corresponding bit in the X-Register is "O".
2. A BORROW from the next higher-order stage is necessary if a bit in an Accumulator stage is changed from "O" to "I".
3. A RAPID-BORROW from the next higher-order stage is necessary if any borrow changes the bit in an Accumulator stage from "o" to "]".

Consider the case in which a positive number in $X$ is to be added to zero in $A$. The first step consists of transmitting the complement of the number in $X$ to $A$. Since in this case $X_{35}=0$, the non-existent $X_{L}$ will contain all zeros. The transmission of the comple ent will result in A containing ones wherever a zero is present in $X$. The partial sum effected by this transmission will appear as a negative number in A because $A_{L}$ will contain all ones and the sign is determined by a "1" in A71. However, the second step, in which BORROWS are generated, will rectify the apparent errors by changing the ones to zeros in $A_{L}$ as well as correcting the sum in $A_{R}$. The final sum, therefore, appsars as a positive number ( $A_{71}=0$ ) and the number in Ak will be identical with that in $X$. This operation is them in the following example in which a basic register length of four stages is used.

# $\left(A_{L}\right) \quad\left(A_{R}\right)$ <br> Initial Condition: 000000000101 <br> In assuming that the $X$-Register is also of double length, $X$ would appear as: 

$0000 \quad 0101$
STEP 1. The transmission of the complement of ( $X$ ) results in
the following partial sum:

| $\left(A_{L}\right)$ | $\left(A_{R}\right)$ |
| :--- | ---: |
| 1111 | 1010 |

Note that this sum anpears negative since An=l
STEP 2. Those stages of A which were changed from "O" to "I" necessitate borr ws from the next higher order stage (an oblique solid arrow indicates a BORNOW, a horizontal broken arrow indicates at RAPID-BORROW):


The final resuit after all borrows are completed is as follows:

| $\left(A_{L}\right)$ | $\left(A_{R}\right)$ |
| :--- | :--- |
| 0000 | 0101 |

The final sum is now the sum of ( $X$ ) and ( $A$ ), $5+0$, and is positive since $A_{7}=0$.
This operation is effected by four signals: two transmissive signals, $X^{3} \rightarrow$ $A_{R}$ and $A_{L}$ INPUT, and, later, two borrow signals, $A_{R}$ PROBE and $A 工$ PROBE. The signals $X^{P} \rightarrow A_{R}$ and $A_{R}$ PROPE are always produced in an "Add $X$ to $A^{\prime \prime}$ operation, but the signals $A_{L}$ INPUT and $A_{L}$ PROBE are produced only when the number in $X$ is positive $\left(X_{35}=0\right)$.

Each accumulator stage contains, in addition to transfer and shift gates, a "borrow" gate and a "rapid-borrow" gate. In $A_{R}$, the "borrow" gate is enabled whenever the stage stores a "1" and the corresponding stage of X stores a "O". The signal $A_{R}$ PROBE passes the enabled gate and enters the next higher-order stage as a BORROW signal. In AL, the "borrow" gate is enabled when the stage holds a "1". The signal $A_{L}$ PROBE then passes the gate and enters the next higher-order stage as a BORROW signal. A BORPOW signal always performs two functions in the stage it enters:

1. It probes the "rapid-borrow" gate.
2. It reverses the state of the flip-flop.

A "rapid-borrow" gate in either $A_{\mathrm{R}}$ or $A_{L}$ is enabled when the stage with which it is associated stores a "O". The BORROW signal passes the enabled gate and enters the nert higher-order stage as a RAPID-BORROW signal. The RAPID-BORROW performs the same functions as the BOPROW.

