

#### FEATURES

- Conformity with ANSI X3.131 SCSI standard
- Synchronous data transfers of up to 5 MBPS
  - Programmable synchronous transfer period
  - Programmable synchronous offsets up to 15 bytes
- Asynchronous data transfers up to 7 MBPS
- DMA burst transfer rate up to 12 MBPS
- Functional enhancements and speed improvements over ESP200/100A
- New SCSI-2 features available to reduce microprocessor interrupts
- Reselect3 Sequence
- Reset ATN command
- Differential mode enhancements:
  - Totem pole drivers on REQ/ACK
  - SCSI bus input/output delay
- 16- or 24-bit Transfer Counter
- On-chip, single-ended SCSI transceivers (48-mA drivers)
- Initiator or Target mode
- Hot pluggability
- Pipelined command structure
- 16-byte data FIFO between DMA and SCSI channels
- Clock rates up to 25 MHz
- Low power dissipation
- SCSI sequences implemented without microprocessor intervention

\* ESP201 also refers to ESP101, except where noted.




Figure 1. ESP201 Block Diagram

## PRODUCT DESCRIPTION

The ESP201 is the high-performance enhancement to the Emulex ESP200 SCSI Processor. The ESP201 implements the detailed protocol of the SCSI Bus standard.

The ESP201 operates in both the Initiator and Target roles, and can therefore be used in both host adapter and peripheral applications. The ESP201 performs such functions as bus arbitration, selection of a Target, or reselection of an Initiator. It handles message, command, status, and data transfer between the SCSI Bus and the chip's 16-byte internal FIFO, or a buffer memory. The above functions are internal processes that the ESP201 chip performs without microprocessor intervention.

## SYSTEM ORGANIZATION

The ESP201 chip provides hosts or targets with a SCSI solution for implementing the protocol of the SCSI Bus. The ESP101 checks and generates SCSI parity. The ESP201 also allows parity pass-through.

Applications include SCSI port processing for workstations and PCs as well as peripheral devices such as tape, scanners, and printers.

The ESP201 is pin compatible and functionally backward compatible with the ESP200. In addition, the following features and enhancements are included:

- Reselect3 Sequence
- Reset ATN command
- Differential mode enhancements:
  - Totem pole drivers on REQ/ACK
  - SCSI bus input/output delay
- Improved DMA transfer rate

The ESP201 has been optimized for interaction with a DMA controller and the controlling processor. Common SCSI Bus sequences that typically require significant amounts of processing time and microprocessor interaction have been reduced to single commands. These SCSI commands are listed in Table 1.

**Table 1. Single SCSI Commands**


Command	Description
Selection	Arbitration, target selection, transmission of an optional 1-byte (or 3-byte) message followed by a multiple-byte command.
Reselection	Arbitration, Initiator reselection, and transmission of a 1-byte (or 3-byte) Identify message.
Bus-Initiated Selection	Transmission of the selection bus ID, a 1-byte Identify or null message, a 2-byte Queue Tag message (if SCSI-2 mode), and a multiple-byte command.
Bus-Initiated Reselection	Transmission of the reselection bus ID followed by a 1-byte Identify message.
Target Command Complete	Transmission of a status byte and a 1-byte message.
Target Disconnect Sequence	Transmission of two 1-byte messages followed by disconnection from the SCSI Bus.
Initiator Command Complete	Transmission of a status byte and a 1-byte message.
Reselect3 Sequence	Transmission of a 1-byte Identify message and a 2-byte Queue Tag message.

## INTERFACES

The ESP201 has two separate interfaces: the Buffer Data Bus and the SCSI Bus. Pins that support these interfaces and other chip operations are shown in Figure 2.

The buffer data interface supports DMA Request, DMA Acknowledge, and microprocessor interrupt signals. For DMA operations, the buffer interface manages access timing and generates all buffer memory addresses.

The SCSI Bus interface consists of an 8-bit input bus and an 8-bit output bus. The TGS/DIFFM pin (ESP201) or DIFFM pin (ESP101) configures the SCSI interface for single-ended or differential mode operations.



\*DBP = ESP201 ONLY  
 \*\*DIFFM = ESP101 ONLY  
 \*\*\*TGS/DIFFM (BIDIRECTIONAL) = ESP201 ONLY  
 \*\*\*\*TGS (OUTPUT ONLY) = ESP101 ONLY


Figure 2. ESP201 Functional Signal Grouping

**PIN DESCRIPTIONS**

The ESP201 is available in a 68-pin PLCC package and an 80-pin PQFP package. The pin diagrams for these packages are illustrated in figures 3 and 4.


**REGISTERS**

The ESP201 registers are used by the microprocessor to configure, command, and monitor the SCSI Bus, and to pass data through the chip to the SCSI Bus. The ESP201 registers are summarized in Figure 5.



\*DBP = DIFFM FOR ESP101  
 \*\*DIFFM = ESP201 ONLY

Figure 3. ESP201 68-Pin PLCC Pin Diagram



NC = NOT CONNECTED  
 \*DBP = DIFFM FOR ESP101  
 \*\*DIFFM = ESP201 ONLY

Figure 4. ESP201 80-Pin PQFP Pin Diagram




Figure 5. ESP201 Register Set

## ELECTRICAL CHARACTERISTICS

**Table 2. Absolute Maximum Stress Ratings**

Symbol	Description	Min	Max	Unit
T <sub>STG</sub>	Storage Temperature	-55	150	°C
V <sub>DD</sub>	Supply Voltage	-0.5	7	V
V <sub>IN</sub>	Input Voltage	V <sub>SS</sub> - 0.5	V <sub>DD</sub> + 0.5	V
I <sub>LP</sub> <sup>1</sup>	Latch-Up Current	-100	100	mA
ESD <sup>2</sup>	Electrostatic Discharge (All except SCSI pins)	-3000	3000	V
ESD <sup>2</sup>	Electrostatic Discharge (SCSI pins)	-4000	4000	V

<sup>1</sup>Test conditions of  $-2V < V_{PIN} < +8V$

<sup>2</sup>Test using the human body model -- 100pF at 1.5 KW (MIL-STD-883C method 3015)

**Table 3. Operating Conditions**

Symbol	Description	Minimum	Maximum	Unit
V <sub>DD</sub>	Supply Voltage	4.5	5.5	V
I <sub>DD</sub> <sup>1</sup>	Supply Current (Static I <sub>DD</sub> )		2	mA
I <sub>DD</sub> <sup>2</sup>	Supply Current (Dynamic I <sub>DD</sub> )			mA
T <sub>A</sub>	Ambient Temperature	0	70	°C

<sup>1</sup>Static I<sub>DD</sub> refers to all inputs at V<sub>DD</sub>, all outputs open circuit, and all bidirectional pins configured as inputs.

<sup>2</sup>Dynamic I<sub>DD</sub> is dependent on the application.

## DC CHARACTERISTICS

**Table 4. Input Signals**

Symbol	Description	Minimum	Maximum	Unit	Test Condition
<b>A3-A0, WRN, DIFFM</b>					
V <sub>IH</sub>	Input High Voltage	2	V <sub>DD</sub> + 0.5	V	0 < V <sub>IN</sub> < V <sub>DD</sub>
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> - 0.5	0.8	V	
I <sub>IN</sub>	Input Current	-10	10	μA	
C <sub>IN</sub>	Capacitance		10	pF	
<b>ATNIN, ACKIN, BSYIN, REQIN, RSTIN, SELIN, MSGIN, CDIN, IOIN</b>					
V <sub>IH</sub>	Input High Voltage	2	V <sub>DD</sub> + 0.5	V	V <sub>IN</sub> = 0
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> - 0.5	0.8	V	
V <sub>H</sub>	Hysteresis	200	700	mV	
I <sub>IL</sub>	Input Current	-10	10	μA	
C <sub>IN</sub>	Capacitance		10	pF	
I <sub>IH</sub>	Input High Leakage Current	-10	10	μA	
V <sub>IN</sub> = 2.7V 0 < V <sub>DD</sub> < 5.5					

Symbol	Description	Minimum	Maximum	Unit	Test Condition
<b>CSN, RDN, DACKN, CK, RESET</b>					
V <sub>IH</sub>	Input High Voltage	2	V <sub>DD</sub> + 0.5	V	0 < V <sub>IN</sub> < V <sub>DD</sub>
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> - 0.5	0.8	V	
V <sub>H</sub>	Hysteresis	200	700	mV	
I <sub>IN</sub>	Input Current	-10	10	μA	
C <sub>IN</sub>	Capacitance		10	pF	

**Table 5. Output Signals**

Symbol	Description	Minimum	Maximum	Unit	Test Condition
<b>DREQ, IGS</b>					
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -4 mA
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 4 mA
I <sub>OZ</sub>	High-Z State Leakage	-10	10	μA	0 < V <sub>OUT</sub> < V <sub>DD</sub>
C <sub>OUT</sub>	Capacitance		10	pF	
<b>INTN</b>					
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 4 mA
I <sub>OZ</sub>	High-Z State Leakage	-10	10	μA	0 < V <sub>OUT</sub> < V <sub>DD</sub>
C <sub>OUT</sub>	Capacitance		10	pF	
<b>RESETO</b>					
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -8 mA
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 8 mA
I <sub>OZ</sub>	High-Z State Leakage	-10	10	μA	0 < V <sub>OUT</sub> < V <sub>DD</sub>
C <sub>OUT</sub>	Capacitance		10	pF	
<b>ACKON, ATNON, REQON, BSYON, RSTON, SELON, MSGON, CDON, IOON, SDOPN, SDO7N-SDO0N</b>					
V <sub>OL</sub>	Output Low Voltage		0.5	V	I <sub>OL</sub> = 48 mA
I <sub>OZ</sub>	High-Z State Leakage	-10	10	μA	0 < V <sub>OUT</sub> < V <sub>DD</sub>
S <sub>FT</sub>	Signal Fall Time	4		ns	
C <sub>OUT</sub>	Capacitance		10	pF	SCSI Termination


**Table 6. Bidirectional Signals**

Symbol	Description	Minimum	Maximum	Unit	Test Condition
<b>DB7-DB0, DBP*</b>					
V <sub>IH</sub>	Input High Voltage	2	V <sub>DD</sub> + 0.5	V	V <sub>IN</sub> = 0 V <sub>IN</sub> = V <sub>DD</sub> I <sub>OH</sub> = -4 mA I <sub>OL</sub> = 4 mA
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> - 0.5	0.8	V	
I <sub>IL</sub>	Input Low Leakage	-660	-75	μA	
I <sub>IH</sub>	Input High Leakage	0	20	μA	
V <sub>OH</sub>	Output High Voltage	2.4		V	
V <sub>OL</sub>	Output Low Voltage		0.4	V	
C <sub>IO</sub>	Capacitance		10	pF	


Symbol	Description	Minimum	Maximum	Unit	Test Condition
<b>SDIPN, SDI7N-SDI0N</b>					
V <sub>IH</sub>	Input High Voltage	2	V <sub>DD</sub> + 0.5	V	0 ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> I <sub>OH</sub> = -2 mA I <sub>OL</sub> = 4 mA
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> - 0.5	0.8	V	
V <sub>H</sub>	Hysteresis	200	700	mV	
I <sub>IN</sub>	Input Current	-10	10	μA	
V <sub>OH</sub>	Output High Voltage	2.4		V	
V <sub>OL</sub>	Output Low Voltage		0.4	V	
C <sub>IO</sub>	Capacitance		10	pF	
<b>TGS**</b>					
V <sub>IH</sub>	Input High Voltage	2	V <sub>DD</sub> + 0.5	V	V <sub>IN</sub> = 0 V <sub>IN</sub> = V <sub>DD</sub> I <sub>OH</sub> = -8 mA I <sub>OL</sub> = 8 mA
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> - 0.5	0.8	V	
I <sub>IL</sub>	Input Low Leakage	-660	-75	μA	
I <sub>IH</sub>	Input High Leakage	0	20	μA	
V <sub>OH</sub>	Output High Voltage	2.4		V	
V <sub>OL</sub>	Output Low Voltage		0.4	V	
C <sub>IO</sub>	Capacitance		10	pF	

\* DBP applies to the ESP201 only.

\*\* TGS is output-only in the ESP101.



CLOCK INPUT



RESET INPUT/OUTPUT

**Figure 6. Clock Input and Reset Input/Output**

## AC TIMING

The following figures and table values are illustrative of the ESP201 chip timing characteristics. For more information, refer to the Emulex *ESP201/101 SCSI Processor Technical Manual*, VLSI51011-00 Rev A.

## SYSTEM INTERFACE TIMING

Clock input, reset input/output, and interrupt output timing is listed below and illustrated in figures 6 and 7.

CLOCK INPUT						
#	Symbol	Description	Min	Max	Unit	Note
1	T <sub>CP</sub>	Clock Period (1 ÷ Frequency)			ns	
	T <sub>CS</sub>	Synchronization Latency	T <sub>CL</sub>	T <sub>CL</sub> + T <sub>CP</sub>	ns	
	F <sub>CPA</sub>	Clock Frequency, Asynchronous	12	25	MHz	
	F <sub>CPS</sub>	Clock Frequency, Synchronous	20	25	MHz	
2	T <sub>CH</sub>	Clock High	14.58	0.65 • T <sub>CP</sub>	ns	1
3	T <sub>CL</sub>	Clock Low	14.58	0.65 • T <sub>CP</sub>	ns	1
RESET INPUT						
4	T <sub>IRST</sub>	RESET Pulse Width	200		ns	
RESET OUTPUT						
5	T <sub>IRH</sub>	RESET High To RESETO High		50	ns	
6	T <sub>IRL</sub>	RESET Low To RESETO Low		50	ns	
INTERRUPT OUTPUT						
7	T <sub>IRI</sub>	RDN Low to INTN High		75	ns	
8	T <sub>ICY</sub>	RDN High to INTN Low	T <sub>CS</sub>		ns	

### NOTES

- For synchronous SCSI transfers, the clock must also meet the following requirements:  
 $(2 \cdot T_{CP} + T_{CL} \geq 97.92 \text{ ns})$  and  $(2 \cdot T_{CP} + T_{CH} \geq 97.92 \text{ ns})$ .




Figure 7. Interrupt Output




## REGISTER INTERFACE TIMING

Register interface timing is listed below and illustrated in Figure 8.


#	Symbol	Description	Min	Max	Unit	Note
1	T <sub>RASC</sub>	Address Setup to CSN	0		ns	
2	T <sub>RAHC</sub>	Address Hold from CSN	50		ns	
3	T <sub>RCCY</sub>	CSN High to CSN Low	40		ns	1
<b>READ CYCLE</b>						
4	T <sub>RCSR</sub>	CSN Low to RDN Low	0		ns	
5	T <sub>RRD</sub>	RDN Pulse Width	25		ns	
6	T <sub>RCHR1</sub>	RDN High to CSN High	0		ns	
7	T <sub>RCHR2</sub>	RDN High to CSN Low	40		ns	
8	T <sub>RDC</sub>	CSN Low to Data		40	ns	2
9	T <sub>RDR</sub>	RDN Low to Data		25	ns	2
10	T <sub>RDHC</sub>	CSN High to Data Release	2	25	ns	3
11	T <sub>RDHR</sub>	RDN High to Data Release	2	25	ns	3
<b>WRITE CYCLE</b>						
12	T <sub>RCSW</sub>	CSN Low to WRN Low	0		ns	4
13	T <sub>RWR</sub>	WRN Pulse Width	25		ns	
14	T <sub>RCHW</sub>	WRN High to CSN High	0		ns	4
15	T <sub>RWH</sub>	WRN High to CSN Low	40		ns	
16	T <sub>RWCY</sub>	WRN High to WRN Low	40		ns	1
17	T <sub>RDW</sub>	Data Setup to WRN High	8		ns	5
18	T <sub>RDHW</sub>	Data Hold from WRN High	0		ns	6
19	T <sub>RDWC</sub>	Data Setup to CSN High	10		ns	5
20	T <sub>RDHWC</sub>	Data Hold from CSN High	35		ns	6

### NOTES

1. If WRN is held low T<sub>RCCY</sub> is 35ns (min).
2. Both T<sub>RDC</sub> and T<sub>RDR</sub> specifications must be met.
3. RDN edges may precede or follow CSN edges.
4. WRN edges may precede or follow CSN edges.
5. Either T<sub>RDW</sub> or T<sub>RDWC</sub> specification must be met.
6. Either T<sub>RDHW</sub> or T<sub>RDHWC</sub> specification must be met.



REGISTER READ



REGISTER WRITE

Figure 8. Register Access


## DMA INTERFACE TIMING

DMA interface timing is listed below and illustrated in Figure 9.


#	Symbol	Description	Min	Max	Unit	Note
1	T <sub>DARL</sub>	DACKN Low to DREQ Low		20	ns	1
2	T <sub>DRH</sub>	DACKN High to DREQ High		20	ns	2
3	T <sub>DACY</sub>	DACKN High to DACKN Low	12		ns	3
4	T <sub>ACK</sub>	DACKN Pulse Width	35		ns	
5	T <sub>ACP0</sub>	DACKN Low to DACKN Low	75		ns	
6	T <sub>ACP1</sub>	DACKN High to DACKN High	T <sub>CS</sub> +30 -T <sub>DACY</sub> and 2T <sub>CP</sub>		ns	4
<b>READ CYCLE</b>						
7	T <sub>DAR</sub>	DACKN Low to RDN Low	0		ns	5
8	T <sub>DRD</sub>	RDN Pulse Width	T <sub>DDRL</sub>		ns	
9	T <sub>DRA</sub>	RDN High to DACKN High	0		ns	6
10	T <sub>DDAH</sub>	DACKN High to Data		30	ns	7
11	T <sub>DDAL</sub>	DACKN Low to Data		25	ns	7
12	T <sub>DDRL</sub>	RDN Low to Data		25	ns	7
13	T <sub>DADR</sub>	DACKN High to Data Release	2	25	ns	
14	T <sub>DRDR</sub>	RDN High to Data Release	2	25	ns	
<b>WRITE CYCLE</b>						
15	T <sub>DAW</sub>	DACKN Low to WRN Low	0		ns	8
16	T <sub>DWR</sub>	WRN Pulse Width	30		ns	
17	T <sub>DWA</sub>	WRN High to DACKN High	0		ns	9
18	T <sub>DWCY</sub>	WRN High to WRN Low	30		ns	
19	T <sub>DDW</sub>	Data Setup to WRN High	8		ns	10
20	T <sub>DHW</sub>	Data Hold from WRN High	0		ns	11
21	T <sub>DDWA</sub>	Data Setup to DACKN High	10		ns	10
22	T <sub>DHWA</sub>	Data Hold from DACKN High	10		ns	11

### NOTES

1. Negation pending.
2. Assertion pending.
3. If WRN is held low T<sub>DACY</sub> = 30 ns (min).
4. Synchronous transfers only.
5. RDN low may precede DACKN low.
6. RDN high may follow DACKN high.
7. Both T<sub>DDAH</sub> and T<sub>DDAL</sub> specifications must be met.
8. WRN low may precede DACKN low.
9. WRN high may follow DACKN high.
10. Either T<sub>DDW</sub> or T<sub>DDWA</sub> specification must be met.
11. Either T<sub>DHW</sub> or T<sub>DHWA</sub> specification must be met.



DMA READ



DMA WRITE

Figure 9. DMA Access


## SCSI INTERFACE TIMING – ASYNCHRONOUS

SCSI interface asynchronous timing is listed below and illustrated in Figure 10.


#	Symbol	Description	Min	Max	Unit	Note
<b>SINGLE-ENDED MODE<sup>1</sup></b>						
1	T <sub>AAR01</sub>	ACKIN Low to REQON High		50	ns	
2	T <sub>AAR02</sub>	ACKIN High to REQON Low		45	ns	3, 6
3	T <sub>ARA01</sub>	REQIN High to ACKON High		50	ns	
4	T <sub>ARA02</sub>	REQIN Low to ACKON Low		50	ns	4, 6
<b>Output Cycle</b>						
5	T <sub>ARDSO</sub>	Data Setup to REQON Low	60		ns	
5	T <sub>AADSO</sub>	Data Setup to ACKON Low	60		ns	
6	T <sub>ARHDO</sub>	Data Hold from REQIN High	5		ns	5
6	T <sub>AAHDO</sub>	Data Hold from ACKIN Low	5		ns	5
<b>DIFFERENTIAL MODE<sup>2</sup></b>						
1	T <sub>AAR01</sub>	ACKIN Low to REQON High		30	ns	
2	T <sub>AAR02</sub>	ACKIN High to REQON Low		30	ns	3, 6
3	T <sub>ARA01</sub>	REQIN High to ACKON High		25	ns	
4	T <sub>ARA02</sub>	REQIN Low to ACKON Low		30	ns	4, 6
<b>Output Cycle</b>						
5	T <sub>ARDSO</sub>	Data Setup to REQON Low	70		ns	
5	T <sub>AADSO</sub>	Data Setup to ACKON Low	70		ns	
6	T <sub>ARHDO</sub>	Data Hold from REQIN High	5		ns	5
6	T <sub>AAHDO</sub>	Data Hold from ACKIN Low	5		ns	5
<b>INPUT CYCLE</b>						
7	T <sub>ARDSI</sub>	Data Setup to REQIN Low	0		ns	
7	T <sub>AADSI</sub>	Data Setup to ACKIN Low	0		ns	
8	T <sub>ARHDI</sub>	Data Hold from REQIN Low		18	ns	
8	T <sub>AAHDI</sub>	Data Hold from ACKIN Low		18	ns	

### NOTES

- 200pF loading, data out on lines SDOPN, SDO7N-0N.
- Data out on lines SDIPN, SDI7N-0N.
- T<sub>ARDSO</sub> specification must also be met (output cycle only).
- T<sub>AADSO</sub> specification must also be met (output cycle only).
- FIFO is not empty.
- FIFO is not full (input cycle only).



ASYNCHRONOUS OUTPUT



ASYNCHRONOUS INPUT

Figure 10. SCSI Asynchronous Timing


## SCSI INTERFACE TIMING – SYNCHRONOUS

SCSI interface synchronous timing is listed below and illustrated in Figure 11.


#	Symbol	Description	Min	Max	Unit	Note
<b>OUTPUT CYCLE</b>						
<b>Single-Ended Mode<sup>1</sup></b>						
1	T <sub>SASTO</sub>	REQON/ACKON Assertion Period	90		ns	
2	T <sub>SNEGO</sub>	REQON/ACKON Negation Period	90		ns	
3	T <sub>SDSO</sub>	Data Setup to REQON Low/ACKON Low	55		ns	
4	T <sub>SHDO</sub>	Data Hold from REQON Low/ACKON Low	100		ns	
<b>Differential Mode<sup>2</sup></b>						
1	T <sub>SASTO</sub>	REQON/ACKON Assertion Period	96		ns	
2	T <sub>SNEGO</sub>	REQON/ACKON Negation Period	96		ns	
3	T <sub>SDSO</sub>	Data Setup to REQON Low/ACKON Low	65		ns	
4	T <sub>SHDO</sub>	Data Hold from REQON Low/ACKON Low	110		ns	
<b>INPUT CYCLE</b>						
5	T <sub>SRASTI</sub>	REQIN Assertion Period	27		ns	
6	T <sub>SRNEGI</sub>	REQIN Negation Period	20		ns	
7	T <sub>SAASTI</sub>	ACKIN Assertion Period	20		ns	
8	T <sub>SANEGI</sub>	ACKIN Negation Period	20		ns	
9	T <sub>SDSI</sub>	Data Setup to REQIN Low/ACKIN Low	5		ns	
10	T <sub>SHDI</sub>	Data Hold from REQIN Low/ACKIN Low	15		ns	

### NOTES

- 5MBytes/sec max., data out on lines SDOPN, SDO7N-0N.
- 5MBytes/sec max., data out on lines SDIPN, SDI7N-0N.



SYNCHRONOUS OUTPUT



SYNCHRONOUS INPUT

Figure 11. SCSI Synchronous Timing

Emulex is a registered trademark of Emulex Corporation.

Emulex Corporation, 3545 Harbor Blvd., Costa Mesa, CA 92626, (800) EMULEX-3 or (714) 662-5600 in California  
 North America offices: Anaheim, CA (714) 385-1685; San Jose, CA (408) 452-4777;  
 Rosewell, GA (404) 587-3610; Burlington, MA (617) 229-8880; Saddlebrook, NJ (201) 368-9400;  
 Houston, TX (713) 981-6824; Reston, VA (703) 264-0670; Schaumburg, IL (708) 605-0888; Toronto (416) 673-1211

International offices: Workingham (44) 71-4772929; Munich (49) 89-3608020;  
 Sydney (02) 417-8585; Paris (33) 134-65-9191; Milan (39) 39-639261; Hong Kong (852) 529-2705

Emulex Micro Devices sales representatives: Montgomery Marketing (919) 467-6319 - Alabama, Georgia, Florida panhandle, North Carolina, South Carolina, Tennessee; ProMerge (408) 453-5544 - northern California, northern Nevada;  
 Sales Engineering Concepts (305) 426-4601 - Florida, Puerto Rico; West Associates (214) 680-2800 - Mississippi, Oklahoma, Texas; Advanced Tech Sales, Inc. (508) 664-0888 - Massachusetts, Connecticut, Vermont, New Hampshire, Maine, Rhode Island; Oasis Sales Corporation (708) 680-2800 - northern Illinois, Wisconsin, North Dakota, South Dakota, Minnesota

Specifications are subject to change without notice.

©1991 Emulex Corporation

ESP201/101, DS1001 Rev. 2.0, 11/13/91