

2775 Northwestern Parkway Santa Clara, CA 95051 Telephone (408) 496-0434

DATA TECHNOLOGY CORPORATION

DTC-10-1 HOST ADAPTER* FOR THE IEEE 696.1 (S-100) BUS

PRELIMINARY SPECIFICATION April 3, 1981

*THE DTC-10-1 HAS DMA CAPABILITY

WARRANTY DISCLAIMER:

ANY MODIFICATION OR ALTERATION TO THIS BOARD AUTOMATICALLY NULLIFIES ANY WARRANTY OFFERED BY DTC OR ITS DISTRIBUTORS.

TABLE OF CONTENTS

1.C INTRODUCTION

1.1 Sample Disk Subsystems

2.0 DTC-10-1 BASIC FEATURES

- Theory of operation 1KA Host Interface 2.1
- 2.2
- 2.3 IEEE 696.1 Bus Interface

DTC-10-1 HARDWARE AND OPERATION 3.0

3.1 Interface Register Definition

- Normal Command Sequence 3.2
- Hardware Theory of Operation 3.3

ELECTRICAL/MECHANICAL SPECIFICATIONS 4.0

5.0 INSTALLATION

- 5.1 Inspection
- 5.2 Preparation for Use
- 5.3 Initial Checkout

6.0 REFERENCE DOCUMENTATION

6.1 DTC Supplied Documentation 6.2 Other Documentation

APPENDIX A - COMMANDS/PROGRAMMING APPENDIX B - HOST BUS FIN ASSIGNMENT APPENDIX C - S-100 PIN ASSIGNMENT APPENDIX D - SAMPLE PROGRAM FOR FPOGRAMMED I/O AFFENDIX E - DMA PROGRAMMING

1.0 INTECDUCTION

The ITC-10-1 Host Adapter is a single board interface card for the IEEE 696.1 S-100 Bus. This host adapter may be utilized with any of the Data Technology Corporation 1KA Series Disk Drive Controllers. This specification provides the programming mechanism and command block format utilized by the DIC-10-1 Host Adapter. The detailed specifications for the DTC controllers can be found in the respective controller documentation.

The IIC-10-1 Host Adapter fits into a single S-100 Bus slot and presents one unit load to the bus.

Commands are issued to the controller through the Host Adapter in the host computer. The controller accepts data from the Host Adapter and transfers the data to the correct location on the disk. In addition, the controller will detect/correct burst errors from the fixed disk drive (4 bits in length) before data is transferred to the host computer (on hard disk and non-IBM format floppies only).

1.1 Sample Disk Subsystems

The ITC-10-1 Host Adapter will operate with any DTC controller with the standard DTC-1KA host interface. All of the DTC-1KA controllers have the identical host bus protocol, so that software developed for one controller can be easily modified for use with other DTC-1KA controllers. Each of the DIC controllers complies with the interface requirements for the particular disk drive; installation is therefore fairly simple.

A list of available DTC-1KA controllers and their respective disk drives follows. Because new, and sometimes plug-compatible, drives are constantly being introduced this list is only representative.

CCNIRCLIER	<u>DISK_AND_CAPACITY</u>
DTC 510	Seagate Technogy ST506 or equivalent (Olivetti, RMS, and Tandon Magnetics) 1 or 2 ST506 drives; 3 or 6M-bytes each
DTC 520	ST506 (1 to 2) and mini-floppy (1 to 3)
SA1410	Shugart Associates SA600

SA1420 Shugart Associates SA600 with 96 TPI; mini-floppy SA1401 2 Shugart Associates SA1000 (5 or 10M-bytes) SA1403 4 SA100's with non-IBM (ECC format) florpies SA1403D SA1000 with integral IBM-compatible single/double-density 8-inch flexible disk drive backup SA1404 Shugart Associates SA4000 (14 to 58M-bytes) SA1404D SA4000 with SA800/850 integral IBM-compatible single/double-density flexible disk drive backup SA140E SA1000 with Data Electronics Streaker streaming tape backup (10 to 20M-bytes) SA1407 SA4000 with DEI Streaker backup DTC101 Memorex 101 (11 to 22M-tytes) Fujitsu 2301/2 (11 to 22M-bytes) DTC101D Memorex 101, Fujitsv 2301/2 and integral IBM single/double-density backup Data Peripherals DP100 (10M-bytes) 8-inch DIC900/910 hard disk cartridge with SA1000 fixed disk DICEQQ/E1QCDC Finch (24M-tytes) with optional IBM single/double-density floppy backup

2.0 DIC-10-1 BASIC FEATURES

The DIC-10-1 has a full set of features that enable it to be an integral part of an S-100 system. Included in the circuitry are:

- * Processor I/O and/or DMA data transfer logic
- * DMA capable of operation to 300K-bytes/sec
- * Interrupt or tie-in to off-board vectored interrupt generator
- * Phantom Boot capability
- * 6 Mhz operation

2.1 Theory of Operation

Upon Reset the Fhantom EPROM is enabled (removing a jumper can disable this function). The EPROM looks like a repeating sequence of 512 Bytes from address & to FFFFFF. The board will rull the Phantom line (67) only when a sMEMR cycle is initiated. Therefore, the CPU can read the toot program, tranfer it to regular memory, jump to it and disable the Phantom circuit, and then load a CP/M boot program from disk.

Disk commands are issued to the DTC controller via commands stored in the main memory (the command structure is described in section 4.0 of each of the DTC controller specifications). Depending on the type of command, the controller will request up to 10 command bytes. Upon receipt of the last command byte, the controller will begin execution of the command.

For the data transfer commands, a check is performed on the disk address and status is flagged if it exceeds the drive limits. The data is stored in a sector buffer on the controller before it is transferred to the host or disk drive. This tuffer eliminates any possibility of data overruns between the host and the disk.

Upon completion of the command, the controller will output the completion status to the data register in the host adapter. (Further delineation of the completion status may be requested by issuing the appropriate sense commands).

2.2 1KA Bost Interface

The electrical interface to the DTC disk drive controllers are all based on a common bus structure. The DTC-10-1 will work with any cf these hard disk controllers as outlined in section 1.1 and Appendix B.

2.3 IEEE 696.1 Bus Interface

The ITC-10-1 Host Adapter is designed to operate in S-100 systems based upon the IEEE standard 696.1. It features 16-bit I/O addressing, 24-bit memory addressing and 8-bit data paths. The DMA arbitration operates according to the scheme described in the IEEE 696.1 publication. The IEEE 696 standard pin description is outlined in Appendix C.

3.0 DTC-10-1 HARDWARE AND OFFRATION

3.1 Interface Register Definition

The interface registers for the DTC-10-1 Host Adapter are listed below. B represents the 6 most significant bits of the I/O address (or the 14 most significant bits in a 16-bit I/O address.)

BEX_Address	Register	
Եջ	Data in/out Register	LAR
b1	Control Register (write orly)	CNR
b1	Completion Status Register (read)	CSTAT
b2	Status Register (read only)	FSTAT
b2	Clear DMA Address (write pulse)	CLRDMA
b Z	DMA Address (write only)	IMADD
b 3	Clear Phantom Status (read pulse)	CLRPHANT

3.1.1 Register Definition

DATA INFUT REGISTER - Disk read data, completion status, and controller sense bytes are passed through this register. The data is held for each handshake cycle.

DATA OUPUT REGISTER - Command bytes and disk data are passed through this register to the controller. Data is latched and held until updated by the host.

CONTROL REGISTER - Provides control over the controller select process and host edapter operations.

COMPLETION STATUS REGISTER - Stores the controller completion status during both DMA and non-DMA command cycles.

STATUS REGISTER - Enables the host to read the status of the host tus and monitor the host adapter opertation.

CLEAR DMA ADDRESS - A write to this port produces a pulse that resets the internal DMA address counter to zero

CIFAR PHANTOM STATUS - A read to this port disables the on board Phantom boot FRCM, so the host can resume normal operation.

DMA ADDRESS REGISTER - DMA address bytes are sent to this register in the following order: Byte address 16 to 23, 8 to 15, 0 to 7. If only 16-bit addresses are used in the host computer, two bytes must te sent.

3.1.2 Fit Definition For Unique Registers

<u>Control_Pegister_(CNR)</u>	<u>Output_Address_MN1</u>
Bit 7	Not used
Bit 6	Assert select and Data bit Ø - used to access a controller.
Bit 5	Not vsed
Bit 4	Interrupt Enable - enables the interrupt channel, must be set prior to Bit 3.
Bit 3	Request Interrupt Enable - the interrupt will activate if REC is present.
Bit 2	Not used
Bit 1	Inable data, after the selection process.
Bit @	IMA Enable - the DMA channel will activate when REC and DATA are present.

BUS STATUS - processor can read status of host bus

Bus_Status_(BSTAT) Input_Address_MN3

.

Bit 7	REC - indicates the controller either requests data or has data for the host
Bit 6	adapter. IN/OUT* (reference to controller) - low indicates data to host adapter, high
Bit 5	indicates data to controller. MSG - indicates last byte in data or command string.
Bit 4	COM/DTA* - a command to the controller will have a high, data will be low.
Bit 3	BUSY - indicates the status of the busy signal; high means controller is tusy.
Bit 2	FERR - received parity error. This bit set indicates that the data from the controller had a parity error. This bit is reset ty outputtng a COMMAND (b01)
Bit 1	IINT - Interrupt has been activated. This bit is reset by reading BSIAT.
Bit ©	DONE - this bit is set when the DMA is not enabled or if a DMA has completed. It is reset when the DMA is enabled.

3.2 Normal Command Sequence Operation

The method by which a command is executed is as follows:

- 1 Device driver builds a Command Descriptor Block (CDE) in system memory (see section 4.0 of the appropriate DIC controller specification).
- 2 The driver then writes the address of the first byte of the CDB into the Command I/O Pointer Block (CIOFB) of the command driver routine.
- 3 The DATA ADDRESS (DAD) is also set up if a data transfer is required. Commands requiring data transfers are READ, WRITE, READ ID, REQUEST SENSE, REQUEST SYNDROME, and WRITE ECC. If the DMA charnel is to be used, the DAD is written into the DMADD register in the following order: most significant tyte, middle byte and least significant byte.
- 4 The driver now performs a GEICON routine which determines if the controller is busy. When it is not busy, the GEICCN routine will assert the SELECT line until the controller responds with a BUSY.
- 5 When the controller responds to the host adapter by asserting BUSY, the driver shifts to the OUTCOM routine. In response to the REQuest bit in the BSTAT, the driver passes the command one byte at a time to the controller.
- 6 The controller verifies that the command is correct and begins the command execution phase. At this time the data is transferred to or from the host adapter and into or out of the S-100 memory. If the DMA is activated, the rest of the command cycle will proceed automatically.
- 7 After the data transfer is completed, the controller enters the command completion phase. The controller sends a one-byte completion status to the host adapter indicating whether or not an error occurred during command execution. This is handled by the CMPSTAT routine in the programmed I/O mode or automaticaly in the DMA mode. Finally, the controller sends the message byte (of zeroes), and the operation is complete. The DONE bit will be set if in DMA mode.
- 8 At this time the controller enters the idle (non-BUSY) mcde awaiting another command. If an error was encountered by the controller, the CMSTAT routine will return with it in the C register. It is the responsibility of the device driver to issue a REQUEST SENSE command to request any detailed information about the error.

3.3 Hardward Theory Of Operation

The DIC-10-1 Host Adapter serves as a data channel for the controller. Cormands and data are fetched/stored to the system memory as a function of RIQ. The host adapter consists of Command and Status Registers, a DMA channel, and an interrupt latch. The registers are addressed as I/O ports. Commands and data are passed through these registers as a function of the I/O driver routine and the controller status lines. The host adapter will return an ACK after each DATA or CCMMAND cycle has been completed.

Each memory cycle is initiated when the controller asserts REQ. The driver will respond by reading/writing the data register.

when data is transferred to the host adapter, the data on the host bus is held until the memory write is completed. When data is transferred to the controller, the data is latched into a holding register, then sent to the controller.

3.3.1 I/O Logic Operation (Bus Slave)

The host adapter responds to commands from the CPU processor to either read a particular register or write to a register. The 14-tit address selection (4 I/C locations = 2 Rits) is set with the dipswitches at location 12D (Address bits 15 to 8) and 7D (Address bits 7 to 2). The dipswitch selects a block of four I/O addresses. A read is selected when lines DBIN, PR/W*, and SINP are asserted with the appropriate I/O address. A write is performed when SOUT is high and PR/W* is low along with the I/O address. Because low power Schottky logic is used, the I/O logic will perform at the highest speed clocks now currently in use.

3.3.2 I/C Logic DMA Channel

The DMA channel is activated when the DMA enable bit is set and REQ and DAIA are passed from the controller. The DMA begins the IEEE 696 arbitration process by pulling down the HCLD line and asserting the DMA artitratrion tits DMA0* through DMA3*. The DMA priority is set by the 8pin DIP switch below 4B. When the the CPU responds with HOLDA the artitration process is complete. If the arbitration is unsuccessful for the IIC-10-1 it will try again as soon as HOIDA goes low. After a successful artitration, the DMA will tegin transferring data under the command of the controller. Cnce the host adapter has the bus the entire data move can proceed without dropping the bus, or the host adapter can be set to drop the bus after each cycle. This function is set by a jumper at location TF2 (near 3B). It is recommended that dynamic memories be self-refreshing as a Z-80 based refresh will be inhibited by the DMA cycle. The DMA logic will respond to a memory that is not ready (pREADY or XREADY) by stretching the read and/or write pulses. If the controller asserts IN, then the DMA will read data from memory. If IN is deasserted, then the DMA will write to memory. When COMMAND is asserted the DMA will drop the bus and input the completion status to the CSTAI register. Upon receipt of the MSG bit, the TONE bit will be set. If the Interrupt enable is set, the MSG bit will cause an interrurt.

3.3.3 Interrupt Logic

The DIC-10-1 can cause an interrupt in two ways. If INTEN is set, then RINTH is set (on succeeding writes to the BCCN port). The interrupt will activate when, and if, a REQ is present. This can be used in a read operation when the command string is passed to the controller, but there is a time lag before a seek and read operation is complete. The controller sector buffer must be full before the read data is passed to the host adapter. If DMA is active, the interrupt can be set to operate when the command cycle is complete. When the interrupt is active, the INT line, the NMI line or one of the vectored interrupt lines will be pulled down (i.e., set by jumpers E1 thru E11). The interrupt is cleared ty a read to the bus status register (BSTAT).

HCST_ADAPTER_PHYSICAL_PARAMETERS

(The DTC-10-1 Host Adapter fits into a single S-100 slot).

Width	10.0	inches
Length	5.125	inches
Height	0.75	inch
Weight	0.7	lbs.

ENVIRONMENTAL PARAMETERS

	Operating:	Storage:
Iemperature (degrees F/C)	32/Ø to 131/55	-40/-10 to 167/75
Relative Humidity (@ 40 degrees F, wet bulb temp, nc condensation)	10% to 95%	10% to 95%
Altitude	sea level to 10K feet	sea level to 15K feet

POWER_REQUIREMENTS

Voltage @ current(host adapter) +8 VDC @ 1.5A(max)

Note: For the physical parameters of the controller, refer to its DTC controller specification.

5.0 INSTALLATION

5.1 Inspection

Inspect all shipping containers for damage. If a container is damaged, the contents should be checked and the DTC-10-1 Host Adapter verified electrically. If the host adapter is damaged, call Data Technology Corporation Customer Service for Return Material Authorization number. Flease retain all shipping latels and documentation.

5.2 Preparation For Use

Before the DTC-10-1 Host Adapter can be used, initial setup may be required. Be sure the power requirements for the Host Adapter are met (section 4.0). The host adapter is installed in a vacant slot in the S-100 tackplane.

A 50-pin, mass-terminated cable connects the host adapter to location J6 on the DTC controller board (pin 1 is marked on the host adapter connector as a triangle or dot and on the controller silkscreen). Refer to the interconnection diagram in the appropriate controller specification for connection of the controller to the disk drives. Note that all cables, including drive catles, are of the mass-terminated type, so no inadvertant signal swapping can cccur.

Be sure the controller has adequate DC power (refer to the controller specification; the controller maintains the same power connector pinouts as the disk drive). To set up the controller, refer to the switch setting instructions found in the controller specification.

The following sections describe in detail the proper jumper settings on the host adapter.

5.2.1 Address Switches

The address switches are located in positions 12D and 7D.

Note: If the switch is on, the logic compares for zero (0V to 0.8V) on the S-100 bus. Bit assignment is as follows:

12D	<u>Fositicn</u>	Address	<u>Label</u>
	1 2 3 4 5 6 7 8	A15 A14 A13 A12 A11 A10 A9 A8	F D C B A 9 8
7D	Pesition	Address	Label
	1 2 3 4 5 6 7 8	BCOT AS BOOT A10 A7 A6 A5 A4 A3 A2	UT765432

5.2.2 IMA Priority Switch

The DMA priority is set by an 8 pin DIP Switch below 4B.

<u>Position</u>	<u>Function</u>	<u>Label</u>
1	DMA3	3
2	DMA2	2
3	DMA1	1
4	DMAØ	Ø

If an external vectored interrupt controller is being used the INT line may te jumpered to the vectored interrupt lines VIØ through VI7 (4 to 11) instead of pin 73.

5.2.3 Farity

The IIC-10-1 generates odd parity with the standard parity jumper at IP1 (near 12A). On outputs from the controller the odd parity is checked and the PERR bit is set if bad parity is found.

5.2.4 Phantom EPROM

The ITC-10-1 has a socket for a BOOT FROM (at 7A) that can be accessed in the Fhantom mode. There is also a Phantom state generator circuit that is set by RESET* or PCR* and reset by a read to b3. If the Phantom feature is not wanted, jumpers TP3 and TP5 should be disconnected. If the Phantom state generator is to be on an another board, tut the on board phantom PROM is to be read, then jumpers TP3 should be disconnected and jumper TP5 sould be connected. The 2716 used as the FOOT PROM is switch-selectable by Dipswitch 5D, positions 1 and 2, to determine which 512-byte segment (out of 2048 bytes) is to be read in the Phantom mode.

ار برزی مرکز

5.2.5 Jumper Summary

Jumper	Postion	Function	Description
IP1	124	Host Data Parity	Preset for odd parity
192	3B	DMA Control	c-h DMA will hold for duration of data transfer
			c-d DMA will drop after each cycle
TP3	13B	Fhantom Control	Connects on-board Phantom generator to S-100 bus
TF4	9D	Extend I/O Address	c-ext enables extended I/O address to 16 bits; 65,536 addresses
•			c-gnd enables 8-bit I/O address range; 256 addresses
IP5	14 D	PROM Read	Enatles PROM to be read in Fhantom mode

5.3 Initial Checkout

The initial verification of the disk subsystem can be done via an appropriate monitor FRCM, or through a debugging utility such as DDT under CF/M^* .

-First, verify that all the interface registers are accessible through the correct addresses and that the registers can be read/written with the expected results. Install driver routines by reading Appendix A or the FIC S-100 Driver BIOS Diskette. Next, attempt to issue a few commands to the disk subsystem, again via the console.

A recommended approach is to first issue a RECALIBRATE command. After verifying that it executed correctly, issue a SEEK command to verify that the logical Address calculation has been performed correctly. Then, issue a FCRMAT DRIVE command; the recommended interleave for the S-100 system running at 2MHz is 4. Finally, data transfer commands should te issued to verify the data. All commands can be issued via the console programmer's interface. 6.0 REFERENCE DOCUMENTATION

This section provides information regarding the documentation available for using the DIC-10-1 Host Adapter.

uniter En

6.1 DIC-Supplied Documentation

6.1.1 DTC Controller Specifications

Each controller that is manufactured by DTC is described by its own specification. Refer to the appropriate controller document when attempting to program the disk subsystem.

6.1.2 DIC Software Manual

This manual explains how to install CF/M onto your system using the DTC-1403D Controller and the DTC-10-1 Host Adapter. Also available is a DTCFICS diskette.

6.2 Other Documentation

6.2.1 IFFE S-100

- a. IFFE 696.1 Standard Specifications for S-100 Bus Interface Devices.
- b. S-100 CPU/ System Manual use the version appropriate for your system.

6.2.2 Disk Drive Documentation

Use the appropriate drive manufacturer's manual for your disk drive.


APPENDIX A COMMANDS/PROGRAMMING

An I/O request to the DTC controller is performed by passing a command descriptor block (CDE) to the controller. The first byte of a CDB is the command class and opcode. The remaining bytes specify the drive logical unit number (LUN), block address, control bytes, and number of tlocks to transfer. The controller performs an implied seek and verify when commanded to access a block.


Due to the different types of commands each controller recognizes, the command format for the DTC-10-1 Host Adapter will only indicate the skeletal representation of the command. The reader is directed to section 4.0 of the appropriate DTC controller specification for more detailed command information.

A.1 Command Format

A.1.1 Commands Requiring 6 Pytes



XXXX is the HEX address that is loaded into the CIOPB location



XXXX is the HEX address that is loaded into the CIOPB location

A.2 Request Syndrome Command

The REQUEST SYNDROME Command returns 2 bytes of information. The data returned for the REQUEST SYNDROME Command is listed as follows:

 7
 6
 5
 4
 3
 2
 1
 0


 Iata Byte Ø
 XXXX

 Data Byte 1
 XXXX + 1

XXXX is the HEX address that is loaded into the DMA location

A.3 Drive and Controller Sense Information

Upon execution of the REQUEST SENSE command, the controller returns four bytes of information in the following format. (Refer to <u>Drive and Controller</u> <u>Sense</u> in section 4.0 of the DTC controller specifications for a detailed interpretation of these bytes).



XXXX is the HFX address that is loaded into the DMA location

Note: Lata that is received from the controller as well as data that is sert to the controller will be transferred in the above order.

AFFENDIX E HOST EUS PIN ASSIGNMENT

The host I C bus uses a 50-pin connector (AMP 2-87227-5 or equivalent). The unused pins are spares for future use. The pin assigments are as follows:

Signal	<u>Pin_Nu</u>	mber
DATAØ DAIA1 DATA2 DAIA3	2 - Maria 4 6 8	
DATA4	10	
DATA5	12	
DATAC	14	
DATA7	16	
PARITY	18	
	20	
	22	Ì
	24	ł
	26	Future
	28	Usage
	· 30	1
	32	
	34	
BUSY	36	
ACK	38	
RSI	40	
MSG	42	
SEL	44	
C/D	46	
REÇ	4 8	
I/0	50	

Note: All signals are negative true and all odd pins are connected to ground. The signal lines are terminated with 220 ohms to 5V and 330 chrs to ground.

IEIE S-100 Bus Component Side Pins

Pin	Signal	Description
1	+8 volts	Logic power - unregulated, max < 11.5v
2	+16 volts	Aux power - unregulated, max < 21.5v
3	XRDY	Act H, one of two bus ready signals 🖗
4 .	VI1*	Vectored interrupt line Ø, active low, oper
		collector; used with a vectored interrupt
a 1		circuit to speed interrupt handling.
5	VI1*	See pin 4
6	VI2*	n n n
7	VIZ*	to the the
8	VI4*	
ç	VI5*	 to the second sec
10	VIE*	P. P. 91
11	VI7*	
12	NMI÷	Non-maskable interrupt; active low, open collector.
13	PWRFAIL*	Power failure signal, active low
14	DMA3*	DMA request; active low, open collector
15	A18-	Extended address bit 18
16	A16	Extended address bit 16
17	A17	Extended address bit 17
18	SISE*	Disable the 8 status signals; active low,
		open collector
19	CLSE*	Disable the 5 control output signals;
		active low, open collector
20	GNI	Extra ground
21	NIEF	Not defined
22	AISB*	Disable the address lines (first 16);
		active low, open collector
23	CCISE*	Disable data output lines; active low,
		open collector
24	Phi Clk	Phase 1 master timing for the bus
25	PSIVAL	Status valid strobe; active low, at PSYNC
		time indicates that stable address and
26	PHIDA	status are on the bus. Nold acknowledge signal active high
20 27	RFU	Hold acknowledge signal, active high
28	RFU	Reserved for future use
29	AE	Address bit 5
29 30	A4	Address bit 4
31	AZ	Address bit 3
32	A15	Address bit 15
UL	LIJ	VARIEDD DIN ID

33	A12	Address bit 12
34	AS	Address bit 9
35	DC1	Data out bit 1, bidirectional data 1
36	DCØ	Data out bit 0, bidirectional data 0
37	A10	Address bit n10
	DC4	Data out bit 4, bidirectional data 4
	DC5	Data out bit 5, tidirectional data 5
	DCE	Data out bit 6, bidirectional data 6
	DIS	Data in tit 2, tidirectional data 10 🖤
	DIZ	Data in bit 3, bidirectional data 11
	DI7	Data in bit 7, bidirectional data 15
	SM1	Status indicating machine code fetch
45	SCUI	Status indicating I/O output cycle
4 6	SIMF	Status indicating I/O input cycle
47	SMEMR	Status indicating memory read - not an
		interrupt instruction fetch
48	SHLIA	Status indicating halt instruction is
		being acknowledged
49	CICCK	A 2MBz clock - not required to be
		synchronous with other events
50	GND	Main ground
		-

S-100 Circuit Side Pins

51	+8 volts	See pin 1
52	-16 volts	Negative aux power, unregulated, max <21.5v
53	GND	Extra ground
54	Slave CIR*	Resets bus slaves, is active with POC
55		DMA arbitration line, active low,
		open collector
56	DMA1*	same as DMA0*
57		same as DMA0*
58		Status signal which requests that 16-bit slaves assert SIXTN*
59	A19	Extended address bit 19
60		An active low signal asserted by 16-bit bus slaves in response to SXTRQ*
61	A20	Extended address bit 20
62		Extended address bit 21
63		Extended address bit 22
64		Extended address bit 23
65		Not defined
66		same as above
67		Creates an alternate tank of memory, usually after PCR* or RESET*
68	MWRI	Status indicated memory write

69	RFU	
70	GNI	Extra ground
71	RFU	
72	RIY	Ready, indicates memory or I/O is ready; active high, open collector
73	INI*	The primary interrupt request signal is low true, open collector.
74	HCID*	Request processor stop for DMA purposes; active low, open collector
75	RESET*	Master reset signal; active low, cpen collector
76	PSYNC	Control signal indicating beginning of new bus cycle
77	PR/W*	Read high, write low with data from CPU valid during low phase.
78	PLEIN	Control signal requesting input data
79	AØ	Address bit Ø
8 Ø	A1	Address bit 1
81	A2	Address bit 2
82	AE	Address bit 6
	A7	Address bit 7
	3A	Address bit 8
85	A13	Address bit 13
	A14	Address bit 14
87	A11	Address bit 11
88	DC2	Data out bit 2, tidirectional data 2
89	DCZ	Data out bit 3, bidirectional data 3
9Ø	DC7	Data out bit 7, tidirectional data 7
91	DI4	Data in bit 4. bidirectional data 12
<u>92</u>	DIE	Data in bit 4, bidirectional data 12 Data in bit 5, tidirectional data 13 Data in bit 6, bidirectional data 14
93	DIE	Data in bit 6. bidirectional data 14
	DI1	Data in bit 1, tidirectional data 9
95	DIØ	Data in bit Ø, bidirectional data 8
9 6	SINIA	Status indicating fetch of interrupt instruction
97	SWC*	Status indicating transfer of data from bus master to bus slave
9 2	EFRCR*	Status indicating error condition during
		the present bus cycle
ĉĈ	FCC*	Power on clear, must remain low for 10ms
100	GND	Main ground

.

APPENDIX D SAMPLE FROGRAM FCR THE DTC-10-1 (PROGRAMMED I/O)

The DTC-10-1 Host Adapter uses programmed I/O, taking advantage of the fact that the DTC controllers have a built-in sector buffer. The control lines of the host tus are available to the CPU through the Bus Status Register. Data and commands are transmitted through the host bus by a simple handshake procedure as outlined in the DTC controller specifications. The types of commands available to the user are as follows:

STATUS Sends drive status to host adapter

IEST DRIVE READY REQUEST SENSE CHECK TRACK FORMAT RECUEST SYNDROME

MCIICN_CCNIRCI Moves heads without R/W operation

SEEK RECALIEFATE

R/k Read Write Operations

RFAD WRITE COPY

FORMAT Formats drive or tracks with specified standard format

FORMAI IRACK Formai Bad Track Formai Drive

DIAGNOSTICS Runs controller microdiagnostics

RAM DIAGNOSTIC WRITE FCC READ ID DRIVE DIAGNOSTIC

```
Flow Diagrams
Status commands:
GET CONTROLLFR
SEND COMMANDS to controller
READ STATUS LATA
CCMPIETICN STATUS
Moticn Control:
GET CONIRCLLFR
SEND COMMANDS to controller
CCMPIETION STATUS
Write Sector(s):
GEI CONIRCILER
SEND COMMANDS
ICAD DATA
COMPLETION STATUS
Read Sector(s):
GET CONTROLLER
SEND COMMANDS
WAIT FOR REQ
READ DAIA
COMPLETION STATUS
Copy:
GEI CONIROLLER
SEND COMMANDS
COMPLETION STATUS
Diagnostics:
GET CONTROLLER
SEND COMMANDS
COMPLETION STATUS
```

£

PROGRAMMMING:

BASE equals Fase I/O Address DATAIN equals BASE DATACUT equals BASE BCCN equals FASE+1 ;Buss Control BSTAT equals FASE+2 ; Bus Status DMAOUT equals Base+3 ; DMA control bytes DMAIN equals FASE+3 ; DMA status information CICPB ; Command Address DMA ; Data Address tits Ø to 7 DMA+1 ; DMA bits 8 to 15 DMA+2 ; DMA tits 16 to 23 FIC equ true ; Processor I/C data transfer DMAT equ not FIC ;DMA data transfer

Sample program to GET CONTROLLER:

GEICCN: IN BSIAT	;input from status port
ANI Ø8H	;select bit 3 (busy)
JNZ GFICON	if busy wait in getcon loop
MVI A,40H	get ready to assert SEL and DATA0
CUI ECCN	; to get attention of controller
CBUSY: IN ESTAT	;input from bus status
ANI 08B	;again look at BUSY
JZ CEUSY	;we have controller attention else loop
MVI A,02H	;get ready to allow data enable
OUT ECCN	;done
RET	return from get controller routine;

Sample program to CUTPUT COMMANDS:

OUTCOM: LHLD CIOPB	;load pointer to command queue
CCMREQ: IN BSTAT	;input from bus status
MOV C.A	;store in C
OFA A	;set flags
JP CCMREQ	;wait for REQ
ANI 10H	;check for command/ data
RZ	;return when data is requested
MCV A,C	;also see if controller switched direction
ANI 40H	
RZ	; if it wants to send data, return
MOV A,M	;move commands from queue to accumulator
CUT LATAOUT	;write comands to controller
INX H	;increment pointer

.

JMP COMREÇ	;loop as long as commands are requested
Sample program to SEND DATA	TC CCNTROLIER (a WRITE operation):
JZ DAFEÇ	;load pointer to data (16 bit address) ;input fron bus status ;store ;set flags ;wait for REC
JNZ CMFSTAT	; check for COM ; on receipt of command completion status is present
MOV A,M CUI DAIACUI INX H JMP DAREC	;move data into accumulator ;output to controller ;increment pointer ;go back for another byte
CMPSTAT:IN DATAIN MCV C,A	;input completion status ;place in C for futher use
IREC: IN BSIAT MOV B,A ANI 20H JZ LREC	;looking for last REQ ;save for checking ;check for REQ ;loop untill found
IN LATAIN Ora a	;input last byte ;see if last byte is non-zero ;if last byte is non zero
MOV A.C ORA A JNZ FAISTAT	;now check completion status ;to see if it is zero ;if not zero
MOV A.E Ani Ø1H Jnz Fadpar Xfa A	;Now check last tus status ;for parity error ;higt is bad parity ;zero accumulator
REI	GREAT! everything is OK

For informaticr on how to decode errors generated, refer to the appropriate DIC controller specification.

Sample program to READ DATA FROM CONTROLLER:

ı

	IHID IMA	;load data pointer
RDREC:	IN ESTAT	;input bus status
	MCV C.A	;store for further checking
	ANI EØH	;look for REQ
	JZ RDHEQ	;else loop
	MOVA,C	
	ANI 10F	;check for COM
	JNZ CMPSTAT	; if COM present must be completion status
	ÍN DATAIN	;input data from controller
	MOV M.A	;move data to pointer
а. - С С С С С С С С	INX B	;increment pointer
	JMP REREC	-

AFFFNDIX E DMA PRCGRAMING

MUT A 3

DMACOM:

DMA programming is actually simpler than the processor I/O scheme, because the driver routine does not have to know if the command is read or write. Before the data transfer the DMA is enabled (which resets the done bit). Commands which do not involve data transfers should use the processor I/O routine since the DMA is never turned on. These are check drive ready, check track, seek, recalibrate (class \emptyset), and class 1, and class 6 commands.

 $\mathcal{F}_{\mathcal{F}}^{(1)}$

GEICCN is identical with PI/O routine.

DFACUES	C.VI A.O	
	OUI ECON	;enable DMA channel
	IDA DMA+2	;get most significant byte of address
	OUI DMAOUT	sent it to DMA address register
	IDA DMA+1	
	OUI IMAOUI	
	IDA IMA	;least significant byte of address
	CUI DMAOUT	Jiedst significant byte of addiess
		toot up bute court
	MVI B.6	set up byte count
	LHID CIOFB	set up command pointer
DCCMREC:	IN FSTAT	;look at host bus
	MOV C.A	
	ORA A	
	JP DCOMREC	;wait for REQ
	ANI 40H	;see if input, output means illegal command
	JZ CMPSTAT	;illegal, finish with PIO
	MOV A,M	
	CUI DATACUT	;output command byte
	INX H	
	DCR B	;decrement byte pointer
	JNZ DCOMREC	• •
DCNE?:	IN BSIAT	now wait for DONE bit
DOND.	ANI 1	
	JZ DCNE?	;the transfer is complete and the
	JZ LUNEI	
		completion status is in the CSTAT
		Register.
	IN CSTAT	
	MOV C,A	
	1160	

REI

