

PERFORATED TAPE READER

MODELS 3500 AND B3500 SERIAL NUMBER #





3500 HIGH SPEED BRAKE

3500 STANDARD BRAKE



B3500 STANDARD BRAKE



B3500 HIGH SPEED BRAKE



PREFACE

This preface will serve to acquaint the customer with information contained in this instruction manual. Immediately following this preface is the Manufacturing Specification (MS) to which this machine was built. The checks in the "CHECK" column of the MS indicate the options selected when the machine was ordered. The MS will indicate the variations particular to this unit. The Theory of Operation Section contains the Theory of Operation for all standard options. Refer only to those portions of the manual applicable to your machine. Special customer options not covered in the manual will be covered by an addendum located behind the MS as required.

			ruge
section i	INTR	ODUCTION AND DESCRIPTION	1-2
	1-1	General	1-2
	1-2	Purpose Of The Equipment	1-2
	1-3	Applications Of The Equipment	1-2
	1-4	Equipment Capabilities	1-2
	1-5	Options Available	1-3
	1-6	System Requirements	1-6
	1-7	Equipment Description	1-7
	1-8	Tape Drive System	1-7
	1-9	Tape Starting And Stopping	1-8
	1-10	Drive Motor	1-8
	1-11	Tape Read System	1-9
section II	INST	ALLATION AND PREPARATION FOR USE	2-2
	2-1	General	2-2
	2-2	Installation	2-2
	2-3	Preparation For Use	2-2
	2-4	Pre-Operational Procedures	2-2
	2-5	Performance Checkout Procedures	2-4
section III	THEC	DRY OF OPERATION	3-1
	3-1	General	3-1
	3-2	Signal Terminology Of Tape Read System	3-1
	3-3	Signal Terminology Of Tape Drive System	3-1
	3-4	Symbol Terminology	3-1
	3-5	Power Supply	3-2
	3-6	Logic Analysis	3 - 4A
	3 - 7	Logic Output System (Tape Read System)	3 - 4A
	3-8	-10V Hole 0V No/Hole (Option 1A)	3 - 4A
		(1) Logical Operation of PSE-A & AAA-1	3-5
		(2) Logical Operation of PGF-A	3-5
		(3) Circuit Description Sprocket Amplitier/ Shaper PSE-A	3-6
		(4) Circuit Description Auxiliary Amplitier AAA-1	3-7
		(5) Circuit Description Data Channel Amplitier PGF-A	3-8

i

Paae

			Page
section III	3-9	-10V Hole 0V No/Hole SCM (Option 1B)	3-9
		(1) Logical Operation of PSE-A & AAA-SCM	3-9 3-10
		(2) Circuit Description Sprocket Amplifier/Shaper PSE-A	3-10
		(4) Circuit Description Auxiliary Amplifier AAA-SCM	3-12
		(5) Circuit Description Data Channel Amplifier PGE-A	3-13
	3-10	+10V Hole 0V No/Hole Output (Option 1C)	3-14
		(1) Logical Operation of PSG-A & BBB-1	3-14
		(2) Logical Operation of PGJ-A	3-15
		(3) Circuit Description of Sprocket Amplifier/Shaper PSG-A	3-16
		(4) Circuit Description of Auxiliary Amplifier BBB-1	3-17
		(5) Circuit Description of Data Channel Amplifier PGJ-A	3-18
	3-11	0V Hole -10V No/Hole Output (Option 1D)	3-19
		(1) Logical Operation of PSF-A & AAA-2	3-19
		(2) Logical Operation of PGH-A	3-20
		(3) Circuit Description of Sprocket Amplifier/Shaper PSF-A	3-21
		(4) Circuit Description of Auxiliary Amplifier AAA-2	3-22
		(5) Circuit Description of Data Channel Amplifier PGH-A	3-23
	3-12	0V Hole +10V No/Hole Output (Option 1E)	3-24
		(1) Logical Operation of PSH-A & BBB-2	3-25
		(2) Logical Operation of PGK-A	3-25
		(3) Circuit Description of Sprocket Amplifier/Shaper PSH-H	3-26
		(4) Circuit Description of Auxiliary Amplifier BBB-2	3-27
		(5) Circuit Description of Data Channel Amplifier PGK-A	3-28
	3-13	-10V Hole 0V No/Hole $^{2V}_{+0V}$ Output (Option 1F)	3-29
	3-14	Motion Control System	3-29
	3-15	Uni-Directional – Standard Control (Option 2A)	3-30
		(I) RUN	3-30
		(2) STOP	3-31

SECTION III	3-16	Uni-Directional – 1 Line Control (Option 2B)	3-31
		(1) RUN (2) STOP	3-32 3-33
	3-17	Bi-Directional – Standard Control (Option 2C)	3-33
		 FORWARD RUN FORWARD STOP REVERSE RUN REVERSE STOP 	3-34 3-35 3-36 3-36
	3-18	Bi-Directional – 2 Line Control (Option 2D)	3 - 37
		 FORWARD RUN FORWARD STOP REVERSE RUN REVERSE STOP 	3-38 3-39 3-40 3-40
	3-19	Bi-Directional – 2 Brake Control (Option 2E)	3-41
		 FORWARD RUN FORWARD STOP REVERSE RUN REVERSE STOP 	3-42 3-43 3-44 3-44
	3-20	Bi-Directional – 2 Line Control & 2 Brake System (Option 2F)	3 - 45
		 FORWARD RUN FORWARD STOP REVERSE RUN REVERSE STOP 	3-47 3-47 3-48 3-49
SECTION IV	MAIN	ITENANCE	4-1
	4-1 4-2 4-3 4-4 4-5	General Periodic Inspection Lubrication Cleaning Capstan Roller	4-1 4-1 4-2 4-2 4-2

.

			Page
section iv	4-6 4-7 4-8 4-9 4-10 4-11 4-12	Adjustment Procedures Special Tools And Requirements Electrical Adjustments Paper Tape Sprocket Channel Amplifiers & Shapers Paper Tape Data Channel Amplifiers Signal Comparison Test Power Supply	4-2 4-2 4-3 4-3 4-4 4-7 4-7
		 -15 Volt DC Supply +15 Volt DC Supply -30 Volt DC Supply Zener Diode Supply Exciter Lamp Photodiode Bias Supply 	4-8 4-8 4-8 4-8 4-8 4-8
р 	4-13 4-14	Mechanical Adjustment Pinch Roller & Low Speed Brake Gap Adjustment	4-10 4-10
		 Gap Check Gap Adjust 	4-10 4-10
	4-15	Finch Roller & Low Speed Brake Locknut Adjustment	4-11
		(1) Locknut Check (2) Locknut Adjust	4-11 4-11
	4-16	Removal & Replacement .Procedures	4-12
	4-17	General	4-12
	4-18	Major Dis-Assembly Procedures	4-12
	4-19	Paper Tape Reader Brake Assemblies	4-12
	4-20	Low Speed Brake & Pinch Roller Assembly	4-12
	4-21	Pinch Roller Solenoid Assembly With High Speed Brake Assembly	4-13
	4-22	Tape Drive Capstan & Pulley Assemblies	4-13
	4-23	Tape Drive & Mounting Plate Assembly	4-13
	4 - 24	Tape Guides	4-14
	4 - 25	Brake Drum Assembly Low Speed	4-14
	4-26	Read Head Assembly	4-14
	4-27	Wiring Diagram	4-14
	4 - 28	Connector P-3	4-14

Page

section v	ILLUSTRATED PARTS BREAKDOWN		5-1
	5-1	General	5-1
	5-2	Group Assembly Parts List	5-1
	5-3	Figure & Index Number Column	5-1
	5-4	Part Number Column	5-1
	5-5	Description Column	5-1
	5-6	Units Per Assembly Column	5-2
		REPLACEABLE ELECTRICAL PARTS	5-59

v

ъř

LIST OF TABLES

Table		Page
1-1	Equipment Capabilities	1-3
1-2	Options Available	1-4
1-3	System Requirements	1-6
2-1	Pre-Operational Procedures	2-2
2-2	Performance Checkout Procedures	2-4
3-1	Logic Symbols	3-2
3-2	Power Supply Options	3-3A
4-1	Periodic Inspection	4-1
4 - 2	Nominal Voltages	4-15
5-1	List Of Variations	5-35
5 - 2	Power Supply Parts Option	5-62

LIST OF ILLUSTRATIONS

Figure		Page
1-1	Models 3500 And B3500 Tape Readers – Outline Drawing	1-1
2-1	Wiring Diagram Connector Cable P-1	2-1
2-2	Typical Reader Output Waveshapes	2-5
3-1	Power Supply Block Diagram	3-3
3-2	Power Supply Schematic D-H718	3-4
3-3	Schematic PSE-H	3-6
3-4	Schematic AAA-1 or AAA-3	3-7
3-5	Schematic PGF-A or PGL-A	3-8
3-6	Schematic AAA-SCM	3-12
3-7	Schematic PGE-A	3-13
3-8	Schematic PSF-A	3-21
3-9	Schematic AAA-2	3-22
3-10	Schematic PGH-A	3-23
3-11	Schematic PSG-A	3-16
3-12	Schematic BBB-1	3-17
3-13	Schematic PGJ-A	3-18
3-14	Schematic PSH-A	3-26
3-15	Schematic BBB-2	3-27
3-16	Schematic PGK-A	3-28
3-17	Schematic SSA	3-51
3-18	Schematic FRA	3-51
3-19	Schematic FRA-D	3-52
3-20	Schematic FRB	3-52
3-21	Schematic FRB-H	3-53
3-22	Schematic SDA	3-53
3-23	Schematic SDA-H	3-54
3-24	Schematic SDC	3-54
3-25	Schematic SPA-A-BI and SPA-A-UNI	3-55
3-26	Motion Control System Block Diggram	3-56
3-27	Logics Output System Block Diagram	3-57
4-1	Maximum Allowable Sprocket Channel to Data Channel Ratio	4-6
4-2	Adjustment Tolerances' Pinch Roller and Low Speed Brake	4-9
4-3	Wiring Diagram-Connector P3	4-17
4-4	Assembly Drawing Connector P3 B-C2322	4-18
4-5	Wiring Diagram-Drive Motor Connector P4	4-19
4-6	Wiring Diagram-Chassis D-K400-65	4-20
4-6A	Wiring Diagram-Wire List D-K400-66	4-21
4-6B	Wiring Diagram-Optional Component Wiring B-K304	4-22
4-7	Wiring Diagram-Variable Speed Control Connector TB-1	4-23

LIST OF ILLUSTRATIONS

Figure

Figure		Page
5-1	Read Head Assembly	5-3
	Illustrated Parts Breakdown 5–1	5-4
5-2	Tape Guide Assembly	5-5
·	Illustrated Parts Breakdown 5–2	5-6
5-3	Capstan Assembly	5-7
	Illustrated Parts Breakdown 5–3	5-8
5-3A	Capstan Assembly	5-9
	Illustrated Parts Breakdown 5–3A	5-10
5 - 4	Drive Motor Sub-Assembly	5-11
	Illustrated Parts Breakdown 5–4	5-12
5-5	Tape Drive Section (3500)	5-13
	Illustrated Parts Breakdown 5–5	5-14
5-5A	Tape Drive Section (B3500)	5-15
	Illustrated Parts Breakdown 5–5A	5-16
5-6	Pinch Roller And Low-Speed Brake Assembly (B3500)	5-17
	Illustrated Parts Breakdown 5–6	5-18
5-7	Pinch Roller Assembly (3500)	5-21
	Illustrated Parts Breakdown 5–7	5-22
5-8	Pinch Roller And High-Speed Brake Assembly (B3500)	5-25
	Illustrated Parts Breakdown 5–8	5-26
5-9	Low-Speed Brake Assembly (3500)	5-29
	Illustrated Parts Breakdown 5–9	5-30
5-10	High-Speed Brake Assembly (3500)	5-33
	Illustrated Parts Breakdown 5–10	5-34
5-11	SSA Assembly Drawing	5-36
5-12	FRA Assembly Drawing	5-37
5-13	FRB Assembly Drawing	5-38
5-14	SDA Assembly Drawing	5-39
5-15	SPA-A-UNI or SPA-A-BI Assembly Drawing	5-40
5-16	PGF-A, PGL-A Assembly Drawings	5-41
5-17	PSE-A Assembly Drawing	5-42
5-18	AAA-1, AAA-3 Assembly Drawings	5-43
5-19	PGH-A Assembly Drawing	5-44
5-20	PSF-A Assembly Drawing	5-45
5-21	AAA-2 Assembly Drawing	5-46
5-22	PGJ-A Assembly Drawing	5-47
5-23	PSG-A Assembly Drawing	5-48
5-24	BBB-1 Assembly Drawing	5-49
5-25	PGK-A Assembly Drawing	5-50

LIST OF ILLUSTRATIONS

Figure		Page
5 -2 6	PSH-A Assembly Drawing	5-51
5-27	BBB-2 Assembly Drawing	5-52
5-28	PGE-A Assembly Drawing	5-53
5-29	AAA-SCM Assembly Drawing	5-54
5-30	FRA-D Assembly Drawing	5-55
5-31	SDA-H Assembly Drawing	5-56
5-32	FRB-H Assembly Drawing	5-57
5-33	SDC Assembly Drawing	5-58
5-34	3500 Assembly Drawing	5-63
5-35	B3500 Assembly Drawing	5-64
5-36	Chassis Assembly Drawing (Sheet 1 of 2 and 2 of 2)	5-65



SECTION I

INTRODUCTION AND DESCRIPTION

1–1 GENERAL

This handbook contains subject matter required to understand and service Digitronics Models 3500 and B3500 Perforated Tape Readers.

Section I outlines the physical and electrical description of the readers and their associated components.

Section II outlines the necessary installation and operation procedures.

Section 'III of this handbook describes the Theory of Operation. This section is divided into two sub-sections: Logic Analysis which describes equipment operation using logic symbology and Circuit Analysis in which each symbol used in the logical description is discussed at the electronic circuit level.

Section IV describes the inspection, maintenance and lubrication. This section also outlines the necessary electrical and mechanical adjustment and alignment procedures.

Section V contains an illustrated parts breakdown of the major assemblies and a replaceable electrical parts list.

1-2 PURPOSE OF THE EQUIPMENT

The Models 3500 and B3500 are completely transistorized units which provide up to 8 channels of digital information from opaque perforated tape. Model B3500 is bi-directional; that is, tape transport is either from left-toright or from right-to-left. Model 3500 is uni-directional; that is, tape transport is from right-to-left.

1-3 APPLICATIONS OF THE EQUIPMENT

The outputs of the equipment may be used with digital computers, numerically controlled machine tools, high speed printers, and other instrumentation.

1-4 EQUIPMENT CAPABILITIES

Table 1-1 lists the equipment capabilities which are available on the units as standard features.

TABLE 1-1

EQUIPMENT CAPABILITIES

CAPABILITY	DESCRIPTION		
1. Tape Channel Capacity	This reader is capable of handling tapes of 11/16 in. to 1 in. (5, 6, 7, and 8 channel) interchangeably. Three-position adjustable tape guides conform to the tape width used.		
2. Type of Tape	Paper or Mylar tape, .004 to .005 in. thick. Tapes with up to 40% trans- missivity are acceptable. With slight ad- justment to the pinch roller/brake assemblies tapes from .0025 to .008 may be used.		
3. External Start/Stop Control	 Start and stop inputs on the connector J-1 can be triggered in 3 ways: (1) Contact closure. (2) Applying a dc voltage that will bring the input line from -6 volts to 0 volts. (3) Applying a 6 volt positive pulse lasting a minimum of 10 microseconds, or a 6 volt negative pulse lasting a minimum of 20 microseconds (positive going edge accomplishes the triggering). 		
4. Direction of Read	The Model B3500 can read tape in either direction. The Model 3500 is limited to reading in the right-to-left direction.		

1-5 OPTIONS AVAILABLE

Table 1-2 lists the options which may be incorporated into the Model 3500 or B3500. Customer options are in no way limited to this table.

TABLE 1-2

OPTIONS AVAILABLE

OPTIONS	DESCRIPTION		
 Speeds Available – To select the proper speed, see diagrams CC2227 and BC2314. 	$\begin{array}{llllllllllllllllllllllllllllllllllll$		
 Low Speed Brake – Stopping Distance When stop pulse is given within 50 microseconds after the leading edge of the sprocket hole. 	 On character upon command or on the stop character when used at speeds to 250 char/sec. Between characters upon command when used at speeds from 250 char/ sec to 500 char/sec. 		
 High Speed Brake – Stopping Distance When stop pulse is given within 50 microseconds after the leading edge of the sprocket hole. 	 On character upon command or on the stop character when used at speeds up to and including 500 char/ sec. Before the next character when used at speeds from 500 char/sec up to and including 1000 char/sec. 		
4. Gated Amplifiers	The data channel amplifiers may be gated internally with the sprocket sig- nal.		

TABLE 1-2 Cont'd.

5

	ONIC	* A V Z A 11	
OPI	IONS	AVAIL	ABLE

OPTIONS		DESCRI	PTION	
5. Ungated Amplifiers	If the ungated option is required the data channels are not gated with the sprocket signal. Note that in both cases (gated and ungated) the sprocket signal is present at the input/output connector J-1.			
6. Logic Levels	Data Amplifiers	Hole Output Cur.	No/Hole Output Cur.	
	-10V Hole 0V no/hole	5 ma	_	
	+10∨ Hole 0∨ no∕hole	5 ma	_	
	0V Hole -10V no/hole	_	5 ma	
	0∨ Hole +10∨ no∕hole	-	5 ma	
	Sprocket Shaper	Hole Output Cur.	No/Hole Output Cur.	
	−10V Hole 0V no∕hole	10 ma	-	
	+10V Hole 0V no/hole	10 ma	-	
	0V Hole −10V no∕hole	_	10 ma	
	0V Hole +10V no/hole		10 ma	
7. Stop Character Memory	With this option the unit provides retention of the stop character, which may be recirculated through external equipment, until a start pulse is received.			

1-6 SYSTEM REQUIREMENTS

Table 1-3 lists the system requirements.

TABLE 1-3

SYSTEM REQUIREMENTS

INPUT			DESCRIPTIO	N	
Input Power	115∨	AC	60 CPS	1 PH	150 W
External Control Signals	1. DC F	orward:	Ground the I	DC input Pin	"Y" of J-1
0.9.12.0	2. DC S	top:	Ground the I	DC input Pin	"a" of J - 1
	3. Pulse appli "Z"	d Forward: ed to pin of J–1	(1) Positive itive signal f of +5 volts m +5 volts for a	going edge having an am ninimum and a minimum of	of a pos- plitude remain at f 10 usec.
			(2) Positive ative signal of –5 volts m been at –5 v 20 usec.	going edge having an an ninimum and rolts for a min	of a neg- nplitude having nimum of
	4. Pulse appli "b" c	d Stop: ed to pin of J–1	 Positive itive signal l of +5 volts m at +5 volts for usec. 	going edge having an am ninimum and or a minimum	of pos- nplitude remain n of 10
			(2) Positive ative signal -5 volts mini at -5 volts fo usec.	e going edge having an ar imum and ha or a minimum	of a neg- nplitude of ving been n of 20
(B3500 only)	5. DC R	everse:	Ground the o	dc input Pin	"W" of J-1
(B3500 only)	4. Pulse appli "b" c 5. DC R	d Stop: ed to pin of J-1 everse:	 (2) Positive ative signal of -5 volts m been at -5 v 20 usec. (1) Positive itive signal h of +5 volts m at +5 volts for usec. (2) Positive ative signal -5 volts mininat -5 volts mininat -5 volts for usec. 	going edge having an an ninimum and olts for a min going edge having an am ninimum and or a minimum e going edge having an ar imum and hav or a minimum dc input Pin	of a neg- nplitude having nimum of of pos- nplitude remain n of 10 of a neg- nplitude c ving been n of 20 "W" of J

TABLE 1-3 Cont'd.

SYSTEM REQUIREMENTS

INPUT	DESCRIPTION
External Control Signals (B3500 only)	 6. Pulsed Reverse: (1) Positive going edge of pos- itive signal having an amplitude of +5 volts minimum and which remains at +5 volts for a min- imum of 10 usec.
	 (2) Positive going edge of a neg- ative signal having an amplitude of -5 volts minimum and which has been at -5 volts for a minimum of 20 usec.

1-7 EQUIPMENT DESCRIPTION

Two major component systems comprise the Model 3500 and B3500 tape readers: (1) Tape Drive system consists of two drive capstans and two pinch rollers with associated solenoids; (1 on 3500) two brakes with associated solenoids; (1 on 3500) two adjustable tape guides; and associated packaged electronic circuitry; (2) Tape Read system consists of a photo-electric read head with exciter lamp and the associated packaged electronic circuitry. All mechanical components of the tape drive system and the tape read system photodiode read head assembly are mounted on 6 31/32 inch high by 19 inch long panel designed for installation in a standard 19 inch rack or tray. The electronic packages with associated hardware are mounted on a 16 inch by 10 inch by 2 1/2 inch chassis physically connected to the rear of the reader panel. AC power, external start/ stop signals, and all the output signals are applied to the unit through connector P-1.

1-8 TAPE DRIVE SYSTEM

<u>B3500</u> The tape drive system (figure 5-5A B3500) consists of two tape drive capstans which are belt driven by a synchronous hysteresis motor (figure 5-4) located at the rear of the tape reader panel; two pinch rollers and their associated solenoids; two tape guide rollers; two adjustable tape guide posts with associated arms; and two brakes. The tape rides on a tape guide roller and passes between a pinch roller and tape drive capstan and a braking surface. Two tape guide posts, one on each side of the photo-electric read head serve to guide the tape over the read head. From the read head, the tape passes between another braking surface and a pinch roller-capstan assembly, and then over another tape guide roller. When the tape drive system is in forward motion, the pinch roller capstan assembly pulls the tape from <u>right-to-left</u>. When the tape drive system is in reverse motion, the other pinch roller capstan assembly pulls tape from left-to-right.

<u>3500</u> The tape drive system (figure 5-5) consists of one tape drive capstan which is belt driven by a synchronous hysteresis motor located at the rear of the tape reader panel, (figure 5-4) one pinch roller and associated solenoid, two tape guide rollers, adjustable tape guide posts with associated arms, and one brake. The low speed brake (figure 5-9) has an associated solenoid while the high speed brake (figure 5-10) is a self-contained unit. Two tape guide posts, one on each side of the photo-electric read head serve to guide the tape between the read head. From the read head the tape passes between a pinch roller, capstan assembly, and then over another tape guide roller. When the tape drive system is in motion, the pinch roller/capstan assembly on the left side of the read head pulls the tape from right-to-left.

1-9 TAPE STARTING AND STOPPING

The tape is set into motion by a forward or reverse command, either dc or pulsed, which energizes the pinch roller solenoid. With the pinch roller solenoid energized, the pinch roller moves upward and presses the tape against the continuously rotating tape drive capstan which pulls the tape over the read head. In stopping tape motion, a stop command, either dc or pulsed, causes the pinch roller solenoid to de-energize and the brake to energize. When a low speed brake is used, energizing the brake solenoid causes the brake bracket to move upwards, pressing the tape against the non-rotating brake drum. When a high speed brake is used, the stop command energizes the high speed brake coil which in turn causes the armature to be pulled down against the stationary brake surface, stopping tape movement.

1-10 DRIVE MOTOR

The drive motor (figure 5-4) is a single phase, 60 CPS, 115 volt synchronous hysteresis motor. The motor is equipped with a reduction pulley that drives both capstan pulleys. An endless belt is used to transmit the driving power from the reduction pulley to the capstan pulley. AC power is supplied to the motor through connector P4. Motor direction differs in Models 3500 and B3500. As viewed from the front, the B3500 motor rotates counterclockwise while the 3500 motor rotates clockwise.

1–11 TAPE READ SYSTEM

The photodiode read head is a nine-channel photodiode unit. Eight photodiodes of the unit are used to read character information from the tape and the other photodiode is used to read sprocket holes in the tape. Illumination of the head is accomplished by use of a dc operated, 10 watt exciter lamp. The lamp directs the light through an aperture in the exciter lamp cover to the photodiode read head. When the tape is in motion, it passes between the read head exciter lamp and the surface of the read head photodiodes. The exciter lamp receives dc power through connector P5 (figure 5-1) from the reader power supply. A separate connector cable P2 (figure 5-1) connects the photodiode head to the dc source and a nine-channel amplifier located on the reader chassis assembly. In the event of photodiode failure, the read head assembly should be sent back to the factory intact.

NOTE

Under no circumstances should the photodiodes be removed from the read head assembly.





SECTION II

INSTALLATION AND PREPARATION FOR USE

2-1 GENERAL

This section contains the necessary installation and preparatory procedures for operating the 3500 and B3500 tape readers. Each model is shipped in a reinforced packing case designed to provide maximum protection during transportation. Upon unpacking the unit, a visual inspection should be accomplished to ascertain whether the unit had sustained any damage in transit. Special attention should be given to the exciter lamp and read head unit during this inspection.

2-2 INSTALLATION

There are no special procedures necessary when installing the reader in its permanent equipment housing. The unit operates equally well mounted in either a standard 19 inch vertical relay rack or a 19 inch horizontal mounting frame. When the reader is mounted apart from other units, no special ventilation or airconditioning is necessary. However, when located near heat-producing equipment it is necessary to provide adequate means of cooling the unit (forced air fans air conditioning). Operating temperature 77° +35° F.

2-3 PREPARATION FOR USE

2-4 PRE-OPERATIONAL PROCEDURES

The pre-operational procedures required for the readers are contained in Table 2-1. Wire connector P1 in accordance with Figure 2-1.

STEP	PROCEDURE	RESULTS
1.	Connect a 115V AC source to J-1 on reader chassis.	a. Capstan motor starts operating. b. Exciter lamp lights. c. DC power supply is energized.
2.	Check ^{dc} power supply outputs.	a. +15 volts at SPA-A Pin "B" b15 volts at SPA-A Pin "D" c30 volts at SPA-A Pin "A"

TABLE 2-1 PRE-OPERATIONAL PROCEDURES

T	A	В	L	Е	2-	1	Co	nt	'd	•
---	---	---	---	---	----	---	----	----	----	---

PRE-OPERATIONAL PROCEDURES

STEP	PROCEDURE	RESULTS
2. Cont'd.	-10V hole 0V no/hole 0V hole +10V no/hole or	d5.5 <u>+</u> .2 volts from Standoff [#] 9 to Gnd. or
	+10V hole 0V no/hole 0V hole -10V no/hole	+5.5 +.2 volts from Standoff [#] 9 to Gnd.
3.	Insert a loop of tape DC FORWARD RUN Connect a ground potential to J1–Y	 a. Forward pinch roller solenoid energizes. b. Brake solenoids de-energize. c. Tape moves from right-to-left.
4.	DC STOP Connect a ground potential to J1–a	 a. Forward pinch roller solenoid de-energizes. b. Forward brake solenoid energizes. c. Tape stops.
5.	PULSED FORWARD RUN Apply the positive edge of a +5 volt 10 usec signal or the positive edge of a -5 volt 20 usec signal to J1-Z.	 a. Forward pinch roller solenoid energizes. b. Forward brake solenoid de- energizes. c. Tape moves from right-to-left.
6.	PULSED STOP Apply the positive edge of a +5 volt 10 usec signal or the positive edge of a -5 volt 20 usec signal to J1-b.	 a. Forward pinch roller solenoid de-energizes. b. Forward brake solenoid energizes. c. Tape stops.

STEP	PROCEDURE	RESULTS
7.	DC REVERSE (B3500 only) Connect a ground potential to J1-W.	 a. Reverse pinch roller solenoid energizes. b. Brake solenoids de-energize. c. Tape moves from left-to-right.
8.	Perform Step 6. (B3500 only)	 a. Reverse pinch roller de- energizes. b. Reverse brake energizes. c. Tape stops.
9.	PULSED REVERSE (B3500 only) Apply the positive edge of a +5 volt 10 usec signal or the positive edge of a –5 volt 20 usec signal to J1–X	 a. Reverse pinch roller solenoid energizes. b. Brake solenoids de-energize. c. Tape moves from left-to-right.
10.	Perform Step 8. (B3500 only)	Same as Step 8.

TABLE 2-1 Cont'd. PRE-OPERATIONAL PROCEDURES

2-5 PERFORMANCE CHECKOUT PROCEDURES

The performance checkout procedures for the readers are contained in Table 2-2.

IABLE Z-Z	T A I		- 4	n /	`
	1 4 1	K I	-	/	/
					2
	•••••	_		_	

PERFORMANCE CHECKOUT PROCEDURES

STEP	PROCEDURE	RESULTS
1.	Wire cable connector P1 as indicated in figure 2–1 and connect to J1.	
2.	Insert loop of tape with all channels punched.	

No/Hole Data Output 70% 30% NEGATIVE OUTPUT Hole UNGATED No/Hole 40% Sprocket Output Hole Hole Data Output 70% 30% No/Hole POSITIVE OUTPUT Hole UNGATED 40% Sprocket Output No/Hole No/Hole 40% Data Output Hole NEGATIVE OUTPUT GATED No/Hole Sprocket Output 40% Hole Hole POSITIVE OUTPUT Data Output 40% No/Hole GATED Hole Sprocket Output 40% No/Hole NOTE 1: All of the above waveshapes are taken from TP3, of individual amps., which correspond to the signals available at J-1. NOTE 2: Due to propagation effects, the data outputs in the GATED mode are between 1-2 usec shorter in duration than the sprocket output. FIGURE 2-2 TYPICAL READER OUTPUT WAVESHAPES DIGITRONICS

STEP	PROCEDURE	RESULTS
3.	Operate external equipment to provide start and stop signal.	Tape motion starts and stops as programmed.
4.	UNGATED READ AMPLIFIERS With reader operating and tape in motion observe sprocket channel output waveshape using oscilloscope synchronized internally, and the ten divisions across the face of the oscillo- scope representing one period.	The waveshape should be negative or positive (depending on output) for 40% +3%, -5% of the overall period (four divisions). See figure 2-2.
5.	With reader operating and tape in motion observe all data channels (Test Point #3 on all cards) using oscilloscope synch- ronized internally and the ten divisions across the face of the oscilloscope representing one period. (And tape fully punched)	The waveshapes should show a neg- ative or positive hole time (de- pending on output) of 70%. See figure 2–2.
6.	 Using the dual trace option, synchronize the oscilloscope externally with each data channel. a. With the oscilloscope channel A probe, observe the waveshape of each channel. b. With the oscilloscope channel B probe, observe the sprocket channel waveshape and compare the physical relationship between the two signals. 	The sprocket channel output should be effectively centered in the data channel output. See figure 2–2 for idealized waveshape relationship. Repeat steps 6a and 6b for all data channels. (Use test point #3 on the sprocket channel card and test point #3 for each data channel card.)

TABLE 2-2 Cont'd. PERFORMANCE CHECKOUT PROCEDURES

TABLE 2-2 Cont'd. PERFORMA	NCE CHECKOUT PROCEDURES
----------------------------	-------------------------

STEP	PROCEDURE	RESULTS
7.	GATED READ AMPLIFIERS With reader operating observe each data channel separately at Test Point [#] 3.	The waveshape should be negative or positive (depending on logic output) for 40% +3%; -5% of the overall period (four divisions). See figure 2–2.
8.	Repeat Step 5 using Test Point [#] 2 on all cards.	Same result as in Step 5 with hole time of opposite polarity.
9.	Repeat Step 6 a. and b. and Step 7.	The data channel output signals and the sprocket channel outputs should coincide. See figure 2–2 for idealized waveshape relationship. Repeat steps 6 and 7 for each data channel.

SECTION III

THEORY OF OPERATION

3-1 GENERAL

This section describes the logics and circuitry of the 5 types of model 3500 and B3500 perforated tape readers. The special option, Stop Character Memory (SCM), is also discussed in this section.

3-2 SIGNAL TERMINOLOGY – TAPE READ SYSTEM

Signal terminology consists of the terms logical "1" and logical "0" usually abbreviated "1" and "0" respectively. Logical "1" will correspond to <u>hole</u> condition and logical "0" will correspond to <u>no/hole</u> condition. Listed below are the 4 type outputs available from the data channel amplifiers for the model 3500 or B3500.

	OUTPUTS			
LOGICAL "1" HOLE	-10V	0V	+10V	0V
LOGICAL "0" NO-HOLE	0V	-10V	0V	+10V

3-3 SIGNAL TERMINOLOGY - TAPE DRIVE SYSTEM

For the tape drive systems, logical "1" will represent a -6 volt signal for both B3500 and 3500 Models, and logical "0" will represent approximately 0 volts. This terminology was employed to insure compatibility with all units.

3-4 SYMBOL TERMINOLOGY

The symbols contained in the Table 3-1 are used throughout Digitronics logics and may be used as a guide to understanding all Digitronics equipment.

3-5 POWER SUPPLY (See Figure 3-1 and 3-2)

The power supply operates on 115V, single phase AC power and draws 150 watts of power. The power supply provides +15V, -15V, -30V, bias voltage for the photodiodes, and an exciter lamp voltage supply.

The AC power is applied through input/output connector J-1 to the capstan motor and power transformer B-T53. The capstan motor is a synchronous drive motor with a smooth rotor which provides uniform tape motion. Power transformer B-T53 has two secondaries; a low voltage center-tapped winding to provide the positive and negative 15V DC supply, and a winding to provide -30V DC to the DRIVE and BRAKE solenoids. TABLE 3-1

LOGIC SYMBOLS



Diodes CR2A, CR2B, CR3A, and CR3B provide full wave rectification for use in the +15V DC, -15V DC, bias and exciter lamp supply. Diodes Cr1A and CR1B provide negative half-wave rectification for use in the -30V DC supply.

Diodes CR3A and CR3B apply -15V DC through the RC filtering network R16-C2, R1-C1 and through plug P5 pin 2 to one side of the exciter lamp. The RC filtering network provides the -15V DC to the rest of the reader and also through connector J3 to the plug-in module (P3). This plug-in module supplies regulated bias for the photodiode. This bias is in accordance with Table 2-1, Step 2. (See Note 2 on figure 3-2 - DH718.)

Diodes CR2A and CR2B apply +15V DC through to the RC filtering network R2-C3; R3-C4; and resistor network R5, R6, and R7 to plug J5 pin 1 the other side of the exciter lamp. The RC filtering network provides the +15V DC to the reader and a +15 volt line to connector P3 for supplying the +5.5V bias in accordance with Table 2-1, Step 2. (See Note 2 on figure 3-2 - DH718.) The exciter lamp is connected across J5 in parallel with Zener diode (MOTOROLA 50M10Z5). This diode is used to regulate the voltage applied to the exciter lamp. R5 and R6 provide adjustment of the voltage to the Zener diode, while R7 is used to adjust the voltage applied to the exciter lamp.



FIGURE 3-1 POWER SUPPLY BLOCK DIAGRAM

Diodes CR1A and CR1B apply a $-30 \vee$ DC through adjustable resistor R4, the RC filtering network R9-C7 and connector J6 to one of the speed-up networks -1 -2 -3 -4 or -5 (Table 3-2). The speed-up networks provide 600 ma (1.5 amp for brakes in option -2 and -4) at -30 \vee DC to the brake and drive circuits on the SPA-A card. Connector J6 may be used in conjunction with Digitronics Perforated Tape Handlers. The Model 6070 may be used to provide rewind of the tape once it has been read.

TABLE 3-2	POWER SUPPLY OPTIONS		
OPTION NO. D-H718-	USED ON		
-1	Uni-Directional, Standard Brakes		
-2	Uni-Directional, Hi-Speed Brakes		
-3	Bi-Directional, Standard Brakes		
-4	Bi-Directional, Hi-Speed Brakes		
-5	Bi-Directional, Hi-Speed Brakes (Double Braking System)		



	QUAN.	DI	SCRIPTION		REF. STD.	DRWG. NO.	ITEM
•				·			
T	51	трз _{wht/}	(EL OSP	△ -T			
C8							
[150V		· · · · · · · · · · · · · · · · · · ·	GRY OSP	A-2			
+_		μ <u></u>	RED OTB	2-7			:
	150	V	VID OSP	∧ -w			
(WHT_OTB	2-4			
(リ						
TIONAL	, 57	ANDARD B	RAKES				
3L.K		S	DB WHT	YEL O C DA	- T		
	+	CB		RY - 4	- (
	-۔ ح	T150V			ε. -		
RI	∾ 0 0.Ω	c9 _+	C11 +	ED 0182-	/		
40 RI	w l. z	150V	15045 T-		vv		
50	ง วณ วพ	CIO	+ ~	HT OTBZ-	4		
R	s SI	150V -	Τ	81.			
54	∧ ⊃.a ⊙.w	BRN S	D IN	N OTR 2 2	-V		
, R	13 2	STD7	1.101		-		
50	∧ ⊙ a ○ w	BLK	STDS	LK	U		
44	•••	k	D	OTBZ-5	5		
		(-5)					
EII-DIRE	CTIO	NAL, HI-SPE BRAKING S	ED BRAK	ES			
							.
							1
							ł
				TGITT	2.0 21	ne	
				ALBERTSON	NEW YORK		2
				SC HE POWEF	MATIC SUPPLY		
			FIRST USED ON:	SHEET OF		718	
· · · · · · · · · · · · · · · · · · ·				L			

3-6 LOGIC ANALYSIS

As shown in the logic block diagrams, figure 3-26 and 3-27, the unit contains a tape read system and a tape drive system. The tape read system (fig. 3-27) consists of a sprocket channel shaper, an auxiliary amplifier, and 8 data channel amplifiers. The tape drive system (figure 3-26) consists of start/stop amplifiers, start/stop control flip-flop, forward/reverse control flip-flop, power amplifier and coil driver.

The block diagrams show the wiring connection between the various cards. Numbers in the hexagonal boxes indicate test points. The numbers not in hexagonal boxes correspond to the physical location of each card in the card slot on top of reader chassis. The single letters on the diagram and referred to in quotes in the circuit analysis pertain to the socket pin numbers of the cards on the card sockets. As an aid in trouble shooting, the internal logic levels, "1" and "0", may be converted to voltage levels. Logical "1" equals -6 volts and logical "0" equals 0 volts.

3-7 LOGIC OUTPUT SYSTEM (See Figure 3-27)

The following paragraphs describe the various options of the Logic Output System. Refer to Figure 3-27, LOGIC OUTPUT SYSTEM BLOCK DIAGRAM, while referring to the paragraphs below.

3-8

-10 VOLT HOLE, 0 VOLT NO HOLE OUTPUT (OPTION 1A)

The reader equipped with this option contains the following cards:

Sprocket Channel Amplifier	PSE-A	1 each
Auxiliary Amplifier	AAA-1	1 each
Data Channel Amplifier	PGF-A	8 each

Refer to the LOGIC OUTPUT SYSTEM BLOCK DIAGRAM (fig. 3-27).

Circuit A logically represents the PSE-A sprocket amplifier and the AAA-1 auxiliary amplifier located in positions 9 and 10 of the circuit card holder on the reader chassis. Circuit C represents the data channel amplifier PGF-A located in positions 1 through 8 of the circuit card holder on the reader chassis. The logical description of the two circuits follow:

NOTE

Logical "1" equal to a -level (Hole Output) Logical "0" equal to a ground level (No/Hole Output)

(1) Logical Operation Of PSE-A and AAA-1 Cards

When the sprocket photodiode reads a hole, a logical "1" signal is applied through the non-inverting amplifier (EF) to the base of the first inverter/amplifier. This first stage inverts the signal to a logical "0" and applies it to the second inverter (ST). The second inverter shapes, as well as inverts the signal and applies the logical "1" signal to the input (Pin "L") of the auxiliary amplifier card AAA-1.

When the AAA-1 card receives the output of the PSE-A card, through pin "L" (AAA-1), the signal is applied to an inverter/amplifier on the AAA-1 card. The logical "0" output of this inverter/amplifier is called "-PSP"; this signal remains at "0" for the duration of the sprocket hole after which it reverts to a logical "1". "-PSP" is then applied through connector J-3 to the eight data channel amplifiers and to the second inverter on the AAA-1 card (Note table at bottom of figure 3-2 showing wiring of the plug P-3). The second inverter on the AAA-1 card inverts the signal and applies it as a logical "1" signal to the input/output connector J-1 as the sprocket signal "PSP". This signal remains at "1" for the duration of the sprocket hole, after which it reverts to a logical "0". The "-PSP" signal is used to shape and time the data channel output signals with the sprocket signal so that all 8 data channels start and end at the same time. The signal "PSP" can be used to gate the external equipment.

(2) Logical Operation Of Data Channel Amplifier PGF-A

When any of the 3 data channel photodiodes reads a hole, it conducts. This applies an input logical "1" signal to the non-inverting amplifier on the data channel PGF-A card. The non-inverted signal is then applied to an inverter which, in turn, applies a logical "0" to one of the inputs of the "OR" gate for the duration of the hole time. It is here that the sprocket signal "-PSP" is combined with the data channel signal.

The function of the sprocket signal is to shape and time the data channel signal. The output of the gate is applied through the second inverter/amplifier to the output portion of the card and then to the input/output connector J1, (see figure 2-1 for location of the 8 data channel output signals on the input/output connector). For an electrical circuit analysis of the PSE-A, AAA-1, and PGF-A, see electrical circuit analysis following the logical description in this section.

3-5



(3) Circuit Description Sprocket Amplifier/Shaper PSE-A (See Figure 3-3)

When the sprocket photodiode conducts during a hole condition, the negative signal produced by the photodiode is applied to the base of emitter follower (EF) T1. T1 couples this negative signal to the base of amplifier T2, turning it on. T2 applies this signal to the Schmitt trigger (ST) shaper transistors T3 and T4. The negative going voltage at the collector of T3 is coupled through a capacitor to the base of the emitter follower in T4. Conduction in T4 rises with the collector current being drawn through a emitter resistor common to both transistors. The increased current through this emitter resistor results in a negative going change in the emitter potential of T3. The cumulative effect of any increasingly positive base potential and increasingly negative emitter potential is thereby driven further negative, and is coupled through the input resistors to the base of transistor T4, with the
result that the conduction through T4 is further increased. This positive feedback effect, thus produces a rapid cutoff of the first stage while similarly abruptly driving the second stage towards saturation. The effect of the Schmitt trigger on the input signal is to produce a rapid rise and decay time at the leading and trailing edges of the sprocket signal. Thus, the Schmitt trigger shapes the input signal into a clean square wave. The output of the sprocket amplifier shaper PSE-A is therefore a clean -10 volt for a hole signal and 0 volts for a no-hole condition.

IN O	GT DI I.8K, K₩ IBOA R ¹ CI 330,yuf	18K 18K 2 18K 18K 18K 18 18 18 18 18 18 18 18 18 18	70а w (1,2,3) o OUT (F,H,J)	(PD-SP) (PD-SP) (UNUSED) (UNUSED) (PSP) (P
AUXILIARY AMPLIFIER	"AAA-1"	"AAA-3"		
OV OUTPUT TOLERANCE -	+0V, -0.5V	+0V, -0.2V		* EXTERNAL CONNECTION
TRANSISTOR TYPE -	GT1170	PHILCO 2N598		3 AMPLIFIERS PER MODULE
PRINTED CIRCUIT - ASSY	B-C416	B-C1543		
			,	x



(4) Circuit Description - Auxiliary Amplifier AAA-1 (See Figure 3-4)

This auxiliary amplifier AAA-1 (figure 3-4) contains three separate circuits which may be wired together or used individually. When wired, as shown in the block diagram Fig. 3-27 and Fig. 3-4, the output of the PSE-A card is applied through pin "L" to the base of one of the transistors on the AAA-1 card. This signal turns on the

transistor, producing the 0 volt output "-PSP". This output is coupled to the 8 data channel amplifiers and to the next amplifier on the card. When this signal is applied to the second amplifier, which is normally conducting, the transistor turns off producing signal "PSP". Signal "PSP" is capable of applying 10V @ 10 ma into a 1K load.



FIGURE 3-5 SCHEMATIC DIAGRAM - PGF-A or PGL-A

(5) Circuit Description Data Channel Amplifier PGF-A (See Figure 3-5)

This unit contains 8 data channel amplifiers type PGF-A (figure 3-5). Each of these amplifiers produce an output of -10 volts into a 2K load for a hole condition and 0 volt for a no-hole condition. These 8 outputs are applied directly to the input/output plug J-1, pins L, M, N, P, R, S, T, and U. When any of the eight photodiodes reads a hole, it will conduct. This conduction applies a negative signal through emitter follower T1 to the base of amplifier T2, which also conducts. When T2 conducts, OV is applied to one of the "OR" gate diodes, D1.

Transistor T3 will conduct when either a -6 volts ("-PSP") sprocket signal from the AAA-1 card or a -6 volt input from T2 is applied to its base; thus T3 is conducting until both the sprocket signal and T2's output goes positive. When this happens, T3 cuts off applying a negative signal at its output for the duration of the combined 0 volt inputs to the diodes. The sprocket hole is smaller than the data hole, therefore the duration of the sprocket signal will be shorter than that of the data signal. This causes the data signal to be gated by the sprocket signal. All eight data channel amplifiers receive the same sprocket signal. This assures that all data outputs will initiate and terminate at the same time.

3-9 -10 VOLTS HOLE 0 VOLTS NO/HOLE SCM (OPTION 1B)

The reader equipped with this option contains the following cards:

Sprocket Channel Amplifier	PSE-A	1 each
Auxiliary Amplifier	AAA-SCM	l each
Data Channel Amplifier	PGE-A	8 eacł.

Refer to the LOGIC OUTPUT SYSTEM BLOCK DIAGRAM (Figure 3-27).

The table at the bottom of the diagram shows that option 1B (-10 VOLTS HOLE 0 VOLTS NO/HOLE SCM) uses circuits B and D. Circuit B logically represents the PSE-A Sprocket Amplifier and the AAA-SCM Auxiliary Amplifier located in slots 9 and 10 of the circuit card holder. Circuits D represent the Data Channel Amplifiers PGE-A located in card slots 1 through 8 of the circuit card holder. The logical description of these circuits is given below. The circuit analysis of each card is located behind the logical descriptions in this section.

NOTE

Logical "1" equal to a -level (Hole Output) Logical "0" equal to a ground level (No/Hole Output)

(1) Logical Operation Of PSE-A & AAA-SCM Cards (Circuit B)

When the sprocket photodiode reads a hole, a logical "1" signal is applied through the non-inverting amplifier (EF) to the base of the first inverter/amplifier. This stage inverts the signal to a logical "0" and applies it to the second inverter (ST). The second inverter shapes, as well as inverts, the signal and applies this logical "1" signal to the input of the Auxiliary Amplifier card AAA-SCM. When the AAA-SCM card receives the output of the PSE-A card, through pin "L" (AAA-SCM), the signal is applied to an inverter/ amplifier on the AAA-SCM card. The logical "0" output of the inverter/amplifier is called "-PSP". This "-PSP" signal remains at "0" for the duration of the sprocket hole after which it reverts to a logical "1". This "-PSP" signal is then applied through connector J-3 to the eight data channel amplifiers and to the second inverter on the AAA-SCM card. (Note table at bottom of figure 3-27 showing wiring of the plug P-3.) The second inverter on the AAA-SCM card inverts the signal and applies it as a logical "1" signal to the input/output connector J-1 as the sprocket signal "PSP". This "PSP" signal remains at logical "1" for the duration of the sprocket hole, after which it reverts to a logical "0".

The "-PSP" signal is used to shape and time the data channel output signals with the sprocket signals so that all 8 data channels start and end at the same time. While the ungated readers contain this option, it is not wired into the connector J-3. (See table at bottom of figure 3-27 for gating or ungating the reader.) The "PSP" signal can be used to gate external equipment.

The second input to the "OR" gate, signal *"ST", is a logical "1" signal that is generated when the unit gets a stop command from Motion Control, package #14. This logical "1" input to the first inverter of the AAA-SCM card will produce a logical "0" "-PSP" signal through the first AAA-SCM inverter and a logical "1" "PSP" signal through the second inverter. These signals, "-PSP" and "PSP" will be maintained as an output of the AAA-SCM until the Motion Control section receives a start command.

(2) Logical Operation Of The Data Channel Amplifier PGE-A (Circuit D)

When any of the eight Data Channel photodiodes reads a hole, it will conduct. This applies an input logical "1" signal through the non-inverting amplifier (EF) to the "OR" gate. The "OR" gate applies the signal to the first inverter where the signal is inverted to a logical "0" and applied to an input of the "AND" gate. Input "L" of the "AND" gate receives "-PSP" (logical "0") and logical "0" from the first PSG-A inverter. When these signal levels are present as inputs to the "AND" gate, the output of the gate is logical "0". This logical "0", when applied to the second inverter, produces a logical "1". This logical "1" is applied in two places -(1) as an output of the card through input/output connector J1 pins L, M, N, P, R, S, T, and U; and (2) as feedback loop to the other input of the "OR" gate. This logical "1" input to the "OR" gate maintains the output of the first inverter at logical "O", for as long as a logical "O" "-PSP" is applied to the other input of the "AND" gate and the output of the card is thus maintained at a logical "1" for the duration of the combined inputs. The output signals of the data cards will be maintained until start command is given. At this time, the "-PSP" will go to logical "1", thus cancelling the input logical "O" to first inverter.

(3) Circuit Description Sprocket Amplifier/Shaper PSE-A (See Figure 3-3)

When the sprocket photodiode conducts during a hole condition, the negative signal produced by the photodiode is applied to the base of emitter follower T1. T1 couples this negative signal to the base of amplifier T2, turning it on. T2 applies this signal to the Schmitt trigger shaper transistors T3 and T4. The negative going voltage at the collector of T3 is then coupled through a capacitor to the base of the emitter follower T4. Conduction in T4 rises with the collector current of T4 being drawn through an emitter resistor common to both transistors. The increased current through the emitter resistor results in a negative going change in the emitter potential of the first stage. The cumulative effect of any increasingly positive base potential and increasingly negative emitter potential accelerates the drop in collector current of T3. The collector potential of T3 is thereby driven further negative, and is coupled through the input resistors to the base of transistor T4, with the result that the conduction through T4 is further increased. This positive feedback effect, thus produces a rapid cutoff of the first stage while similarly abruptly driving the second stage towards saturation.

The effect of the Schmitt trigger on the input signal is to produce a rapid rise and decay time at the leading and trailing edges of the signal. Thus, the effect of the Schmitt trigger is to shape the input signal into a clean square wave. The output of the sprocket amplifier shaper PSE-A is therefore a clean negative 10 volt for a hole signal and 0 volts for a no/hole.



3 AMPLIFIERS PER MODULE PRINTED CIRCUIT ASSY #B-C792

FIGURE 3-6 SCHEMATIC DIAGRAM - AAA-SCM

(4) Circuit Description Auxiliary Amplifier AAA-SCM (See Figure 3-6)

The AAA-SCM amplifier contains three separate amplifier circuits and an "OR" gate which may be wired together or used separately. When wired as shown in the block diagram (Figure 3-27, CKTB) the output of the PSE-A card ("-PSP") is applied through pin L of the "OR" gate to the inverter-amplifier. The "-PSP" output at pin H remains at 0 volts for the duration of the sprocket hole after which it returns to a negative level. This is then applied through connector J3 to the eight data channel amplifiers and to the second inverter on the AAA-SCM card. (Note table at bottom of Figure 3-27 showing wiring of plug P3.) The second inverter then produces an inverted output, -10 volts into a 1K load, for sprocket duration which is applied to the input-output connector J1 as the sprocket signal "PSP". It reverts to 0 volts for a no/hole condition.



FIGURE 3-7 SCHEMATIC DIAGRAM - PGE-A

(5) Circuit Description Data Channel Amplifiers PGE-A (See Figure 3-7)

This unit contains eight data channel amplifiers type PGE-A. Each of these amplifiers produce an output of -10 volts into a 2K load for a hole condition and 0V for a no/hole condition. These eight outputs are applied directly to the input/output jack J-1, Pins L, M, N, P, R, S, T, and V.

When any of the eight photodiodes read a hole, conduction occurs. This conduction applies a negative signal through emitter follower T1 to the base of amplifier T2, which also conducts. When T2 conducts, OV is applied to one of the "AND"_gate diodes, D1. Transistor T3 conducts when either a -10 volt ("-PSP") signal from the AAA-SCM card or -10 volt input from T2 is applied to its base, thus T3 is conducting until both the sprocket signal and T2's output goes positive. When this happens T3 cuts off applying a negative signal at the output for the duration of the combined positive inputs to the diodes. When a stop signal is generated, the AAA-SCM card will generate "-PSP" (0V). This signal is normally the positive sprocket signal generated during a hole condition. This signal is applied through diode D2 to the base of the transistor T3. The output of the card will be maintained by the "-PSP" signal. If the card was in a no/hole condition when stop signal was generated, this 0V will be applied to the base of transistor T2 through the buffer diode D4. If the card was in a hole condition when the stop signal was generated, the negative output would be coupled through the buffer diode D4 to the base of transistor T2 holding T2 on till "-PSP" returns to a negative level. In either case the output of T2 would reflect the same output as it normally would receive from the photodiode. Thus, the output of the card would be effectively maintained even though the photodiode input was not conducting.

3-10 +10 VOLT HOLE, 0 VOLT NO HOLE OUTPUT (OPTION 1C)

This output requires the following cards:

Sprocket Channel Amplifier	PSG-A	l each
Auxiliary Amplifier	BBB-1	1 each
Data Channel Amplifier	PGJ-A	8 each

Refer to the LOGIC OUTPUT SYSTEM BLOCK DIAGRAM (fig. 3-27) when reading the following description.

Circuit A logically represents the PSG-A sprocket amplifier and the BBB-1 auxiliary amplifier located in positions 9 and 10 of the circuit card holder on the rear of the chassis. Circuit C represents the data channel amplifier PGJ-A located in positions 1 through 8 of the circuit card holder on the reader chassis. The logical description of the two circuits follows:

NOTE

Logical "1" equal to a +level (Hole Output) Logical "0" equal to a ground level (No/Hole Output)

(1) Logical Operation Of Sprocket Channel PSG-A and BBB-1 Amplifiers

When the sprocket photodiode reads a hole, a logical "1" signal is applied through the non-inverting amplifier (EF) to the base of the first inverter/amplifier. This stage inverts the signal to a logical "0" and applies it to a second inverter (ST). The second inverter shapes, as well as inverts the signal and applies the logical "1" signal to the input of the auxiliary amplifier card BBB-1. When the BBB-1 card receives the output of the PSG-A card through pin "L" (BBB-1), the signal is applied to an inverter/amplifier on the card. The logical "0" output of this inverter/amplifier is called "-PSP". This signal remains at "0" for the duration of the sprocket hole after which it reverts to a logical "1". The "-PSP" signal is then applied through connector J-3 to the eight data channel amplifiers and to the second inverter on the AAA-1 cards. (Note table at bottom of Figure 3-27 showing wiring of the J-3 plug.) The second inverter on the BBB-1 card inverts the signal and applies it as a logical "1" signal to the input/output connector J-1 as the sprocket signal "PSP". This signal remains at "1" for the duration of the sprocket hole after which it reverts to a logical "0".

The "O" level "-PSP" signal is used to shape and time the data channel output signals with the sprocket signal so that all 8 data channels start and end at the same time. The signal "PSP" may be used to gate the external equipment.

(2) Logical Operation Of Data Channel Amplifier PGJ-A

When any of the 8 data channel photodiodes reads a hole, they conduct. This applies an input logical "1" signal to the non-inverting (EF) amplifiers on the data channel PGJ-A cards. The unchanged signal is then applied to an inverter which applies a logical "0" to one of the inputs of the "OR" gates for the duration of the data hole. The logical "0" sprocket signal "-PSP" is applied to the other "OR" gate input which overrides the data channel signal. The function of the sprocket signal is to shape and time the data channel signal. The output of the gate is applied through a second inverter/amplifier to the output portion of the card and then to the input/output connector J-1. (See Figure 2-1 for location of the 8 data channel output signals on the input/output connector.) For an electrical circuit analysis of the PSG-A, BBB-1 and PGJ-A, see electrical circuit analysis following this logical description.

3-15



FIGURE 3-11 SCHEMATIC DIAGRAM - PSG-A

(3) Circuit Description Sprocket Amplifier/Shaper PSG-A (See Figure 3-11)

When the sprocket photodiode conducts during a hole condition, the positive signal produced by the photodiode is applied to the base of emitter follower (EF) T1. T1 couples this positive signal to the base of amplifier T2, turning it on. T2 applies this signal to the Schmitt (ST) trigger shaper transistors T3 and T4. The positive going voltage at the collector of T3 is coupled through a capacitor to the base of the emitter follower T4. Conduction in T4 rises with the collector current being drawn through the emitter resistor common to both transistors. The increased current through this emitter resistor results in a positive going charge in the emitter potential of the first stage. The cumulative

effect of an increasingly negative base potential and an increasingly positive emitter potential accelerates the drop in collector current of T3. The collector potential of T3 is thereby driven further positive, and is coupled through the input resistors to the base of transistor T4 with the result that the conduction through T4 is further increased. This positive feedback effect thus produces a rapid cutoff of the first stage while similarly abruptly driving the second stage towards saturation.

The effect of the Schmitt trigger on the input signal is to produce a rapid rise and decay time at the leading and trailing edges of the signal. Thus the effect of the Schmitt trigger is to shape the input signal into a clean square wave. The output of the sprocket amplifier shaper PSG-A is therefore a clean positive level for a hole signal and 0 volts for a no/hole condition.



*EXTERNAL CONNECTION

3 AMPLIFIERS PER MODULE PRINTED CIRCUIT ASSY #B-C699

FIGURE 3-12 SCHEMATIC DIAGRAM - BBB-1

(4) Circuit Description Auxiliary Amplifier BBB-1 (See Figure 3-12)

This auxiliary amplifier, BBB-1, contains three separate circuits which may be wired together or used individually in this application only two circuits are used. When wired as shown in the block diagram Figure 3-27, the output of the PSG-A card is applied through pin "L" to the base of one of the transistors. This signal turns on the transistor producing the 0 volt output, "-PSP". This output is coupled to the 8 data channel amplifiers and to the next amplifier on the card. When this signal is applied to the second amplifier, which is normally conducting, the transistor turns off producing signal "PSP". This signal, "PSP", is capable of delivering a 10 ma at +10 volts into a 1K load.



P.C. ASSEMBLY #B-C1405

FIGURE 3-13 SCHEMATIC DIAGRAM -PGJ-A

Resistors: 1/4W, 5%

GTDX3

Diodes:

(5) Circuit Description Data Channel Amplifier PGJ-A (See Figure 3-13)

This unit contains eight data channel amplifiers. Each of these amplifiers, (Figure 3-13), produce an output of +10 volts into a 2K load for a hole condition and 0V for a no/hole condition. These eight outputs are applied directly to the input/output connector J-1, pins L, M, N, P, R, S, T, and U. When any of the eight photodiodes read a hole, they conduct. This conduction applies a positive signal through emitter follower T1 to the base of amplifier T2, which also conducts. When T2 conducts, zero volts is applied to the plate of diode D1.

Transistor T3 will conduct until both a negative (OV) sprocket signal from the BBB-1 card and a OV output from T2 are coincident at the junction of the two "AND" gate diodes, D1 and D2. When this occurs, T3 cuts off applying +10V at the output for the duration of the combined OV inputs to the diodes. The sprocket hole is smaller than the data hole, therefore, the duration of the sprocket signal is shorter than that of the data signal. This causes the data signal to be gated by the sprocket signal. All eight data channel amplifiers receive the same sprocket signal. This assures that all data outputs will initiate and terminate at the same time.

3-11 0 VOLT HOLE, -10 VOLT NO HOLE OUTPUT (OPTION 1D)

This type output requires the following cards:

Sprocket Channel Amplifier	PSF-A	1 each
Auxiliary Amplifier	AAA-2	1 each
Data Channel Amplifier	PGH-A	8 each

Refer to the BLOCK DIAGRAM LOGIC SYSTEM (fig. 3-27) when reading the following description.

Circuit A logically represents the PSF-A sprocket amplifier and the AAA-2 auxiliary amplifier located in positions 9 and 10 of the circuit card holder on the reader chassis. Circuit E represents the data channel amplifier PGH-A located in positions 1 through 8 of the circuit card holder on the reader chassis. The logical description of the two circuits follow:

NOTE

Logical "1" equal to a -level (No/Hole Output) Logical "0" equal to a ground level (Hole Output)

(1) Logical Operation Of PSF-A and AAA-2 Cards

When the sprocket photodiodes read a hole, a logical "0" signal is applied through the non-inverting amplifier (EF) to the base of the first inverter/amplifier. This first stage inverts the signal to a logical "1" and applies it to the second inverter (ST). The second inverter shapes, as well as inverts the signal and applies the logical "0" signal to the input of the auxiliary amplifier card AAA-2. When the AAA-2 card receives the output of the PSF-A card through pin "L", the signal is applied to an inverter/amplifier on the AAA-2 card. The logical "1" output of this inverter/amplifier is called "-PSP". This signal remains at "1" for the duration of the sprocket hole after which it reverts to a logical "0". "-PSP" is then applied through connector J3 to the eight data channel amplifiers and to the second inverter on the AAA-2 cards. (Note table at bottom of Figure 3-27 showing wiring of the P3 plug.) The second inverter on the AAA-2 card inverts the signal and applies it as a logical "0" signal to the input/output connector J1 as the sprocket signal "PSP". This signal remains at "0" for the duration of the sprocket hole after which it reverts to a logical "1". The "-PSP" signal is used to shape and time the data channel output signals with the sprocket signal so that all 8 data channels start and end at the same time. The signal "PSP" may be used to gate external equipment.

(2) Logical Operation Of Data Channel Amplifier PGH-A

When any of the 8 data channel photodiodes read a hole, they conduct. This applies an input logical "0" signal to the non-inverting amplifiers on the data channel PGH-A cards. The unchanged signal is then applied to an inverter which applies a logical "1" to one of the inputs of the "AND" gate for the duration of the data hole.

The logical "1" sprocket signal "-PSP" is applied to the other "AND" gate input which overrides the data channel signal. The function of the sprocket signal is to shape and time the data channel signal. The output of the gate is applied through a second inverter/amplifier to the output portion of the card and then to the input/output connector J1. (See Figure 2-1 for location of the 8 data channel output signals on the input/output connector.) For an electrical circuit analysis of the PSF-A, AAA-2, and PGH-A, see electrical circuit analysis following this logical description.



(3) Circuit Description Sprocket Amplifier/Shaper PSF-A (See Figure 3-8)

When the sprocket photodiode conducts during a hole condition, the positive signal produced by the photodiode is applied to the base of emitter follower (EF) T1. T1 couples this signal to the base of amplifier T2, turning it off. T2 applies a negative signal to the Schmitt trigger (ST) shaper transistors T3 and T4. The positive going voltage at the collector of T3 is coupled through a capacitor to the base of T4. Conduction in T4 decreases with the collector current being drawn through an emitter resistor common to both transistors. The decreased current through this common emitter resistor results in a positive going change in the emitter potential of the first stage. The cumulative effect of an increasingly negative base potential on T3 and increasingly positive emitter potential, accelerates the drop in collector of T3. The collector potential of T3 is thereby driven

further positive and is coupled through the input resistors to the base of transistor T4 with the result that the conduction through T4 is further decreased. This positive feedback effect thus produces a rapid cutoff of the second stage while similarly abruptly driving the first stage towards saturation.

The effect of the Schmitt trigger on the input signal is to produce a rapid rise and decay time at the leading and trailing edges of the signal. Thus, the effect of the Schmitt trigger is to shape the input signal into a clean square wave. The output of the sprocket amplifier shaper PSF-A is therefore a clean negative level for a no/hole and 0 volts for a hole.



FIGURE 3-9 SCHEMATIC DIAGRAM - AAA-2

(4) Circuit Description Auxiliary Amplifier AAA-2 (See Figure 3-9)

This auxiliary amplifier, AAA-2, contains three separate circuits which may be wired together or used individually. In this application, only two circuits are used. When wired as shown in the block diagram (fig. 3-27), the output of the PSF-A card is applied through pin "L" to the base of one of the transistors. This signal turns on the transistors. This signal turns on the transistor producing the "1" output "-PSP". This output is coupled to the 8 data channel amplifiers and to the next amplifier on the card. When this signal is applied to the second amplifier, which is normally non-conducting, the transistor turns on producing signal "PSP". The signal "PSP" is capable of supplying 10 ma at -10 volts into a 1K load for a no/ hole condition.





(5) Circuit Description Data Channel Amplifier PGH-A (See Figure 3-10)

This unit contains eight data channel amplifiers (fig. 3-10). Each of these amplifiers produce an output of -10V into a 2K load for a no/hole condition and 0V for a hole condition. These eight outputs are applied directly to the input/output jack J1, pins L, M, N, P, R, S, T, and U.

When any of the eight photodiodes read a hole, conduction will occur. This conduction applies a positive signal through emitter follower T1 to the base of amplifier T2 which cuts off. When T2 cuts off, a negative voltage is applied to diode D1.

Transistor T3 will conduct only when the "1" state of "-PSP" is present at D2 and transistor T2 applies a negative signal to diode D1. Thus, T3 is cut off until both the sprocket channel amplifier and the data channel amplifiers are reading a hole. When this happens, T3 conducts applying a OV signal at the output for the duration of the combined negative inputs to the diodes. The sprocket hole is smaller than the data hole, therefore, the duration of the sprocket signal will be shorter than the duration of the data signal. All eight data channel amplifiers receive the same sprocket signal. This assures that all data outputs will initiate and terminate at the same time.

3-12 0 VOLT HOLE, +10 VOLT NO/HOLE OUTPUT (OPTION 1E)

This type of output requires the following cards:

Sprocket Channel Amplifier	PSH-A	1 each
Auxiliary Amplifier	BBB-2	1 each
Data Channel Amplifier	PGK-A	8 each

Refer to the LOGIC OUTPUT SYSTEM BLOCK DIAGRAM(fig. 3-27) when reading the following description

Circuit A logically represents the PSH-A sprocket amplifier and the BBB-2 auxiliary amplifier located in positions 9 and 10 of the circuit card holder on the reader chassis. Circuit E represents the data channel amplifier PGK-A located in positions 1 through 8 of the circuit card holder on the reader chassis. The logical description of the two circuits follow:

NOTE

Logical "1" equal to a +level (No/Hole Output) Logical "0" equal to a ground level (Hole Output)

(1) Logical Operation Of PSH-A and BBB-2 Cards

When the sprocket photodiodes read a hole, a logical "O" signal is applied through the non-inverting amplifier (EF) to the base of the first inverter/amplifier. This first stage inverts the signal to a logical "1" and applies it to the second inverter (ST). The second inverter shapes, as well as inverts the signal, and applies the logical "O" signal to the input of the auxiliary amplifier card BBB-2.

When the BBB-2 card receives the output of the PSH-A card through pin "L" (BBB-2), the signal is applied to an inverter/amplifier on the BBB-2 card. The logical "1" output of this inverter/amplifier is called "-PSP"; this signal remains at "1" for the duration of the sprocket hole after which it reverts to a logical "0". "-PSP" is then applied through connector J3 to the eight data channel amplifiers and to the second inverter on the BBB-2 card. (Note table at bottom of figure 3-27 showing wiring of the P3 plug.) The second inverter on the BBB-2 card inverts the signal and applies it as a logical "0" signal to the input/ output connector J1 as the sprocket signal "PSP". This signal remains at "0" for the duration of the sprocket hole, after which it reverts to a logical "1". The "-PSP" signal is used to shap- and time the data channel output signals with the sprocket signal so that all 8 data channels start and end at the same time. The signal "PSP" can be used to gate the external equipment.

(2) Logical Operation Of Data Channel Amplifier PGK-A

When any of the 8 data channel photodiodes read a hole, they conduct. This applies an input logical "0" signal to the non-inverting amplifiers (EF) on the data channel PGK-A cards. The unchanged signal is then applied to an inverter which applies a logical "1" to one of the inputs of the "AND" gate for the duration of the hole time. It is here that the sprocket signal "-PSP" is combined with the data channel signal. The function of the sprocket signal is to shape and time the data channel signal. The output of the gate is applied through second inverter/amplifier to the output portion of the card and then to the input/output connector J1. (See figure 2-1 for location of the 8 data channel signals on the input/output connector.) For an electrical circuit analysis of the PSH-A, BBB-2, and PGK-A, see electrical circuit analysis following this logical description.



FIGURE 3-14 SCHEMATIC DIAGRAM - PSH-A

(3) Circuit Description Sprocket Amplifier/Shaper PSH-A (See Figure 3-14)

When the sprocket photodiode conducts during a hole condition, the negative signal produced by the photodiode is applied to the base of emitter follower (EF) T1. T1 couples this signal to the base of amplifier T2 turning it off. T2 applies this signal to the Schmitt trigger (ST) shaper transistors T3 and T4. The negative going voltage at the collector T3 is coupled through a capacitor to the base of the emitter follower in T4. Conduction in T4 decreases with the collector current being drawn through an emitter resistor common to both transistors. The decreased current through this emitter resistor results in a negative going change in the emitter potential of the first stage. The cumulative effect of any increasingly positive base potential and increasingly negative emitter potential accelerates the increase in collector current of T3.

The collector potential is thereby driven further negative, and is coupled through the input resistors to the base of transistor T4, with the result that the conduction thru T4 is further decreased. This positive feedback effect thus produces a rapid cutoff of the second stage while similarly abruptly driving the first stage towards saturation. The effect of the Schmitt trigger on the input signal is to produce a rapid rise and decay time at the leading and trailing edges of the sprocket signal. Thus, the effect of the Schmitt trigger is to shape the input signal into a clean square wave. The output of the sprocket amplifier shaper PSH-A is therefore a clean 0 volt for a hole signal and positive level for a no/hole condition.



FIGURE 3-15 SCHEMATIC DIAGRAM - BBB-2

(4) Circuit Description Auxiliary Amplifier BBB-2 (See Figure 3-15)

This auxiliary amplifier, (figure 3-15), contains three separate circuits which may be wired together or used individually. When wired as shown in the block diagram, fig. 3-27 and fig. 3-15, the output of the PSH-A card is applied through pin "L" to the base of one of the

transistors. This signal turns off the transistor producing the "1" output "-PSP". This output is coupled to the 8 data channel amplifiers and to the next amplifier on the card. When this signal is applied to the second amplifier, which is normally cutoff, the transistor turns on producing signal "PSP". Signal "PSP" is capable of applying a 10 ma at -10 volts into a 1K load.



(5) Circuit Description Data Channel Amplifier PGK-A (See Figure 3-16)

This unit contains eight data channel amplifiers type PGK-A (fig. 3-16). Each of these amplifiers produce an output of +10 volts into a 2K load for a no/hole condition and 0 volts for a hole condition. These eight outputs are applied directly to the input/output jack J1 pins L, M, N, P, R, S, T, and U. When any of the eight photodiodes read a hole, it will conduct. This conduction applies a negative signal through emitter follower T1 to the base of amplifier T2 which cuts off. When T2 cuts off, a positive voltage is applied to one of the "AND" gate diodes, D1.

Transistor T3 will conduct only when a positive signal, ("-PSP"), from the BBB-2 card and a positive input from T2 is applied to the "AND" gate (D1, D2); thus T3 is cut off until both the sprocket amplifier and data amplifier are reading a hole. When this happens, T3 turns on producing 0 volt signal at the output for the duration of the combined positive inputs to the diodes. The sprocket hole is smaller than the data hole, therefore, the duration of the sprocket signal will be shorter than the data signal. This causes the data signal to be gated by the sprocket signal. All eight data channel amplifiers receive the same sprocket signal. This assures that all data outputs will initiate and terminate at the same time.

3-13 -10 VOLT HOLE, 0 VOLT NO/HOLE $-2V_{+0}$ (OPTION 1F)

The reader equipped with this option contains the following cards:

Sprocket Channel Amplifier	PSE-A	1 each
Auxiliary Amplifier	AAA-3	1 each
Data Channel Amplifier	PGL-A	8 each

The operation of this option is exactly the same as the operation of option 1A with the exception of the logical "0" (0 volt) level. This option, 1F, maintains a tolerance of -.2 volts, +0 volts for any logical "0" produced as an output from the reader. With this exception in mind, turn to the description of option 1A and use it as the theory of operation for your machine.

3-14 MOTION CONTROL SYSTEM

The following paragraphs describe the various options of the Motion Control System. Refer to Figure 3-26, MOTION CONTROL BLOCK DIAGRAM, while referring to the paragraphs which follow.

3-15 UNI-DIRECTIONAL - STANDARD CONTROL (OPTION 2A)

The reader equipped with this option contains the following cards:

CARD NOMENCEATORE	CARD	NON	1encl	ATUR	E
-------------------	------	-----	-------	------	---

CARD LOCATION

Start/Stop Amplifier SSAIn card slot #13Run/Stop Flip-Flop FRAIn card slot #14Power Amplifier SDCIn card slot #15Coil Driver SPA-A-UNILarge card under chassis

Refer to Figure 3-26, MOTION CONTROL BLOCK DIAGRAM.

There are two input signals which may be applied to the tape drive system through connector J1: RUN, this signal moves tape; and STOP, this signal halts tape.

When an input signal is applied through connector J1 to the SSA card, (figure 3-17), an output is applied to the start/stop flip-flop FRA. The dual outputs of the FRA card, (figure 3-18), are combined in the power amplifier SDC, (figure 3-24), and applied through the coil driver SPA-A-UNI, (figure 3-25). The coil driver is used to activate either the drive or brake solenoid and hold the coil de-activated. As a result, two conditions may be produced: RUN and STOP. These conditions are described below:

NOTE

The voltage equivalents of the logic levels used in the description below are 0 volts for a logical "0" and a negative level (approx. -6 volts) for a logical "1". For trouble shooting, convert logic levels to voltage levels to determine proper voltage levels at the test points.

(1) RUN

When a logical "O" signal is applied to pin "Y" or pin "Z" of connector J1, the start/stop amplifier, SSA, will produce a logical "1" output at pin "E". This "1" output is applied to the FRA flip-flop at "D".

When the FRA card receives the logical "1" output from the SSA card, the dual outputs of the FRA card are "1" at "F" and "0" at "H". This set of signals allows tape to RUN.

The dual outputs of the FRA card are combined in the power amplifier SDC and applied through the coil driver SPA-A-UNI. The coil driver applies a logical "0" to one side of the pinch roller solenoid through pin "Y" while holding the other side of the coil at a logical "1". At the same time, the SPA-A-UNI card also applies a logical "1" level to both sides of the brake coil to hold it de-activated.

NOTE

The outputs of the SPA-A are the only points where a logical "1" equals -30 volts and not -6 volts.

(2) STOP

When a logical "O" signal is applied to pin "a" and "b" of connector J1, the start/stop amplifier SSA will produce a logical "1" at pin "J". This "1" output is applied to the FRA flip-flop at "L".

When the FRA card receives the logical "1" output from the SSA card, the dual outputs of the FRA card are "0" at "F" and "1" at "H". This set of signals causes tape to STOP.

The dual outputs of the FRA are combined in the power amplifier, SDC, and applied through the coil driver SPA-A-UNI. The coil driver applies a logical "0" to one side of the brake solenoid through pin "X" while holding the other side of the coil at a logical "1". At the same time, the SPA-A-UNI card also applies a logical "1" level to both sides of the pinch roller solenoid coil to hold it de-activated.

<u>Preset</u> - This signal is generated only at initial turn on. The -15 volt pulse, 100 microseconds in duration, is generated on the SPA-A card and applied through pin "J" of the FRA card. The net result is to produce a STOP condition (see above) which will allow the capstan drive motor to come up to speed.

3-16

UNI-DIRECTIONAL - ONE LINE CONTROL (OPTION 2B)

The reader equipped with this option contains the following cards:

CARD DESCRIPTION

CARD LOCATION

Start/Stop Amplifier SSA Run/Stop Flip-Flop FRA-D Power Amplifier SDC Coil Driver SPA-A-UNI In card slot #13 In card slot #14 In card slot #15 Large card under chassis

Refer to Figure 3-26, MOTION CONTROL BLOCK DIAGRAM.

There are two signals which must be applied to the reader. Both input signals are applied through pin "Y" of connector J1. The input line to connector J1 pin "Y" will vary from logical "1" to "0" to produce the following conditions: RUN level equal to logical "0" at pin "Y"; STOP level equal to a logical "1" at pin "Y". The input must be a DC level.

When an input signal is applied through J1 to start/stop amplifier SSA, (figure 3-17), an output is applied to the control flip-flop FRA-D, (figure 3-19). The dual outputs of the FRA-D card are applied through the solenoid power amplifier SDC, (figure 3-24), to the coil driver SPA-A-UNI. The outputs of the SPA-A-UNI, (figure 3-25), card are used to activate the drive or brake solenoids. As a result, two conditions may be produced: RUN and STOP. These conditions are described below:

NOTE

The voltage equivalents of the logic levels used in the description below are 0 volts for a logical "0" and a negative level (approx. -6 volts) for a logical "1". For trouble shooting, convert logic levels to voltage levels to determine proper voltage levels at the test points.

(1) RUN

When a logical "O" signal is applied to pin "Y" of connector J1, the start/stop amplifier SSA will produce a logical "1" output at "E". This "1" output is applied to the FRA-D flip-flop at "D".

The FRA-D is not a true flip-flop since it does not maintain the signal applied to its inputs once that signal has been removed. Therefore, when a signal is applied to pin "D", the outputs will be maintained only for the duration of the input signal.

When the FRA-D card receives a logical "1" at pin "D", the dual outputs at "F" and "H" are "1" at "F" and "O" at "H". This set of signals is applied to the power amplifier SDC.

When the SDC card receives the signals from the FRA-D card, they are combined and applied through the coil driver SPA-A-UNI. The coil driver applies a logical "0" to one side of the pinch roller solenoid through pin "Y" while holding the other side of the coil at a logical "1". This activates the pinch roller solenoid. At the same time, the SPA-A-UNI card also applies a logical "1" level to both sides of the brake coil to hold it de-activated. The outputs of the SPA-A card are the only points where a logical "1" equals -30 volts and not -6 volts.

(2) STOP

When a logical "1" signal is applied to pin "Y" of connector J1, the start/stop amplifier SSA will produce a logical "0" output at "E". This logical "0" is applied to the FRA-D card at "D".

When the FRA-D card receives the logical "1" signal from the SSA card, the dual outputs of the FRA-D card are "0" at "F" and "1" at "H". This set of signals allows tape to STOP. The outputs of the FRA-D card are applied to the power amplifier SDC.

The signals from the FRA-D card are combined in the power amplifier SDC and applied through the coil driver SPA-A-UNI. The coil driver applies a logical "0" to one side of the brake solenoid through pin "X" while holding the other side of the coil at a logical "1". This activates the brake solenoid. At the same time, the SPA-A-UNI card also applies a logical "1" to both sides of the pinch roller solenoid coil to hold it de-activated.

<u>Preset</u> - This signal is generated only at initial turn on. The -15 volt pulse, 100 microseconds in duration, is generated on the SPA-A card and applied through pin "J" of the FRA-D card. The net result is to produce a STOP condition (see above) which will allow the capstan drive motor to come up to speed.

3-17

BI-DIRECTIONAL - STANDARD CONTROL (OPTION 2C)

The readers equipped with this option contain the following cards:

CARD NOMENCLATURE

CARD LOCATION

Start/Stop Amplifier SSA Forward/Reverse Flip-Flop FRB Run /Stop, Flip-Flop FRA Power Amplifier SDA Coil Driver SPA-A-BI In card slot #11 and 13 In card slot #12 In card slot #14 In card slot #15 Large card under chassis

Refer to Figure 3-26, MOTION CONTROL BLOCK DIAGRAM

Readers equipped with this option require 3 input signals, through connector J1. Forward (FWD-DC, or FWD-PL), reverse (REV-DC, or REV-PL), and stop (ST-DC, or ST-PL). These signals are applied to the start/stop amplifier cards through connector J1 and may be applied as DC levels or as positive or negative pulses. When the external equipment applies a signal through connector J1 to the start/stop amplifiers SSA (figure 3-17) a signal is supplied to both the FRA (figure 3-18) flip-flop and the FRB flip-flop (with the exception of the stop condition at which time only the FRA card is given a signal). The FRA flip-flop is used to control STOP or RUN motion and the FRB flip-flop (figure 3-20) is used to control forward or reverse direction. Both of these cards produce 2 or more outputs. These outputs work in conjunction with each other to produce motion or stopping signals to the power amplifier SDA. The SDA amplifier (figure 3-22) is used to drive the coil driver (figure 3-25) SPA-A-BI. The power amplifier and coil driver are used to either move or stop the tape properly.

There are 4 conditions which may be produced: FORWARD RUN, FORWARD STOP, REVERSE RUN, REVERSE STOP. These signals are produced as a result of the input signals through connector J1 and result in the activation of a brake or drive solenoid while holding the other three solenoids de-activated. The four conditions are described below.

NOTE

The voltage equivalents of the logic levels used in the description below are 0 volts for a logical "0" and a negative level (approx. -6 volts) for a logical "1". For trouble shooting, convert logic levels to voltage levels to determine proper voltage levels at the test points.

(1) FORWARD RUN

When a logical "O" signal is applied to pin "Y" or pin "Z" to connector J1, the start/stop amplifier will produce a logical "1" output. This logical "1" output is applied to both the FRA and the FRB flipflops at "D" of the FRA card and at "D" of the FRB card.

When the FRA card receives the logical "1" signal from the SSA card, the dual outputs at "F" and "H" are "1" at "F" and "0" at "H". This set of signals allows tape to RUN.

When the FRB card receives a logical "1" signal from "E" of the SSA card and a logical "1" from the FRA card, the three outputs of the flip-flop at "E", "F", and "K" are "0" at "E", "0" at "F", and "1" at "K". The set of signals is applied to the power amplifier SDA and the coil driver SPA-A-BI.

When the SDA power amplifier receives the signals from the FRA and FRB card, they are combined and applied through the coil driver SPA-A-BI. The coil driver SPA-A-BI applies a logical "0" to one siae of the forward drive (pinch roller) solenoid through pin "Y" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, reverse drive solenoid, and forward brake solenoid to hold them de-activated.

NOTE

The outputs of the SPA-A are the only points where a logical "1" equals -30 volts and not -6 volts.

(2) FORWARD STOP

When a logical "0" signal is applied to pin "a" or pin "b" of connector J1, the start/stop amplifier SSA will produce a logical "1" output. This logical "1" signal is applied only to the FRA card at pin "L".

When the FRA card receives the logical "1" signal from the SSA card #13, the dual outputs at "F" and "H" are "0" at "F" and "1" at "H". This set of signals is applied to the power amplifier SDA and to the forward reverse flip-flop FRB.

To maintain a forward direction, the FRB card must have been in the FORWARD RUN condition prior to stop initiation. The FRB card receives a logical "O" signal at "L" from the FRA card. When this happens, the outputs at "E", "F", and "K" are "1" at "E", "O" at "F" since one of the inputs to the "OR" gate is at "1", and "1" at "K". This set of signals is applied to the power amplifier SDA and the coil driver SPA-A-BI.

When the SDA power amplifier receives the signals from the FRA and FRB cards, they are combined and applied through the coil driver SPA-A-BI.

The coil driver SPA-A-BI applies a logical "0" to one side of the forward brake solenoid through pin "X" while holding the other side at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid, forward drive (pinch roller) solenoid, and reverse brake solenoid to hold them de-activated.

<u>Preset</u> - This signal is generated only at initial turn on. The -15 volt pulse, 100 microseconds in duration, is generated on the SPA-A card and applied through pin "J" of the FRA card. The net result is to produce a STOP condition (see above) which will allow the capstan drive motor to come up to speed.

(3) REVERSE RUN

When a logical "O" signal is applied to pin "W" or pin "X" of connector J1, the start/stop amplifier SSA will produce a logical "1" output. This logical "1" signal is applied to both the FRA and the FRB flip-flops at "E" of the FRA and "J" of the FRB.

When the FRA card receives a logical "1" signal from the SSA card #11, the dual outputs of the FRA card at "F" and "H" are "1" at "F" and "O," at "H". This set of signals is applied to the power amplifier SDA and the forward reverse flip-flop FRB.

When the FRB card receives a logical "1" from the SSA card and a logical "1" from the FRA card, the three outputs at "E", "F", and "K" are "1" at "E", "0" at "F" through the "1" at input "L", and "0" at "K". This set of signals is applied to the power amplifier SDA and the coil driver SPA-A-BI.

When the SDA power amplifier receives the signals from the FRA and FRB card, they are combined and applied through the coil driver SPA-A-BI.

The coil driver SPA-A-BI applies a logical "O" to one side of the reverse drive (pinch roller) solenoid through pin "S" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, forward drive solenoid, and forward brake solenoid to hold them de-activated.

(4) REVERSE STOP

When a logical "0" signal is applied to pin "a" or pin "b" of connector J1, the start/stop amplifier SSA will produce a logical "1" output. This logical "1" signal is applied only to the FRA card at pin "L". When the FRA card receives the logical "1" signal from the SSA card #13, the dual outputs at "F" and "H" are "0" at "F" and "1" at "H". This set of signals is applied to the power amplifier SDA and to the forward/reverse flip-flop FRB.

To maintain a reverse direction, the FRB card must have been in the REVERSE RUN condition prior to stop initiation. The FRB card receives a logical "0" signal at "L" from the FRA card. When this happens the outputs at "E", "F", and "K" are "1" at "E", "1" at "F" since both inputs to the "OR" gate are at "0", and "1" at "K". This set of signals are applied to the power amplifier SDA and the coil driver SPA-A-BI.

When the SDA power amplifier receives the signals from the FRA and FRB cards, they are combined and applied through the coil driver SPA-A-BI.

The coil driver SPA-A-BI applies a logical "0" to one side of the reverse brake solenoid through pin "R" while holding the other side at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid, forward drive (pinch roller) solenoid, and forward brake solenoid to hold them de-activated.

3-18

BI-DIRECTIONAL - TWO LINE CONTROL (OPTION 2D)

The reader equipped with this option contains the following cards:

CARD NOMENCLATURE

Start/Stop Amplifier SSA Run /Stop Flip-Flop FRA-D Forward/Reverse Flip-Flop FRB Power Amplifier SDA Coil Driver SPA-A-BI

CARD LOCATION

In card slot #11 and 13 In card slot #14 In card slot #12 In card slot #15 Large card under chassis

Refer to Figure 3-26, MOTION CONTROL BLOCK DIAGRAM.

There are two input signals which may be applied to the tape drive system through connector J1: Forward DC and Reverse DC. These signals are applied to the start/stop amplifiers through pins "W" and "Y" of J1. The signals must be applied as a pair to produce the three following combinations: "O" at "Y" with "1" at "W" (tape loop moves clockwise), and "1" at "Y" with "1" at "W" (tape loop stops from either direction). When the external equipment applies a signal through connector J1 to the start/stop amplifier, (figure 3-17), a signal is applied to both the FRA-D flip-flop (figure 3-19) and the FRB flip-flop. The FRA-D flip-flop is used to control RUN or STOP motion and the FRB flip-flop (figure 3-20) is used to control forward or reverse direction. Both of these cards produce two or more outputs. These outputs work in conjunction with each other to produce motion or stopping signals. The FRA-D and FRB flip-flops apply their motion and direction signals to the solenoid power amplifier SDA. The SDA amplifier (figure 3-22) is used to drive the solenoid coil driver SPA-A-BI (figure 3-25). The solenoid amplifier and coil driver are used to activate the proper drive or brake solenoid which will either move or stop tape. There are 4 conditions which may be produced: FORWARD RUN, FORWARD STOP, REVERSE RUN, and REVERSE STOP.

TWO LINE CONTROL

Mot	ion	Cond	it	ions
Mot	ion	Cond	it	ions

	FWD	KE V	SIP
DC INPUT J-1 Pin "Y"	"0"	ייןיי	ייןיי
DC INPUT J-1 Pin "W"	ייןיי	"0 "	יין

NOTE

The voltage equivalents of the logic levels used in the description below are 0 volts for a logical "0" and a negative level (approx. -6 volts) for a logical "1". For trouble shooting, convert logic levels to voltage levels to determine proper voltage levels at the test points.

(1) FORWARD RUN

When the DC inputs apply a logical "0" through J1 pin "Y" to "D" on the SSA #13 and a logical "1" through J1 pin "W" to "L" of SSA #11, the output of the two cards are "1" at "E" SSA #13 and "0" at "J" SSA #11. These outputs are applied to both the FRA-D and the FRB cards.

When the FRA-D card receives a "1" at "D" and a "0" at "E" the dual outputs at "F" and "H" are "1" at "F" and "0" at "H". This set of signals, when applied to the FRB and SDA cards, will allow tape to RUN.

When the FRB card receives a "1" at "D", a "0" at "J", and a "1" at "L", the three outputs at "E", "F", and "K" are "0" at "E", "0" at "F" and "1" at "K". This set of signals is applied to the power amplifier SDA and the coil driver SPA-A-BI.

When the SDA power amplifier receives the signals from the FRA and FRB card, they are combined and applied through the coil driver SPA-A-BI.

The coil driver SPA-A-BI applies a logical "0" to one side of the forward drive (pinch roller) solenoid through pin "Y" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, forward drive solenoid, and forward brake solenoid to hold them de-activated.

(2) FORWARD STOP

When the DC inputs to pins "Y" and "W" J1 apply a logical "1" to "D" of SSA #13 and "L" of SSA #11, the outputs of the SSA cards are "O" at "E" (SSA) #13 and "O" at "J" SSA #11. These outputs are applied to both the FRA-D and the FRB cards.

When the FRA-D card receives a "0" at input "D" and "0" at input "E", the dual outputs of the FRA-D at "F" and "H" are "0" at "F" and "1" at "H". This set of signals allows tape to STOP.

When the FRB card receives the three "0" level signals from the SSA card and the FRA-D card, the outputs of the FRB card will remain at the levels inserted during the FORWARD RUN condition, that is "0" at "E", "0" at "F", and "1" at "K". This set of signals is applied to the power amplifier SDA and the coil driver SPA-A-BI.

The coil driver SPA-A-BI applies a logical "0" to one side of the forward brake solenoid through pin "X" while holding the other side at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid, forward drive (pinch roller) solenoid, and reverse brake solenoid to hold them de-activated. <u>Preset</u> - This signal is generated only at initial turn on. The -15 volt pulse, 100 microseconds in duration, is generated on the SPA-A card and applied through pin "J" of the FRA-D card. The net result is to produce a STOP condition (see above) which will allow the capstan motor to come up to speed.

(3) REVERSE RUN

When the DC inputs at J1 pins "Y" and "W" apply a logical "1" to "D" of SSA #13 and logical "0" to "L" of SSA #11, the outputs of the SSA cards are "0" at "E" SSA #13 and "1" at "J" SSA #11. These outputs are applied to both the FRA-D and the FRB cards.

When the FRA-D card receives a "1" input at "E" and a "0" input at "D", the dual outputs of the FRA-D card at "F" and "H" are "1" at "F" and "0" at "H". This set of signals allows tape to RUN.

When the FRB card receives a "0" input at "D", a "1" input at "J", and a "1" input at "L", the three outputs of the card at "E", "F", and "K" are "1" at "E", "1" at "F", and "0" at "K". This set of signals is applied to the power amplifier SDA and the coil driver SPA-A-BI.

When the SDA power amplifier receives the signals from the FRA and FRB card, they are combined and applied through the coil driver SPA-A-BI.

The coil driver SPA-A-BI applies a logical "O" to one side of the reverse drive (pinch roller) solenoid through pin "S" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, forward drive solenoid, and forward brake solenoid to hold them de-activated.

(4) REVERSE STOP

When the DC inputs to J1 pins "Y" and "W" apply a "1" to "D" of SSA #13 and "L" of SSA #11, the outputs of the SSA cards are "0" at "E" SSA #13 and "0" at "J" SSA #11. These outputs are applied to both the FRA-D and the FRB cards.

When the FRA-D card receives a "0" at input "D" and a "0" at input "E", the dual output of the FRA-D at "F" and "H" are "0" at "F" and "1" at "H". This set of signals, when applied to the FRB and SDA cards, will cause tape to STOP.

To maintain a reverse direction, the FRB card must have been in the REVERSE RUN condition prior to stop initiation. The FRB card receives a logical "0" signal at "L" from the FRA card. When this happens the outputs at "E", "F", and "K" are "1" at "E", "1" at "F" since both inputs to the "OR" gate are at "0", and "1" at "K". This set of signals are applied to the power amplifier SDA and the coil driver SPA-A-BI.

When the SDA power amplifier receives the signals from the FRA and FRB cards, they are combined and applied through the coil driver SPA-A-BI.

The coil driver SPA-A-BI applies a logical "0" to one side of the reverse brake solenoid through pin "R" while holding the other side at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid, forward drive (pinch roller) solenoid, and forward brake solenoid to hold them de-activated.

3-19 BI-DIRECTIONAL - TWO BRAKE CONTROL (OPTION 2E)

The reader equipped with this option contains the following cards:

CARD NOMENCLATURE

Start/Stop Amplifier SSA Forward/Reverse Flip-Flop FRB-H Run /Stop Flip-Flop FRA Solenoid Driver Amplifier SDA-H Solenoid Coil Driver SPA-A-BI In card slot #11 and 13 In card slot #12 In card slot #14 In card slot #15 Large card under chassis

Refer to Figure 3-26, MOTION CONTROL BLOCK DIAGRAM.

Readers equipped with this option require 3 input signals through connector J1: forward (FWD-DC or FWD-PL), reverse (REV-DC or REV-PL), and stop (ST-DC or ST-PL). These three signals are applied to the start/stop amplifier cards. Note that the signals may be applied as DC levels or as positive going or negative going pulses.

When the external equipment applies a signal through connector J1 to the start/stop amplifiers, SSA (figure 3-17) the output signals are applied to both the FRA and FRB-H flip-flops. The FRA (figure 3-18) is used to control RUN and STOP motion and the FRB-H (figure 3-21) is used to control FORWARD and REVERSE direction. Both of these cards produce two or more outputs. These outputs work in conjunction with each other to produce motion or stopping signals. The FRA and FRB-H apply their motion and stopping signals to the solenoid power amplifier SDA-H. The SDA-H power amplifier (figure 3-24) is used to drive the solenoid coil driver SPA-A-BI. The coil driver SPA-A-BI (figure 3-25) is used to activate the proper drive and brake solenoids which will either move or stop tape. There are four conditions which may be produced: FORWARD RUN, FORWARD STOP, REVERSE RUN, and REVERSE STOP.

NOTE

The voltage equivalents of the logic levels used in the description below are 0 volts for a logical "0" and a negative level (approx. -6 volts) for a logical "1". For trouble shooting, convert logic levels to voltage levels to determine proper voltage levels at the test points.

(1) FORWARD RUN

When a logical "0" signal is applied to pin "Y" or pin "Z" of connector J1, the start/stop amplifier SSA [#]13 will produce a logical "1" output. This logical "1" is applied to both the FRA and FRB-H flipflops at "D" of the FRA card and "D" of the FRB-H card.

When the FRA card receives the logical "1" signal from the SSA #13 card, the dual outputs at "F" and "H" are "1" at "F" and "O" at "H". This set of signals allows tape to RUN.

When the FRB-H card receives "1" at "D", "0" at "J", and "1" at "L", the three outputs of the flip-flop at "E", "F", and "K" are "0" at "E", "0" at "F" and "1" at "K". These signals allow tape to RUN in the forward direction.

The signals from the FRA and FRB-H cards are combined in the power amplifier SDA-H and applied through the coil driver SPA-A-BI.

The coil driver SPA-A applies a logical "0" to one side of the forward drive (pinch roller) solenoid through pin "Y" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, forward brake solenoid and reverse drive (pinch roller) solenoid to hold them de-activated.
NOTE

The outputs of the SPA-A are the only points where a logical "1" equals -30 volts and not -6 volts.

(2) FORWARD STOP

When a logical "0" signal is applied to either pin "a" or "b" of connector J1, the start/stop amplifier SSA #13 will produce a "1" output. This output is applied through pin "J" of the SSA #13 to pin "L" of the FRA card only.

When the FRA card receives the "1" signal from the SSA #13, the dual outputs of the FRA card at "F" and "H" are "0" at "F" and "1" at "H". This set of signals allows tape to STOP.

The FRB-H card receives the logical "0" at "L" from "F" of the FRA card. The input logical "0" is inverted and applied to output "F" of the FRB-H card. This logical "1" output at "F" is applied to the coil driver to activate the reverse brake whenever a STOP command is given. The other two outputs "E" and "K" remain at the same level set during the FORWARD RUN condition, thus, the outputs of the cards are "0" at "E", "1" at "F" and "1" at "K". The configuration of the FRB-H differs slightly from that of the standard FRB card in that the secondary line from pin "K" has been removed. (See figure 3-27, CKT. C and C1.) This line normally supplies a logical "1" which would hold the reverse brake solenoid de-energized during the forward stop condition if the line were installed.

The signals from the FRA and FRB-H are combined in the power amplifier SDA-H. The configuration of the SDA-H is slightly different from the standard SDA card in that the secondary line from pin "D" has been removed. (See figure 3-27, CKT. D1 and D2.) This line supplies a logical "1" which would hold the forward brake de-energized during the reverse stop condition if the line were installed. Thus, whenever a stop command is given, the power amplifier SDA-H and flip-flop FRB-H combine the input signals and apply these signals to the coil driver SPA-A-BI to energize both brakes simultaneously.

The coil driver SPA-A applies a logical "0" to one side of both brake solenoids through pins "X" and "R", while holding the other side of the coil at a logical "1". This activates the solenoids simultaneously. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid and forward drive (pinch roller) solenoid to hold them de-activated. <u>Preset</u> - This signal is generated only at initial turn on. The -15 volt pulse, 100 microseconds in duration, is generated on the SPA-A card and applied through pin "J" of the FRA card. The net result is to produce a STOP condition (see above) which will allow the capstan drive motor to come up to speed.

(3) REVERSE RUN

When a logical "0" is applied to pins "W" or "X" of connector J1, the start/stop amplifier SSA #11 will produce an output logical "1" at pin "J". This output is applied to both the FRA card at pin "E" and the FRB-H card at pin "J".

When the FRA card receives the logical "1" signal from the SSA card, the dual outputs of the FRA card at "F" and "H" are "1" at "F" and "O" at "H". This set of signals allows tape to RUN.

When the FRB-H card receives the logical "1" signal from SSA card #11 at pin "J" and a logical "1" from "F" of the FRA card, the three outputs of the FRB-H at "E", "F", and "K" are "1" at "E", "O" at "F", and "O" at "K". These signals allow tape to RUN in the REVERSE direction.

The signals from the FRA and FRB-H cards are combined in the power amplifier SDA-H and applied through the coil driver SPA-A-BI.

The coil driver SPA-A applies a logical "O" to one side of the reverse drive (pinch roller) solenoid through pin "S" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, forward brake solenoid and forward drive (pinch roller) solenoid to hold them de-activated.

(4) REVERSE STOP

When a logical "0" signal is applied to either pin "a" or "b" of connector J1, the start/stop amplifier SSA #13 will produce a logical "1" output. This output is applied through pin "J" of the SSA card #13 to pin "L" of the FRA card only.

When the FRA card receives the logical "1" signal from the SSA card #13, the dual outputs of the FRA card at "F" and "H" are "0" at "F" and "1" at "H". This set of signals causes tape to STOP.

When the FRB-H card receives the logical "0" at "L" from the FRA card, the input logical "0" is inverted and applied to output "F" of the FRB-H card. The other two outputs "E" and "K" remain at the same level set during the REVERSE RUN condition, thus, the outputs of the card are "1" at "E", "1" at "F", and "0" at "K". The logical "1" output at "F" is applied to the coil driver to energize the reverse brake whenever a STOP command is given. The configuration of the FRB-H differs slightly from that of the standard FRB card in that the secondary line from pin "D" has been removed. (See figure 3-27, CKT. C and Cl.) This line normally supplies a logical "1" which would hold the reverse brake de-energized during the FORWARD STOP condition if the line were installed.

The signals from the FRA and FRB-H cards are combined in the power amplifier SDA-H. The configuration of the SDA-H is slightly different from that of the standard SDA card, (See figure 3-27, CKT. Dl and D2.), in that the secondary line from pin "D" has been removed. This line supplies a logical "1" which would hold the forward brake de-energized during the REVERSE STOP condition if the line were installed. Thus, whenever a STOP command is given, the power amplifier SDA-H and the FRB-H flip-flop combine input signals and apply these signals to the SPA-A-BI.

The coil driver SPA-A applies a logical "0" to one side of both brake solenoids through pins "X" and "R", while holding the other side of the coil at a logical "1". This activates the solenoids. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid and forward drive (pinch roller) solenoid to hold them de-activated.

3-20

BI-DIRECTIONAL TWO LINE CONTROL & TWO BRAKE SYSTEM (OPTION 2F)

The reader equipped with this option contains the following cards:

CARD NOMENCLATURE

Start/Stop Amplifier SSA Run /Stop Flip-Flop FRA-D Forward/Reverse Flip-Flop FRB-H Power Amplifier SDA-H Coil Driver SPA-A-BI

CARD LOCATION

In card slot #11 and 13 In card slot #14 In card slot #12 In card slot #15 Large card under chassis

Refer to Figure 3-26, MOTION CONTROL BLOCK DIAGRAM.

There are two input signals which may be applied to the tape drive system through connector J1: Forward DC and Reverse DC. These signals are applied to the start/stop amplifiers through pins "W" and "Y" of J1. The signals must be applied as a pair to produce the three following combinations: "0" at "Y" with "1" at "W" (tape loop moves counterclockwise), "1" at "Y" with "0" at "W" (tape loop moves clockwise), and "1" at "Y" with "1" at "W" (tape loop stops from either direction).

When the external equipment applies the signals through connector J1 to the start/stop amplifiers, SSA (figure 3-17) the outputs are applied from SSA card #13 pin "E" and from SSA card #11 pin "J" to both the FRA-D card and the FRB-H card. The FRA-D flip-flop (figure 3-19) is used to control RUN or STOP motion while the FRB-H (figure 3-21) is used primarily to control FORWARD or REVERSE direction. Card FRB-H, in conjunction with card SDA-H, are used to activate both brakes at the same time during a STOP condition. The FRA-D and FRB-H apply motion and direction signals to the power amplifier SDA-H. The primary function of the SDA-H (figure 3-23) card is to combine motion and direction commands and apply them to the coil driver card SPA-A-BI. The coil driver SPA-A-BI (figure 3-25) is used to activate the proper drive or brake solenoids by applying ground signals (0 volts) to one side of the coil and holding the remaining solenoids de-energized. There are four conditions which may be produced as a result of applying the three combinations of input signals: FORWARD RUN, FORWARD STOP, REVERSE RUN, and REVERSE STOP.

NOTE

The voltage equivalents of the logic levels used in the description below are 0 volts for a logical "0" and a negative level (approx. -6 volts) for a logical "1". For trouble shooting, convert logic levels to voltage levels to determine proper voltage levels at the test points.

TWO LINE CONTROL

Motion Conditions

F	W	/D	1	R	Eν	/	S	Т	Ρ
	_	_		-				-	

DC INPUT J-1 Pin "Y"	"0"	ייןיי	"ן
DC INPUT J-1 Pin "W"	ייןיי	"0 "	,"]".

(1) FORWARD RUN

When the DC inputs to J1 apply a logical "0" through J1 pin "Y" to "D" of card SSA #13 and logical "1" through J1 pin "W" to "L" of card SSA #11, the outputs of the two cards are "1" at "E" SSA #13 and "0" at "J" SSA #11. The outputs are applied to both the FRA-D and the FRB-H cards.

When the FRA-D card receives a "1" at "D" and a "0" at "E", the dual output at "F" and "H" are "1" at "F" and "0" at "H". This set of signals, when applied to the FRB-H and the SDA-H, will allow tape to RUN.

When the FRB-H card receives "1" at "D", "0" at "J" and "1" at "L", the three outputs at "E", "F" and "K" are "0" at "E", "0" at "F", and "1" at "K". These signals are applied to the power amplifier SDA-H and to the coil driver SPA-A-BI.

The signals from the FRA-D card and the FRB-H card are combined in the power amplifier SDA-H and applied through coil driver SPA-A-BI.

The coil driver SPA-A applies a logical "0" to one side of the forward drive (pinch roller) solenoid through pin "Y" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, forward brake solenoid and reverse drive (pinch roller) solenoid to hold them de-activated.

NOTE

The outputs of the SPA-A are the only points where a logical "1" equals -30 volts and not -6 volts.

(2) FORWARD STOP

When the DC inputs to J1 pins "Y" and "W" apply a logical "1" to "D" of SSA #13 and "L" of SSA #11, the outputs of the SSA cards are "0" at "E" SSA #13 and "0" at "J" SSA #11. These outputs are applied to both the FRA-D card and the FRB-H card.

When the FRA-D card receives a "0" at input "D" and a "0" at input "E", the dual output of the FRA-D at "F" and "H" are "0" at "F" and "1" at "H". This set of signals allows tape to STOP.

When the FRB-H card receives the three "0" level signals from the SSA cards and the FRA-D card, the two outputs "E" and "K" remain at the same levels set during the FORWARD RUN condition, but the level at "L" changes from "1" to "0". This input logical "0" is inverted and applied at "F" as a logical "1". The "1" output at "F" is applied to the coil driver to energize the reverse brake whenever a STOP command is given. Thus the outputs of the card are: "0" at "E", "1" at "F", and "1" at "K". The configuration of the FRB-H card differs slightly from that of the standard FRB card in that the secondary line from pin "D" has been removed. (See figure 3-27, CKT. C and C1.) This line normally supplies a logical "1" which would hold the reverse brake de-energized during the FORWARD STOP condition if the line were installed.

The signals from the FRA-D card and the FRB-H card are combined in the power amplifier SDA-H. The configuration of the SDA-H differs slightly from the standard SDA in that the secondary line from pin "D" has been removed. This line supplies a logical "1" which would hold the forward brake solenoid de-energized during the REVERSE STOP condition if the line were installed.

Whenever a STOP command is given, the signals from the FRA-D and the FRB-H are combined in the power amplifier SDA-H. The signals from the SDA-H and FRB-H are applied through the coil driver SPA-A-BI.

The coil driver SPA-A applies a logical "0" to one side of both brake solenoids through pins "X" and "R", while holding the other side of the coil at a logical "1". This activates the solenoids simultaneously. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid and forward drive (pinch roller) solenoid to hold them de-activated.

<u>Preset</u> - This signal is generated only at initial turn on. The -15 volt pulse, 100 microseconds in duration, is generated on the SPA-A card and applied through pin "J" of the FRA-D card. The net result is to produce a STOP condition (see above) which will allow the capstan drive motor to come up to speed.

(3) REVERSE RUN

When the DC inputs to J1 apply a logical "1" to pin "Y" and a logical "0" to pin "W", the outputs of the two SSA cards are "1" at "J" and "0" at "E". The outputs are applied to both the FRA-D card and the FRB-H card.

When the FRA-D card receives a "0" at "D" and a "1" at "E", the dual output at "F" and "H" are "1" at "F" and "0" at "H". This set of signals, when applied to the FRB-H card and SDA-H card, will cause tape to RUN.

When the FRB-H card receives "0" at "D", "1" at "J" and "1" at "L", the three outputs at "E", "F" and "K" are "1" at "E", "0" at "F", and "0" at "K". These signals allow tape to RUN in the reverse direction.

The signals from the FRA-D card and the FRB-H card are combined in the power amplifier SDA-H and applied through the coil driver SPA-A-BI.

The coil driver SPA-A applies a logical "0" to one side of the reverse drive (pinch roller) solenoid through pin "Y" while holding the other side of the coil at a logical "1". This activates the solenoid. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse brake solenoid, forward brake solenoid and forward drive (pinch roller) solenoid to hold them de-activated.

(4) REVERSE STOP

When the DC inputs to J1 pins "Y" and "W" apply a logical "1" to "D" of SSA #13 and "L" of SSA #11, the outputs of the SSA cards are "0" at "E" SSA #13 and "0" at "J" SSA #11. These outputs are applied to both the FRA-D card and the FRB-H card.

When the FRA-D card receives a "0" at "D" and a "0" at "E", the dual output of the FRA-D at "F" and "H" are "0" at "F" and "1" at "H". The set of signals allows tape to STOP.

When the FRB-H card receives the three "0" level signals from the SSA card and the FRA-D card, the two outputs "E" and "K" remain at the same level set during the REVERSE RUN condition, but the level at "L" changes from "1" to "0". This input logical "0" is inverted and applied at "F" as a logical "1". The "1" output at "F" is applied to the coil driver SPA-A-BI to energize the reverse brake whenever a STOP command is given. Thus the outputs of the FRB-H card are: "0" at "E", "1" at "F", and "1" at "K". The configuration of the FRB-H card differs slightly from that of the standard FRB card in that the secondary line from pin "D" has been removed. (See figure 3-27, CKT. C and C1.) This line normally supplies a logical "1" which would hold the reverse brake de-energized during the FORWARD STOP condition if the line were installed.

The signals from the FRA-D card and the FRB-H card are combined in the power amplifier SDA-H. The configuration of the SDA-H, like the FRB-H, is slightly different from the standard SDA card in that the secondary line from pin "D" has been removed. This line supplies a logical "1" which would hold the forward brake solenoid de-energized during the REVERSE STOP condition if the line were installed. Thus, due to the action of the FRB-H and the SDA-H cards, both brakes will be energized whenever a STOP command is given.

The signals from the FRA-D and FRB-H are combined in the SDA-H and applied through the coil driver SPA-A-BI.

The coil driver SPA-A applies a logical "0" to one side of both brake solenoids through pins "X" and "R", while holding the other side of the coil at a logical "1". This activates the solenoids. At the same time, the SPA-A-BI also applies a logical "1" to both sides of the reverse drive (pinch roller) solenoid and forward drive (pinch roller) solenoid to hold them de-activated.









FIGURE 3-17 SCHEMATIC DIAGRAM - SSA

P.C. ASSEMBLY B-C417



FIGURE 3-18 SCHEMATIC DIAGRAM - FRA

P.C. ASSEMBLY B-C412







FIGURE 3-20 SCHEMATIC DIAGRAM - FRB

P.C. ASSEMBLY NO. 3-C 411







FIGURE 3-21 SCHEMATIC DIAGRAM - FRB-H

P.C. ASSEMBLY NO. B-C 1312



FIGURE 3-22 SCHEMATIC DIA GRAM - SDA

P.C. ASSEMBLY NO B.C 413







(H) 0 RP

GT 230

FIGURE 3-23 SCHEMATIC DIAGRAM - SDA-H





FIGURE 3-24 SCHEMATIC DIAGRAM - SDC

P.C. ASSEMBLY B-CG28

AS USED ON SIN TOS IN DRIVERS



1	11

PIN	SIGNAL
A	-30V
в	+15V
C	
D	-15V
E	
F	IN - DREV. BRK
Н	IN - CREV PLACH
J	IN - BFWS BEE
ĸ	
L	
м	PRE
N	IN-A FWD. Pick
P	
R	OUT- DREV. BEK
S	OUT - CREV. PINCH
Т	OV
U	
V	
W	
X	OUT- BIND BRK.
Y	OUT-A FWD PAKH
Z	

DWG	NO	CIF	RCUIT	DIRECTION	ASSEMBLY
B-H	542-1	"A"A	ND 'B"	UNI	C-CI367-1
B-H5	542-2	Ά, Β,	C AND D"	BI	C-CI367-2
"A" (HT =	FORWAR	RD PINCH	ROLLER
'B"	//	=	FORWAS	RD BRAKE	1
" C "	"	Ξ	REVERS	SE PINCH	ROLLER
" D"	"	=	REVERS	SE BRAK	E

CIRCUIT D CIRCUIT C CIRCUIT B CIRCUIT A

ASSEMBLY C-CI367

FIGURE 3-25 SCHEMATIC DIAGRAM - SPA-A-BI and SPA-A-UNI



PIN	SIGNAL
A	-30V
B	+15V
С	
D	-15V
E	
Ц	IN - DREV. BRK
I	IN - CREU PINCH
J	IN - BFWS BRE
Κ	×
L	
м	PRE
2	IN-A FWD, PARA
a	
Q	OUT- DREV. BEK
S	OUT-CREV, PIALY
Т	OV
U	
V	
Ŵ	
X	OUT- BIND BRK.
Y	OUT-A FWORKH

DW	5 NO	CIF	TIUSS	DIRECTION	ASSEMBLY
В-Н	542-1	"A"A	ND 'B"	UNI	C-CI367-1
в-н	542-2	Å, Β,	C AND D"	BI	C-C1367-2
"A"		IT =	FORWAR	RD PINCH	ROLLER
"В"	#	=	FORWAR	RD BRAKE	-
" C"	"	Ξ	REVERS	SE PINCH	ROLLER
" D"	"	=	REVERS	SE BRAK	E

ASSEMBLY C-CI367

FIGURE 3-25 SCHEMATIC DIAGRAM - SPA-A-BI and SPA-A-UNI

CIRCUIT D CIRCUIT C CIRCUIT B CIRCUIT A

Δ



DESCRIPTION REF. STD. DRWG. NO. ITEM						
COIL DRIV	ERS	ן	SRAKE (1		
CKT E (SPA - A - PKG 16	UNI)				₩ <u>-</u> 0-30	N N
CKTE	в),			↓ ↓ ↓ ↓ ↓ ↓	₩0-30 ₩0 - 30	ענ עכ
			(B2)			
o × [D	_	16	X O	
O E	F IS	С	0 <u> </u>	16	Y O	
51 <u>9</u>	DC	-I	5V O		<u>M</u> OPR UNI	E
	15	3		CKT	El C	
	15 [- <u> </u>	16	X IG	
o[IS SDA		0 <u>N</u>	16	T O	
<u>،</u> ×		3	<u>о_н</u>	16	IG S	
	15		0F	16	R	
0	SDA-I	F 2	-15V	SPA-A	-BI	
		-			ï	х
	TITLE:	DIG	FIGURI BLOCK D	RON N. NEW YORK E 3-26 IAGRAM	ics	٩
	FIRST US	ED ON: SHEE	T_1_0F		5643	



3-6107 2-61 8-6107 2-61

1-ELOT 2-EL 9-EL 0T 2-EL

V J3-6T0 J3-9 J3-6 TO J3-2

 \checkmark

-15V

٥v

2

8

* GENERATED BY MOTION CONTROL SYSTEM (PKG. 14)

~

 \checkmark

~

~

ID

IE

IF

M5-128

M5-128

MS-128

DE	SCRIPTION		REF. STD.	DRWG. NO.	ITEM
					+
гс					
. 1-8)		PD-I (JI-L)		
	\square	0 to PD-8(JI-U)		
0- <u>L</u>		$\backslash \frown$			
		(3)			
PGF-A					
PGL-A					
.1-8)					
J∋-€	~~ <u>`</u>	\rightarrow			
	V	5			
			3		
PGE-A	4				
		6 PD-I (JI-L))		
		to PD-8(JI-U)	1		
E		PD-1 (J	II-L)		
1-8)		0 to PD-8(JI-U)		
~ <u>`</u> }					
		(3)			
				· ·	
	•	·			
×					ł
	• D	IGITI	RON	ics	9
	TITLE:	3	-27		<u> </u>
	, ,	BLOCK LOGICS OU	DIAGRAM JTPUT SYST	EM	
	FIRST USED ON:	SHEET 1 OF		NO.	
	10015	·· ··		1040	

SECTION IV

MAINTENANCE

4-1 GENERAL

This section describes the periodic inspection, lubrication, cleaning, and adjustment procedures. Adherance to the procedures outlined in this section ensures operating reliability and minimizes failures.

4-2 PERIODIC INSPECTION

The periodic inspection checks should be performed according to the schedule in Table 4-1. The inspection period is based on an 8 hour day/5 day week and this should be adjusted in accordance with customer usage.

T/	7 B	1	F	4	_]	
11	טר	L.	L.	T		

PERIODIC INSPECTION

DAILY	MONTHLY	SEMI-ANNUALLY	
 Read Head Tape Guides Roller Bearings Pinch Roller Capstan Brake Clean as required (Digitronics Cleaning Kit MS-133) 	 Pinch Roller and Capstan Gap Brake Block and Brake Gap (Low speed brake) Endless Belt Tension Spring Tension on Endless Belt Idler arm Pinch Roller and Capstan locknut ad- justment Brake Drum Assembly and Brake (Low speed brake) locknut ad- justment 	 All moving parts for wear Data Channel outputs Sprocket Channel output Power Supply Volt- ages 	

4-3 LUBRICATION

No lubrication of the unit is required. All bearings, including drive motor bearing, are permanently lubricated and require no attention. Doubleshielded ball bearings are used throughout the tape transport system to prevent the entry of dust. When a bearing indicates any sign of sticking, it should be replaced.

4-4 CLEANING

When inspection reveals that components of the unit require cleaning, the Digitronics Cleaning Kit (MS-133)[,] provides a convenient brush and solvent. Alternatively, a cotton swab or lint-free cloth may be used with a solvent such as N-Amyl Alcohol.

4–5 CAPSTAN ROLLER

The capstan roller should be cleaned as required with the Digitronics Cleaning Kit or N-Amyl Alcohol to remove accumulated lint and other foreign material.

4-6 ADJUSTMENT PROCEDURES

The adjustment procedures for the tape readers are given in paragraphs 4-7 thru 4-15. The procedures are divided into two categories: electrical and mechanical. When the visual and operational checks indicate that the unit is malfunctioning or in danger of failing, corrective maintenance is performed. The procedures outlined in this section will assist in maintaining trouble-free operation.

4-7 SPECIAL TOOLS AND REQUIREMENTS

The following test equipment is required to perform the electrical and mechanical adjustments.

Mechanical Adjustments

Electrical Adjustments

- (1) Starett Feeler Gauge or Equivalent
- (2) Set Allen Wrenches
- (3) Spring Scale 1 10 lbs.

 Tektronic Type 535 oscilloscope with dual trace option or equivalent

(2) VTVM or equivalent

4-9 ELECTRICAL ADJUSTMENTS

The individual reader circuits, especially the eight photodiode amplifier circuits, are independent, therefore when one circuit requires adjustment, the others may not need adjustment, however, they should be checked for uniformity. The adjustable circuits in the reader are:

- (1) Paper tape sprocket channel amplifier and shaper
- (2) Paper tape data channel amplifiers
- (3) Power supply
 - a. -15 volts DC supply (adjust R1)
 - b. +15 volts DC supply (adjust R2 and R3)
 - c. -30 volts DC supply (adjust R4)
 - d.' Zener diode supply (adjust R5 and R6)
 - e. Exciter lamp (adjust R7)

4-9 PAPER TAPE SPROCKET CHANNEL AMPLIFIER AND SHAPER

The paper tape sprocket channel amplifier and shaper is adjusted as follows:

- (1) Insert loop of 8-channel tape with all channels punched.
- (2) Apply AC power.
- (3) Apply a start signal (pulsed or dc).
- (4) Synchronize oscilloscope internally with ten divisions across the face of the oscilloscope representing one period.
- (5) Observe waveshape at test point #3 of printed circuit card 9.
 a. PSE-A type sprocket amplifier waveshape is negative (-10 volts) for 40% (four divisions) of the period and positive (zero volts) for 60% (six divisions).
 - b. PSF-A type sprocket amplifier waveshape is positive (zero volts) for 40% (four divisions) of the period and negative (-10 volts) for 60% (six divisions).
 - c. PSG-A type sprocket amplifier waveshape is positive (+10 volts) for 40% (four divisions) of the period and negative (zero volts) for 60% (six divisions).
 - d. PSH-A type sprocket amplifier waveshape is negative (zero volts) for 40% (four divisions) of the period and positive (+10 volts) for 60% (six divisions).

(6) Potentiometer R1 on the individual printed circuit cards is used to adjust the waveforms to these relationships.

4-10 PAPER TAPE DATA CHANNEL AMPLIFIERS

The adjustment of the paper tape read amplifiers is accomplished as follows:

- Insert loop of eight channel tape, all channels punched. (See Figure 4-2)
- (2) Apply AC power to unit.
- (3) Apply a start signal (pulsed or dc).
- (4) Synchronize the oscilloscope internally with the ten divisions across the face of the oscilloscope representing one period.

(5) Observe waveshapes at test points 2 and 3 of the data channel amplifiers. The listing that follows are typical examples of the output of the individual data amplifiers used in the reader. Note: Test point 1 shows the output of the photodiode particular to that channel

- a. PGF-A, PGL-A & PGE-A)data channel amplifier
 - Gated (1) A 0 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - (2) A -10 volt pulse should be observed at test point
 3 for 40% (four divisions) of the period when a hole condition exists.
 - Ungated (1) A 0 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - (2) A -10 volt pulse should be observed at test point
 3 for 70% (seven divisions) of the period when a hole condition exists.

- b. PGH-A Data channel amplifier
 - Gated (1) A -10 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - (2) A 0 volt pulse should be observed at test point 3 for 40% (four divisions) of the period when a hole condition exists.
 - Ungated (1) A -10 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - A 0 volt pulse should be observed at test point
 3 for 70% (seven divisions) of the period when
 a hole condition exists.
- c. PGJ-A Data channel amplifier
 - Gated (1) A 0 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - (2) A +10 volt pulse should be observed at test point 3 for 40% (four divisions) of the period when a hole condition exists.
 - Ungated (1) A 0 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - (2) A +10 volt pulse should be observed at test point 3 for 70% (seven divisions) of the period when a hole condition exists.
- d. PGK-A Data channel amplifier
 - Gated (1) A +10 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - A 0 volt pulse should be observed at test point
 3 for 40% (four divisions) of the period when a hole condition exists.
 - Ungated (1) A +10 volt pulse should be observed at test point 2 for 70% (seven divisions) of the period when a hole condition exists.
 - (2) A 0 volt pulse should be observed at test point 3 for 70% (seven divisions) of the period when a hole condition exists.
- (6) Adjust potentiometer R1 on the individual printed circuit cards when the indicated waveshape for a specific reader is not observed.

NEGATIVE OUTPUT



POSITIVE OUTPUT





4-11 SIGNAL COMPARISON TEST

The following test ensures that the sprocket pulses are effectively centered in the data pulses. After completing the procedural steps outlined in paragraph 4-9 and 4-10, perform the following steps:

- (1) Using the dual trace option of the oscilloscope, synchronize the oscilloscope with any data channel output.
- (2) With the oscilloscope channel A probe, observe the waveshape of the data channel used for synching.
- (3) With the oscilloscope channel B probe, observe the sprocket channel waveshape and compare the physical relationship between the two signals. See Figure 4-1 for idealized waveshape relationships.
- (4) Repeat steps 2 and 3 for all data channels.

If a data channel differs from the optimum requirements of 70% or the sprocket channel differs from the optimum requirement of 40%, the alignment of the associated circuits should be rechecked.

Various factors such as badly punched tape, cumulative tolerances or skewing may add together to cause drift in the sprocket to data hole ratio. This drift is acceptable within certain limitations. Figure 4-1 shows the maximum acceptable limits into which the sprocket signal may fall and still perform its gating function. Note that a 40% sprocket signal falls no less than 7 1/2% of either edge of the data signal. This is the maximum allowable limit for the sprocket channel variation. If the sprocket channel cannot be brought within these acceptable limits by readjustment of the sprocket signal and data signals, the Read Head Assembly should be returned to the factory for replacement.

4-12 POWER SUPPLY

The reader power section supplies all the necessary dc power for the operation of the data channel amplifiers and tape motion controls. Variable resistors are pre-set prior to shipping and require no further attention until a replacement is performed.

(1) -15 Volt DC Supply

Connect a VTVM to chassis ground and pin "D" on the SPA-A card connector. If -15 volts not present, adjust R1 to -15 volts + 0.1V.

(2) +15 Volt DC Supply

Connect a VTVM to chassis ground and pin "B" on the SPA-A card connector. If +15 volts not present, adjust R2 and R3 to +15 volts +0.1V.

(3) -30 Volt DC Supply

Connect a VTVM to chassis ground and pin "A" on the SPA-A card connector. If -30 volts not present, adjust R4 to -30 volts +0.1V.

(4) Zener Diode Supply

R5 and R6 should be adjusted only when the zener diode is replaced.

Adjustment Procedure - Adjust R5 and R6 so that a change from 80 volts to 90 volts AC at the input will cause the voltage across zener diode to increase no more than 0.4 volts. When the input line voltage changes from 90 volts to 100 volts, the increase across the zener diode should be less than 0.2 volts. For a line voltage change of 90 volts to 130 volts, the voltage across the zener diode should not vary more than 0.3 volts.

(5) Exciter Lamp

Connect a VTVM across J5-1 and J5-2. Adjust R7 for a reading of 8.5 volts dc.

(6) Photodiode Bias Supply

There is no adjustment of the photodiode bias. Connector P3 provides regulation of the bias through a zener diode and resistor R8. The photodiode bias potential is checked as follows:

Connect VTVM across standoff 9 to ground.

- a. For units using negative bias meter reading should be -5.5 volts dc (See note 2 on Figure 3-2).
- b. For units using positive bias meter reading should be +5.5 volts dc (See note 2 on Figure 3-2).



4-13 MECHANICAL ADJUSTMENT

The outlined procedural steps are for adjustment of capstan to pinch roller and low speed brake to brake drum assembly. Units using the high speed brake require no brake adjustment; however, it should be checked to ascertain that the armature rests evenly on core structure.

4-14 PINCH ROLLER & LOW SPEED BRAKE GAP ADJUSTMENT

NOTE

The following clearances are factory adjusted by Digitronics Corporation prior to delivery and should remain set. However, it is recommended that the clearances be checked at intervals suggested in Table 4-1.

(1) Gap Check

- a. Disconnect the capstan drive motor connector P-4.
- b. Energize the pinch roller solenoid by applying the proper tape start signal to the reader.
- c. Check that the gap between the capstan and the pinch roller is between .001 and .002 TIR (True Indicated Reading).
- d. Perform the above steps for the other pinch roller if unit is a bi-directional model.
- e. A similar clearance should exist between the brake drum assembly and the brake bracket on those readers employing the low speed brake.
- f. Reconnect P-4.

(2) Gap Adjust

If adjustment becomes necessary, perform the following steps:

- a. Remove the engraved coverplate by taking out the two screws located on the underside of the coverplate.
- b. Each solenoid block is secured to the panel by two #10 sockethead screws. Loosen the screws associated with the particular solenoid block to be adjusted.

- c. Remove the drive motor connector P-4.
- d. Energize the pinch roller (or low speed brake) to be adjusted by applying the proper tape start signal to the reader.
- e. Use a feeler gauge to establish the correct clearance and adjust the solenoid block. While holding the feeler gauge in place, tighten the socket head screws securely.
- f. Reconnect P-4.
- g. Check for proper operation with a loop of tape.
- h. Apply start and stop signals to reader to ascertain correct solenoid operation.

4-15 PINCH ROLLER & LOW SPEED BRAKE LOCKNUT ADJUSTMENT

NOTE

The following clearances are factory adjusted by Digitronics Corporation prior to delivery and should remain set. However, it is recommended that the clearances be checked at intervals suggested in Table 4-1.

(1) Locknut Check

- a. Apply power to unit.
- b. Using a spring tension scale, check that the force necessary to unseat an activate pinch roller solenoid is 3-4 lbs.
- c. Perform the acuve steps for the other pinch roller if unit is B3500.
- d. A similar force is necessary to unseat the brake bracket from an activated brake drum assembly.

(2) Locknut Adjust

If adjustment becomes necessary, perform the following procedures:

a. Remove the engraved coverplate by removing the two screws located on the underside of the coverplate.

- b. Each solenoid to be adjusted must be in the activated condition. Apply a signal to the tape drive system to activate the solenoid to be adjusted.
- c. Tighten locknut until solenoid toggles to de-activated position.
- d. Backoff locknut until solenoid returns to activated position.
- e. Backoff locknut one additional half turn.
- f. Check that the force to unseat the solenoid is 3-4 lbs.
- g. Perform this procedure for the other pinch roller and the other two brakes as required if unit is Model B3500.

4-16 REMOVAL & REPLACEMENT PROCEDURES

4-17 GENERAL

Refer to the exploded view illustrations in Section V to determine the relationship of the assemblies and attaching parts. These illustrations should be used in conjunction with the text when removal and replacement procedures are performed. Remove attaching parts of the assemblies in index number sequence only to the extent necessary to repair, replace, or clean the item. Whenever it becomes necessary to remove any solenoid block, un-screw the wiring at TB-2 and remove the wires.

- 4-18 MAJOR DIS-ASSEMBLY PROCEDURES
- 4–19 PAPER TAPE READER BRAKE ASSEMBLIES

4-20 LOW SPEED BRAKE & PINCH ROLLER ASSEMBLY

Dis-assemble the brake solenoid mount assembly and its parts (brake and solenoids) in accordance with Figure 5-6 for the B3500 and Figures 5-7 and 5-9 for the 3500 by following steps 1 through 3.

- (1) Remove cover (not shown) enclosing brake solenoid by removing two screws, one located under each solenoid assembly.
- (2) Remove the two socket-head screws (20) holding solenoid assembly to panel and remove the assembly (1).

(3) If the solenoid (2) needs to be replaced, it is necessary to remove the brake BRACKET (15), or pinch roller (5) before the solenoid mounting nuts (3) can be removed. Then refer to paragraphs 4-14 through 4-15 for adjustment procedures necessary to align the pinch roller or brake assembly.

4-21 PINCH ROLLER SOLENOID ASSEMBLY WITH HIGH SPEED BRAKE ASSEMBLY

Dis-assemble the pinch roller solenoid and its parts (roller and solenoid) in accordance with Figure 5-8 for the B3500 by following steps 1 through 3.

- (1) Remove coverplate enclosing pinch roller and high-speed brake assemblies by removing two screws, one under each individual pinch roller and high-speed brake assembly.
- (2) Remove two screws (27) holding pinch roller solenoid assembly to the base plate (27). Then refer to paragraphs 4-13 through 4-15 for adjustment procedures necessary to align the pinch roller/brake assembly.
- (3) If the pinch roller solenoid (12) needs to be replaced, it is necessary to remove the roller bracket (17), before the solenoid mounting hardware (15 and 16) can be removed.

4-22 TAPE DRIVE CAPSTAN & PULLEY ASSEMBLIES Figure 5-5 for 3500 and 5-5A for B3500

Dis-assemble the capstans by removing the capstan pulleys (13), (12, 3500 only), and attaching parts. In removing the drive belt (1), idler arm roller (8), (6, 3500 only) must be released by unhooking tension spring (10), (9, 3500 only).

4-23 TAPE DRIVE MOTOR & MOUNTING PLATE ASSEMBLY

Refer to Figure 5-4 in the Illustrated Parts Breakdown section and follow steps 1 through 5.

- Release belt roller idler arm (Figure 5-5, 6 or Figure 5-5A, 8) and remove belt (Figure 5-5, 1 or Figure 5-5A, 1) from capstan drive pulleys (Figure 5-5, 12 or Figure 5-5A, 13).
- (2) Remove three motor mounting plate screws (12) from the tape reader panel.
- (3) Remove the motor pulley (5) from the motor shaft.

- (4) Remove three screws (3) holding motor to mounting plate and remove motor.
- (5) If it becomes necessary to remove the phase shift capacitor (10), see Figure 5-4 and dis-assemble in accordance with the figure.

4-24 TAPE GUIDES

Remove the tape guide (figure 5-2) on either side of the photodiode read head by noting the index number order of dis-assembly. A tape guide (6) and its associated arm (5) are connected together by a rubber "O" ring (3).

4-25 BRAKE DRUM ASSEMBLY LOW SPEED Figure 5-6 B3500 and Figure 5-9 3500

The brake drum assembly (Figure 5-6, 16 or 5-9, 19) is attached to the panel by a bolt extending through the panel.

4-26 READ HEAD ASSEMBLY Figure 5-1

The read head assembly is mounted to the panel by four screws (25) inserted from the front side. To change the exciter lamp (4), remove the exciter lamp cover (1). When it is necessary to change any photodiode, return the entire unit (Figure 5-1, Read Head Assembly) to the manufacturer.

4-27 WIRING DIAGRAM

Refer to figure 4-6 chassis wiring (DK 400-65), figure 4-6A wire list (DK 400-66) for jumper location, and figure 4-6B (BK304) for optional wiring for the various units. Figure 4-6B (BK304) particularizes the standard chassis to enable it to conform to the Manufacturing Specification.

4-28 CONNECTOR P-3

This special connector determines the logic output by determining the bias on the photodiodes; it will determine whether the machine will have gated outputs or ungated outputs; and it will determine the direction of rotation for the capstan motor. For re-ordering of connector P-3, select the proper B-C 2313 dash number from figure 4-4. TABLE 4-2

NOMINAL VOLTAGES

LOGICS OUTPUT SECTION						
data channel cards	TEST POINT	HOLE	NO HOLE			
PGE-A PGF-A PGL-A PGH-A PGJ-A PGK-A	3 3 3 3 3 3 3	-15V -15V -15V 0V +15V 0V	0.0V 0.0V+.5V 0.0V+.2V -15V 0.0V +15V			
SPROCKET CARDS	test point	HOLE	NO HOLE			
PSE-A PSF-A PSG-H PSH-A	3 3 3 3	-10V 0.0V +10V 0.0V	0.0V -10V 0.0V +10V			
AUXILIARY AMPLIFIER CARD	test point	HOLE	NO HOLE			
AAA-1 "-PSP" "PSP" AAA-2 "-PSP" "PSP"	2 3 2 3	0.0∨ -15∨ -10∨ 0.0∨	-10∨ 0.0∨ 0.0∨ -15∨			
BBB-1 "-PSP" "PSP" BBB-2 "-PSP"	2 3 2	+10V 0.0V +10V	0.0∨ +15∨ 0.0V			
"PSP" AAA-SCM Diode Input	3	0.0	+15V			
ST Diode Input "-PSP" "PSP"	2 3	RUN 0.0V STO 0.0V -15V	0.0V OP -6V -10V 0.0V			

NOTE: For Data Channel Outputs and signal "PSP" the voltages are for the unloaded conditions.

TABLE 4-2 Cont'd.

NOMINAL VOLTAGES

MOTION CONTROL SECTION						
CARD LOCATION	CARD	TEST POINT	FWD RUN	REV RUN	FWD STOP	REV STOP
#11	SSA	1	·	_	_	_
#13	SSA	2 1 2	-6 0		0-6	-o
#14	FRA	1	-6	-6	0	0
#14	FRA-D	1	-6	-6	-8 0	-8
#12	FRB	2	0	0 -6	-6 0	-6
#12	FRB-H	2 3 1 2	-8 0 0 -6	0 -6 0	-8 0 0 -6	-6 -6 0
#15	SDC	3	-6	0	-6	-6
#15	SDA	3 1 2	0 -6 0	-6	-6 0 0	0 0
#15	SDA-H	3 1 2 3	-6 0 0	0 -6 0	-8 0 0 -6	0 0 -6

DK	400	-63	-			
OV/NO GATED UNI -	OV/NO HOLE, -IOV/HOLE GATED AMPLIFIERS UNI - DIRECTIONAL					
CLR	PIN	TO	PIN			
RED	5		1			
YEL	4		2			
	з —	-14-	- 2			
BRN	6		9			
VIO	11		10			

DK ·	400-	63	-2		
OV/NO HOLE, -10V/HOLE UN - GATED AMPS UNI- DIRECTIONAL					
CLR	PIN	TO	PIN		
RED	5		1		
YEL	4		2		
	з -		2		
BRN	6		8		
VIO	11		10		

DK 4	400-	63	-3		
OV/NO HOLE,- IOV/HOLE GATED AMPS BI - DIRECTIONAL					
CLR	PIN	TO	PIN		
RED	5		1		
YEL	4		2		
	з —	-14-	- 2		
BRN	6		9		
VIO	- 11		12		

DK -	400-	63	-4		
OV/NOHOLE, - IOV/HOLE UN - GATED AMPS BI - DIRECTIONAL					
CLR	PIN	TO	PIN		
RED	5		I		
YEL	4		2		
	з —	2	- 2		
BRN	6		8		
V10	11		12		

DK 400-63-5					
OV/NO HOLE, + 10V/HOLE GATED AMPS UNI - DIRECTIONAL					
CLR	PIN	TO PIN			
RED	5	2			
AEL	4	1			
	з-	-12			
BRN	6	9			
VIO	11	10			

DK 400-63-7						
OV/N GATE BI-C	OV/NO HOLE , + IOV/HOLE GATED AMPS BI - DIRECTIONAL					
CLR	PIN	TO	PIN			
RED	- 5		2			
AEL	4		1 -			
	э —	-12-	_ /			
BRN	ø		9			
VIO	11		12			

DK 400-63-8						
OV/NO HOLE, +.IOV/HOLE UN-GATED AMPS BI - DIRECTIONAL						
CLR	PIN	TO	PIN			
RED	5		2			
YEL	4		1			
	з —	-17-	- 1			
BRN	6		8			
VIO	П		12			

DK 400-63-9 -10V/NO HOLE, OV/HOLE GATED AMPS UNI-DIRECTIONAL					
CLR	PIN	TO	PIN		
RED	5		1		
YEL	4		2		
	3 -	-17-	1		
BRN	6		Ģ		
VIO	- 11		10		

DK 400-63-10					
-10V/NO HOLE, OV/HOLE UN-GATED AMPS UNI- DIRECTIONAL					
CLR	PIN	TO	PIN		
RED	5		۱		
YEL	4		2		
	э –	-17-	- 1		
BRN	Q		2		
V10	11		10		
<i></i>					

DK 400-63-11					
-10V/NO HOLE, OV/HOLE GATED AMPS BI-DIRECTIONAL					
PIN	то	PIN			
5		I			
4		2			
3 -	-12-	1			
6		9			
11		12			
	A O O - O HOLE D AMPE DIRECTION S 4 3 - 6 11	ADD-63 OHOLE, OV/ AMPS DIRECTIONAL PIN TO 5 4 3 D 6 11			

DK 4	DK 400-63-13						
+ 10V/1 GATE UNI -	+ IOV/NO HOLE, OV/HOLE GATED AMPS HNI - DIRECTIONAL						
CLR	PIN	TO	PIN				
RED	5		2				
YEL	4		1				
	л Т	-14-	- 2				
BRN	6		9				
VIO	H		10				

DK 4	-00-	63	-14
+ 10V/N UN - G UNI -	ATED DIREC	AMP	HOLE S
CLR	PIN	TO	PIN
RED	5		2
YEL	4		1
	з-	\neg	- 2
BRN	6		1
VIO	11		10

DK 4	100 -	63	-15	
+10V/ GATE B1 -	NO HOLE D AMP DIRECT	, 01 5 10 N	1/HOLE AL	
CLR	PIN	то	PIN	1
RED	5		2	
YEL	4		1	
	з –	\	- 2	
BRN	6		9	
VIO	11		12	

DK -	400-	63	- 16
+10V/N UN-G BI- [ATED A	OV/ MP: ONA	HOLE 5 1
CLR	PIN	TO	PIN
RED	5		2
YEL	4		1
	з —	-K-	- 2
BRN	6		I
V10	п		15

NOTE: I) ALL WIRES 22 GA. INSULATED AS INDICAT

2) USE SLEEVING ON DIODE LEADS

			and the second se
DK 4	100 -	63	-6
OV/NO	HOLE,	+101	//HOLE
UN-G UNI-	DIREC	TION	2 4 A L
LR	PIN	TO	PIN
RED	5		2
YEL	4		I
	з —	K	- 1
BRN	6		8
V10	П		10

DK ·	400-	63	-12
UN-GA BI-D	OHOLE, ATED A IRECTIO	OV/H AMPS	HOLE
LR	PIN	TO	PIN
SED	5		1
YEL	4		2
	3 -	-12-	- 1
BRN	6		2
٧١٥	11		12
•			
	1		



ED		
	TITLE: 4 WIRING PARTICU CONNE	-3 DIAGRAM ILARIZING CTOR P3
	REF. DWG. NO.	DRAWING NO. D-K 400-63

CONNECTOR NO.	PLUG DEFINITION									
	LUG		UIPL	11 51	SIE	M	MOTIO	NITPE	GATING	MODE
	A	IB	IC	ID	IE	IF	UNI-DIR	BI-DIR	GATED	UNGATED
B-C2313-1	~									
B-C2313-1		\checkmark					\checkmark		\checkmark	
B-C2313-5			\checkmark				\checkmark			
B-C2313-9				\checkmark			\checkmark		\checkmark	
B-C2313-13					\checkmark		\checkmark		\checkmark	
B-C2313-1						<	\checkmark			
B-C2313-3	~							\checkmark	\checkmark	
B-C2313-3		~						\checkmark	\checkmark	
B-C2313-7			\checkmark					\checkmark	\checkmark	
B-C2313-11				\checkmark				\checkmark	\checkmark	
B-C2313-15					\checkmark			\checkmark	\checkmark	
B-C2313-3						\checkmark		\checkmark	\checkmark	
B-C2313-2	\checkmark						\checkmark			1
B-C2313-6			\checkmark				\checkmark			\checkmark
B-C2313-10				\checkmark			\checkmark			\checkmark
B-C2313-14					\checkmark		1			
B-C2313-2						\checkmark	 ✓ 			
B-C2313-4	~							\checkmark		
B-C2313-8			\checkmark					1		<hr/>
B-C2313-12				\checkmark				\checkmark		\checkmark
B-C2313-16					\checkmark			\checkmark		\checkmark
B-C2313-4						\checkmark		\checkmark	1	






	CABLE WIRES								
ITEM	GA.	CL.	FROM	TO	REMARKS				
1	22	RED	PCI-J	J1-L					
2	1	ORN	PCS-J	M-1C					
З		YEL	PCB	71-N					
4		GRN	P-4-3	J1-P					
E		BLU	PC5-3	.JI-R					
6		W/GRY	PCG-J	J1-5					
7		GRY	PC7-J	J1-T					
8		WHT	P (8-J	J1-1					
9		WHT	PC9-L	PZ-15					
10		WRED	PCID-H	J3-9					
1)		W/BLK	PCIO-F	JI-V					
51		WBRN	P.CII-L	J:-W					
13		WRED	PC11-K	31-X					
14		Wio	PCIZ-F	SPA-F					
15		W. BLU	PC13-L	J1-a					
16		1/10	PC13-K	<u> 11-Р</u>					
17		WYEL	PC13-F	J1-Z					
18		1%RN	PC 13.D	J1-Y					
19		RED	PC14-J	SPA-M	:				
20		WBLK.	PC8-L	J3-6					
15		WBRN	PCIS-L	SPA-J					
22		VGRY	PCIS-H	SPA-H					
55		MORN.	PC15-F	SPA-N					
24		BLK	PCI-D	PZ-1					
25		BLK	PCIC	SPA-L					
56		ORN	PCI-B	33-5					
27		BRN	PCI-A	J3-4					
85	\square	BRN	PCS-D	DS-5					
65		RED	PC3.D	P2-3					
30		ORN	PC4-D	P2-4					
31	\square	YEL	PC5-D	P2-5					
5E		GRN	PCG-D	9-59					
33		BLU	PC7-D	P2-7					
34		V10	PC 8-D	P2-8					
35		YEL	PCII-B	C4 (+)					
36	₩.	BLU	PC11-A	C(-)					
37	22	V10	PCIS-C	STD 10					
38	20	BLK	21-C	STD-1					
39	20	BRN	J1-D	F1-1					
40	22	011	H-IT	STD-10					
41	22	BRN	TBI-I	J4-B					

		C	ABLE	NIRES	
ITE,V	GA.	CL.	FROM	то	REMARKS
47	22	OPN	TBI-2	74-A	
t, v	\uparrow	YEL	TE1-3	<u> 34-н</u>	
44		BLU	TB1-4	4 F	
45	22	10	тв:-5	54-E	
46	20	RED	TB1-7	F1-2	
47	22	ORN	C5(+)	R5-3"	
48	20	BLK	TB1-6	STD-1	
49	22	\mathbb{V}_{YEL}	STD-3	SPAT	
50	22	GRN	SPA-C	RIC-1	
έI	22	GRY	STD-9	P2-13	
52	22	YEL	SPA-B	C4(+)	
53	50	RED	F1-2	STL 2	
54	22	RED	J3-10	F1-2	
55	20	BLK	STD-1	53-12	1
56	20	RED	R7-1	P5-1	<u> </u>
57	22	THW	CR4-3	P5-2	
58		GRN	J6-1	SPA-Q	
59		ORN	J6-4	SPA-A	
60		W/YEL	J6-5	SPA-T.	
61		BLK	TBZ-1	SPA-S	- <u>w</u> -
62		BRN	TB5-5	STD-6	
63		RED	TBC-3	SPA-X	
64		WHT	TBZ-4	RII-2	
65		BLK	TB2-5	STD-7	
66		BRN	TBS-6	SPA-R	
67	-	RED	-785-2	R10-2	
68	<u> -</u>	тни	TBZ-8	SPA-Y	
69	_	GRY	(8(-)	SPA-Z	
70	↓	GRY	(8(-)	R10-2	
71	↓	014	<u>(-)</u>	RII-Z	
27		VIO	<u>c9(-)</u>	SPA-W	
73	-	BLU	STD-4	SHA-V	
74	↓	BRN	STD-4	STD-6	
75		W/GRN	STD-5	EPA-U	
76	↓ ↓	BLK	STD-5	STD-7	
77	_	WHT	CR4.3	(6(-)	
87		WHT	CO(-)	C5(-)	
79		BLU	(6(+)	R6-2	
80	L.	BLU	CG(+)	R7-3	
81	1	RED	CRI-I(BLK)	5-57	
28	22	RED	J4-D	J3-10	

		,	LABLE V	URFC		
I-EN	GA.	CL.	FROM'	TO	REMARKS	
કર	22	MBLK.	C4(-)	SEV-L		
84-	٨	BLU	CRT-/(Pro	Far		
80		WBLK	(3(-))	(4(-)		
S		WBLK	(+).50	(3(-)		
87		BRN	CP3-1(BUK) F4-2		
ዮዳ		YEL	75.1 .	CUN B		
89		BLU	·, ⊂ 7,	C PAG		
40		GRN	$\overline{\gamma} = 2, -1$	34.0		
31	ţ	110	FR-1	R4-3		
59		BLK	F3-1	RZ-3		
43		BLK	F3-1	R5-1		
44		₩НТ	F4-1	R1-16		*
95		WHT	F4-1	(5(-)		
46		GRN	R2-2	(3(+))		
97		YEL	R3-1	C4(+)		
95		BRN	R.6-2	(2(-)		*
99		WBLK	C9(+)	STD-3		
100		WBLK.	(+)5>	<u>,7(+)</u>		
101		WBLK	(2(+)	C(+)		
102		₩́вцк	(t) ⁸ 2	C9(+)		
103		BLU	C1(-)	SPA-D		
104		BLU	RI-1	C1(-)		×
105		ORN	C7()	R4-1		
106	V	ORN	C7(-)	SPA-A		
107	22	W/BLK	CT(+)	(8(+)		
119	Z 2	GIY	J3-3	5.TD9		×
109	22	ώο	J3-8	STDIO		×
110	55	BLU	.CR4-1	R7-3		
	ļ					

. 6		C	OMP	ONENT.	CONNEC	TIONS
511	14	GA.	CL,	FROM	TO	REMARKS
т	(BLK		STDI	WIRE
			BLK		STDZ	
			BRN		(7(+))	
			YEL		CRI-I(rei	
			YEL		(RI-Z(YEL)	
			GRN		CR2-1 (YEL)	
			GRN		CR2.Z(YEL)	
١	1		WHT		(+) 5)	¥
R	8			STD 9	STDIO	SLEEVE
R.a	7			(-1(+))	C7(-)	SLEEVE
			1			
					·	
			L			
				L		

JUMPERS									
I LEM	GA.	CL.	FROM	TO	REMARKS				
1	22.	WGRN	PCI-L	PCZ-L					
2	1		PCZ-L	PS-L					
З	i		P-3-L	P' 4-L					
4			Pr 4.L	1-15-L					
Ε.			PCCIL	Pro.L.					
5	Li		P(6-L	PC7-L					
7			PC7-L	PC8-L					
<u>e</u> .			PC9-H	PCIO-L					
4			PCID-H	PCIDE					
~10.			PCII-J	PCIS-J					
11			PCIZ-L	PC14-F					
12			PC12-K	PC15-3					
13			PC12-J	PCI4E					
14			PCIZ-E	PCIS D					
\5			PC17-D	PCIB-E					
16	Ľ		PC13.J	PC14.					
17			PCI3E	Pr14-D					
18			PC 14-H	PCISE					
19			PC14-F	Pris K					
20			PCI-C	PCS-C					
51			PCZ-C	PCE-C					
SS			PC3 C	PC4-C					
23			PC4-C	PCS-C					
24			PCS-C	PCG-C					
25			PCG-C	PCT-C					
26			PC7-C	PCB-C					
27			PC9-C	PC10.C					
85			PCII-C	PCIZ-C					
29			DCIS-C	PC13-C					
30			PCI3-C	PCI4-C					
31			PC14-S	PCISC					
32	\square		PCI-B	PCZ-B					
37,			PCZ-B	.PC3-B					
34			PC3-B	PC4-B					
35			PC4-B	PC 5-B					
36	++-		PCS-B	PCG-B					
37	\square		PCG.B	PCT-B					
38	++-		PC7-B	PCB-R					
39	11-		PCA-R	PC 9-R					
40	1		PC9-R	PCIO-R					
	<u> </u>	L							

			JUMPI	ERS	
NITTL	GA.	CL.	FROM	TO	REMARKS
42	22	WGRN	F°C12-B	PCI3-B	
43	٨		PC13.B	PCI4-B	
44			PC:4-B	PCISB	
45			PCI-A'	PCZ-A	
46			A-509	PC3-A	
4-%			PC3-A	PC4-A	
.48			PC4-A	PCSA	
49			PCG-A	PC7-A	
(C)			PC 7-A	PC8-A	
51.			PC8-A	PC9-A	
52			PC9-A	PCIO-A	
53			PCII-A	PC12-A	
-34			PC12-A	PC13-A	
55.			PCI3-A	PCI4-A	
56	\prod		PCI4.A	PCIS-A	
57	T	BUS	CR4-1	CR4-Z	
58	\square	BUS	36-2	36-3	
59	\square	WGRN	R6.2	R6-3	
60		YGEN!	P.4-1	R.4.2	1
61		W	RI-2	RI-1	1
62		W.	R3-1	R3-2	
63		W. RN	RZ-1	RZ-2	
64		WGPN	CRI-I(BLK)	CR1-2(BLK)	
65			CRZ-I(RED)	CR2-2(RF	5
66			CR3-1(B-K)	CR3-2(BLK	6
67	Ħ		CR2-I(YEL)	CR3-1(YEL)	[
68.	H		CRZ-Z(YEL)	CR3-2 (YEL)	
69			R2-1	R3.3	
70	++	BUS	RIO-1	RII-I	
-71		WGON	85-2	R6-1	
77	++	TUN	PCB-C	Pro-r	<u> </u>
72			Priner	PCIL-C	
74.	<u> </u> ∙ -		PCS-A	DCGAN	· · · ·
75	++	RUE	RL-2	P16-7	
76	\vdash	W/	D7-1	PT-7	<u> </u>
	++-	GRN	K 1-1	CUD	
70.	┝┼╴	/GRH		GNU -	
18	$\left \right $	VGRN	RI-3	K16-2	}
11	1	"GRN	PLIOD	PC14H	
<u> </u>				1	
		<u> </u>			

NOTES: I) FOR CHASSIS REF. SEE DK 400-65 2) FOR CABLE PATH REF. SEE DK 400-64

	DIGITI		Þ
TITLE	4- WIRING D JUMPI	-6A DIAGRAM ER LIST	
MAS	FER DRAWING	MACHINE DRA DK:400-66	WING

																
BK 304 -1- UNI-DIRECTIONAL	BK 3C UNI-DIR)4 -2- ECTIONAL			BK 30 BI-DIRE	4 -3- CTIONAL			BK 30 BI-DIRE	4 -4	-		BK 3C BI-DIRE	4 -5- CTIONAL		
STANDARD BRAKE	HIGH SP	EED BRAKE			STANDA	RD BRAKE			HIGH SP	EED BRAKE	C		HIGH SF	EED BRAKE	(DOUBLE	ED-UP)
I. CONNECT TWO WHT/BLKWIRES	COLOR	FROM	то	REMARKS	COLOR	FROM	TO	REMARKS	COLOR	FROM	то	REMARKS	COLOR	FROM	TO	REMARKS
TO POS, TERM OFC9 2, CONNECTTWONIQ WIRES TO		Rll-1	R12-1	#22 BUSSWIRE		R11-1	R12-1	#22 BUSSWIRE		R11-1	R12-1	#22 BUSSWIRE		R11-1	R12-1	#22 BUSSWIRE
NEG TERM. OFC9,		R11-2	R12-2	#22 BUSSWIRE		R12-1	R13-1	#22 BUSSWIRE		R12-1	R13-1	#22 BUSSWIRE		R12 - 1	R13 - 1	#22 BUSSWIRE
					BRN	R12-2	STD-6			R13 - 1	R14-1	#22 BUSSWIRE	BRN	R12 - 2	std - 6	
					BLK	R13-2	STD-7			R14-1	R15 - 1	#22 BUSSWIRE	BLK	R13 - 2	STD-7	
					WHT/B_K	CIO(+)	STD-3		#22 845 WiRE	R11 - 2	R12-2		WHT/BLK	C10(+)	STD-3	
					WHT/B4K	Cll(+)	STD-3		#22 BUS WIRE	R14 - 2	R15 - 2		WHT/BLK	Cll(+)	STD - 3	
				,	BRN	C10(-)	STD-4		BRN	R13 - 2	STD-6		BRN	ClO(-)	STD-4	
					BLK	Cll(-)	STD-5		BLK	R14 - 2	STD-7		BLK	C11(-)	STD-5	
									WHT/BLK	C10(+)	STD-3					
			-						WHT/BLK	Cll(+)	STD-3				_	
									BRN	c10(-)	STD-4					
									BLK	c11(-)	STD-5					
REF: J. SEE SCHEMATIC DH718-1 2. SEE NOTE#2	REF: 1)see 2) 5 E	SCHEMATIC E No⊤E ⊭	DH718=2 †2		REF: 1) SEE 2) S <i>E</i> 1	SCHEMATIC E NOTE #	DH718-3 /		REF: 1) SEE 2) SE	SCHEMATI E NOTE	C DH718-4 ≠/		REF: /)SE 2/s/	E SCHEMATI E E NOTE	C DH718- ≠/	5
										ł		DIG	+ITR	ON	ICS	ð
(1) TBI JUMPERCONNECTIONS; CONNECT I TO 7 3 TO 6	•										TITLE:	0	ALBERTSON, 4- WIRING E PTIONAL C WIRING A	new york 6B DIAGRAM OMPONEI S PER MS	NT	y
(Z) TBIJUMPER CONNECTIONS; CONNECT ITOG 3TOG											USED ON:	10015		DRAWIN	g no. 304	



section v

ILLUSTRATED PARTS BREAKDOWN

5-1 GENERAL

This Illustrated Parts Breakdown lists, illustrates, and describes the various assemblies for the 3500 and B3500 perforated tape readers. It is intended to be used for identification, procurement of parts, assembly and dis-assembly procedures. Operation, maintenance, service, or repair should be performed by competent personnel using the applicable sections of this handbook. Also contained in this section is a replaceable electrical parts list. (Parts list for cards are on the card assembly drawings.)

5-2 GROUP ASSEMBLY PARTS LIST

The Group Assembly Parts List contains exploded view illustrations indexed to indicate the parts of the equipment, and the descriptive information for each part.

5-3 FIGURE & INDEX NUMBER COLUMN

This column lists the figure and index number which cross-references the description of the part to its illustration. The first number indicates the figure on which the illustration of the part may be found. The second number indicates the corresponding item number assigned to the illustration of the part. The figure number group is shown only at the first listing for an illustration. The item number is listed in numerical order for each part.

5-4 PART NUMBER COLUMN

This column contains the manufacturers part number. Commercial hardware, procurable from normal commercial sources require no part number. Descriptive information is sufficiently complete to make replacement procurements from commercial sources.

5-5 DESCRIPTION COLUMN

This column contains a description of each item in accordance with manufacturers' drawing, plus the modifiers necessary to establish the characteristics of the particular item. The descriptions are indented under the headings 1 through 3 to show the relationship of parts, sub-assemblies, and assemblies to one another. Attaching parts are listed immediately following the parts they attach in some cases, and have the same indentation.

5-6 UNITS PER ASSEMBLY COLUMN

The quantity listed in this column is the total quantity of a part used in a particular assembly. When an entire assembly is used more than once, only the assembly (5-1, 5-2, etc.) will carry the total number of parts used in the equipment.

5-7 LIST OF VARIATIONS

The list of variations table 5-1 has been replaced by drawings BC2414 and CC2227. The information contained on the drawings is the same as the information contained in the table, however the drawings contain speeds which were not called out on the table.

5-8 DIGITRONICS NINE DIGIT PART NUMBERS

Standard hardware and electrical components called out in the manual can be ordered directly from Digitronics Corporation. All hardware such as screws, nuts, bolts and standard electrical components such as transistors, diodes, capacitors, and resistors have been given nine digit part numbers. These nine digits describe the part. When ordering spares, please use the Digitronics part numbers whenever and wherever possible.

5-9 PRINTED CIRCUIT CARDS

When reordering printed circuit cards use the printed circuit (P.C.) assembly drawing number called out in Section III on the schematic representation for the card.



FIGURE 5-1 READ HEAD ASSEMBLY

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-1	B-C462	READ HEAD ASSEMBLY	1
-1	B-C999	. Cover, Exciter Lamp	1
-2	TH-SD0802	. Screw, $^{\#}4$ –40 × 3/16 lg, PHM	1
-3	TH-WA0403	. Lockwasher, [#] 4, Split	9
-4	tlnbe0004	. Lamp, Exciter, 12V, 10W, Osram [#] 10-6411	1
-5	B-C461	. Holder Assembly, Lamp	1
-6	TH-SI1204	. Screw, [#] 6-32 × 5/16 lg, BHM	3
-7	TH-WB0605	. Lockwasher, [#] 6, Split	3
-8	B-B185	. Bracket Assembly	1
-9	B-A1321	. Cover, Head Block Assembly	1
-10	TH-S10805	. Screw, $^{\#}4$ –40 × 3/8 lg, BHM	6
-11	A-A1320	. Post	1
-12	TJMSO1548	. Connector, Cannon DA15P	1
-13	TH-S10802	. Screw, #4-40 × 3/16 lg, BHM	2
-14	TJMS00162	. Plug, Sealtron FT-M-2	2
-15	B-A1436	. Base Plate	1



FIGURE 5-2 TAPE GUIDE ASSEMBLY 5-5

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-2	B-C726	TAPE GUIDE ASSEMBLY	2
-1	B-A1806	. Nose, Adjustable Guide	1
-2	TH-XC1201	. Screw, [#] 6-32 x 1/8 lg, Sock Hd, Cup Pt.	1
-3	B-A1807	. Shaft, Adjustable Guide	1
-4	A-A699	. Arm, Guide Post	1
-5	S-22-1	. "O" Ring	1
-6	S-120-3	. Ball, Stainless Steel	1
-7	B-A1805	. Body, Adjustable Guide	1
-8	A-A1810	. Screw, [#] 8-32 x 1/4 lg, Sock Hd, Set, Modified	1
-9	TTREA1215	. Ring, Retaining, Bowed, KOH–I–NOOR 5131–62W	1
-10	A-A1860	. Shim, (As Required)	1



FIGURE 5-3 CAPSTAN ASSEMBLY

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-3	A-C78	CAPSTAN ASSEMBLY	2
-1	B-B127	. Capstan Sub-Assembly	1
-2	A-A2806-1	. Spacer	1
-3	S-119	. Bearing	2
-4	A-A2802	. Spacer, Bearing	1
-5	A-A2803	. Spring	1
-6	A-A2805	. Retainer	2
-7	A-A2806-2	. Spacer	1
-8	A-A2801	. Collar, Capstan Bearing	1
-9	TH-SG0 3 03	. Screw, $\#2-56 \times 1/4$ lg, FHM	6
-10	TH-SG1214	. Screw, $^{\#}$ 6–32 x 1/2 lg, FHM	3



FIGURE 5-3A CAPSTAN ASSEMBLY

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-3A	*A-C78	CAPSTAN ASSEMBLY	2
-1	A-A1071-3	. Spacer, Pulley	1
-2	B-B127	. Capstan, Sub-Assembly	1
-3	A-1073-1	. Bearing, Inch Ball	1
-4	A-A1071-2	. Spacer, Bearing	1
-5	A-1073-1	. Bearing, Inch Ball	1
-6	A-1071-3	. Ring, Retaining, Internal (Flat)	1
-7	A-1071-4	. Ring, Retaining, Internal (Bowed)	1
-8	B-A1070	. Collar	1
-9	Coml	. Screw, [#] 6-32 \times 1/2 lg., FHM	3
-7		. Screw, "0-32 x 1/2 Ig., FMM	্

*Alternate assembly used on some older models. New assembly (5-3) can be used as a direct replacement. Use this figure to re-order sub-assemblies.

5-10



FIGURE 5-4 DRIVE MOTOR ASSEMBLY

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-4	See List of Variations	DRIVE MOTOR ASSEMBLY	1
-1	TPMS00722	Plug and Hood, Winchester M7P-LSH-19C	1
-2	See List of Variations	. Drive Motor	1
-3	TH-SI1710	. Screw, #10-32 × 7/8 lg., BHM	4
-4	TH-WB0810	. Lockwasher, [#] 10, Split	4
-5	See List of Variations	. Pulley, Motor	1
-6	TH-XC1402	. Screw, #8–32 x 3/16 lg., Allen Hd., Cup Pt, Set	1
-7	A -1261 -3	. Bracket, Capacitor	2
-8	TH-NB1608	. Nut, [#] 10 -32 , Hex	2
-9	TH-WB0810	. Lockwasher, [#] 10, Split	2
-10	See List of Variations	. Capacitor, Drive Motor	1
-11	A-A1381	. Plate, Motor Mounting	1
-12	TH-SI1716	. Screw, #10-32 x 1 7/8 lg., BHM	3
-13	TH-WB0810	. Lockwasher, [#] 10, Split	3
-14	A-A1384	. Spacer, Motor Mount	3



FIGURE 5-5 TAPE DRIVE SECTION (3500)

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER Assembly
5-5	N/A	TAPE DRIVE SECTION (3500)	1
-1	See List of Variations	. Drive Belt	1
-2	A-A235-1	. Roller, Belt Tension Idler Arm	1
-3	Coml	. Screw, B.H., #10-32 x 7/8, S.S.	1
-4	Coml	. Washer, Lock Split, [#] 10, S.S.	1
-5	Coml	. Spacer, #10, S.S.	1
-6	A-B32	. Idler Arm	1
-7	Coml	. Screw, Shoulder, Morton 9272	1
-8	Coml	. Spacer	1 .
-9	A-A188	. Spring, Belt Tension Idler Arm	1
-10	Coml	. Solder Lug, Internal Tooth, [#] 6	1
-11	Coml	. Screw, B.H.D., #6-32 x 5/16, S.S.	1
-12	See List of Variations	. Capstan Pulley	1
-13	Coml	. Setscrew, Socket hd., Cup Pt., #8-32 × 3/8	2
-14	See List of Variations	. Motor Pulley	1
-15	Coml	. Setscrew, Socket hd., Knurled Pt., #8/32 x 3/16	1





FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-5A	N/A	TAPE DRIVE SECTION (B3500)	1
-1	See List of Variations	. Belt, Drive	1
-2	A-A235-1	. Tension Roller, Idler, Belt	1
-3	TH-S11710	. Screw, [#] 10-32 × 7/8 lg., BHM	1
-4	TH-WB0815	. Lockwasher, [#] 10, Split	3
-5	TH-WA0814	. Washer, [#] 10, Light, Plain, Flat	4
-6	A-A235-2	. Roller, Idler, Belt	2
-7	TH-S11712	. Screw, #10-32 × 1 1/8 lg., BHM	2
-8	A-B32	. Idler Arm, Belt	1
-9	TH-XE1705	. Screw, Shoulder, [#] 10-32 x 1 1/16 lg., w/5/8" Shoulder, Morton 9272	1
-10	A-A188	. Spring, Tension Belt	1
-11	TH-WC0609	. Solder Lug, [#] 6, Internal Tooth	1
-12	TH-SI1203	. Screw, [#] 6-32 × 1/4 lg., BHM	1
-13	See List of Variations	. Pulley, Capstan	2
-14	TH-XC1405	. Screw, [#] 8 -3 2 x 3/8 lg., Allen Hd. Cup Pt., Set	4





FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-6	C-C86-4 (LH) C-C86-3 (RH)	PINCH ROLLER & LOW SPEED BRAKE ASSEMBLY (B3500)	l of L Hand l of R Hand
-1	C-A472	. Mount, Solenoid	1
-2	A-B73-1	. Solenoid Assembly	1
-3	Coml	. Nut, [#] 5-40, Hex.	4
-4	Coml	. Lockwasher, [#] 6, Split	4
-5	B-A437	. Bracket, Roller	1
-6	Coml	. Screw, [#] 4-40 x 1/8 lg., Allen Hd., Set, Cup Pt.	4
-7	A-1072-2	. Bearing, Miniature Ball	6
-8	A-1033	. Spacer	6
-9	A-A438-1	. Roller, Tape	1
-10	A-1160	. Spring, Compression	2
-11	Coml	. Nut, [#] 5-40 NC 3B THD, Lock-ESNA	2
-12	A-1078-1	. Stud, Spring	2
-13	A-1014	. Shaft, Roller	1
-14	A-1199	. Shaft, Bracket	2
-15	B-A1100	. Brake, Bracket	1
-16	B-C428	. Brake Drum Assembly	1

FIG. & INDEX NO.	part Number	DESCRIPTION	UNITS PER ASSEMBLY
5-6 Cont'd.	C-C86-4 (LH) C-C86-3 (RH)	PINCH ROLLER & LOW SPEED BRAKE ASSEMBLY (B3500)	
-17	Coml	. Screw, [#] 1/4-20 x 3/8 lg., Sock Hd. Cap	1.
-18	Coml	. Lockwasher, [#] 1/4, Split]
-19	Coml	. Shim, (As Required)	
-20	Coml	. Screw, [#] 10-32 x 1 lg., Sock Hd., Cap	2
-21	Coml	. Lockwasher, [#] 10, Split	2

.

THIS PAGE INTENTIONALLY LEFT BLANK



FIGURE 5-7 PINCH ROLLER ASSEMBLY (3500)

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-7	C-C81-5	PINCH ROLLER ASSEMBLY (3500)	1
-1	A-1199	. Shaft, Bracket	1
-2	Coml	. Setscrew, Socket hd., $^{\#}4-40 \times 1/8$	1
-3	A-1033	. Spacer	2
-4	A-A438-2	. Roller, Tape	1
-5	A-1072-2	. Bearing, Miniature, Ball	2
-6	A-1014	. Shaft, Roller	1
-7	Coml	. Setscrew, Socket hd., [#] 4-40 x 1/8	2
-8	A-1033	. Spacer	2
-9	A-A438-1	. Roller, Tape	1
-10	A-1072-2	. Bearing, Miniature, Ball	2
-11	A-1160	. Spring, Compression	1
-12	A-1070-4	. Retaining Ring, External	1
-13	A-1199	. Shaft, Bracket	1
-14	Coml	. Setscrew, Socket hd., [#] 4-40 x 1/8	1
-15	A1033	. Spacer	2
-16	BA437	. Bracket, Roller	1
-17	A-1072-2	. Bearing, Miniature, Ball	2

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-7 Cont'd.	C-C81-5	PINCH ROLLER ASSEMBLY (3500)	
-18	A-B73-1	. Solenoid Assembly	· 1
-19	Coml	. Nut, Hexagonal [#] 5-50, S.S.	2
-20	Coml	. Washer, Lock, Split, [#] 6	2
-21	B-A435	. Mount, Solenoid	1
-22	Coml	. Screw, B.H., [#] 4-40 x 3/8, S.S.	2
-23	Coml	. Washer, Lock, Split, [#] 10, S.S.	2

THIS PAGE INTENTIONALLY LEFT BLANK

,



FIGURE 5-8 PINCH ROLLER AND HIGH-SPEED BRAKE ASSEMBLY (B3500)

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-6	C-C899 (LH) C-C888 (RH)	HIGH SPEED BRAKE & PINCH ROLLER MOUNT ASSEMBLY	1 of L Hand 1 of R Hand
-1	B-C890	. Coil Assembly	1
-2	A-A2200	. Spacer, (When Required)	2
-3	TH-SG1408	. Screw, [#] 8-32 × 5/8 lg., FHM	2
-4	B-C889	. Armature Assembly	1
-5	A-A 2 058	Armature	1
-6	A -A2077	Spring	1
-7	TH-S10801	Screw, $\#4-40 \times 1/8$ lg., BHM	2
-8	A-A2081	. Cover	1
-9	TH-S10107	. Screw, $#4-40 \times 1/2$ lg., BHM	2
-10	TH-WB0403	. Lockwasher, [#] 4, Split	4
-11	B-A2076	. Solenoid Mount	1
-12	A -B73-1	. Solenoid Assembly	1
-13	A-A2080	. Spacer	1
-14	A-A2080	. Shim, (As Required)	
-15	TH-NB0905	. Nut, [#] 5-40, Hex.	2
-16	TH-WB0605	. Lockwasher, [#] 6, Split	2
-17	B-A437	. Roller (Bracket)	1
-18	A-A438-1	. Roller	1

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-8 Cont'd.	C-C899 (LH) C-C888 (RH)	HIGH SPEED BRAKE & PINCH ROLLER MOUNT ASSEMBLY (B3500)	
-19	A-1072-2	. Bearing, Miniature Ball	4
-20	A-1033	. Spacer	4
-21	A-1014	. Shaft, (Roller)	1
-22	A-1199	. Shaft (Bracket)	1
-23	Coml	. Screw, [#] 4-40 x 1/8 lg., Allen Hd., Cup Pt., Set	3
-24	A-1078-2	. Spring, Stud	1
-25	A-1160	. Spring	1
-26	Coml	. Nut, [#] 5-40, NC-3, Lock-ESNA	1
-27	B-A2074	. Base Plate	. 1
-28	Coml	. Screw, #10-32 x 1/2 lg., Sock Hd., Set	2
-29	Coml	. Lockwasher, [#] 10, Split	2

5-27

THIS PAGE INTENTIONALLY LEFT BLANK



FIGURE 5-9 LOW-SPEED BRAKE ASSEMBLY (3500)

1841 x 20

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-9	C-C79-5	BRAKE ASSEMBLY, LOW SPEED (3500)	1
-1	A-1199	. Shaft, Bracket	1
-2	Coml	. Setscrew, Socket hd., [#] 4–40 x 1/8	1
-3	A-1033	. Spacer	2
-4	A-A438-2	. Roller, Tape	1
-5	A-1072-2	. Bearing, Miniature, Ball	2
-6	A-1160	. Spring, Compression	1
-7	A-1070-4	. Retaining Ring, External]
-8	A-1199	. Shaft, Bracket	1
-9	Coml	. Setscrew, Socket hd., [#] 4-40 x 1/8	1
-10	A-1033	. Spacer	2
-11	B-A1100	. Brake	1
-12	A-1072-2	. Bearing, Miniature, Ball	2
-13	A-B73-1	. Solenoid Assembly	1
-14	Coml	. Nut, Hexagonal, [#] 5-40, S.S.	2
-15	Coml	. Washer, Lock, Split, [#] 6	2
-16	B-A435	. Mount, Solenoid	1
-17	Coml	. Screw, Socket hd., $#10-32 \times 1$, S.S.	2
-18	Coml	. Washer, Lock, Split, #10	2

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-9 Cont'd.	C-C79-5	BRAKE ASSEMBLY, LOW SPEED (3500)	
-19	B-C428	. Block, Brake	1
-20	Coml	. Screw, Socket hd., $\#1/4$ 20 x 3/4 lg.	1
-21	Coml	. Washer, Lock, Split, # 1/4	1
-22	Coml	. Spacer, Round [#] 1/4, S.S.	1

THIS PAGE INTENTIONALLY LEFT BLANK


FIGURE 5-10 HIGH-SPEED BRAKE ASSEMBLY (3500)

ILLUSTRATED PARTS BREAKDOWN

FIG. & INDEX NO.	PART NUMBER	DESCRIPTION	UNITS PER ASSEMBLY
5-10	B-C894	BRAKE ASSEMBLY, HIGH SPEED (3500)	1
-1	A-A2081	. Cover	1
-2	Coml	. Screw, Phillips hd., $^{\#}4-40 \times 1/2$, S.S.	2
-3	Coml	. Washer, Lock, Split, [#] 4, S.S.	2
-4	A-A2077	. Armature Spring	1
-5	Coml	. Screw, #4-40 × 1/8, S.S., BHM	2
-6	A-A2058	. Armature	1
-7	A-B41	. Sub-Assembly, Shaft Stud	1
-8	A-A2200	. Spacer	1
-9	A-A2553	. Ring, Retainer, Grid	1
-10	A-1213	. Roller, Tapered	1
-11	Coml	. Bearing, Flanged, New Departure 77NM0820	1
-12	B-C890	. Coil Assembly	1
-13	Coml	. Screw, Flat hd., [#] 8–32 x 5/8, S.S.	2
-14	A-A2128	. Spacer	1
-15	Coml	. Screw, Flat hd., #4–40 x 7/16, S.S.	1
-16	B-A2090	. Baseplate	1
-17	Coml	. Screw, Socket hd., #10-32 x 1/2, S.S.	2
-18	Coml	. Washer, Lock, Split, [#] 10, S.S.	2

SPEED (CPS)	MOTOR ASSEMBLY	UNI-DIR. SPEED PKG	BI-DIR.SPEED PKG,	SPEED (CPS)	MOTOR ASSEMBLY	UNI-DIR. SPEED PKG	BI-DIR SPEED PKG
$\begin{array}{c} 2000\\ 1200\\ 1000\\ 900\\ 800\\ 600\\ 500\\ 450\\ 400\\ 333 \cdot 3\\ 300\\ 250\\ 225\\ 200\\ 166 \cdot 6\\ 150\\ 133 \cdot 3\\ 100\\ 75\\ 66 \cdot 6\\ 50\\ 2000/1000\\ 2000/ 666 \cdot 6\\ 2000/ 500\\ 1200/ 600\\ 1200/ 600\\ 1200/ 400\\ 1200/ 400\\ 1200/ 300\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 500\\ 1000/ 250\\ 900/ 450\\ 900/ 250\\ 900/ 255\\ 800/ 400\\ 800/ 200\\ 666 \cdot 6/333 \cdot 3\\ 600/ 300\\ 600/ 200\\ 660/ 300\\ 600/ 150\\ 500/ 150\\ 500/ 150\\ 500/ 166 \cdot 6\\ 450/ 225\\ \end{array}$	$\begin{array}{c} \text{C-Cl} 371-6\\ \text{C-Cl} 371-6\\ \text{C-Cl} 371-6\\ \text{C-Cl} 371-6\\ \text{C-Cl} 371-6\\ \text{C-Cl} 371-2\\ \text{C-Cl} 371-4\\ \text{C-Cl} 371-4\\ \text{C-Cl} 371-4\\ \text{C-Cl} 371-4\\ \text{C-Cl} 371-4\\ \text{C-Cl} 371-10\\ \text{C-Cl} $	$\begin{array}{c} \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-4}\\ \textbf{B}-\textbf{C2227-4}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-1}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-6}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-5}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-3}\\ \textbf{B}-\textbf{C2227-4}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{C2227-4}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{C2227-4}\\ \textbf{B}-\textbf{C2227-7}\\ \textbf{C227-7}\\ \textbf{C27-7}\\ $	$\begin{array}{c} \text{B-C2227-13} \\ \text{B-C2227-16} \\ \text{B-C2227-15} \\ \text{B-C2227-15} \\ \text{B-C2227-14} \\ \text{B-C2227-15} \\ \text{B-C2227-15} \\ \text{B-C2227-15} \\ \text{B-C2227-14} \\ \text{B-C2227-14} \\ \text{B-C2227-12} \\ \text{B-C2227-14} \\ \text{B-C2227-16} \\ \text{B-C2227-16} \\ \text{B-C2227-13} \\ \text{B-C2227-16} \\ \text{B-C2227-17} \\ \text{B-C2227-16} \\ \text{B-C2227-16} \\ \text{B-C2227-16} \\ \text{B-C2227-17} \\ \text{B-C2227-17} \\ \text{B-C2227-17} \\ \text{B-C2227-17} \\ \text{B-C2227-17} \\ \text{B-C2227-17} \\ \text{B-C2227-11} \\ \text{B-C2227-11} \\ \text{B-C2227-11} \\ \text{B-C2227-11} \\ \text{B-C2227-12} \\ B-C22$	450/ 150 400/ 200 400/ 100 333.3/166.6 300/ 200 300/ 150 300/ 100 300/ 75 266.6/133.3 250/ 166.6 225/ 150 200/ 133.3 200/ 100 200/ 66.6 150/ 75 150/ 50 133.3/66.6 100/ 50 75/ 50	$\begin{array}{c} \text{C-C1371-8} \\ \text{C-C1371-7} \\$	B-C2227-7 B-C2227-6 B-C2227-2 B-C2227-3 B-C2227-3 B-C2227-3 B-C2227-3 B-C2227-4 B-C2227-6 B-C2227-6 B-C2227-6 B-C2227-7 B-C2227-2 B-C2227-2 B-C2227-1 B-C2227-1 B-C2227-1 B-C2227-1 B-C2227-1 B-C2227-1 B-C2227-1 B-C2227-1	B-02227-15 B-02227-14 B-02227-10 B-02227-12 B-02227-11 B-02227-11 B-02227-14 B-02227-14 B-02227-15 B-02227-15 B-02227-10 B-02227-10 B-02227-10 B-02227-9 B-02227-9 B-02227-9 B-02227-9 B-02227-9 B-02227-9 B-02227-9 B-02227-9
,	1		· ·	, , , , , , , , , , , , , , , , , , ,	•		
		er.				DIGITR	
					TITLE	ALBERTSON, NEW	YORK
						READER SPEED REFE	RENCE CHART
					USED	on:	DRAWING NO. B-C2314
		-					

ĸ,

		antina in the statements		BI-DI QI	JANTITY	ىلە						UNI-DII	ISCTIONA TITY	بل					DESCRIPTION		PART NO.	ITEM
				-	-	-	-		1	-	-	-	•	-	•	-	1	MOTOR FULLEY	(.259DIA.)		A-A3100-1	1
		-	-	-	-	-	-	1	-	-	-	-	-	•		1	-	MOTOR PULLEY	(.359DIA.)	n - Mill Marine anna Anna - i faithe a' ban ann Milliachta anna an ba abhanna - an	A-42418	2
		-	-	++	-	-	1	-	-	-	-	-	-	-	1	-	-	MOTOR PULLEY	(-538DTA-)	and the second statements a sufficiency of a particular second statement of a second statement of	B-12252-2	-
		-	+	+	1	1		•••••		-	-	-	····	1				MOTOR DETTINY	(651 DTA)		D-A22)2-2	
		-	-	1	+= +	_	-		-	-	-	1	-			-	1-	MOTOR PULLEY	(.670DTA.)		B-42252-1	4
			1 1								1 7	<u> </u>					+	MOTOR FULLAR	(756074)		D-42252-3	
				+	+					-	-					-	+	HUTOR FULLES	(./)001%.)		B=A2252=0	
		- <u>+</u>							• • • •	A		ļ						MOTOR PULLERY	(1.093DIA.)		B-A2252-8	7
			+														+					8
			+								+									·		9
																						10
		2	-	-	-	•	2	2	2	1	-	-	-	-	1	1	1	CAPSTAN PULLEY	(2.762DIA.)	•	A 1313	11
		-	-	-	-	2	•		-	-	-	-	-	1	-		-	CAPSTAN PULLEY	(2.000DIA.)		A-41001	12
		-	-	-	2				-	-		.	٦	-	*	-	-	CAPSTAN PUTTER	(BOODTA)		4-4173-6	12
	÷		2	2					1		+	1,	-		-	+	-	CADOTAN SUTTER	(2 54LDTA)		A-4472-3	
					++				+					-	.			GAFOIAR FULLES	(2.0 3040140)		A-A4 ()-L	14
				+		, i			<u> </u>		+											15
					ļ	, I	1					<u> </u>				 						16
																						17
		-	-	-	-	-	-	-	-	-	1	1	-	•	1	l	1	BELT	(13 ¹ / ₂ IO)	>	B-A2253-8	18
		-	-	-	-	1	-	-	- 1	-	•	-	-	1		-	-	BELT	(12 1 16)		B-42253-7	10
			-	-	- +	· •				-	-	-	7			_	-	BELT	(10 2/1 70)		B_10052-10	~ ~
			+	+	++		i		<u> </u>]		+	+	·			+	+				0-A44)3+10	
				-		-		-	+		-	-	-	•				BISLT	(11= 13)		B-A2253-17	21
		•		'	↓ • →	-		1	1	-	-	-	-	-	-	-	-	BELT	(30 ± 16)		B-A2253-14	22
		-	1	-	-	-	1	-		-	-	-	-	-	• •	-	-	BKLT	(31 ^m LG) "		B-A2253-11	23
		-	-	-	1	-		-	-	-	-	-	-	-	-	-	-	BELT	(27" LG)		B-A2253-25	24
		-	-	-	-	1	-	-	-	-	-	-	-	-	-	-		BELT	(29 1/8 10)		B-42253-2	25
		-		1	-		-	-	-	-	-	-						נושד יי	(20 3/4 70)		d-12252	24
			+	+	++				++		+		-				+	Della	(30 3/4 11)	a taga biya da waxa a kana a kana a Manda Karana yana na Manda wa ang ang ang ang ang ang ang ang ang an	D-422))	
					-	-	-	•		-	-	-	-	•	-	-		Ball	(31 ± 10)	an the second	B-A2253-18	27
	,										-		-		-			BELT	(14 LG)		B-A2253-4	28
						J															3	29
		-	-	-	-	-	-	3	3	-	-	-	-		-	3	3	SPACER, MOTOR 1	OUNT		A-A2495-3	30
		3	3	3	3	3	3	-	-	3	3	3	3	3	3	-		SPACER. MOTOR)	OUNT	At	A-41384 *	31
			+		1						+					1				чи- ц.		20
			+	+'	++		<u>├</u> }		t1			+				+	4	<u>+</u>			1	1 32
		9	5	-+	9	2		Q	1 _ 1								t	1				
		1	1	2	1	Z I	1	Ţ	121	1	1	12	12	t	Ţ	2	I					
		ន	1 8	1 2	8	8	8	ន្ត	8	8	8	8	8	2	8	8	8					
		မှု	j j	U B	P P	य ।	1 थे	ş	P I	1 F	म	P	¥	ş	ដ	1 S	3					
				0	0	0	0	0	0	U	U	0	U	U	U	0	U	1				
																					-	
•																					- - 	
•							· · ·															
•							· · ·			•												
•																						
•							· · ·															
•										•												
•			•							•												
•										•												
•										•	•											
•										•												
•										•												
•										•												
•																						
•										•										DIGITRO	NICS	
•										•										DIGITRO ALBERTSON, MEW Y		
•												· · ·							TITLE	DIGITRO ALBERTSON, NEW Y		
•												-							TITLE	DIGITEO ALBIATSON, NEW SPEED PACKA	DNICS Tox	•
•		· · · · · · · · · · · · · · · · · · ·																	TITLE:	DIG-ITRO ALBERTSON, MEW SPEED PACKA	DNIOS Tota	•
•		· · · · · · · · · · · · · · · · · · ·																		DIG-ITRO Albertson, New Y SPEED PACKA	DNICS Total	

ቃ	DIGITRONICS ALBERTSON, NEW YORK	6
TITLE:	SPEED PACKAGE	
USED ON	DRAWING NO. CC2227	7









9







TEM	DESCRIPTION	DRWG. NC.	QUAN
4	PRINTED CIRCUIT MASTER	P-C 232-B	1
2	EYELET	5-179-1	10
3	EYELET	5-179-2	58
4	RESISTOR IBK, 4W, 5%	54. 	1
. 5	16 1	· · ·)
6	2ĸ		1
7	ISOK		1
8	300K		1
9	10K		1
10	4.7K		1
11	2.7K	۵۰٬۰۵۳ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹ - ۲۰۰۹	2
12	30K	alling i den för Manage (av a förstökkendet a Bilger, inden att som att att att att att att att att att at	i
13	27K	in a shan na shan na shan na shan a shan na shan a shan a shan a shan a shan a shan shan	1
14	470.2	a allandi udi 70 anna a shaffinali fa kata shaffin a da a sa a sa a sa a sa a sa a sa a s	1
15	2.2K, ½W	na han an a	1
وي ا	LBK IW	ana a sa ana ana ang ang ang ang ang ang ang an	1
. (7	470.0. IW		1
18	DIODE GTOX2		1
19	" GTPX3		1
20	POT, ALLEN/BRADLEY TYPE RP	200K	1
21	TRANSISTOR GA004	an ann an	2
22	9 GT1170		2
23	" SPACER	5-181	4
24	WIRE JUMPER \$ 20 SOLID		1
25	CAPACITOR 330 muf CMIS		1

SEE SCHEMATIC





DWG NO ITEM P-C186

Ξ

э

: 1





л







ITEM	DESCRIPTION DRWG. NO.	QUANI
1	PRINTED CIRCUIT MASTER P-C 232-8	1
2	EYELET 5-179-1	10
3	EYELET S-179-2	58
4	RESISTOR IBK, WW, 5%	1
5	IKI	1
6	2K	1
Г	ISOK	1
8	300K	1
9	IOK	1
10	4.7K	1
11	2.7K	2
12	30K	1
13	27K	1
14	4702	1
15	2.2K, 1/2W	1
16	1.8K, IW	1
17	470A,IW	1
18	DIODE GTOX2	, 1
19	II GTDX3	1
20	POT, ALLEN / BRADLEY TYPE RP 200K	1
21	TRANSISTOR GA005	2
22	" GT 1659	. 2
23	" SPACER S-181	4
24	WIRE JUMPER "20 SOLID	1
25	CAPACITOR 330 AUT CMIS	1

SEE SCHEMATIC

FIGURE 5-23 PSG-A ASSEMBLY DRAWING



LOCATION	QUAN	DESCRIPTION DWG N	DITEM
	1	P.C. MASTER PEIBO	0 1
1,12, 17	З	RESISTOR IK 14W, 5%	2
5,16,21	3	11 6.8K, 11 11	3
2,13, 18	3	" 00A, " "	- 4
6,7,8	3	" 4702 IW "	5
4, 15, 20	3	CAPACITOR 330 MMF	6
3, 14, 19	Э	DIODE GTDX3	7
		· · · · · · · · · · · · · · · · · · ·	8
9,10,11	3	TRANSISTOR GT1659	9
22	- 1	SOLID WIRE # 22GA	10
			11
	<u> </u>		12
	T		13

DIGITRONICS CORPORATION

FIGURE 5-24 BBB-1 ASSEMBLY DRAWING

		ITEN	DESCRIPTION	DWG NO.	QUA
		1	P.C.MASTER	P-C 233)
		2	EYELET	5-179-1	18
		3	11	5-179-2	54
		4	TRANSISTOR SPACER	5-181	3
		5	" GA005 TI,	τ2 .	2
		ى ى	" GTIG59 т	3	1
	0	7	RESISTOR 200K ADJ, ALLEN-E	FRADLEY TYPERP RI	1
		8	" 9102, IW, 3%	R15	1
	γ	9	18K, 14W, 5%	<u>R2</u>	1.
		10	• <u>IK</u> , • •	Rð	1
		11	* 2K, * *	R4	1
/	(3)	12	• 150K " "	R5	
/	\succ /	13	* 300K " "	RG	1
/	/ /	14	10K, 11 H	R7	1
/	' / /	15	4.7K, # #	RII	1
		16	120K n #	R)	11
TPI		17	11 15K, 11 11	RO	11
		I.A.	H 4.3K H A	R12	1:
•		19	* 4309 "	RIL	11
•		20	47K " "	214 23	2
		21	<u> </u>	F43	+
		21	CA 24 - 17 - 2 - 18 - 19 - 19 - 19 - 19 - 19 - 19 - 19		
RECTO		24	CAPACITOR 180 4478 CMIS	C: 03 03 04	
O LICK -O		23	DIODE GIDX3	01,02,03,04	
		24			
		26			
	$ \begin{array}{c} $	·	SEE SCHEMATIC		
0				GURE 5-25	Ø

. . .

TEM DESCRIPTION DRWG. NO. GUAN P-C 232 - B 1 PRINTED CIRCUIT MASTER 1 EYELET 2 5-179-1 10 3 EYELET 5-179-2 58 RESISTOR IBK KW. 5% 4 ŧ TPI TPZ TPS 5 ١ IK 6 ZK ١ 7 150K ١ 2 (3-(10x)-(0) 8 300K 1 R3 - [IK]-0 ۱ 9 10K A/B 1 10 4.7K RP-200 RS -- (50K -- 0) 2.7K 2 ŧ į **3** 1 NS - 12-03-00 12 30K 27K ١ 17号-[10]-9 13 470A 小学 西方上書 R12 R16 14 - 7 1 æ 15 2.2K. 12W I. 16 1.8K, 1W 1 no - and -1 $(\neg$ 4702.IW 11: 3 24 1 3 1 🔁 DIODE GTOKE 1 013 1 DI (). NU 🌋 -[1]-2 6.7 19 GTDX3 1 CI - 1-0-3 ATON- 0 214 2.0 POT, ALLEN, BRADLEY TYPE RP 200K 1 谷一任三 TRANSISTOR GAOOS 2 D2 21 2 22 -1 GT1659 E) 23 .1 SPACER 5-181 4 WIRE JUMPER 20 30UD 24 1 25 CAPACITOR 330444 CMIS ١ D SEE SCHEMATIC DIGITRONICS \mathbf{O} \mathbf{O} ALBERTSON NEW YORK FIGURE 5-26 PSH-A ASSEMBLY DRAWING

ა ა









LOCATION	QUAN	DESCRIPTION	DWG. NO	ITEM
	1	PCMASTER	P-C1524	1
5,6	2	RESISTOR ZOK 1/4W 5%		2
4\$17	2	RESISTOR 2.2K 1/4 W 5%		3
15	1	RESISTOR 33K 1/4W 5%		4
7\$8	2	RESISTOR 6205LIW 5%		5
16	-1	RESISTOR 15K 1/4W 5%		6
1,2, 11, 13414	5	DIODE GTDX3	, in the second s	7
				8
9\$10	2	TRANSISTOR GT1170		9
				10
SEE NOTES 143	16	EYELET	5179-2	11
SEE NOTES 243	33	EYELET	5179-1	12
	2	TRANSISTOR SPACER	5-181	13

REF-SCHEMATIC DWG. A-H483

I. DRILL#55 (.052), (SMALL LAND) FOR ITEM II. 2. DRILL .067 (LARGE LANDS) FOR ITEM IZ. 3. INSERT ITEMS II \$12 FROM OPPOSITE SIDE.

•	•		
TITLE:	FIGURE 5-30 FRA-D ASSEMBLY DR	AWING	
USED ON:	DAGE	B-C1093	<u></u>



LOCATION	QUAN.	DESCRIPTION	DWG. NO.	ITEM
	1	P.C. MASTER "SDA"	P-C153A	1
3,13\$18	З	RESISTOR 1.2K 1/4W E	5%	S
4,6,14	З	4 15K "	11	Э
				4
1,2,11,12,16 \$ 17	5	DIODE GTDX3		5
5,7415	З	" GT 230		6
				7
8,9,410	3	TRANSISTOR 2N598		8
SEE NOTE 243	15	EYELET	5-179-2	9
SEE NOTE 112	43	11	5-179-1	10
	З	TRANSISTOR SPACER	5-181	11
				12

REF- SCHEMATIC DWG. A-H 535

I.DRILL.067 FOR ITEM 10. 2.INSERT ITEM 9410 FROM OPPOSITE SIDE. 3.DRILL.052 FOR ITEM 9.





LOCATION	QTY	DESCRIPTION DWG.	NOITEM
	1	PC MASTER P-CI	SIA I
3\$13	2	RESISTOR 2K 1/4W 5%	2
			3
4,6 \$ 14	3	11 ZOK " "	4
18	1	" 1.2K " "	5
5\$15	2	51052 IW "	6
			7
1,2,11,12 #17	5	DIODE GTDX3	8
7	1	" GT230	9
			10
8\$9	2	TRANSISTOR GT1170	11
10	1	" 2N598	12
			13
SEE NOTE I & 3	43	EYELET SI79	2 14
" " 2\$3	10	" SI79-	1 15
	3	TRANSISTOR SPACER 5181	16

REF. - SCHEMATIC DWG.NO. A-H 534

NOTE:

DIGITRON 9 ALBERTSON, NEW YORK TITLE: FIGURE 5-32 FRB-H ASSEMBLY DRAWING USED ON: B-C1312 6257



REPLACEABLE ELECTRICAL PARTS

(Refer To Table 5-2 For Parts Options)

POWER SUPPLY

Reference Designation	Nomenclature	Digitronics <u>Part Number*</u>					
Cl	Capacitor, 1000 uf, 25 volts	TC-AH108F (TMS-11)					
C2	Same as C1						
C3	Same as C1						
C4	Same as Cl						
C5	Capacitor, 1000 uf, 50 volts	TC-AP108F (TMS-16)					
C6	Same as C5						
C7	Same as C5						
C8	Capacitor, 100 uf, 150 volts	TC-AD107F (TMS-22)					
С9	Capacitor, 50 uf, 150 volts (used on -1, -3)	TC-AD506F (TMS-20)					
С9	Capacitor, 150 uf, 150 volts (used on -2, -4, -5)	(used on -1, -3) citor, 150 uf, 150 volts ed on -2, -4, -5)					
C10	Same as C8						
C11	Same as C9 (used on −3)						
CRI	Rectifier, Silicon	GE4JA411BC1BD1					
CR2	Rectifier, Silicon	GE4JA411AC1AD1					
CR3	Rectifier, Silicon	GE4JA411AC1BD1					
CR4	Zener Diode	Motorola 50M10Z5					

Ę

Reference Designation	Nomenclature	Digitronics Part Number*
F۱	Fuse, 2A, FNA	TF-AJ0200
F2	Same as F1	
F3	Same as F1	
F4	Same as F1	
F5	Not Used	
١٢	Receptable Connector	A-1134
13	Receptable Connector	Jones S-315-DB
J6	Receptable Connector	SF-JAX54B
P1	Plug	A-1133
P2	Plug	Cannon DA 15 S
РЗ	Plug	See figure 4-4 (BC-2322) for proper connector number
P5	Plug	Sealectro SKT-1
Rl	Resistor Adjustable,15 ohms, 30 watts	TR-QK150C (Ohmite - F307)
R2	Resistor Adjustable, 20 ohms, 30 watts	TR-QK200C (Ohmite)
R3	Same as R2	
R4	Resistor Adjustable, 5 ohms, 30 watts	TR-QJ50UC (Ohmite)
R5	Resistor Adjustable, 25 ohms, 50 watts	TR-AL250D (Ohmite 0562)

Reference Designation	Nomenclature	Digitronics Part Number*
R6	Same as R5	
R7	Resistor Adjustable, 5 ohms, 10 watts	TR-AF50UD (Ohmite 1004)
R8	Resistor 270 ohms, 1 watt	TR-CC271C
R9	Resistor 10,000 ohms, 1/2 watt	TR-CB103C
R10	Resistor 50 ohms, 40 watts	TR-SK500C (Ward Leonard)
R11	Same as R10	
R12	Same as R10	
R13	Same as R10	
R14	Same as R10	
R15	Same as R10	
R16	Resistor 3 ohm, 30 watt	TR-SJ30UC
Tl	Transformer	B-T53
TB1	Terminal Board	TTBAA0307 (Kulka)

۰. م

*Vendors sources and part numbers are given when available.

Reference Designation	POWE	R SUPPLY D	RAWING D-	H718		
	-1.	- 2.	-3.	-4	-5.	
C8	х	х	Х	х	х	
C9	Х	X	х	х	Х	
CIO			х	х	Х	
C11			Х	Х	X	
R 10	х	X	Х	х	х	
RII	Х	Х	х	х	Х	
R12		Х	Х	X	Х	
R 13			х	х	Х	
R 14		~		Х		
R15				Х		

TABLE 5-2POWER SUPPLY PARTS OPTION

4

				QUAN. DE	SCRIPTION	REF. STD.	DRWG. NO.	ITE	
		De Z	29	·-]					
ITEM	QUAN PER UNIT	PART NUMBER	REV.	DESCRIPTION					
1	1	CC81-5	F	ROLLER SOL. MT. ASS'Y -					
2	1	AC 78	D	CAPSTAN ASS'Y					
3									
4	1	AA 1095	A	PLATE PHOTOETCHED					
5									
6	1	AB 32	с	BELT IDLER ARM					
7	1	AA235-1	в	BELT IDLER TEN.ROL					
8	1	TH-XE1708		9272 Shldr.schew Morton -					
9	1	AA 188	A	BELT TENSION SPRING -					
10	2	BC 726	D	TP.GUIDE ASS'Y					
11									
12	2	TTREAIZIE		SI3I-GZW RET.RING, BWD. KOH.					
13									
14	1								
15									
16									
17	4	TH-WA0409		FLATWASHER #4					
18		TTBAA0308		BARR.STP.KULKA600A-B					
19		TMSAAOO		MARKER STRIP, KULKA					
20	3	THRPA0001		CABLE CLP.PAND.LSC-2					
21	8	mu 873061	-	4-40X3/8LG.BHM ST.					
22	3	mu_911204	ļ	0-32x5/10LG.BHM ST.					
23	4	TH-S11404		8-32x5/16LG.BHM ST.					
24	3	TH-511/15		10-32X1 7/8LG.BHM					
20	-	TH-SL1/11	ļ	C 72-1/010 EL UD MADU					
20		TH-SU1207	_	0-32X1/210.FL.HD.MACH.					
25	2	TH-XC1405	-	A-32x3/AAL HD CPS					
		MU UD0403		TIMUSUR #4 SPITT					
25	-	TH-WD0403	-	LAWSHR,#4 SPLIT					
30	3	TH-WB0708	ļ	IKWSHR #A SPLTT					
30	7	IN-WD0700							
37	1	TH-WAOBIA		FL WSHR #10PP: LOT					
34	2	TH-SL1707		10-32x1/2LG.SK.HD.CAP.					
30	1	III-OBITOT		SOLDER LUG#6 INT. TTH.					
36	1	TH-LA1006		1/4-20x3/4SK.HD.CAP.					
37	-	TH-WB1016		LKWSHR 1/4 SPLIT					
36	1	TH-XC1402		8-32x3/16AL.HD.CPS					
39	1	TH-511203		6-32X1/4 LG. BHM					
40	-		-						
41	1	SEE M.S.	-	BRAKE ASSEMBLY					
42	1	SEE M.S.	-	MOTOR/SP. SS'Y					
43	-1	SEE M.S.	-	COVER					
44	1			CHASSIS ASS'Y					
45	1			CARD COMPLIMENT					
46	1	и и и		HEAD ASSEMBLY					
47	2			ROLLER ASSEMBLY					
48	1		† · -	PANEL					
49	2		<u> </u>	PLUG BUTTON					
50	1								
	1		İ -						
		, 							
L	1	<u> </u>							
		I	I						
RE	F: 50	DLENGID W	IRI	NG AS PER AKIOOO	DIGITI	RON	IÓS	*	
					ALBERTSON	NEW YORK		y	
					FIGURE	5-34			
					FIGURE 3500 ASSEMBLY SHEET 2	5-34 7 DRAWING OF 2	5		



				QUAN.	DES	CRIPTION	REF, STD.	DRWG. NO.	\downarrow
	ſ	DCZZ97	-1						
Г		PER PART	REV.	DESCONTION					
f	1	2 AC 78							
	2			APSTAN ASSEMBLY		-			
	3	1 AA 1095	A P	ATE PHOTOERCUT		-1			
L	4			ALL INDIVETCHE		-			
L	5	AB 32	C BE	LT IDLER ARM		-			
	6 :	AA235-1	B BE	LT IDLER TEN.R	OLT.	1			
	7]	TH-XE1708	SH	LDR. SCREW MOR	TON	1			
	8 1	AA 188	A BE	LT TEN. SPRING					
	9 2	BC 726	D TP	GUIDE ASS'Y					
L	10 2	TTREATSIE	RE	L.RING BOWD.KOP	r.				
	11					1			
	12 2	AA 235-2	B RO	LER BELT IDLER					
_1	13 2	AA 3179	- PLI	G BUTTON					
	14 2 .5 1	AB 188 SEE M.S.	C ROI	LER ASSEMBLY					
	6 3			IN ROBBERT BRAK	5 ASS.'Y				
1	7 7		MOT	OR/SP. ASS'Y					
1	8 1		COV	ER					
19	9 1	и и п	CHA	SSIS ASS'Y					
20	0 1		UTA	COMPLIMENT					
23	1 1		DANT	ASSEMBLY					
22	8	TH-SI0805	4-40						
23	5 2	TH-SI1204	6-32	x5/1610 PUM					
24	4	TH-SI1404	8-32	x5/1616 BHM					
25	3	TH-SI1716	10-3	2x1 7/8LG.BHM					
26	4	TH-SL1711	10-3	2x1"sk.HD.CAP.					
27	6	TH-SE1207	6-32	k1/2LG.FHM					
28	1	TH-SI1710	10-3	2x7/8 LG.BHM					
29	4	TH-XC1405	8-32	x3/8AL.HD.CPS					
30	9	TH-WB0403	LKWS	R.#4 SPLIT					
31	3	TH-WB0605	LKWSI	R.#6 SPLIT					
33	4	TH-WB0708	LKWSH	R.#8 SPLIT					
34	7	TH-WA0814	LKWSH	R.#10 SPLIT					
35	4	TH-SL1707	FLIWS	HR.#10 PL.LHT.					
36	2 .	TH-SL2005	1/4-2	AT/2LG.SK.HD.C	AP				
37	1	TH-XC1402	8-32x	3/16AL HD CPS	JAP.				
38	2	TH-SI1712	10-32	x1 1/8LG.BHM					
39	2	TH-SI1203	6-32x	1/4LG.BHM					
40	1	TH-LA2007	SOLD.	.UG#6INT.TTH.					
41	2	TH-WB1016	LKWSH	1.1/4 SPLIT					
42	4	TH-WA0409	FL. WA	SHER#4					
43	1	TTBAA0508	BARRI	R STRIP, KULKA					
44	1	MSAA0108	MARKER	STRIP, KULKA					
45	3 1	THR PB0001	CABLE	CLAMP, PAND.					
40	1 1	THRAA0402	CABLE	CLIP,TINNRMN.					
4/	<u> </u>	H-SI0803	4-40x1	/4LG.BHM					
40									



REF: SOLENOID WIRING AS PER AKIOOI

TITLE:	FIGURE 5-35 3500 ASSEMBLY DRAWING SHEET 2 OF 2	
FIRST USED ON:		



TEM	QUAN. PER UNIT	PART NUMBER	REV.	DESCRIPTION
100	1	DC2051-1	-	CHASSIS ASS'Y STOCH
101	4	TR-SK500C		RES.50ohm40W
102	2	TC-AC157F		CAP.150ufd150V PY.
103	2			INSUL.SLEEVE A283
104	1	TC-AD107F		CAP. 100MFD150V PY.
105	1	A266		INSUL. SLEEVE
_				
_				
_				
			_	
\downarrow			_	

	Þc	2051-2		
ITEM	QUAN PER UNIT	PART	REV	DESCRIPTION
100	1	DC2051-1	-	CHASSIS ASS'Y CTOCK
101				
102	1	TC-AD506F		CAP.50ufd150V PY.
103	1	A266	\vdash	INSUL.SLEEVE PY.
				· · · · · · · · · · · · · · · · · · ·
				· · · · · · · · · · · · · · · · · · ·
		1		
		+	+	······

REF. W.A.P. BK304-1

	1	DC 2051	- 6	>
TEM	QUAN PER UNIT	PART NUMBER	REV.	DESCRIPTION
100	1	DC2051-1	-	CHASSIS ASS'Y STOCH
101	2	TR-SK500C		RES. 500hm 40W
102	2	TC-AC157F		CAP.150uf,150V PY.
103	2	A283		INSUL. SLEEVE
10	1	TC-AD107F		CAP.100ufd,150V PY.
105	1	A26 6		INSUL. SLEEVE
_				

REF. W.A.P. BK304-5

TEM	QUAN. PER UNIT	PART NUMBER	REV.	DESCRIPTION
100	1	DC2051-1	-	CHASSIS ASS'Y STOCK
101	1	TR-SK500C		RES.50ohm40W
102	1	TC-AC157F		CAP.150ufd150V PY.
103	1	A283		INSUI. SLEEVE PY.
T				

1	D	C 205	۱-،	4
	QUAN. PER UNIT	PART	REV.	DESCRIPTION
100	1	DC2051-1		CHASSIS ASS'Y STOCK
101	2	TR-SK500C		RES.50ohm40W
102	2	TC-AD506F		CAP.50ufd150V PY.
103	2	1		INSUL. SLEEVE PY.
104	1	TC-AD107F		CAP.100MFD150V PY.
105	3	A 2 66		INSUL. SLEEVE PY.
		1		
		1		
		j		
-				

										QUAN.	1	DESCRIPTION	REF	STD. DRWG. NO	. ITEM
DC ZOSI-1											·	·			
			REV.	DESCRIPTION		ITEM	QUAN		REV.	DESCRIPTION		4			
57	4	TH-YDOG09	t	FTBRE WASHER GEN CE		1	1	DE 336	-	CHASSIS MARKING					
58	1	TDFOZBSAL		JACK, PHONO, SWITCHCH	жт.	2									
59	30	TH-2 40 704	1	NUT,HX.4-40MINI.ESN	A	3						_[
60	2	TH-51 1207		SCR. 6-32x1/2 LG BHM		4	2	BA 1346	-	TRACK, PRT. CARD					
61	12	TH-S10803		SCREW,4-40x1/4LOBHM		5	2	BA 1347	A	SPACER, TRACK					
62	23	TH-S10804		SCREW,4-40x5/16LOBH	M	6	2	AA 2792	-	SPACER, BAR					
63	4	TH-SI0805		SCR.4-40x3/8LG.BHM		7	1	A-1133	-	CONNECTOR		-			
64	36	TH-S10807		SCR.4-40x1/2LG.BHM		8	1	A-1134	-	CONN. SOCKET		1			
65	8	TH-S11202		SCR,6-32x3/16L0.BHM		9	1	A196-3	A	GROMMET		_			
66	7	TH-SI1204		SCR.6-32x5/16LG.BHM		10	1	BT 53	С	TRANSFORMER		4			
.67	10	TH-SI1206		SCR.6-32x7/16LG.BHM		11	2	AA 1344	-	POST, CONN. MOUNT.		-			
68	1	TH-SI1218		SCR.6-32x2 1/4LQ.BH	M	12	1	AA1345		SPACER	ļ	_			
69	2	TH-S01221	-	SCR.6-32x2 7/8LG.F.	H.M.	13						-			
70	4	TH-SI1408		SCR.8-32x5/8LG.BHM		14									
71	2	TH-SOI221	-	6-32x3 LG.FL.HD.M.		15	1		ļ	PLUG BUT.CARR FASNE	s.	_			
72	2	TH-51 1201	_	SCR.G-32×1/8 LGBHM		16	4	TC-AH108F	L.	CAP. 1000uf d25VPY.T	S-11	_!			
73	2	TH-SI1211		6-32x1 LG.BHM		17	3	TC-AP108F	_	CAP. 1000urd50VPY.TM	S-16	_			
74	64	TH-WB0403		LKWSHR.4 SPLIT TYP.		18	1	TC-AD107F		CAP. 100urd150VPY.T	S-22	_1			
75	33	TH-WB0605		LKWSHR. 6SPLIT TYP.		19						-			
70	4	TH-WB0708	-	LKWSHR.8 SPLIT TYP.		20			Ļ			_			
70	2	TH-W00609		LKWSHR.6 EXT. TTH.	· · · · · · · · · · · · · · · · · · ·	21			-			-			
78	20	TH-WA0409		WASHER4 PLAIN		22	•	TTUER 003	4	SL. INSULAT. A269	ļ	_			
80	1	TH-LA2007		LUG, SOLDER 6INT. TH	•	23	3	TTUEPAGO		SL. INSULAT. A258	+	_			
81	7	IN-LA2003		LUG, SOLDER4 INT. TTH	¶∙ 	25	-	TTHEPBOOL	-	SL. INSULAT. A200		_			
82	4	TH-1C1007		WASHER 6 DT	!	- 26			+			-			
83	7	TH-NAO704	-	NUT HEY 4-40		20		TB-CB103C	-	3ES 10K 1/2W5#EX CC	MP	_			
84	18	TH-NA1106	-	NUT HEX 6-32		28	1	TB-CC271C	┢	BES. 2700bmlW5%EX.CC	MP.				
85	4	TH-NA1307		NUT. HEX 8-32	ļl		ļ					-			
86	1		-	SWEDGED FIBRE WASH.		29	2	TR-AL250D	+	RES.ADJ.25ohm50W		-			
87	1	1H-741226	-	SWITCHCRAFT *S1029 BAKELITE WASHER			I	TR-AF SOUD	+	RES.ADJ.SohmIOW		-!			
HR	8	1H-781226		SWITCHCRAFT SIOZE	·	31	2	TR-QK200C	+	RES.ADJ.200hm30W		-			
		(DEE)	-	WAP DIA DO CA	·	52	1	TR-QJ500C	+	RES.ADJ.SONMSOW	+	-			
		(Kell)		" DK400-65	1	35	2	TR-SK500C	+	RES. SUONIN4OW					
				" DK400-60	6	35	1	IN-QAISOC	+-	ADIST BD WD LEONABI		-			
						36	<u> </u>		+	2001.00.00.0000000000		-			
						37	1	TERPSFOOL	-	R.S.GE4JA411AC1BD1		-			
						38	1	TO PPS FOOT	-	R.S.GE4JA411AC1AD1		-			
						39	1	Te BPS For		R.S.GE4JA411BC1BD1		-			
						40			-			-			
						41	1	TCR228080	+	DIODE ,ZENER, MOTOR	ROLA	-			
						42	1	TASCADOOI	1	INSUL.MON.MILLS	1	-1			
						43	1		T						
						44	2	TJFS0014	-	SEAL.CONN.SKT-1		_			
						45	1	TJFSOZZOZ	:	CONN.AMP.143-022-0	1	_			
						46	15	TJ F501059	4	CONN.AMP.143-010-0	1				
						47	1	TJFS00734	-	WINC. M7S-LRN					
						48	1	TJFSOI 59	4	JONES,S-315-DB					
						49	1	TJFSOISAE	3	CANNON, DA15S		_			
						50	1	TPUSOISZ	3	JONES P-315-FHT		_			
						51	1	TPHSSNAU	6	HOOD, CONN. CANNON	-				
						52	8	TSFALOGO	2	STD.OFF,GARDE3449-	-14E				
						53	3	TAC BSOID	٢	FUSE CART.,LITT.34	2004				
						54	4	TF-AJ0200	1	FUSE, 2 AMP FNA					
						55			1		CA		TGTTT D	NTCE	~
						56	1	TTBAA0307		BARRIER STRIP, KULK	~		ALBERTSON, NEW	YORK	9
												c	FIGURE 5-3 HASSIS ASSEMBLY	6 DRAWING	
												5/807 11078 AN.	SHEET 2 OF	2 DRAWING NO	
												ARST USED ON:	SHEET 2 OF 2	D-C205	1

		•		QUAN.	D	ESCRIPTION		REF. STD.	DRWG. NO.	ITEM
ſ				DC 24 El-1						
_	QUAN	PART								
		NUMBER	REV.	CHASSIS MARKING						
2	-									
5										`
	2	BA 1346	-	TRACK, PRT. CARD						
5	2	BA 1347	A	SPACER, TRACK						
5	2	AA 2792	-	SPACER, BAR						
7	1	A-1133	-	CONNECTOR						
3	1	A-1134	-	CONN. SOCKET						
Э	1	A196-3	A	GROMMET						
10	1	BT 53	С	TRANSFORMER						
12	2	AA 1344	-	FOST, CONN. MOUNT.						
3	•	AA1545		SPACER						
14		1				-				
15	1		\vdash	PLUG BUT.CARR FASNE	s.					
16	4	TC-AH108F		CAP. 1000ufd25VPY.TM	S-11					
17	3	TC-AP108F		CAP. 1000urd50VPY.TM	S-16					
18	1	TC-AD107F		CAP.100ufd150VPY.TM	S-22					
19										
20										
21					ļ					
22	4	TTUER 003	-	SL. INSULAT. A269	ļ					
23	3	TTUEPACO		SL. INSULAT. A258						
25	-	TTHEPBOOL	-							
26			-							
27	1	TR-CB103C	-	RES.10K 1/2W5%FX.CC	MP.					
28	1	TR-CC271C	-	RES.270ohm1W5%FX.CC	MP.					
29	2	TR-AL250D		RES.ADJ.25ohm50W						
30	1	TR-AF50UD		RES.ADJ.5ohmlOW						
31	2	TR-QK200C		RES.ADJ.20ohm30W						
32	1	TR-QJ5OUC		RES.ADJ.50hm30W						
33	2	TR-SK500C	-	RES50ohm40W		_				
34	1	TR-QK150C		RES.ADJ.15ohm30W						
35	1	<u> </u>		ADJST.BD.WD.LEONARI						
36		TR-513000	-	RES. BOHM BOW		-				
38	1	TOPPE FOOT	-	R S GEAJAAIIACIADI						
39	1	TERPS Fon?		R.S.GE4JA411BC1BD1		-				
40			-							
41	1	TCRZ28080		DIODE ,ZENER, MOTOR	OLA					
42	1	TQSCA0001	L	INSUL.MON.MILLS		-				
43			-	GTAL COND. SMT. 3		-				
44	2	TJFSCOIL	-	CONN AMP 143-022-0	1	-				
40	1	TJFS02202	-	CONN.AMP.143-010-0	1	-				
47	1	13 1301054	-	WINC. M7S-LRN		-				
48	1	TTES 01 59	-	JONES, S-315-DB		-				
49	1	TTESOLOGA	2	CANNON, DA15S		-				
50	1	TPUSOISZ	3	JONES P-315-FHT		-				
51	1	TPHSS NAU	-	HOOD, CONN. CANNON		_				
52	8	TSFALOGO	2	STD.OFF,GARDE3449-	14E	~				
53	3	TXC BSOID	4	FUSE CART.,LITT.34	2004	_				
54	4	TF-AJ0200	1	FUSE, 2 AMP FNA		-				
55			1	DADD TOD OWD TD MIT			TGTT	RON	TOS	~
56	1	TTBRA0307		BARRIER STRIP, KULK	^		ALBERTSO	N, NEW YORK		<u> </u>
							FIGUR CHASSIS ASSEA	E 5-36 ABLY DRAM	ING	
							SHEET	2 OF 2		
						FIRST USED ON:	SHEET 2 OF	2 DRAWIN	C2051	
_										-

APPENDIX A

CLAIM FOR DAMAGE IN SHIPMENT

The instrument should be tested as soon as it is received. If it fails to operate properly, or is damaged in any way, a claim should be filed with the carrier. A full report of the damage should be obtained by the claim agent, and this report should be forwarded to us. We will then advise you of the disposition to be made of the equipment and arrange for repair or replacement. Include model number, type number and serial number when referring to this instrument for any reason.

WARRANTY

Digitronics Corporation warrants each instrument manufactured by them to be free from defects in material and workmanship. Our liability under this warranty is limited to servicing or adjusting any instrument returned to the factory for that purpose and to replace any defective parts thereof (except tubes and fuses). This warranty is effective for one year after delivery to the original purchaser when the instrument is returned, transportation charges prepaid by the original purchaser, and which upon our examination is disclosed to our satisfaction to be defective. If the fault has been caused by misuse or abnormal conditions of operation, repairs will be billed at cost. In this case, an estimate will be submitted before the work is started.

If any fault develops, the following steps should be taken:

- 1. Notify us, giving full details of the difficulty, and include the model number, type number and serial number. On receipt of this information, we will give you service instructions or shipping data.
- 2. On receipt of shipping instructions, forward the instrument prepaid, and repairs will be made at the factory. If requested, an estimate will be made before work begins provided the instrument is not covered by the warranty.

SHIPPING

All shipments of Digitronics Corporation instruments should be made via Railway Express. The instruments should be packed in a wooden box and surrounded by two or three inches of excelsior or similar shock-absorbing material.
APPENDIX B

TRANSISTOR and DIODE LIST

Specified in this manual are certain transistors and diodes indicated with an asterisk (*) which are manufactured to our specifications and therefore not available commercially. Listed below are Digitronics part numbers for re-ordering information.

Transistor	Part Number
2N357A	TQ-SB357A
2N317	TQ-SA317A
2N1545	TQ-PA 1545
GA004 *	TQ-SAA004
GA005 *	TQ-SB0005
GT1170*	TQ-SA1170
GT1659*	TQ-SB1659
2N598	TQ-SA0598

Diodes

1N91		1N2069A (replaces 1N91)
DX2	*	TCRSU0125
DX3	*	TCRSU0125
GTD230	*	TCRSU0125
1N2069A	A	TCRP2069A

The following pages list the electrical and physical characteristics (and equivalents wherever possible) for these units to facilitate replacement or possible substitution.

I. DIODE	CLASS	MATERIA	L CATAGORY
125	SWITCHIN	G GERMANIUM	GOLD BONDED JUNCTIO
II. PARAMETERS (a POWER DISSIPATION ⁸	t 25 degrees C $mw @ \phi^{-1} = lmw/^{\circ}$	unless otherwise no C	(UNIVERSAL TIFE) ted)
PIV@	100 44		
I reverse <u>10 V (mun</u>)@	<u> </u>		(x,y) = (x,y)
V forward 0.45 @	10 ma		
I peak@			
I average <u>70 ma</u> @	0.7 V (ma	<i>y</i>)	and a second
I surge <u>300 ma</u> @	Vç ≤ 1.5 V per 10	ms @ 5CPS (5% duty cyc	cle)
NOTE: 1. Recovery as p with tr ≤ 0.3 u 2. Environmental as 3.Replaces DX2 (, DX3 (GTD230 (ber ED-10 sec per ED-67. (S-151) (S-152) (S-153)	ANODE	Green
			Red Brown
		Vendor Identi	fication
	TITLE	DIGHTRO ALBERTSON, NEW DIODE, 125	
A	9/13/62 USED ON:		DRAWING NOTCR SU0125
REV E.C.O. CHKD. APP'D	NO. DAY YR.		

I. TRANSISTOR 1170	CLASS SWITCH	MATERIAL Ge	POLAR ITY PNP
II. PARAMETERS (a	at 25 degrees C unles	s otherwise no	ted)
POWER DISSIPATION	150 M. W. DER	ATING FACTOR _2	2.5 MW∕°C
IC (max)40 M.A.	-		
BVCB O(min) <u>18</u> @	Ic = 100 ua *VC	E (max) <u>0.5 V</u> @	Ic = 40 MA Ib = $2ma$
BVCES (min)@	*VC	E (max)@	
BVCEO (min) <u></u> @	Ic = 600 ua *VB	E (max) <u>0.5 V</u> @	Ic = 40ma Ib = 2ma
BVEB0(min) <u>10</u> @ _	Ie = 50 ua *VB	E (max)@	
ICBO (max) <u>8ua</u> @V	CB = 10V		
hFE (min) 25 @	Ic = 40 MA VC = 0.5V		
hFE (min)@			
* SATURATION			
NOTE: 1. Time respons	e as per		
ED - 68 w	ith		
Tf = 0.7 us MAX	To = 0.4 us MAX		
2 Environmente		<u>-10 5</u> .330±.	040
	1 as per	+	±.023
ED - 07		.100 MIN. (NOTE	1)
3. Replaceable	by TQ-SA0222	.009125	AL 11111.5 MIN. SEAT
NOTES FOR TO 5:		3 LEADS	
1. Controlled for aut	omatic handling.	.017±.002 (NOTE 2)	·200±.010
Dia. not to exceed 2. Lead dia. variatio	olo. In between		90° B
.050 and .25 Between .250 and 1	0 from base seat as speced of .021 dia.	.031±.003	4
is held.			.029 MIN.
3. Measure from max. device.	dia. of the actual		
	\mathbf{DI}	ALBERTSON, NEW Y	
	TITLE	· · · · · · · · · · · · · · · · · · ·	
	TRANSIS	TOR	
A	13162 USED ON:	Το	RAWING NO.
	DICT TRONTOS	ADT NIMOTOC	TO SA1170

r			
I. TRANSISTOR CLASS TQS -GAOO4 SWITCH	-	MATERIAL Ge	POLAR ITY PNP
II. PARAMETERS (at 25 degrees C	unless	otherwise	noted)
POWER DISSIPATION 150 mw	DERA	FING FACTOR	2 MW/ ⁰ C
IC (max) 50 ma			
BVCB (min) 25 V @ Ic = 25 ua	*VCE	(max) 0.5 v	$^{\circ}$ Ic = 5 MA, Ib = 1MA
BVCES (min) <u>20 V</u> @ Ic = 25 ua	- *VCE	(max)	@
BVCEO (min)@	- * VBE	(max) _{0.5¥}	$^{\textcircled{0}}$ Ic = 5MA. Ib = 1MA
BVEB (min) <u>15 V</u> @ Ie = 25 ua	*V BE	(max)	@
ICBO (max) <u>3 ua @ Vcb = 10V</u>			
hFE (min) $\underline{80}$ @ Ic = 5 me VCE = 0.	5 V .		
hFE (min)@			
* SATURA TION			
NOTE:			
Tf = lus MAX, To = 0.5us MAX			
environmental as per ED-67.		<u>TO 5</u> 220	
environmental as per ED-67.		<u>TO 5</u> .330 .100 MIN.(NC .009125 DETAILS OPTI	D±.040 +.313- ±.023 DTE 1) .203±.030 BASE SEAT ONAL
environmental as per ED-67.		<u>TO 5</u> .330 .100 MIN.(NO .009125 DETAILS OPTI 3 LEADS	0±.040 ±.023 0TE 1) .203±.030 BASE SEAT SEAT
<pre>environmental as per ED-67. </pre>		<u>TO 5</u> .330 .100 MIN.(NC .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2)	0±.040 •.313- ±.023 •.203±.030 BASE SEAT •.200±.010
<pre>environmental as per ED-67. </pre>		<u>TO 5</u> .330 .100 MIN.(NC .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2)	0±.040 •.313- ±.023 •.203±.030 BASE SEAT •.200±.010 90° 90°
 environmental as per ED-67. <u>NOTES FOR TO 5</u>: 1. Controlled for automatic handling. Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from base seat as Between .250 and 1.5 a max. of .021 d is held. 	specif. ia.	<u>TO 5</u> .330 .100 MIN.(NC .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2) .031±.002	0±.040 •.313+ ±.023 •.203±.030 BASE SEAT •.200±.010 90° 90°
 environmental as per ED-67. <u>NOTES FOR TO 5</u>: 1. Controlled for automatic handling. Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from base seat as Between .250 and 1.5 a max. of .021 d is held. 3. Measure from max. dia. of the actual 	specif. ia.	<u>TO 5</u> .330 .100 MIN.(NC .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2) .031±.002	0±.040 •.313+ ±.023 •.203±.030 BASE SEAT .200±.010 90° 90° •.200±.010 90° •.200±.010 90° •.209 MIN. (NOTE 3)
 environmental as per ED-67. <u>NOTES FOR TO 5</u>: 1. Controlled for automatic handling. Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from base seat as Between .250 and 1.5 a max. of .021 d is held. 3. Measure from max. dia. of the actual device. 	specif. ia.	TO 5 .330 .100 MIN.(NC .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2) .031±.002	0±.040 •.313+ ±.023 •.203±.030 BASE SEAT 0NAL •.200±.010 90° •.200±.010 90° •.200±.010 •.029 MIN. (NOTE 3)
 environmental as per ED-67. NOTES FOR TO 5: 1. Controlled for automatic handling. Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from base seat as Between .250 and 1.5 a max. of .021 d is held. 3. Measure from max. dia. of the actual device. 	specif. ia.	TO 5 .330 .100 MIN.(NO .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2) .031±.002	D±.040 +.313- ±.023 .203±.030 BASE SEAT SEAT .200±.010 90° 90° .200±.010 90° .200±.010 90° .029 MIN. (NOTE 3) ONICE
 environmental as per ED-67. <u>NOTES FOR TO 5</u>: 1. Controlled for automatic handling. Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from base seat as Between .250 and 1.5 a max. of .021 d is held. 3. Measure from max. dia. of the actual device. 	specif. ia.	TO 5 .330 .100 MIN.(NC .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2) .031±.002	D±.040 +.313- ±.023 .203±.030 BASE SEAT .200±.010 90° 90° .200±.010 90° .200±.010 90° .200±.010 90° .203±.030 BASE SEAT .203±.030 .203±.030 BASE SEAT .203±.030 .203±.030 .203±.030 .203±.030 .203±.030 .203±.030 .203±.030 .203±.030 .203±.030 .203±.030 .203±.030 .203±.010 .203±.010 .203±.010 .203±.010 .203±.010 .200±.010 .029 MIN. (NOTE 3) .005
 environmental as per ED-67. <u>NOTES FOR TO 5</u>: 1. Controlled for automatic handling. Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from base seat as Between .250 and 1.5 a max. of .021 d is held. 3. Measure from max. dia. of the actual device. 	specif. ia. DIC	TO 5 .330 .100 MIN.(NO .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2) .031±.002 .031±.002 ALBERTSON NE	D±.040 +.313+ ±.023 .203±.030 BASE SEAT SEAT .200±.010 90° 90° 90° 90° .200±.010 90° 90° .029 MIN. (NOTE 3) ONAL V YORK
<pre>environmental as per ED-67. NOTES FOR TO 5: 1. Controlled for automatic handling. Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from base seat as Between .250 and 1.5 a max. of .021 d is held. 3. Measure from max. dia. of the actual device. THEE THEE</pre>	specif. ia. DIC	TO 5 .330 .100 MIN.(NO .009125 DETAILS OPTI 3 LEADS .017±.002 (NOTE 2) .031±.002 ALBERTSON NE	о±.040 •.313- ±.023 •.203±.030 ВАSE SEAT •.200±.010 90° •.200±.010 90° •.029 MIN. (NOTE 3) •.029 MIN. •.007E 3)

I. TRANSISTOR	CLASS	MATERIAL	POLARI TY
	POWER	Ge	PNP
II. PARAMETERS (at	25 degrees C unless	otherwise not	ed)
POWER DISSIPATION 80	WATTS DERA	TING FACTOR 1	•25 W/C
IC (max) 5 AMP.			
B _{VC} B0(min) <u>60 V @ Ic</u>	= 20 MA MAX *VCE	(max) <u>0.3 V</u> @	Ic = 3AMPS Ib = 300MA
BVCES (min) <u>45 V @ Ic</u>	= .5A *VCE	(max)@.	
BVCEO (min)30 V @ Ic	= .5A MAX, Ib = 0 *VBE	(max) <u>0.5 V</u> @	Ic = 3AMPS Ib = 300MA
BVEB0(min) <u>12 V</u> @Ie =	O.5 MA MAX *VBE	(max)@_	
ICBO (max) <u>20 MA @ tb</u>	$= +90^{\circ}C$, Vcb = 22 V		
hFE (min)_75@_Ic_	= 3.0 AMPS $Vc = 2V$		
hFE (min)@			
* SATURATION Switching	time: Test Spec. See	Note Below	
NOTE:			

		m o 0	
		10 3	875 MAX
Environmental as p	er ED-67	.135 MAX.	.350±.100
NOTE FOR TO 3:		+	.312
1. These dimensions shoul	d be measured at points	BASE SEAT	L' .187±.010 - 665±.010
.050 to .005 below sea is not used, measureme	ting plane. When gage nt will be made at		NOTE 1 .188 R.MAX.
base seat.		430±.010	BOTH ENDS
SWITCHING TIME:			2 MTG, HOLE
TEST SPEC: SEE (1) Motorola powe	r Transistor Handbook,	.215010	525 R. MAX.
1960 Edition, Page 18		GITRO	NICS ~
(2) Clevite Trans Bulletin TB 2	istor 31-2	ALBERTSON NEW Y	ORK
March 1, 1962			
		TRANSISTOR	
A	1262 USED ON:		RAWING NO.
REV E.C.O. CHKD APP D. NO	DAY YR DIGITRONICS PA	RT NUMBERS	TQ-PA1545

I. TRANSISTOR C	CLASS SWITCH	MATERIAL Ge	POLAR ITY PNP
II. PARAMETERS (at 25 de	egrees C unless	otherwise n	oted)
POWER DISSIPATION 150 MW	DERAI	TING FACTOR	2 MW/ ^o C
IC (max) _400 MA			
BVCB0(min) 20 V @ Ic = 25	ua <u>MAX</u> *VCE	(max) <u>.2 V</u>	@ <u>Ic = 400 MA, Ib = 20MA</u>
BVCES (min)@	*VCE	(max)	@
BVCEO (min) <u>10 V</u> @ <u>Ic = 600</u>) ua MAX *VBE	(max) .95 V	@ <u>Ic = 400 MA, Ib=20MA</u>
BVEBO(min) 20 V @ Ie = 25	ua MAX *VBE	(max) .45 V	@ <u>Ib = 1 MA</u>
ICBO (max) 2 ua @ VCB = 5	٧		
hFE (min) 20 @ Ic = 400	MA VCE = .25 V		
hFE (min) 65 @ Ib = 1 M	VCE = .25 V		
* SATURATION			
NOTE: <u>Time Response as per ED-</u>	-69 with		
Tf =0.7us MAX, To =0.4us	3 MAX		- *
 <u>environmental as per ED-</u> <u>NOTES FOR TO 5</u>: 1. Controlled for automatic had Dia. not to exceed .010. 2. Lead dia. variation between .050 and .250 from bad Between .250 and 1.5 a max. is held. 3. Measure from max. dia. of the second seco	andling. andling. ase seat as specif of .021 dia. the actual	TO 5 .330 .100 MIN.(NOT .009125 DETAILS OPTIC 3 LEADS .017±.002 (NOTE 2) .031±.003	
device.	DI	FITRO	ONICS
		ALBERTSON, NEW	YORK
	TRANSIST	DR	
A 9/13/62	USED ON:		DRAWING NO.
MEV E.C.O. CHKD. APP'D. NO. DAY YR.	DIGITRONICS PAR	T NUMBERS	TQ-SA317A

I.	TRANSISTOR 2N 357A	CLASS Switch		MATERIAL Ge	PC	DLAR ITY NPN	
II.	PARAMETERS	(at 25 degrees C u	unless	otherwise	noted)		
POW	ER DISSIPATIO	ON 150 MW	DERA	TING FACTOF	2 MW/OC		
IC	(max) _ 400 MA						
BVC	B0(min) <u>30</u> V	@ <u>Ic = 25 uA</u>	_ *VCE	(max)_0.5	@ Ic = 200	MA $IB = 10$	MA
BVC	ES (min)25V	@ <u>Ic = 100 ua</u>	*VCE	(max)	@		
BVC	EO (min)	@	- *VBE	(max)_0.5V	_@_ Ic = 200	MA IB = 10	MA
BVE	B0(min)_6V	@ <u>IE = 10 ua</u>	- *VBE	(max)	<u>@</u>		
ICB	0 (max) 25ua	@ VCB = 30 V	-				
hFE	(min) 25	@ Ic = 200 MA Vc =	0.25 V				
hFE	(min)	@	-				
* S	ATURA TION						
NOT	E: <u>Time Respons</u>	se as per ED-69 with					
	Tf =0.7us MA	X, To =0.4us MAX					
	environmenta	l as per ED-67.					
				I 111 5			
		- 14 - 15		.33	0±.040		
				.33	0±.040 +.313 ±.023		
		,		.100 MIN.(N	0±.040 +.313 ±.023 OTE 1)	.203±.030	NSE 1
×		* 		.100 MIN.(N .009125 DETAILS OPT	0±.040 +.313 ±.023 OTE 1) t IONAL	1.5 MIN.	LSE EAT
NO	TES FOR TO 5:	* 		.100 MIN.(N .009125 DETAILS OPT 3 LEADS	0±.040 +.313 ±.023 OTE 1) IONAL	1.5 MIN.	LSE EAT
<u>NO7</u> 1.	TES FOR TO 5: Controlled for	automatic handling.		.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2)	0±.040 +.313 ±.023 OTE 1) 1 IONAL	.203±.030 J.5 MIN. SI .200±.010	ASE EAT
<u>NO7</u> 1. 2.	TES FOR TO 5: Controlled for Dia not to exe Lead dia. vari	automatic handling. ceed .010. ation between		.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2)	0±.040 +.313 ±.023 OTE 1) 1 IONAL 2 900 B	.203±.030 1.5 MIN. SI .200±.010 90°	ISE EAT
<u>NO</u> 1. 2.	TES FOR TO 5: Controlled for Dia not to exc Lead dia. vari .050 and Between .250 au	automatic handling. ceed .010. ation between .250 from base seat as nd 1.5 a max. of .021 d	s specif ia.	.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2) .031±.00	0±.040 +.313 ±.023 OTE 1) IONAL	.203±.030 .203±.030 .200±.010 .200±.010	NSE EAT
<u>NO?</u> 1. 2.	TES FOR TO 5: Controlled for Dia not to exc Lead dia. vari .050 and Between .250 au is held.	automatic handling. ceed .010. ation between .250 from base seat as nd 1.5 a max. of .021 d	s specif ia.	.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2) .031±.00	0±.040 +.313 ±.023 OTE 1) 1 IONAL 2 90° B 3 45° I	.203±.030 .203±.030 .200±.010 .200±.010 .200±.010 .200±.010 .200±.010 .200±.010	ASE EAT
<u>NO7</u> 1. 2. 3.	TES FOR TO 5: Controlled for Dia not to exc Lead dia. vari .050 and Between .250 and is held. Measure from ma device.	automatic handling. ceed .010. ation between .250 from base seat as nd 1.5 a max. of .021 d ax. dia. of the actual	s specif ia.	.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2) .031±.00	0±.040 +.313 ±.023 OTE 1) 1 1 10NAL	.203±.030 .203±.030 .200±.010 .200±.010 .029 MIN. (NOTE 3)	ASE
<u>NO1</u> 1. 2. 3.	TES FOR TO 5: Controlled for Dia not to exa Lead dia. vari .050 and Between .250 and is held. Measure from ma device.	automatic handling. ceed .010. ation between .250 from base seat as nd 1.5 a max. of .021 d ax. dia. of the actual	s specif ia.	.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2) .031±.00 .031±.00	0±.040 +.313 ±.023 OTE 1) I IONAL 2 900 B 3 450 F B 03 450 F B C NIIC	.203±.030 .203±.030 .200±.010 .200±.010 .200±.010 .029 MIN. (NOTE 3)	
<u>NO7</u> 1. 2. 3.	TES FOR TO 5: Controlled for Dia not to exc Lead dia. vari .050 and Between .250 and is held. Measure from ma device.	automatic handling. ceed .010. ation between .250 from base seat as nd 1.5 a max. of .021 d ax. dia. of the actual	s specif ia.	.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2) .031±.00	0±.040 +.313 ±.023 OTE 1) IONAL 2 900 B 3 450 F F ONJEC	.203±.030 BA SI .200±.010 90° 	
<u>NO'</u> 1. 2. 3.	TES FOR TO 5: Controlled for Dia not to exc Lead dia. vari .050 and Between .250 and is held. Measure from mu device.	automatic handling. ceed .010. ation between .250 from base seat as nd 1.5 a max. of .021 d ax. dia. of the actual TITLE	s specif ia. DIC	.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2) .031±.00 .031±.00 .031±.00	0±.040 +.313 ±.023 OTE 1) 1 IONAL 2 900 B 03 450 F B 03 450 F C NJ I C NJ I C NJ I C NJ I C NJ I C C NJ I C C C C C C C C C C C C C	.203±.030 .203±.030 .200±.010 .200±.010 .029 MIN. (NOTE 3)	
NO? 1. 2. 3.	TES FOR TO 5: Controlled for Dia not to exc Lead dia. vari .050 and Between .250 and is held. Measure from midevice.	automatic handling. ceed .010. ation between .250 from base seat as nd 1.5 a max. of .021 d ax. dia. of the actual TITLE TITLE T	s specif ia. DIC	.100 MIN.(N .009125 DETAILS OPT 3 LEADS .017±.00 (NOTE 2) .031±.00 .031±.00	0±.040 +.313 ±.023 OTE 1) 1 IONAL 2 900 B 3 450 E W YORK	.203±.030 .203±.030 .200±.010 .200±.010 .029 MIN. (NOTE 3)	

I. TRANSISTOR CLASS GA 005 SWITCH	MATERIAL Ge	POLAR I TY NPN
II. PARAMETERS (at 25 degrees C unless	otherwise noted)	
POWER DISSIPATION <u>150 MW</u> <u>D</u> ERAT	TING FACTOR 2 MW/	р. <u>С</u>
IC (max) <u>50 MA</u>		
BVCB0 (min) 25V @ Ic = 25 ua *VCE	(max) <u>0.5V</u> @ <u>Ic =</u>	5Ma, Ib = 1MA
BVCES (min) 20 @ Ic = 25 ua *VCE	(max)@	
BVCEO (min)@ *VBE	(max) <u>0.5V</u> @ <u>Ic =</u>	5MA, Ib = 1MA
BVEBO (min) <u>15V</u> @ <u>Ie = 25 ua</u> *VBE	(max)@	
ICBO $(max)3$ us @ Vcb = oV		
hFE (min) $\frac{80}{@ Ic = 5MA}$, Vce = 0.5V		
hFE (min)@		
* SATURA TION		
NOTE: Time response as per ED-69		
Tf = 1. Ous MAX, To = 0.5us MAX		
environmentel as non FD (7	r	
CAVITOIMENCAL as per ED-0/-	<u>TO 5</u> .330±.040	212
		.023
	.100 MIN.(NOTE 1)	.203±.030
	.009125	SEAT
NOTES FOR TO 5:	3 LEADS	↓ U U
1. Controlled for automatic handling.	.017±.002 (NOTE 2)	.200±.010
Dia. not to exceed .010. 2. Lead dia. variation between	900	B 90°
.050 and .250 from base seat as specif. Between .250 and 1.5 a max. of .021 dia.	.031±.003 450	×12
is held.		.029 MIN.
3. Measure from max. dia. of the actual device.		(NOIE 3)
		ics 🄊
TITLE	******	
TRANSIST	DR	
A 9/25/2 USED ON		IG NO.
REV E.C.O. CHKD. APP D. NO. DAY YR. DIGITRONICS PA	RT NUMBERS	_SB0005

>

I. TRANSISTOR .CLASS 	MATERIAL Ge	POLAR ITY NPN
II. PARAMETERS (at 25 degrees C u	nless otherwise	noted)
POWER DISSIPATION 150 mw	DERATING FACTOR	2 mw/°c
IC (max) <u>100 MA</u>		
BVCB0(min)_35V @ Ic = 25ua	*VCE (max) <u>.2V</u>	@ Ic = 20ma, Ib =0.5ma
BVCES (min) <u>30V</u> @ Ic = 25ua	*VCE (max)	_@
BVCEO (min)@	*VBE (max) <u>.4</u> V	@ Ic = 20MA, Ib = 0.5 ma
BVEBO (min) <u>10V</u> @ <u>IE = 10 uA</u>	*VBE (max)	_@
ICBO (max) <u>10ua</u> @ <u>VCB = 12 V</u>		
hFE (min) 40 @ Ic = 20MA, Vc = 0.	5V	
hFE (min) 30 @ Ic = 100 MA $Vc = 0$.5▼	
* SATURA TION	,	
NOTE: Time Response as per ED-69 with		
Tf = 0.7us MAX, To = 0.4us MAX		
Environments) as per ED-67.		
	<u>TO 5</u> .330 .100 MIN.(NO .009125 DETAILS OPT	D±.040 ±.023 DTE 1) .203±.030 BASE SEAT IONAL 11 11.5 MIN.
NOTES FOR TO 5:	3 LEADS	
 Controlled for automatic handling. Dia. not to exceed .010. Lead dia. variation between 050 and .250 from base seat as Between .250 and 1.5 a max. of .021 di is held. 	.017±.00 (NOTE 2) specif a031±.00	200 .200 .010 90° 3 45°
3. Measure from max. dia. of the actual		.029 MIN. (NOTE 3)
device.	DIGITR	ONICS D
TITLE.	ALBERTSON, NE	W YORK
TR		
	INSISTOR	
A #10 9/20/62 USED ON	ANSISTOR	DRAWING NO.

APPENDIX C



3500 WITH HIGH SPEED BRAKE





3500 UNI-DIRECTIONAL-TOP VIEW



B3500 BI-DIRECTIONAL-TOP VIEW



B3500 BI-DIRECTIONAL-BOTTOM VIEW



