

UUU	UUU	VVV	VVV	111	RRRRRRRRRR	00000000	MMM	MMM		
UUU	UUU	VVV	VVV	111	RRRRRRRRRR	00000000	MMM	MMM		
UUU	UUU	VVV	VVV	111	RRRRRRRRRR	00000000	MMM	MMM		
UUU	UUU	VVV	VVV	111111	RRR	RRR	000	000	MMMMMM	MMMMMM
UUU	UUU	VVV	VVV	111111	RRR	RRR	000	000	MMMMMM	MMMMMM
UUU	UUU	VVV	VVV	111111	RRR	RRR	000	000	MMMMMM	MMMMMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUU	UUU	VVV	VVV	111	RRR	RRR	000	000	MMM	MMM
UUUUUUUUUUUUUU		VVV	VVV	11111111	RRR	RRR	00000000	MMM	MMM	
UUUUUUUUUUUUUU		VVV	VVV	11111111	RRR	RRR	00000000	MMM	MMM	
UUUUUUUUUUUUUU		VVV	VVV	11111111	RRR	RRR	00000000	MMM	MMM	

```

XX      XX      QQQQQQ  BBBB8888  000000  000000  TTTTTTTTTT
XX      XX      QQQQQQ  BBBB8888  000000  000000  TTTTTTTTTT
XX      XX      QQ      QQ  BB      BB  00      00  00      00  TTTT
XX      XX      QQ      QQ  BB      BB  00      00  00      00  TTTT
  XX    XX      QQ      QQ  BB      BB  00      00  00      00  TTTT
  XX    XX      QQ      QQ  BB      BB  00      00  00      00  TTTT
    XX  XX      QQ      QQ  BBBB8888  00      00  00      00  TTTT
    XX  XX      QQ      QQ  BBBB8888  00      00  00      00  TTTT
      XX XX      QQ  QQ  QQ  BB      BB  00      00  00      00  TTTT
      XX XX      QQ  QQ  QQ  BB      BB  00      00  00      00  TTTT
XX      XX      QQ      QQ  BB      BB  00      00  00      00  TTTT
XX      XX      QQ      QQ  BB      BB  00      00  00      00  TTTT
XX      XX      QQQQ  QQ  BBBB8888  000000  000000  TTTT
XX      XX      QQQQ  QQ  BBBB8888  000000  000000  TTTT

```

```

LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SSSSSS
LL      II      SSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LLLLLLLLLLLL IIIIII  SSSSSSSS
LLLLLLLLLLLL IIIIII  SSSSSSSS

```

1 0  
2 0  
3 0  
4 0  
5 0  
6 0  
7 0  
8 0  
9 0  
10 0  
11 0  
12 0  
13 0  
14 0  
15 0  
16 0  
17 0  
18 0  
19 0  
20 0  
21 0  
22 0  
23 0  
24 0  
25 0  
26 0  
27 0  
28 0  
29 0  
30 0  
31 0  
32 0  
33 0  
34 0  
35 0  
36 0  
37 0  
38 0  
39 0  
40 0  
41 0  
42 0  
43 0  
44 0  
45 0  
46 0  
47 0  
48 0  
49 0  
50 0  
51 0  
52 0  
53 0  
54 0  
55 0  
56 0

module xqboot;

```
{*****  
{*  
{* Copyright (c) 1984  
{* by DIGITAL Equipment Corporation, Maynard, Mass.  
{*  
{* This software is furnished under a license and may be used and copied  
{* only in accordance with the terms of such license and with the  
{* inclusion of the above copyright notice. This software or any other  
{* copies thereof may not be provided or otherwise made available to any  
{* other person. No title to and ownership of the software is hereby  
{* transferred.  
{*  
{* The information in this software is subject to change without notice  
{* and should not be construed as a commitment by DIGITAL Equipment  
{* Corporation.  
{*  
{* DIGITAL assumes no responsibility for the use or reliability of its  
{* software on equipment which is not supplied by DIGITAL.  
{*  
{*****
```

{++

{ FACILITY:

{ VAXELN and MicroVAX

{ ABSTRACT:

{ This module contains a VAX QNA (QBUS/Ethernet) Controller  
{ bootstrap driver.

{ AUTHOR:

{ Kris Barker 25-October-1983

{ VERSION:

{ V1.0-00

{ REVISED:

{ 23-May-1984 Kris K. Barker  
{ V1.0-01

- 1) Changed polling routines to check for error/use bits in status word rather than flag word to fix extern. loopback and down-line load failures.
- 2) Fixed zeroing of status word to fix 3rd LED shut-off problem.
- 3) Added net stop routine to shut QNA off after down-line loading.

{--}

```
57 0
58 0
59 0 include
60 0     $datalink;
61 0
62 0 const
63 0
64 0     { qna controller parameters }
65 0
66 0     qna_addr_size = 6;           {address size}
67 0     qna_type_size = 2;         {protocol type size}
68 0     qna_header_size = (2 * qna_addr_size) + qna_type_size;
69 0     qna_crc_size = 4;          {CRC size}
70 0
71 0     xmt_list_length = 1;        {number of transmit ring descriptors}
72 0     rec_list_length = 4;        {number of receive ring descriptors}
73 0     setup_packet_size = %o200;
74 0
75 0     xq_devtype = 1;
76 0
77 0
78 0     { Values for use bits in descriptor flag word }
79 0
80 0     _last_noerr = 0;            {last segment of message with no errors}
81 0     _last_werr = 1;            {last segment of message with errors}
82 0     _not_using = 2;           {qna is not yet using this descriptor}
83 0     _using = 3;               {qna using or used and not last segment}
84 0
85 0     { LED values (occur in bit positions 2-4) }
86 0
87 0     mode_base = 0;             {no multicasting, no promiscuous mode, timer=0}
88 0     led_nop = 0;              {no effect}
89 0     led1_out = 1*4;           {LED 1 off to indicate self test running}
90 0     led2_out = 2*4;           {LED 2 off to indicate internal loopback passed}
91 0     led3_out = 3*4;           {LED 3 off to indicate external loopback passed}
92 0
93 0     load_protocol_type = %x160; {DECnet MOP load protocol type}
94 0
95 0     max_wait_count = 150000;  {max loop count for receive/transmit wait}
96 0     delay_count = 500;        {delay count for resetting interface}
97 0
98 0     xq_base_physical = %o014440;
99 0     qbus_base_physical = %x20000000;
100 0
```

```

101 0
102 00
103 00
104 00
105 00
106 00
107 00
108 00
109 00
110 00
111 00
112 00
113 00
114 00
115 00
116 00
117 00
118 00
119 00
120 00
121 00
122 00
123 00
124 00
125 00
126 00
127 00
128 00
129 00
130 00
131 00
132 00
133 00
134 00
135 00
136 00
137 00
138 00
139 00
140 00
141 00
142 00
143 00
144 00
145 00
146 00
147 00
148 00
149 00
150 00
151 00
152 00
153 00
154 00
155 00
156 00
157 0

```

type

```

byte = 0..255;
word = 0..65535;
signed = -32768..32767;
nibble = 0..%xF;

datalink_message = datalink_data_message;

bit_array = [word] packed record
  case boolean of
    true  : ( bits : packed array [0..15] of boolean );
    false : ( hex  : packed array [0..3] of nibble );
  end;

data_format(n:integer) = packed record
  length : word;
  data   : string(n)
end; { record }

{ A physical address }
phy_address_high = 0..63;
phy_address = [long] packed record
  case integer of
    0 : ( ptr : ^anytype );
    1 : ( full : integer );
    2 : ( low  : word;
         high : phy_address_high );
    3 : ( fl  : word;
         fh  : word );
  end; { record }

{ QNA csr register }
csr_register = [word] packed record
  rx_ena      : boolean; {receiver enable}
  rset       : boolean; {reset}
  nxm_int    : boolean; {non-existent memory interrupt}
  boot_diag  : boolean; {boot diagnostic rom}
  tx_invalid : boolean; {transmit list invalid}
  rx_invalid : boolean; {receive list invalid}
  infe      : boolean; {interrupt enable}
  txi       : boolean; {transmit interrupt request}
  iloop     : boolean; {internal loopback - set is disabled}
  eloop     : boolean; {external loopback}
  stimer_ena : boolean; {sanity timer enable}
  transceiver : [pos(12)] boolean; {power is being supplied}
  carrier    : boolean; {sample of carrier sense signal}
  rxi       : [pos(15)] boolean; {receive interrupt request}
end; { record }

{ QNA register layout }
word_reg = [word] packed record

```

```

158 0      qbus_word : word;
159 00     end;
160 000
161 0000   qna_registers = packed record
162 0000   case boolean of
163 0000     true : ( station_address : array [1..6] of word_reg );
164 0000     false : ( rx_desc_list_low : [pos(32),word] word;
165 0000                  rx_desc_list_high : [word] word;
166 0000                  tx_desc_list_low : [word] word;
167 0000                  tx_desc_list_high : [word] word;
168 0000                  vector_address : [word] word;
169 0000                  csr : csr_register );
170 0000   end; { record }
171 0000
172 0000   register_ptr = ^qna_registers;
173 0000
174 0000   { Setup descriptor format }
175 0000
176 0000   one_line = packed record
177 0000     addr_byte : [pos(8)] packed array [1..7] of byte;
178 0000   end;
179 0000
180 0000   setup_half = [aligned(2)] packed record
181 0000     addresses : packed array [1..6] of one_line;
182 0000     zeros : packed array [1..2] of one_line;
183 0000   end;
184 0000
185 0000   setup_descriptor = packed array [1..2] of setup_half;
186 0000
187 0000   { Descriptor format }
188 0000
189 0000   descriptor = packed record
190 0000     use_status : [pos(14)] last_noerr...using; {flag word}
191 0000     bufadr_high : phy_address_high; {high order address}
192 0000     hbo_beg : boolean;
193 0000     lbo_term : boolean;
194 0000
195 0000     setup : [pos(16+12)] boolean;
196 0000     end_of_mess : boolean; {buffer is last in message}
197 0000     chain_addr : boolean; {address is chain address}
198 0000     valid : boolean; {valid bit}
199 0000
200 0000     bufadr_low : word; {low order buffer address}
201 0000     buffer_size : signed; {length of the message}
202 0000     status : status_words; {two status words}
203 0000   end; { record }
204 0000
205 0000   transmit_list_array = array [0..xmt_list_length] of descriptor;
206 0000   receive_list_array = array [0..rec_list_length] of descriptor;
207 0000
208 0000   status_words = [long] packed record
209 0000     case integer of
210 0000       0 : ( whole_thing : integer );
211 0000
212 0000       1 : { status for transmit descriptors }
213 0000
214 0000

```

4  
4  
4



269 0  
270 00  
271 00  
272 00  
273 00  
274 00  
275 00  
276 00  
277 0

var

qna\_ptr : qna\_structure\_pointer;  
qna\_reg : register\_ptr; (qna registers pointer)  
receive\_index : integer;

5

5

5

5

5

5

5

5



```

278 0
279 0
280 0      function net_init ( var devtype      : integer;
281 1      xptr                : ^anytype ) : boolean;
282 1      {++
283 1      {
284 1      { This procedure is called to initialize the QNA controller
285 1      {
286 1      { Inputs:
287 1      {
288 1      {     xptr = pointer to some usable memory
289 1      {
290 1      { Outputs:
291 1      {
292 1      {     devtype = qna device type
293 1      {
294 1      {     controller initialized
295 1      {
296 1      {--}
297 1      type
298 1      station_addr = [word] packed record
299 1      case boolean of
300 1      true   : ( full : word_reg );
301 1      false  : ( address_byte : [byte] byte );
302 1      end; ( record )
303 1
304 1      var
305 1      pa_byte : station_addr;
306 1      i       : integer;
307 1      xmt_index : integer;
308 1      rec_index : integer;
309 1      six_bytes : integer;
310 1      status   : boolean;
311 1
312 1      begin
313 1
314 1      0006
315 1      0006 NET_INIT:
316 1      0006 .entry NET_INIT,^m<dv,iv,r2,r3,r4,r5,r6,r7,r8>
317 1      5E 04 C2 0008 .subl2 #4,sp
318 1      57 00000000 EF 9E 000B .movab $DATA,r7
319 1
320 1      { Save the location of the available memory }
321 1      qna_ptr := xptr;
322 1      08 A7 08 AC D0 0012 .movl 08(ap),08(r7)
323 1      qna_ptr^ := zero;
324 1      08 B7 1ED8 8F 00 6E 00 2C 0017 .movc5 #0,(sp),#0,#1ED8,@08(r7)
325 1
326 1      { Initialize the register and vector addresses }

```

```

323 1      qna_reg := integer := xq_base_physical + qbus_base_physical;
          04 A7 20001920 8F D0      0020      movl    #20001920,04(r7)

324 1
325 1      ( Initialize the controller: toggle the reset bit and boot
326: 1      diagnostic bit to reset the controller and turn on the LEDs )
327 1
328 1      write_register ( qna_reg^,csr, rset := true );
          52 04 A7 D0      0028      movl    04(r7),r2
          0E A2 02 B0      002C      movw    #2,0E(r2)

329 1      write_register ( qna_reg^,csr, rset := false );
          52 04 A7 D0      0030      movl    04(r7),r2
          0E A2 00 B0      0034      movw    #0,0E(r2)

330 1      delay;
          065D CF 00 Fb      0038      calls   #0,DELAY

331 1      write_register ( qna_reg^,csr, boot_diag := true );
          52 04 A7 D0      003D      movl    04(r7),r2
          0E A2 08 B0      0041      movw    #8,0E(r2)

332 1      delay;
          0650 CF 00 FB      0045      calls   #0,DELAY

333 1      write_register ( qna_reg^,csr, boot_diag := false );
          52 04 A7 D0      004A      movl    04(r7),r2
          0E A2 00 B0      004E      movw    #0,0E(r2)

334 1      receive_index := 0;
          67 D4      0052      clr    (r7)

335 1
336 1      ( Get the descriptor lists, buffers, and setup packet addresses )
337 1
338 1      with qna_ptr^ do
          56 08 A7 D0      0054      movl    08(r7),r6

339 1      begin
          18 A6 66 DE      0058

340 2      xmt_list_address.ptr := address ( transmit_list );
          18 A6 66 DE      0058      moval   (r6),18(r6)

341 2      rec_list_address.ptr := address ( receive_list );
          58 A6 1C A6 DE      005C      moval   1C(r6),58(r6)

```

5

5  
5

5  
5

5



```

                                009E
362 4      use_status      := _not_using;
                                009E
                                62 02 0E 02 F0 009E      insv    #2,#E,#2,(r2)
363 4      chain_addr     := false;
                                00A3
364 4      valid          := false;
                                00A3
                                03 A2 C0 8F 8A 00A3      bicb2   #C0,03(r2)
365 4      end;
                                00A8
                                EA 53 01 F3 00A8      aobleq  #1,r3,vcg.2

366 2      { And the receive descriptor list }
367 2
368 2
369 2
370 2      for rec_index := 0 to rec_list_length-1 do
                                00AC
                                54 D4 00AC      clr    r4
                                00AE      vcg.3:
371 2      begin
                                00AE
372 3      rec_buffer_address[rec_index].ptr :=
                                00AE
                                52 54 00005F8 8F C5 00AE      mull3   #5F8,r4,r2
                                1E44 C644 0664 C642 9E 00B6      movab   0664(r6)[r2],1E44(r6)[r4]
373 3      address ( receive_buffer[rec_index] );
374 3      with receive_list[rec_index] do
                                00BF
                                52 54 0C C5 00BF      mull3   #C,r4,r2
                                53 1C A642 9E 00C3      movab   1C(r6)[r2],r3
375 3      begin
                                00C8
376 4      use_status      := _not_using;
                                00C8
                                63 02 0E 02 F0 00C8      insv    #2,#E,#2,(r3)
377 4      bufadr_high := rec_buffer_address[rec_index].high;
                                00CD
                                52 54 02 78 00CD      ashl   #2,r4,r2
                                52 1E46 C642 06 00 EF 00D1      extzv  #0,#6,1E46(r6)[r2],r2
                                02 A3 06 00 52 F0 00D9      insv   r2,#0,#6,02(r3)
378 4      bufadr_low  := rec_buffer_address[rec_index].low;
                                00DF
                                04 A3 1E44 C642 B0 00E3      addl3  r4,r4,r2
                                00E3      movw  1E44(r6)[r2],04(r3)

```

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

6

```

379 4          buffer_size := -((size(datalink_message)+1) div 2);
          06 A3 FD04 8F B0 00EA 00EA          movw    #-2FC,06(r3)
380 4          chain_addr := false;
          03 A3 40 8F 8A 00F0 00F0          bicb2   #40,03(r3)
381 4          valid      := true;
          03 A3 80 8F 88 00F5 00F5          bisb2   #80,03(r3)
382 4          status     := zero;
          08 A3 D4 00FA 00FA          clrl   08(r3)
383 4          end;
          00FD
384 3          end;
          AD 54 03 F3 00FD 00FD          aobleq  #3,r4,vcg.3

385 2          ( Last entry is to chain )
386 2
387 2          with receive_list[rec_list_length] do
388 2              010T
389 2          begin
          0101
390 3          chain_addr := true;
          4F A6 40 8F 88 0101 0101          bisb2   #40,4F(r6)
391 3          use_status := _not_using;
          4D A6 02 06 02 F0 0106 0106          insv    #2,#6,#2,4F(r6)
392 3          valid      := true;
          4F A6 80 8F 88 010C 010C          bisb2   #80,4F(r6)
393 3          bufadr_high := rec_list_address.high;
          52 5A A6 06 00 EF 0111 0111          extzv   #0,#6,5A(r6),r2
          4E A6 06 00 52 F0 0117 0117          insv    r2,#0,#6,4E(r6)
394 3          bufadr_low  := rec_list_address.low;
          50 A6 58 A6 B0 011D 011D          movw    58(r6),50(r6)
395 3          end;
          0122
396 2

```

```

397 2      { Pass the descriptor address to the controller }
398 2      write_register ( qna_ptr^.rx_desc_list_low, rec_list_address.low );
           0122
           52 04 A7 D0 0122      movl    04(r7),r2
           04 A2 58 A6 B0 0126      movw   58(r6),04(r2)

399 2      write_register ( qna_ptr^.rx_desc_list_high, rec_list_address.high );
           0128
           53 5A A6 06 00 EF 0128      extzv  #0,#6,5A(r6),r3
           52 04 A7 D0 0131      movl   04(r7),r2
           06 A2 53 B0 0135      movw   r3,06(r2)

400 2
401 2
402 2      { Set the load server address to the load server multicast address }
403 2
404 2      load_server_address := '(171,00,00,01,00,00);
           0139
           62 A6 FEC2 CF 06 28 0139      movc3  #6,$CODE,62(r6)

405 2
406 2      end; { with qna_ptr^ }
           0140

407 1
408 1      { Start the good citizen tests }
409 1
410 1      net_init := false;
           0140
           58 94 0140      clrb   r8

411 1
412 1      { LED #1 out indicates start of test }
413 1
414 1      status := set_mode ( led1_out );
           0142
           04 DD 04 DD 0142      pushl  #4
           04DD CF 01 FB 0144      calls  #1,SET_MODE

415 1
416 1      { Set up the transmit buffer for the tests }
417 1
418 1      with qna_ptr^.transmit_buffer do
           0149
           52 08 A7 D0 0149      movl   08(r7),r2
           56 52 D0 014D      movl   r2,r6

419 1      begin
           0150

420 2      dest_address := qna_ptr^.hardware_address;
           0150
           68 A6 5C A2 06 28 0150      movc3  #6,5C(r2),68(r6)

421 2      source_address := zero;
           0156
           6E A6 06 00 6E 00 2C 0156      movc5  #0,(sp),#0,#6,6E(r6)

```

```

422 2      protocol_type := %x6000;
          015D
          74 A6 6000 8F B0 015D      movw    #6000,74(r6)

423 2      for i := 1 to datalink_max_packet_size do
          0163
          53 01 D0 0163      movl    #1,r3
          0166      vcg.4:

424 2      data[i] := i mod 512;
          0166
          52 53 09 00 EF 0166      extzv  #0,#9,r3,r2
          75 A643 52 90 0168      movb   r2,75(r6)[r3]
EE 53 000005EA 8F F3 0170      aobleq #5EA,r3,vcg.4

425 2      end;
          0178

426 1      { Run the internal loopback test }
427 1
428 1
429 1      status := loopback_test ( true );
          0178
          01 DD 0178      pushl  #1
          01C6 CF 01 FB 017A      calls  #1,LOOPBACK_TEST

430 1
431 1      { If ok, then turn out the 2nd LED and run the external test }
432 1
433 1      if status then
          017F
          29 50 E9 017F      blbc   r0,vcg.5

434 1      begin
          0182

435 2      status := set_mode ( led2_out );
          0182
          08 DD 0182      pushl  #8
          049D CF 01 FB 0184      calls  #1,SET_MODE
          52 50 90 0189      movb   r0,r2

436 2      status := loopback_test ( false );
          018C
          00 DD 018C      pushl  #0
          01B2 CF 01 FB 018E      calls  #1,LOOPBACK_TEST
          52 50 90 0193      movb   r0,r2

437 2
438 2      { If ok, turn out LED #3 and set the return status to true }
439 2
440 2      if status then
          0196
          12 52 E9 0196      blbc   r2,vcg.5

441 2      begin

```

0199

```
442 3      status := set_mode ( led3_out );
          0C DD 0199      pushl #C
0486 CF 01 FB 0199      calls #1,SET_MODE
          01A0
443 3      reset_for_normal_operations;
          1D AF 00 FB 01A0      calls #0,RESET_FOR_NORMAL_OPERATIONS
          01A4
444 3      devtype := xq_devtype;
          04 BC 01 D0 01A4      movl #1,@04(ap)
          01A8
445 3      net_init := true;
          58 01 90 01A8      movb #1,r8
          01AB
446 3      end
          01AB vcg.5:
          01AB
447 2      end;
448 2
449 1
450 1      end;
          50 58 90 01AB      movb r8,r0
          04 01AE      ret
          01AF
451 0
```



```
452 0
453 0
454 0 procedure net_stop;
455 1 {++
456 1 {
457 1 { This procedure is called following the down-line load to turn off the
458 1 { QNA
459 1 {
460 1 {--}
461 1
462 1 begin
                                01AF
                                01AF NET_STOP:
                                01AF .entry NET_STOP,^m<dv,iv,r2>
5C 00000000 EF 9E 01B1          movab $DATA,ap
463 1
464 1 { Simply set the reset bit }
465 1
466 1 write_register ( qna_reg^csr, rset := true );
                                01B8
52 04 AC D0 01B8          movl 04(ap),r2
0E A2 02 B0 01BC          movw #2,0E(r2)
467 1
468 1 end;
                                04 01C0
                                01C0          ret
                                01C1
469 0
```

```

470 0
471 0
472 0
473 1
474 1
475 1
476 1
477 1
478 1
479 1
480 1
    procedure reset_for_normal_operations;
    {++
    {
    { This procedure resets the device either following the initialization tests
    { or after a receive or transmit timeout.
    {
    {--}
    begin
        01C1
        01C1 RESET_FOR_NORMAL_OPERATIONS:
        01C1 .entry RESET_FOR_NORMAL_OPERATIONS,^m<dv,iv,r2>
        52 00000000 EF 9E 01C3 movab $DATA,r2

481 1
482 1    { Reset the device }
483 1
484 1    write_register ( qna_reg^.csr, rset := true );
        01CA
        5C 04 A2 D0 01CA movl 04(r2),ap
        0E AC 02 B0 01CE movw #2,0E(ap)

485 1    delay:
        01D7
        04C3 CF 00 FB 01D2 calls #0,DELAY

486 1    write_register ( qna_reg^.csr, rset := false );
        01D7
        5C 04 A2 D0 01D7 movl 04(r2),ap
        0E AC 00 B0 01DB movw #0,0E(ap)

487 1    delay:
        01DF
        04B6 CF 00 FB 01DF calls #0,DELAY

488 1    write_register ( qna_reg^.csr, rx_ena := true,
        01E4
        5C 04 A2 D0 01E4 movl 04(r2),ap
        0E AC 0101 BF B0 01E8 movw #101,0E(ap)

489 1
490 1        iloop := true,
491 1        eloop := false );
492 1    { Pass the descriptor address to the controller }
493 1
494 1    receive_index := 0;
        01EE
        62 D4 01EE ctrl (r2)

495 1    write_register (qna_reg^.rx_desc_list_low,qna_ptr^.rec_list_address.low);
        01F0
        50 08 A2 D0 01F0 movl 08(r2),r0
        5C 04 A2 D0 01F4 movl 04(r2),ap
        04 AC 58 A0 B0 01F8 movw 58(r0),04(ap)

496 1    write_register (qna_reg^.rx_desc_list_high,qna_ptr^.rec_list_address.high);

```

XQBOOT  
ELN X2.0-08

					01FD		
					01FD	movl	08(r2),ap
	50	5A	5C	08	A2	D0	
			AC	06	00	EF	0201
			5C	04	A2	D0	0207
			06	AC	50	B0	020B
497	1						
498	1	end;					
				04	020F	ret	
					020F		
					0210		
499	0						

500 0  
501 0  
502 0  
503 1  
504 1  
505 1  
506 1  
507 1  
508 1  
509 1  
510 1  
511 1  
512 1  
513 1  
514 1  
515 1  
516 1  
517 1  
518 1  
519 1  
520 1

```
procedure load_transmit_descriptor ( msize : integer;
                                     buffer_address : phy_address;
                                     setup_packet   : boolean );
```

```
{++
{ This function will load the transmit descriptor
{ Inputs:
{     msize specifies the size of the message
{     buffer_address is the physical address of the buffer
{     setup_packet is true if the buffer is a setup packet
{ Outputs:
{     Transmit descriptor initialized
{--}
begin
```

```
                                0210
                                0210 LOAD_TRANSMIT_DESCRIPTOR:
                                0210 .entry LOAD_TRANSMIT_DESCRIPTOR,^m<dv,iv,r2,r3,r4>
                                0212 subl2 #C,sp
52 00000000 5E 0C C2 0215 movab $DATA,r2
                                021C movab @04(ap),r4
                                0220 movl @08(ap),-04(fp)
```

521 1  
522 1  
523 1  
524 2  
525 2  
526 2  
527 2  
528 2

```
with qna_ptr^, qna_ptr^.transmit_list[0] do
    53 08 A2 D0 0225 movl 08(r2),r3
begin
    0229
use_status := not_using;
hbo_beg := false;
    63 02 0E 02 F0 0229 insv #2,#E,#2,(r3)
    02 A3 40 8F 8A 022E bicb2 #40,02(r3)
lbo_term := odd(msize);
    6E 54 01 00 EF 0233 extzv #0,#1,r4,(sp)
    63 01 17 6E F0 0238 insv (sp),#17,#1,(r3)
buffer_size := -((msize+1) div 2);
    54 D6 023D incl r4
    54 02 C6 023F divl2 #2,r4
    54 54 CE 0242 mnegl r4,r4
    06 A3 54 F7 0245 cvtlw r4,06(r3)
bufadr_high := buffer_address.high;
```

```
04 AE FE AD 06 00 EF 0249
02 A3 06 00 04 AE F0 0249      extzv #0,#6,-02(fp),04(sp)
                                0250      insv  04(sp),#0,#6,02(r3)
529 2      bufadr_low := buffer_address.low;
                                0257
04 A3 FC AD B0 0257      movw  -04(fp),04(r3)
530 2      end_of_mess := true;
                                025C
531 2      valid      := true;
                                025C
03 A3 A0 8F 88 025C      bisb2 #A0,03(r3)
532 2      setup      := setup_packet;
                                0261
63 01 1C 0C AC F0 0261      insv  0C(ap),#1C,#1,(r3)
533 2      end;
                                0267
534 1
535 1      end;
                                0267
                                04 0267      ret
                                0268
536 0
537 0
```





```

577 0
578 0
579 0      function internal_loop : boolean;
580 1      {++
581 1      {
582 1      { This function handles the special case of internal loopback
583 1      {
584 1      {--}
585 1
586 1      var
587 1          time_count : integer;
588 1          csr       : csr_register;
589 1
590 1      begin
                    02BC
                    02BC      INTERNAL_LOOP:
                    C00C      :entry  INTERNAL_LOOP,^m<dv,iv,r2,r3>
                    5E 04 C2 02BE      subl2  #4,sp
591 1          52 00000000 EF 9E 02C1      movab  $DATA,r2
592 1      { Write the descriptor address }
593 1
594 1      write_register (qna_reg^.tx_desc_list_low,
                    02C8
                    50 08 A2 D0 02C8      movl  08(r2),r0
                    5C 04 A2 D0 02CC      movl  04(r2),ap
                    08 AC 18 A0 B0 02D0      movw  18(r0),08(ap)
595 1          qna_ptr^.xmt_list_address.low);
596 1      write_register (qna_reg^.tx_desc_list_high,
                    02D5
                    53 1A AC 06 00 EF 02D9      movl  08(r2),ap
                    5C 04 A2 D0 02DF      extzv #0,#6,1A(ap),r3
                    0A AC 53 B0 02E3      movl  04(r2),ap
                    movw  r3,0A(ap)
597 1          qna_ptr^.xmt_list_address.high);
598 1      { Wait for the transmit interrupt bit }
599 1
600 1      time_count := 0;
601 1          53 D4 02E7      clrl  r3
602 1      repeat
                    02E9
                    02E9      vcg.9:
603 2          csr:= read_register ( qna_reg^.csr );
                    02E9
                    5C 04 A2 D0 02E9      movl  04(r2),ap
                    50 0E AC B0 02ED      movw  0E(ap),r0
                    FE AD 50 B0 02F1      movw  r0,-02(fp)
604 2          time_count := time_count+1;

```

8

8

8

8

8

8

8

8

8

8

8

8

8

8



```

        53 D6 02F5      incl    r3
605 2      nop;
        03B0 CF 00 FB 02F7      calls  #0,NOP
606 2      until (csr.txi) or (time_count > max_wait_count);
        09 FE AD 07 E0 02FC      bbs    #7,-02(fp),vcg.10
000: 7F0 8F 53 D1 02FC      cmpl  r3,#249F0
        DF 15 0301      bleq  vcg.9
        0308
        030A vcg.10:
607 1      { Clear the transmit bit and enable the receiver }
608 1
609 1
610 1      write_register ( qna_reg^.csr, txi := true,
        5C 04 A2 D0 030A      movl  04(r2),ap
        OE AC 0081 8F B0 030E      movw  #81,0E(ap)
611 1
612 1      iloop := false,
613 1      rx_ena := true );
614 1      { Now wait for the receive to complete }
615 1
616 1      time_count := 0;
        53 D4 0314      clrL  r3
617 1      repeat
        0316
        0316 vcg.11:
618 2      time_count := time_count+1;
        53 D6 0316      incl  r3
619 2      nop;
        038F CF 00 FB 0318      calls  #0,NOP
620 2      until (qna_ptr^.receive_list[receive_index].status.whole_thing<>0) or
        50 62 03 C5 031D      mull3 #3,(r2),r0
        5C 08 A2 D0 0321      movl  08(r2),ap
        24 AC40 D5 0325      tstl  24(ap)[r0]
        09 12 C329      bneq  vcg.12
000249F0 8F 53 D1 0328      cmpl  r3,#249F0
        E2 15 0332      bleq  vcg.11
        0334 vcg.12:
621 2      (time_count > max_wait_count);
622 1
623 1      internal_loop := time_count < max_wait_count;

```

8

8  
8

8

```
000249F0 8F 5C 94 0334  
53 D1 0334 clrb ap  
02 18 0336 cmpl r3,#249F0  
5C 96 033D bgeq vcg.13  
033F ap  
0341 vcg.13:  
  
624 1  
625 1 end:  
50 5C 90 0341  
04 0341 movb ap,r0  
0344 ret  
0345  
  
626 0
```

```

627 0
628 0
629 0      function loopback_test ( internal : boolean ) : boolean;
630 1      {++
631 1      {
632 1      { This function will perform the indicated kind of loopback test (either
633 1      { internal or external) and return the results of the test.
634 1      {
635 1      { Inputs:
636 1      {
637 1      {     internal is true for internal loopback test
638 1      {
639 1      { Outputs:
640 1      {
641 1      {     function returns true if test passed
642 1      {
643 1      {--}
644 1      var
645 1
646 1          status      : boolean;
647 1          time_count  : integer;
648 1          msize       : integer;
649 1
650 1      begin
651 1
652 1          { Set the proper value in the csr }
653 1
654 1          write_register ( qna_reg^,csr, iloop := not internal,
655 1
656 1
657 1
658 1
659 1          { Write the descriptor address to start the transmission }
660 1
661 1          qna_ptr^.receive_buffer[receive_index] := zero;
662 1
663 1
664 1
665 1
666 1
667 1
668 1
669 1
670 1
671 1
672 1
673 1
674 1
675 1
676 1
677 1
678 1
679 1
680 1
681 1
682 1
683 1
684 1
685 1
686 1
687 1
688 1
689 1
690 1
691 1
692 1
693 1
694 1
695 1
696 1
697 1
698 1
699 1
700 1
701 1
702 1
703 1
704 1
705 1
706 1
707 1
708 1
709 1
710 1
711 1
712 1
713 1
714 1
715 1
716 1
717 1
718 1
719 1
720 1
721 1
722 1
723 1
724 1
725 1
726 1
727 1
728 1
729 1
730 1
731 1
732 1
733 1
734 1
735 1
736 1
737 1
738 1
739 1
740 1
741 1
742 1
743 1
744 1
745 1
746 1
747 1
748 1
749 1
750 1
751 1
752 1
753 1
754 1
755 1
756 1
757 1
758 1
759 1
760 1
761 1
762 1
763 1
764 1
765 1
766 1
767 1
768 1
769 1
770 1
771 1
772 1
773 1
774 1
775 1
776 1
777 1
778 1
779 1
780 1
781 1
782 1
783 1
784 1
785 1
786 1
787 1
788 1
789 1
790 1
791 1
792 1
793 1
794 1
795 1
796 1
797 1
798 1
799 1
800 1
801 1
802 1
803 1
804 1
805 1
806 1
807 1
808 1
809 1
810 1
811 1
812 1
813 1
814 1
815 1
816 1
817 1
818 1
819 1
820 1
821 1
822 1
823 1
824 1
825 1
826 1
827 1
828 1
829 1
830 1
831 1
832 1
833 1
834 1
835 1
836 1
837 1
838 1
839 1
840 1
841 1
842 1
843 1
844 1
845 1
846 1
847 1
848 1
849 1
850 1
851 1
852 1
853 1
854 1
855 1
856 1
857 1
858 1
859 1
860 1
861 1
862 1
863 1
864 1
865 1
866 1
867 1
868 1
869 1
870 1
871 1
872 1
873 1
874 1
875 1
876 1
877 1
878 1
879 1
880 1
881 1
882 1
883 1
884 1
885 1
886 1
887 1
888 1
889 1
890 1
891 1
892 1
893 1
894 1
895 1
896 1
897 1
898 1
899 1
900 1
901 1
902 1
903 1
904 1
905 1
906 1
907 1
908 1
909 1
910 1
911 1
912 1
913 1
914 1
915 1
916 1
917 1
918 1
919 1
920 1
921 1
922 1
923 1
924 1
925 1
926 1
927 1
928 1
929 1
930 1
931 1
932 1
933 1
934 1
935 1
936 1
937 1
938 1
939 1
940 1
941 1
942 1
943 1
944 1
945 1
946 1
947 1
948 1
949 1
950 1
951 1
952 1
953 1
954 1
955 1
956 1
957 1
958 1
959 1
960 1
961 1
962 1
963 1
964 1
965 1
966 1
967 1
968 1
969 1
970 1
971 1
972 1
973 1
974 1
975 1
976 1
977 1
978 1
979 1
980 1
981 1
982 1
983 1
984 1
985 1
986 1
987 1
988 1
989 1
990 1
991 1
992 1
993 1
994 1
995 1
996 1
997 1
998 1
999 1
1000 1

```

```

663 1      if internal then
           05 57 E9      038A      blbc      r7,vcg.14
           038A
664 1      msize := 6
           55 06 D0      038D      movl      #6,r5
           05 11      038D      brb      vcg.15
           0390
           0392      vcg.14:
665 2      else
666 1      msize := size(datalink_message);
           55 05F8 8F 3C  0392      movzwl   #5F8,r5
           0392      vcg.15:
           0397
667 1      load_transmit_descriptor ( msize, qna_ptr^.xmt_buffer_address, false );
668 1
           00 DD      0397      pushl    #0
           52 08 A6 D0  0399      movl    08(r6),r2
           0660 C2 9F    039D      pushab 0660(r2)
           55 DD      03A1      pushl   r5
           FE68 CF 03 FB 03A3      calls   #3,LOAD_TRANSMIT_DESCRIPTOR
669 1
670 1      if internal then
           0A 57 E9      03A8      blbc      r7,vcg.16
           03A8
671 1      status := internal_loop
           FF0C CF 00 FB  03AB      calls   #0,INTERNAL_LOOP
           52 50 90      03B0      movb    r0,r2
           08 11      03B3      brb     vcg.17
           03B5      vcg.16:
672 2      else
673 1      status := start_transmission;
           FEAE CF 00 FB  03B5      calls   #0,START_TRANSMISSION
           52 50 90      03BA      movb    r0,r2
           03BD      vcg.17:
674 i
675 1      if status then
           48 52 E9      03BD      blbc      r2,vcg.20
           03BD
676 1      begin
           03C0
677 2      qna_ptr^.receive_list[receive_index].use_status := _not_using;
           53 66 00000060 8F C5  03C0      mull3   #60,(r6),r3
           53 06 C0      03C8      addl2   #6,r3
           52 08 A6 D0      03CB      movl    08(r6),r2

```

```
1D A2 02 53 02 F0 03CF insv #2,r3,#2,1D(r2)
678 2 if qna_ptr^.receive_buffer[receive_index]::string(msize) =
      03D5
      52 66 00005F8 8F C5 03D5 mull3 #5F8,(r6),r2
      54 08 A6 D0 03DD movl 08(r6),r4
68 A4 0664 C442 55 29 03E1 cmpc3 r5,0664(r4)[r2],68(r4)
      05 12 03E9 bneq vcg.18
679 2 qna_ptr^.transmit_buffer::string(msize) then
680 2 loopback_test := true
      03EB
      53 01 90 03EB movb #1,r3
      02 11 03EE brb vcg.19
      03F0 vcg.18:
681 3 else
682 2 loopback_test := false;
      03F0
      53 94 03F0 clrb r3
      03F2 vcg.19:
683 2 qna_ptr^.receive_list[receive_index].status := zero;
      03F2
      52 66 0C C5 03F2 mull3 #C,(r6),r2
      52 24 A442 9E 03F6 movab 24(r4)[r2],r2
      62 D4 03FB clrl (r2)
684 2 receive_index := ( receive_index + 1 ) mod rec_list_length;
      03FD
      52 66 01 C1 03FD addl3 #1,(r6),r2
      66 52 02 00 EF 0401 extzv #0,#2,r2,(r6)
685 2 end
      0406
      02 11 0406 brb vcg.21
      0408 vcg.20:
686 1 else
687 1 loopback_test := false;
      0408
      53 94 0408 clrb r3
      040A vcg.21:
688 ;
689 1 end;
      040A
      50 53 90 040A movb r3,r0
      04 040D ret
      040E
690 0
```





```

746 3      if status and not receive_list[receive_index].status.discard then
          046C
          71 5A E9 046C      blbc    r10,vcg.26
          56 67 D0 046F      movl   (r7),r6
52 56 00000060 8F C5 0472      mull3  #60,r6,r2
          52 04 C0 047A      addl2  #4,r2
          5E 25 A8 52 E0 047D      bbs    r2,25(r8),vcg.26

747 3      begin
          0482

748 4      source_address := receive_buffer[receive_index].source_address;
          0482
52 56 000005F8 8F C5 0482      mull3  #5F8,r6,r2
F4 AD 066A C842 06 28 048A      movc3  #6,066A(r8)[r2],-0C(fp)

749 4      protocol_type := receive_buffer[receive_index].protocol_type;
          0492
56 000002FC 8F C4 0492      mull2  #2FC,r6
          52 0670 C846 3C 0499      movzwl 0670(r8)[r6],r2

750 4
751 4      if ( protocol_type = load_protocol_type ) and
          049F
00000160 8F 52 D1 049F      cmpl   r2,#160
          53 12 04A6      bneq   vcg.28
          52 62 A8 9A 04A8      movzbl 62(r8),r2
          08 52 E8 04AC      blbs   r2,vcg.25
62 A8 F4 AD 06 29 04AF      cmpc3  #6,-0C(fp),62(r8)
          44 12 04B5      bneq   vcg.28
          04B7      vcg.25:

752 4      ( odd(load_server_address::datalink_address_byte[1])
753 4      or (source_address = load_server_address) ) then
754 4      begin
          04B7

755 5
756 5      ( Extract length and message out of the data buffer )
757 5
758 5      with receive_buffer[receive_index] do
          04B7
52 67 000005F8 8F C5 04B7      mull3  #5F8,(r7),r2
          56 0664 C842 9E 04BF      movab  0664(r8)[r2],r6

759 5      begin
          04C5

760 6      xlen := data :: data_format(1).length;
          04C5
          52 0E A6 3C 04C5      movzwl 0E(r6),r2

761 6      buff := data :: data_format(xlen).data;
          04C9
08 BE 04 AE 20 10 A6 52 2C 04C9      movc5  r2,10(r6),#20,04(sp),@08(sp)

762 6      end; ( with )

```











```

                    53 D4    059B
                    059B    clr1   r3
844  1      repeat
                    059D
                    059D    vcg.32:
845  2      csr := read_register ( qna_reg^.csr );
                    059D
                    52 04 A7 D0    059D    movl   04(r7),r2
                    50 0E A2 B0    05A1    movw   0E(r2),r0
                    FE AD 50 B0    05A5    movw   r0,-02(fp)
846  2      timecount := timecount + 1;
                    05A9
                    53 D6    05A9    incl   r3
847  2      nop;
                    05AB
                    00FC CF 00 FB    05AB    calls  #0,NOP
848  2      until csr.txi or ( timecount > max_wait_count );
                    05B0
                    09 FE AD 07 E0    05B0    bbs    #7,-02(fp),vcg.33
                    000249F0 8F 53 D1    05B5    cmpl   r3,#249F0
                    DF 15          05BC    bleq   vcg.32
                    05BE    vcg.33:
849  1      write_register ( qna_reg^.csr, txi := true,
                    05BE
                    52 04 A7 D0    05BE    movl   04(r7),r2
                    0E A2 0185 8F B0    05C2    movw   #185,0E(r2)
850  1      nxm_int := true,
851  1      rx_ena := true,
852  1      iloop := true );
853  1
854  1      ( Set the return status. If the transmit timed out, reset the device )
855  1
856  1      if ( csr.nxm_int ) or ( not csr.txi ) or
                    05C8
                    14 FE AD 02 E0    05C8    bbs    #2,-02(fp),vcg.34
                    0F FE AD 07 E1    05CD    bbc    #7,-02(fp),vcg.34
                    52 08 A7 D0    05D2    movl   08(r7),r2
                    52 09 A2 02 06 EF    05D6    extzv  #6,#2,09(r2),r2
                    01 52 D1    05DC    cmpl   r2,#1
                    04 12          05DF    bneq   vcg.35
                    05E1    vcg.34:
857  1      ( qna_ptr^.transmit_list[0].status.tx_use = _last_werr ) then
858  1      ret_transmit := false
                    05E1
                    52 94          05E1    clrb   r2
                    03 11          05E3    brb    vcg.36
                    05E5    vcg.35:
859  2      else

```



864 0  
865 0  
866 0  
867 1  
868 1  
869 1  
870 1  
871 1  
872 1  
873 1  
874 1  
875 1  
876 1  
877 1  
878 1  
879 1  
880 1  
881 1  
882 1  
883 1  
884 1  
885 1  
886 1  
887 1  
888 1  
889 1  
890 1  
891 1  
892 1  
893 1  
894 1  
895 1  
896 1  
897 1  
898 1  
899 1  
900 1  
901 1  
902 1  
903 1  
904 1  
905 1  
906 1  
907 1  
908 1  
909 1  
910 1  
911 1  
912 1  
913 1  
914 1  
915 1  
916 1  
917 1  
918 1  
919 1  
920 1

```
procedure update_multicast_addresses;
++
This procedure takes the current saved multicast address list and uses
it to fill the setup descriptor.
```

Inputs:

multicast address save list

Outputs:

updated setup descriptor

The address control packet looks like:

	0	1	2	3	4	5	6	7
0	0	P	B	M	M	M	M	M
10	0	H	R	U	U	U	U	U
20	0	S	A	T	T	T	T	T
30	0	I	D	I	I	I	I	I
40	0	C	C	C	C	C	C	C
50	0	A	A	A	A	A	A	A
60	0	L	S	S	S	S	S	S
70	0	ADR	ADR	1	2	3	4	5
80	0	0	0	0	0	0	0	0
90	0	0	0	0	0	0	0	0
100	0	M	M	M	M	M	M	M
110	0	U	U	U	U	U	U	U
120	0	L	L	L	L	L	L	L
130	0	T	T	T	T	T	T	T
140	0	I	I	I	I	I	I	I
150	0	C	C	C	C	C	C	C
160	0	A	A	A	A	A	A	A
170	0	S	S	S	S	S	S	S
180	0	T	T	T	T	T	T	T
190	0	6	7	8	9	10	11	12
200	0	0	0	0	0	0	0	0
210	0	0	0	0	0	0	0	0

--)

var

i,j,k : integer;

begin

```

05EC UPDATE_MULTICAST ADDRESSES:
05EC .entry UPDATE_MULTICAST_ADDRESSES,^m<dv,iv,r2,r3,r4,r5,r6,r7,r8>
05EC movab $DATA,r7
05EE

57 00000000 EF 9E C1FC

921 1
922 1 ( Load all addresses as the hardware address )
923 1
924 1 with qna_ptr^ do
      05F5
      52 08 A7 D0 05F5 movl 08(r7),r2

925 1 for i := 1 to 2 do
      05F9
      58 01 D0 05F9 movl #1,r8
      05FC vcg.37:

926 2 for j := 1 to 6 do
      05FC
      53 01 D0 05FC movl #1,r3
      56 58 06 78 05FF ashl #6,r8,r6
      0603 vcg.38:

927 3 for k := 1 to 7 do
      0603
      55 54 01 D0 0603 movl #1,r4
      55 53 03 78 0606 ashl #3,r3,r5
      55 56 C0 060A addl2 r6,r5
      060D vcg.39:

928 4 address_control_packet[i].addresses[j].addr_byte[k] :=
      060D
      5C 55 54 C1 060D addl3 r4,r5,ap
      1E0C C24C 5B A243 90 0611 movb 5B(r2)[r3],1E0C(r2)[ap]
      F0 54 07 F3 0619 aobleq #7,r4,vcg.39
      E2 53 06 F3 061D aobleq #6,r3,vcg.38
      D7 58 02 F3 0621 aobleq #2,r8,vcg.37

929 5 hardware_address::datalink_address_byte[j];
930 1
931 1 end;
      04 0625
      0625 ret
      0626

932 0

```



```
933 0
934 0
935 0 function set_mode ( led_value_mode : integer ) : boolean;
936 1 {++
937 1 {
938 1 { This procedure will write the mode to the qna
939 1 {
940 1 { Inputs : Current mode flags are used to set the mode
941 1 {
942 1 { Outputs : Controller mode set
943 1 {
944 1 {--}
945 1 var
946 1 mode_multiplier : integer;
947 1 tsize : integer;
948 1 time_count : integer;
949 1
950 1 begin
          0626
          0626 SET_MODE:
          0626 .entry SET_MODE,^m<dv,iv,r2,r3>
          52 00000000 EF 9E 0628 movab $DATA,r2

951 1
952 1 { Load the transmit descriptor }
953 1
954 1 mode_multiplier := mode_base + led_value_mode;
          062F
51 04 AC 00000080 8F C1 062F addl3 #80,04(ap),r1

955 1 load_transmit_descriptor ( (setup_packet_size+mode_multiplier),
          0638
          0638 pushl #1
          50 08 A2 D0 063A movl 08(r2),r0
          1ED4 C0 9F 063E pushab 1ED4(r0)
          51 DD 0642 pushl r1
          FBC7 CF 03 FB 0644 calls #3,LOAD_TRANSMIT_DESCRIPTOR

956 1 qna_ptr^.setup_packet_physical,
957 1 true );
958 1
959 1 { Wait for completion }
960 1
961 1 set_mode := true;
          0649
          53 01 90 0649 movb #1,r3

962 1 if start_transmission then
          064C
          FC17 CF 00 FB 064C calls #0,START_TRANSMISSION
          40 50 E9 0651 blbc r0,vcg.40

963 1 begin
          0654

964 2 qna_ptr^.receive_list[receive_index].use_status := _not_using;
```

```

51 62 00000060 8F C5 0654
                    51 06 C0 0654      mull3   #60,(r2),r1
                    50 08 A2 D0 065C      addl2   #6,r1
1D A0 02 51 02 F0 065F      movl    08(r2),r0
                    0663      insv    #2,r1,#2,1D(r0)

965 2      qna_ptr^.receive_list[receive_index].status := zero;
                    0669
                    51 62 0C C5 0669      mull3   #C,(r2),r1
                    50 08 A2 D0 066D      movl    08(r2),r0
                    50 24 A041 9E 0671      movab   24(r0)[r1],r0
                    60 D4 0676      clrl   (r0)

966 2      receive_index := ( receive_index + 1 ) mod rec_list_length;
                    0678
                    50 62 01 C1 0678      addl3   #1,(r2),r0
62 50 02 00 EF 067C      extzv   #0,#2,r0,(r2)

967 2      if qna_ptr^.transmit_list[0].status.tx_use = _last_werr then
                    0681
                    50 08 A2 D0 0681      movl    08(r2),r0
50 09 A0 02 06 EF 0685      extzv   #6 #2,09(r0),r0
                    01 50 D1 0688      cmpl   r0,#1
                    06 12 068E      bneq   vcg.41

968 2      set_mode := false;
                    0690
                    53 94 0690      clrb   r3

969 2      end
970 1      else
                    0692
                    02 11 0692      brb    vcg.41
                    0694      vcg.40:

971 1      set_mode := false;
                    0694
                    53 94 0694      clrb   r3
                    0696      vcg.41:

972 1      end;
973 1
                    0696
                    50 53 90 0696      movb   r3,r0
                    04 0699      ret
                    069A

974 0

```

```

975 0
976 0
977 0      procedure delay;
978 1
979 1      var
980 1
981 1          i : integer;
982 1
983 1      begin
                069A
                069A      DELAY:
                C000 069A      .entry  DELAY,^m<dv,iv>

984 1
985 1          for i := 1 to delay_count do
                069C
                5C 01 D0 069C      movl    #1,ap
                069F      vcg.42:

986 1              nop
                069F
                09 AF 00 FB 069F      calls  #0,NOP
                F4 5C 000001F4 8F F3 06A3      aobleq #1F4,ap,vcg.42
                04 06AB      ret
                06AC

987 2
988 2      end;
989 0
990 0
991 0      procedure nop;
992 1      begin
                06AC
                06AC      NOP:
                C000 06AC      .entry  NOP,^m<dv,iv>

993 1      end;
                04 06AE
                06AE      ret
                06AF

994 0
995 0
996 0      end; { module xqboot }
997 0

```

EPASCAL/OPT/MACH/LIS=LIS\$:/OBJ=OBJS: VMBS:XQBOOT+ELNS:RTLOBJECT/LIB



