


```

MM      MM      CCCCCCCC  HH      HH  EEEEEEEEEEE  CCCCCCCC  KK      KK  77777777  333333  000000
MM      MM      CCCCCCCC  HH      HH  EEEEEEEEEEE  CCCCCCCC  KK      KK  77777777  333333  000000
MMMM    MMMM    CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MMMM    MMMM    CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CC          HH      HH  EEEEEEEEEEE  CC          CC          77  33  33  00  00
MM      MM      CCCCCCCC  HH      HH  EEEEEEEEEEE  CCCCCCCC  KK      KK  77  33  33  00  00
MM      MM      CCCCCCCC  HH      HH  EEEEEEEEEEE  CCCCCCCC  KK      KK  77  33  33  00  00

```

```

LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SSSSSS
LL      II      SSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LLLLLLLL  IIIIII  SSSSSSSS
LLLLLLLL  IIIIII  SSSSSSSS

```

(2)	59	DECLARATIONS
(3)	183	* MACHINE CHECK ENTRY POINT *
(4)	286	TRANSLATION BUFFER PARITY ERRORS
(5)	385	MICROCODE DETECTED ERRORS
(5)	399	MEMORY REFERENCE ERRORS
(6)	432	NON-EXISTENT MEMORY
(7)	459	ILLEGAL INTERRUPTS
(8)	480	FPA PARITY
(9)	507	RDATASUBS
(10)	543	* EXITS FROM MACHINE CHECK ROUTINES *
(10)	544	CHK_AND_RESUME
(11)	576	RESUME
(12)	613	REFLCTCHK
(13)	663	BUGCHECK
(14)	688	* LOGGING ROUTINES FOR MACHINE CHECKS *
(16)	803	ECC\$REENABLE -- TIMER CALL FROM SYSTEM CLOCK ROUTINE
(17)	859	EXE\$LOGCRD -- CORRECTED MEMORY DATA INTERRUPTS
(17)	885	END OF MODULE

```

0000 1 .TITLE MCHECK730 -- NEBULA MACHINE CHECK
0000 2 .IDENT 'V04-000'
0000 3
0000 4
0000 5 :*****
0000 6 :*
0000 7 :* COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 8 :* DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 9 :* ALL RIGHTS RESERVED.
0000 10 :*
0000 11 :* THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 12 :* ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 13 :* INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 14 :* COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 15 :* OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 16 :* TRANSFERRED.
0000 17 :*
0000 18 :* THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 19 :* AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 20 :* CORPORATION.
0000 21 :*
0000 22 :* DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 23 :* SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 24 :*
0000 25 :*
0000 26 :*****
0000 27 :
0000 28 :
0000 29 :++
0000 30 : FACILITY: SYSLOA730 - loadable CPU-dependent code
0000 31 :
0000 32 : ABSTRACT:
0000 33 : This module contains routines to handle VAX 11/730 specific
0000 34 : machine check errors.
0000 35 :
0000 36 : ENVIRONMENT:
0000 37 : IPL = 31 Mode = KERNEL
0000 38 :
0000 39 : AUTHOR: TRUDY MATTHEWS, CREATION DATE: 25-Feb-1981
0000 40 :
0000 41 : MODIFIED BY:
0000 42 :
0000 43 : V03-004 KDM0053 Kathleen D. Morse 11-Jul-1983
0000 44 : Change references to cpu-specific IPRs to use the
0000 45 : new cpu-specific $PR730DEF definitions.
0000 46 :
0000 47 : V03-003 KTA3018 Kerbey T. Altmann 01-Nov-1982
0000 48 : Change name of psect for data.
0000 49 :
0000 50 : V03-002 MSH0001 Maryann Hinden 09-Oct-1982
0000 51 : Change EXE$DW780_INT to EXE$UBAERR_INT.
0000 52 :
0000 53 : V03-001 KDM0002 Kathleen D. Morse 28-Jun-1982
0000 54 : Added $VADEF.
0000 55 :
0000 56 :
0000 57 :--

```

```

0000 59      .SBTTL  DECLARATIONS
0000 60      :
0000 61      : INCLUDE FILES:
0000 62      :
0000 63      :
0000 64      :
0000 65      : INCLUDED SYSTEM SYMBOL DEFINITIONS
0000 66      :
0000 67      $SEMBDEF <MC,SE>
0000 68      $IPLDEF
0000 69      $SMPMDEF
0000 70      $PCBDEF
0000 71      $PFNDEF
0000 72      $PHDDEF
0000 73      $PRDEF
0000 74      $PR730DEF
0000 75      $PSLDEF
0000 76      $PTEDEF
0000 77      $RPBDEF
0000 78      $VADEF
0000 79      : put these definitions into SYSDEF?
0000 80      $MCDEF
0000 81      $MCHKDEF
0000 82      $MEMDEF
0000 83      $CSR0DEF
0000 84      $CSR1DEF
0000 85      $CSR2DEF
0000 86      :
0000 87      :
0000 88      : OWN STORAGE:
0000 89      :
0000 90      :
FFFFFFFFC 0000 91 MC$L_RECOVMSK = -4      ; These symbols define offsets from AP
FFFFFFFFB 0000 92 MC$L_PCPSLPTR = -8     ; to locations on the stack; see
0000 93      : functional description of MCHECK730.
0000 94      :
00000000 0000 95      .PSECT  MCHK$DATA,QUAD,WRT
0000 96      :***** WHERE IS THIS TO BE DOCUMENTED??? *****
0000 97      EXESMCHK_ERRCNT::          ; Used to locate error counters
0000 98      : via SYS.MAP.
0000 99      :
00000000 0000 100 EXESGL_TB1OLD::        ; Time of last TB parity error.
00000000 0000 101      .LONG  0
00000000 0004 102 EXESGL_TB2OLD::        ; Time of next-to-last TB error.
00000000 0004 103      .LONG  0
0000000A 0008 104 TB_THRESHOLD = 10     ; Allowable time between TB errors
0000 105      : (in 10 millisecond units).
0000 106      :
0000 107      :
00000000 0008 108 LAST_BADMCK:          ; Time of last bad machine check code.
00000001 000C 109      .LONG  0
0000 110      BADMCK_MIN = 1            ; Allowable time between bad machine
0000 111      : check codes.
0000 112      :
00000000 000C 113 LAST_BADINT:          ; Time of last illegal interrupt.
00000001 0010 114      .LONG  0
0000 115      BADINT_MIN = 1          ; Allowable time between bad interrupts.

```

```

0010 116
0010 117 LAST_FPAPARITY: ; Time of last FPA parity error.
00000000 0010 118 .LONG 0
00000001 0014 119 FPAPARITY_MIN = 1 ; Allowable time between FPA errors.
0014 120
0014 121 LAST_RDS: ; Time of last RDS error.
00000000 0014 122 .LONG 0
00000001 0018 123 RDS_MIN = 1 ; Allowable time between RDS errors.
0018 124
0018 125 ;
0018 126 ; This data is used by ECC$REENABLE, which is periodically called to scan
0018 127 ; the memory controller CSRs for CRD errors.
0018 128 ;
0018 129 ECC$GW_REENAB: ; Time since CRD interrupts
0000 0018 130 .WORD 0 ; were last enabled.
001A 131
00000384 001A 132 REENABTIME = 60*15 ; Reenable CRD interrupts every
001A 133 ; 15 minutes.
001A 134
001A 135 ECC$GW_CRDWATCH: ; Time since last scanned mem
0000 001A 136 .WORD 0 ; CSR for CRD errors.
001C 137
0000003C 001C 138 CRDWATCHTIME = 60 ; Scan for non-interrupt CRD
001C 139 ; errors every 60 seconds.
001C 140
001C 141 ;
001C 142 ; The following data is used by the CRD interrupt handler, EXE$LOGCRD, and
001C 143 ; the memory CSR logging routine, EXE$LOGMEM.
001C 144 ;
001C 145 ECC$AB_MEMERR: ; Count CRD errors logged recently.
00 001C 146 .BYTE 0 ; (within REENABTIME)
001D 147
00000006 001D 148 CRDLOGMAX = 6 ; Maximum number of CRD errors to log.
001D 149
001D 150 ECC$AB_CRDCNT: ; Count recent CRD interrupts (within
00 001D 151 .BYTE 0 ; REENABTIME).
001E 152
00000003 001E 153 CRDINTMAX = 3 ; Maximum number of CRD interrupts
001E 154 ; before interrupts are disabled.
001E 155
001E 156 MMGSL_CRDCNT: ; Count total CRD interrupts.
00000000 001E 157 .LONG 0 ;
0022 158
0022 159 ;
0022 160 ; This is a table that maps one bit for each opcode in the VAX
0022 161 ; instruction set. If the corresponding bit is set, that opcode
0022 162 ; may be safely restarted if interrupted by a machine check.
0022 163 ;
0022 164 RESUME_TABLE:
3017 0022 165 .WORD ^B0011000000010111 ; HALT,NOP,REI,RET,PROBER/W
FFBE 0024 166 .WORD ^B1111111110111110 ; BRANCHES
0000 0026 167 .WORD ^B0000000000000000 ;
0002 0028 168 .WORD ^B0000000000000010 ; BRW
0000 002A 169 .WORD ^B0000000000000000 ;
000A 002C 170 .WORD ^B0000000000001010 ; CMPF,TSTF
0000 002E 171 .WORD ^B0000000000000000 ;
000A 0030 172 .WORD ^B0000000000001010 ; CMPD,TSTD

```

0000	0032	173	.WORD	^B0000000000000000	:
0022	0034	174	.WORD	^B00000000000100010	:CMPB,TSTB
0000	0036	175	.WORD	^B0000000000000000	:
0322	0038	176	.WORD	^B0000001100100010	:CMPW,TSTW,BISPSW,BICPSW
0000	003A	177	.WORD	^B0000000000000000	:
0022	003C	178	.WORD	^B00000000000100010	:CMPL,TSTL
3303	003E	179	.WORD	^B0011001100000011	:BBS,BBC,BLBS,BLBC,CMPV,CMPZV
	0040	180			

```

00000000 182      .PSECT  WIONONPAGED,QUAD,RD,WRT
0000      183      .SBTTL  * MACHINE CHECK ENTRY POINT *
0000      184
0000      185      :++
0000      186      : MCHECK730 -- NEBULA MACHINE CHECK
0000      187
0000      188      : FUNCTIONAL DESCRIPTION:
0000      189      : All machine checks are vectored to this entry point. By casing
0000      190      : off of the machine check type code in the machine check logout
0000      191      : stack, determine the recovery action (if any) appropriate for
0000      192      : each error.
0000      193
0000      194      : FORMAT OF NEBULA'S MACHINE CHECK LOGOUT STACK:
0000      195      : On entry to this machine check handler, the stack is set up as follows:
0000      196
0000      197      :         00(SP): # bytes in machine check log on stack (always 0C hex)
0000      198      :         04(SP): machine check type code
0000      199      :         08(SP): 1st machine check parameter
0000      200      :         0C(SP): 2nd machine check parameter
0000      201      :         10(SP): exception PC
0000      202      :         14(SP): exception PSL
0000      203
0000      204      : The meanings of the third and fourth longwords depend on the
0000      205      : machine check type code.
0000      206
0000      207      : As soon as the machine check handler is invoked, it sets up the stack
0000      208      : as follows:
0000      209      :
0000      210      : +-----+
0000      211      : |         |
0000      212      : | saved R0 - R5, AP |
0000      213      : |         |
0000      214      : |         |
0000      215      : +-----+
0000      216      : | pointer to PC/PSL of exception | :MCSL_PCPSLPTR(AP)
0000      217      : +-----+
0000      218      : | recovery mask | :MCSL_RECOVMSK(AP)
0000      219      : +-----+
0000      220      : | # bytes pushed on logout stack | : (AP) :MCSL_BYTCNT(AP)
0000      221      : +-----+
0000      222      : | machine check type code | :MCSL_TYPECODE(AP)
0000      223      : +-----+
0000      224      : | 1st parameter | :MCSL_P1(AP)
0000      225      : +-----+
0000      226      : | 2nd parameter | :MCSL_P2(AP)
0000      227      : +-----+
0000      228      : | exception PC | :MCSL_PC(AP)
0000      229      : +-----+
0000      230      : | exception PSL | :MCSL_PSL(AP)
0000      231      : +-----+
0000      232
0000      233      : AP will point to the beginning of the machine check log on the stack.
0000      234      : 2 longwords are immediately pushed on top of the machine check log, and
0000      235      : are referenced as negative offsets from AP. These two longwords are
0000      236      : input arguments to EXESMCHK_BUGCHK, a routine that is called to check
0000      237      : for a user-declared machine check recovery block. This routine is
0000      238      : called immediately before bugchecking, and expects the mask and the

```



```

0000 239 : pointer to the exception PC/PSL to be right on top of the machine check
0000 240 : log on the stack.
0000 241 :--
0000 242 .ALIGN LONG
0000 243 EXESINT58:: ; These interrupts are other-processor-
0000 244 EXESINT5C:: ; specific and should never be
0000 245 EXESINT60:: ; seen on Nebula.
0000 246 EXESUBAERR INT::
0000 247 EXESRH780 INT::
2C 11 0000 248 BRB BAD_TYPE
0002 249
0002 250
0002 251 .ALIGN LONG
0004 252 EXESMCHK:: ; Machine check handler.
02 DD 0004 253 PUSHL #MCHK$M MCK ; Mask signals machine check.
14 AE DF 0006 254 PUSHAL MC$M PC$4(SP) ; Push pointer to exception PC/PSL.
5C 103F 8F BB 0009 255 PUSHR #^M<R0,R1,R2,R3,R4,R5,AP> ; Working registers.
5E 24 C1 000D 256 ADDL3 #<9*4>,SP,AP ; AP points to mchk log frame.
0011 257
0011 258 CASE MC$M TYPECODE(AP), - ; Case on machine check code.
0011 259 <MICRO_ERRORS, - ; code 0
0011 260 TB PARITY, - ; code 1
0011 261 BAD_TYPE, - ; code 2 should never be seen.
0011 262 BAD_MEM_CSR, - ; code 3
0011 263 NO_FAST_INT, - ; code 4
0011 264 FPA PARITY, - ; code 5
0011 265 SPT$ READCHK, - ; code 6
0011 266 RDATA$SUBS, - ; code 7
0011 267 NX MEM, - ; code 8
0011 268 UNALIGNED IO, - ; code 9
0011 269 UNK_IO_ADDR, - ; code A
0011 270 BAD_UB_ADDR>, - ; code B
0011 271 TYPE=B
002E 272
52 03 D0 002E 273 BAD_TYPE: ; undefined exception
0031 274 MOVL #<MCHK$M MCK! - ; Type code for check for
0163 30 0031 275 MCHK$M LOG>,R2 ; recovery block.
0034 276 BSBW LOG_MCHECK ; Log a machine check.
0034 277 :
0034 278 : Check to see if bad machine checks are occurring too rapidly.
0034 279 :
50 0008'CF DE 0034 280 MOVAL W^LAST BADMCK,R0 ; Address of time stamp.
51 01 D0 0039 281 MOVL #BADMCK_MIN,R1 ; Min allowable time between errors.
00E4 30 003C 282 BSBW CHK_AND_RESUME ; Try to resume. Returns if
003F 283 ; unresumable opcode.
003F 284 BUG_CHECK BADMCKCOD,FATAL ; Bad machine check code.

```

```

0043 286 .SBTTL TRANSLATION BUFFER PARITY ERRORS
0043 287 :++
0043 288 : FUNCTIONAL DESCRIPTION:
0043 289 : Find and log the PTE in memory which is a correct copy of the
0043 290 : bad PTE in the translation buffer.
0043 291 : The microcode has already invalidated the translation buffer
0043 292 : entry that caused the parity error.
0043 293 : If TB errors are occurring too fast, bug check.
0043 294 : Else attempt to resume the faulting instruction.
0043 295 : If instruction not resumable, reflect exception/bugcheck.
0043 296 :
0043 297 : Machine check parameters:
0043 298 : MCSL_P1(AP): TB entry in error
0043 299 : <31> - PTE valid bit
0043 300 : <30:27> - protection mask
0043 301 : <26> - PTE modify bit
0043 302 : <25> - TB valid bit
0043 303 : <23:0> - PFN
0043 304 : MCSL_P2(AP): VA of reference whose PTE was in TB.
0043 305 : *****
0043 306 : *** NOTE *** This routine will look up the PTE corresponding to the
0043 307 : VA in MCSL_P2(AP) and substitute the contents of the PTE for the VA
0043 308 : in the error log.
0043 309 : *****
0043 310 :--
0043 311 :
0043 312 TB_PARITY:
51 00000000'GF DO 0043 313 MOVL G^MMG$GL_SPTBASE,R1 ; R1 = address of system page table.
52 0C AC DO 004A 314 MOVL MCSL_P2(AP),R2 ; R2 = VA of reference causing error.
52 15 09 EF 004E 315 EXTZV #VASV_VPN,#VASS_VPN, - ; Get virtual page number.
06 52 1F E1 0052 316 R2,R3
0053 317 BBC #VASV_SYSTEM,R2, - ; Branch if process virtual address.
0057 318 POP1SPACE
0057 319 :
0057 320 : System virtual address.
0057 321 : System page tables are never paged. Use VPN to get the address of
0057 322 : the PTE which maps the system virtual address.
0057 323 :
0057 324 SYSTEMSPACE:
53 6143 DO 0057 325 MOVL (R1)[R3],R3 ; Get PTE to log from system page table.
31 11 0058 326 BRB LOG_TBERR ; Go log PTE.
005D 327 :
005D 328 :
005D 329 : P0 or P1 space address.
005D 330 : P0 and P1 page tables can be paged. Use VPN to get the address of
005D 331 : the PTE which maps the P0 or P1 space address, then extract its VPN
005D 332 : to check that the PTE is resident (valid).
005D 333 :
005D 334 POP1SPACE:
54 00000000'GF DO 005D 335 MOVL G^SCH$GL_CURPCB,R4 ; R4 = address of current process PCB.
55 6C A4 DO 0064 336 MOVL PCB$P_HDR(R4),R5 ; R5 = address of process header.
08 52 1E E1 0068 337 BBC #VASV_P1,R2,POSPACE ; Branch if P0 space.
006C 338 P1SPACE:
53 00D0 D543 DE 006C 339 MOVAL @PHD$P1BR(R5)[R3],R3 ; Get SVAPTE for P1 space VA.
06 11 0072 340 BRB CHECK_PTE ; Go check for valid PTE.
0074 341 POSPACE:
53 00C8 D543 DE 0074 342 MOVAL @PHD$P0BR(R5)[R3],R3 ; Get SVAPTE for P0 space VA.

```

```

007A 343 :
007A 344 : Check for valid PTE.
007A 345 :
007A 346 CHECK_PTE:
53 15 09 EF 007A 347 EXTZV #VASV_VPN,#VASS_VPN, - ; Get VPN index into System Page Table.
50 007E 348 R3,R0 ;
51 6140 DE 007F 349 MOVAL (R1)[R0],R1 ; Get address of SPTe for page table.
61 D5 0083 350 TSTL (R1) ; Is SPTe valid?
05 14 0085 351 BGTR PTE_NOT_RESIDENT ; Branch if not.
53 63 D0 0087 352 MOVL (R3),R3 ; Get PTE.
02 11 008A 353 BRB LOG_TBERR ; Go log PTE.
008C 354 :
008C 355 : The page table containing the PTE which matches the PTE in the translation
008C 356 : buffer is not currently resident in memory. Log a 0 as the memory PTE
008C 357 : parameter.
008C 358 :
008C 359 PTE_NOT_RESIDENT:
53 D4 008C 360 CLRL R3
008E 361 :
008E 362 :
008E 363 : Log Translation Buffer Parity error. R3 contains the good PTE from memory.
008E 364 :
008E 365 LOG_TBERR:
OC AC 53 D0 008E 366 MOVL R3,MC$P2(AP) ; Substitute PTE as P2 parameter.
52 03 D0 0092 367 MOVL #<MCHK$M MCK! - ; Type code for check for
00FF 30 0095 368 MCHK$M_LOG>,R2 ; recovery block.
0098 369 BSBW LOG_MC$CHECK ; Log the machine check.
50 1B DB 0098 370 :
0098 371 MFPR #PR730$_TODR,R0 ; Get current time, in 10ms
009B 372 : units.
52 50 0000'CF C3 009B 373 SUBL3 W^EXE$GL_TB1OLD,R0,R2 ; How long since last error?
OA 52 D1 00A1 374 CMPL R2,#TB_TB$THRESHOLD ; Errors coming too fast?
03 1A 00A4 375 BGTRU 10$ ; No; continue.
00DD 31 00A6 376 BRW BUGCHECK ; TB bad -- fatal error.
00A9 377 10$:
0004'CF 0000'CF D0 00A9 378 MOVL W^EXE$GL_TB1OLD, - ; Save time of next-to-last
00B0 379 W^EXE$GL_TB2OLD ; TB error.
0000'CF 50 D0 00B0 380 MOVL R0,W^EXE$GL_TB1OLD ; Save time of last TB error.
007F 30 00B5 381 BSBW RESUME ; Try to resume instruction.
00B8 382 : Returns if unresumable opcode.
0097 31 00B8 383 BRW REFLECTCHK ; Reflect exception/bugcheck.

```

```

00BB 385 .SBTTL MICROCODE DETECTED ERRORS
00BB 386 :++
00BB 387 : The following machine checks are caused by microcode-detected
00BB 388 : inconsistencies in the hardware.
00BB 389 :
00BB 390 : Machine check parameters:
00BB 391 : if MCSL_P1(AP) = 0: No other information available
00BB 392 : if MCSL_P1(AP) = 2: Unable to write back PTE<M> bit
00BB 393 : if MCSL_P1(AP) = 3: Bad 8085 interrupt
00BB 394 : MCSL_P2(AP) is always 0
00BB 395 :--
00BB 396
00BB 397 MICRO_ERRORS:
00BB 398
00BB 399 .SBTTL MEMORY REFERENCE ERRORS
00BB 400 :++
00BB 401 : These machine checks are caused by memory reference errors.
00BB 402 :
00BB 403 : Illegal format of memory CSR.
00BB 404 : MCSL_P1(AP): Virtual address referenced
00BB 405 : MCSL_P2(AP): Bad CSR value
00BB 406 :
00BB 407 : Unaligned or non-longword reference to I/O space.
00BB 408 : MCSL_P1(AP): Physical address referenced
00BB 409 : MCSL_P2(AP): 0
00BB 410 :
00BB 411 : Illegal UNIBUS reference.
00BB 412 : MCSL_P1(AP): physical address referenced
00BB 413 : MCSL_P2(AP): 0
00BB 414 :
00BB 415 : Hard memory error on SPTe read.
00BB 416 : MCSL_P1(AP): physical address of SPTe
00BB 417 : MCSL_P2(AP): error syndrome bits
00BB 418 :--
00BB 419
00BB 420 BAD_MEM_CSR: ; Illegal format of memory CSR.
00BB 421 UNALIGNED_IO: ; Unaligned reference to I/O space, or
00BB 422 ; non-longword ref to I/O space.
00BB 423 BAD_UB_ADDR: ; Unaligned or longword ref
00BB 424 ; to UNIBUS space.
00BB 425 SPTe_READCHK: ; Hard memory error on SPTe read.
52 03 D0 00BB 426 MOVL #<MCHK$M MCK! - ; Type code for recovery block
00BE 427 MCHK$M LOG>,R2 ; check.
00D6 30 00BE 428 BSBW LOG_MCHECK ; Log the machine check.
00BE 31 00C1 429 BRW REFLECTCHK ; Reflect exception/bugcheck,
00C4 430 ; based on current process mode.

```



```

      OOD1 459      .SBTTL ILLEGAL INTERRUPTS
      OOD1 460      :++
      OOD1 461      : Since this error occurs asynchronously, it doesn't make sense
      OOD1 462      : to decide what action to take based on the current process (as
      OOD1 463      : REFLECTCHK does). Log the error and try to resume.
      OOD1 464      :
      OOD1 465      : Machine check parameters:
      OOD1 466      :     MCSL_P1(AP): 0
      OOD1 467      :     MCSL_P2(AP): 0
      OOD1 468      :--
      OOD1 469
      OOD1 470 NO_FAST_INT:
      OOD1 471      -MOVL #<MCHK$M MCK! -      ; Fast interrupt without support.
      OOD4 472      MCHK$M LOG>,R2      ; Type code for recovery block
      OOD4 473      BSBW LOG_MCHECK      ; check.
      OOD7 474      MOVAL W^LAST_BADINT,R0 ; Log the machine check.
      OODC 475      MOVL #BADINT_MIN,R1   ; Get address of bad int time stamp.
      OODF 476      BSBW CHK_AND_RESUME  ; Min time between bad interrupts.
      OOE2 477      ; If errors not occurring too rapidly,
      OOE2 478      BRW BUGCHECK         ; try to resume; returns if attempt fails.
      ; Bugcheck.

```

```

52 03 D0
50 00C0 30
000C'CF DE
51 01 D0
0041 30
00A1 31

```

PSE

\$AB
MCH
WIO

Pha

Ini
Com
Pas
Sym
Pas
Sym
Pse
Cro
Ass

The
534
The
886
32

Mac

-S2
-S2
-S2
TOT

958
The
MAC

```

OOES 480 .SBTTL FPA PARITY
OOES 481 :++
OOES 482 : Floating Point Accelerator Parity Error
OOES 483 :
OOES 484 : Retry the instruction. The subroutine CHK_AND_RESUME checks to see if
OOES 485 : errors are recurring too rapidly.
OOES 486 :
OOES 487 : Machine check parameters:
OOES 488 : MCSL_P1(AP):
OOES 489 : <31:3> - UNPREDICTABLE
OOES 490 : <2> - Group 1 parity bit
OOES 491 : <1> - Group 0 parity bit
OOES 492 : <0> - Error summary bit
OOES 493 : MCSL_P2(AP): 0
OOES 494 : --
OOES 495 :
OOES 496 FPA_PARITY:
52 03 D0 OOES 497 MOVL #<MCHKSM MCK! - ; Type code for recovery
OOEB 498 MCHKSM LOG>,R2 ; block check.
50 00AC 30 OOEB 499 BSBW LOG MCRECK ; Log the machine check.
50 0010'CF DE OOEB 500 MOVAL W*LAST FPAPARITY,R0 ; Time of last FPA parity error.
51 01 D0 OOF0 501 MOVL #FPAPARITY_MIN,R1 ; Error threshold.
002D 30 OOF3 502 BSBW CHK_AND_RESUME ; If errors not occurring too rapidly,
OOF6 503 ; try to resume. Return if opcode is
OOF6 504 ; unresumable.
0059 31 OOF6 505 BRW REFLECTCHK ; Reflect exception/bugcheck.

```

```

00F9 507      .SBTT  RDATA SUBS
00F9 508
00F9 509      :++
00F9 510      UNCORRECTABLE ECC ERRORS -- READ DATA SUBSTITUTE
00F9 511      :
00F9 512      : Since this memory error could not be corrected by the hardware, the
00F9 513      : physical memory page is unusable. Mark the page bad, and reflect exception/
00F9 514      : bugcheck.
00F9 515      :
00F9 516      : Machine check parameters:
00F9 517      :   MCSL_P1(AP): physical address of reference
00F9 518      :   MCSL_P2(AP): error syndrome bits
00F9 519      :--
00F9 520      .ENABL  LSB
00F9 521      RDATA SUBS:      ; Read data substitute.
00F9 522      :
00F9 523      : Mark page bad.
00F9 524      :
50  08 AC  F7 8F  78 00F9 525      ASHL  #-9,MCSL_P1(AP),R0      ; Get PFN of bad memory location.
    00000000'GF  50  D1 00FF 526      CMPL  R0,G^MMG$GL_MAXPFN      ; PFN data base for this page?
    51  00000000'GF  0C  1A 0106 527      BGTRU 10$      ; No, cannot mark page bad.
    00 B140  20  88 0108 528      MOVAL  G^PFNSAB_TYPE, R1      ; Get address of PFN TYPE array.
    0114 529      BISB2 #PFNSM_BADPAG, -      ; Mark page bad.
    0114 530      @ (R1)(R0)      :
    0114 531      10$:      :
    0114 532      :
    0114 533      : Log a machine check and a memory error.
    0114 534      :
    52  03  D0 0114 535      MOVL  #<MCHK$M MCK! -      ; Type code for recovery block
    007D  30 0117 536      MCHK$M LOG>,R2      ; check.
    53  08  9A 0117 537      BSBW  LOG MCRECK      ; Log the machine check.
    00B7  30 011A 538      MOVZBL #EMBSK_HE,R3      ; Error type code for logging.
    002F  31 011D 539      BSBW  EXE$LOGMEM      ; Log a hard memory error.
    0120 540      BRW  REFLECTCHK      ; Reflect exception/bugcheck.
    0123 541      .DSABL  LSB

```



```

0123 543 .SBTTL * EXITS FROM MACHINE CHECK ROUTINES *
0123 544 .SBTTL CHK_AND_RESUME
0123 545 :++
0123 546 :CHK_AND_RESUME
0123 547 :
0123 548 :FUNCTIONAL DESCRIPTION:
0123 549 :Called to check time that this error last occurred.
0123 550 :CHK_AND_RESUME has three possible exit paths:
0123 551 : (1) If errors are occurring too rapidly, BUGCHECK.
0123 552 : Else fall through to RESUME:
0123 553 : (2) If opcode is unresumable, RSB.
0123 554 : (3) Else resume: clear stack and REI to retry the instruction.
0123 555 :INPUTS:
0123 556 :R0: Address of longword which contains time error last occurred.
0123 557 :R1: Minimum time that must have elapsed since the last error.
0123 558 :
0123 559 :IMPLICIT INPUTS:
0123 560 :PR730$_TODR
0123 561 :
0123 562 :OUTPUTS:
0123 563 :The longword pointed to by R0 is updated with the time of this error.
0123 564 :--
0123 565 CHK_AND_RESUME:
53 52 1B DB 0123 566 MFPR #PR730$_TODR,R2 ; Get current time in R2.
52 60 C3 0126 567 SUBL3 (R0),R2,R3 ; How long since last error?
51 53 D1 012A 568 CMPL R3,R1 ; Compare against minimum threshold.
05 1A 012D 569 BGTRU 10$ ; Br if enough time has elapsed.
8E D5 012F 570 TSTL (SP)+ ; Else clear return address from stack.
0052 31 0131 571 BRW BUGCHECK ; Errors recurring too fast; bugcheck.
60 52 D0 0134 572 10$: ;
0134 573 MOVL R2,(R0) ; Save time of latest error.
0137 574 ; Fall through to RESUME.

```

```

0137 576 .SBTTL RESUME
0137 577 :++
0137 578 : RESUME
0137 579 :
0137 580 : FUNCTIONAL DESCRIPTION:
0137 581 : Try to resume faulting instruction.
0137 582 : Instruction can be resumed if its corresponding bit in RESUME_TABLE
0137 583 : is set. Resumable instructions have the common characteristic that
0137 584 : they can be guaranteed to re-execute correctly.
0137 585 :
0137 586 : CALLING SEQUENCE:
0137 587 : RESUME is called as a subroutine, or entered as the back-end of the
0137 588 : CHK_AND_RESUME subroutine. It only returns to its caller,
0137 589 : however, if instruction could not be resumed. If it was successful,
0137 590 : it REIs to the resumable instruction.
0137 591 :
0137 592 : IMPLICIT INPUTS:
0137 593 : MC$ PC(AP): the address of the faulting instruction
0137 594 : RESUME_TABLE: a table that maps one bit to each VAX-11 opcode
0137 595 :--
0137 596 :
0137 597 RESUME:
0137 598 MOVZBL @MC$ PC(AP),R5 ; Get faulting opcode.
0137 599 BBS R5,W^RESUME_TABLE,10$ ; Branch if resumable.
0141 600 RSB ; Unable to resume; return to
0142 601 ; caller.
0142 602 :
0142 603 : Instruction can be resumed. Retry the opcode.
0142 604 :
0142 605 10$:
0142 606 TSTL (SP)+ ; Pop return addr from stack.
0144 607 POPR #^M<R0,R1,R2,R3,R4,R5,AP> ; Restore registers.
0148 608 ADDL #<2*4>,SP ; Remove inputs for recovery blk check.
014B 609 ADDL (SP)+,SP ; Clear mck log from stack.
014E 610 MTPR #0,#PR730$_MCESR ; Clear 'mcheck in progress' flag.
0151 611 REI ; Retry faulting instruction.

```

55 10 BC 9A
01 0022'CF 55 E0
05

8E D5
103F 8F BA
5E 08 C0
5E 8E C0
26 00 DA
02

```

0152 613 .SBTTL REFLECTCHK
0152 614 :++
0152 615 : REFLECT MACHINE CHECK TO USER
0152 616 :
0152 617 : This code is entered if the machine check was fatal. It determines
0152 618 : if it was just fatal to the process which caused it (current process
0152 619 : is in USER or SUPER mode), or if it was fatal to the entire system
0152 620 : (current process is in EXEC or KERNEL mode).
0152 621 :
0152 622 : If current process is in USER or SUPER mode,
0152 623 : set up an exception on user's stack and REI to it
0152 624 : If current process is in EXEC or KERNEL mode,
0152 625 : issue a fatal bugcheck.
0152 626 : CALLING SEQUENCE:
0152 627 : BRB/W -- NOTHING EXTRA CAN BE ON THE STACK!!
0152 628 :
0152 629 : STACK CONTENTS:
0152 630 : 00(SP): saved R0,R1,R2,R3,R4,R5,AP
0152 631 : 1C(SP): 2 longword inputs for recovery block check
0152 632 : 24(SP): (also AP) machine check log -- 1st longword is a byte count.
0152 633 :--
0152 634 REFLECTCHK: ; Reflect exception according
0152 635 ; to current access mode.
0152 636 BBS #PSLSV_CURMOD+1, - ; Branch if USER or SUPER.
0157 637 MC$P_PSL(AP),10$ ;
0157 638 BRW BUGCHECK ; EXEC or KERNEL; bugcheck.
015A 639 ;
015A 640 10$: ; SUPER or USER; exception.
015A 641 MFPR #PRS_KSP,R0 ; Get kernel stack pointer.
015D 642 MOVQ MC$P_PC(AP),-(R0) ; Push PC,PSL on kernel stack.
0161 643 MTPR R0,#PRS_KSP ; Replace new kernel stack ptr.
0164 644 POPR #*M<R0,R1,R2,R3,R4,R5,AP> ; Restore registers.
0168 645 ADDL #<2*4>,SP ; Pop inputs for recovery block check.
016B 646 ADDL (SP)+,SP ; Pop mck log from stack.
016E 647 ;
016E 648 : Set up an exception stack for current process.
016E 649 : The faulting PC,PSL pair are still on the interrupt stack. Alter
016E 650 : them to look as if an exception has occurred.
016E 651 :
016E 652 MOVAB G^EXE$MCHECK,(SP) ; Replace exception PC.
0175 653 EXTZV #PSLSV_CURMOD, - ; Zero exception PSL, except
017C 654 #PSLSS_CURMOD, - ; for current access mode.
017C 655 4(SP),4(SP) ;
017C 656 ROTL #PSLSV_PRVMOD, - ; Create a PSL of current mode
0182 657 4(SP),4(SP) ; kernel, correct previous
0182 658 ; mode, and IPL 0.
0182 659 MTPR #0,#PR730$_MCESR ; Clear 'mcheck in progress' flag.
0185 660 REI ; Go to exception handler.
0186 661

```

<pre> 03 14 AC 19 E0 002C 31 50 00 DB 70 10 AC 7D 00 50 DA 103F 8F BA 5E 08 CO 5E 8E CO </pre>	<pre> 9E EF 9C DA 02 </pre>	<pre> 04 AE 6E 00000000'GF 04 AE 02 18 04 AE 04 AE 16 26 00 </pre>	<pre> 0152 636 0157 637 0157 638 015A 639 015A 641 015D 642 0161 643 0164 644 0168 645 016B 646 016E 647 016E 648 016E 649 016E 650 016E 651 016E 652 0175 653 017C 654 017C 655 017C 656 0182 657 0182 658 0182 659 0185 660 0186 661 </pre>	<pre> ; Reflect exception according ; to current access mode. ; Branch if USER or SUPER. ; ; EXEC or KERNEL; bugcheck. ; SUPER or USER; exception. ; Get kernel stack pointer. ; Push PC,PSL on kernel stack. ; Replace new kernel stack ptr. ; Restore registers. ; Pop inputs for recovery block check. ; Pop mck log from stack. ; ; Set up an exception stack for current process. ; The faulting PC,PSL pair are still on the interrupt stack. Alter ; them to look as if an exception has occurred. ; ; Replace exception PC. ; Zero exception PSL, except ; for current access mode. ; ; Create a PSL of current mode ; kernel, correct previous ; mode, and IPL 0. ; Clear 'mcheck in progress' flag. ; Go to exception handler. </pre>
--	-----------------------------	--	---	---

```

0186 663 .SBTTL BUGCHECK
0186 664 :++
0186 665 : If user has declared a recovery block, transfer control to it.
0186 666 : Else issue a fatal bugcheck.
0186 667 :
0186 668 : CALLING SEQUENCE:
0186 669 : BRB/W -- NOTHING EXTRA CAN BE ON THE STACK!!!
0186 670 :
0186 671 : STACK CONTENTS ON ENTRY:
0186 672 : 00(SP): saved R0,R1,R2,R3,R4,R5,AP
0186 673 : 1C(SP): 2 longword inputs for recovery block check
0186 674 : 24(SP): (also AP) machine check log
0186 675 :--
103F 8F BA 0186 676 BUGCHECK:
0186 677 POPR #^M<R0,R1,R2,R3,R4,R5,AP> ; Restore registers.
018A 678 :
018A 679 : A fatal bugcheck is now inevitable unless a user has declared a machine
018A 680 : check recovery block.
018A 681 :
018A 682 :
26 00 DA 018A 683 MTPR #0,#PR730$,MCESR ; ***** temporary!! *****
00000000'GF 16 018D 684 JSB G^EXESMCHK_BUGCHK ; If return, no recovery block.
0193 685 BUG_CHECK = ; Issue fatal bugcheck.
0193 686 MACHINECHK,FATAL

```



```

01D7 744 :++
01D7 745 : EXES$LOGMEM -- Log memory Control and Status Registers
01D7 746 :
01D7 747 : FUNCTIONAL DESCRIPTION:
01D7 748 : EXES$LOGMEM is called to log memory CSRs. If called with R3 =
01D7 749 : EMB$K_SE (log a soft memory error), look at the memory CSRs to see
01D7 750 : if the CRD (soft error) bit was set; if not, don't log the CSRs.
01D7 751 : If "too many" CRD errors have been logged recently, also don't log
01D7 752 : the CSRs.
01D7 753 :
01D7 754 : NOTE: The error bits in Nebula's memory CSRs are read-to-clear.
01D7 755 :
01D7 756 : INPUTS:
01D7 757 : R3: errorlog type code
01D7 758 :
01D7 759 : IMPLICIT INPUTS:
01D7 760 : The first longword of @MMG$GL_SBICONF contains the virtual address of
01D7 761 : the first memory controller CSR.
01D7 762 :
01D7 763 : OUTPUTS:
01D7 764 : Create entry in errorlog buffer containing the three memory controller
01D7 765 : Control and Status Registers.
01D7 766 : CRD error logging may be disabled.
01D7 767 : R0: low bit signals success/failure
01D7 768 : R1-R5 destroyed.
01D7 769 :--
01D7 770 EXES$LOGMEM:
51 00000000'GF D0 01D7 771 MOVL G^MMG$GL_SBICONF,R1 : Get address of SBICONF array.
51 51 61 D0 01DE 772 MOVL (R1),R1 : Get VA of 1st memory controller CSR.
08 A1 DD 01E1 773 DSBINT #31,R0 : Block out all interrupts.
04 A1 DD 01E7 774 PUSHL MEM$L_CSR2(R1) : Push memory controller registers
61 DD 01EA 775 PUSHL MEM$L_CSR1(R1) : on the stack. NOTE: memory error
DD 01ED 776 PUSHL MEM$L_CSRO(R1) : bits are read-to-clear.
06 53 91 01EF 777 ENBINT R0 : Restore IPL.
18 12 01F2 778 CMPB R3,#EMB$K_SE : Looking for CRD errors?
22 04 AE 1E E1 01F5 779 BNEQ LOG_CSRS : No. Unconditionally log CSRs.
01FC 780 BBC #CSR1$V CRD, - : If CRD error bit not set,
01FC 781 MEM$L_CSR1(SP),NOLOG : do not log soft memory error.
01FC 782 :
01FC 783 : A CRD error occurred. Count it, and if we haven't logged a lot of CRD errors
01FC 784 : recently, log it.
01FC 785 :
00000000'GF D6 01FC 786 INCL G^EXES$GL_MEMERRS : Bump memory error counter
06 001C'CF 96 0202 787 INCB W^ECC$AB_MEMERR : Count # of CRD errors LOGGED recently.
06 001C'CF 91 0206 788 CMPB W^ECC$AB_MEMERR, - : Already logged enough CRD errors
020B 789 #CRDLOGMAX : recently?
11 1A 020B 790 BGTRU NOLOG : Yes. Skip the logging.
06 11 020D 791 BRB LOGNOCNT : Don't bump count again.
020F 792
020F 793 LOG_CSRS:
00000000'GF D6 020F 794 INCL G^EXES$GL_MEMERRS : Bump memory error counter
54 0C 9A 0215 795 LOGNOCNT:
55 SE D0 0215 796 MOVZBL #<4*3>,R4 : Size of errorlog buffer.
FF98 30 0218 797 MOVL SP,R5 : Point to error log buffer.
021E 798 BSBW LOGGER : Log memory CSRs.
SE 0C C0 021E 799 NOLOG:
800 ADDL #<4*3>,SP : Pop CSRs off stack.

```

MCHECK730
V04-000

-- NEBULA MACHINE CHECK L 6
* LOGGING ROUTINES FOR MACHINE CHECKS *

16-SEP-1984 00:55:47
5-SEP-1984 04:10:17

VAX/VMS Macro V04-00
[SYSLOA.SRC]MCHECK730.MAR;1

Page 20
(15)

MC
V04

05 0221 801 RSB

```

0222 803      .SBTTL  ECC$REENABLE -- TIMER CALL FROM SYSTEM CLOCK ROUTINE
0222 804      :++
0222 805      : ECC$REENABLE -- TIMER CALL FROM SYSTEM CLOCK ROUTINE
0222 806      :
0222 807      : FUNCTIONAL DESCRIPTION:
0222 808      : This routine periodically scans memory controller CSRs for
0222 809      : CRD errors. CRD errors are normally reported by interrupt,
0222 810      : but even when CRD interrupts are turned off this routine will
0222 811      : still scan memory controller CSRs periodically, to report a
0222 812      : representative sample of CRD errors.
0222 813      :
0222 814      : Also, check if it is time to reenab CRD interrupts.
0222 815      : CRD interrupts may have been disabled by the CRD interrupt handler,
0222 816      : EXE$LOGCRD, if it determines that "too many" interrupts are being
0222 817      : received.
0222 818      :
0222 819      : INPUTS:
0222 820      : NONE
0222 821      :
0222 822      : IMPLICIT OUTPUTS:
0222 823      : If a CRD error is found the memory controller CSRs will be logged.
0222 824      : CRD (Corrected Read Data) interrupts may be enabled for all
0222 825      : memory controllers.
0222 826      :--
0222 827      :
0222 828      ECC$REENABLE::
001A'CF  B7 0222 829      DECW  W^ECC$GW_CRDWATCH      : Time to scan for CRD errors?
           OE 14 0226 830      BGTR  REENAB_SCAN      : Branch if no.
001A'CF  3F BB 0228 831      PUSHR #^M<R0,R1,R2,R3,R4,R5> : Save working registers.
           3C B0 022A 832      MOVW  #CRDWATCHTIME, - : Reset scan timer.
           53 06 3C 022F 833      W^ECC$GW_CRDWATCH      :
           A3 10 022F 834      MOVZWL #EMBSK_SE,R3      : Test for CRD error,
           3F BA 0232 835      BSBB  EXE$LOGMEM      : and log memory CSRs if found.
           0234 836      POPR  #^M<R0,R1,R2,R3,R4,R5> : Restore registers.
           0236 837      :
           0236 838      : If any CRD errors were found, the memory controller CSRs were logged.
           0236 839      : Now check to see if its time to enable CRD interrupts. CRD interrupts are
           0236 840      : enabled periodically, whether or not they were disabled by EXE$LOGCRD.
           0236 841      :
           0236 842      REENAB_SCAN:
0018'CF  B7 0236 843      DECW  W^ECC$GW_REENAB      : Has reenab time elapsed?
           2D 14 023A 844      BGTR  20$      : Branch if no.
0018'CF  0384 8F B0 023C 845      MOVW  #REENABTIME, - : Yes. Reset reenab timer.
           0243 846      W^ECC$GW_REENAB      :
           001C'CF 94 0243 847      CLRB  W^ECC$AB_MEMERR      : Reset CRD log counter.
           001D'CF 94 0247 848      CLRB  W^ECC$AB_CRDCNT      : Reset CRD interrupt counter.
00000000'GF 00' E1 024B 849      BBC   S^#EXE$V_CRDENABL, - : Br if SYSGEN parameter does
           16 0252 850      G^EXE$GL_FLAGS,20$ : not specify CRD interrupts.
           51 DD 0253 851      PUSHL R1 : Save working register.
           51 00000000'GF D0 0255 852      MOVL  G^MMG$GL_SBICONF,R1 : Get address of CONFREG array.
           04 A1 10000000 8F C8 025C 853      MOVL  (R1),R1 : Get VA of 1st memory controller CSR.
           02  BA 025F 854      BISL  #CSR1$M_CRDENAB, - : Reenab CRD interrupts.
           05 0267 855      MEMSL CSR1(R1) :
           0267 856      POPR  #^M<RT> :
           0269 857      RSB   : Return.
  
```



```

026A 859 .SBTTL EXESLOGCRD -- CORRECTED MEMORY DATA INTERRUPTS
026A 860 :++
026A 861 : This routine is called when a CRD -- Corrected Read Data -- interrupt
026A 862 : is received from a memory controller. Log all interrupts, and
026A 863 : continue. If too many CRD interrupts are logged, turn off CRD interrupts.
026A 864 :--
026A 865 .ALIGN LONG
026C 866 EXESLOGCRD::
026C 867 EXESINT54::
      3F BB 026C 868 PUSHR #*M<R0,R1,R2,R3,R4,R5> ; Save working registers.
      53 06 3C 026E 869 MOVZWL #EMBSK_SE,R3 ; Soft memory error.
      FF63 30 0271 870 BSBW EXESLOGMEM ; Log a memory error.
      001E'CF D6 0274 871 INCL W*MMG$L_CRDCNT ; Count total CRD interrupts.
      001D'CF 96 0278 872 INCB W*ECC$AB_CRDCNT ; Count recent CRD interrupts.
      03 001D'CF 91 027C 873 CMPB W*ECC$AB_CRDCNT, - ; More than enough CRD interrupts
      0281 874 #CRDINTMAX ; lately?
      12 1B 0281 875 BLEQU 10$ ; No, do not disable CRD interrupts.
      51 00000000'GF D0 0283 876 MOVL G*MMG$GL_SBICONF,R1 ; Get address of CONFREG array.
      51 61 D0 028A 877 MOVL (R1),R1 ; Get VA of 1st memory controller CSR.
      04 A1 10000000 8F CA 028D 878 BICL #CSR1$M_CRDENAB, - ; Disable CRD interrupts.
      0295 879 MEM$L_CSR1(R1)
      3F BA 0295 880 10$:
      02 0295 881 POPR #*M<R0,R1,R2,R3,R4,R5> ; Restore registers.
      0297 882 REI ; Return from interrupt.
      0298 883
      0298 884
      0298 885 .SBTTL END OF MODULE
      0298 886 .END

```

```

BADINT_MIN = 00000001
BADMCK_MIN = 00000001
BAD_MEM_CSR 000000BB R 03
BAD_TYPE 0000002E R R 03
BAD_UB_ADDR 000000BB R 03
BUGS_BADMCKCOD ***** X 03
BUGS_MACHINECHK ***** X 03
BUGCHECK 00000186 R 03
CHECK_PTE 0000007A R R 03
CHK_AND_RESUME 00000123 R 03
CRDINTMAX = 00000003
CRDLOGMAX = 00000006
CRDWATCHTIME = 0000003C
CSRISM_CRDENAB = 10000000
CSRISV_CRD = 0000001E
ECC$AB_CRDCNT 0000001D R 02
ECC$AB_MEMERR 0000001C R R 02
ECC$GW_CRDWATCH 0000001A R R 02
ECC$GW_REENAB 00000C18 R 02
ECC$REENABLE 00000222 RG 03
EMBSB_MC_SUMCOD = 00000010
EMBSK_HE = 00000008
EMBSK_MC = 00000002
EMBSK_SE = 00000006
EMBSW_MC_ENTRY = 00000004
ERL$ACLOC$EMB ***** X 03
ERL$RELEASE$EMB ***** X 03
EXES$GL_FLAGS ***** X 03
EXES$GL_MCHKERRS ***** X 03
EXES$GL_MEMERRS ***** X 03
EXES$GL_TB1OLD 00000000 RG 02
EXES$GL_TB2OLD 00000004 RG 02
EXES$INT54 0000026C RG 03
EXES$INT58 00000000 RG 03
EXES$INT5C 00000000 RG 03
EXES$INT60 00000000 RG 03
EXES$LOGCRD 0000026C RG 03
EXES$LOGMEM 000001D7 R 03
EXES$M$CHECK ***** X 03
EXES$M$CHK 00000004 RG 03
EXES$M$CHK_BUGCHK ***** X 03
EXES$M$CHK_ERRCNT 00000000 RG 02
EXES$M$CHK_TEST ***** X 03
EXES$RH780_INT 00000000 RG 03
EXES$UBAERR_INT 00000000 RG 03
EXESV_CRDENABL ***** X 03
FPAPARITY_MIN = 00000001
FPA_PARITY 000000E5 R 03
LAST_BADINT 0000000C R 02
LAST_BADMCK 00000008 R 02
LAST_FPAPARITY 00000010 R 02
LAST_RDS 00000014 R 02
LOGGER 000001B6 R 03
LOGNOCNT 00000215 R 03
LOG_CSRS 0000020F R 03
LOG_M$CHECK 00000197 R 03
LOG_TBERR 0000008E R 03

```

```

MCSL_BYTCNT 00000000
MCSL_P1 00000008
MCSL_P2 0000000C
MCSL_PC 00000010
MCSL_PCPSLPTR = FFFFFFFF8
MCSL_PSL 00000014
MCSL_RECQVMSK = FFFFFFFFC
MCSL_TYPECODE 00000004
MCHK$M_LOG = 00000001
MCHK$M_MCK = 00000002
MCHK$M_NEXM = 00000004
MEMSL_CSRO 00000000
MEMSL_CSR1 00000004
MEMSL_CSR2 00000008
MICRO_ERRORS 000000BB R 03
MMG$GL_MAXPFN ***** X 03
MMG$GL_SBICONF ***** X X 03
MMG$GL_SPTBASE ***** X 03
MMGSL_CRDCNT 0000001E R 02
NOLOG 0000021E R R 03
NO_FAST_INT 000000D1 R R 03
NX_MEM 000000C4 R R 03
POP1SPACE 0000005D R R 03
POSPACE 00000074 R R 03
P1SPACE 0000006C R 03
PCBSL_PHD = 0000006C
PFNSAB_TYPE ***** X 03
PFNSM_BADPAG = 00000020
PHDSL_POBR = 000000C8
PHDSL_P1BR = 000000D0
PRS_IPL = 00000012
PRS_KSP = 00000000
PR730$M$CESR = 00000026
PR730$M$TODR = 0000001B
PSL$S_CURMOD = 00000002
PSL$V_CURMOD = 00000018
PSL$V_PRVMOD = 00000016
PTE_NOT_RESIDENT 0000008C R 03
RDATASUBS 000000F9 R 03
RDS_MIN = 00000001
REENABTIME = 00000384
REENAB_SCAN 00000236 R 03
REFLECTCHK 00000152 R R 03
RESUME 00000137 R R 03
RESUME_TABLE 00000022 R 02
SCH$GL_CURPCB ***** X 03
SPT$E_READCHK 000000BB R 03
SYSTEMSPACE 00000057 R R 03
TB_PARITY 00000043 R 03
TB_THRESHOLD = 0000000A
UNALIGNED_IO 000000BB R 03
UNK_IO_ADDR 000000C4 R 03
VASS_VPN = 00000015
VASV_P1 = 0000001E
VASV_SYSTEM = 0000001F
VASV_VPN = 00000009

```

! Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes
. ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000018 (24.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
MCHK\$DATA	00000040 (64.)	02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC QUAD
WIONONPAGED	00000298 (664.)	03 (3.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC QUAD

! Performance indicators !

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.06	00:00:01.46
Command processing	121	00:00:00.46	00:00:03.03
Pass 1	299	00:00:06.53	00:00:22.57
Symbol table sort	0	00:00:00.85	00:00:02.20
Pass 2	166	00:00:01.73	00:00:07.71
Symbol table output	13	00:00:00.07	00:00:00.26
Psect synopsis output	3	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	633	00:00:09.72	00:00:37.25

The working set limit was 1500 pages.
53475 bytes (105 pages) of virtual memory were used to buffer the intermediate code.
There were 50 pages of symbol table space allocated to hold 843 non-local and 11 local symbols.
886 source lines were read in Pass 1, producing 18 object records in Pass 2.
32 pages of virtual memory were used to define 31 macros.

! Macro library statistics !

Macro library name	Macros defined
_\$255\$DUA28:[SYSLOA.OBJ]MC.MLB;1	5
_\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	17
_\$255\$DUA28:[SYSLIB]STARLET.MLB;2	6
TOTALS (all libraries)	28

958 GETS were required to define 28 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LISS:MCHECK730/OBJ=OBJ\$:MCHECK730 MSRC\$:MCHECK730/UPDATE=(ENH\$:MCHECK730)+EXECMLS/LIB+LIB\$:MC/LIB

