


```

IIIIII  NN    NN    IIIIII  AAAAAA  DDDDDDDD  PPPPPPPP  77777777  888888  000000
IIIIII  NN    NN    IIIIII  AAAAAA  DDDDDDDD  PPPPPPPP  77777777  888888  000000
  II    NN    NN    II      AA    AA    DD    DD  PP    PP    77    88    88  00    00
  II    NN    NN    II      AA    AA    DD    DD  PP    PP    77    88    88  00    00
  II    NN    NN    II      AA    AA    DD    DD  PP    PP    77    88    88  00    00
  II    NNNN  NN    II      AA    AA    DD    DD  PP    PP    77    88    88  00    00
  II    NNNN  NN    II      AA    AA    DD    DD  PP    PP    77    88    88  00    00
  II    NN  NN  NN    II      AA    AA    DD    DD  PPPPPPPP  77    88    88  00    00
  II    NN  NN  NN    II      AA    AA    DD    DD  PPPPPPPP  77    88    88  00    00
  II    NN    NNNN  II      AAAAAAAAAA  DD    DD  PP    PP    77    88    88  0000  00
  II    NN    NNNN  II      AAAAAAAAAA  DD    DD  PP    PP    77    88    88  0000  00
  II    NN    NN    II      AA    AA    DD    DD  PP    PP    77    88    88  00    00
  II    NN    NN    II      AA    AA    DD    DD  PP    PP    77    88    88  00    00
IIIIII  NN    NN    IIIIII  AA    AA  DDDDDDDD  PP    PP    77    88    88  000000  00
IIIIII  NN    NN    IIIIII  AA    AA  DDDDDDDD  PP    PP    77    88    88  000000  00

```

....
....
....
....

```

LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II     SS
LL      II     SS
LL      II     SS
LL      II     SS
LL      II     SSSSSS
LL      II     SSSSSS
LL      II     SS
LL      II     SS
LL      II     SS
LL      II     SS
LLLLLLLLLLLL  IIIIII  SSSSSSSS
LLLLLLLLLLLL  IIIIII  SSSSSSSS

```

(3)	254	Macros to describe nexus configurations
(4)	379	Adapter-specific data structures
(5)	523	CPU-specific data structures
(6)	723	Message strings
(7)	734	INISIOMAP, Initialize and map nexuses
(8)	899	INITADP_780, _750, _730, and _UV1
(9)	916	CONFIG_TOSPACE
(10)	1066	CREATE_ARRAYS
(11)	1109	MAP_PAGES
(13)	1269	INISUBSPACE
(14)	1339	INISUBADP - BUILD ADP AND INITIALIZE UBA
(14)	1815	INISMBADP - BUILD ADP AND INITIALIZE MBA
(14)	1816	INISDRADP - BUILD ADP AND INITIALIZE DR32
(14)	1817	INISCIADP - BUILD ADP AND INITIALIZE CI
(14)	1997	INISKDZ11
(14)	2031	INISCONSOLE, init data structures for console
(15)	2141	EXESINI_TIMWAIT - COMPUTE CORRECT TIMEWAIT LOOP VALUES
(16)	2299	EXESINIT_TODR - SET SYSTEM TIME TO CORRECT VALUE AT STARTUP

```
0000 1      .NLIST  CND
0000 3      .TITLE  INIADP780 - ADAPTER INITIALIZATION FOR VAX 11/780
0000 5
0000 9
0000 13
0000 17
0000 21
0000 25
0000 26      .IDENT  'V04-002'
0000 27
0000 28      *****
0000 29      *
0000 30      *  COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 31      *  DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 32      *  ALL RIGHTS RESERVED.
0000 33      *
0000 34      *  THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 35      *  ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 36      *  INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 37      *  COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 38      *  OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 39      *  TRANSFERRED.
0000 40      *
0000 41      *  THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 42      *  AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 43      *  CORPORATION.
0000 44      *
0000 45      *  DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 46      *  SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 47      *
0000 48      *
0000 49      *****
0000 50
0000 51      Facility: System bootstrapping and initialization
0000 52
0000 53      Abstract: This module contains initialization routines that are loaded
0000 54      during system initialization (rather than linked into the system).
0000 55
0000 56      Environment: Mode = KERNEL, Executing on INTERRUPT stack, IPL=31
0000 57
0000 58      Author: Trudy C. Matthews          Creation date: 22-Jan-1981
0000 59
0000 60      Modification history:
0000 61
0000 62      V04-002 TCM0013          Trudy C. Matthews          10-Sep-1984
0000 63      Add $BQODEF missing from TCM0012.
0000 64
0000 65      V04-001 TCM0012          Trudy C. Matthews          07-Sep-1984
0000 66      For venus processor: turn on cache before calibrating
0000 67      TIMEDWAIT cells (routine EXESINI_TIMWAIT). Store the TIMEDWAIT
0000 68      values calculated after cache is enabled in the boot driver's
0000 69      TIMEDWAIT cells. This is because the boot driver initially
0000 70      has to run with cache off, but after booting will run with
0000 71      cache on.
0000 72
0000 73      V03-024 TCM0011          Trudy C. Matthews          31-Jul-1984
0000 74      Change venus's CRD interrupt vector back to ^X54 in the SCB.
```

```

0000 75 : and its SBIA Fail vector to ^X64.
0000 76 :
0000 77 : V03-023 WMC0001 Wayne Cardoza 30-Jul-1984
0000 78 : Add H memory to 780 list.
0000 79 :
0000 80 : V03-022 TCM0010 Trudy C. Matthews 25-Jul-1984
0000 81 : Fix a bug in INISUBSPACE for the 11/790 that caused second
0000 82 : and subsequent unibus adapter spaces to be mapped incorrectly.
0000 83 : Fix bugs in INISSCB for the 11/790. Fix conditional
0000 84 : assembly flags in INISCONSOLE for the 11/790.
0000 85 :
0000 86 : V03-021 KDM0100 Kathleen D. Morse 01-May-1984
0000 87 : Correct address of memory CSRs to be past the 8 missing
0000 88 : Qbus adapter pages that do not exist.
0000 89 :
0000 90 : V03-020 KDM0099 Kathleen D. Morse 27-Apr-1984
0000 91 : On a MicroVAX I, if the sysgen parameter TIMEDWAIT is set
0000 92 : to request no time-prompting, then use the last recorded
0000 93 : system time instead. This is found in EXESGQ_TODCBASE
0000 94 : which can be updated with a SET TIME command.
0000 95 :
0000 96 : V03-019 RLRSCORPIO Robert L. Rappaport 16-Mar-1984
0000 97 : Begin additions (to INISIOMAP) for Scorpio support.
0000 98 : Also move ADAPDESC to SYSMAR.MAR, changing it to remove
0000 99 : the ADAP_GENERAL array.
0000 100 :
0000 101 : V03-018 RLRINIADP Robert Rappaport 28-Feb-1984
0000 102 : Add refinements to previous update that introduces
0000 103 : longword array CONFREG. Mainly add logic to allow for
0000 104 : independently assembled invocations of ADAPDESC macro
0000 105 : to be linked into this code. This provides possible
0000 106 : support of BI as a public bus, with user defined nodes.
0000 107 :
0000 108 : V03-017 KPL0100 Peter Lieberwirth 30-Jan-1984
0000 109 : Implement first step towards a longword-array CONFREG to
0000 110 : replace current byte array CONFREG. INIADP will construct
0000 111 : two confregs, CONFREG and CONFREGL. CONFREGL will be
0000 112 : a longword array. The high byte will be a VMS-bus
0000 113 : designation, and the low word will contain the 16-bit
0000 114 : device type. The BI introduces 16 bit device types.
0000 115 :
0000 116 : When all references to CONFREG have been modified to touch
0000 117 : CONFREGL, INIADP will be modified again to stop creating
0000 118 : the byte array.
0000 119 :
0000 120 : While here, map 9 pages of CI register space, up from 8.
0000 121 :
0000 122 : V03-016 KPL0001 Peter Lieberwirth 17-Jan-1984
0000 123 : Fix bug in V03-015 that caused a failure to boot on 750s.
0000 124 : Specifically, add NDT$_MEM1664NI to ADAPDESC macro.
0000 125 :
0000 126 : V03-015 TCM0009 Trudy C. Matthews 12-Dec-1983
0000 127 : Add support for booting from VENUS console device to
0000 128 : INISCONSOLE. When mapping I/O space on VENUS, use the
0000 129 : PAMM to determine if any adaptors are present on the
0000 130 : ABUS.
0000 131 :

```

```

0000 132 : V03-014 KDM0081 Kathleen D. Morse 13-Sep-1983
0000 133 : Create version for Micro-VAX I.
0000 134 :
0000 135 : V03-013 DWT0126 David W. Thiel 30-Aug-1983
0000 136 : Modify EXESINIT_TODR to set internal time without
0000 137 : modifying the contents of the system disk.
0000 138 :
0000 139 : V03-012 KDM0062 Kathleen D. Morse 18-Jul-1983
0000 140 : Add loadable, cpu-dependent routine for initializing
0000 141 : the time-wait loop data cells, EXESINI_TIMWAIT.
0000 142 :
0000 143 : V03-011 KDM0057 Kathleen D. Morse 15-Jul-1983
0000 144 : Added loadable, cpu-dependent routine for initializing
0000 145 : the system time, EXESINIT_TODR.
0000 146 :
0000 147 : V03-010 KTA3071 Kerbey T. Altmann 12-Jul-1983
0000 148 : Include CPU-specific console init code.
0000 149 :
0000 150 : V03-009 TCM0008 Trudy C. Matthews 10-Jan-1983
0000 151 : Change PSECT of 11/790 data that must stick around after
0000 152 : INIADP is deleted. Build arrays ABUS VA, ABUS TYPE, and
0000 153 : ABUS_INDEX that describe the 11/790 ABUS configuration.
0000 154 :
0000 155 : V03-008 MSH0002 Maryann Hinden 08-Dec-1982
0000 156 : Add powerfail support for DW750.
0000 157 :
0000 158 : V03-007 ROW0142 Ralph O. Weber 24-NOV-1982
0000 159 : Change UBA interrupt services routines prototype so that
0000 160 : UBAERRADR is correctly computed as an offset from UBAINTBASE.
0000 161 :
0000 162 : V03-006 TCM0007 Trudy C. Matthews 10-Nov-1982
0000 163 : Add 11/790-specific initialization of SCB.
0000 164 :
0000 165 : V03-005 TCM0006 Trudy C. Matthews 8-Nov-1982
0000 166 : Initialize field ADPSL_AVECTOR with the address of
0000 167 : each adapter's first SCB vector.
0000 168 :
0000 169 : V03-004 KTA3018 Kerbey T. Altmann 30-Oct-1982
0000 170 : Move from INILOA facility, rename from INITADP,
0000 171 : put in conditional assembly, rewrite some routines.
0000 172 :
0000 173 : V03-003 MSH0001 Maryann Hinden 24-Sep-1982
0000 174 : Change EXESDW780_INT to EXESUBAERR_INT.
0000 175 :
0000 176 : V03-002 TCM0005 Trudy C. Matthews 10-Aug-1982
0000 177 : Added support for 11/790 processor.
0000 178 :
0000 179 : V03-001 KDM0002 Kathleen D. Morse 28-Jun-1982
0000 180 : Added $DCDEF.
0000 181 :
0000 182 :--

```

```
0000 184 :  
0000 185 : MACRO LIBRARY CALLS  
0000 186 :  
0000 187 $ADPDEF ; Define ADP offsets.  
0000 188 $BIICDEF ; Define BIIC offsets.  
0000 189 $BQODEF ; Define boot vector offsets.  
0000 190 $BTODEF ; Define boot devices  
0000 191 $BUADEF ; Define BUA Register offsets.  
0000 192 $CRBDEF ; Define CRB offsets.  
0000 193 $DCDEF ; Define adapter types  
0000 194 $DDBDEF ; Define DDB offsets  
0000 195 $DYNDEF ; Define data structure type codes.  
0000 196 $IDBDEF ; Define interrupt dispatcher offsets.  
0000 202 $I0780DEF ; Define 11/780 I/O space.  
0000 219 $MCHKDEF ; Define machine check masks.  
0000 220 $NDTDEF ; Define nexus device types.  
0000 221 $PRDEF ; Define IPR numbers.  
0000 222  
0000 224 $PR780DEF ; Define 11/780 specific IPR numbers.  
0000 226  
0000 230  
0000 234  
0000 238  
0000 242  
0000 246  
0000 247 $PTEDEF ; Define Page Table Entry bits.  
0000 248 $RPBDEF ; Define Restart Parameter Block fields.  
0000 249 $SUBADEF ; Define UBA register offsets.  
0000 250 $UCBDEF ; Define UCB offsets.  
0000 251 $VADEF ; Define virtual address fields.  
0000 252 $VECDEF ; Define vec offsets.
```

```

0000 254 .SBTTL Macros to describe nexus configurations
0000 255 :
0000 256 : The macros FLOAT_NEXUS and FIXED_NEXUS add one or more entries to a
0000 257 : nexus descriptor table. Each entry is of the form:
0000 258 : -----
0000 259 : | PFN of nexus I/O space |
0000 260 : -----
0000 261 : | bus | 0 | type |
0000 262 : -----
0000 263 : type = 0 -> floating nexus
0000 264 : type = non-zero -> fixed nexus; type = fixed adapter type
0000 265 : bus = 0, if SBI; %x80 if BI (this is a VMS-only designation)
0000 266 :
0000 267 :
0000 268 : device_type: SBI adapters have 8-bit device type codes. These
0000 269 : device types are simple integers.
0000 270 :
0000 271 : BI adapters have 16-bit device type codes, that are
0000 272 : subject to the following interpretation:
0000 273 :
0000 274 : - the MSB of the device-type field will be 0 for DEC
0000 275 : devices and 1 for non-DEC devices,
0000 276 :
0000 277 : - DEC memory devices will have 0s in the high-order
0000 278 : byte of the device type,
0000 279 :
0000 280 : - non-DEC supplied memory devices will have a 1 in the
0000 281 : MSB of the high-order byte, and the rest of the high
0000 282 : order byte will contain 0s.
0000 283 :
0000 284 : - The "all 0s" and "all 1s" device-type codes are
0000 285 : reserved for DEC.
0000 286 :
0000 287 : If SBI type codes were simply expanded to a word for purposes of the routines
0000 288 : in this module, there would be possible conflicts between SBI devices and
0000 289 : BI memory adapters supplied by DEC. Voila: the bus type.
0000 290 :
0000 291 : Macro FLOAT_NEXUS.
0000 292 : INPUTS:
0000 293 : PHYSADR -- physical address of 1 or more contiguous floating nexus
0000 294 : slots
0000 295 : NUMNEX -- number of contiguous floating nexuses, default = 1
0000 296 : PERNEX -- amount of address space per nexus (does not have to be
0000 297 : specified if NUMNEX = 1)
0000 298 :
0000 299 : .MACRO FLOAT_NEXUS PHYSADR,NUMNEX=1,PERNEX=0
0000 300 : PA = PHYSADR
0000 301 : .REPEAT NUMNEX ; For each nexus...
0000 302 : .LONG <PA/^X200> ; Store PFN.
0000 303 : .LONG 0 ; Store floating nexus type.
0000 304 : PA = PA + PERNEX ; Increment to physical address of next nexus.
0000 305 : .ENDR
0000 306 : .ENDM FLOAT_NEXUS
0000 307 :
0000 308 :
0000 309 : Macro FIXED_NEXUS.
0000 310 :

```



```

0000 311 : INPUTS:
0000 312 :     PHYSADR - physical address of 1 or more contiguous fixed nexus slots
0000 313 :     PERNEX - amount of address space per nexus
0000 314 :     NEXUSTYPES - a list of fixed nexus types, enclosed in <>
0000 315 :
0000 316 :     .MACRO FIXED_NEXUS      PHYSADR,PERNEX=0,NEXUSTYPES
0000 317 :     PA = PHYSADR
0000 318 :     .IRP  TYPECODE,NEXUSTYPES ; For each fixed nexus type...
0000 319 :     .LONG <PA/^X200>         ; Store PFN.
0000 320 :     .LONG TYPECODE           ; Store fixed nexus type.
0000 321 :     PA = PA + PERNEX         ; Increment to address of next nexus.
0000 322 :     .ENDR
0000 323 :     .ENDM  FIXED_NEXUS
0000 324 :
0000 325 :
0000 326 : Macro NEXUSDESC_TABLE - declare the beginning of a NEXUS descriptor table
0000 327 :
0000 328 :     1st byte in table (at offset -5 from label) contains length of
0000 329 :     adapter type code field in CSR's on this bus. [Note for SBI like
0000 330 :     busses, this is 1.] The next longword (at offset -4) in the
0000 331 :     table contains the Software defined bus type byte defined in the
0000 332 :     high order byte of the longword. [Note for SBI like busses, this
0000 333 :     value is 0, for the BI it is ^x80.]
0000 334 :
0000 335 :
0000 336 : Define parameters that may be specified or used in macro invocation.
0000 337 :
00000000 0000 338 BI_LIKE = 0 ; BI like bus.
00000001 0000 339 SBI_LIKE = 1 ; SBI like bus.
0000 340
00000001 0000 341 SBI_CSR_LEN = 1 ; Length of type code field in adapter CSR's
0000 342 : on SBI, CMI, etc.
00000002 0000 343 BI_CSR_LEN = 2 ; Length of type code field in adapter CSR's
0000 344 : on BI.
0000 345
00000000 0000 346 SBI_BUS_CODE = 0 ; Software defined bus code for SBI like busses.
80000000 0000 347 BI_BUS_CODE = ^x80000000 ; Software defined bus code for the BI.
0000 348
0000 349 .MACRO NEXUSDESC_TABLE LABEL,BUS_TYPE=SBI_LIKE
0000 350 .IF EQ,BUS_TYPE-SBI_LIKE
0000 351 .BYTE SBI_CSR_LEN
0000 352 .LONG SBI_BUS_CODE
0000 353 .IFF
0000 354 .IF EQ,BUS_TYPE-BI_LIKE
0000 355 .BYTE BI_CSR_LEN
0000 356 .LONG BI_BUS_CODE
0000 357 .IFF
0000 358 .ERROR ; UNRECOGNIZED BUS TYPE, NEXUSDESC_TABLE;
0000 359 .ENDC
0000 360 .ENDC
0000 361
0000 362 LABEL:
0000 363 .ENDM NEXUSDESC_TABLE
0000 364
FFFFF7FB 0000 365 CSR_LEN_OFFSET = -5 ; Offset before nexus descriptor of
0000 366 : byte containing length of adapter
0000 367 : type field in adapter CSR.

```

```
FFFFFFFFC 0000 368 BUS_CODE_OFFSET = -4 ; Offset before nexus descriptor table
           0000 369 ; of longword containing software
           0000 370 ; defined bus type to be or'ed with
           0000 371 ; adapter type to produce NDIS_ value.
           0000 372 :
           0000 373 : Macro END_NEXUSDESC.
           0000 374 :
           0000 375 .MACRO END_NEXUSDESC
           0000 376 .LONG 0 ; PFN=0 -> end of nexus descriptors.
           0000 377 .ENDM END_NEXUSDESC
```

```

0000 379      .SBTTL Adapter-specific data structures
0000 380      ;
0000 381      ; Put a symbol for arrays built by macros in the correct psects.
0000 382      ;
0000 383      ;***** ADAPTERS array *****
00000000 384      .PSECT $$$INIT$DATA0
0000 385 ADAPTERS:      ; Build adapter type code arrays here.
0000 386      ;
00000000 387      .PSECT $$$INIT$DATA1      ; User contributions in this .PSECT.
0000 388      ; End of ADAPTERS array.
0000 389      ;***** End of ADAPTERS array *****
0000 390      ;
0000 391      ;***** NUM_PAGES array *****
00000000 392      .PSECT $$$INIT$DATA2
0000 393 NUM_PAGES:      ; Build 'number of pages to map' array.
00000000 394      .PSECT $$$INIT$DATA3      ; User contributions in this .PSECT.
0000 395      ;***** End of NUM_PAGES array *****
0000 396      ;
0000 397      ;***** INIT_ROUTINES array *****
00000000 398      .PSECT $$$INIT$DATA4
0000 399 INIT_ROUTINES:      ; Build 'address of init routine' array.
00000000 400      .PSECT $$$INIT$DATA5      ; User contributions in this .PSECT.
0000 401      ;***** End of INIT_ROUTINES array *****
0000 402      ;
0000 403      ;
0000 404      ; To add a new adapter type:
0000 405      ; 1) Add a new ADAPDESC macro invocation to the end of this list.
0000 406      ;
00000000 407      .PSECT $$$INIT$DATA, LONG
0000 408      ;
0000 409      ;
0000 410      ; Default interrupt vectors for UNIBUS system devices
0000 411      ; (This array is indexed by the RPB field RPBSB_DEVTYP, if the RPB field
0000 412      ; RPBSW_ROUBVEC is zero. If RPBSW_ROUBVEC is not zero, then RPBSW_ROUBVEC
0000 413      ; is used and this array is not referenced at all. RPBSW_ROUBVEC is set up
0000 414      ; by PQDRIVER. RPBSL_BOOTRO is set by VMB to contain the device name in
0000 415      ; ASCII, not the vector number and device type, as it does on full
0000 416      ; architecture VAX machines.
0000 417      ;
0000 418 BOOTVECTOR:
0088 0000 419      .WORD ^X88      ; RK06/7 Interrupt vector
0070 0002 420      .WORD ^X70      ; RL01/2 Interrupt vector
0004 421      ;
0004 422 BUS_CSR_LEN:      ; Static byte containing the length (in bytes)
00 0004 423      .BYTE 0      ; of the adapter type field in the CSR's of
0005 424      ; the bus currently being configured. The
0005 425      ; proper value for the bus of interest is
0005 426      ; copied here, from the current nexus
0005 427      ; descriptor table, when we enter subroutine
0005 428      ; CONFIG_IOSPACE.
0005 429      ;
00000000 0005 430 SW_BUS_CODE:      ; Static longword containing the software
0005 431      .LONG 0      ; defined bus type, of the bus currently being
0009 432      ; configured, in the high order byte. The
0009 433      ; proper value for the bus of current interest
0009 434      ; is copied here, from the nexus descriptor
0009 435      ; table, when we enter subroutine

```

```

0009 436 ; CONFIG_IOSPACE.
0009 437
0009 438 DIRECT_VEC_NODE_CNT: ; Static longword that counts the number of
0009 439 ; direct vectoring adapter nodes that we have
00000000 0009 440 .LONG 0 ; run across so far.
00000001 000D 441
00000080 000D 442 $$$VMSDEFINED = 1 ; Define symbol that means VMS system software.
00000080 000D 443 NUMUBAVEC = 128 ; ALLOW FOR 128 UNIBUS VECTORS
000D 444
000D 445 ADAPDESC - ; Memory. ** MUST BE 1ST IN DESCRIPTOR LIST **
000D 446 ADPTYPES=<NDTS_MEM1664NI,NDTS_MEM4NI,NDTS_MEM4I,NDTS_MEM16NI, -
000D 447 NDT$_MEM16I, -
000D 448 NDT$_MEM64NIL,NDTS_MEM64EIL,NDTS_MEM64NIU,NDTS_MEM64EIU, -
000D 449 NDT$_MEM64I, -
000D 450 NDT$_MEM256NIL,NDTS_MEM256EIL,NDTS_MEM256NIU,NDTS_MEM256EIU, -
000D 451 NDT$_MEM256I, -
000D 452 NDT$_SCORMEM> -
000D 453 NUMPAGES=1
000D 454
000D 455 ADAPDESC - ; MASSbus.
000D 456 ADPTYPES=NDTS_MB, -
000D 457 NUMPAGES=8, -
000D 458 INITRTN=INI$MBADP
000D 459
000D 460 ADAPDESC - ; UNibus.
000D 461 ADPTYPES=<NDTS_UB0,NDTS_UB1,NDTS_UB2,NDTS_UB3,NDTS_BUA>, -
000D 462 NUMPAGES=8, -
000D 463 INITRTN=INI$SUBSPACE
000D 464
000D 465 ADAPDESC - ; Multi-port memory.
000D 466 ADPTYPES=<NDTS_MPM0,NDTS_MPM1,NDTS_MPM2,NDTS_MPM3>, -
000D 467 NUMPAGES=1, -
000D 468 INITRTN=INI$MPMADP
000D 469
000D 470 ADAPDESC - ; DR32.
000D 471 ADPTYPES=NDTS_DR32, -
000D 472 NUMPAGES=4, -
000D 473 INITRTN=INI$DRADP
000D 474
000D 475 ADAPDESC - ; C1780
000D 476 ADPTYPES=NDTS_CI, -
000D 477 NUMPAGES=9, -
000D 478 INITRTN=INI$CIADP
000D 479
000D 480 ADAPDESC - ; KDZ11 Processor
000D 481 ADPTYPES=NDTS_KDZ11, -
000D 482 NUMPAGES=1, -
000D 483 INITRTN=INI$KDZ11
000D 484

```

```

000D 488 :
000D 489 : TABLES OF ADAPTER-DEPENDENT INFORMATION
000D 490 :
000D 491 : THE TABLE OFFSETS ARE:
000D 492 :
000D 493 : $DEFINI ADPTAB
000D 494 :
00000001 0000 495 ADPTAB_IDBUNITS: .BLKB 1 ; # UNITS TO SET IN IDB
000C0003 0001 496 ADPTAB_ADPLEN: .BLKW 1 ; LENGTH OF ADP
00000004 0003 497 ADPTAB_ATYPE: .BLKB 1 ; ADP TYPE
0004 498 :
0004 499 : $DEFEND ADPTAB
000D 500 :
000D 501 :
000D 502 : TABLES THEMSELVES:
000D 503 :
000D 504 :
000D 505 MBATAB: ; TABLE OF MBA CONSTANTS
08 000D 506 .BYTE 8 ; # UNITS IN MBA IDB
0030 000E 507 .WORD ADPSC MBAADPLEN ; # BYTES IN MBA ADP
00 0010 508 .BYTE AT$_MBA ; MBA ADAPTER TYPE
0011 509 :
0011 510 DRTAB: ; TABLE OF DR32 CONSTANTS
01 0011 511 .BYTE 1 ; # UNITS IN DR IDB
0030 0012 512 .WORD ADPSC DRADPLEN ; # BYTES IN DR ADP
02 0014 513 .BYTE AT$_DR ; DR ADAPTER TYPE
0015 514 :
0015 515 CITAB: ; TABLE OF CI CONSTANTS
01 0015 516 .BYTE 1 ; # UNITS IN CI IDB
0030 0016 517 .WORD ADPSC CIADPLEN ; # BYTES IN CI ADP
04 0018 518 .BYTE AT$_CI ; CI ADAPTER TYPE
0019 519 :

```

```

0019 523      .SBTTL CPU-specific data structures
0019 524      :
0019 525      : To add a new CPU type:
0019 526      : 1) Create a new nexus descriptor table, using FLOAT_NEXUS and
0019 527      :    FIXED_NEXUS macros. Put an END_NEXUSDESC macro at the end.
0019 528      :
0019 529      :
0019 530      :
0019 531      :
04EC' 0019 532 CPU_ADPSIZE:
0019 533      .WORD  ADP$C_UBAADPLEN+UBINTSZ+<NUMUBAVEC*4>
001B 534      :
001B 535      :
001B 536      :
001B 537      : Declare the beginning of a nexus-descriptor table.
001B 538      :
001B 539      NEXUSDESC_TABLE LABEL=NEXUSDESC
0020 540      :
0020 541      :
0020 542      : Describe all possible nexuses on an 11/780.
0020 543      :
00000001 0020 544      SBI_CPU = 1
00000000 0020 545      BI_CPU = 0
0020 546      FLOAT_NEXUS =
0020 547      PHYSADR=I0780$AL_IOBASE, -
0020 548      NUMNEX=I0780$AL_RNEX, -
0020 549      PERNEX=I0780$AL_PERNEX
00A0 550      END_NEXUSDESC
00A4 551      :
00A4 552      :
00A4 590      :
00A4 617      :
00A4 659      :
00A4 660      :
00A4 682      :
00A4 706      :
00A4 707      :
00A4 708      : Nexus "descriptor" arrays -- these arrays hold the nexus-device type and
00A4 709      : virtual address of every adapter on the system. The arrays, CONFREG and
00A4 710      : SBICONF, are allocated enough CPU space to hold the maximum number of adapters
00A4 711      : that can be attached to any CPU. When the code discovers how many adapters
00A4 712      : actually exist on the system, it will allocate space from non-paged pool
00A4 713      : and move a permanent copy of these arrays into that space.
00A4 714      :
00000040 00A4 715 MAXNEXUS = 64
000000E4 00A4 716 CONFREG:          ; Byte array of nexus-device type codes..
000001E4 00E4 717      .BLKB  MAXNEXUS
000001E4 00E4 718 SBICONF:          ; Longword array of VAs of adapter space.
01E4 719      .BLKL  MAXNEXUS
000002E4 01E4 720 CONFREG:          ; Longword array of nexus-device type codes
01E4 721      .BLKL  MAXNEXUS

```

```
02E4 723 .SBTTL Message strings
02E4 724
0000000D 02E4 725 CR = 13
0000000A 02E4 726 LF = 10
02E4 727 NOSPT:
2D 54 49 4E 49 43 45 58 45 25 0A 0D 02E4 728 .ASCIZ <CR><LF>/%EXECINIT-F-Insufficient SPT entries/<CR><LF>
65 69 63 69 66 66 75 73 6E 49 2D 46 02F0
69 72 74 6E 65 20 54 50 53 20 74 6E 02FC
00 0A 0D 73 65 0308
2D 54 49 4E 49 43 45 58 45 25 0A 0D 030D 730 BADUMR:
6D 65 6D 20 53 55 42 49 4E 55 2D 46 0319 731 .ASCIZ <CR><LF>/%EXECINIT-F-UNIBUS memory does not start at 0/<CR><LF>
74 6F 6E 20 73 65 6F 64 20 79 72 6F 0325
0D 30 20 74 61 20 74 72 61 74 73 20 0331
00 0A 033D
```

```

033F 734 .SBTTL INIS$IOMAP, Initialize and map nexuses
033F 735 :++
033F 736 : FUNCTIONAL DESCRIPTION:
033F 737 : This routine is executed only once, during system initialization.
033F 738 : It loops through all nexuses on the system, testing for
033F 739 : adapters. When it finds an adapter, it maps its I/O space and
033F 740 : initializes it.
033F 741 :
033F 742 : INPUTS:
033F 743 : BOO$GL_SPTFREL - next free VPN
033F 744 : MMG$GL_SPTVASE - base of system page table
033F 745 : EXE$GL_RPB - address of reboot parameter block
033F 747 : RPB$L_ADPPHY(RPB) - PFN of boot adapter space
033F 749 :
033F 750 : OUTPUTS:
033F 751 : RO - $$$_NORMAL
033F 752 :
033F 753 : For each adapter found, its accessible I/O space is mapped to virtual
033F 754 : addresses. An ADP (Adapter Control Block) is built and the hardware
033F 755 : adapter is initialized.
033F 756 :
033F 757 : The arrays CONFREG (a byte array of nexus-device type codes, defined
033F 758 : by NDT$_ symbols) and SBICONF (a longword array of
033F 759 : virtual addresses that map adapter space) are initialized. Pointers
033F 760 : to these arrays are stored in EXE$GL_CONFREG and
033F 761 : MMG$GL_SBICONF. The number of entries in these two parallel arrays is
033F 762 : stored in EXE$GL_NUMNEXUS.
033F 763 :
033F 764 : Since BI devices have a 16-bit device type code, a new CONFREG array is
033F 765 : constructed. This is a longword array called CONFREGL.
033F 766 :
033F 767 : Several locations in the RPB that describe the boot device are init'ed:
033F 768 : RPB$L_BOOTR1 - holds index into CONFREG and SBICONF for the boot
033F 769 : adapter
033F 770 : RPB$L_ADPVIR - holds VA of boot device adapter's register space
033F 771 : RPB$L_CSRVIR - holds VA of boot device's register space
033F 772 :--
033F 773 :
00000000 774 .PSECT $$$INIT$CODE,QUAD
0000 775 INIS$IOMAP::
0000 776
OFFF 8F BB 0000 777 PUSHR #*M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>
0004 778 :
0004 779 : Set up common inputs to CONFIG_IOSPACE subroutine for the CPU-specific code.
0004 780 :
52 00000000'GF D0 0004 781 MOVL G^BOO$GL_SPTFREL,R2 ; Get next available VPN.
53 00000000'GF D0 000B 782 MOVL G^MMG$GL_SPTBASE,R3 ; Get base of System Page Table.
53 53 6342 DE 0012 783 MOVAL (R3)[R2],R3 ; Compute SVASPT.
52 52 52 09 78 0016 784 ASHL #9,R2,R2 ; Convert VPN to VA.
52 80000C00 8F C8 001A 785 BISL #VASM_SYSTEM,R2 ; Set system bit.
54 D4 0021 786 CLRL R4 ; Clear index into CONFREG and SBICONF.
59 00000000'GF D0 0023 787 MOVL G^EXE$GL_RPB,R9 ; Get address of RPB.
5A 5C A9 F7 8F 78 002A 789 ASHL #-9,RPB$C_ADPPHY(R9),R10; Get PFN of boot adapter space.
00000000'GF 00E4'CF DE 0030 791 MOVAL W^SBICONF,G^MMG$GL_SBICONF ; Set pointers to local copies
00000000'GF 00A4'CF DE 0039 792 MOVAL W^CONFREG,G^EXE$GL_CONFREG ; of these arrays for init routines.
00000000'GF 01E4'CF DE 0042 793 MOVAL W^CONFREGL,G^EXE$GL_CONFREGL ; ...
  
```



```
004B 899      .SBTTL INITADP_780, _750, _730, and _UV1
004B 900      :
004B 901      : I/O address space for the 11/780, 11/750, 11/730, and Micro-VAX I cpus
004B 902      : is statically defined in their respective nexus descriptor tables.
004B 903      :
56  0020'CF  DE 004B 904      MOVAL  W^NEXUSDESC,R6      ; Get address of nexus table.
      5B     D4 7050 905      CLRL   R11              ; Signal use 1st page of SCB.
      0B     10 0052 906      BSBB   CONFIG_IOSPACE   ; Configure processor I/O space.
                                0054 907
                                0054 909
      00C3   30 0054 910      BSBW   CREATE_ARRAYS     ; Create CONFREG and SBICONF arrays.
OFFF 8F    BA 0054 911      POPR   #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>
50  01     D0 005E 912      MOVL  #1,R0              ; Set success status
      05     05 005F 913      RSB   ; Return.
```

```

005F 916          .SBTTL CONFIG_IOSPACE
005F 917          :
005F 918          : CONFIG_IOSPACE
005F 919          : Given a nexus descriptor table, which describes what 'nexuses' or
005F 920          : "slots" are available on a system to hold I/O adapters, find and
005F 921          : initialize all adapters on the system.
005F 922          :
005F 923          : Inputs:
005F 924          : R2 - next available virtual address, to be used for mapping I/O space
005F 925          : R3 - address of PTE associated with VA in R2
005F 926          : R4 - Current index into CONFREG and SBICONF arrays (should be 0 the
005F 927          : first time CONFIG_IOSPACE is called)
005F 928          : R6 - address of nexus descriptor table
005F 929          : R9 - address of Restart Parameter Block (RPB)
005F 930          : R10 - PFN of boot adapter space
005F 931          : R11 - page offset from beginning of SCB; tells which page of the SCB
005F 932          : to use for this set of nexuses (passed to routines that init ADP)
005F 933          :
005F 934          : Outputs:
005F 935          : R2,R3,R4 - updated
005F 936          : R9,R10,R11 - preserved; all other registers potentially modified
005F 937          : CONFREG - initialized with adapter NDT$ code for each nexus
005F 938          : SBICONF - initialized with adapter space VA for each nexus
005F 939          :
005F 940          : CONFIG_IOSPACE:
005F 941          :
005F 942          : Main loop. Map and initialize all adapters on system.
005F 943          :
005F 944          :
005F 945          :
FB A6 90 005F 951          MOVB   CSR_LEN_OFFSET(R6),- ; Move length of adapter type field
0004'CF 0062 952          W^BOS_CSR_LEN ; in CSR's to static location.
FC A6 D0 0065 953          MOVL   BUS_CODE_OFFSET(R6),- ; Move software defined bus type code
0005'CF 0068 954          W^SW_BUS_CODE ; to static longword.
006B 955          :
006B 956          : NXT_NEXUS: ; For each nexus...
58 86 D0 006B 957          MOVL   (R6)+,R8 ; Get PFN of nexus.
01 12 006E 959          BNEQ   TEST_NEXUS ; If PFN non-zero, go test the slot.
05 05 0070 960          RSB ; If 0, we've found all nexuses.
0071 961          :
0071 962          : Read configuration register to determine if anything is present at this
0071 963          : nexus.
0071 964          :
0071 965          : TEST_NEXUS:
90000000 8F C9 0071 966          BISL3 #PTESM_VALID!PTESC_KW,- ; Temporarily associate VA in R2 with
63 58 0077 967          R8,(R3) ; PFN in R8 via SPTe in R3.
0079 968          $PRTCTINI B^10$, - ; Protect following code from non-
51 62 D0 0079 969          #<MCHKSM_NEXM!MCHKSM_LOG>; existent memory machine checks.
0085 970          MOVL   (R2),R1 ; Read adapter configuration register.
0088 971          $PRTCTEND 10$ ; End of protected code.
11 50 E8 0089 972          INVALID R2 ; Clear TB of temporary mapping.
008C 973          BLBS   R0,GET_TYPE ; Branch if no machine check occurred.
008F 974          :
008F 975          : No adapter present at this nexus.
008F 976          :
00A4'CF44 94 008F 977          CLRB   W^CONFREG[R4] ; Store 'unknown' type in CONFREG
01E4'CF44 D4 0094 978          CLRL   W^CONFREGL[R4] ; and in CONFREGL also.
55 D4 0099 979          CLRL   R5 ; Use general memory type to map

```

```

    56 04 C0 009B 980 ; one page of I/O space.
    59 11 009B 981 ADDL2 #4,R6 ; Step past type code in nexus table.
    009E 982 BRB MAP_NEXUS ; Go map I/O space for this nexus.
    00A0 984 ;
    00A0 985 ; Execution continues here if adapter was present.
    00A0 986 ;
    00A0 987 GET_TYPE:
    57 86 D0 00A0 988 MOVL (R6)+,R7 ; Get nexus-device type from nexus table.
    14 12 00A3 990 BNEQ GET_GEN_TYPE ; Branch if fixed slot.
    00A5 991 ;
    00A5 992 ; Floating-type slot. Use type from configuration register.
    00A5 993 ; Determine if type in configuration register is 8-bits or 16-bits.
    00A5 994 ;
    00A5 995 ;
    0004'CF 01 91 00A5 996 CMPB #1,W^BUS_CSR_LEN ; Determine length of adapter type
    00AA 997 ; field in CSR contained in R7.
    57 05 13 00AA 998 BEQL 10$ ; EQL implies 1 byte (8-bit) field.
    51 3C 00AC 999 MOVZWL R1,R7 ; BI_LIKE, so use word instruction.
    03 11 00AF 1000 BRB 20$ ; Skip byte instruction.
    57 51 9A 00B1 1001 10$: MOVZBL R1,R7 ; Use byte instruction to get type.
    00B4 1002 20$: ;
    57 0005'CF C8 00B4 1003 BISL W^SW_BUS_CODE,R7 ; Or in software bus code.
    00B9 1005 ;
    00B9 1006 ; Here R7 has hardware adapter code or'ed with software bus code.
    00B9 1007 ; Translate specific nexus device type code into general adapter type code.
    00B9 1008 ;
    00B9 1009 GET_GEN_TYPE:
    00A4'CF44 57 90 00B9 1010 MOVB R7,W^CONFREG[R4] ; Save nexus-device type in CONFREG.
    01E4'CF44 57 D0 00BF 1011 MOVL R7,W^CONFREGL[R4] ; CONFREGL also filled in.
    55 D4 00C5 1012 CLRL R5 ; Clear loop index.
    00C7 1013 30$: ;
    50 0000'CF45 DE 00C7 1014 MOVAL W^ADAPTERS[R5],R0 ; Get address of adapter type code.
    0000'CF 9F 00CD 1015 PUSHAB W^NUM_PAGES ; Push addr of end of ADAPTERS array.
    8E 50 D1 00D1 1016 CML R0,(SP)+ ; See if we went beyond array.
    3F 1E 00D4 1017 BGEQU END_NEXUS ; unrecognized adapter, do not map.
    60 57 D1 00D6 1018 CML R7,(R0) ; Adapter type match?
    04 13 00D9 1019 BEQL 40$ ; If EQL yes, adapter type match.
    55 D6 00DB 1020 INCL R5 ; Increment loop index.
    E8 11 00DD 1021 BRB 30$ ; Look at next adapter.
    00DF 1022 40$: ;
    00DF 1023 ;
    00DF 1024 ;
    00DF 1025 ; Store boot parameters.
    00DF 1026 ;
    5A 58 D1 00DF 1028 CML R8,R10 ; Does PFN match boot adapter's PFN?
    15 12 00E2 1029 BNEQ MAP_NEXUS ; No; continue.
    60 A9 52 D0 00E4 1031 MOVL R2,RPB$$_ADPVIR(R9) ; Store VA of boot adapter space.
    20 A9 54 D0 00E8 1032 MOVL R4,RPB$$_BOOTR1(R9) ; Store boot adapter nexus number.
    51 54 A9 0D 00  EF 00EC 1033 EXTZV #0,#13,= ; Get offset into UNIBUS/QBUS I/O page.
    58 A9 1000 C241 9E 00F2 1034 RPB$$_(SRPHY(R9),R1 ;
    00F2 1035 MOVAB <8*512>(R2)[R1],- ; Set VA of UNIBUS/QBUS registers.
    00F9 1036 RPB$$_CSR VIR(R9) ;
    00F9 1037 ;
    00F9 1038 ;
    00F9 1039 ;
    00F9 1040 ; R5/ general adapter type; index into "general" adapter arrays.
    00F9 1041 ; For each adapter -
    
```

```

00F9 1042 :      Map the # of pages specified in ADAPDESC macro
00F9 1043 :      JSB to initialization routine specified in ADAPDESC macro
00F9 1044 :
00F9 1045 MAP_NEXUS:
00E4'CF44 52 D0 00F9 1050      MOVL      R2,W^SBICONF[R4]      ; Save VA of adapter space in SBICONF.
51 0000'CF45 3C 00FF 1051      MOVZWL   W^NUM_PAGES[R5],R1      ; Get number of pages to map.
6C 10 0105 1052      BSBB     MAP_PAGES              ; Map the I/O pages.
51 0000'CF45 DE 0107 1053      MOVAL   W^INIT_ROUTINES[R5],R1 ; Get address of initialization routine.
61 D5 010D 1054      TSTL    (R1)                   ; Initialization routine specified?
04 13 010F 1055      BEQL    END_NEXUS              ; Branch if none.
00 B141 16 0111 1056      JSB     @ (RT)[R1]              ; Call initialization routine.
54 D6 0115 1057      END_NEXUS:
FF51 31 0117 1058      INCL   R4                       ; Increment CONFREG and SBICONF index.
011A 1064      BRW    NXT_NEXUS              ; Go do next nexus.

```

```

011A 1066      .SBTTL CREATE_ARRAYS
011A 1067      :
011A 1068      : CREATE_ARRAYS
011A 1069      :
011A 1070      : Move the local CONFREG and SBICONF arrays into non-paged pool.
011A 1071      :
011A 1072      : Inputs:
011A 1073      : R4 - Number of nexuses on the system.
011A 1074      : CONFREG and SBICONF have been initialized.
011A 1075      :
011A 1076      : Outputs:
011A 1077      : R0 - R5 destroyed
011A 1078      : EXE$GL_CONFREG points to a copy of the CONFREG array in non-paged pool
011A 1079      : MMG$GL_SBICONF points to a copy of the SBICONF array in non-paged pool
011A 1080      : EXE$GL_NUMNEXUS contains the number of nexuses on the system
011A 1081      :
011A 1082      :
011A 1083      : CREATE_ARRAYS:
00000000'GF 54 DO 011A 1084      MOVL R4,G^EXE$GL_NUMNEXUS ; Store number of nexuses on system.
51 OC A444 DE 0121 1085      MOVAL 12(R4)[R4],R1 ; Allocate n bytes for CONFREG plus
; 4n bytes for SBICONF + header
51 6144 DE 0126 1086      MOVAL (R1)[R4],R1 ; Another 4n bytes for CONFREG.
02A7 30 012A 1088      BSBW ALONPAGD ; Get pool for CONFREG and SBICONF.
82 7C 012D 1089      CLRQ (R2)+ ; Clear out unused
82 51 B0 012F 1090      MOVW R1,(R2)+ ; Set in size
82 0763 8F B0 0132 1091      MOVW #<DYN$C CONF@8>!DYN$C_INIT,(R2)+ ; Set type and subtype
00000000'GF 62 9E 0137 1092      MOVAB (R2),G^EXE$GL_CONFREG ; Store address of system CONFREG.
51 6244 9E 013E 1093      MOVAB (R2)[R4],R1 ; Two steps to CONFREG, 1st, SBICONF,
00000000'GF 51 DO 0142 1094      MOVL R1,G^MMG$GL_SBICONF ; Store address of system SBICONF.
00000000'GF 6144 DE 0149 1095      MOVAL (R1)[R4],G^EXE$GL_CONFREG ; And address of system CONFREG.
14 BB 0151 1096      PUSHR #^M<R2,R4> ; Save pool address and nexus count.
62 00A4'CF 54 28 0153 1097      MOVCS R4,W^CONFREG,(R2) ; Copy CONFREG to pool.
14 BA 0159 1098      POPR #^M<R2,R4> ; Retrieve pool address and nexus count.
51 54 04 CS 015B 1099      MULL3 #4,R4,R1 ; Number of bytes in SBICONF.
7E 51 DO 015F 1100      MOVL R1,-(SP) ; Save, SBICONF size = CONFREG size
6244 00E4'CF 51 28 0162 1101      MOVCS R1,W^SBICONF,(R2)[R4] ; Copy SBICONF to pool.
51 8E DO 0169 1102      MOVL (SP)+,R1 ; Restore size of SBICONF and CONFREG.
63 01E4'CF 51 28 016C 1103      MOVCS R1,W^CONFREG,(R3) ; Copy CONFREG to pool. R3 is output
; from SBICONF MOVCS, so SBICONF and
; CONFREG must be adjacent.
0172 1104
0172 1105
0172 1106
05 0172 1107      RSB

```

```

0173 1109 .SBTTL MAP_PAGES
0173 1110 :++
0173 1111 : INPUTS:
0173 1112 : R1/ Number of pages to map.
0173 1113 : R2/ VA of page to map.
0173 1114 : R3/ VA of system page table entry to be used.
0173 1115 : R8/ PFN of page(s) to map.
0173 1116 :
0173 1117 : OUTPUTS:
0173 1118 : R2,R3 updated; R1,R8 destroyed; all other registers preserved
0173 1119 :
0173 1120 :--
0173 1121 :
0173 1122 MAP_PAGES:
0173 1123
83 58 90000000 8F C9 0173 1124 BISL3 #<PTESM_VALID!PTESC_KW>,R8,(R3)+
0178 1125 : Map a page.
0178 1126 INCL R8 : Next PFN.
52 0200 C2 9E 017D 1127 MOVAB 512(R2),R2 : Next VA.
00000000'GF D6 0182 1128 INCL G^BOO$GL_SPTFREL : Next free entry.
00000000'GF D1 0188 1129 CML G^BOO$GL_SPTFREL, - : Check for no more system page
0193 1130 G^BOO$GL_SPTFREL : table entries.
04 15 0193 1131 BLEQ ERROR_HALT : Branch if out of SPTes.
DB 51 F5 0195 1132 SOBGTR R1,MAP_PAGES : Map another page.
05 0198 1133 RSB : All done.
0199 1134
0199 1135 ERROR_HALT:
51 02E4'CF 9E 0199 1136 MOVAB W^NOSPT,R1 : Set error message.
019E 1137 ERROR_HALT 1:
019E 1138 CLRRL R11 : Indicate console terminal.
00000000'GF 16 01A0 1139 JSB G^EXE$OUTZSTRING : Output error message.
00 01A6 1140 HALT : ***** FATAL ERROR *****

```

```

01A7 1269      .SBTTL  INISUBSPACE
01A7 1270      :++
01A7 1271      :      Map UNIBUS space; initialize UNIBUS ADP.
01A7 1272      :
01A7 1273      : INPUTS:
01A7 1274      :      R2 - VA of next free system page
01A7 1275      :      R3 - VA of system page table entry to be used to map VA in R2
01A7 1276      :      R4 - nexus identification number of this adapter
01A7 1277      :      -8(R6) - PFN of this UNIBUS adapter's register space
01A7 1278      :
01A7 1279      : OUTPUTS:
01A7 1280      :      UNIBUS space is mapped.
01A7 1281      :      INISUBADP is called to build an ADP block and initialize UNIBUS
01A7 1282      :      adapter hardware.
01A7 1283      :
01A7 1284      :--
01A7 1285      :
01A7 1286      : INISUBSPACE:
01A7 1287      :
58 58 01E4'CF44 DE 01A7 1290      MOVAL  W^CONFREGL[R4],R8      ; R8 => CONFREGL slot.
58 68 02 00 EF 01AD 1291      EXTZV  #0,#2,(R8),R8      ; Get UBA number.
58 58 58 09 78 01B2 1292      ASHL   #9,R8,R8      ; Position UB number.
01B6 1295
01B6 1304
58 001009F0 8F C0 01B6 1306      ADDL   #<I0780$AL_UBOSP+^0760000/^X200>,R8
01BD 1307      ; Get PFN of Ub I/O page.
01BD 1309
01BD 1314
01BD 1319
01BD 1325
01BD 1330
51 10 D0 01BD 1331      MOVL   #16,R1      ; Number of pages to map (UB/Qbus space).
FFB0 30 01C0 1332      BSBW  MAP_PAGES    ; Map I/O pages.
01C3 1333      :
01C3 1334      : Call adapter initialization routine.
01C3 1335      :
01C3 1336      : BSBW  INISUBADP    ; Init ADP block.
01C3 1337      : RSB
  
```

```

01C3 1339          .SBTTL INISUBADP - BUILD ADP AND INITIALIZE UBA
01C3 1340          :+
01C3 1341          : INISUBADP ALLOCATES AND FILLS IN AN ADAPTER CONTROL BLOCK, INTERRUPT
01C3 1342          : DISPATCHER AND CONNECTS THEM TO THE PROPER SCB VECTORS. A CALL IS
01C3 1343          : THEN MADE TO UBASINITIAL TO INITIALIZE THE ADAPTER HARDWARE.
01C3 1344          :
01C3 1345          : INPUT:
01C3 1346          : R4 - nexus identification number of this adapter
01C3 1347          : R11- offset from beginning of SCB to correct SCB page for this adapter
01C3 1348          :-
01C3 1349          :
01C3 1350          INISUBADP:
01C3 1351          :
01C3 1352          : PUSHR #*M<R0,R1,R2,R3,R4,R5,R6,R7,R8> ; SAVE R0-R8
01C7 1353          :
01C7 1354          : Allocate and initialize Adapter Control Block (ADP).
01C7 1355          :
51 0019'CF 3C 01C7 1356          MOVZWL W^CPU ADPSIZE,R1 ; PICK UP LENGTH OF ADP
      0205 30 01CC 1357          BSBW ALONPAGD ; ALLOCATE SPACE FOR ADP
      08 A2 51 80 01CF 1358          MOVW R1,ADP$W SIZE(R2) ; SET SIZE INTO ADP BLOCK
      0A A2 01 90 01D3 1359          MOVW #DYN$C ADP, - ; AND SET TYPE OF BLOCK
      0E A2 01 80 01D7 1360          MOVW ADP$B TYPE(R2)
      0E A2 01 80 01D7 1361          MOVW #ATS_OBA, - ; SET TYPE OF ADAPTER
      0E A2 01 80 01DB 1362          MOVW ADP$Q ADPTYPE(R2)
62 00E4'CF44 D0 01DB 1363          MOVL W^SBICONF[R4], - ; SET VA OF CONFIGURATION REG
      0C A2 54 80 01E1 1364          MOVW ADP$L CSR(R2)
      0C A2 54 80 01E1 1365          MOVW R4,ADP$W_TR(R2) ; SET TR NUMBER FOR ADAPTER
      50 14 A2 DE 01E5 1366          MOVAL ADP$L DPQFL(R2),R0 ; ADDRESS OF DATA PATH WAIT QUEUE
      60 50 D0 01E9 1368          MOVL R0,(R0) ; INIT QUEUE HEADER
      04 A0 50 D0 01EC 1369          MOVL R0,4(R0) ;
      50 30 A2 DE 01F0 1370          MOVAL ADP$L MRQFL(R2),R0 ; ADDRESS OF MAP WAIT QUEUE
      60 50 D0 01F4 1372          MOVL R0,(R0) ; INIT QUEUE HEADER
      04 A0 50 D0 01F7 1373          MOVL R0,4(R0) ;
      04 A2 D4 01FB 1374          CLRL ADP$L LINK(R2) ; ZAP ADAPTER CHAIN LINK
      FDFF' 30 01FE 1375          BSBW ADPLINK ; LINK ADP TO END OF LIST
0201 1376          :
0201 1377          : Initialize adapter interrupt vectors in System Control Block.
0201 1378          :
58 00000000'GF D0 0201 1379          MOVL G^EXE$GL_SCB,R8 ; GET SCB ADDRESS
      0208 1380          :
      0208 1387          :
      0208 1389          :
      0208 1390          :
      0208 1391          : Following ASSUME breaks if the ADP length is not a multiple of 4, thereby
      0208 1392          : causing the vectors to NOT be long word aligned.
      0208 1393          :
      0208 1394          ASSUME ADP$C_UBAADPLEN/4*4 EQ ADP$C_UBAADPLEN
      0208 1395          :
      53 02EC'C2 9E 0208 1396          MOVAB ADP$C_UBAADPLEN+UBINTSZ(R2),R3 ; LOCATE VECTORS
      10 A2 53 D0 020D 1397          MOVL R3,ADP$L_VECTOR(R2) ; AND RECORD IN ADP
      60 A2 FFFE 8F 80 0211 1398          MOVW #*XFFE,ADP$W_DPBITMAP(R2) ; MARK DATAPATHS 1-15 AVAILABLE
      53 FF6C'C3 9E 0217 1399          MOVAB -UBINTSZ(R3),R3 ; BASE OF INTERRUPT CODE
      3F BB 021C 1400          PUSHR #*M<R0,R1,R2,R3,R4,R5> ; SAVE MOVC REGISTERS
63 0340'CF 0094'8F 28 021E 1401          MOVC3 #UBINTSZ,W^UBAINTBASE,(R3) ; COPY INTERRUPT CODE
      3F BA 0226 1402          POPR #*M<R0,R1,R2,R3,R4,R5> ; RESTORE MOVC REGISTERS

```



```

54 54 04 00 EF 0228 1403 EXTZV #0,#4,R4,R4 ; Use low 4 bits of nexus number.
50 50 0100 C844 DE 022D 1404 MOVAL ^X100(R8)[R4],R0 ; COMPUTE 1ST VECTOR ADDRESS
1C A2 50 DO 0233 1405 MOVL R0,ADP$LAVECTOR(R2) ; SAVE ADDR OF ADAPTER SCB VECTORS
60 01'A3 9E 0237 1406 MOVAB B^UBAINT4+1(R3),(R0) ; STORE VECTOR FOR BR4
40 A0 21'A3 9E 023B 1407 MOVAB B^UBAINT5+1(R3),64(R0) ; STORE VECTOR FOR BR5
0080 C0 41'A3 9E 0240 1408 MOVAB B^UBAINT6+1(R3),128(R0) ; STORE VECTOR FOR BR6
00C0 C0 61'A3 9E 0246 1409 MOVAB B^UBAINT7+1(R3),192(R0) ; STORE VECTOR FOR BR7
50 62 DO 024C 1410 MOVL ADP$LCR(R2),R0 ; GET UBACSR ADDRESS
0A'A3 50 CO 024F 1411 ADDL R0,B^UBAINT4REL(R3) ; ADD CSR VA
2A'A3 50 CO 0253 1412 ADDL R0,B^UBAINT5REL(R3) ; TO EACH OF THE
4A'A3 50 CO 0257 1413 ADDL R0,B^UBAINT6REL(R3) ; BICL INSTRUCTIONS
6A'A3 50 CO 025B 1414 ADDL R0,B^UBAINT7REL(R3) ; IN THE INTERRUPT DISPATCHERS
0089'C3 52 DO 025F 1415 MOVL R2,UBAINTADP(R3) ; SET ADDRESS OF ADAPTOR CONTROL BLOCK
0000'CF 9E 0264 1416 MOVAB W^EXESUBAERR_INT,- ;
0090'C3 0268 1417 UBAERRADR(R3) ; SET ADDRESS OF ERROR HANDLER
01'A3 9E 026B 1418 MOVAB B^UBAINT4+1(R3),- ;
44 A2 026E 1419 ADP$LABASC(R2) ; SAVE 4 SCB VECTOR CONTENTS
21'A3 9E 0270 1420 MOVAB B^UBAINT5+1(R3),- ;
48 A2 0273 1421 ADP$LABASC+4(R2) ; DITTO
41'A3 9E 0275 1422 MOVAB B^UBAINT6+1(R3),- ;
4C A2 0278 1423 ADP$LABASC+8(R2) ; DITTO
61'A3 9E 027A 1424 MOVAB B^UBAINT7+1(R3),- ;
50 A2 027D 1425 ADP$LABASC+12(R2) ; DITTO
54 52 DO 027F 1426 MOVL R2,R4 ; COPY ADP ADDRESS
52 62 DO 0282 1427 MOVL ADP$LCR(R2),R2 ; VIRTUAL ADDRESS OF ADAPTER
04 A2 7C000000 8F DO 0285 1428 MOVL #^X7C000000,UBA$LCR(R2) ; DISABLE ALL UMR'S
00000000'GF 16 028D 1429 JSB G^MMG$SVAPTECHK ; ADDRESS OF SPTM THAT MAPS ADAPTER
54 A4 63 DO 0293 1430 MOVL (R3),ADP$LABASPTM(R4) ; SAVE CONTENTS OF SPTM MAPPING ADAPTER
58 A4 20 A3 DO 0297 1431 MOVL <8*4>(R3),- ; CONTENTS OF SPTM MAPPING I/O SPACE
029C 1432 ADP$LABASPTM+4(R4)
53 52 54 DO 029C 1433 MOVL R4,R2 ; COPY ADP ADDRESS BACK TO R2
00000000'GF DE 029F 1434 MOVAL G^UBA$UNEXINT,R3 ; GET ADDR OF UNEXP INT SERVICE(IN EXEC)
54 0000'CF DE 02A0 1435 MOVAL W^UBA$INT0,R4 ; GET ADDR OF SPECIAL VECTOR 0 ROUTINE
02AB 1436
02AB 1437 ;
02AB 1438 ; INIT UB VECTORS TO UNEXPECTED INTERRUPT SERVICE
02AB 1439 ;
50 10 A2 DO 02AB 1440 MOVL ADP$LABVECTOR(R2),R0 ; GET ADDRESS OF VECTORS
80 54 DO 02AF 1441 MOVL R4,(R0)+ ; SPECIAL CASE FOR VECTOR 0
51 7F 8F 9A 02B2 1442 MOVZBL #<NUMUBAVEC-1>,R1 ; REST OF VECTORS
80 53 DO 02B6 1443 10$: MOVL R3,(R0)+ ; FILL VECTOR WITH UNEXP INT
FA 51 F5 02B9 1444 SOBGTR R1,10$ ; FILL ALL VECTORS
02BC 1445
02BC 1447
02BC 1507
02BC 1508
02BC 1536
02BC 1537
02BC 1558
02BC 1559
02BC 1601
02BC 1602
02BC 1651 ;
02BC 1652 ; Now check for any UNIBUS memory that may be on the adapter. First we must
02BC 1653 ; disable all the UNIBUS Map Registers so that there is no conflict in
02BC 1654 ; which memory will respond. Then we check all 248Kb of potential memory in
02BC 1655 ; 8Kb chunks, since each disable bit on the 780 UBA represents 16 UMR's or
  
```

```

02BC 1656 : 8Kb of memory. The number of registers is stored in the ADP and the
02BC 1657 : corresponding number withdrawn from the UMR map in the ADP.
02BC 1658 :
02BC 1659 :
56 62 D0 02BC 1661 MOVL ADPSL_CSR(R2),R6 ; Pick up adapter pointer
57 08 AE 00000200 8F C3 02BF 1662 CLRL R1 ; Zero out number of UMR to disable
58 58 0C AE 04 C3 02C1 1664 SUBL3 #512,8(SP),R7 ; R7 = VA of last page of UNIBUS
54 20 AE 00000200 8F C3 02CA 1665 SUBL3 #4,12(SP),R8 ; R8 = VA of SPTe mapping (R7)
02CF 1666 SUBL3 #512,32(SP),R4 ; R4 = PFN of first page of UNIBUS
68 DD 02DB 1667 PUSHL (R8) ; Save contents of SPTe
53 54 D0 02DA 1668 MOVL R4,R3 ; Copy starting PFN
55 1F D0 02DD 1669 MOVL #31,R5 ; 31 8Kb chunks to test
90000000 8F C9 02E0 1670 50$: INVALID R7 ; Invalidate TB
68 54 02E3 1671 BISL3 #<PTESM_VALID!PTESC_KW>,-
50 57 D0 02E9 1672 R4,(R8) ; Map each page of UNIBUS
FDOF 30 02EB 1673 MOVL R7,R0 ; Address to check
OD 50 E9 02EE 1674 BSBW EXESTEST_CSR ; Validate it
54 53 D1 02F1 1675 BLBC R0,70$ ; Not there
04 13 02F4 1676 CMPL R3,R4 ; First time in?
51 3A 13 02F7 1677 BEQL 60$ ; Yes, skip next test
10 A1 9E 02F9 1678 TSTL R1 ; Any registers already?
54 10 A4 9E 02FB 1679 BEQL 80$ ; No, memory not start at 0
DB 55 F5 0301 1680 60$: MOVAB 16(R1),R1 ; Yes, up the count
68 BED0 0305 1681 70$: MOVAB 16(R4),R4 ; Map Next 8Kb (16*512)
0308 1682 SOBGTR R5,50$ ; Loop until done
030B 1683 POPL (R8) ; Restore old contents of SPTe
030E 1684 INVALID R7 ; Invalidate TB
0313 1685 MOVW R1,ADPSW_UMR_DIS(R2) ; Record number disabled
0313 1686 :
0313 1687 : Initialize fields for new UBA map register allocation. Make it appear
0313 1688 : that we have one contiguous array of 496 available map registers.
0313 1689 : To do this we set ADPSL_MRACTMDRS to one (the number of active
0313 1690 : map register descriptors for distinct contiguous areas),
0313 1691 : ADPSW_MRNREGARY(0) to 496 (i.e the number of registers in this
0313 1692 : contiguous range) and ADPSFREGARY(0) to 0 (i.e. the first register
0313 1693 : in the range is register 0).
0313 1694 :
0313 1695 :
0313 1696 :
64 A2 5C A2 01 D0 0313 1697 MOVL #1,ADPSL_MRACTMDRS(R2) ; 1 active map descriptor
01F0 8F 51 A3 0317 1698 SUBW3 R1,#496,ADPSW_MRNREGARY(R2); for a range of 496 registers
015E C2 51 B0 031E 1710 MOVW R1,ADPSW_MRFREGARY(R2) ; starting at register zero.
62 A2 01 AE 0323 1711 MNEGW #1,ADPSW_MRNFFENCE(R2) ; Also init "fences" which precede
015C C2 01 AE 0327 1712 MNEGW #1,ADPSW_MRFFENCE(R2) ; the two descriptor arrays.
032C 1713 :
032C 1714 : Initialize adapter hardware.
032C 1715 :
54 62 D0 032C 1716 MOVL ADPSL_CSR(R2),R4 ; Get CSR address to init
FCCE 30 032F 1717 BSBW UBASINITIAL ; And initialize adapter
01FF 8F BA 0332 1718 POPR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8> ; Restore registers
05 0336 1719 RSB ; Return
0337 1720 :
0337 1721 :
0337 1722 : Error if UNIBUS memory not start at location 0
0337 1723 :
0337 1724 :
51 030D'CF 9E 0337 1725 80$: MOVAB W^BADUMR,R1 ; Set error message
FE5F 31 033C 1726 BRW ERROR_HALT_1 ; Put it out
033F 1728

```

```

033F 1731 :
033F 1732 : UBA INTERRUPT SERVICE ROUTINES. ONE COPY OF THESE ROUTINES IS
033F 1733 : MOVED INTO NONPAGED POOL AND RELOCATED FOR EACH UBA.
033F 1734 :
033F 1735 : **** NOTE **** THE CODING SEQUENCE FOR DISPATCHING ON UBA INTERRUPTS
033F 1736 : IS ASSUMED IN THE MODULE MCHECK780.MAR. THE ASSUMPTIONS ARE MADE SO
033F 1737 : THE MACHINE CHECK HANDLER CAN IDENTIFY A CPU TIMEOUT WHEN THE
033F 1738 : BICL3 INSTRUCTION IS READING THE UBA'S BRRVR REGISTER.
033F 1739 : THE ASSUMPTIONS MADE ARE THAT THE VALUE OF THE VIRTUAL ADDRESS OF THE BRRVR
033F 1740 : REGISTER IS AT AN OFFSET OF 10. BYTES PAST THE INTERRUPT VECTOR ENTRY POINT,
033F 1741 : THAT THE PC OF THE INSTRUCTION ACCESSING BRRVR IS 3 BYTES PAST THE INTERRUPT
033F 1742 : VECTOR ENTRY, AND THAT R4 AND R5 ARE SAVED ON THE STACK AT THAT POINT.
033F 1743 :
033F 1744 :
033F 1745 : .ENABL LSB
033F 1746 : .ALIGN QUAD
0340 1747 UBAINTBASE: ; BASE OF UBA INTERRUPT DISPATCHERS
54 00000030 9F 00000000 0340 1748 UBAINT4=-UBAINTBASE ; UBA 0 INTERRUPT DISPATCH LEVEL 4
7E 54 7D 0340 1749 MOVQ R4,-(SP) ; SAVE REGISTERS
7FFF FE03 8F CB 0343 1750 BICL3 #X7FFFFFFE03,@#UBASL_BRRVR,R4 ; READ VECTOR REGISTER AND CLEAR BITS
0000000A 034F 1751 UBAINT4REL=-UBAINTBASE-5 ; OFFSET TO ADD UBACSR VALUE
7E 52 7D 034F 1752 MOVQ R2,-(SP) ; SAVE REGISTERS
55 D4'AF44 9E 0352 1753 MOVAB B^VECTAB[R4],R5 ; GET ADDRESS OF INTERRUPT VECTOR
65 18 0357 1754 BGEQ 10$ ; IF GEQ UBA INTERRUPTS
7E 50 7D 0359 1755 MOVQ R0,-(SP) ; SAVE REGISTERS
95 17 035C 1756 JMP @(R5)+ ; DISPATCH INTERRUPT
035E 1757 .ALIGN QUAD
0360 1758 UBAINT5=-UBAINTBASE ; UBA 0 INTERRUPT DISPATCH LEVEL 5
7E 54 7D 0360 1759 MOVQ R4,-(SP) ; SAVE REGISTERS
7FFF FE03 8F CB 0363 1760 BICL3 #X7FFFFFFE03,@#UBASL_BRRVR+4,R4 ; READ VECTOR REGISTER AND CLEAR BITS
0000002A 036F 1761 UBAINT5REL=-UBAINTBASE-5 ; OFFSET TO ADD UBACSR VALUE
7E 52 7D 036F 1762 MOVQ R2,-(SP) ; SAVE REGISTERS
55 D4'AF44 9E 0372 1763 MOVAB B^VECTAB[R4],R5 ; GET ADDRESS OF INTERRUPT VECTOR
45 18 0377 1764 BGEQ 10$ ; IF GEQ UBA INTERRUPTS
7E 50 7D 0379 1765 MOVQ R0,-(SP) ; SAVE REGISTERS
95 17 037C 1766 JMP @(R5)+ ; DISPATCH INTERRUPT
037E 1767 .ALIGN QUAD
0380 1768 UBAINT6=-UBAINTBASE ; UBA 0 INTERRUPT DISPATCH LEVEL 6
7E 54 7D 0380 1769 MOVQ R4,-(SP) ; SAVE REGISTERS
7FFF FE03 8F CB 0383 1770 BICL3 #X7FFFFFFE03,@#UBASL_BRRVR+8,R4 ; READ VECTOR REGISTER AND CLEAR BITS
0000004A 038F 1771 UBAINT6REL=-UBAINTBASE-5 ; OFFSET TO ADD UBACSR VALUE
7E 52 7D 038F 1772 MOVQ R2,-(SP) ; SAVE REGISTERS
55 D4'AF44 9E 0392 1773 MOVAB B^VECTAB[R4],R5 ; GET ADDRESS OF INTERRUPT VECTOR
25 18 0397 1774 BGEQ 10$ ; IF GEQ UBA INTERRUPTS
7E 50 7D 0399 1775 MOVQ R0,-(SP) ; SAVE REGISTERS
95 17 039C 1776 JMP @(R5)+ ; DISPATCH INTERRUPT
039E 1777 .ALIGN QUAD
03A0 1778 UBAINT7=-UBAINTBASE ; UBA 0 INTERRUPT DISPATCH LEVEL 7
7E 54 7D 03A0 1779 MOVQ R4,-(SP) ; SAVE REGISTERS
7FFF FE03 8F CB 03A3 1780 BICL3 #X7FFFFFFE03,@#UBASL_BRRVR+12,R4 ; READ VECTOR AND CLEAR BITS
0000006A 03AF 1781 UBAINT7REL=-UBAINTBASE-5 ; OFFSET TO ADD UBACSR VALUE
7E 52 7D 03AF 1782 MOVQ R2,-(SP) ; SAVE REGISTERS
55 D4'AF44 9E 03B2 1783 MOVAB B^VECTAB[R4],R5 ; GET ADDRESS OF INTERRUPT VECTOR
05 18 03B7 1784 BGEQ 10$ ; IF GEQ UBA INTERRUPTS
7E 50 7D 03B9 1785 MOVQ R0,-(SP) ; SAVE REGISTERS
95 17 03BC 1786 JMP @(R5)+ ; DISPATCH INTERRUPT
00 54 1F E5 03BE 1787 10$: BBCC #31,R4,20$ ; CLEAR ADAPTER ERROR INTERRUPT FLAG (MSB)
    
```

54	55	D4'AF44	9E	03C2	1788	20\$:	MOVAB	B^VECTAB[R4],R5		: GET ADDRESS OF INTERRUPT VECTOR
		00000000	'8F	D0	03C7		MOVL	I^#0,R4		: GET ADDRESS OF ADAPTOR CONTROL BLOCK
			00000089		03CE	UBAINTADP=-		UBAINTBASE-5		: OFFSET TO START OF LOADED CODE
		00000000	9F	17	03CE		JMP	@#0		: ERROR ROUTINE IN ADPERR780
			00000090		03D4	UBAERRADR=-		UBAINTBASE-4		
					03D4		.DSABL	LSB		
					03D4					
					03D4		.ALIGN	LONG		: LONGWORD ALIGN VECTORS
					03D4	VECTAB:				: END OF INTERRUPT CODE, START OF VECTORS
		00000094			03D4	UBINTSZ=-		UBAINTBASE		: SIZE OF UBA INTERRUPT CODE
					03D4					

IN
S)
\$1
\$1
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AC
AL
A1
A1
A1
A1
A1
B1
B1
B1
B1
B1
BU
BC
BC
BC
BC
B1
B1
BU
BU
C)
C
C
C
C

```

03D4 1815 .SBTTL INISMBADP - BUILD ADP AND INITIALIZE MBA
03D4 1816 .SBTTL INISDRADP - BUILD ADP AND INITIALIZE DR32
03D4 1817 .SBTTL INISCIADP - BUILD ADP AND INITIALIZE CI
03D4 1818 :+
03D4 1819 : INISMBADP IS CALLED AFTER MAPPING THE REGISTERS FOR A MASSBUS ADAPTER.
03D4 1820 : AN ADAPTER CONTROL BLOCK IS ALLOCATED AND FILLED. A CRB AND IDB ARE
03D4 1821 : ALSO ALLOCATED AND INITIALIZED. THE ADAPTER HARDWARE IS THEN INITIALIZED
03D4 1822 : BY CALLING MBASINITIAL.
03D4 1823 :
03D4 1824 : INISDRADP IS CALLED AFTER MAPPING THE REGISTERS FOR THE DR32
03D4 1825 : ADAPTER. THE ADAPTER CONTROL BLOCK, CRB, AND IDB ARE ALLOCATED
03D4 1826 : AND INITIALIZED. THE ADAPTER HARDWARE IS THEN INITIALIZED BY
03D4 1827 : CALLING DR$INITIAL.
03D4 1828 :
03D4 1829 : INISMBADP AND INISDRADP SHARE COMMON CODE AFTER THE TABLE OF ADAPTER
03D4 1830 : SPECIFIC CONSTANTS IS SELECTED AND STORED IN R8.
03D4 1831 :
03D4 1832 : INPUT:
03D4 1833 : R4 - nexus identification number of this adapter
03D4 1834 : R11- offset from beginning of SCB to correct SCB page for this adapter
03D4 1835 :
03D4 1836 : OUTPUTS:
03D4 1837 : ALL REGISTERS PRESERVED
03D4 1838 : -
03D4 1839 :
00000000'GF 17 03D4 1840 ALONPAGD:JMP G^INISALONONPAGED
03DA 1841
03DA 1842 .ENABL LSB
03DA 1843
03DA 1844 INISDRADP: ; INITIALIZE DR32 DATA STRUCTURES
03DA 1845
03DA 1848 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> ; SAVE REGISTERS
58 07FF 8F BB 03DA 1848 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> ; SAVE REGISTERS
59 0011'CF DE 03DE 1849 MOVAL W^DRTAB,R8 ; GET DR32 TABLE OF CONSTANTS
5A 0000'CF 9E 03E3 1850 MOVAB W^DR$INT,R9 ; ADDRESS OF INTERRUPT SERVICE ROUTINE
0000'CF 9E 03E8 1851 MOVAB W^DR$INITIAL,R10 ; ADDRESS OF DEVICE INITIALIZATION
28 11 03ED 1852 BRB 10$ ; JOIN COMMON CODE
03EF 1855
03EF 1856 INISCIADP: ; INITIALIZE CI DATA STRUCTURES
03EF 1857
03EF 1860 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> ; SAVE REGISTERS
58 07FF 8F BB 03EF 1860 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> ; SAVE REGISTERS
59 0015'CF DE 03F3 1861 MOVAL W^CITAB,R8 ; GET CI TABLE OF CONSTANTS
5A 0000'CF 9E 03F8 1862 MOVAB W^CISINT,R9 ; ADDRESS OF INTERRUPT SERVICE ROUTINE
0000'CF 9E 03FD 1863 MOVAB W^CISINITIAL,R10 ; ADDRESS OF DEVICE INITIALIZATION
13 11 0402 1864 BRB 10$ ; JOIN COMMON CODE
0404 1867
0404 1868 INISMBADP: ; INIT MBA DATA STRUCTURES
0404 1869
0404 1872 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> ;
58 07FF 8F BB 0404 1872 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> ;
59 000D'CF DE 0408 1873 MOVAL W^MBATAB,R8 ; GET MBA TABLE OF CONSTANTS
5A 0000'CF 9E 040D 1874 MOVAB W^MBASINT,R9 ; ADDRESS OF INTERRUPT SERVICE ROUTINE
0000'CF 9E 0412 1875 MOVAB W^MBASINITIAL,R10 ; ADDRESS OF DEVICE INITIALIZATION
0417 1876 10$:
0417 1877 :
0417 1878 : Allocate and initialize Channel Request Block.
0417 1879 :
51 0048 8F 3C 0417 1880 MOVZWL #CRB$C_LENGTH,R1 ; SET SIZE OF CRB
B6 10 041C 1881 BSBB ALONPAGD ; ALLOCATE SPACE FOR CRB

```

```

08 A2 51 B0 041E 1882 MOVW R1,CRB$W SIZE(R2) ; SET CORRECT SIZE
0A A2 05 90 0422 1883 MOVB #DYN$C CRB,CRB$B TYPE(R2) ; SET CORRECT TYPE
62 62 DE 0426 1884 MOVAL CRB$W_WQFL(R2),CRB$W_WQFL(R2) ; INITIALIZE WAIT QUEUE HEADER
04 A2 62 DE 0429 1885 MOVAL CRB$W_WQFL(R2),CRB$W_WQBL(R2) ; FLINK AND BLINK
50 24 A2 9E 042D 1886 MOVAB CRB$W_INTD(R2),R0 ; SET ADDRESS OF INTD AREA
80 9F163CBB 8F D0 0431 1887 MOVL #^X9FT63CBB,(R0)+ ; "PUSHR ^M<R2,R3,R4,R5>,JSB @#"
80 80 59 D0 0438 1888 MOVL R9,(R0)+ ; ADDR OF XXX$INT ROUTINE
80 80 D4 043B 1889 CLRL (R0)+ ; CLEAR OUT UNNEEDED AREA
60 5A D0 043D 1890 MOVL R10,(R0) ; ADDR OF XXX$INITIAL ROUTINE
5A 52 D0 0440 1891 MOVL R2,R10 ; SAVE CRB ADDRESS
0443 1892
0443 1893
0443 1894
51 51 68 9A 0443 1895 MOVZBL ADPTAB IDBUNITS(R8),R1 ; GET # OF IDB UNITS
00000038 9F41 DE 0446 1896 MOVAL @#IDB$C LENGTH[R1],R1 ; GET TOTAL SIZE OF IDB
84 10 044E 1897 BSBW ALONPAGD ; ALLOCATE SPACE FOR CRB
08 A2 51 B0 0450 1898 MOVW R1,IDB$W SIZE(R2) ; SET STRUCTURE SIZE
0A A2 09 90 0454 1899 MOVB #DYN$C IDB,- ; AND TYPE CODE
0458 1900 IDB$B TYPE(R2)
68 9B 0458 1901 MOVZBW ADPTAB IDBUNITS(R8),- ; SET COUNT OF UNITS
0C A2 045A 1902 IDB$W UNITS(R2)
62 00E4'CF44 D0 045C 1903 MOVL W^SBI[CONF[R4],- ; SET CSR ADDRESS TO
0462 1904 IDB$C_CSR(R2) ; START OF ADAPTER REG SPACE
2C AA 52 D0 0462 1905 MOVL R2,- ; SET ADDRESS OF IDB INTO CRB
0466 1906 CRB$W_INTD+VEC$C_IDB(R10)
59 52 D0 0466 1907 MOVL R2,R9 ; SAVE ADDRESS OF IDB
0469 1908
0469 1909
0469 1910
51 01 A8 3C 0469 1911 MOVZWL ADPTAB ADPLEN(R8),R1 ; GET SIZE OF ADAPTER
FF64 30 046D 1912 BSBW ALONPAGD ; ALLOCATE SPACE FOR CRB
08 A2 51 B0 0470 1913 MOVW R1,ADP$W SIZE(R2) ; SET SIZE OF STRUCTURE
0A A2 01 90 0474 1914 MOVB #DYN$C ADP,ADP$B TYPE(R2) ; AND TYPE CODE
62 69 D0 0478 1915 MOVL IDB$C_CSR(R9),ADP$C_CSR(R2) ; SET ADDRESS OF CONFIGURATION REGISTER
0C A2 54 B0 047B 1916 MOVW R4,ADP$W_TR(R2) ; SET TR/SLOT-16 NUMBER OF ADAPTER
03 A8 9B 047F 1917 MOVZBW ADPTAB ATYPE(R8),- ; SET THE ADAPTER TYPE
0E A2 0482 1918 ADP$W_ADPTYPE(R2)
10 A2 5A D0 0484 1919 MOVL R10,ADP$C_CRB(R2) ; POINT ADP TO CRB
0488 1920 CMPW ADP$W_ADPTYPE(R2),#ATS_CI ; CI?
0488 1921 BEQL 20$ ; YES, DO NOT CONNECT UP VECTORS
0488 1922
0488 1923
0488 1924
50 00000000'GF D0 0488 1925 MOVL G^EXE$GL_SCB,R0 ; GET ADDRESS OF SCB
55 5B 09 78 048F 1926 ASHL #9,R11,R5 ; Turn SCB page offset into byte offset.
50 55 C0 0493 1927 ADDL R5,R0 ; set to beginning of correct SCB page.
54 54 04 00 EF 0496 1928 EXTZV #0,#4,R4,R4 ; Use low 4 bits of nexus number.
50 0100 C044 DE 049B 1929 MOVAL ^X100(R0)[R4],R0 ; COMPUTE ADDR OF 1ST VECTOR
1C A2 50 D0 04A1 1930 MOVL R0,ADP$C_AVECTOR(R2) ; SAVE ADDR OF ADAPTER'S SCB VECTORS
60 25 AA DE 04A5 1931 MOVAL CRB$W_INTD+1(R10),(R0) ; CONNECT VECTOR TO CRB CODE
40 A0 25 AA DE 04A9 1932 MOVAL CRB$W_INTD+1(R10),64(R0) ; SAME FOR
0080 C0 25 AA DE 04AE 1933 MOVAL CRB$W_INTD+1(R10),128(R0) ; ALL FOUR
00C0 C0 25 AA DE 04B4 1934 MOVAL CRB$W_INTD+1(R10),192(R0) ; VECTORS
04BA 1935
04BA 1936
04BA 1937
14 A2 25 AA DE 04BA 1938 20$: MOVAL CRB$W_INTD+1(R10),- ; SAVE SCB VECTOR CONTENTS IN ADP

```

Allocate and initialize Interrupt Dispatch Block.

Allocate and initialize Adapter Control Block (ADP).

Initialize adapter interrupt vectors in System Control Block.

Continue with ADP initialization.

			04BF	1939		ADP\$M_MBASCB(R2)	
	OC	BB	04BF	1940	PUSHR	#*M<R2,R3>	; SAVE SOME REGISTERS
55	52	DO	04C1	1941	MOVL	R2,R5	; COPY ADP ADDRESS
52	62	DO	04C4	1942	MOVL	ADP\$M_CSR(R2),R2	; VIRTUAL ADDRESS OF ADAPTER
00000000	'GF	16	04C7	1943	JSB	G*MMG\$SVAPTECHK	; ADDRESS OF SPTTE THAT MAPS ADAPTER
18	A5	DO	04CD	1944	MOVL	(R3),ADP\$M_MBASPTTE(R5)	; SAVE CONTENTS OF SPTTE
	OC	BA	04D1	1945	POPR	#*M<R2,R3>	; RESTORE REGISTERS
38	AA	DO	04D7	1946	MOVL	R2,CRB\$M_INTD+VEC\$M_ADP(R10)	; SET CRB POINTER TO ADP
14	A9	DO	04D7	1947	MOVL	R2,IDB\$M_ADP(R9)	; AND INTO IDB
	FB22	30	04DB	1948	BSBW	ADPLINK	; LINK ADP TO END OF CHAIN
			04DE	1949			
			04DE	1950			
			04DE	1951			
			04DE	1952			
55	59	DO	04DE	1952	MOVL	R9,R5	; ADDRESS OF IDB
54	65	DO	04E1	1953	MOVL	IDB\$M_CSR(R5),R4	; ADDRESS OF CONFIGURATION REGISTER 0
	30	BA	04E4	1954	JSB	@CRB\$M_INTD+VEC\$M_INITIAL(R10)	; INIT ADAPTER
07FF	8F	BA	04E7	1955	POPR	#*M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10>	; RESTORE ALL REGISTERS
		05	04EB	1956	RSB		; RETURN
			04EC	1957			
			04EC	1958			

Initialize adapter hardware.

.DSABL LSB

```
04EC 1997 .SBTTL INISKDZ11
04EC 1998 :++
04EC 1999 :
04EC 2000 : INPUTS:
04EC 2001 : R2 - VA of next free system page
04EC 2002 : R3 - VA of system page table entry to be used to map VA in R2
04EC 2003 : R4 - nexus identification number of this adapter
04EC 2004 :
04EC 2005 : OUTPUTS:
04EC 2006 :
04EC 2007 :--
04EC 2008 :
04EC 2009 INISKDZ11:
04EC 2010
05 04EC 2029 RSB ; Return to caller.
```



```

04ED 2031      .SBTTL INI$CONSOLE, init data structures for console
04ED 2032      :++
04ED 2033      : FUNCTIONAL DESCRIPTION:
04ED 2034      :
04ED 2035      : This routine is executed only once, during system initialization.
04ED 2036      : It initializes the CRB and IDB for boot/console device.
04ED 2037      :
04ED 2038      : This routine is called from INIT.
04ED 2039      :
04ED 2040      : INPUTS:
04ED 2041      :
04ED 2042      : R3 --> DISK [CLASS] DRIVER DDB
04ED 2043      : R4 --> DISK [CLASS] DRIVER DPT
04ED 2044      : R5 --> DISK [CLASS] DRIVER UCB
04ED 2045      : R6 --> RPB
04ED 2046      : R7 --> ADP FOR EITHER A REAL DISK OR A PORT
04ED 2047      : R9 --> PORT DRIVER DPT (IF PRESENT)
04ED 2048      : R10--> PORT DIRVER UCB (IF PRESENT)
04ED 2049      :
04ED 2050      :--
04ED 2051
04ED 2052      INI$CONSOLE::
04ED 2053      .ENABL LSB
04ED 2054
04ED 2056      CMPB  RPBSB DEVTYP(R6),-      ; BOOTING FROM CONSOLE BLOCK
04ED 2057      #BTD&R CONSOLE                ; STORAGE DEVICE?
04ED 2058      BNEQ  BLD_CRB                    ; NO
04ED 2059      MOVL  #^A7CSA/@B+3,-          ; YES, SET DEVICE NAME
04ED 2060      DDB&T_NAME(R3)                ; COUNTED STRING
04ED 2062
04ED 2064      MOVAL @#OPASCRB,R8              ; SET ADDRESS OF CRB
04ED 2065      BRW  100$
04ED 2067
04ED 2075      :
04ED 2076      :
04ED 2077      : NOW BUILD THE AUXILIARY DATA BLOCKS (CRB,IDB)
04ED 2078      :
04ED 2079      BLD_CRB:
04ED 2080      MOVL  ADP&L_CRB(R7),R8          ; GET ADDRESS OF CRB IF IT EXISTS
04ED 2081      CMPW  #ATS_OBA,ADP&W_ADPTYPE(R7); IS THIS A UNIBUS ADAPTER?
04ED 2082      BEQL  FILL_CRB                    ; YES, ALLOCATE CRB
04ED 2083      BRW  100$                          ; NO, CRB/IDB ALREADY ALLOCATED
04ED 2084
04ED 2085      FILL_CRB:
04ED 2086      JSB  @#INISALLOC_CRB              ; GO ALLOCATE AND SETUP CRB
04ED 2087      MOVL  #^X9F163FBB,CRB&L_INTD(R2); SET PUSHR #^M<R0,...R5>
04ED 2088      : JSB @#0 INTO INTERRUPT DISPATCH
04ED 2089      MOVL  R7,CRB&L_INTD+VEC&L_ADP(R2); SET POINTER TO ADP
04ED 2090      MOVL  R2,R8                          ; SAVE CRB POINTER
04ED 2091      MOVZWL #<IDB&C LENGTH+<8*4>>,R1; SIZE TO ALLOCATE FOR IDB
04ED 2092      JSB  @#INISA[CONONPAGED          ; ALLOCATE IDB
04ED 2093      MOVW  R1,IDB&W_SIZE(R2)              ; SET SIZE OF IDB
04ED 2094      MOVB  #DYN&C_IDB,IDB&B_TYPE(R2); AND STRUCTURE TYPE CODE
04ED 2095      MOVL  R2,CRB&L_INTD+VEC&L_IDB(R8); SET IDB INTO CRB
04ED 2096
04ED 2113
04ED 2114      10$: MOVL  RPBSL_CSRVIR(R6), -      ; SAVE BOOT DEVICE CSR ADDRESS
    
```

66 A6 91
 40 8F
 12 12
 41534303 8F DO
 14 A3

 58 00000000'9F DE
 0068 31

 58 10 A7 DO
 0E A7 01 B1
 03 13
 005B 31

 24 A2 00000000'9F 16
 9F163FBB 8F DO
 38 A2 57 DO
 58 52 DO
 51 0058 8F 3C
 00000000'9F 16
 08 A2 51 B0
 0A A2 09 90
 2C A8 52 DO

 62 58 A6 DO

			0543	2115							
		11	91	0543	2116						
	66	A6		0545	2117	CMPB	IDB\$L_CSR(R2)	:	IN INTERRUPT DISPATCH BLOCK		
		08	12	0547	2118		#BTD\$R_UDA,-	:	LOW ORDER BYTE OF ORIGINAL R0 TELLS		
				0549	2119	BNEQ	RPB\$B_DEVTYPE(R6)	:	BOOT DEVICE TYPE.		
				0549	2120		20\$:	IF NOT BOOTING FROM A UDA BRANCH		
00000000'9F		58	A6	D0	0549	2120	MOVL	RPB\$L_CSRVIR(R6),-	:	AROUND.	
					0551	2121		@#BOO\$GB_SYSTEMID	:	COPY VIRTUAL ADDRESS OF UDA PORT CSR	
					0551	2122			:	TO LOW ORDER LONGWORD OF SYSTEMID	
					0551	2123	20\$:	MOVL	R7,IDB\$L_ADPR(R2)	:	POINT IDB TO ADP
	14	A2	57	D0	0551	2123		MOVZWL	RPB\$W_R00BVEC(R6),R0	:	GET USER SPECIFIED VECTOR
	50		1E	A6	3C	0555	2124			:	BRANCH IF VECTOR SPECIFIED
			0A	12	0559	2125	BNEQ	30\$:	ELSE GET DEVICE TYPE CODE
	50		66	A6	9A	055B	2126	MOVZBL	RPB\$B_DEVTYPE(R6),R0	:	GET DEFAULT INTERRUPT VECTOR
50			FFFE	CF40	3C	055F	2127	MOVZWL	W^BOOTVECTOR-2[R0],R0	:	COMPUTE ADDRESS OF VECTOR
	50		10	B740	9E	0565	2128	MOVAB	@ADP\$L_VECTOR(R7)[R0],R0	:	SET ADDR OF INTERRUPT VECTOR
	60		26	A8	9E	056A	2129	MOVAB	CRB\$L_INTD+2(R8),(R0)	:	
						056E	2130			:	
						056E	2136			:	
						056E	2137	100\$:		:	
			05		056E	2138	RSB			:	RETURN
					056F	2139	.DISABLE LSB			:	

```

056F 2141      .SBTTL EXE$INI_TIMWAIT - COMPUTE CORRECT TIMEWAIT LOOP VALUES
056F 2142      :++
056F 2143      : FUNCTIONAL DESCRIPTION:
056F 2144      :
056F 2145      : EXE$INI_TIMWAIT initializes EXE$GL_TENUSEC and EXE$GL_UBDELAY, cells used
056F 2146      : in the time-wait macros. The first data cell, EXE$GL_TENUSEC, is the number
056F 2147      : of times the following loop will be executed in ten u-seconds. This is
056F 2148      : done once here to calibrate the loop instead of reading the processor clock.
056F 2149      : The resulting number is used in the system macros TIMEWAIT and TIMEDWAIT.
056F 2150      :
056F 2151      : The first step is to initialize EXE$GL_UBDELAY. If the bit test instruction
056F 2152      : in the TIMEWAIT macro is executed too rapidly in a loop, it can saturate the
056F 2153      : Unibus. EXE$GL_UBDELAY is used to introduce a 3 microsecond delay loop into
056F 2154      : the TIMEWAIT bit test loop.
056F 2155      :
056F 2156      : This routine is called only once, from INIT.
056F 2157      :
056F 2158      : INPUT PARAMETERS:
056F 2159      :
056F 2160      :     NONE
056F 2161      :
056F 2162      : IMPLICIT INPUTS:
056F 2163      :
056F 2164      :     Time-of-day processor clock.
056F 2165      :     Interval timers.
056F 2166      :
056F 2167      : OUTPUT PARAMETERS:
056F 2168      :
056F 2169      :     R0 - Destroyed.
056F 2170      :
056F 2171      : IMPLICIT OUTPUTS:
056F 2172      :
056F 2173      :     EXE$GL_TENUSEC - set to appropriate value to make TIMEWAIT and TIMEDWAIT
056F 2174      :                   macros loop for 10 micro-seconds.
056F 2175      :
056F 2176      :     EXE$GL_UBDELAY - set to appropriate value to make TIMEWAIT and TIMEDWAIT
056F 2177      :                   macros loop for 3 micro-seconds in the unibus delay
056F 2178      :                   loop.
056F 2179      :
056F 2180      :--
056F 2181      :
056F 2182      EXE$INI_TIMWAIT::      : Initialize time-wait data cells
056F 2184      .ENABLE LSB
056F 2185
19  00  DA 056F 2187      MTPR    #0,#PR780$_NICR      : Initialize next interval count register.
0572 2189
0572 2193
0572 2197
0572 2202
7E  00004E20 8F  D0 0572 2203      MOVL    #20000,-(SP)      : # of times to execute timed loop.
18  11  DA 0579 2204      MTPR    #^X11,#PR$_ICCS  : Start clock, no interrupts.
057C 2205
057C 2206      : * * * start of loop to time * * *
FD  6E  F5 057C 2207      SOBGR   (SP),10$        : Delay loop.
057F 2208      : * * * end of loop to time * * *
057F 2209
50  1A  DB 057F 2211      MFPR    #PR780$_ICR,R0  : Read total time to execute loop.
  
```

```

00000000'GF      18  00  DA 0582 2213
                   0582 2217
                   0582 2221
                   0582 2225
0000EA60 8F  50  C7 0582 2226      MTPR  #0,#PRS_ICCS      ; Shut off clock.
00000000'GF      00  D6 0585 2227      DIVL3 RO,#60000,G^EXE$GL_UBDELAY; Calculate number of times through
                   0591 2228      INCL  G^EXE$GL_UBDELAY      ; loop to delay 3 microseconds.
                   0597 2229
                   19  00  DA 0597 2231      MTPR  #0,#PR780$_NICR    ; Initialize next interval count register.
                   059A 2233
                   059A 2237
                   059A 2241
                   059A 2245
                   50  00004E20 8F  D0 059A 2246      MOVL  #20000,R0          ; Number of times to execute test loop
00000000'GF      6E  00000000 8F  D0 05A1 2247      MOVL  G^EXE$GL_UBDELAY,(SP) ; Get delay loop iteration count.
                   18  11  DA 05AB 2248      MTPR  #^X11,#PRS_ICCS    ; Start clock, no interrupts
                   05AB 2249
                   05AB 2250      ; **** Start of loop to time
000005B9'EF      8000 8F  B3 05AB 2251      20$: BITW #^X8000,40$      ; Random BITx instruction to time
                   03  12 05B4 2252      BNEQ  40$                ; Random conditional branch instruction
                   FD 6E  F5 05B6 2253      30$: SOBGTR (SP),30$      ; Delay 3 microseconds.
                   EF 50  F5 05B9 2254      40$: SOBGTR R0,20$        ; Loop
                   05BC 2255      ; **** End of loop to time
                   05BC 2256
                   50  1A  DB 05BC 2258      MFPR  #PR780$_ICR,R0    ; Read total time to execute loop.
                   05BF 2260
                   05BF 2264
                   05BF 2268
                   18  00  DA 05BF 2272      MTPR  #0,#PRS_ICCS      ; Shut clock off
00000000'GF      00030D40 8F  8E  D5 05C2 2273      TSTL  (SP)+              ; Pop delay loop index off stack.
                   00000000'GF  C7 05C4 2274      DIVL3 RO,#200000,G^EXE$GL_TENUSEC ; Calculate number of times to
                   D6 05D0 2275      INCL  G^EXE$GL_TENUSEC    ; execute the loop to kill 10 u-secs.
                   05D6 2276
                   05D6 2289
                   05  05D6 2290      RSB                    ; Return
                   05D7 2291      .DISABLE LSB

```

```

05D7 2299 .SBTTL EXESINIT_TODR - SET SYSTEM TIME TO CORRECT VALUE AT STARTUP
05D7 2300 :++
05D7 2301 : FUNCTIONAL DESCRIPTION:
05D7 2302 :
05D7 2303 : EXESINIT_TODR SOLICITS THE CORRECT TIME FROM THE OPERATOR IF NECESSARY,
05D7 2304 : CONVERTS THE ASCII RESPONSE TO BINARY FORMAT AND CALLS AN INTERNAL
05D7 2305 : ENTRY POINT OF THE $SETIME SYSTEM SERVICE TO SET THE NEW SYSTEM TIME
05D7 2306 : IN MEMORY WITHOUT MODIFYING THE CONTENTS OF THE SYSTEM DISK.
05D7 2307 :
05D7 2308 : IF THE TIME WOULD NORMALLY BE SOLICITED FROM AN OPERATOR, BECAUSE
05D7 2309 : THE HARDWARE TIME OF YEAR CLOCK IS ZERO, THEN THE SYSGEN PARAMETER
05D7 2310 : 'TPWAIT' IS CHECKED. IF IT IS ZERO, THEN IT IS ASSUMED THAT NO
05D7 2311 : OPERATOR IS PRESENT AND THE SYSTEM IS BOOTED USING THE LAST TIME
05D7 2312 : RECORDED IN THE SYSTEM IMAGE. IF THE PARAMETER IS NON ZERO THEN
05D7 2313 : THAT TIME IS USED AS THE MAXIMUM TIME TO WAIT BEFOR ASSUMING THAT
05D7 2314 : THERE IS NO OPERATOR AND BOOTING ANY WAY. IF THE PARAMETER IS
05D7 2315 : NEGATIVE, THE SYSTEM WILL WAIT FOREVER.
05D7 2316 :
05D7 2317 : THIS ROUTINE IS CALLED ONLY ONCE, FROM SYSINIT OR STASYSGEN.
05D7 2318 :
05D7 2319 : INPUT PARAMETERS:
05D7 2320 :
05D7 2321 : NONE
05D7 2322 :
05D7 2323 : IMPLICIT INPUTS:
05D7 2324 :
05D7 2325 : TIME-OF-DAY PROCESSOR CLOCK.
05D7 2326 :
05D7 2327 : OUTPUT PARAMETERS:
05D7 2328 :
05D7 2329 : R0,R1 - DESTROYED
05D7 2330 :
05D7 2331 : IMPLICIT OUTPUTS:
05D7 2332 :
05D7 2333 : EXESGQ_SYSTIME - SET TO CURRENT TIME IN 100 NANOSECOND UNITS SINCE
05D7 2334 : 17-NOV-1858 00:00:00.
05D7 2335 :
05D7 2336 : --
05D7 2337 :
05D7 2338 :
05D7 2339 : Stack storage offsets:
05D7 2340 :
00000000 05D7 2341 TTCHAN = ^X00 ; CHANNEL FOR TERMINAL (LONGWORD)
00000004 05D7 2342 TTNAME = ^X04 ; STRING DESCRIPTOR FOR OPERATOR'S TERM
0000000C 05D7 2343 TMPDESC = ^X0C ; TEMPORY STRING DESCRIPTOR (QUADWORD)
00000014 05D7 2344 INTIME = ^X14 ; INPUT TIME VALUE (QUADWORD)
0000001C 05D7 2345 LINBUF = ^X1C ; INPUT LINE BUFFER (5 LONGWORDS)
00000014 05D7 2346 LINBUFSIZ = ^X14 ; (LENGTH OF LINE BUFFER IN BYTES)
05D7 2347 :
05D7 2348 :
05D7 2349 : PURE DATA
05D7 2350 :
05D7 2351 TERM_NAMADR:
05D7 2352 .ASCII \OPAO\ ; DEVICE NAME FOR OPERATOR'S TERMINAL
05DB 2353 TERM NAMSIZ = . - TERM NAMADR
05DB 2354 TIMERR: .ASCIC \invalid date/time\ ;
05E7

```

```

30 41 50 4F
00000004 05DB 2353
74 61 64 20 64 69 6C 61 76 6E 69 00' 05DB 2354
65 6D 69 74 2F 65 05E7

```

```

11 05DB
   05ED 2355 TIMEPROMPT:
33' 05ED 2356      .BYTE  NPROMPT
54 4E 45 20 45 53 41 45 4C 50 0A 0D 05EE 2357      .ASCII  <13><10>/PLEASE ENTER DATE AND TIME (DD-MMM-YYYY  HH:MM) /
20 44 4E 41 20 45 54 41 44 20 52 45 05FA
4D 4D 4D 2D 44 44 28 20 45 4D 49 54 0606
4D 4D 3A 48 48 20 20 59 59 20 20 29 0612
                                20 20 29 061E
                                00000033 0621 2358 NPROMPT=-.TIMEPROMPT-1
                                0621 2359
                                0621 2360
                                0621 2361 EXES$INIT_TODR::      ; SET CORRECT TIME
                                0621 2362      .ENABLE  LSB
                                0621 2363      PUSHR   #^M<R2,R3,R4,R5,R6,R8,R9,R10> ; SAVE REGISTERS
                                0625 2364      SUBL    #4*12,SP      ; SCRATCH STORAGE
                                0628 2365      MOVL   SP,R6      ; SAVE ADDRESS OF SCRATCH STORAGE
                                062B 2366      MOVZBL #TERM NAMSIZ,TTNAME(R6) ; SET SIZE OF OPERATOR'S TERM NAME AND
                                062F 2367      MOVAB  W^TERM NAMADR,TTNAME+4(R6) ; PIC ADDRESS INTO TERM NAME DESC
1C 00000000'GF 00' E0 0635 2368      BBS     S^EXESV_SETTIME,G^EXESGL_FLAGS,READTIME ; BR TO SOLICIT TIME
                                063D 2369
                                063D 2370
                                50 1B DB 063D 2372      MFPR   #PR780$_TODR,R0      ; GET TIME OF DAY CLOCK VALUE
                                0640 2374
                                0640 2378
                                0640 2382
                                0640 2386
59 00000000'GF 50 C3 0640 2388      SUBL3  R0,G^EXESGL_TODR,R9      ; GET TOD DELTA TIME (10 MS UNITS)
                                09 1B 0648 2389      BLEQU  5$      ; BRANCH IF TIME IS LATER
                                0083D600 8F 59 D1 064A 2390      CMPL  R9,#24*60*60*100      ; CHECK FOR SETBACK OF ONE DAY
                                06 1E 0651 2391      BGEQU READTIME      ; MORE, MUST SOLICIT TIME
                                14 A6 7C 0653 2396 5$: CLRQ  INTIME(R6)      ; NULL ARGUMENT FOR EXES$SETIME_INT
                                00C7 31 0656 2397      BRW   200$      ; RETURN TO CALLER
                                0659 2398
                                0659 2399 READTIME:      ; SOLICIT TIME
                                59 D4 0659 2400      CLRL  R9      ; CLEAR A FLAG
58 00000000'GF 32 065B 2401      CVTWL G^SGN$GW_TPWAIT,R8      ; PICK UP TIMEOUT WAIT INTERVAL
                                14 14 0662 2402      BGTR  8$      ; POSITIVE, WAIT THAT PERIOD ONCE
                                OD 19 0664 2403      BLSS  7$      ; NEGATIVE IS WAIT FOREVER
                                0666 2404 6$: ADDL3 #1,G^EXESGL_TODR,R0      ; ZERO, SET TIME-OF-DAY CLOCK TO
50 00000000'GF 01 C1 0666 2406      MTPR  R0,#PR780$_TODR      ; KNOWN VALUE + 10 MSEC AND FINISH UP
                                1B 50 DA 066E 2410
                                0671 2412
                                0671 2416
                                0671 2420
                                0671 2424
                                E0 11 0671 2426      BRB   5$      ;
                                0673 2428
                                0673 2433
                                58 14 D0 0673 2434 7$: MOVL  #20,R8      ; STARTING WAIT
                                59 D6 0676 2435      INCL  R9      ; NEGATIVE - WAIT FOREVER
                                0678 2436 8$: $ASSIGN_S TTNAME(R6),TTCHAN(R6) ; AND ASSIGN TO INPUT DEVICE
                                DD 50 E9 0686 2437      BLBC  R0,6$      ; ERROR - FALL BACK TO STORED TIME
52 FF60 CF 9E 0689 2438 10$: MOVAB  W^TIMEPROMPT,R2      ; GET ADDRESS OF PROMPT STRING
                                53 82 9A 068E 2439      MOVZBL (R2)+,R3      ; AND LENGTH
                                0691 2440      $QIOW_S #0,W^TTCHAN(R6),-      ; PROMPT AND READ TIME
                                0691 2441      #<IOS_READPROMPT!IOSM_PURGE!IOSM_TIMED!IOSM_CVTLOW>,-

```

			0691	2442		TMPDESC(R6)	:	I/O STATUS BLOCK, NO AST OR PARAM
			0691	2443		LINBUF(R6),#LINBUFSIZ,-	:	BUFFER ADDRESS AND SIZE
			0691	2444		R8,#0,-	:	TIME OUT
			0691	2445		R2,R3	:	PROMPT ADDRESS AND SIZE
	AD 50	E9	06B6	2446	BLBC	R0,6\$:	ERROR - FALL BACK TO STORED TIME
54	OC A6	7D	06B9	2447	MOVQ	TMPDESC(R6),R4	:	GET COMPLETION STATUS
	OD 54	E8	06BD	2448	BLBS	R4,20\$:	CONTINUE IF SUCCESSFUL READ
	A3 59	E9	06C0	2449	BLBC	R9,6\$:	FAILED ON ONE-TIME READ, RETURN
58	01 A848	9E	06C3	2450	MOVAB	1(R8)[R8],R8	:	(2 * TIMEOUT) + 1
	58 58	3C	06C8	2451	MOVZWL	R8,R8	:	BOUND TIMEOUT
	BC	11	06CB	2452	BRB	10\$:	TRY AGAIN FOR TIME
			06CD	2453			:	SOMETHING WAS INPUT
OC A6	OE A6	3C	06CD	2454	MOVZWL	TMPDESC+2(R6),TMPDESC(R6)	:	FORM DESCRIPTOR FOR BUFFER
10 A6	1C A6	9E	06D2	2455	MOVAB	LINBUF(R6),TMPDESC+4(R6)	:	SET DESCRIPTOR ADDRESS
			06D7	2456	\$BINTIM_S	TMPDESC(R6),INTIME(R6)	:	CONVERT TO BINARY TIME
	05 50	E9	06E4	2457	BLBC	R0,89\$:	INVALID TIME
	18 A6	D5	06E7	2458	TSTL	INTIME+4(R6)	:	CHECK FOR DELTA TIME
	2A	14	06EA	2459	BGTR	100\$:	BRANCH IF NOT - OK
			06EC	2460			:	INVALID TIME VALUE INPUT
52	FEE3 CF	9E	06EC	2461	MOVAB	W^TIMERR,R2	:	ADDRESS OF ERROR MESSAGE
	53 82	9A	06F1	2462	MOVZBL	(R2)+,R3	:	GET STRING LENGTH
			06F4	2463	\$QIOW_S	#0,TTCHAN(R6),-	:	GIVE ERROR MESSAGE
			06F4	2464		#IOS_WRITEVBLK,-	:	
			06F4	2465			:	
			06F4	2466		(R2),R3,-	:	NO I/O STATUS,AST OR AST PARAM
			06F4	2467		#0,#32	:	BUFFER ADDRESS, LENGTH
	FF73	31	0713	2468	BRW	10\$:	SET CARRIAGE CONTROL TO CR/LF
			0716	2469			:	AND TRY AGAIN
			0716	2470			:	EXIT
	14 A6	7F	0720	2471	\$DASSGN_S	TTCHAN(R6)	:	DE-ASSIGN TERMINAL CHANNEL
			0723	2472	PUSHAQ	INTIME(R6)	:	SET NEW SYSTEM TIME
00000000'GF	01	FB	0723	2472	CALLS	#1,G^EXES\$SETIME INT	:	USE TODR CLOCK TO SET SYSTEM TIME
00000000'GF	00000000'GF	7D	072A	2473	MOVQ	G^EXES\$GQ_TODCBASE,G^EXES\$GQ_BOOTTIME	:	SAVE BOOT TIME
	5E 30	C0	0735	2474	ADDL	#12*4,SP	:	CLEAN OFF SCRATCH STORAGE
	077C 8F	BA	0738	2475	POPR	#^M<R2,R3,R4,R5,R6,R8,R9,R10>	:	RESTORE REGISTERS
			073C	2476			:	
			073C	2477			:	
			073C	2478	:	Fall through into the deallocate logic.	:	
			073C	2479	:		:	
			073C	2480	:	RSB	:	*** This goes in if another piece of
			073C	2481	:		:	*** initialization code is added that
			073C	2482	:		:	*** is executed after EXES\$INI_TIMWAIT.
			073C	2483	:		:	
			073C	2484	:	.DISABLE LSB	:	

```

073C 2486 DEAL_INIT_CODE: ; DEALLOCATE THE INITIALIZATION CODE
073C 2487 :
073C 2488 : It is the duty of the last-executed, loadable initialization
073C 2489 : routine to make itself and all other such routines disappear, i.e.,
073C 2490 : release the space they occupy to non-paged pool. Each routine's vector
073C 2491 : must be disconnected, e.g., be made to point to the symbol, EXES$LOAD_ERROR.
073C 2492 :
073C 2493 : NOTE: This means that new initialization routines should be added
073C 2494 : to this module in a particular order, not necessarily at the
073C 2495 : end of the module!
073C 2496 :
073C 2497 .ENABLE LSB
7E 52 7D 073C 2498 MOVQ R2,-(SP) ; Save some registers
073F 2499 :
073F 2500 :
073F 2501 : First find the vectors that point to these initialization routines
073F 2502 : and reset them to point to EXES$LOAD_ERROR.
073F 2503 :
51 50 50 0000'CF 9E 073F 2504 MOVAB W^SYSL$BEGIN,R0 ; Compute bounds of releasable piece:
52 00000000'8F C1 0744 2505 ADDL3 #<STAY_HEADER-SYSL$BEGIN>,R0,R1 ; starting and ending addresses.
53 00000000'GF 9E 074C 2506 MOVAB G^EXES$AL LOAVEC,R2 ; Get starting address of vectors.
9F17 8F 62 B1 0753 2507 MOVAB G^EXES$LOAD_ERROR,R3 ; Get end of vectors.
80 8F 03 A2 13 075A 2508 10$: CMPW (R2),#^X9FT7 ; Is this JMP @# ?
50 62 16 12 075F 2509 BEQL 30$ ; Br if yes, skip past it.
51 62 0C 1F 0761 2510 CMPB 3(R2),#^X80 ; Is this a system space address
52 52 07 1A 0766 2511 BNEQ 40$ ; Br if no, assume it's a HALT instr.
62 00000000'GF 9E 0768 2512 CMPL (R2),R0 ; Is address before the releasable
52 02 C0 076B 2513 BLSSU 20$ ; piece of memory? Br on yes.
53 52 D6 076D 2514 CMPL (R2),R1 ; Is address after the releasable
D5 1F 0770 2515 BGTRU 20$ ; piece of memory? Br on yes.
0772 2516 MOVAB G^EXES$LOAD_ERROR,(R2) ; Reset this vector.
0779 2517 20$: ADDL #2,R2 ; Point past this vector.
077C 2518 30$: INCL R2 ; Come here to point past JMP @#.
077E 2519 40$: INCL R2 ; Come here to point past HALT.
0780 2520 CMPL R2,R3 ; Past the end of the vectors?
0783 2521 BLSSU 10$ ; Keep searching vectors.
0785 2522 :
0785 2523 : Now release the memory to non-paged pool.
0785 2524 :
50 0000'CF 9E 0785 2525 MOVAB W^SYSL$BEGIN,R0 ; Point to start of module
51 0000'8F 3C 078A 2526 MOVZWL #<STAY_HEADER-SYSL$BEGIN>,R1 ; Length to vaporize
F87A' 31 078F 2527 BRW 50$ ; Br to code that is not released.
0792 2528 :
00000000 2529 .PSECT $$$INIT__END,PAGE ; 'PAGE' SINCE 16-BYTE ALIGN IS NOT
0000 2530 :
00000000 00000000 0000 2531 STAY_HEADER:
0000' 0008 2532 .LONG 0,0
62 000A 2533 .WORD <SYSL$END-STAY_HEADER>
00 000B 2534 .BYTE DYN$C_LOADCODE
000C 2535 .BYTE 0
00000000'9F 16 000C 2536 50$: JSB @#EXES$DEANONPGDSIZ ; Just the smile on the Chesire cat
52 8E 7D 0012 2537 MOVQ (SP)+,R2 ; Restore
05 0015 2538 RSB ; Return.
0016 2539 :
0016 2540 .DISABLE LSB
0016 2541 :
0016 2542 .END

```


\$\$\$VMSDEFINED	= 00000001			CONFREGL	000001E4	R	08
\$\$T1	= 00000001			CPU_ADPSIZE	00000019	R	08
ADAPTERS	00000000	R	02	CPU_TYPE	= 00000001		
ADPSB_TYPE	= 0000000A			CR	= 00000000		
ADPSC_CIAADPLEN	= 00000030			CRBSB_TYPE	= 0000000A		
ADPSC_DRADPLEN	= 00000030			CRBSC_LENGTH	= 00000048		
ADPSC_MBAADPLEN	= 00000030			CRBSL_INTD	= 00000024		
ADPSC_UBAADPLEN	= 00000258			CRBSL_WQBL	= 00000004		
ADPSL_AVECTOR	= 0000001C			CRBSL_WQFL	= 00000000		
ADPSL_CRB	= 00000010			CRBSW_SIZE	= 00000008		
ADPSL_CSR	= 00000000			CREATE_ARRAYS	0000011A	R	09
ADPSL_DPQFL	= 00000014			CSR_LEN_OFFSET	= FFFFFFFB		
ADPSL_LINK	= 00000004			DDBST_NAME	= 00000014		
ADPSL_MBASCB	= 00000014			DEAL_INIT_CODE	0000073C	R	09
ADPSL_MBASPTE	= 00000018			DIRECT_VEC_NODE_CNT	00000009	R	08
ADPSL_MRACTMDRS	= 0000005C			DR\$INITIAL	*****	X	09
ADPSL_MRQFL	= 00000030			DR\$INT	*****	X	09
ADPSL_UBASCB	= 00000044			DRTAB	00000011	R	08
ADPSL_UBASPTE	= 00000054			DYN\$C_AD	= 00000001		
ADPSL_VECTOR	= 00000010			DYN\$C_CONF	= 00000007		
ADPSW_ADPTYPE	= 0000000E			DYN\$C_CRB	= 00000005		
ADPSW_DPBITMAP	= 00000060			DYN\$C_IDB	= 00000009		
ADPSW_MRFENCE	= 0000015C			DYN\$C_INIT	= 00000063		
ADPSW_MRFREGARY	= 0000015E			DYN\$C_LOADCODE	= 00000062		
ADPSW_MRNFBCE	= 00000062			END_NEXUS	00000115	R	09
ADPSW_MRNREGARY	= 00000064			ERROR_HALT	00000199	R	09
ADPSW_SIZE	= 00000008			ERROR_HALT_1	0000019E	R	09
ADPSW_TR	= 0000000C			EXESAC_LOADVEC	*****	X	09
ADPSW_UMR_DIS	= 00000256			EXESDEANONPGDSIZ	*****	X	0A
ADPLINK	*****	X	09	EXESGL_CONFREG	*****	X	09
ADPTAB_ADPLEN	00000001			EXESGL_CONFREGL	*****	X	09
ADPTAB_ATYPE	00000003			EXESGL_FLAGS	*****	X	09
ADPTAB_IDBUNITS	00000000			EXESGL_NUMNEXUS	*****	X	09
ALONPAGD	000003D4	R	09	EXESGL_RPB	*****	X	09
ATS_CI	= 00000004			EXESGL_SCB	*****	X	09
ATS_DR	= 00000002			EXESGL_TENUSEC	*****	X	09
ATS_MBA	= 00000000			EXESGL_TODR	*****	X	09
ATS_UBA	= 00000001			EXESGL_UBDELAY	*****	X	09
BADUMR	0000030D	R	08	EXESGL_BOOTTIME	*****	X	09
BI_BUS_CODE	= 80000000			EXESGL_TODCBASE	*****	X	09
BI_CPU	= 00000000			EXESINIT_TODR	00000621	RG	09
BI_CSR_LEN	= 00000002			EXESINI_TIMWAIT	0000056F	RG	09
BI_LIKE	= 00000000			EXESLOAD_ERROR	*****	X	09
BLD_CRB	00000506	R	09	EXESMCHK_PRTCT	*****	X	09
BOO\$GB_SYSTEMID	*****	X	09	EXESOUTZSTRING	*****	X	09
BOO\$GL_SPTFREL	*****	X	09	EXESSETIME_INT	*****	X	09
BOO\$GL_SPTFREL	*****	X	09	EXESTEST_CSR	*****	X	09
BOOTVECTOR	00000000	R	08	EXESUBAERR_INT	*****	X	09
BTD\$K_CONSOLE	= 00000040			EXESV_SETTIME	*****	X	09
BTD\$K_UDA	= 00000011			FILL_CRB	00000513	R	09
BUS_CODE_OFFSET	= FFFFFFFC			GET_GEN_TYPE	000000B9	R	09
BUS_CSR_LEN	00000004	R	08	GET_TYPE	000000A0	R	09
CIS\$INITIAL	*****	X	09	IDB\$B_TYPE	= 0000000A		
CIS\$INT	*****	X	09	IDB\$C_LENGTH	= 00000038		
CITAB	00000015	R	08	IDB\$L_AD	= 00000014		
CONFIG_IOSPACE	0000005F	R	09	IDB\$L_CSR	= 00000000		
CONFREG	000000A4	R	08	IDB\$W_SIZE	= 00000008		

INIADP780
Symbol table

- ADAPTER INITIALIZATION FOR VAX 11/780

H 10

16-SEP-1984 00:39:46 VAX/VMS Macro V04-00
11-SEP-1984 16:29:18 [SYSLOA.SRC]INIADP.MAR;3

```

IDBSW UNITS = 0000000C
INISACLOC CRB ***** X 09
INISALONONPAGED ***** X 09
INISCIADP 000003EF R 09
INISCONSOLE 000004ED RG 09
INISDRADP 000003DA R 09
INISIOMAP 00000000 RG 09
INISKDZ11 000004EC R 09
INISMBADP 00000404 R 09
INISMPMADP ***** X 06
INISUBADP 000001C3 R 09
INISUBSPACE 000001A7 R 09
INIT ROUTINES 00000000 R 06
INTIME = 00000014
IOSM_CVTLOW ***** Y 09
IOSM_PURGE ***** X 09
IOSM_TIMED ***** X 09
IOS_READPROMPT ***** X 09
IOS_WRITEVBLK ***** X 09
IO780$AL_IOBASE = 20000000
IO780$AL_NNEX = 00000010
IO780$AL_PERNEX = 00002000
IO780$AL_UBOSP = 20100000
LF = 0000000A
LINBUF = 0000001C
LINBUFSIZ = 00000014
MAP_NEXUS 000000F9 R 09
MAP_PAGES 00000173 R 09
MAXNEXUS = 00000040
MBASINITIAL ***** X 09
MBASINT ***** X 09
MBATAB 0000000D R 08
MCHK$M_LOG = 00000001
MCHK$M_NEXM = 00000004
MMG$GL_SBICONF ***** X 09
MMG$GL_SPTBASE ***** X 09
MMG$SVAPTECHK ***** X 09
NDT$_BUA = 80000102
NDT$_CI = 00000038
NDT$_DR32 = 00000030
NDT$_KDZ11 = 80000105
NDT$_MB = 00000020
NDT$_MEM1664NI = 00000012
NDT$_MEM16I = 00000011
NDT$_MEM16NI = 00000010
NDT$_MEM256EIL = 00000071
NDT$_MEM256EIU = 00000073
NDT$_MEM256I = 00000074
NDT$_MEM256NIL = 00000070
NDT$_MEM256NIU = 00000072
NDT$_MEM4I = 00000009
NDT$_MEM4NI = 00000008
NDT$_MEM64EIL = 00000069
NDT$_MEM64EIU = 00000068
NDT$_MEM64I = 0000006C
NDT$_MEM64NIL = 00000068
NDT$_MEM64NIU = 0000006A

```

```

NDT$ MPM0 = 00000040
NDT$ MPM1 = 00000041
NDT$ MPM2 = 00000042
NDT$ MPM3 = 00000043
NDT$ SCORMEM = 80000001
NDT$ UB0 = 00000028
NDT$ UB1 = 00000029
NDT$ UB2 = 0000002A
NDT$ UB3 = 0000002B
NEXUSDESC 00000020 R 08
NOSPT 000002E4 R 08
NPROMPT = 00000033
NUMUBAVEC = 00000080
NUM_PAGES 00000000 R 04
NXT_NEXUS 00000068 R 09
OPASCRB ***** X 09
PA = 20020000
PR$ ICCS = 00000018
PR$ SID_TYP730 = 00000003
PR$ SID_TYP750 = 00000002
PR$ SID_TYP780 = 00000001
PR$ SID_TYP790 = 00000004
PR$ SID_TYP8NN = 00000006
PR$ SID_TYP8SS = 00000005
PR$ SID_TYPUV1 = 00000007
PR$ TBIS = 0000003A
PR780$ ICR = 0000001A
PR780$ NICR = 00000019
PR780$ TODR = 0000001B
PTESC_RW = 10000000
PTESM_VALID = 80000000
READTIME 00000659 R 09
RPB$B_DEV TYP = 00000066
RPB$L_ADPPHY = 0000005C
RPB$L_ADPVIR = 00000060
RPB$L_BOOTR1 = 00000020
RPB$L_CSRPHY = 00000054
RPB$L_CSRVIR = 00000058
RPB$W ROUBVEC = 0000001E
SBICONF 000000E4 R 08
SBI_BUS_CODE = 00000000
SBI_CPU = 00000001
SBI_CSR_LEN = 00000001
SBI_LIKE = 00000001
SGN$GW TPWAIT ***** X 09
STAY_HEADER 00000000 R 0A
SW_BDS_CODE 00000005 R 08
SYS$ASSIGN ***** GX 09
SYS$BINTIM ***** GX 09
SYS$DASSGN ***** GX 09
SYS$QIOW ***** GX 09
SYSL$BEGIN ***** X 09
SYSL$END ***** X 0A
TERM_NAMADR 000005D7 R 09
TERM_NAMSIZ = 00000004
TEST_NEXUS 00000071 R 09
TIMEPROMPT 000005ED R 09

```

```

TIMERR          = 000005DB R    09
TMPDESC        = 0000000C
TTCHAN         = 00000000
TTNAME         = 00000004
UBAS$INITIAL   ***** X    09
UBAS$INT0      ***** X    09
UBASL_BRRVR    = 00000030
UBASL_CR       = 00000004
UBAS$UNEXINT   ***** X    09
UBAERRADR      = 00000090
UBAINT4        = 00000000
UBAINT4REL     = 0000000A
UBAINT5        = 00000020
UBAINT5REL     = 0000002A
UBAINT6        = 00000040
UBAINT6REL     = 0000004A
UBAINT7        = 00000060
UBAINT7REL     = 0000006A
UBAINTADP      = 00000089
UBAINTBASE     = 00000340 R    09
UBINTSZ        = 00000094
VASM_SYSTEM    = 80000000
VEC$C_ADP      = 00000014
VEC$L_IDB      = 00000008
VEC$L_INITIAL  = 0000000C
VECTAB        = 000003D4 R    09
    
```

! Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes
. ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000004 (4.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$INIT\$DATA0	00000074 (116.)	02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$INIT\$DATA1	00000000 (0.)	03 (3.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$INIT\$DATA2	0000003A (58.)	04 (4.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$INIT\$DATA3	00000000 (0.)	05 (5.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$INIT\$DATA4	00000074 (116.)	06 (6.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$INIT\$DATA5	00000000 (0.)	07 (7.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$INIT\$DATA	0000033F (831.)	08 (8.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG
\$\$\$INIT\$CODE	00000792 (1938.)	09 (9.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC QUAD
\$\$\$INIT__END	00000016 (22.)	0A (10.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC PAGE

! Performance indicators !

Phase	Page faults	CPU Time	Elapsed Time
Initialization	36	00:00:00.03	00:00:00.95
Command processing	135	00:00:00.49	00:00:04.15
Pass 1	521	00:00:13.69	00:00:46.58
Symbol table sort	1	00:00:01.78	00:00:09.96
Pass 2	293	00:00:04.03	00:00:14.72
Symbol table output	31	00:00:00.16	00:00:00.47

Psect synopsis output	4	00:00:00.03	00:00:00.03
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	1023	00:00:20.21	00:01:16.86

The working set limit was 2250 pages.
138760 bytes (272 pages) of virtual memory were used to buffer the intermediate code.
There were 90 pages of symbol table space allocated to hold 1649 non-local and 36 local symbols.
2546 source lines were read in Pass 1, producing 39 object records in Pass 2.
47 pages of virtual memory were used to define 45 macros.

↑-----↑
! Macro library statistics !
↑-----↑

Macro library name	Macros defined
-----	-----
\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	22
\$255\$DUA28:[SYSLIB]STARLET.MLB;2	15
TOTALS (all libraries)	37

1790 GETS were required to define 37 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:INIADP780/OBJ=OBJ\$:INIADP780 MSRC\$:CPUSW780/UPDATE=(ENH\$:CPUSW780)+MSRC\$:INIADP/UPDATE=(ENH\$:INIADP)+EXECML\$/LIB

The image displays a grid of 100 small technical diagrams, arranged in 10 rows and 10 columns. Each diagram contains various symbols, lines, and text, likely representing circuit board layouts or component specifications. Some diagrams are highlighted with larger text labels:

- INIADP250 LIS
- INIADP230 LIS
- INIADP280 LIS
- INIADP290 LIS
- INIADP211 LIS