


```

EEEEEEEEEE RRRRRRRR RRRRRRRR SSSSSSSS UU UU BBBB8888 77777777 5555555555 000000
EEEEEEEEEE RRRRRRRR RRRRRRRR SSSSSSSS UU UU BBBB8888 77777777 5555555555 000000
EE RR RR RR RR SS UU UU BB BB 77 55 00 00
EE RR RR RR RR SS UU UU BB BB 77 55 00 00
EE RR RR RR RR SS UU UU BB BB 77 55 00 00
EEEEEEEE RRRRRRRR RRRRRRRR SSSSSS UU UU BBBB8888 77 77 55 55 00 00
EEEEEEEE RRRRRRRR RRRRRRRR SSSSSS UU UU BBBB8888 77 77 55 55 00 00
EE RR RR RR RR SS UU UU BB BB 77 77 55 55 0000 00
EE RR RR RR RR SS UU UU BB BB 77 77 55 55 0000 00
EE RR RR RR RR SS UU UU BB BB 77 77 55 55 00 00
EE RR RR RR RR SS UU UU BB BB 77 77 55 55 00 00
EEEEEEEEEE RR RR RR RR SSSSSSSS UUUUUUUUUU BBBB8888 77 555555 000000
EEEEEEEEEE RR RR RR RR SSSSSSSS UUUUUUUUUU BBBB8888 77 555555 000000

```

```

LL          IIIIII SSSSSSSS
LL          IIIIII SSSSSSSS
LL          II      SS
LL          II      SS
LL          II      SS
LL          II      SS
LL          II      SSSSSS
LL          II      SSSSSS
LL          II      SS
LL          II      SS
LL          II      SS
LL          II      SS
LLLLLLLLLLL IIIIII SSSSSSSS
LLLLLLLLLLL IIIIII SSSSSSSS

```

(4)	257	EX\$INIBOOTADP - INITIALIZE THE BOOT DEVICE ADAPTER
(5)	391	EX\$SHUTDWNADP - SHUTDOWN ANY ADAPTERS DURING BUGCHECK
(5)	392	EX\$STARTUPADP - STARTUP ANY ADAPTERS
(6)	461	EX\$DUMPCPUREG - DUMP CPU-SPECIFIC IPR'S
(7)	577	EX\$READ TODR (P) - READ TIME-OF-DAY CLOCK
(8)	666	EX\$WRITE TODR (P) - WRITES TIME-OF-DAY CLOCK
(9)	724	EX\$REGSAVE - SAVE CPU-SPECIFIC IPR'S
(10)	786	EX\$REGRESTOR - RESTORE CPU-SPECIFIC IPR'S
(11)	846	EX\$INIPROCREG - CPU-DEPENDENT INITIALIZATION OF IPR'S
(13)	985	SYSL\$CLRSBIA
(14)	1025	EX\$TEST_CSR
(15)	1197	ADPLINK = LINK ADAPTER CONTROL BLOCK INTO ADP LIST

```

0000 1      .NOSHOW CONDITIONALS
0000 5
0000 7      .TITLE  ERRSUB750 - ERROR SUBROUTINES FOR VAX 11/750
0000 9
0000 13
0000 17
0000 21
0000 22      .IDENT  'V04-002'
0000 23
0000 24
0000 25 :*****
0000 26 :*
0000 27 :*  COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 28 :*  DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 29 :*  ALL RIGHTS RESERVED.
0000 30 :*
0000 31 :*  THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 32 :*  ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 33 :*  INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 34 :*  COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 35 :*  OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 36 :*  TRANSFERRED.
0000 37 :*
0000 38 :*  THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 39 :*  AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 40 :*  CORPORATION.
0000 41 :*
0000 42 :*  DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 43 :*  SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 44 :*
0000 45 :*
0000 46 :*****
0000 47
0000 48 :++
0000 49
0000 50 : FACILITY:
0000 51
0000 52 : EXECUTIVE, LOADABLE SUBROUTINES USED BY POWERFAIL AND BUGCHECK.
0000 53
0000 54 : ABSTRACT:
0000 55
0000 56 : LOADABLE SUBROUTINES USED BY POWERFAIL AND BUGCHECK.
0000 57
0000 58 : AUTHOR:
0000 59
0000 60 : N. KRONENBERG, JULY 2, 1979.
0000 61
0000 62 : MODIFIED BY:
0000 63
0000 64 : V04-003 WMC0001 Wayne Cardoza 13-Sep-1984
0000 65 : CRD reporting must not be turned off for VENUS.
0000 66
0000 67 : V04-002 CWH4002 CW Hobbs 08-Sep-1984
0000 68 : Correct typo in TCM0010, use "-" instead of "="
0000 69
0000 70 : V04-001 TCM0010 Trudy C. Matthews 07-Sep-1984
0000 71 : For the venus processor: move turning on cache from routine

```

```
0000 72 : EXE$INIPROCREG to a new routine: INISCACHE. Correct the
0000 73 : order in which registers are saved on the stack in EXE$REGSAVE.
0000 74 :
0000 75 : V03-022 TCM0009 Trudy C. Matthews 30-Jul-1984
0000 76 : When turning off CRD interrupts in EXE$INIPROCREG for VENUS,
0000 77 : read the processor register and write it back to preserve
0000 78 : the state of other bits in the register.
0000 79 :
0000 80 : V03-021 TCM0008 Trudy C. Matthews 23-Jul-1984
0000 81 : Remove venus code that queries the console for how to set up
0000 82 : cache and FBOX state. Instead always turn the cache and
0000 83 : FBOX on (and let the normal error handling code turn it off
0000 84 : if its bad).
0000 85 :
0000 86 : V03-020 DWT0214 David W. Thiel 02-May-1984
0000 87 : Revise MicroVAX I TODR register simulation.
0000 88 :
0000 89 : V03-019 KDM0096 Kathleen D. Morse 27-Mar-1984
0000 90 : Add missing indirection in MicroVAX I memory CSR
0000 91 : CRD enabling.
0000 92 :
0000 93 : V03-018 KPL0101 Peter Lieberwirth 4-Mar-1984
0000 94 : Add extra vectors now defined in SYSLOAVEC. These vectors
0000 95 : are insurance for v4.x
0000 96 :
0000 97 : V03-017 KPL0100 Peter Lieberwirth 12-Feb-1984
0000 98 : Change RPBSB_BOOTNDT to RPBSW_BOOTNDT, since BI devices
0000 99 : will have 16-bit device types.
0000 100 :
0000 101 : V03-016 KDM0092 Kathleen D. Morse 23-Jan-1984
0000 102 : Correct the number of cpu-specific IPRs logged for the
0000 103 : 11/730 and MicroVAX I cpus.
0000 104 :
0000 105 : V03-015 CWH8001 CW Hobbs 5-Dec-1983
0000 106 : Add entry points for EXE$READP_TODR and EXE$WRITEP_TODR
0000 107 : to access physical TODR register for Nautilus CPU. For
0000 108 : other processors, these amount to duplicate labels on
0000 109 : EXE$READ_TODR and EXE$WRITE_TODR.
0000 110 :
0000 111 : V03-014 KTA3088 Kerbey T. Altmann 17-Oct-1983
0000 112 : Fix bug in 730 conditional for EXE$INIBOOTADP.
0000 113 :
0000 114 : V03-013 KDM0081 Kathleen D. Morse 13-Sep-1983
0000 115 : Create Micro-VAX I version.
0000 116 :
0000 117 : V03-012 KDM0055 Kathleen D. Morse 12-Jul-1983
0000 118 : Move IPR PME into the cpu-dependent register save and
0000 119 : restore routines.
0000 120 :
0000 121 : V03-011 KDM0049 Kathleen D. Morse 07-Jul-1983
0000 122 : Add the following processor registers to the cpu-specific
0000 123 : dump IPRs routine: ICR, TODR, ACCS. Add usage of
0000 124 : register: EXE$READ_TODR and EXE$WRITE_TODR.
0000 125 :
0000 126 : V03-010 KDM0048 Kathleen D. Morse 07-Jul-1983
0000 127 : Add loadable routines for referencing the time-of-day
0000 128 : clock: EXE$READ_TODR, EXE$WRITE_TODR.
```

0000	129	:	
0000	130	:	
0000	131	:	V03-009 TCM0007 Trudy C. Matthews 02-Jun-1983
0000	132	:	Fix routine SYSL\$CLRSBIA so that it calculates the address
0000	133	:	of SBI adapter register space correctly.
0000	134	:	
0000	135	:	V03-008 TCM0006 Trudy C. Matthews 9-Feb-1983
0000	136	:	Store enable/disable state of 11/790 cache and FBOX in
0000	137	:	EXESGB_CPUDATA cell during system initialization.
0000	138	:	
0000	139	:	V03-007 TCM0005 Trudy C. Matthews 11-Jan-1983
0000	140	:	Add routine SYSL\$CLRSBIA. Add SBIA register initialization
0000	141	:	to EXESINIPROCREG. Add 11/790 machine check handler to
0000	142	:	EXESTEST CSR. Change 11/780 machine check handler to
0000	143	:	write PR\$ SBIFS back to itself to clear error bits.
0000	144	:	Add labels for two "extra" routines, that can be patched
0000	145	:	if extra vectors from SYS to SYSLOA are needed in between
0000	146	:	major releases. Make EXESDUMPCPUREG log the SBI registers
0000	147	:	from the SBI the 11/790 system disk is on.
0000	148	:	
0000	149	:	V03-006 TCM0004 Trudy C. Matthews 3-Jan-1983
0000	150	:	Add more 11/790-specific code.
0000	151	:	
0000	152	:	V03-005 TCM0003 Trudy C. Matthews 17-Dec-1982
0000	153	:	Add conditional assembly switch to the invocations
0000	154	:	of 11/790-specific definition macros.
0000	155	:	
0000	156	:	V03-004 TCM0002 Trudy C. Matthews 15-Dec-1982
0000	157	:	Added 11/790-specific code to EXESINIPROCREG.
0000	158	:	
0000	159	:	V03-003 TCM0001 Trudy C. Matthews 13-Dec-1982
0000	160	:	Added 11/790-specific code to power down/power up
0000	161	:	routines.
0000	162	:	
0000	163	:	V03-002 KTA3018 Kerbey T. Altmann 30-Oct-1982
0000	164	:	Remove CI and UBA routines to another module.
0000	165	:	
0000	165	:-	

```

0000 167
0000 168
0000 169 : MACRO LIBRARY CALLS:
0000 170 :
0000 171
0000 172 $ADPDEF ;DEFINE ADAPTER OFFSETS
0000 173 $BQODEF ;DEFINE BOOT QIO OFFSETS
0000 174 $BTDDDEF ;DEFINE BOOT DEVICE TYPES
0000 175 $EMBCRDEF ;DEFINE ERROR MSG BUFFER OFFSETS
0000 176 $IDBDEF ;DEFINE INTERRUPT DISPATCH OFFSETS
0000 177 $IPLDEF ;DEFINE INTERRUPT PRIORITY LEVELS
0000 178 $MBADEF ;DEFINE MASSBUS ADAPTER OFFSETS
0000 179 $NDTDEF ;DEFINE NEXUS DEVICE TYPES
0000 180 $PRDEF ;DEFINE INTERNAL PROCESSOR REGISTERS
0000 181 $RPBDEF ;DEFINE RESTART PARAM BLOCK OFFSETS
0000 182 $SSDEF ;DEFINE SYSTEM STATUS CODES
0000 183 $UBADEF ;DEFINE UNIBUS ADAPTER OFFSETS
0000 195
0000 199
0000 201 $PR750DEF ;DEFINE 11/750 INTERNAL PROCESSOR REGS
0000 203
0000 207
0000 211 :
0000 212 : EQUATED SYMBOLS:
0000 213 :
0000 218
00000000 0000 220 C780_LIKE = 0
00000001 0000 221 C750_LIKE = 1
0000 223
0000 228
0000 233
0000 238
0000 239 :
0000 240 : Define labels for two "extra" routines. This reserves some vectors from
0000 241 : SYS.EXE into SYSLOAxxx.EXE that can be patched if another routine must
0000 242 : be added in between major releases.
0000 243 :
0000 244 EXE$EXTRA1:: : aligned
0000 245 EXE$EXTRA2:: : aligned
0000 246 EXE$EXTRA3:: : aligned
0000 247 EXE$EXTRA4:: : aligned
0000 248 EXE$EXTRA5:: : aligned
0000 249 EXE$EXTRA6:: : packed
0000 250 EXE$EXTRA7:: : packed
0000 251 EXE$EXTRA8:: : packed
0000 252 EXE$EXTRA9:: : packed
0000 253 EXE$EXTRA10:: : packed (think this is enough?)
0000 254
00 0000 255 HALT ; Error if these labels are used.

```

```

0001 257 .SBTTL EXESINIBOOTADP - INITIALIZE THE BOOT DEVICE ADAPTER
0001 258 :+
0001 259 : EXESINIBOOTADP - GET THE SYSTEM BOOT DEVICE ADAPTER AND INIT IT.
0001 260 : THIS ROUTINE IS CALLED FROM BUGCHECK BEFORE THE BOOTDRIVER IS CALLED.
0001 261 :
0001 262 : INPUTS:
0001 263 :
0001 264 : R6 = RPB ADDRESS
0001 265 :
0001 266 : OUTPUTS:
0001 267 :
0001 268 : R0-R2 DESTROYED
0001 269 : OTHER REGISTERS PRESERVED
0001 270 :-
0001 271 :
00000000 272 .PSECT SYSLOA, LONG
0000 273 .ENABLE LSB
0000 274
0000 275 EXESINIBOOTADP:: ;SUBROUTINE ENTRY
0000 276
66 A6 91 0000 278 CMPB RPB$B_DEV TYP(R6),- ;IS BOOT DEVICE THE CONSOLE
40 8F 0003 279 #BTD$R_CONSOLE ;BLOCK STORAGE DEVICE?
50 60 A6 D0 0005 280 BEQL 40$ ;YES, RETURN
000B 281 MOVL RPB$L_ADP VIR(R6),R0 ;GET ADDR OF ADAPTER REG SPACE
000B 282
52 00A1 C6 03 AB 000B 283 BICW3 #3,RPB$W_BOOTNDT(R6),R2 ;GET GENERIC ADAPTER TYPE
38 52 B1 0011 284 CMPW R2,#NDT$_CI ;CI ADAPTER?
20 52 B1 0014 285 BEQL 20$ ;YES, RETURN
1D 12 0016 286 CMPW R2,#NDT$_MB ;MASS BUS ADAPTER?
04 A0 D0 0019 287 BNEQ INI_UBADP ;BRANCH IF NOT
001B 288 MOVL #MBAS$M_CR_ABORT,- ;ABORT ACTIVE TRANSFER
001D 289 MBAS$L_CR(R0) ;
001F 290
51 1B DB 001F 291 MFPR #PR750$_TODR,R1 ;GET CURRENT TIME (10 MS UNITS)
0022 292
51 64 A1 9E 0022 293 MOVAB 100(R1),R1 ;ALLOW ONE SECOND
08 A0 D5 0026 294 TSTL MBAS$L_SR(R0) ;WAIT UNTIL TRANSFER
08 18 0029 295 BGEQ 15$ ; IS COMPLETE
002B 296
52 1B DB 002B 297 MFPR #PR750$_TODR,R2 ;GET CURRENT TIME
002E 298
52 51 D1 002E 299 CML R1,R2 ;CHECK FOR INTERVAL EXPIRED
F3 1A 0031 300 BGTRU 10$ ;NOT YET, WAIT SOME MORE
04 A0 D0 0033 301 MOVL #MBAS$M_CR_INIT,- ;NOW INIT MBA
0035 302 MBAS$L_CR(R0) ;
0037 303 RSB ;DONE
0038 304
0038 305
0038 306
0038 307
0038 308
0038 309
0038 310
0038 311
0038 312
0038 313
0038 314
0038 315
0038 316
0038 317
0038 318
0038 319
0038 320
0038 321
0038 322
0038 323
0038 324
0038 325
0038 326
0038 327
0038 328
0038 329
0038 330
0038 331
0038 332 INI_UBADP: ;INIT UBA
0038 333
0038 334
0038 335
0038 336
0038 337
0038 338
0038 339
0038 340
0038 341
0038 342
0038 343

```



```

37 00 DA 0038 345 MTPR #0,#PR750$_UBRESET ;INIT UBI AND UNIBUS
      003B 347
      003B 351
      003B 356
      003B 358
      003B 360
      003B 361 : CHECK THE VMB VERSION NUMBER. IF IT EXISTS AND IF IT IS 7 OR GREATER, THEN
      003B 362 : SEE IF ANY UNIBUS MAP REGISTERS TO DISABLE.
      003B 363 :
      003B 364 :
52 34 A6 D0 003B 365 MOVL RPB$_IOVEC(R6),R2 ;PICK UP THE IOVECTOR FROM RPB
51 10 A2 B2 003F 366 MCOMW BQ0$_VERSION(R2),R1 ;GET VMB VERSION NUMBLR 1'S COMPLEMENTED
12 A2 51 B1 0043 367 CMPW R1,BQ0$_VERSION+2(R2) ;CHECK AGAINST CHECK WORD IN VMB
      16 12 0047 368 BNEQ 40$ ;IF NOT, ASSUME NO VERSION NUMBER
07 10 A2 B1 0049 369 CMPW BQ0$_VERSION(R2),#7 ;VERSION 7 OR GREATER OF VMB?
      10 1F 004D 370 BLSSU 40$ ;NO, DON'T BOTH WITH UMR'S
52 24 A2 D0 004F 371 MOVL BQ0$_UMR_DIS(R2),R2 ;GRAB THE NUMBER OF UMR'S TO DISABLE
      0A 13 0053 372 BEQL 40$ ;NONE, LEAVE
      0055 373
      0055 377
      0055 378 :
      0055 379 : THIS CODE IS EXECUTED FOR ALL PROCESSORS. ITS DISABLES ANY UNIBUS MAP
      0055 380 : REGISTERS ASSOCIATED WITH UNIBUS MEMORY TO PREVENT CONTENTION BETWEEN
      0055 381 : SBI AND UNIBUS ADDRESSES.
      0055 382 :
      0055 383 :
51 0800 C0 DE 0055 384 MOVAL UBA$_MAP(R0),R1 ;ADDRESS OF FIRST REGISTER
      81 D4 005A 385 30$: CLRL (R1)+ ;DISABLE IT
      FB 52 F5 005C 386 SOBGR R2,30$ ;LOOP UNTIL ALL DONE
      05 005F 388 40$: RSB ;DONE WITH UBA INIT
      0060 389 .DISABLE LSB
  
```


FFFFFF59'	00A7	452	.LONG	MBASINITIAL-	:	0-MBA
FFFFFF55'	00AB	453	.LONG	UBASINITIAL-	:	1-UBA
FFFFFFDF	00AF	454	.LONG	30\$-	:	2-DR32
FFFFFF4D'	00B3	455	.LONG	MASINITIAL-	:	3-MA780
FFFFFFD7	00B7	456	.LONG	30\$-	:	4-CI
FFFFFFD3	00BB	457	.LONG	30\$-	:	Rsvrd for future expansion
	00BF	458				
	00BF	459	.DISABLE	LSB		

```

00BF 461      .SBTTL  EXESDUMPCPUREG - DUMP CPU-SPECIFIC IPR'S
00BF 462      :+
00BF 463      : DUMP CPU-SPECIFIC IPR'S INTO ERROR MESSAGE BUFFER.
00BF 464      :
00BF 465      : TWENTY-FOUR LONGWORDS ARE RESERVED IN THE EMB FOR CPU-SPECIFIC
00BF 466      : IPR'S.  THE FORMATS FOR VARIOUS CPU'S ARE:
00BF 467      :
00BF 468      : 11/780:      11/750:      11/730:      11/790:      UVAX I:
00BF 469      :
00BF 470      : ICR          ICR          ICR          ICR          UNUSED(0)
00BF 471      : TODR         TODR         TODR         TODR         APPROX TODR
00BF 472      : ACCS         ACCS         ACCS         ACCS         UNUSED(0)
00BF 473      : SBIFS        TBDR          21 UNUSED(0)  SBISTS (1st SBI)  21 UNUSED(0)
00BF 474      : SBISC        CADR          SILOCMP      MAINT         :
00BF 475      : SBIMT        MCESR         SBIERR       :
00BF 476      : SBIER        CAER          TMOADDRS    :
00BF 477      : SBIS         CMIERR      16 SBI SILO  :
00BF 478      : 16 SBI SILO  16 UNUSED(0)  16 SBI SILO  :
00BF 479      :
00BF 480      : INPUTS:
00BF 481      :
00BF 482      :      RO - ADDR IN EMB OF START OF CPU-SPECIFIC REGISTERS=
00BF 483      :      OFFSET EMB$$_CR_CPUREG
00BF 484      :
00BF 485      : OUTPUTS:
00BF 486      :
00BF 487      :      RO,R1 DESTROYED
00BF 488      :      ALL OTHER REGISTERS PRESERVED
00BF 489      : -
00BF 490      :
00BF 491      : .ENABL  LSB
00BF 492      :
00BF 493      EXESDUMPCPUREG::      :SUBROUTINE ENTRY
00BF 494      :
00BF 495      :
00BF 509      :
00BF 510      :
80  1A  DB  00BF 512      MFPR  #PR750$_ICR,(R0)+      ;LOG INTERVAL COUNT REG,
80  1B  DB  00C2 513      MFPR  #PR750$_TODR,(R0)+      ; TIME-OF-DAY REG,
80  28  DB  00C5 514      MFPR  #PR750$_ACCS,(R0)+      ; ACCELERATOR CONTROL REG,
80  24  DB  00C8 515      MFPR  #PR750$_TBDR,(R0)+      ; TB DISABLE REG,
80  25  DB  00CB 516      MFPR  #PR750$_CADR,(R0)+      ; CACHE DISABLE REG,
80  26  DB  00CE 517      MFPR  #PR750$_MCESR,(R0)+      ; MCHECK ERROR SUMMARY REG
80  27  DB  00D1 518      MFPR  #PR750$_CAER,(R0)+      ; CACHE ERROR REG
80  17  DB  00D4 519      MFPR  #PR750$_CMIERR,(R0)+      ; CMI ERROR SUMMARY REGISTER
51  10  D0  00D7 520      MOVL  #<EMB$$_CR_CODE-<EMB$$_CR_CMIERR+4>>/4,R1 ;GET # LONGWDS OF
      80  D4  00DA 521 10$:  CLRL  (R0)+      ; CPU-SPECIFIC REG LEFT IN EMB
      FB  51  F5  00DC 522      SOBGTR R1,10$      ; AND ZERO THEM
00BF 524      :
00BF 525      :
00BF 536      :
00BF 537      :
00BF 558      :
00BF 559      :
00BF 572      90$:
00BF 573      :
00BF 574      :
05  00DF 573      RSB
00E0 574      .DISABLE LSB

```

ERRSUB750
V04-002

- ERROR SUBROUTINES FOR VAX 11/750^{H 8} 16-SEP-1984 00:49:14 VAX/VMS Macro V04-00
EXE\$DUMPCPUREG - DUMP CPU-SPECIFIC IPR'S 13-SEP-1984 15:49:22 [SYSLOA.SRC]ERRSUB.MAR;5

Page 10
(6)

ERI
Tal

00E0 575

```

00E0 577      .SBTTL  EXES$READ_TODR (P) - READ TIME-OF-DAY CLOCK
00E0 578      :+
00E0 579      : READS THE TIME-OF-DAY CLOCK, SINCE IT MAY BE ACCESSED IN
00E0 580      : DIFFERENT WAYS: AS AN INTERNAL PROCESSOR REGISTER, AS PART
00E0 581      : OF THE CONSOLE, OR BY READING AN ADDRESS IN I/O SPACE. IT
00E0 582      : MAY ALSO BE IN DIFFERENT FORMATS AND HAVE TO BE CONVERTED.
00E0 583      :
00E0 584      : INPUTS:
00E0 585      :
00E0 586      :     NONE.
00E0 587      :
00E0 588      : OUTPUTS:
00E0 589      :
00E0 590      :     RO - TODR VALUE
00E0 591      :     ALL OTHER REGISTERS PRESERVED
00E0 592      :-
00E0 593      :
00E0 594      EXES$READP_TODR::      ; SUBROUTINE ENTRY
00E0 595      :
00E0 596      : NAUTILUS PROCESSOR NEEDS TO USE A SEPARATE ROUTINE TO ACCESS PHYSICAL TODR
00E0 597      : REGISTER IN THE CONSOLE PROCESSOR FOR TWO REASONS. FIRST, THE PHYSICAL
00E0 598      : TODR HAS ONE SECOND RESOLUTION INSTEAD OF 10 MSEC RESOLUTION. SECOND, A
00E0 599      : REFERENCE TO THE PHYSICAL TODR IS A VERY SLOW, NON-INTERRUPTIBLE ACTION.
00E0 600      : NON-PHYSICAL NAUTILUS TODR REFERENCES WILL USE THE EXES$READ_TODR ENTRY
00E0 601      : WHICH WILL FABRICATE THE TIME FROM THE QUADWORD SYSTEM TIME.
00E0 602      :
00E0 603      : NOT NAUTILUS - FALL THROUGH TO READ_TODR
00E0 604      :
00E0 605      EXES$READ_TODR::      ; SUBROUTINE ENTRY
00E0 606      :
00E0 607      :
00E0 611      :
00E0 612      :
50  1B  DB  00E0 614      MFPR  #PR750$_TODR,RO      ; TODR IS A PROCESSOR REGISTER.
00E3 616      :
00E3 617      :
00E3 621      :
00E3 622      :
00E3 626      :
00E3 662      :
00E3 663      RSB
00E4 664      :

```

```

OOE4 666      .SBTTL EXE$WRITE_TODR (P) - WRITES TIME-OF-DAY CLOCK
OOE4 667      :+
OOE4 668      : WRITES THE TIME-OF-DAY CLOCK, SINCE IT MAY BE ACCESSED IN
OOE4 669      : DIFFERENT WAYS: AS AN INTERNAL PROCESSOR REGISTER, AS PART
OOE4 670      : OF THE CONSOLE, OR BY READING AN ADDRESS IN I/O SPACE. IT
OOE4 671      : MAY ALSO BE IN DIFFERENT FORMATS AND HAVE TO BE CONVERTED.
OOE4 672      :
OOE4 673      : INPUTS:
OOE4 674      :
OOE4 675      :     RO - CONTAINS VALUE TO BE WRITTEN INTO TODR
OOE4 676      :
OOE4 677      : OUTPUTS:
OOE4 678      :
OOE4 679      :     NEW TIME VALUE WRITTEN INTO TODR.
OOE4 680      :     ALL REGISTERS PRESERVED.
OOE4 681      :-
OOE4 682
OOE4 683 EXE$WRITEP_TODR::      ; SUBROUTINE ENTRY
OOE4 684
OOE4 685      : NAUTILUS PROCESSOR NEEDS TO USE A SEPARATE ROUTINE TO ACCESS PHYSICAL TODR
OOE4 686      : REGISTER IN THE CONSOLE PROCESSOR FOR TWO REASONS. FIRST, THE PHYSICAL
OOE4 687      : TODR HAS ONE SECOND RESOLUTION INSTEAD OF 10 MSEC RESOLUTION. SECOND, A
OOE4 688      : REFERENCE TO THE PHYSICAL TODR IS A VERY SLOW, NON-INTERRUPTIBLE ACTION.
OOE4 689      : NON-PHYSICAL NAUTILUS TODR REFERENCES WILL USE THE EXE$WRITE_TODR ENTRY
OOE4 690      : WHICH WILL FABRICATE A NEW QUADWORD SYSTEM TIME.
OOE4 691
OOE4 692      : NOT NAUTILUS - FALL THROUGH TO WRITE_TODR
OOE4 693
OOE4 694 EXE$WRITE_TODR::      ; SUBROUTINE ENTRY
OOE4 695
OOE4 696
OOE4 700
OOE4 701
1B 50 DA OOE4 703      MTPR    RO,#PR750$_TODR      ; TODR IS A PROCESSOR REGISTER.
OOE7 705
OOE7 706
OOE7 710
OOE7 711
OOE7 715
OOE7 716
05 OOE7 721
OOE7 722      RSB

```

```

00E8 724      .SBTTL  EXE$REGSAVE - SAVE CPU-SPECIFIC IPR'S
00E8 725      :
00E8 726      : EXE$REGSAVE - CALLED BY POWERFAIL TO SAVE CPU-SPECIFIC IPR'S ON
00E8 727      : THE STACK
00E8 728      :
00E8 729      : INPUTS: NONE
00E8 730      :
00E8 731      : OUTPUTS:
00E8 732      :
00E8 733      :          RO DESTROYED
00E8 734      :          OTHER GENERAL REGISTERS PRESERVED
00E8 735      :          IPR'S SAVED ON THE STACK AS FOLLOWS:
00E8 736      :
00E8 737      :          11/780:      11/750:      11/730:      11/790:      uVAX I:
00E8 738      :
00E8 739      :          0(SP)  PME          PME          PME          ACCS      (none)
00E8 740      :          4(SP)  SBIMT         TBDR
00E8 741      :          8(SP)          CADR          CSWP
00E8 742      :
00E8 743      : -
00E8 744      :
00E8 745      :          .ENABL  LSB
00E8 746      :
00E8 747      : EXE$REGSAVE::      ;SUBROUTINE ENTRY
01  BA 00E8 749      : POPR      #^M<RO>      ;CLEAR RETURN FROM STACK
00EA 750      :
00EA 751      :
00EA 752      :
00EA 753      :
00EA 754      :
00EA 755      :
00EA 756      :
00EA 757      :
00EA 758      :
7E 3D DB 00EA 759      : MFPR      #PR750$_PME,-(SP)      ;SAVE PERFORMANCE MONITOR ENABLE
7E 25 DB 00ED 760      : MFPR      #PR750$_CADR,-(SP)      ;SAVE CACHE DISABLE REG,
7E 24 DB 00F0 761      : MFPR      #PR750$_TBDR,-(SP)      ; AND TB DISABLE REG
00F3 762      :
00F3 763      :
00F3 764      :
00F3 765      :
00F3 766      :
00F3 767      :
00F3 768      :
00F3 769      :
00F3 770      :
60 17 00F3 771      : JMP      (RO)      ;DONE, RETURN
00F5 772      :
00F5 773      :
00F5 774      :
00F5 775      :
00F5 776      :
00F5 777      :
00F5 778      :
00F5 779      :
00F5 780      :
00F5 781      :
00F5 782      :
00F5 783      :
00F5 784      :          .DSABL  LSB

```



```

00F5 786      .SBTTL  EXE$REGRESTOR - RESTORE CPU-SPECIFIC IPR'S
00F5 787      :+
00F5 788      : EXE$REGRESTOR - CALLED BY POWERFAIL RECOVERY TO RESTORE CPU-SPECIFIC
00F5 789      : IPR'S FROM THE STACK.
00F5 790      :
00F5 791      : INPUTS:
00F5 792      :
00F5 793      : R6 - TOP OF STACK
00F5 794      : STACK SET UP AS DEFINED IN OUTPUTS OF EXE$REGSAVE.
00F5 795      :
00F5 796      : OUTPUTS:
00F5 797      :
00F5 798      : R0 DESTROYED
00F5 799      : OTHER GENERAL REGISTERS PRESERVED
00F5 800      : CPU-SPECIFIC IPR'S RESTORED FROM STACK
00F5 801      : R6 - ADDRESS OF 1ST CPU-INDEPENDENT SAVED IPR
00F5 802      :
00F5 803      :-
00F5 804      :
00F5 805      .ENABL  LSB
00F5 806      :
01  BA 00F5 807 EXE$REGRESTOR:: :SUBROUTINE ENTRY
00F5 809 POPR  #^M<R0> :CLEAR RETURN FROM STACK
00F7 810 :
00F7 811 :
00F7 816 :
00F7 817 :
24 86 DA 00F7 819 MTPR (R6)+,#PR750$_TBDR :RESTORE TB DISABLE REG,
25 86 DA 00FA 820 MTPR (R6)+,#PR750$_CADR : AND CACHE DISABLE REG
3D 86 DA 00FD 821 MTPR (R6)+,#PR750$_PME :RESTORE PERFORMANCE MONITOR ENABLE
0100 823 :
0100 824 :
0100 828 :
0100 829 :
60 17 0100 837 :
0100 838 JMP (R0) :DONE, RETURN
0102 843 :
0102 844 .DSABL  LSB

```

```

0102 846 .SBTTL EXE$INIPROCREG - CPU-DEPENDENT INITIALIZATION OF IPR'S
0102 847 :+
0102 848 : EXE$INIPROCREG - PERFORM INITIALIZATION OF INTERVAL TIMER AND
0102 849 : CPU-DEPENDENT REGISTERS. CALLED FROM INIT AND POWERFAIL.
0102 850 :
0102 851 : INPUTS:
0102 852 :
0102 853 : NONE
0102 854 :
0102 855 : OUTPUTS:
0102 856 :
0102 857 : NONE
0102 858 :-
0102 859 :
0102 860 EXE$INIPROCREG:: : INIT PROCESSOR REGISTERS
0102 861 :
0102 875 :
0102 876 BBC S^#EXE$V_CRDENABL,- : BRANCH IF FLAG CLEAR
0104 877 @#EXE$GL_FLAGS,20$ : (IGNORE ERRORS)
50 00000000'9F D0 010A 878 MOVL @#MMG$GL_SBICONF,R0 : GET ADDR OF MEMORY CONTROLLER
04 A0 10000000 8F C8 0111 879 MOVL (R0),R0 : CONFIG REGISTER (1ST SLOT)
00' E0 011C 880 BISL #<1@28>,4(R0) : SET CRD REPORT BIT
0E 00000000'9F 011C 881 :
011E 925 20$: BBS S^#EXE$V_NOCLOCK,- : BRANCH IF NOT USING CLOCK
0124 926 @#EXE$GL_FLAGS,30$
0124 927 :
0124 931 :
0124 935 :
19 FFFFD8F0 8F DA 0124 937 MTPR #-<10*1000>,S^#PR750$_NICR : LOAD NEXT INTERVAL REGISTER
012B 939 :
012B 943 :
18 800000D1 8F DA 012B 944 MTPR #^X800000D1,S^#PR$_ICCS : CLEAR ERROR AND START CLOCK
05 0132 945 30$: RSB : AND RETURN
0133 946 :
0133 962 :

```

```
0133 985      .SBTTL  SYSL$CLRSBIA
0133 986      :++
0133 987      : SYSL$CLRSBIA - ON 11/790, CLEAR SBIA ERROR REGISTERS
0133 988      : - ON 11/780, 11/750, 11/730, AND MICRO-VAX I, THIS IS A NOP
0133 989      :
0133 990      : THIS ROUTINE IS CALLED TO CLEAR OUT SBIA ERROR BITS AFTER A MACHINE CHECK
0133 991      : OCCURS (WHEN MACHINE CHECK IS HANDLED LOCALLY).
0133 992      :
0133 993      : THIS ROUTINE SHOULD BE CALLED AT IPL 31.
0133 994      :
0133 995      : INPUTS:
0133 996      :     ABUS_TYPE      - AN ARRAY TYPE CODES; IDENTIFIES EACH ADAPTER ON THE
0133 997      :                   ABUS.
0133 998      :     ABUS_VA        - AN ARRAY OF ADAPTER SPACE VA'S FOR EACH ADAPTER
0133 999      :                   ON THE ABUS.
0133 1000     :
0133 1001     : OUTPUTS:
0133 1002     :     SBI ERROR BITS ARE CLEARED FOR EACH SBIA ON THE ABUS.
0133 1003     :     ALL REGISTERS PRESERVED.
0133 1004     :++
05 0133 1005 SYSL$CLRSBIA::
0133 1023     RSB                                ; AND RETURN
```

```

0134 1025      .SBTTL  EXESTEST_CSR
0134 1026      :+
0134 1031      : EXESTEST_CSR - TEST A UNIBUS CONTROLLER CSR FOR EXISTENCE
0134 1033      :
0134 1034      : THIS TEST IS CPU-DEPENDENT.  THE FOLLOWING CPU'S ARE SUPPORTED:
0134 1035      :
0134 1036      : 11/780 -TEST CSR AND CHECK RESULT IN THE UBA STATUS REGISTER.
0134 1037      : 11/750 -NON-EXISTENT CSR IS REPORTED VIA MACHINE CHECK AS A
0134 1038      : NON-EXISTENT MEMORY REFERENCE.  CONNECT A TEMPORARY
0134 1039      : MACHINE CHECK HANDLER, TEST THE CSR, AND RESTORE THE
0134 1040      : ORIGINAL MACHINE CHECK HANDLER.
0134 1041      : 11/730 -ACTION IS THE SAME AS FOR THE 11/750.
0134 1042      : 11/790 -ACTION IS THE SAME AS FOR THE 11/780.
0134 1043      : MICRO-VAX I -ACTION IS SAME AS FOR THE 11/750.
0134 1044      :
0134 1045      : THIS SUBROUTINE SHOULD BE CALLED VIA BRANCH OR JUMP TO SUBROUTINE AT IPL 31.
0134 1046      :
0134 1047      : INPUTS:
0134 1048      :
0134 1049      : RO = CSR ADDRESS
0134 1050      : R6 = ADAPTER CONFIGURATION REGISTER ADDRESS
0134 1051      :
0134 1052      : OUTPUTS:
0134 1053      :
0134 1054      : RO LOW BIT SET/CLEAR FOR EXISTENT/NONEX CSR
0134 1055      : OTHER REGISTERS PRESERVED.
0134 1056      :-
0134 1057      :
0134 1058      .ENABL  LSB
0134 1059      :
0134 1060      EXESTEST_CSR::      ;SUBROUTINE ENTRY
0134 1061      :
06  BB      0134 1062      PUSHR  #^M<R1,R2>      ;SAVE REGISTERS
0136 1063      :
0136 1122      :
00000024 0136 1123      MCK_BER = ^X24      ;OFFSET INTO 750 MACHINE CHECK FRAME
0136 1124      : FOR BUS ERROR REGISTER
00000003 0136 1125      NEX      = 3      ; BIT POSITION FOR NON-EXISTENT MEMORY
0136 1130      :
0136 1141      :
51  00000000'GF  D0 0136 1142 10$:  MOVL  G^EXE$GL_SCB,R1      ;GET SCB ADDRESS
04  A1  DD 013D 1143      PUSHL  4(R1)      ;SAVE CURRENT MCHECK HANDLER ADDR
04  A1  52  5E  D0 0140 1144      MOVL  SP,R2      ;MARK CURRENT STACK POSITION
04  A1  50'AF  DE 0143 1145      MOVAL  B^MCHK_HANDLER,4(R1)  ;CONNECT TEMP MCHECK HANDLER
50  01  60  B5 0148 1146      TSTW  (R0)      ;ATTEMPT TO READ CSR
19  11  9A 014A 1147  OK:  MOVZBL #SS$_NORMAL,R0      ;IF NO MCHECK, SET STATUS TO
014D 1148      : SUCCESS
014D 1149      BRB  TEST_DONE      ;JOIN COMMON EXIT
014F 1150      :
014F 1151      :
014F 1152      : TEMPORARY CSR TEST MACHINE CHECK HANDLER
014F 1153      :
014F 1154      :
014F 1155      .ALIGN  LONG      ;REQ'D MACHINE CHECK ALIGNMENT
0150 1156      MCHK_HANDLER:      :
0150 1157      :
26  OF  DA 0150 1159      MTPR  #^XF,#PR750$_MCESR      ;CLEAR NON-EX MEMORY CONDITION

```

			0153	1161				
			0153	1165				
			0153	1169				
			0153	1170				
50	08	DO	0153	1172		MOVL	#<1@NEX>,R0	:SETUP
0C	6E	D1	0156	1173		CMPL	(SP),#^X0C	:IS THIS A 730 FRAME?
	04	13	0159	1174		BEQL	50\$:YES, THEN DON'T CHECK FURTHER
50	24	AE	015B	1175		MOVL	MCK_BER(SP),R0	:SAVE BUS ERROR REGISTER
5E	52	DO	015F	1176	50\$:	MOVL	R2,SP	:CLEAR MCHECK INFO FROM STACK
E4	50	03	E1	0162		BBC	#NEX,R0,OK	:MEMORY EXISTS, PARITY FAILURE
			0166	1179				
			0166	1186				
			0166	1188	NONEX_DEV:			
	50	D4	0166	1189		CLRL	R0	:SET STATUS TO FAILURE
			0168	1190	TEST_DONE:			
04	A1	BED0	0168	1191		POPL	4(R1)	:RESTORE SYSTEM MCHECK HANDLER
			016C	1192	TEST_DONE_2:			
	06	BA	016C	1193		POPR	#^M<R1,#2>	:RESTORE REGISTERS
		05	016E	1194		RSB		:RETURN RESULT TO CALLER
			016F	1195		.DISABLE	LSB	

```
016F 1197 .SBTTL ADPLINK - LINK ADAPTER CONTROL BLOCK INTO ADP LIST
016F 1198 :+
016F 1199 : ADPLINK LINKS THE ADAPTER CONTROL BLOCK TO THE END OF THE ADP LIST
016F 1200 :
016F 1201 : INPUT:
016F 1202 : R2 - ADDRESS OF NEW ADP
016F 1203 : OUTPUTS:
016F 1204 : ADP IS LINK TO THE END OF THE ADPLIST LOCATED BY IOC$GL_ADPLIST.
016F 1205 : R0,R1 destroyed.
016F 1206 :-
016F 1207 :
016F 1208 ADPLINK::
50 FFFFFFFC'9F 9E 016F 1209 MOVAB @#<IOC$GL_ADPLIST-ADP$L_LINK>,R0
0176 1210 : START OF LIST
51 04 A0 D0 0176 1211 10$: MOVL ADP$L_LINK(R0),R1 : FLINK TO FIRST ENTRY
05 13 017A 1212 : BEQL 20$ : AT END
50 51 D0 017C 1213 : MOVL R1,R0 : TRY AGAIN
F5 11 017F 1214 : BRB 10$ :
04 A0 52 D0 0181 1215 20$: MOVL R2,ADP$L_LINK(R0) : CHAIN NEW ADP TO END OF LIST
05 0185 1216 : RSB : AND RETURN
0186 1217 :
0186 1218 .END
```

ERRSUB750
Symbol table

- ERROR SUBROUTINES FOR VAX 11/750 ^{E 9}

16-SEP-1984 00:49:14 VAX/VMS Macro V04-00
13-SEP-1984 15:49:22 [SYSLOA.SRC]ERRSUB.MAR;5

Page 20
(15)

ERR
V04

```
ADPSL_CSR = 00000000
ADPSL_LINK = 00000004
ADPSW_ADPTYPE = 0000000E
ADPLINK = 0000016F RG 03
ADP_TBL_DWN = 0000008F R 03
ADP_TBL_UP = 000000A7 R 03
BQOSL_UMR_DIS = 00000024
BQOSW_VERSION = 00000010
BTDSK_CONSOLE = 00000040
C750_LIKE = 00000001
C780_LIKE = 00000000
CIS$SHUTDOWN ***** X 03
CPU_TYPE = 00000002
EMBSL_CR_CMIERR = 00000080
EMBSL_CR_CODE = 000000F4
EXESDMP$PUREG = 000000BF RG 03
EXE$EXTRA1 = 00000000 RG 01
EXE$EXTRA10 = 00000000 RG 01
EXE$EXTRA2 = 00000000 RG 01
EXE$EXTRA3 = 00000000 RG 01
EXE$EXTRA4 = 00000000 RG 01
EXE$EXTRA5 = 00000000 RG 01
EXE$EXTRA6 = 00000000 RG 01
EXE$EXTRA7 = 00000000 RG 01
EXE$EXTRA8 = 00000000 RG 01
EXE$EXTRA9 = 00000000 RG 01
EXESGL_FLAGS ***** X 03
EXESGL_SCB ***** X 03
EXESINIBOOTADP = 00000000 RG 03
EXESINIPROCREG = 00000102 RG 03
EXESREADP_TODR = 000000E0 RG 03
EXESREAD_TODR = 000000E0 RG 03
EXESREGRESTOR = 000000F5 RG 03
EXESREGSAVE = 000000E8 RG 03
EXESSHUTDOWNADP = 00000068 RG 03
EXESSTARTUPADP = 00000060 RG 03
EXESTEST_CSR = 00000134 RG 03
EXESV_CRDENABL ***** X 03
EXESV_NOCLOCK ***** X 03
EXESWRITEP_TODR = 000000E4 RG 03
EXESWRITE_TODR = 000000E4 RG 03
INI_UBADP = 00000038 R 03
IOCSGL_ADPLIST ***** X 03
MASINITIAL ***** X 03
MBASINITIAL ***** X 03
MBASL_CR = 00000004
MBASL_SR = 00000008
MBASM_CR_ABORT = 00000002
MBASM_CR_INIT = 00000001
MCHK_HANDLER = 00000150 R 03
MCK_BER = 00000024
MMG$GL_SBICONF ***** X 03
NDT$_CT = 00000038
NDT$_MB = 00000020
NEX = 00000003
NONEX_DEV = 00000166 R 03
OK = 0000014A R 03
```

```
PRS_ICCS = 00000018
PRS_SID_TYP730 = 00000003
PRS_SID_TYP750 = 00000002
PRS_SID_TYP780 = 00000001
PRS_SID_TYP790 = 00000004
PRS_SID_TYPUV1 = 00000007
PR750$_ACCS = 00000028
PR750$_CADR = 00000025
PR750$_CAER = 00000027
PR750$_CMIERR = 00000017
PR750$_ICR = 0000001A
PR750$_MCESR = 00000026
PR750$_NICR = 00000019
PR750$_PME = 0000003D
PR750$_TBDR = 00000024
PR750$_TODR = 0000001B
PR750$_UBRESET = 00000037
RPB$B_DEV$TYP = 00000066
RPB$L_ADPVIR = 00000060
RPB$L_IOVEC = 00000034
RPB$W_BOOTNDT = 000000A1
SS$NORMAL = 00000001
SYS$CLRSBIA = 00000133 RG 03
TEST_DONE = 00000168 R 03
TEST_DONE_2 = 0000016C R 03
UBA$INITIAL ***** X 03
UBA$L_MAP = 00000800
```

! Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes
. ABS :	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
. BLANK :	00000001 (1.)	01 (1.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$ABSS	00000000 (0.)	02 (2.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
SYSLOA	00000186 (390.)	03 (3.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG

! Performance indicators !

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.02	00:00:03.66
Command processing	119	00:00:00.48	00:00:03.92
Pass 1	343	00:00:07.43	00:00:31.73
Symbol table sort	0	00:00:01.09	00:00:03.55
Pass 2	133	00:00:02.02	00:00:09.53
Symbol table output	11	00:00:00.06	00:00:00.06
Psect synopsis output	2	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	639	00:00:11.13	00:00:52.47

The working set limit was 1500 pages.
70766 bytes (139 pages) of virtual memory were used to buffer the intermediate code.
There were 60 pages of symbol table space allocated to hold 1061 non-local and 17 local symbols.
1222 source lines were read in Pass 1, producing 16 object records in Pass 2.
20 pages of virtual memory were used to define 19 macros.

! Macro library statistics !

Macro library name	Macros defined
_\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	10
-\$255\$DUA28:[SYS.LIB]STARLET.MLB;2	6
TOTALS (all libraries)	16

1124 GETS were required to define 16 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:ERRSUB750/OBJ=OBJ\$:ERRSUB750 MSRC\$:CPUSW750/UPDATE=(ENH\$:CPUSW750)+MSRC\$:ERRSUB/UPDATE=(ENH\$:ERRSUB)+EXECMLS/LIB

