

```

SSSSSSSSSSSS 00000000 RRRRRRRRRR TTTTTTTTTT 33333333 22222222
SSSSSSSSSSSS 00000000 RRRRRRRRRR TTTTTTTTTT 33333333 22222222
SSSSSSSSSSSS 00000000 RRRRRRRRRR RRR RRR 333 333 222 222
SSS 000 000 RRR RRR RRR 333 333 222 222
SSS 000 000 RRR RRR RRR 333 333 222 222
SSS 000 000 RRR RRR RRR 333 333 222 222
SSS 000 000 RRR RRR RRR 333 333 222 222
SSS 000 000 RRR RRR RRR 333 333 222 222
SSS 000 000 RRR RRR RRR 333 333 222 222
SSSSSSSSSS 000 000 RRRRRRRRRR TTT 333 333 222 222
SSSSSSSSSS 000 000 RRRRRRRRRR TTT 333 333 222 222
SSSSSSSSSS 000 000 RRRRRRRRRR TTT 333 333 222 222
SSS 000 000 RRR RRR TTT 333 333 222 222
SSS 000 000 RRR RRR TTT 333 333 222 222
SSS 000 000 RRR RRR TTT 333 333 222 222
SSS 000 000 RRR RRR TTT 333 333 222 222
SSS 000 000 RRR RRR TTT 333 333 222 222
SSS 000 000 RRR RRR TTT 333 333 222 222
SSSSSSSSSS 00000000 RRR RRR TTT 33333333 22222222222222
SSSSSSSSSS 00000000 RRR RRR TTT 33333333 22222222222222
SSSSSSSSSS 00000000 RRR RRR TTT 33333333 22222222222222

```

```

LL          IIIIII  BBBB8888  FFFFFFFFFF  IIIIII  XX      XX  UU      UU  P8888888  D8888888
LL          IIIIII  88888888  FFFFFFFFFF  IIIIII  XX      XX  UU      UU  P8888888  D8888888
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88888888  FFFFFFFFFF  II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88888888  FFFFFFFFFF  II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LL          II      88      88  FF          II      XX      XX  UU      UU  PP      PP  DD      DD
LLLLLLLLLLL IIIIII  88888888  FF          IIIIII XX      XX  UUUUUUUUUU  PP      DD      DD      DD
LLLLLLLLLLL IIIIII  88888888  FF          IIIIII XX      XX  UUUUUUUUUU  PP      DD      DD      DD

```

```

LL          IIIIII  SSSSSSSS
LL          IIIIII  SSSSSSSS
LL          II      SS
LL          II      SS
LL          II      SS
LL          II      SS
LL          II      SSSSSS
LL          II      SSSSSS
LL          II      SS
LL          II      SS
LL          II      SS
LL          II      SS
LLLLLLLLLLL IIIIII  SSSSSSSS
LLLLLLLLLLL IIIIII  SSSSSSSS

```

(2)	56
(3)	158
(4)	306
(6)	467
(7)	608

DECLARATIONS
LIB\$FIXUP_DEC - Fixup decimal reserved operand
NEXT_OPERAND - Get next operand
TRY_TO_FIX - Try to fix the operands of the instruction
GET_REGS Get contents and addresses of all save registers in stack

```
0000 1 .TITLE LIB$FIXUP_DEC - Fixup decimal reserved operand
0000 2 .IDENT /V04-000/ ; File: LIBFIXUPD.MAR Edit: PDG002
0000 3
0000 4 :*****
0000 5 :
0000 6 :* COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 7 :* DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 8 :* ALL RIGHTS RESERVED.
0000 9 :
0000 10 :* THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 11 :* ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 12 :* INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 13 :* COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 14 :* OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 15 :* TRANSFERRED.
0000 16 :
0000 17 :* THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 18 :* AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 19 :* CORPORATION.
0000 20 :
0000 21 :* DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 22 :* SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 23 :
0000 24 :
0000 25 :*****
0000 26 :
0000 27 :
0000 28 :++
0000 29 : FACILITY: General Utility Library
0000 30 :
0000 31 : ABSTRACT:
0000 32 :
0000 33 : LIB$FIXUP_DEC fixes up decimal reserved operands when a
0000 34 : reserved operand fault occurs so that execution may continue
0000 35 : at that instruction or the next instruction. It is designed
0000 36 : to be a condition handler or to be called from a condition handler.
0000 37 :
0000 38 : ENVIRONMENT: Runs at any access mode, AST Reentrant
0000 39 :
0000 40 : AUTHOR: Peter D Gilbert, Version 1, CREATION DATE: 03-DEC-1980
0000 41 : Adapted from LIB$FIXUP_DEC
0000 42 :
0000 43 : MODIFIED BY:
0000 44 :
0000 45 : V02-002 PDG002 PDG 25-Oct-1983
0000 46 : Modify the source if possible. If not, copy the source before
0000 47 : attempting the instruction. Also, store the condition codes.
0000 48 :
0000 49 : V02-001 PDG001 PDG 10-Aug-1982
0000 50 : Fix a problem with searching the translation table.
0000 51 :
0000 52 : V02-000 Original
0000 53 :
0000 54 :--
```

```

0000 56      .SBTTL  DECLARATIONS
0000 57      :
0000 58      : LIBRARY MACRO CALLS:
0000 59      :
0000 60      $SFDEF      ; Stack frame symbols
0000 61      $PSLDEF     ; Processor Status Longword symbols
0000 62      $CHFDEF     ; Condition handling facility symbols
0000 63      $STSDEF     ; Status value symbols
0000 64      $SSDEF      ; System status values
0000 65      :
0000 66      : EXTERNAL DECLARATIONS:
0000 67      :
0000 68      .DSABL  GBL      ; Force all external symbols to be declared
0000 69      .EXTRN  SYSSUNWIND ; Unwind stack frames
0000 70      .EXTRN  LIB$BADSTA  ; Bad stack frame
0000 71      .EXTRN  SYS$CALL_HANDL ; System routine that calls handlers
0000 72      :
0000 73      : MACROS:
0000 74      :
0000 75      : NONE
0000 76      :
0000 77      : EQUATED SYMBOLS:
0000 78      :
00000000 0000 79      R0_OFF = 0*4      ; R0 register offset in register image
00000004 0000 80      R1_OFF = 1*4      ; R1 register offset
00000008 0000 81      R2_OFF = 2*4      ; R2 register offset
0000000C 0000 82      R3_OFF = 3*4      ; R4 register offset
00000030 0000 83      AP_OFF = 12*4     ; AP register offset
00000034 0000 84      FP_OFF = 13*4     ; FP register offset
00000038 0000 85      SP_OFF = 14*4     ; SP register offset
0000003C 0000 86      PC_OFF = 15*4     ; PC register offset
00000040 0000 87      PSL_OFF = 16*4    ; PSL offset
00000000 0000 88      :
00000000 0000 89      STACK = 0        ; Used by DCL macro
00000000 0000 90      .MACRO  DCL, SYM, LEN ; Declare stack temp offsets
00000000 0000 91      STACK = STACK - 4*LEN ; Allocate LEN longwords
00000000 0000 92      SYM =  STACK      ; Define SYM
00000000 0000 93      .ENDM
00000000 0000 94      :
00000000 0000 95      DCL      REG_IMAGE, 17 ; FP offset for image vector of registers
00000000 0000 96      DCL      ADR_IMAGE, 17  ; FP offset for image vector of addresses
00000000 0000 97      : where registers have been saved in stack
00000000 0000 98      DCL      OPD_IMAGE, 6   ; Addresses of operands
00000000 0000 99      :
FFFFFFFC 0000 100     IMAGE_PSL = -4      ; FP offset of PSL image
FFFFFFF8 0000 101     IMAGE_PC = -8      ; FP offset of PC image
00000000 0000 102     :
00000000 0000 103     :
00000000 0000 104     ; Define codes used to denote operand types in opcode/operand tables
00000000 0000 105     ; to follow.
00000000 0000 106     :
00000000 0000 107     OP_Z      = 0        ; No more operands to process
00000001 0000 108     OP_W      = 1        ; Word
00000002 0000 109     OP_D      = 2        ; Decimal
00000003 0000 110     OP_P      = 3        ; Packed
00000004 0000 111     OP_A      = 4        ; Address
00000000 0000 112     ;

```

```

0000 113 ; OWN STORAGE:
0000 114 ;
00000000 115 .PSECT _LIB$CODE PIC,USR,CON,REL,LCL,SHR,-
0000 116 EXE,RD,NOWRT,LONG
0000 117 ;
0000 118 ;
0000 119 ; Tables of opcodes and operand types. The first byte in each entry
0000 120 ; is the opcode. The remaining bytes (up to 6) are OP_x codes defined
0000 121 ; above that specify what datatype each operand is for that instruction.
0000 122 ; If an operand type is 0, then no more operands are processed for that
0000 123 ; instruction. The opcodes must be in decreasing order, and the final
0000 124 ; opcode byte must be a zero.
0000 125 ;
0000 126 ; Table for single byte opcodes.
0000 127 ;
0000 128 SING_TAB:
00 00 03 01 04 02 01 26 0000 129 .BYTE ^X26,OP_W,OP_D,OP_A,OP_W,OP_P,0,0 ; CVTTP
00 00 00 03 01 02 01 09 0008 130 .BYTE ^X09,OP_W,OP_D,OP_W,OP_P,-0,0,0 ; CVTSP
00 0010 131 .BYTE 0
0011 132 ;
0011 133 ; Table for registers used in this instruction.
0011 134 ; The high order word is used for auto-increment/decrement.
0011 135 ; These entries must be in the same order as the SING_TAB entries.
0011 136 ;
0011 137 .ALIGN LONG
0014 138 REGS_TAB:
7FFF000F 0014 139 .LONG ^X7FFF000F ; CVTTP
7FFF000F 0018 140 .LONG ^X7FFF000F ; CVTSP
001C 141 ;
001C 142 ; Table of context amounts listed in OP_x code order
001C 143 ;
001C 144 OP_CONTEXT:
00 001C 145 .BYTE 0 ; OP_Z
02 001D 146 .BYTE 2 ; OP_W
01 001E 147 .BYTE 1 ; OP_D
01 001F 148 .BYTE 1 ; OP_P
01 0020 149 .BYTE 1 ; OP_A
0021 150 ;
0021 151 ;
0021 152 ; PSECT DECLARATIONS:
0021 153 ;
0021 154 .PSECT _LIB$CODE PIC,USR,CON,REL,LCL,SHR,-
00000021 155 EXE,RD,NOWRT,LONG
0021 156

```

```
0021 158 .SBTTL LIB$FIXUP_DEC - Fixup decimal reserved operand
0021 159 :++
0021 160 : FUNCTIONAL DESCRIPTION:
0021 161 :
0021 162 : LIB$FIXUP_DEC finds the reserved operand of the decimal instructions
0021 163 : CVTTP or CVTSP after a reserved operand fault has been signaled.
0021 164 : If possible, LIB$FIXUP_DEC will change the reserved digit(s) to "zero".
0021 165 : Otherwise, execution proceeds with the next instruction.
0021 166 :
0021 167 : Exceptions:
0021 168 :
0021 169 : LIB$FIXUP_DEC can not handle the following cases and will return
0021 170 : a status of SSS_RESIGNAL if any of them occur.
0021 171 :
0021 172 : 1. The currently active signaled condition is not SSS_ROPRAND.
0021 173 : 2. The reserved operand's datatype is not Decimal or Packed.
0021 174 :
0021 175 : CALLING SEQUENCE:
0021 176 :
0021 177 : ret_status.wlc.v = LIB$FIXUP_DEC (chf$l_sigarglst.rl.ra,
0021 178 : chf$l_mcharglst.rl.ra)
0021 179 :
0021 180 : FORMAL PARAMETERS:
0021 181 :
0021 182 : CHF$L_SIGARGLST = Address of signal argument vector.
0021 183 : CHF$L_MCHARGLST = Address of mechanism argument vector.
0021 184 :
0021 185 : IMPLICIT INPUTS:
0021 186 :
0021 187 : The stack frames back to that of the instruction which faulted.
0021 188 : The instruction which faulted and its operands.
0021 189 :
0021 190 : IMPLICIT OUTPUTS:
0021 191 :
0021 192 : The reserved decimal operand, if found, is replaced by "zero".
0021 193 :
0021 194 : COMPLETION STATUS:
0021 195 :
0021 196 : SSS_CONTINUE - continue execution at point of condition
0021 197 : Routine successfully completed. The reserved operand was
0021 198 : found and was fixed up.
0021 199 :
0021 200 : SSS_ACCVIO - access violation
0021 201 : An argument to LIB$FIXUP_DEC or an operand of the faulting
0021 202 : instruction could not be read or written.
0021 203 :
0021 204 : SSS_RESIGNAL - resignal condition to next handler
0021 205 : The condition signaled was not SSS_ROPRAND or the reserved
0021 206 : operand was not a decimal value.
0021 207 :
0021 208 : LIB$BADSTA - bad stack
0021 209 : The stack frame linkage had been corrupted since the time of
0021 210 : the reserved operand exception.
0021 211 :
0021 212 : Note: If the status value returned from LIB$FIXUP_DEC is seen by
0021 213 : the condition handling facility, (as would be the case if
0021 214 : LIB$FIXUP_DEC was the handler), any success value is equivalent
```

LI
Sy
AD
AL
AP
AU
AU
AU
BA
BY
CH
CH
CH
CH
DI
DI
EN
FP
GE
IM
IM
IN
LI
LI
LO
LO
LO
LO
LO
MA
NE
NE
NE
NE
OP
OP
OP
OP
OP
OP
PC
PS
PS
RC
R1
R2
RE
RE
RE
RE
RE
SC
SE
SF

0021 215 : to \$\$\$ CONTINUE, which causes the instruction to be restarted.
0021 216 : Any failure value is equivalent to \$\$\$ RESIGNAL, which will cause
0021 217 : the condition to be resignalled to the next handler. This is
0021 218 : because the condition handler (LIB\$FIXUP_DEC) failed to handle
0021 219 : the condition correctly.

0021 220 :
0021 221 : SIDE EFFECTS:
0021 222 :
0021 223 : If the reserved operand is fixed up, the instruction which
0021 224 : faulted is restarted.
0021 225 :
0021 226 : --

0021 227 :
0021 228 : +
0021 229 : Registers used:
0021 230 :
0021 231 : R0 = scratch
0021 232 : R1 = scratch
0021 233 : R2 = pointer into opcode/operand table
0021 234 : R3 = context index or 0
0021 235 : R4 = OA1 (operand address) of bits 31:0
0021 236 : R5 = OA2 (operand address) of bits 63:32 which may not be
0021 237 : OA1+4 since registers not necessarily saved contiguously.
0021 238 : R6 = register number of operand specifier
0021 239 : R7 = pointer into operand image block
0021 240 : R8 = scratch
0021 241 : R9 = mask of registers used in operands
0021 242 : -

OFFC 0021 244 : .ENTRY LIB\$FIXUP_DEC, ^M<R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>
0023 245 : ; save all registers so that all will be
0023 246 : ; found in stack during back scan.
0023 247 : ; disable IV (content index multiply)
0023 248 : MOVAB B^SIG TO RET, (FP) ; Enable condition handler
0027 249 : MOVL CHF\$SIGARGLIST(AP), R0 ; R0 = adr. of signal arg list array
002B 250 : CMPZV #ST\$V_COND_ID, - ; position of message identification
0035 251 : #ST\$S_COND_ID, - ; size of id
0035 252 : CHF\$SIG NAME(R0), - ; compare 29-bit VAX-11 signal code
0035 253 : #<\$\$\$ROPRAND-STS\$V_COND_ID> ; with reserved operand code
0035 254 : BNEQ RESIGNAL ; resignal the error
5E E338 CE 9E 0037 255 2\$: MOVAB STACK(SP), SP ; allocate stack space
0242 30 003C 256 : BSBW GET_REGS ; setup the two image vectors in local stora
003F 257 : ; do not return here if error, instead RET w
003F 258 : ; error completion status

003F 259 : +
003F 260 : Get instruction opcode. Determine if this is an instruction which
003F 261 : we can handle. If not, resignal. If so, load R2 with the address
003F 262 : of the operand table entry for that opcode.
003F 263 : -

52 0130 30 003F 264 : BSBW NEXT BYTE ; Get first opcode byte
FFBA CF 9E 0042 265 : MOVAB W^SING TAB, R2 ; Table base
50 62 91 0047 266 3\$: CMPB (R2), R0 ; Is this the opcode?
34 13 004A 267 : BEQL MATCH ; Yes, we have a match
52 08 C0 004C 268 : ADDL2 #8, R2 ; Skip to next entry
62 95 004F 269 : TSTB (R2) ; At end of table?
F4 12 0051 270 : BNEQ 3\$; No, continue searching
0053 271 RESIGNAL:


```

50 0918 8F 3C 0053 272      MOVZWL #SS$_RESIGNAL, R0      ; We can't handle this exception, return SS$
                                04 0058 273      RET                          ; R0 = RESIGNAL error completion code
00000920 51 04 AC 0000 0059 274 SIG_TO_RET: .WORD 0
                                8F 04 A1 D0 005B 275      MOVL 4(AP),R1
                                04 12 0067 276      CMPL 4(R1),#SS$_UNWIND
                                50 01 D0 0069 277      BNEQ 1$
                                04 006C 278      MOVL #SS$_NORMAL,R0
                                50 08 AC D0 006D 279      RET
                                OC AO 04 A1 D0 0071 280 1$: MOVL 8(AP),R0
                                7E 7C 0076 281      MOVL 4(R1),12(R0)
                                00000000'GF 02 FB 0078 282      CLRQ -(SP)
                                04 007F 283      CALLS #2,G^SYSSUNWIND
                                0080 284      RET
57 E338 CD 9E 0080 285 MATCH:
                                59 D4 0085 286      MOVAB OPD_IMAGE(FP), R7      ; Address of operand address block
                                0087 287      CLRL R9                      ; No registers are used yet
                                0087 288      ;+
                                0087 289      ; Scan the operand list, getting the addresses of all operands
                                0087 290      ;-
                                0087 291      SCAN:
                                52 D6 0087 292      INCL R2                        ; Get next operand type byte
                                62 95 0089 293      TSTB (R2)                      ; No more operands to test?
                                07 13 008B 294      BEQL ALLOPDS                   ; Yes, we have all the operands
                                18 10 008D 295      BSBB NEXT_OPERAND              ; Look at next operand
                                87 54 D0 008F 296      MOVL R4, (R7)+                 ; Save address of operand
                                F3 11 0092 297      BRB SCAN
                                0094 298
                                0094 299      ALLOPDS:                      ; All operand addresses are available
                                00F5 30 0094 300      BSBW TRY_TO_FIX                ; Try to fix the error
                                B9 50 E9 0097 301      BLBC RO,_RESIGNAL              ; If we can't, resignal the error
                                FB78 DD 08000000 8F CA 009A 302      BICL2 #PSL$M_FPD, @PSL_OFF+ADR_IMAGE(FP) ; Clear FPD bit
                                50 01 D0 00A3 303      MOVL #SS$_NORMAL, R0          ; Everything is okay
                                04 00A6 304      RET                          ; return

```

```

00A7 306 .SBTTL NEXT_OPERAND - Get next operand
00A7 307 :++
00A7 308 : FUNCTIONAL DESCRIPTION:
00A7 309 :
00A7 310 : Interpret the instruction stream and gets the next operand.
00A7 311 :
00A7 312 : CALLING SEQUENCE
00A7 313 :
00A7 314 : JSB NEXT_OPERAND
00A7 315 :
00A7 316 : INPUT PARAMETERS:
00A7 317 :
00A7 318 : R2 = address of operand type table
00A7 319 :
00A7 320 : IMPLICIT INPUTS:
00A7 321 :
00A7 322 : REG_IMAGE(FP) ; The image of the registers including PC
00A7 323 : instruction stream
00A7 324 :
00A7 325 : OUTPUT PARAMETERS:
00A7 326 :
00A7 327 : R4 = OA1 (operand address of bits 31:0 of operand)
00A7 328 : R5 = OA2 (operand address of bits 63:32 of operand) if R1 = 8
00A7 329 : R9 = mask of registers used in the operands
00A7 330 :
00A7 331 : IMPLICIT OUTPUT:
00A7 332 :
00A7 333 : Saved image of PC is updated as operand stream is interpreted.
00A7 334 :
00A7 335 : COMPLETION STATUS
00A7 336 :
00A7 337 : NONE
00A7 338 :
00A7 339 : SIDE EFFECTS:
00A7 340 :
00A7 341 : NONE - uses registers R0:R9 - see LIB$FIXUP_DEC for register usage
00A7 342 :--
00A7 343 :
00A7 344 : NEXT_OPERAND:
00A7 345 : CLRL R3 ; R3 = initial context index register
00A7 346 : MOVZBL (R2), R0 ; Get operand type byte
00A7 347 : MOVZBL W^OP_CONTEXT[R0], R1 ; Get context amount
00B2 348 :+
00B2 349 : Loop to get operand specifier - loop back here (once) if operand specifier is inde
00B2 350 :--
00B2 351 :
00B2 352 : LOOP_OP:
00B2 353 : BSBW NEXT_BYTE ; R0 = next I-stream byte (sign extended)
56 50 04 00 EF 00B5 354 : EXTZV #0, #4, R0, R6 ; R6 = register field
50 50 04 04 EF 00BA 355 : EXTZV #4, #4, R0, R0 ; R0 = operand specifier 7:4
00B2 356 : BITB #^B1100, R0 ; Do we use the register?
00B2 357 : BEQL LITERAL ; branch if not
FC AE 01C00000 8F 50 78 00C4 358 : ASHL R6, #1, R8 ; Mask of register used
58 10 10 58 F0 00C8 359 : ASHL R0, #^X01C00000, -4(SP) ; Is a register modified by this?
58 10 10 58 F0 00D1 360 : BGEQ 1$ ; branch if not
58 10 10 58 F0 00D3 361 : INSV R8, #16, #16, R8 ; Also set the register modified bit
58 10 10 58 F0 00D8 362 1$: BISL2 R8, R9 ; Include into other modified registers

```

0B	04	50	8F	00DB	363	CASEB	RO, #4, #15-4	:	Dispatch on operand specifier code
			0028'	00DF	364	10\$: .WORD	INDEXED-10\$:	4
			0032'	00E1	365	.WORD	REG-10\$:	5
			0044'	00E3	366	.WORD	REG_DEF-10\$:	6
			003F'	00E5	367	.WORD	AUTO_DECR-10\$:	7
			004B'	00E7	368	.WORD	AUTO_INCR-10\$:	8
			0057'	00E9	369	.WORD	AUTO_INCR_DEF-10\$:	9
			0066'	00EB	370	.WORD	BYTE_DISPC-10\$:	10
			006A'	00ED	371	.WORD	BYTE_DISPL_DEF-10\$:	11
			006E'	00EF	372	.WORD	WORD_DISPL=10\$:	12
			0072'	00F1	373	.WORD	WORD_DISPL_DEF-10\$:	13
			0076'	00F3	374	.WORD	LONG_DISPL=10\$:	14
			0080'	00F5	375	.WORD	LONG_DISPL_DEF-10\$:	15
				00F7	376				
				00F7	377	LITERAL:		:	We may want to reference the literal
	54	55	7E	DE	00F7	MOVAL	-(SP), R5	:	Address of high half of operand
				DE	00FA	MOVAL	4(SP), R4	:	Address of low half of operand
				DO	00FE	MOVL	(R4), -(SP)	:	Push the return address back
64	56	10	50	7A	0101	EMUL	RO, #16, R6, (R4)	:	Store operand
				05	0106	RSB		:	All done
					0107				
					0107	INDEXED:		:	Save context index and loop back
53	51	BC	AD46	C5	0107	MULL3	REG_IMAGE(FP)[R6], R1, R3	:	R3 = context index
			51	D4	010D	CLRL	R1	:	See if already had an index
			A1	11	010F	BRB	LOOP_OP	:	Go back and get next specifier
					0111				
54	FB38	CD46		DO	0111	REG: MOVL	ADR_IMAGE(FP)[R6], R4	:	R4 = OA1 = adr where Rn saved in stack
55	FB3C	CD46		DO	0117	MOVL	ADR_IMAGE+4(FP)[R6], R5	:	R5 = OA2 = adr where Rn+1 saved in stack
				05	011D	RSB			
					011E				
					011E	AUTO_DECR:			
	BC	AD46	51	C2	011E	SUBL	R1, REG_IMAGE(FP)[R6]	:	decrement Rn by operand size
					0123	REG_DEF:			
54	BC	AD46		DO	0123	MOVL	REG_IMAGE(FP)[R6], R4	:	R4 = OA = contents of Rn
			40	11	0128	BRB	SET_OA2	:	set OA2, check op and RSB
					012A				
					012A	AUTO_INCR:			
54	BC	AD46		DO	012A	MOVL	REG_IMAGE(FP)[R6], R4	:	R4 = OA = contents of Rn
BC	AD46		51	C0	012F	ADDL	R1, REG_IMAGE(FP)[R6]	:	increment Rn by operand size
			34	11	0134	BRB	SET_OA2	:	set OA2, check op and RSB
					0136				
					0136	AUTO_INCR_DEF:			
54	BC	AD46		DO	0136	MOVL	REG_IMAGE(FP)[R6], R4	:	R4 = contents of Rn
			54	DO	013B	MOVL	(R4), R4	:	R4 = OA
BC	AD46		04	C0	013E	ADDL	#4, REG_IMAGE(FP)[R6]	:	increment Rn by 4 (size of address)
			25	11	0143	BRB	SET_OA2	:	set OA2, check op, and RSB
					0145				
					0145	BYTE_DISPL:			
			2B	10	0145	BSBB	NEXT_BYTE	:	R0 = next I-stream byte
			0E	11	0147	BRB	DISPC	:	add to PC
					0149				
					0149	BYTE_DISPL_DEF:			
			27	10	0149	BSBB	NEXT_BYTE	:	R0 = next I-stream byte
			14	11	014B	BRB	DISPC_DEF	:	add to PC and defer
					014D				
					014D	WORD_DISPL:			
			2B	10	014D	BSBB	NEXT_WORD	:	R0 = next I-stream word

```

06 11 014F 420 BRB DISPL ; add to PC
    0151 421
    0151 422 WORD_DISPL_DEF:
27 10 0151 423 BSBB NEXT_WORD ; R0 = next I-stream word
0C 11 0153 424 BRB DISPL_DEF ; add to PC and defer
    0155 425
    0155 426 LONG_DISPL:
54 BC AD46 2C 10 0155 427 BSBB NEXT_LONG ; R0 = next I-stream longword
    50 C1 0157 428 DISPL: ADDL3 R0, REG_IMAGE(FP)[R6], R4 ; R4 = OA = (Rn) + displacement
    0B 11 015D 429 BRB SET_OA2 ; set OA2, check OP, and RSB
    015F 430
    015F 431 LONG_DISPL_DEF:
    22 10 015F 432 BSBB NEXT_LONG ; R0 = Next I-stream longword
54 BC AD46 50 C1 0161 433 DISPL_DEF: ; here for displacement deferred
    54 64 D0 0167 434 ADDL3 R0, REG_IMAGE(FP)[R6], R4 ; R4 = (Rn) + displacement
    016A 435 MOVL (R4), R4 ; R4 = OA = (OA) (do defer)
    016A 436
    016A 437 ;+
    016A 438 ; add context index or 0
    016A 439 ; Set OA2 (operand address 2) from OA+4 since
    016A 440 ; operand is in memory not a register and therefore is contiguous
    016A 441 ;-
    016A 442
    016A 443 SET_OA2:
55 54 53 C0 016A 444 ADDL R3, R4 ; R4 = OA + context index or 0
    04 54 C1 016D 445 ADDL3 R4, #4, R5 ; R5 = OA2 = OA + 4
    05 0171 446 RSB

```

```

0172 448 ;+
0172 449 ; routines to get next byte, word, or long from I-stream and sign extend
0172 450 ; -
0172 451
0172 452 NEXT_BYTE:
50  F8 BD 98 0172 453     CVTBL  @IMAGE_PC(FP), R0      ; R0 = next byte
   F8 AD  D6 0176 454     INCL   IMAGE_PC(FP)      ; update PC
   05 0179 455     RSB      ; return
017A 456
017A 457 NEXT_WORD:
50  F8 BD 32 017A 458     CVTWL  @IMAGE_PC(FP), R0      ; R0 = next word
   F8 AD  02 C0 017E 459     ADDL   #2, IMAGE_PC(FP)    ; update PC
   05 0182 460     RSB      ; return
0183 461
0183 462 NEXT_LONG:
50  F8 BD D0 0183 463     MOVL   @IMAGE_PC(FP), R0      ; R0 = next longword
   F8 AD  04 C0 0187 464     ADDL   #4, IMAGE_PC(FP)    ; update PC
   05 018B 465     RSB      ; return

```

```

018C 467      .SBTTL TRY_TO_FIX - Try to fix the operands of the instruction
018C 468      :++
018C 469      : FUNCTIONAL DESCRIPTION:
018C 470      :
018C 471      :     Try to fix the operands of the instruction.
018C 472      :
018C 473      : CALLING SEQUENCE
018C 474      :
018C 475      :     JSB     TRY_TO_FIX
018C 476      :
018C 477      : INPUT PARAMETERS:
018C 478      :
018C 479      :     R2 = address in operand type table
018C 480      :     R9 = mask of registers used
018C 481      :
018C 482      : IMPLICIT INPUTS:
018C 483      :
018C 484      :     REG IMAGE(FP)           ; The image of the registers including PC
018C 485      :     instruction stream
018C 486      :
018C 487      : OUTPUT PARAMETERS:
018C 488      :
018C 489      :     R0 = 1 if successful, 0 otherwise
018C 490      :     R9 = mask of registers used in the operands
018C 491      :
018C 492      : IMPLICIT OUTPUT:
018C 493      :
018C 494      :     NONE
018C 495      :
018C 496      : COMPLETION STATUS
018C 497      :
018C 498      :     NONE
018C 499      :
018C 500      : SIDE EFFECTS:
018C 501      :
018C 502      :     NONE
018C 503      :--
018C 504      :
018C 505      : TRY_TO_FIX:
018C 506      :++
018C 507      : Find which registers are clobbered by the instruction
018C 508      :--
018C 509      :     MOVAB   SING_TAB, R0           ; Base address of R2
018C 510      :     SUBL3   R0, R2, R2           ; R2 less SING_TAB
018C 511      :     ASHL   #-3, R2, R1          ; divided by 8
018C 512      :     MOVAQ  SING_TAB[R1], R2      ; Restore pointer to opcode value
018C 513      :     BITL   REGS_TAB[R1], R9      ; Did we use any clobbered registers?
018C 514      :     BNEQ   100$,                ; Yes, we can't find the source
018C 515      :++
018C 516      :     Try to find the invalid byte.
018C 517      :--
018C 518      :     MOVQ   OPD_IMAGE(FP), R4     ; Get the source
018C 519      :     MOVL   (R4), R4
018C 520      :     MOVL   R5, R6                ; Grab original source address
018C 521      :     CMPB   (R2), #^X09           ; Was the instruction CVTSP?
018C 522      :     BNEQ   40$,                  ; No, don't check the sign
018C 523      :     INCL   R4
  
```

50	FE70	CF	9E	018C	509	MOVAB	SING_TAB, R0	;	Base address of R2
52	52	50	C3	0191	510	SUBL3	R0, R2, R2	;	R2 less SING_TAB
51	52	FD 8F	78	0195	511	ASHL	#-3, R2, R1	;	divided by 8
52	FE61	CF41	7E	019A	512	MOVAQ	SING_TAB[R1], R2	;	Restore pointer to opcode value
59	FE6F	CF41	D3	01A0	513	BITL	REGS_TAB[R1], R9	;	Did we use any clobbered registers?
		54	12	01A6	514	BNEQ	100\$;	Yes, we can't find the source
				01A8	515			;	
				01A8	516			;	Try to find the invalid byte.
				01A8	517			;	
54	E338	CD	7D	01A8	518	MOVQ	OPD_IMAGE(FP), R4	;	Get the source
	54	64	D0	01AD	519	MOVL	(R4), R4		
	56	55	D0	01B0	520	MOVL	R5, R6	;	Grab original source address
	09	62	91	01B3	521	CMPB	(R2), #^X09	;	Was the instruction CVTSP?
		02	12	01B6	522	BNEQ	40\$;	No, don't check the sign
		54	D6	01B8	523	INCL	R4		

```

65 54 00 0D 01BA 524 40$: PROBEW #0, R4, (R5) ; Check if source is writable
    1F 12 01BE 525 BNEQ 43$ ; Branch if writable
        01C0 526
        01C0 527 ;+ Copy the source string onto the stack
        01C0 528 ;-
    50 8E D0 01C0 529 MOVL (SP)+, R0 ; Save return address
    5E 54 C2 01C3 530 SUBL2 R4, SP ; Make stack space for the string
    51 5E D0 01C6 531 MOVL SP, R1 ; New source string address
    50 50 DD 01C9 532 PUSHL R0 ; Push return address
E33C CD 50 54 D0 01CB 533 MOVL R4, R0 ; Copy byte-length to a temporary
    51 51 D0 01CE 534 MOVL R1, 4+OPD_IMAGE(FP) ; Address of new source
    03 11 01D3 535 BRB 42$ ; Jump to end of loop
    81 85 90 01D5 536 41$: MOVB (R5)+, (R1)+ ; Move a byte
    FA 50 F4 01D8 537 42$: SOBGEQ R0, 41$ ; More bytes to move?
55 51 54 C3 01DB 538 SUBL3 R4, R1, R5 ; Get new source address
    54 D7 01DF 539 43$: DECL R4
    09 62 91 01E1 540 CMPB (R2), #^X09 ; Was the instruction CVTSP?
    26 12 01E4 541 BNEQ 60$ ; No, don't check the sign
    20 65 91 01E6 542 CMPB (R5), #^A/ /
    0D 13 01E9 543 BEQL 30$
    2D 65 91 01EB 544 CMPB (R5), #^A/-/
    08 13 01EE 545 BEQL 30$
    2B 65 91 01F0 546 CMPB (R5), #^A/+/
    03 13 01F3 547 BEQL 30$
    65 20 90 01F5 548 MOVB #^A/ /, (R5) ; Put a space into the sign position
    55 D6 01F8 549 30$: INCL R5 ; Skip the sign byte
    10 11 01FA 550 BRB 60$
    50 D4 01FC 551 100$: CLRL R0 ; Indicate an error
    05 01FE 552 RSB ; And return
51 85 30 83 01FF 553 50$: SUBB3 #^A/0/, (R5)+, R1
    OA 51 91 0203 554 CMPB R1, #10 ; Valid byte?
    04 1F 0206 555 BLSSU 60$ ; Branch if so
    FF A5 30 90 0208 556 MOVB #^A/0/, -1(R5) ; Move a zero to that byte
    FO 54 F4 020C 557 60$: SOBGEQ R4, 50$ ; Try for more bytes
    020F 558 ;+
    020F 559 ; See if the instruction now works.
    020F 560 ;-
57 E338 CD 9E 020F 561 MOVAB OPD_IMAGE(FP), R7
    09 62 91 0214 562 CMPB (R2), #^X09 ; Was the instruction CVTSP?
    3C 13 0217 563 BEQL 70$ ; Yes, don't check the trailing byte
    0219 564 ;+
    0219 565 ; Check the overpunch character. If it's not valid, change it.
    0219 566 ;-
    51 65 9A 0219 567 MOVZBL (R5), R1 ; The overpunch byte
52 E340 CD D0 021C 568 MOVL 8+OPD_IMAGE(FP), R2 ; The translation table
    51 6241 90 0221 569 MOVB (R2)[R1], R1 ; The translated byte
    A0 8F 51 91 0225 570 CMPB R1, #^XA0 ; Is the digit valid?
    07 1E 0229 571 BGEQU 61$ ; Branch if not valid
OA 51 04 00 ED 022B 572 CMPZV #0, #4, R1, #^X0A ; Is the sign valid?
    1B 1E 0230 573 BGEQU 64$ ; Branch if okay
    51 D4 0232 574 61$: CLRL R1 ; Look for a good character
    04 11 0234 575 BRB 63$ ; Jump into the loop
    51 96 0236 576 62$: INCB R1 ; Less characters to try
    C2 1F 0238 577 BCS 100$ ; We couldn't find a good byte
    A0 50 82 90 023A 578 63$: MOVB (R2)+, R0 ; Grab this translated byte
    A0 8F 50 91 023D 579 CMPB R0, #^XA0 ; Is the digit valid?
    F3 1E 0241 580 BGEQU 62$ ; Branch if not valid

```

0A	50	04	00	ED	0243	581		CMPZV	#0, #4, R0, #^X0A	; Is the sign valid?
				EC	0248	582		BLSSU	62\$; Branch if valid
			65	51	90	024A	583	MOVB	R1, (R5)	; Store the valid byte
97	97	97	97	97	26	024D	584	64\$: CVTTP	@(R7)+, @(R7)+, @(R7)+, @(R7)+, @(R7)+	
				07	11	0253	585	BRB	110\$	
97	97	97	97	97	09	0255	586	70\$: CVTSP	@(R7)+, @(R7)+, @(R7)+, @(R7)+	
				00	11	025A	587	BRB	110\$	
						025C	588			
						025C	589			
						025C	590			
						025C	591			
						025C	592			
						025C	593			
						025C	594			
						025C	595			
						025C	596			
						025C	597			
						025C	598			
FB78 DD	04	00	50	DC	025C	598	110\$:	MOVPSL	R0	
		FB38 DD	50	FO	025E	599		INSV	R0, #0, #4, @PSL_OFF+ADR_IMAGE(FP)	; Store NZVC bits
		FB3C DD	56	D4	0265	600		CLRL	@R0_OFF+ADR_IMAGE(FP)	; R0 = 0
		FB40 DD	53	D0	0269	601		MOVL	R6, @R1_OFF+ADR_IMAGE(FP)	; R1 = address of source
		FB44 DD	53	D0	0272	603		CLRL	@R2_OFF+ADR_IMAGE(FP)	; R2 = 0
FB74 DD	F8	AD	01	D0	0277	604		MOVL	R3, @R3_OFF+ADR_IMAGE(FP)	; R3 = address of destination
				D0	027D	605		MOVL	IMAGE_PC(FP), @PC_OFF+ADR_IMAGE(FP)	
				05	0280	606		RSB	#1, R0	; Indicate success

: + We really shouldn't be using the state of the output registers to zero the destination, but we do so anyway.


```
0281 608 .SBTTL GET_REGS Get contents and addresses of all save registers in stack
0281 609 :++
0281 610 : FUNCTIONAL DESCRIPTION:
0281 611 :
0281 612 : GET_REGS scans the stack and finds all registers saved
0281 613 : in call frames back to the signal facility. Thus it
0281 614 : makes an image of the registers at the time of the
0281 615 : exception or CALL LIB$SIGNAL/STOP. Because a double
0281 616 : operand may be saved in two different places, an image
0281 617 : array of addresses where the registers are saved is also created.
0281 618 : Note: GET_REGS assumes:
0281 619 : caller has saved R2:R11 in frame using its entry mask so all registers
0281 620 : are in memory somewhere. Stack scan is defensive against bad stacks.
0281 621 : Note:
0281 622 : To reconstruct contents of SP at time of exception or call LIB$SIGNAL,
0281 623 : Use the fact that the signal args list is pushed on stack first.
0281 624 : That is SP is = adr of last signal arg/ +4.
0281 625 : Also depends on saved PC being SYSSCALL_HANDL+4.
0281 626 :
0281 627 : CALLING SEQUENCE:
0281 628 :
0281 629 : JSB GET_REGS
0281 630 :
0281 631 : INPUT PARAMETERS:
0281 632 :
0281 633 : NONE
0281 634 :
0281 635 : IMPLICIT INPUTS:
0281 636 :
0281 637 : CHF$S_SIGARGLST.(AP) ; Adr. of array of signal args
0281 638 : CHF$S_MCHARGLST.(AP) ; Adr. of array of mechanism args
0281 639 :
0281 640 : OUTPUT PARAMETERS:
0281 641 :
0281 642 : NONE
0281 643 :
0281 644 : IMPLICIT OUTPUTS:
0281 645 :
0281 646 : REG_IMAGE(FP) ; set reg image array R0:PC/PSL
0281 647 : ADR_IMAGE(FP) ; Set adr where reg saved R0:PC/PSL
0281 648 : ; except adr. where SP SAVED = 0, since not
0281 649 :
0281 650 : COMPLETION CODES:
0281 651 :
0281 652 : NONE JSB
0281 653 :
0281 654 : SIDE EFFECTS:
0281 655 :
0281 656 : If error, RET with error code
0281 657 : --
0281 658 :
0281 659 : +
0281 660 : Registers used:
0281 661 :
0281 662 : R0 = scratch
0281 663 : R1 = pointer to register image array (REG_IMAGE)
0281 664 : R2 = stack frame pointer
```

```

0281 665 ; R3 = Adr. of register save area in frame
0281 666 ; R4 = Loop count
0281 667 ; R5 = pointer to address image array (ADR_IMAGE)
0281 668 ; R6 = register save mask
0281 669 :-
0281 670
0281 671 GET_REGS: ; get register image
0281 672
0281 673 :+
0281 674 ; Setup loop to scan back through stack
0281 675 :-
0281 676
51 BC AD DE 0281 677 MOVAL REG_IMAGE(FP), R1 ; R1 = Adr. reg image vector
52 5D D0 0285 678 MOVL FP, R2 ; R2 = Adr. of current frame
0288 679 ; where all callers register saved
54 01 10 78 0288 680 ASHL #16, #1, R4 ; R4 = max loop count = 65K
55 FB38 CD DE 028C 681 MOVAL ADR_IMAGE(FP), R5 ; R5 = adr. of array of address where
0291 682 ; registers are saved.
0291 683 :+
0291 684 ; Loop to scan call stack back to signal exception
0291 685 :-
0291 686
53 14 52 C1 0291 687 LOOP: ADDL3 R2, #SF$L_SAVE_REGS, - ; stack frame adr + offset to first reg save
0295 688 R3 ; R3 = adr. of first saved reg.
56 06 A2 0C 00 EF 0295 689 CLRL R0 ; R0 = first possible register # saved
0297 690 EXTZV #SF$V_SAVE_MASK, - ; position of save mask
029D 691 #SF$S_SAVE_MASK, - ; size of save mask
029D 692 SF$W_SAVE_MASK(R2), R6 ; R6 = register save mask
029D 693
029D 694 :+
029D 695 ; loop to copy saved registers R0:R11 from one call stack frame
029D 696 ; to register image array also set address of register image array.
029D 697 :-
029D 698
56 0C 50 EA 029D 699 LOOP1: FFS R0, #12, - ; find next register in saved bit mask
50 50 02A1 700 R6, R0 ; R0 = register number of next saved reg.
02A2 701
02A2 702 BEQL 10$ ; branch if finished 12-bit reg mask
63 04 00 0D 02A4 703 PROBEW #0, #4, (R3) ; check if stack still writeable
02A8 704 BEQL BAD_STACK1 ; branch if stack bad
6540 53 D0 02AA 705 MOVL R3, (R5)[R0] ; store address of where Rn saved
6140 83 D0 02AE 706 MOVL (R3)+, (R1)[R0] ; copy saved Rn to image + Rn
E7 56 50 E4 02B2 707 BBSC R0, R6, LOOP1 ; clear bit n for Rn, get next bit
02B6 708
02B6 709 :+
02B6 710 ; check if frame just saved is that of call to handler from signal or exception
02B6 711 :-
02B6 712
00000004'8F 10 A2 D1 02B6 713 10$: CMPL SF$L_SAVE_PC(R2), - ; saved PC the one from call to handler?
02BE 714 #SYS$CALL_HANDL+4 ; absolute system vector adr
16 13 02BE 715 BEQL END_SCAN ; branch if yes
02C0 716
02C0 717 :+
02C0 718 ; step (cautiously) to previous frame
02C0 719 :-
02C0 720
14 00 0D 02C0 721 PROBEW #0, #SF$L_SAVE_REGS, - ; check if fixed part of previous frame ok

```

```

52 0C B2 02C3 722 @SF$ SAVE_FP(R2) ;
      07 13 02C5 723 BEQL BAD_STACK1- ; branch if frame not writeable
      OC A2 DO 02C7 724 MOVL SF$C_SAVE_FP(R2), R2 ; R2 = adr. of previous frame
      C3 54 F5 02CB 725 SOBGTR R4, [COOP] ; go back if haven't scanned too many frames
      02CE 726
      02CE 727 ;+
      02CE 728 ; here if bad stack - return LIB$BADSTA to caller of LIB$FLT_FIXUP
      02CE 729 ;-
      02CE 730
50 00000000'BF DO 02CE 731 BAD_STACK1:
      04 02CE 732 MOVL #LIB$BADSTA, R0 ; R0 = BAD STACK completion code
      02D5 733 RET ; return to caller of LIB$FIXUP_DEC
      02D6 734 ; not JSB caller of GET_REGS
      02D6 735
      02D6 736 ;+
      02D6 737 ; Here when scanned all frames back to call to handler
      02D6 738 ; Copy R0:R1 from mechanism vector. Set AP,FP,SP,PC,PSL
      02D6 739 ; Also set address where each of these registers is saved
      02D6 740 ;-
      02D6 741
      02D6 742 END_SCAN:
50 08 AC DO 02D6 743 MOVL CHF$M_MCHARGLST(AP), R0 ; R0 = adr. of signal mechanism arglist
65 0C A0 DE 02DA 744 MOVAL CHF$M_MCH_SAVR0(R0), - ; adr. where R0 saved
      02DE 745 ; to vector of addresses
04 A5 10 A0 DE 02DE 746 MOVAL CHF$M_MCH_SAVR1(R0), - ; adr. where R1 saved
      02E3 747 ; to image address vector
61 0C A0 7D 02E3 748 MOVQ CHF$M_MCH_SAVR0(R0), - ; saved R0/R1
      02E7 749 ; to register image vector
      51 30 CO 02E7 750 ADDL #AP_OFF, R1 ; R1 = adr. in image vector of AP/FP
      55 30 CO 02EA 751 ADDL #AP_OFF, R5 ; R5 = adr. in image address vector of AP/iP
85 08 A2 DE 02ED 752 MOVAL SF$C_SAVE_AP(R2), - ; adr of saved AP
      02F1 753 ; to image address vector
85 0C A2 DE 02F1 754 MOVAL SF$C_SAVE_FP(R2), - ; adr of saved FP
      02F5 755 ; to image address vector
81 08 A2 7D 02F5 756 MOVQ SF$C_SAVE_AP(R2), - ; saved AP/FP
      02F9 757 ; to image register vector
50 04 BC 9A 02F9 758 MOVZBL @CHF$M_SIGARGLST(AP), R0 ; R0 = # of signal args
50 04 BC40 DE 02FD 759 MOVAL @CHF$M_SIGARGLST(AP)[R0], R0 ; R0 = adr of last signal arg
      50 04 CO 0302 760 ADDL #4, R0 ; R0 = SP at time of exception or call LIB$S
      0305 761 ; NOTE: this a spec from LIB$SIGNAL and
      0305 762 ; exception processing of operating system!!
      81 85 D4 0305 763 CLR (R5)+ ; SP not saved anywhere so set IMAGE_ADR TO
81 50 DO 0307 764 MOVL R0, (R1)+ ; set image SP
81 70 7D 030A 765 MOVQ -(R0), (R1)+ ; copy PC/PSL to image (always last
      030D 766 ; 2 signal arguments)
85 80 DE 030D 767 MOVAL (R0)+, (R5)+ ; set adr. where PC saved
85 80 DE 0310 768 MOVAL (R0)+, (R5)+ ; set adr. where PSL saved
      05 0313 769 RSB ; return (to LIB$FIXUP_DEC)
      0314 770
      0314 771 .END ; end of LIB$FIXUP_DEC

```

LIB\$FIXUP DEC
Symbol table

- Fixup decimal reserved operand I 6

16-SEP-1984 01:19:22 VAX/VMS Macro V04-00
5-SEP-1984 03:35:37 [SORT32.SRC]LIB\$FIXUPD.MAR;1

```

ADR_IMAGE = FFFFFFFB38
ALLOPDS = 00000094 R 02
AP_OFF = 00000030
AUTO_DECR = 0000011E R 02
AUTO_INCR = 0000012A R 02
AUTO_INCR_DEF = 00000136 R 02
BAD_STACKT = 000002CE R 02
BYTE_DISPL = 00000145 R 02
BYTE_DISPL_DEF = 00000149 R 02
CH$C_MCHARGLST = 00000008
CH$C_MCH_SAVRO = 0000000C
CH$C_MCH_SAVR1 = 00000010
CH$C_SIGARGLST = 00000004
CH$C_SIG_NAME = 00000004
DISPL = 00000157 R 02
DISPL_DEF = 00000161 R 02
END_SCAN = 000002D6 R 02
FP_OFF = 00000034
GET_REGS = 00000281 R 02
IMAGE_PC = FFFFFFFF8
IMAGE_PSL = FFFFFFFFC
INDEXED = 00000107 R 02
LIB$FIXUP_DEC = 00000021 RG 02
LIB$BADSTA ***** X 00
LITERAL = 000000F7 R 02
LONG_DISPL = 00000155 R 02
LONG_DISPL_DEF = 0000015F R 02
LOOP = 00000291 R 02
LOOP1 = 0000029D R 02
LOOP_OP = 000000B2 R 02
MATCH = 00000080 R 02
NEXT_BYTE = 00000172 R 02
NEXT_LONG = 00000183 R 02
NEXT_OPERAND = 000000A7 R 02
NEXT_WORD = 0000017A R 02
OPD_IMAGE = FFFFE338
OP_A = 00000004
OP_CONTEXT = 0000001C R 02
OP_D = 00000002
OP_P = 00000003
OP_W = 00000001
OP_Z = 00000000
PC_OFF = 0000003C
PSM_FPD = 08000000
PSL_OFF = 00000040
R0_OFF = 00000000
R1_OFF = 00000004
R2_OFF = 00000008
R3_OFF = 0000000C
REG = 00000111 R 02
REGS_TAB = 00000014 R 02
REG_DEF = 00000123 R 02
REG_IMAGE = FFFFFFFBC
RESIGNAL = 00000053 R 02
SCAN = 00000087 R 02
SET_OA2 = 0000016A R 02
SF$C_SAVE_AP = 00000008

```

```

SF$C_SAVE_FP = 0000000C
SF$C_SAVE_PC = 00000010
SF$C_SAVE_REGS = 00000014
SF$S_SAVE_MASK = 0000000C
SF$V_SAVE_MASK = 00000000
SF$W_SAVE_MASK = 00000006
SIG_TO_RET = 00000059 R 02
SING_TAB = 00000000 R 02
SP_OFF = 00000038
SS$NORMAL = 00000001
SS$RESIGNAL = 00000918
SS$ROPRAND = 00000454
SS$UNWIND = 00000920
STACK = FFFFE338
ST$S_COND_ID = 00000019
ST$V_COND_ID = 00000003
SYSCALL_HANDL ***** X 00
SYSSUNWIND ***** X 00
TRY_TO_FIX = 0000018C R 02
WORD_DISPL = 0000014D R 02
WORD_DISPL_DEF = 00000151 R 02

```

! Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes
. ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000000 (0.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
_LIB\$CODE	00000314 (788.)	02 (2.)	PIC USR CON REL LCL SHR EXE RD NOWRT NOVEC LONG

! Performance indicators !

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.04	00:00:01.81
Command processing	106	00:00:00.46	00:00:05.54
Pass 1	232	00:00:06.35	00:00:20.85
Symbol table sort	0	00:00:00.88	00:00:02.09
Pass 2	140	00:00:01.91	00:00:07.48
Symbol table output	10	00:00:00.08	00:00:00.36
Psect synopsis output	2	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	521	00:00:09.75	00:00:38.16

The working set limit was 1200 pages.
37212 bytes (73 pages) of virtual memory were used to buffer the intermediate code.
There were 30 pages of symbol table space allocated to hold 579 non-local and 20 local symbols.
771 source lines were read in Pass 1, producing 14 object records in Pass 2.
13 pages of virtual memory were used to define 12 macros.

! Macro library statistics !

Macro library name	Macros defined
_\$255\$DUA28:[SYSLIB]STARLET.MLB;2	8

598 GETS were required to define 8 macros.

There were no errors, warnings or information messages.

MACRO/DISABLE=TRACE/LIS=LISS:LIB\$FIXUPD/OBJ=OBJ\$:LIB\$FIXUPD MSRC\$:LIB\$FIXUPD/UPDATE=(ENH\$:LIB\$FIXUPD)

The image shows a dense grid of 128 small terminal screens arranged in an 8x16 pattern. Each screen displays a different piece of software code or documentation, likely generated by a VAX/VMS system. The text on the screens is mostly illegible due to the small size and low contrast, but several larger text labels are overlaid on the grid, identifying specific software components or modules. These labels include:

- LIBFIXUPD LIS
- REQSYM R32
- CRETRANS LIS
- SFKEYWRD LIS
- SORCOLLAT LIS
- OPCODES LIS
- SORARCHAT LIS
- SORCOLUT LIS
- SORCOMMAN LIS