

FILE ID**MPPWRFAIL

F 14

The diagram illustrates the construction of binary trees and the generation of binary strings. On the left, a vertical column of 11 'LL' labels indicates the level of recursion. To the right, a series of binary trees are shown as vertical columns of 'I's. The first tree has 1 'I'. The second has 2 'I's. The third has 4 'I's. The fourth has 8 'I's. The fifth has 16 'I's. The sixth has 32 'I's. The seventh has 64 'I's. The eighth has 128 'I's. The ninth has 256 'I's. The tenth has 512 'I's. The eleventh has 1024 'I's. Below these, a horizontal row of 11 'LLL...' labels indicates the total width of the trees. To the far right, binary strings are generated by concatenating 'S's and 'SS's. The strings are: S, SS, SSS, SSSS, SSSS, SSSSS, SSSSS, SSSSS, SSSSS, SSSSS, SSSSS.

(1) 69 EXE\$POWERFAIL - POWER FAIL INTERRUPT SERVICE ROUTINE

0000 1 :
0000 2 : Version: 'V04-000'
0000 3 :
0000 4 :.MCALL MFPR
0000 5 :.TITLE MPPWRFAIL - POWER FAIL INTERRUPT HANDLER
0000 6 :.IDENT 'V04-000'
0000 7 :
0000 8 :*****
0000 9 :
0000 10 :** COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 11 :** DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 12 :** ALL RIGHTS RESERVED.
0000 13 :**
0000 14 :** THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 15 :** ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 16 :** INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 17 :** COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 18 :** OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 19 :** TRANSFERRED.
0000 20 :**
0000 21 :** THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 22 :** AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 23 :** CORPORATION.
0000 24 :**
0000 25 :*****
0000 26 :
0000 27 :++
0000 28 :
0000 29 : Facility: Executive , Hardware fault handling
0000 30 :
0000 31 : Abstract: POWERFAIL contains the code necessary to handle a power failure
0000 32 : interrupt on the secondary processor. The secondary is set
0000 33 : to a state in which it restart with the normal initialization
0000 34 : code.
0000 35 :
0000 36 : Environment: MODE=Kernel , IPL=31
0000 37 :
0000 38 : Author: KATHLEEN D. MORSE, Creation date: 08-JUN-1981
0000 39 :
0000 40 : Modified by:
0000 41 :
0000 42 : V03-001 KDM0066 Kathleen D. Morse 3-Aug-1983
0000 43 : Change use of PRS_TODR to PR780\$_TODR.
0000 44 :
0000 45 :--
0000 46 :
0000 47 :
0000 48 : Include files:
0000 49 :
0000 50 :
0000 51 :
0000 52 : MACROS:

0000 53 ;
0000 54 ;
0000 55 ;
0000 56 ; Equated Symbols:
0000 57 ;
0000 58 \$IPLDEF ; Interrupt priority level definitions
0000 59 \$LCKDEF ; Interlock bit definitions
0000 60 \$MPSDEF ; Secondary processor states
0000 61 \$PCBDEF ; Process control block definitions
0000 62 \$PHDDEF ; Process header block definitons
0000 63 \$PR780DEF ; 780-specific processor register defs
0000 64 \$PSLDEF ; Processor status longword definitions
0000 65 ;
00000000 66 .PSECT SAEXENONPAGED, LONG ; Interrupt routines must be
0000 67 ; longword aligned

0000 69 .SBTTL EXESPOWERFAIL - POWER FAIL INTERRUPT SERVICE ROUTINE
0000 70 :++
0000 71 Functional Description:
0000 72
0000 73 EXESPOWERFAIL is entered with IPL=31 as a result of a power fail
0000 74 interrupt. The objective is to fold up the current process and
0000 75 get into a state from which the secondary can be re-initialized
0000 76 as quickly as possible.
0000 77
0000 78 The secondary must be in the INIT state in order to re-initialize.
0000 79 The primary processor must have exclusive rights over setting
0000 80 the secondary into this state, to avoid various race conditions.
0000 81 Thus, the scheduling code must check the powerfail flag and
0000 82 force the primary into a state so that it can restart.
0000 83
0000 84 There are two possible ways in which the powerfail interrupt
0000 85 can work. Once the interrupt occurs, it can either be dismissed
0000 86 or it can remain active (i.e., if an REI is issued, it will
0000 87 re-occur). This code will handle both cases. However, it
0000 88 appears that the 11/780 hardware is the former case.
0000 89
0000 90 When a powerfail occurs, the secondary may be in any of
0000 91 its possible states: INIT, STOP, BUSY, EXEC, IDLE, or DROP.
0000 92 The following describes the flow of execution for the secondary
0000 93 in each case.
0000 94
0000 95 INIT - Go to self-branch in powerfail code.
0000 96 In this case, the primary will not need to
0000 97 set the state of the secondary to INIT.
0000 98
0000 99 STOP - Go to self-branch in powerfail code.
0000 100 In this case, the primary must not set
0000 101 the state of the secondary to INIT as the
0000 102 secondary had been stopped with an explicit
0000 103 user command.
0000 104
0000 105 (Restart will make secondary do busy-loop in
0000 106 EXE\$MPSTART, waiting to be set to INIT state.)
0000 107
0000 108 BUSY - Set IPL of PSL on stack to 31 and REI. This will
0000 109 return the secondary to the scheduling code which
0000 110 will make him do a LDPCTX and go into EXEC state.
0000 111 When the REI is done (following the LDPCTX), the
0000 112 software timer interrupt will occur and the
0000 113 secondary will fold up the process and execute
0000 114 the busy-loop in the scheduling code.
0000 115
0000 116 IDLE - Set IPL of PSL on stack to 31 and REI. This will
0000 117 return the secondary to the scheduling code where
0000 118 it will loop until the restart occurs. The primary
0000 119 will notice the powerfail flag when it next tries to
0000 120 schedule the secondary and set him to INIT state.
0000 121
0000 122 (The secondary may or may not busy-loop in
0000 123 EXE\$MPSTART when the restart occurs, depending
0000 124 upon when the primary sets him to the INIT state.)
0000 125

0000 126 :
 0000 127 :
 0000 128 :
 0000 129 :
 0000 130 :
 0000 131 :
 0000 132 :
 0000 133 :
 0000 134 :
 0000 135 :
 0000 136 :
 0000 137 :
 0000 138 :
 0000 139 :
 0000 140 :
 0000 141 :
 0000 142 :
 0000 143 :
 0000 144 :
 0000 145 :
 0000 146 :
 0000 147 :
 0000 148 :
 0000 149 :
 0000 150 :
 0000 151 :
 0000 152 : Environment:
 0000 153 :
 0000 154 : Executed by secondary processor.
 0000 155 :
 0000 156 : Calling Sequence:
 0000 157 :
 0000 158 : Powerfail interrupt through Vector at offset 12 in the SCB.
 0000 159 :
 0000 160 : Input Parameters:
 0000 161 :
 0000 162 : 00(SP) - PC at time of powerfail interrupt
 0000 163 : 04(SP) - PSL at time of powerfail interrupt
 0000 164 :
 0000 165 : Implicit Inputs:
 0000 166 :
 0000 167 : MPSSGL_STATE - state of secondary processor
 0000 168 :
 0000 169 :--
 0000 170 :
 0000 171 : .ALIGN LONG ; Exception and Interrupt routines must
 0000 172 : ; be longword aligned
 0000 173 : MPSSPOWERFAIL::
 0000 174 : .LIST ME
 0000 175 : MFPR #PR780\$_TODR,W^MPSSGL_PFAILTIM : Indicate powerfail occurred
 .IF IDN-<#PR780\$_TODRS <#PR780\$_TODR>
 PUSHR #^M<R0,RT,R2,R3>
 30000\$: MOVQ G^EXESGQ_SYSTIME,R0
 MOVQ G^EXESGQ_SYSTIME,R2
 CMPL R0,R2
 BNEQ 30000\$
 CMPL R1,R3

50	00000000	OF	BB	0000
52	00000000	GF	7D	0002
	52	50	D1	0010
	53	ED	12	0013
	53	51	D1	0015

```

      52 00000000'E8 12 0018          BNEQ  30000S
          50 52 C2 0021          MOVQ   G^EXESGQ_TODCBASE,R2
          51 53 D9 0024          SUBL   R2,R0
          51 00030D40 8F 7B 0027          SBWC   R3,R1
          51 51 01 78 0030          EDIV   #<100*1000*2>,R0,R0,R1
          51 00000000'GF C0 0034          ASHL   #1,R1,R1
          1B 51 DA 003B          ADDL   G^EXE$GL_TODR,R1
          OF BA 003E          MTPR   R1,#PR780$_TODR
          .ENDC
          00000001 0040          POPR   #^M<R0,R1,R2,R3>
          0000'CF 1B DB 0040          .MDELETE MFPR
          0045          MFPR   #PR780$_TODR,W^MPSSGL_PFAILTIM
          0045          .MCALL MFPR

          0045 176          .NLIST ME
          0045 177          SOFTINT #IPLS_TIMER ; Force rescheduling to occur after
          0048 178          ; the powerfail logic occurs
          0048 179          ASSUME MPSSK_INITSTATE GT MPSSK_EXECSTATE
          0048 180          ASSUME MPSSK_STOPSTATE GT MPSSK_EXECSTATE
          0048 181          BBSSI  #LCK$7_INTERLOCK,W^MPSSGL_INTERLOCK,10$ ; Flush cache queue
          0048 182 10$:        CMPL   W^MPSSGL_STATE,#MPSSK_EXECSTATE ; Has a LDPCTX been done?
          11 14 0053 183          BGTR   40$ ; Br if STOP or INIT state
          11 12 0055 184          BNEQ   60$ ; Br if no LDPCTX has been done
          07 AE 03 93 0057 185          BITB   #<PSLSM_CURMODa-24>,7(SP) ; Was kernel mode code interrupted?
          0B 13 005B 186          BEQL   60$ ; Br if yes, can't fold up process now
          0000'CF 02 D0 005D 187          SVPCTX ; Fold up the process
          FF9A' 30 0063 188          MOVL   #MPSSK_DROPSTATE,W^MPSSGL_STATE ; Prepare to reschedule
          FE 11 0066 190 40$:        BSBW   W^MPSS$INTPRIM ; Request primary take the process back
          0068 191          BRB    40$ ; Wait for power off halt
          0068 192          ; This loop is to avoid halting
          0068 193          ; and confusing the console
          0068 194          ; by inadvertently triggering an
          0068 195 60$:        SETIPL #IPLS_POWER ; automatic restart too soon.
          06 AE 1F 88 006B 196          BISB   #<PSLSM_IPLa-16>,6(SP) ; Prevent reserved operand fault on REI
          02 006F 197          REI
          0070 198
          0070 199          .END

```

```

EXE$GL_TODR          ***** X 02
EXE$GQ_SYSTIME       ***** X 02
EXE$GQ_TODCBASE      ***** X 02
IPL$_POWER           = 0000001F
IPL$_TIMER            = 00000008
LCK$V_INTERLOCK      = 00000000
MPSSGC_INTERLOCK     ***** X 02
MPSSGL_PFAILTIM     ***** X 02
MPSSGL_STATE         ***** X 02
MPSSINTPRIM          ***** X 02
MPSSK_DROPSTATE      = 00000002
MPSSK_EXECSTATE      = 00000004
MPSSK_INITSTATE      = 00000005
MPSSK_STOPSTATE      = 00000006
MPSSPOWERFAIL        00000000 RG 02
PRS_IPL              ***** X 02
PRS_SIRR              ***** X 02
PR780S_TODR          = 0000001B
PSLSM_CURMOD          = 03000000
PSLSM_IPL             = 001F0000

```

+-----+
! Psect synopsis !
+-----+

PSECT name	Allocation	PSECT No.	Attributes
ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000000 (0.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
SAEXENONPAGED	00000070 (112.)	02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG

+-----+
! Performance indicators !
+-----+

Phase	Page faults	CPU Time	Elapsed Time
Initialization	39	00:00:00.06	00:00:00.51
Command processing	151	00:00:00.88	00:00:06.52
Pass 1	198	00:00:04.23	00:00:14.24
Symbol table sort	0	00:00:00.49	00:00:00.56
Pass 2	58	00:00:00.97	00:00:03.94
Symbol table output	4	00:00:00.03	00:00:00.04
Psect synopsis output	1	00:00:00.03	00:00:00.04
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	453	00:00:06.70	00:00:25.87

The working set limit was 1350 pages.

21123 bytes (42 pages) of virtual memory were used to buffer the intermediate code.

There were 20 pages of symbol table space allocated to hold 350 non-local and 4 local symbols.

204 source lines were read in Pass 1, producing 13 object records in Pass 2.

18 pages of virtual memory were used to define 17 macros.

+-----+
! Macro library statistics !
+-----+

Macro library name

Macros defined

\$255\$DUA28:[MP.OBJ]MP.MLB;1
-\$255\$DUA28:[SYS.OBJ]LIB.MLB;1
-\$255\$DUA28:[SYSLIB]STARLET.MLB;2
TOTALS (all libraries)

4
5
6
15

495 GETS were required to define 15 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:MPPWRFAIL/OBJ=OBJ\$:MPPWRFAIL MSRC\$:MPPREFIX/UPDATE=(ENH\$:MPPREFIX)+MSRC\$:MPPWRFAIL/UPDATE=(ENH\$:MPPWRFAIL)+EXECMLS/LI

0248 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

