



```

XX      XX      AAAAAA  DDDDDDDD  RRRRRRRR  IIIIII  VV      VV  EEEEEEEEE  RRRRRRRR
XX      XX      AAAAAA  DDDDDDDD  RRRRRRRR  IIIIII  VV      VV  EEEEEEEEE  RRRRRRRR
XX      XX      AA      AA  DD      DD  RR      RR  II      II  EE      EE  RR      RR
XX      XX      AA      AA  DD      DD  RR      RR  II      II  EE      EE  RR      RR
  XX    XX      AA      AA  DD      DD  RR      RR  II      II  EE      EE  RR      RR
  XX    XX      AA      AA  DD      DD  RR      RR  II      II  EE      EE  RR      RR
    XX  XX      AA      AA  DD      DD  RRRRRRRR  II      II  EE      EE  RR      RR
    XX  XX      AA      AA  DD      DD  RRRRRRRR  II      II  EEEEEEEEE  RRRRRRRR
      XX XX      AAAAAAAAAA DD      DD  RR  RR  II      II  EE      EE  RR  RR
      XX XX      AAAAAAAAAA DD      DD  RR  RR  II      II  EE      EE  RR  RR
XX      XX      AA      AA  DD      DD  RR      RR  II      II  EE      EE  RR      RR
XX      XX      AA      AA  DD      DD  RR      RR  II      II  EE      EE  RR      RR
XX      XX      AA      AA  DDDDDDDD  RR      RR  IIIIII  VV      VV  EEEEEEEEE  RR      RR
XX      XX      AA      AA  DDDDDDDD  RR      RR  IIIIII  VV      VV  EEEEEEEEE  RR      RR

```

```

LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SSSSSS
LL      II      SSSSSS
LL      II      SS
LL      II      SS
LL      II      SS
LL      II      SS
LLLLLLLLLL  IIIIII  SSSSSSSS
LLLLLLLLLL  IIIIII  SSSSSSSS

```

(2)	81	External and local symbol definitions
(3)	225	Device Driver Tables
(4)	285	XA_CONTROL_INIT, Controller initialization
(5)	332	XA_READ_WRITE, FDT for device data transfers
(6)	410	XA_SETMODE, Set Mode, Set characteristics FDT
(7)	477	XA_START, Start I/O routines
(10)	931	DR11-W DEVICE TIME-OUT
(11)	974	XA_INTERRUPT, Interrupt service routine for DR11-W
(12)	1047	XA_REGISTER - Handle DR11-W CSR transfers
(13)	1092	XA_CANCEL, Cancel I/O routine
(14)	1147	DEC_ATTNAST, Deliver ATTN AST's
(15)	1200	XA_REGDUMP - DR11-W register dump routine
(16)	1256	XA_DEV_RESET - Device reset DR11-W

```

0000 1 .TITLE XADRIVER - VAX/VMS DR11-W DRIVER
0000 2 .IDENT 'V04-001'
0000 3
0000 4
0000 5 *****
0000 6 *
0000 7 * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY *
0000 8 * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. *
0000 9 * ALL RIGHTS RESERVED. *
0000 10 *
0000 11 * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED *
0000 12 * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE *
0000 13 * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER *
0000 14 * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY *
0000 15 * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY *
0000 16 * TRANSFERRED. *
0000 17 *
0000 18 * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE *
0000 19 * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT *
0000 20 * CORPORATION. *
0000 21 *
0000 22 * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS *
0000 23 * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL. *
0000 24 *
0000 25 *
0000 26 *****
0000 27
0000 28 ++
0000 29
0000 30 FACILITY:
0000 31
0000 32 VAX/VMS Executive, I/O Drivers
0000 33
0000 34 ABSTRACT:
0000 35
0000 36 This module contains the DR11-W driver:
0000 37
0000 38 Tables for loading and dispatching
0000 39 Controller initialization routine
0000 40 FDT routine
0000 41 The start I/O routine
0000 42 The interrupt service routine
0000 43 Device specific Cancel I/O
0000 44 Error logging register dump routine
0000 45
0000 46 ENVIRONMENT:
0000 47
0000 48 Kernal Mode, Non-paged
0000 49
0000 50 AUTHOR:
0000 51
0000 52 C. A. Sameulson 10-JAN-79
0000 53
0000 54
0000 55 MODIFIED BY:
0000 56
0000 57 V04-001 JLV0395 Jake VanNoy 6-SEP-1984

```

```
0000 58 : Add AVL bit to DEVCHAR.
0000 59 :
0000 60 : V03-006 TMK0001 Todd M. Katz 07-Dec-1983
0000 61 : Fix a broken branch.
0000 62 :
0000 63 : V03-005 JLV0304 Jake VanNoy 24-AUG-1983
0000 64 : Several bug fixes. All word writes to XA_CSR now have
0000 65 : ATTN set so as to prevent lost interrupts. Attention
0000 66 : AST list is synchronized at device IPL in DEL ATTNAST.
0000 67 : Correct status is returned on a set mode ast that
0000 68 : is returns through EX$FINISHIO. REQCOM's are always
0000 69 : done at FIPL. Signed division that prevented full size
0000 70 : transfers has been fixed.
0000 71 :
0000 72 :
0000 73 : V03-004 KDM0059 Kathleen D. Morse 14-Jul-1983
0000 74 : Change time-wait loops to use new TIMEDWAIT macro.
0000 75 : Add $DEVDEF.
0000 76 :
0000 77 : V03-003 KDM0002 Kathleen D. Morse 28-Jun-1982
0000 78 : Added $DYNDEF, $DCDEF, and $SSDEF.
0000 79 :--
```

```

0000 81      .SBTTL External and local symbol definitions
0000 82
0000 83
0000 84      ; External symbols
0000 85
0000 86      $ACBDEF      ; AST control block
0000 87      $CRBDEF      ; Channel request block
0000 88      $DCDEF       ; Device types
0000 89      $DDBDEF      ; Device data block
0000 90      $DEVDEF      ; Device characteristics
0000 91      $DPTDEF      ; Driver prolog table
0000 92      $DYNDEF      ; Dynamic data structure types
0000 93      $EMBDEF      ; EMB offsets
0000 94      $IDBDEF      ; Interrupt data block
0000 95      $IODEF       ; I/O function codes
0000 96      $IPLDEF      ; Hardware IPL definitions
0000 97      $IRPDEF      ; I/O request packet
0000 98      $PRDEF       ; Internal processor registers
0000 99      $PRIDF      ; Scheduler priority increments
0000 100     $SSDEF       ; System status codes
0000 101     $UCBDEF      ; Unit control block
0000 102     $VECDEF      ; Interrupt vector block
0000 103     $XADEF      ; Define device specific characteristics
0000 104
0000 105     ; Local symbols
0000 106
0000 107     ; Argument list (AP) offsets for device-dependent QIO parameters
0000 108
00000000 0000 109 P1      = 0      ; First QIO parameter
00000004 0000 110 P2      = 4      ; Second QIO parameter
00000008 0000 111 P3      = 8      ; Third QIO parameter
0000000C 0000 112 P4      = 12     ; Fourth QIO parameter
00000010 0000 113 P5      = 16     ; Fifth QIO parameter
00000014 0000 114 P6      = 20     ; Sixth QIO parameter
0000 115
0000 116     ; Other constants
0000 117
0000000A 0000 118 XA_DEF_TIMEOUT = 10      ; 10 second default device timeout
0000FFFF 0000 119 XA_DEF_BUFSIZ  = 65535   ; Default buffer size
00000001 0000 120 XA_RESET_DELAY = <<2+9>/10> ; Delay N microseconds after RESET
0000 121      ; (rounded up to 10 microsec intervals)
0000 122
0000 123     ; DR11-W definitions that follow the standard UCB fields
0000 124     ; *** N O T E *** ORDER OF THESE UCB FIELDS IS ASSUMED
0000 125
0000 126     $DEFINI UCB
000000A0 0000 127     .=UCBSL DPC+4
000000A4 00A0 128 $DEF UCBSL_XA_ATTN      ; Attention AST listhead
000000A4 00A0 129     .BLKL 1
000000A6 00A4 130 $DEF UCBSW_XA_CSRTMP    ; Temporary storage of CSR image
000000A6 00A4 131     .BLKW 1
000000A8 00A6 132 $DEF UCBSW_XA_BARTMP   ; Temporary storage of BAR image
000000A8 00A6 133     .BLKW 1
000000AA 00A8 134 $DEF UCBSW_XA_CSR      ; Saved CSR on interrupt
000000AA 00A8 135     .BLKW 1
000000AC 00AA 136 $DEF UCBSW_XA_EIR      ; Saved EIR on interrupt
000000AC 00AA 137     .BLKW 1

```

```

000000AE 00AC 138 $DEF UCBSW_XA_IDR ; Saved IDR on interrupt
000000AE 00AC 139 .BLKW 1
000000B0 00AE 140 $DEF UCBSW_XA_BAR ; Saved BAR register on interrupt
000000B0 00AE 141 .BLKW 1
000000B2 00B0 142 $DEF UCBSW_XA_WCR ; Saved WCR register on interrupt
000000B2 00B0 143 .BLKW 1
000000B4 00B2 144 $DEF UCBSW_XA_ERROR ; Saved device status flag
000000B4 00B2 145 .BLKW 1
000000B8 00B4 146 $DEF UCBSL_XA_DPR ; Data Path Register contents
000000B8 00B4 147 .BLKW 1
000000BC 00B8 148 $DEF UCBSL_XA_FMPR ; Final Map Register contents
000000BC 00B8 149 .BLKW 1
000000C0 00BC 150 $DEF UCBSL_XA_PMPR ; Previous Map Register contents
000000C0 00BC 151 .BLKW 1
000000C2 00C0 152 $DEF UCBSW_XA_DPRN ; Saved Datapath Register Number
000000C2 00C0 153 .BLKW 1 ; And Datapath Parity error flag
00C2 154
00C2 155 ; Bit positions for device-dependent status field in UCB
00C2 156
00C2 157 $VIELD UCB,0,<- ; UCB device specific bit definitions
00C2 158 <ATTNAST,,M>,- ; ATTN AST requested
00C2 159 <UNEXPT,,M>,- ; Unexpected interrupt received
00C2 160 >
000000C2 00C2 161 UCBSK_SIZE=
00C2 162 $DEFEND UCB
0000 163
0000 164 ; Device register offsets from CSR address
0000 165
0000 166 $DEFINI XA ; Start of DR11-W definitions
0000 167 $DEF XA_WCR ; Word count
00000002 0000 168 .BLKW 1
0002 169 $DEF XA_BAR ; Buffer address
00000004 0002 170 .BLKW 1
0004 171 $DEF XA_CSR ; Control/status
0004 172
0004 173
0004 174 ; Bit positions for device control/status register
0004 175
0004 176 $EQUlst XASK,,0,1,<- ; Define CSR FNCT bit values
0004 177 <FNCT1,2>-
0004 178 <FNCT2,4>-
0004 179 <FNCT3,8>-
0004 180 <STATUSA,2048>- ; Define CSR STATUS bit values
0004 181 <STATUSB,1024>-
0004 182 <STATUSC,512>-
0004 183 >
0004 184
0004 185 $VIELD XA_CSR,0,<- ; Control/status register
0004 186 <GO,,M>,- ; Start device
0004 187 <FNCT,3,M>,- ; CSR FNCT bits
0004 188 <XBA,2,M>,- ; Extended address bits
0004 189 <IE,,M>,- ; Enable interrupts
0004 190 <RDY,,M>,- ; Device ready for command
0004 191 <CYCLE,,M>,- ; Starts slave transmit
0004 192 <STATUS,3,M>,- ; CSR STATUS bits
0004 193 <MAINT,,M>,- ; Maintenance bit
0004 194 <ATTN,,M>,- ; Status from other processor

```

```

0004 195 <NEX,,M>,- ; Nonexistent memory flag
0004 196 <ERROR,,M>,- ; Error or external interrupt
0004 197 >
0004 198 $DEF XA_EIR ; Error information register
0004 199
0004 200 ; Bit positions for error information register
0004 201
0004 202 $VIELD XA_EIR,0,<- ; Error information register
0004 203 <REGFLG,,M>,- ; Flags whether EIR or CSR is accessed
0004 204 <SPARE,,M>,- ; Unused - spare
0004 205 <BURST,,M>,- ; Burst mode transfer occurred
0004 206 <DLT,,M>,- ; Time-out for successive burst xfer
0004 207 <PAR,,M>,- ; Parity error during DATI/P
0004 208 <ACLO,,M>,- ; Power fail on this processor
0004 209 <MULTI,,M>,- ; Multi-cycle request error
0004 210 <ATTN,,M>,- ; ATTN - same as in CSR
0004 211 <NEX,,M>,- ; NEX - same as in CSR
0004 212 <ERROR,,M>,- ; ERROR - same as in CSR
0004 213 >
00000006 0004 214 .BLKW 1
0006 215
0006 216 $DEF XA_IDR ; Input Data Buffer register
0006 217 $DEF XA_ODR ; Output Data Buffer register
00000008 0006 218 .BLKW 1
0008 219
0008 220 $DEFEND XA ; End of DR11-W definitions
0000 221
0000 222
0000 223

```



```

0000 225      .SBTTL Device Driver Tables
0000 226
0000 227 ; Driver prologue table
0000 228
0000 229      DPTAB      -                ; DPT-creation macro
0000 230      END=XA END,-                ; End of driver label
0000 231      ADAPTER=UBA,-                ; Adapter type
0000 232      FLAGS=DPT$M_SVP,-            ; Allocate system page table
0000 233      UCBSIZE=UCB$K_SIZE,-          ; UCB size
0000 234      NAME=XADRIVER                ; Driver name
0038 235      DPT_STORE INIT                ; Start of load
0038 236      ; initialization table
0038 237      DPT_STORE UCB,UCB$B_FIPL,B,8  ; Device fork IPL
003C 238      DPT_STORE UCB,UCB$B_DIPL,B,22 ; Device interrupt IPL
0040 239      DPT_STORE UCB,UCB$L_DEVCHAR,L,<- ; Device characteristics
0040 240      DEV$M_AVL!-                ; Available
0040 241      DEV$M_RTM!-                ; Real Time device
0040 242      DEV$M_ELG!-                ; Error Logging enabled
0040 243      DEV$M_IDV!-                ; input device
0040 244      DEV$M_ODV>                ; output device
0047 245      DPT_STORE UCB,UCB$B_DEVCLASS,B,DC$ REALTIME ; Device class
004B 246      DPT_STORE UCB,UCB$B_DEVTYPE,B,DT$ DR11W ; Device Type
004F 247      DPT_STORE UCB,UCB$W_DEVBUFSIZ,W,- ; Default buffer size
004F 248      XA DEF BUFSIZ
0054 249      DPT_STORE REINIT                ; Start of reload
0054 250      ; initialization table
0054 251      DPT_STORE DDB,DDB$L_DDT,D,XA$DDT ; Address of DDT
0059 252      DPT_STORE CRB,CRB$L_INTD+4,D,- ; Address of interrupt
0059 253      XA INTERRUPT                ; service routine
005E 254      DPT_STORE CRB,CRB$L_INTD+VEC$L_INITIAL,- ; Address of controller
005E 255      D,XA CONTROL_INIT            ; initialization routine
0063 256      DPT_STORE END                ; End of initialization
0000 257      ; tables
0000 258
0000 259 ; Driver dispatch table
0000 260
0000 261      DDTAB      -                ; DDT-creation macro
0000 262      DEVNAM=XA,-                ; Name of device
0000 263      START=XA_START,-            ; Start I/O routine
0000 264      FUNCTB=XA_FUNCTABLE,-        ; FDT address
0000 265      CANCEL=XA_CANCEL,-          ; Cancel I/O routine
0000 266      REGDMP=XA_REGDUMP,-         ; Register dump routine
0000 267      DIAGBF=<<T3*4>+<<3+5+1>*4>>,- ; Diagnostic buffer size
0000 268      ERLGBF=<<13*4>+<1*4>+<EMB$L_DV_REGS$AV>> ; Error log buffer size
0038 269
0038 270 ;
0038 271 ; Function dispatch table
0038 272 ;
0038 273 XA_FUNCTABLE:                ; FDT for driver
0038 274      FUNCTAB      -                ; Valid I/O functions
0038 275      <READPBLK,READLBLK,READVBLK,WRITEPBLK,WRITELBLK,WRITEVBLK,-
0038 276      SETMODE,SETCHAR,SENSEMODE,SENSECHAR>
0040 277      FUNCTAB      -                ; No buffered functions
0048 278      FUNCTAB      XA_READ_WRITE,-    ; Device-specific FDT
0048 279      <READPBLK,READLBLK,READVBLK,WRITEPBLK,WRITELBLK,WRITEVBLK>
0054 280      FUNCTAB      +EXES$READ,<READPBLK,READLBLK,READVBLK>
0060 281      FUNCTAB      +EXES$WRITE,<WRITEPBLK,WRITELBLK,WRITEVBLK>

```

XADRIVER  
V04-001

- VAX/VMS DR11-W DRIVER  
Device Driver Tables

E 16

16-SEP-1984 00:14:45 VAX/VMS Macro V04-00  
6-SEP-1984 16:32:52 [DRIVER.SRC]XADRIVER.MAR;2

Page 7  
(3)

006C 282  
0078 283

FUNCTAB XA SETMODE,<SETMODE,SETCHAR>  
FUNCTAB +EXE\$SENSEMODE,<SENSEMODE,SENSECHAR>



```

009E 332      .SBTTL XA_READ_WRITE, FDT for device data transfers
009E 333
009E 334      :++
009E 335      : XA_READ_WRITE, FDT for READBLK,READVBLK,READPBLK,WRITEBLK,WRITEVBLK,
009E 336      : WRITEPBLK
009E 337
009E 338      : Functional description:
009E 339
009E 340      : 1) Rejects QUEUE I/O's with odd transfer count
009E 341      : 2) Rejects QUEUE I/O's for BLOCK MODE request to UBA Direct Data
009E 342      :    PATH on odd byte boundary
009E 343      : 3) Stores request time-out count specified in P3 into IRP
009E 344      : 4) Stores FNCT bits specified in P4 into IRP
009E 345      : 5) Stores word to write into ODR from P5 into IRP
009E 346      : 6) Checks block mode transfers for memory modify access
009E 347
009E 348      : Inputs:
009E 349
009E 350      : R3 = Address of IRP
009E 351      : R4 = Address of PCB
009E 352      : R5 = Address of UCB
009E 353      : R6 = Address of CCB
009E 354      : R8 = Address of FDT routine
009E 355      : AP = Address of P1
009E 356      : P1 = Buffer Address
009E 357      : P2 = Buffer size in bytes
009E 358      : P3 = Request time-out period (conditional on IOSM_TIMED)
009E 359      : P4 = Value for CSR FNCT bits (conditional on IOSM_SETFNCT)
009E 360      : P5 = Value for ODR (conditional on IOSM_SETFNCT)
009E 361      : P6 = Address of Diagnostic Buffer
009E 362
009E 363      : Outputs:
009E 364
009E 365      : R0 = Error status if odd transfer count
009E 366      : IRP$L_MEDIA = Time-out count for this request
009E 367      : IRP$L_SEGVBN = FNCT bits for DR11-W CSR and ODR image
009E 368
009E 369      :--
009E 370

```

```

009E 371 XA_READ_WRITE:
009E 372      BLBC P2(AP),10$ ; Branch if transfer count even
009E 373 2$: MOVZWL #SS$ BADPARAM,R0 ; Set error status code
009E 374 5$: JMP G^EX$ABORTIO ; Abort request
009E 375 10$: MOVZWL IRP$W_FUNC(R3),R1 ; Fetch I/O Function code
009E 376      MOVL P3(AP),IRP$L_MEDIA(R3) ; Set request specific time-out count
009E 377      BBS #IOSV_TIMED,R1,15$ ; Branch if time-out specified
009E 378      MOVL #XA_DEF_TIMEOUT,IRP$L_MEDIA(R3)
009E 379      ; Else set default timeout value
009E 380 15$: BBC #IOSV_DIAGNOSTIC,R1,20$ ; Branch if not maintenance request
009E 381      EXTZV #IOSV_FCODE,#IOSS_FCODE,R1,R1 ; AND out all function modifiers
009E 382      CMPB #IOS_READPBLK,R1 ; If maintenance function, must be
009E 383      ; physical I/O read or write
009E 384      BEQL 20$
009E 385      CMPB #IOS_WRITEPBLK,R1
009E 386      BEQL 20$
009E 387      MOVZWL #SS$_NOPRIV,R0 ; No privilege for operation
009E 388      BRB 5$ ; Abort request

```

```

09 04 AC E9
50 14 3C
00000000 GF 17
51 20 A3 3C
38 A3 08 AC D0
04 51 07 E0
38 A3 0A D0
00BC
51 14 51 08 E1
51 51 06 00 EF
51 51 0C 91
00C8
0A 13 00C8
51 08 91 00CA
05 13 00CD
50 24 3C 00CF
D1 11 00D2

```

```

50 0C AC 03 00 EF 00D4 389 20$: EXTZV #0,#3,P4(AP),R0 ; Get value for FNCT bits
    48 A3 50 01 78 00DA 390 ASHL #XA CSR$V FNCT,R0,IRPSL_SEGVBN(R3) ; Shift into position for CSR
    4A A3 10 AC B0 00DF 391 MOVW P5(AP),IRPSL_SEGVBN+2(R3) ; Store ODR value for later
    00E4 392
    00E4 393 ; If this is a block mode transfer, check buffer for modify access
    00E4 394 ; whether or not the function is read or write. The DR11-W does
    00E4 395 ; not decide whether to read or write, the users device does.
    00E4 396 ; For word mode requests, return to read check or write check.
    00E4 397
    00E4 398 ; If this is a BLOCK MODE request and the UBA Direct Data Path is
    00E4 399 ; in use, check the data buffer address for word alignment. If buffer
    00E4 400 ; is not word aligned, reject the request.
    00E4 401
    0E 20 A3 06 E0 00E4 402 BBS #IOSV_WORD,IRPSW_FUNC(R3),30$
    00E9 403 ; Branch if word mode transfer
    03 44 A5 00 E0 00E9 404 BBS #XASV_DATAPATH,UCBSL_DEVDEPEND(R5),25$
    00EE 405 ; Branch if Buffered Data Path in use
    B1 6C E8 00EE 406 BLBS P1(AP),2$ ; DDP, branch on bad alignment
    00000000'GF 17 00F1 407 25$: JMP G^EXES$MODIFY ; Checke buffer for modify access
    05 00F7 408 30$: RSB ; Return
    
```

```

00F8 410 .SBTTL XA_SETMODE, Set Mode, Set characteristics FDT
00F8 411
00F8 412 :++
00F8 413 : XA_SETMODE, FDT routine to process SET MODE and SET CHARACTERISTICS
00F8 414
00F8 415 : Functional description:
00F8 416
00F8 417 : If IOSM_ATTNAST modifier is set, queue attention AST for device
00F8 418 : If IOSM_DATAPATH modifier is set, queue packet.
00F8 419 : Else, finish I/O.
00F8 420
00F8 421 : Inputs:
00F8 422
00F8 423 : R3 = I/O packet address
00F8 424 : R4 = PCB address
00F8 425 : R5 = UCB address
00F8 426 : R6 = CCB address
00F8 427 : R7 = Function code
00F8 428 : AP = QIO Parameter list address
00F8 429
00F8 430 : Outputs:
00F8 431
00F8 432 : If IOSM_ATTNAST is specified, queue AST on UCB attention AST list.
00F8 433 : If IOSM_DATAPATH is specified, queue packet to driver.
00F8 434 : Else, use exec routine to update device characteristics
00F8 435
00F8 436 :--
00F8 437
00F8 438 XA_SETMODE:
50 20 A3 3C 00F8 439 MOVZWL IRPSW_FUNC(R3),R0 ; Get entire function code
2B 50 08 E1 00FC 440 BBC #IOSV_ATTNAST,R0,20$ ; Branch if not an ATTN AST
0100 441
0100 442 : Attention AST request
0100 443
0090 8F BB 0100 444 PUSHR #*M<R4,R7>
57 00A0 C5 9E 0104 445 MOVAB UCBSL_XA_ATTN(R5),R7 ; Address of ATTN AST control block list
00000000'GF 16 0109 446 JSB G^COM$SETATTNAST ; Set up attention AST
0090 8F BA 010F 447 POPR #*M<R4,R7>
2D 50 E9 0113 448 BLBC R0,50$ ; Branch if error
68 A5 01 A8 0116 449 BISW #UCBSM_ATTNAST,UCBSW_DEVSTS(R5)
011A 450 ; Flag ATTN AST expected.
03 68 A5 01 E1 011A 451 BBC #UCBSV_UNEXPT,UCBSW_DEVSTS(R5),10$ ; Deliver AST if unsolicited interrupt
011F 452
011F 453 BSBW DEL_ATTNAST
50 045E 30 011F 454 10$: MOVZBL #SS$NORMAL,R0 ; Set status
00000000'GF 17 0122 455 JMP G^EXE$FINISHIOC ; Thats all for now (clears R1)
012B 456
012B 457 : If modifier IOSM_DATAPATH is set,
012B 458 : queue packet. The data path is changed at driver level to preserve
012B 459 : order with other requests.
012B 460
06 50 0A E0 012B 461 20$: BBS S^#IOSV_DATAPATH,R0,30$ ; If BDP modifier set, queue packet
012F 462
00000000'GF 17 012F 463 JMP G^EXE$SETCHAR ; Set device characteristics
0135 464
0135 465 : This is a request to change data path usage, queue packet
0135 466

```

```
57 1A D1 0135 467 30$: CMPL #IOS_SETCHAR,R7 ; Set characteristics?  
06 12 0138 468 BNEQ 45$ ; No, must have the privelege  
00000000'GF 17 013A 469 JMP G^EXE$SETMODE ; Queue packet to start I/O  
0140 470  
0140 471 ; Error, abort IO  
0140 472  
50 24 3C 0140 473 45$: MOVZWL #SS$_NOPRIV,R0 ; No priv for operation  
51 D4 0143 474 50$: CLRL R1  
00000000'GF 17 0145 475 JMP G^EXE$ABORTIO ; Abort IO on error
```

```

014B 477 .SBTTL XA_START, Start I/O routines
014B 478 :++
014B 479 : XA_START - Start a data transfer, set characteristics, enable ATTN AST.
014B 480 :
014B 481 : Functional Description:
014B 482 :
014B 483 : This routine has two major functions:
014B 484 :
014B 485 : 1) Start an I/O transfer. This transfer can be in either word
014B 486 : or block mode. The FNCTN bits in the DR11-W CSR are set. If
014B 487 : the transfer count is zero, the STATUS bits in the DR11-W CSR
014B 488 : are read and the request completed.
014B 489 : 2) Set Characteristics. If the function is change data path, the
014B 490 : new data path flag is set in the UCB.
014B 491 :
014B 492 : Inputs:
014B 493 :
014B 494 : R3 = Address of the I/O request packet
014B 495 : R5 = Address of the UCB
014B 496 :
014B 497 : Outputs:
014B 498 :
014B 499 : R0 = final status and number of bytes transferred
014B 500 : R1 = value of CSR STATUS bits and value of input data buffer register
014B 501 : Device errors are logged
014B 502 : Diagnostic buffer is filled
014B 503 :
014B 504 :--
014B 505 .ENABL LSB
014B 506
014B 507 XA_START:
014B 508
014B 509 : Retrieve the address of the device CSR
014B 510
014B 511 ASSUME IDB$CSR EQ 0
014B 512 MOVL UCBSL_CRB(R5),R4 ; Address of CRB
014B 513 MOVL @CRB$C_INTD+VEC$SL_IDB(R4),R4 ; Address of CSR
014B 514
014B 515
014B 516 : Fetch the I/O function code
014B 517
014B 518 MOVZWL IRPSW_FUNC(R3),R1 ; Get entire function code
014B 519 MOVW R1,UCB$W_FUNC(R5) ; Save FUNC in UCB for Error Logging
52 009A C5 20 A3 3C 0157 519
52 51 06 00 EF 015C 520
014B 520 EXTZV #IOSV_FCODE,#IOSS_FCODE,R1,R2 ; Extract function field
014B 521
014B 522 : Dispatch on function code. If this is SET CHARACTERISTICS, we will
014B 523 : select a data path for future use.
014B 524 : If this is a transfer function, it will either be processed in word
014B 525 : or block mode.
014B 526
014B 527 CMPB #IOS_SETCHAR,R2 ; Set characteristics?
014B 528 BNEQ 3$
014B 529
014B 530 :++
014B 531 : SET CHARACTERISTICS - Process Set Characteristics QIO function
014B 532 :
014B 533 : INPUTS:

```



```

0166 534 :
0166 535 : XA_DATAPATH bit in Device Characteristics specifies which data path
0166 536 : to use. If bit is a one, use buffered data path. If zero, use
0166 537 : direct datapath.
0166 538 :
0166 539 : OUTPUTS:
0166 540 :
0166 541 : CRB is flagged as to which datapath to use.
0166 542 : DEVDEPEND bits in device characteristics is updated
0166 543 : XA_DATAPATH = 1 -> buffered data path in use
0166 544 : XA_DATAPATH = 0 -> direct data path in use
0166 545 :--
0166 546 :
05 24 A5 D0 0166 547 MOVL UCBSL_CRB(R5),R0 ; Get CRB address
40 A5 38 A3 7D 016A 548 MOVQ IRPSL_MEDIA(R3),UCBSB_DEVCLASS(R5) ; Set device characteristics
37 A0 80 8F 88 016F 549 BISB #VECSM_PATHLOCK,CRBSL_INTD+VECSB_DATAPATH(R0)
0174 550 ; Assume direct datapath
05 44 A5 00 E1 0174 551 BBC #XASV_DATAPATH,UCBSL_DEVDEPEND(R5),2$ ; Were we right?
37 A0 80 8F 8A 0179 552 BICB #VECSM_PATHLOCK,CRBSL_INTD+VECSB_DATAPATH(R0) ; Set buffered datapath
017E 553 2$:
017E 554 CLRL R1 ; Return Success
50 01 3C 0180 555 MOVZWL #SS$_NORMAL,R0
0183 556 REQCOM
0189 557
0189 558 ; If subfunction modifier for device reset is set, do one here
0189 559
03 51 0B E1 0189 560 3$: BBC S^#IOSV_RESET,R1,4$ ; Branch if not device reset
046E 30 018D 561 BSBW XA_DEV_RESET ; Reset DR11-W
0190 562
0190 563 ; This must be a data transfer function - i.e. READ OR WRITE
0190 564 ; Check to see if this is a zero length transfer.
0190 565 ; If so, only set CSR FNCT bits and return STATUS from CSR
0190 566
0190 567 4$: TSTW UCBSW_BCNT(R5) ; Is transfer count zero?
0193 568 BNEQ 10$ ; No, continue with data transfer
2E 51 09 E1 0195 569 BBC S^#IOSV_SETFNCT,R1,6$ ; Set CSR FNCT specified?
0199 570 DSBINT
06 A4 4A A3 B0 019F 571 MOVW IRPSL_SEGVBN+2(R3),XA_ODR(R4) ; Store word in ODR
01A4 572
50 04 A4 3C 01A4 573 MOVZWL XA_CSR(R4),R0
50 800E 8F AA 01A8 574 BICW #<XA_CSR$M_FNCT!XA_CSR$M_ERROR>,R0
50 48 A3 A8 01AD 575 BISW IRPSC_SEGVBN(R3),R0
50 2000 8F A8 01B1 576 BISW #XA_CSR$M_ATTN,R0 ; Force ATTN on to prevent lost interrupt
04 A4 50 B0 01B6 577 MOVW R0,XA_CSR(R4)
05 44 A5 01 E1 01BA 578 BBC #XASV_LINK,UCBSL_DEVDEPEND(R5),5$ ; Link mode?
04 A4 50 04 AB 01BF 579 BICW3 #XASK_FNCT2,R0,XA_CSR(R4) ; Make FNCT bit 2 a pulse
01C4 580 5$:
01C4 581 ENBINT
01C7 582 6$:
032B 30 01C7 583 BSBW XA_REGISTER ; Fetch DR11-W registers
06 50 E8 01CA 584 BLBS R0,7$ ; If error, then log it
00000000'GF 16 01CD 585 JSB G^ERL$DEVICERR ; Log a device error
00000000'GF 16 01D3 586 7$: JSB G^IOC$DIAGBUFILL ; Fill diagnostic buffer if specified
51 00A8 C5 D0 01D9 587 MOVL UCBSW_XA_CSR(R5),R1 ; Return CSR and EIR in R1
50 00B2 C5 3C 01DE 588 MOVZWL UCBSW_XA_ERROR(R5),R0 ; Return status in R0
04 A4 40 8F 88 01E3 589 BISB #XA_CSR$M_IE,XA_CSR(R4) ; Enable device interrupts
01E8 590 REQCOM ; Request done

```

```

01EE 591
01EE 592 ; Build CSR image in R0 for later use in starting transfers
01EE 593
01EE 594 10$:
00B4 C5 50 7E A5 3C 01EE 595 MOVZWL UCBSW_BCNT(R5),R0 ; Fetch byte count
C7 01F2 596 DIVL3 #2,R0,UCBSL_XA_DPR(R5) ; Make byte count into word count
01F8 597
01F8 598 ; Set up UCBSW_CSRTMP used for loading CSR later
01F8 599
50 50 04 A4 3C 01F8 600 MOVZWL XA_CSR(R4),R0
50 FFF1 8F AA 01FC 601 BICW #^C<XA_CSR$M_FNCT>,R0
50 2040 8F AB 0201 602 BISW #XA_CSR$M_IET:XA_CSR$M_ATTN,R0 ; Set Interrupt Enable and ATTN
07 51 09 E1 0206 603 BBC S^#IOSV SETFNCT,R1,20$ ; Set FNCT bits in CSR?
50 50 0E AA 020A 604 BICW #<XA_CSR$M_FNCT>,R0 ; Yes, Clear previous FNCT bits
50 48 A3 88 020D 605 BISB IRPSE_SEGVB(R3),R0 ; OR in new value
05 51 08 E1 0211 606 20$: BBC S^#IOSV DIAGNOSTIC,R1,23$ ; Check for maintenance function
50 1000 8F AB 0215 607 BISW #XA_CSR$M_MAINT,R0 ; Set maintenance bit in CSR image
021A 608
021A 609 ; Is this a word mode or block mode request?
021A 610
00A4 C5 50 B0 021A 611 23$: MOVW R0,UCBSW_XA_CSRTMP(R5) ; Save CSR image in UCB
03 51 06 E1 021F 612 BBC S^#IOSV WORD,R1,BLOCK_MODE ; Check if word or block mode
013A 31 0223 613 BRW WORD_MODE ; Branch to handle word mode

```

```

0226 615 : **
0226 616 : BLOCK MODE -- Process a Block Mode (DMA) transfer request
0226 617 :
0226 618 : FUNCTIONAL DESCRIPTION:
0226 619 :
0226 620 : This routine takes the buffer address, buffer size, function code,
0226 621 : and function modifier fields from the IRP. It calculates the UNIBUS
0226 622 : address, allocates the UBA map registers, loads the DR11-W device
0226 623 : registers and starts the request.
0226 624 : --
0226 625 : Set up UBA
0226 626 : Start transfer
0226 627 :
0226 628 BLOCK_MODE:
0226 629 :
0226 630 : If IOSM_CYCLE subfunction is specified, set CYCLE bit in CSR image
0226 631 :
0226 632 BBC #IOSM_CYCLE,R1,25$ ; Set CYCLE bit in CSR?
00A4 05 07 51 0C E1 0226 633 BISW #XA_CSRSM_CYCLE,UCBSW_XA_CSRTMP(R5) ; If yes, or into CSR image
0226 634 :
0231 635 : Allocate UBA data path and map registers
0231 636 :
0231 637 25$:
0231 638 REQDPR ; Request UBA data path
0237 639 REQMPR ; Request UBA map registers
023D 640 LOADUBA ; Load UBA map registers
0243 641 :
0243 642 : Calculate the UNIBUS transfer address for the DR11-W from the UBA
0243 643 : map register address and byte offset.
0243 644 :
0243 645 MOVZWL UCBSW_BOFF(R5),R1 ; Byte offset in first page of xfer
51 09 51 7C A5 3C 0247 646 MOVL UCBSL_CRB(R5),R2 ; Address of CRB
024B 647 INSV CRBSL_INTD+VECSW_MAPREG(R2),#9,#9,R1
0251 648 : Insert page number
52 51 02 10 EF 0251 649 EXTZV #16,#2,R1,R2 ; Extract bits 17:16 of bus address
52 52 52 04 78 0256 650 ASHL #XA_CSRSV_XBA,R2,R2 ; Shift extended memory bits for CSR
00A4 05 52 01 AB 025A 651 BISW #XA_CSRSM_GO,R2 ; Set "GO" bit into CSR image
50 00A4 05 0101 BF AB 025D 652 BISW R2,UCBSW_XA_CSRTMP(R5) ; Set into CSR image we are building
52 00A4 05 04 AB 0262 653 BICW3 #<XA_CSRSM_GO!XA_CSRSM_CYCLE>,UCBSW_XA_CSRTMP(R5),R0 ; CSR image less "GO" and "CYCLE"
026A 654 :
026A 655 BICW3 #XASK_FNCT2,UCBSW_XA_CSRTMP(R5),R2 ; CSR image less FNCT bit 2
00A6 05 51 B0 0270 656 MOVW R1,UCBSW_XA_BARTMP(R5) ; Save BAR for error logging
0275 657 :
0275 658 : At this juncture:
0275 659 : R0 = CSR image less "GO" and "CYCLE"
0275 660 : R1 = low 16 bits of transfer bus address
0275 661 : R2 = CSR image less FNCT bit 2
0275 662 : UCBSL_XA_DPR(R5) = transfer count in words
0275 663 : UCBSW_XA_CSRTMP(R5) = CSR image to start transfer with
0275 664 :
0275 665 : Set DR11-W registers and start transfer
0275 666 : Note that read-modify-write cycles are NOT performed to the DR11-W CSR.
0275 667 : The CSR is always written directly into. This prevents inadvertently setting
0275 668 : the EIR select flag (writing bit 15) if error happens to become true.
0275 669 :
0275 670 DSBINT ; Disable interrupts (powerfail)
64 00B4 05 AE 027B 671 MNEGW UCBSL_XA_DPR(R5),XA_WCR(R4)

```

```

02 A4 51 B0 0280 672 ; Load negative of transfer count
04 A4 50 B0 0280 673 ; Load low 16 bits of bus address
06 44 A5 01 E1 0288 674 ; Load CSR image less 'GO' and 'CYCLE'
04 A4 52 B0 028D 675 ; Link mode?
06 11 0291 676 ; Yes, load CSR image less 'FNCT' bit 2
04 A4 00A4 C5 B0 0293 677 ; Only if link mode in dev characteristics
06 11 0293 678 26$:
04 A4 00A4 C5 B0 0293 679 MOVW UCBSW_XA_CSRTMP(R5),XA_CSR(R4) ; Move all bits to CSR
0299 680
0299 681 ; Wait for transfer complete interrupt, powerfail, or device time-out
0299 682
0299 683 126$:
0299 684 WFIKPCX XA_TIME_OUT,IRPSL_MEDIA(R3) ; Wait for interrupt
02A4 685
02A4 686 ; Device has interrupted, FORK
02A4 687
02A4 688 IOFORK ; FORK to lower IPL
02AA 689
02AA 690 ; Handle request completion, release UBA resources, check for errors
02AA 691
07E 01 3C 02AA 692 MOVZWL #SS$ NORMAL, -(SP) ; Assume success, store code on stack
00C0 C5 B4 02AD 693 CLRW UCBSW_XA_DPRN(R5) ; Clear DPR number and DPR error flag
09 50 E8 02B1 694 PURDPR ; Purge UBA buffered data path
06E 09 50 E8 02B7 695 BLBS R0,27$ ; Branch if no datapath error
00C4 C5 96 02BA 696 MOVZWL #SS$ PARITY, (SP) ; Flag parity error on device
00B4 C5 51 D0 02BF 697 INCB UCBSW_XA_DPRN+1(R5) ; Flag DPR error for log
00 00 EF 02C3 698 27$: MOVL R1,UCBSL_XA_DPR(R5) ; Save data path register in UCB
05 05 EF 02C8 699 EXTZV #VECSV_DATAPATH,- ; Get Datapath register no.
50 37 A3 02CA 700 #VECSS_DATAPATH,- ; For Error Log
00C0 C5 50 90 02CB 701 CRBSL_INTD+VECSB_DATAPATH(R3),R0
50 00AE C5 07 09 EF 02CE 702 MOVW R0,UCBSW_XA_DPRN(R5) ; Save for later in UCB
51 00AB C5 02 04 EF 02D3 703 EXTZV #9,#7,UCBSW_XA_BAR(R5),R0 ; Low bits, final map register no.
50 02 07 51 F0 02DA 704 EXTZV #4,#2,UCBSW_XA_CSR(R5),R1 ; Hi bits of map register no.
01F0 BF 50 B1 02E1 705 INSV R1,#7,#2,R0 ; Entire map register number
1A 14 B1 02E6 706 CMPW R0,#496 ; Is map register number in range?
00B8 C5 6240 D0 02EB 707 BGTR 28$ ; No, forget it - compound error
00BC C5 D4 02ED 708 MOVL (R2)[R0],UCBSL_XA_FMPR(R5) ; Save map register contents
50 D7 02F3 709 CLRL UCBSL_XA_PMPR(R5) ; Assume no previous map register
0F 00 EC 02F7 710 DECL R0 ; Was there a previous map register?
50 34 A3 02F9 711 CMPV #VECSV_MAPREG,#VECSS_MAPREG,- ;
00B8 C5 6240 D0 02FC 712 CRBSL_INTD+VECSW_MAPREG(R3),R0
14 02FF 713 BGTR 28$ ; No if gtr
0301 714 MOVL (R2)[R0],UCBSL_XA_FMPR(R5) ; Save previous map register contents
0307 715 28$: RELMPR ; Release UBA resources
030D 716 RELDPR
0313 717
0313 718 ; Check for errors and return status
0313 719
00B0 C5 B5 0313 720 TSTW UCBSW_XA_WCR(R5) ; All words transferred?
05 13 0317 721 BEQL 30$ ; Yes
06E 02D4 BF 3C 0319 722 MCVZWL #SS$ OPINCOMPL,(SP) ; No, flag operation not complete
08 00AB C5 0F E1 031E 723 30$: BBC #XA_CSR$V_ERROR,UCBSW_XA_CSR(R5),35$ ; Branch on CSR error bit
06E 00B2 C5 3C 0324 724 MOVZWL UCBSW_XA_ERROR(R5),(SP) ; Flag for controller/drive error status
02D2 30 0329 725 BSBW XA_DEV_RESET ; Reset DR11-W
06 6E E8 032C 726 35$: BLBS (SP),40$ ; Any errors after all this?
00000000 GF 16 032F 727 JSB G^ERL$DEVICERR ; Yes, log them
0248 30 0335 728 40$: BSBW DEL_ATTNAST ; Deliver outstanding ATTN AST's

```





```

039C 795 XA_EIRSM_PAR!-
039C 796 XA_EIRSM_DLT,UCBSW_XA_EIR(R5) ; Any errors?
039C 797 BEQL 20$ ; No, continue
0087 31 039E 798 BRW 40$ ; Yes, abort transfer.
00B4 C5 B7 03A1 799 20$: DECW UCBSL_XA_DPR(R5) ; All words transferred?
BE 12 03A5 800 BNEQ 10$ ; No, loop until finished.
03A7 801
03A7 802 ; Transfer is done, clear interrupt expected flag and FORK
03A7 803 ; All words read or written in WORD MODE. Finish I/O.
03A7 804
03A7 805 RETURN_STATUS:
03A7 806
00000000'GF 16 03A7 807 JSB G^IOC$DIAGBUFILL ; Fill diagnostic buffer if present
01DC 30 03AD 808 BSBW DEL_ATTNAST ; Deliver outstanding ATTN AST's
51 50 01 3C 03B0 809 MOVZWL #$$$ NORMAL,R0 ; Complete success status
51 00B4 C5 02 A5 03B3 810 22$: MULW3 #2,UCBSL_XA_DPR(R5),R1 ; Calculate actual bytes xfered
51 7E A5 51 A3 03B9 811 SUBW3 R1,UCBSW-BCNT(R5),R1 ; From requested number of bytes
50 10 10 51 F0 03BE 812 INSV R1,#16,#T6,R0 ; And place in high word of R0
51 00AB C5 D0 03C3 813 MOVL UCBSW_XA_CSR(R5),R1 ; Return CSR and EIR status
04 A4 40 8F 88 03C8 814 BISB #XA_CSRM_IE,XA_CSR(R4) ; Enable device interrupts
03CD 815 REQCOM ; Finish request in exec
03D3 816
03D3 817 :++
03D3 818 : WORD MODE READ -- Read (input) in word mode
03D3 819 :
03D3 820 : FUNCTIONAL DESCRIPTION:
03D3 821 :
03D3 822 : Transfer the requested number of words from the DR11-W IDR into
03D3 823 : user memory one word at a time, wait for interrupt for each word.
03D3 824 : If the unexpected (unsolicited) interrupt bit is set, transfer the
03D3 825 : first (last received) word to memory without waiting for an
03D3 826 : interrupt.
03D3 827 :--
03D3 828
03D3 829 30$: DSBINT UCBSB_DIPL(R5) ; Lock out interrupts
03D3 830
03DA 831
03DA 832 ; If an unexpected (unsolicited) interrupt has occurred, assume it
03DA 833 ; is for this READ request and return value to user buffer without
03DA 834 ; waiting for an interrupt.
03DA 835
05 01 E5 03DA 836 BBCC #UCBSV_UNEXPT,- ; Branch if no unexpected interrupt
05 68 A5 03DC 837 UCBSW_DEVSTS(R5),32$ ; Enable interrupts
03DF 838 ENBINT ; continue
14 11 03E2 839 BRB 37$
03E4 840
03E4 841 32$: SETIPL #IPL$ POWER
03E4 842
03E7 843 35$:
03E7 844
03E7 845 ; Wait for interrupt, powerfail, or device time-out
03E7 846
03E7 847 WFIK PCH XA_TIME_OUTW,IRPSL_MEDIA(R3)
03F2 848
03F2 849 ; Check for errors, decrement transfer count and loop until done
03F2 850
03F2 851 IOFORK ; Fork to lower IPL

```

```

00AA C5 5E00 8F B3 03F8 852 37$:
03F8 853 BITW #XA_EIRSM_NEX!-
03FF 854 XA_EIRSM_MULTI!-
03FF 855 XA_EIRSM_ACLO!-
03FF 856 XA_EIRSM_PAR!-
03FF 857 XA_EIRSM_DLT,UCBSW_XA_EIR(R5) ; Any errors?
27 12 03FF 858 BNEQ 40$ ; Yes, abort transfer.
004F 30 0401 859 BSBW MOVTOUSER ; Store two bytes into user buffer
0404 860
0404 861 ; Send interrupt back to sender. Acknowledge we got last word.
0404 862
0404 863 DSBINT
04A4 00A4 C5 B0 040A 864 MOVW UCBSW_XA_CSRTMP(R5),XA_CSR(R4)
07 44 A5 01 E1 0410 865 BBC #XASV_LINK,UCBSL_DEVDEPEND(R5),38$ ; Link mode?
04 A4 00A4 C5 04 AB 0415 866 BICW3 #XASK_FNCT2,UCBSW_XA_CSRTMP(R5),XA_CSR(R4) ; Yes, clear FNCT 2
041C 867 38$:
00B4 C5 B7 041C 868 DECW UCBSL_XA_DPR(R5) ; Decrement transfer count
C5 12 0420 869 BNEQ 35$ ; Loop until all words transferred
0422 870 ENBINT
FF7F 31 0425 871 BRW RETURN_STATUS ; Finish request in common code
0428 872
0428 873 ; Error detected in word mode transfer
0428 874
0428 875 40$:
0155 30 0428 876 BSBW DEL_ATTNAST ; Deliver ATTN AST's
01D0 30 042B 877 BSBW XA_DEV_RESET ; Error, reset DR11-W
00000000'GF 16 042E 878 JSB G*IOCS$DIAGBUFILL ; Fill diagnostic buffer if presetrn
00000000'GF 16 0434 879 JSB G*ERL$DEVICERR ; Log device error
50 00B2 C5 3C 043A 880 MOVZWL UCBSW_XA_ERROR(R5),R0 ; Set controller/drive status in R0
FF71 31 043F 881 BRW 22$
0442 882
0442 883 .DSABL LSB
0442 884
0442 885 : MOVFRUSER - Routine to fetch two bytes from user buffer.
0442 886 :
0442 887 : INPUTS:
0442 888 :
0442 889 : R5 = UCB address
0442 890 :
0442 891 : OUTPUTS:
0442 892 :
0442 893 : R1 = Two bytes of data from users buffer
0442 894 : Buffer descriptor in UCB is updated.
0442 895 :
0442 896 .ENABL LSB
0442 897 MOVFRUSER:
51 7E DE 0442 898 MOVAL -(SP),R1 ; Address of temporary stack loc
52 02 9A 0445 899 MOVZBL #2,R2 ; Fetch two bytes
00000000'F 16 0448 900 JSB G*IOCS$MOVFRUSER ; Call exec routine to do the deed
51 8E D0 044E 901 MOVL (SP)+,R1 ; Retrieve the bytes
OE 11 0451 902 BRB 20$ ; Update UCB buffer pointers
0453 903 :
0453 904 : MOVTOUSER - Routine to store two bytes into users buffer.
0453 905 :
0453 906 : INPUTS:
0453 907 :
0453 908 : R5 = UCB address

```



```

0453 909 :      UCBSW_XA_IDR(R5) = Location where two bytes are saved
0453 910 :
0453 911 :      OUTPUTS:
0453 912 :
0453 913 :      Two bytes are stored in user buffer and buffer descriptor in
0453 914 :      UCB is updated.
0453 915 :
0453 916 MOVTOUSER:
51 00AC C5 9E 0453 917 MOVAB UCBSW_XA_IDR(R5).R1 ; Address of internal buffer
   52 02 9A 0458 918 MOVZBL #2,R2
00000000'GF 16 045B 919 JSB G^IOC$MOVTOUSER ; Call exec
7C A5 02 A0 0461 920 20$: ; Update buffer pointers in UCB
   FE00 8F AA 0461 921 ADDW #2,UCBSW_BOFF(R5) ; Add two to buffer descriptor
   04 12 0465 922 BICW #^C<^X01FF>,UCBSW_BOFF(R5) ; Modulo the page size
78 A5 04 C0 046B 923 BNEQ 30$ ; If NEQ, no page boundary crossed
   04 05 046D 924 ADDL #4,UCBSL_SVAPE(R5) ; Point to next page
0471 925 30$:
0471 926 RSB
0472 927 :
0472 928 .DSABL LSB

```

```

0472 931      .SBTTL DR11-W DEVICE TIME-OUT
0472 932      :++
0472 933      : DR11-W device TIME-OUT
0472 934      : If a DMA transfer was in progress, release UBA resources.
0472 935      : For DMA or WORD mode, deliver ATTN AST's, log a device timeout error,
0472 936      : and do a hard reset on the controller.
0472 937      :
0472 938      : Clear DR11-W CSR
0472 939      : Return error status
0472 940      :
0472 941      : Power failure will appear as a device time-out
0472 942      :--
0472 943      .ENABL  LSB
0472 944  XA_TIME_OUT:      ; Time-out for DMA transfer
0472 945
0472 946      SETIPL  UCBSB_FIPL(R5)      ; Lower to FORK IPL
0476 947      PURDPR      ; Purge buffered data path in UBA
047C 948      RELMPR      ; Release UBA map registers
0482 949      RELDPR      ; Release UBA data path
0488 950      BRB      10$      ; continue
048A 951
048A 952  XA_TIME_OUTW:      ; Time-out for WORD mode transfer
048A 953
048A 954      SETIPL  UCBSB_FIPL(R5)      ; Lower to FORK IPL
54 24 A5 D0 048E 955 10$:  MOVL  UCBSL_CRB(R5),R4      ; Fetch address of CSR
54 2C B4 D0 0492 956      MOVL  @CRB$C_INTD+VEC$L_IDB(R4),R4
005C 30 0496 957      BSBW  XA REGISTER      ; Read DR11-W registers
00000000'GF 16 0499 958      JSB  G^IOC$DIAGBUFILL      ; Fill diagnostic buffer
00000000'GF 16 049F 959      JSB  G^ERL$DEVICTMO      ; Log device time out
00D8 30 04A5 960      BSBW  DEL_ATTNAST      ; And deliver the AST's
0153 30 04A8 961      BSBW  XA_DEV_RESET      ; Reset controller
50 022C 8F 3C 04AB 962      MOVZWL #SS$ TIMEOUT,R0      ; Assume error status
03 E1 04B0 963      BBC  #UCBSV_CANCEL,-
05 64 A5 04B2 964      UCBSW STS(R5),20$      ; Branch if not cancel
50 0830 8F 3C 04B5 965      MOVZWL #SS$ _CANCEL,R0      ; Set status
51 D4 04BA 966 20$:  CLRL  R1
68 A5 B4 04BC 967      CLRW  UCBSW_DEVSTS(R5)      ; Clear ATTN AST flags
006B 8F AA 04BF 968      BICW  #<UCBSM_TIM!UCBSM_INT!UCBSM_TIMEOUT!UCBSM_CANCEL!UCBSM_POWER>,-
64 A5 04C3 969      UCBSW STS(R5)      ; Clear unit status flags
04C5 970      REQCOM      ; Complete I/O in exec
04CB 971      .DSABL  LSB

```

```

04CB 974      .SBTTL XA_INTERRUPT, Interrupt service routine for DR11-W
04CB 975      :++
04CB 976      : XA_INTERRUPT, Handles interrupts generated by DR11-W
04CB 977      :
04CB 978      : Functional description:
04CB 979      :
04CB 980      : This routine is entered whenever an interrupt is generated
04CB 981      : by the DR11-W. It checks that an interrupt was expected.
04CB 982      : If not, it sets the unexpected (unsolicited) interrupt flag.
04CB 983      : All device registers are read and stored into the UCB.
04CB 984      : If an interrupt was expected, it calls the driver back at its Wait
04CB 985      : for Interrupt point.
04CB 986      : Deliver ATTN AST's if unexpected interrupt.
04CB 987      :
04CB 988      : Inputs:
04CB 989      :
04CB 990      : 00(SP) = Pointer to address of the device IDB
04CB 991      : 04(SP) = saved R0
04CB 992      : 08(SP) = saved R1
04CB 993      : 12(SP) = saved R2
04CB 994      : 16(SP) = saved R3
04CB 995      : 20(SP) = saved R4
04CB 996      : 24(SP) = saved R5
04CB 997      : 28(SP) = saved PSL
04CB 998      : 32(SP) = saved PC
04CB 999      :
04CB 1000     : Outputs:
04CB 1001     :
04CB 1002     : The driver is called at its Wait for Interrupt point if an
04CB 1003     : interrupt was expected.
04CB 1004     : The current value of the DR11-W CSR's are stored in the UCB.
04CB 1005     :
04CB 1006     :--
04CB 1007     XA_INTERRUPT:
54 9E D0 04CB 1008     MOVL    @(SP)+,R4           ; Interrupt service for DR11-W
54 64 7D 04CE 1009     MOVQ    (R4),R4           ; Address of IDB and pop SP
                                ; CSR and UCB address from IDB
04D1 1010     ;
04D1 1011     ; Read the DR11-W device registers (WCR, BAR, CSR, EIR, IDR) and store
04D1 1012     ; into UCB.
04D1 1013     ;
0021 30 04D1 1014     BSBW    XA_REGISTER           ; Read device registers
04D4 1015     ;
04D4 1016     ; Check to see if device transfer request active or not
04D4 1017     ; If so, call driver back at Wait for Interrupt point and
04D4 1018     ; Clear unexpected interrupt flag.
04D4 1019     ;
0D 64 A5 01 E5 04D4 1020 20$: BBCC    #UCBSV_INT,UCBSW_STS(R5),25$
04D9 1021     ; If clear, no interrupt expected
04D9 1022     ;
04D9 1023     ; Interrupt expected, clear unexpected interrupt flag and call driver
04D9 1024     ; back.
04D9 1025     ;
68 A5 02 AA 04D9 1026     BICW    #UCBSM_UNEXPT,UCBSW_DEVSTS(R5)
04DD 1027     ; Clear unexpected interrupt flag
53 10 A5 D0 04DD 1028     MOVL    UCBSL_FR3(R5),R3       ; Restore drivers R3
OC B5 16 04E1 1029     JSB     @UCBSL_FPC(R5)       ; Call driver back
OC 11 04E4 1030     BRB     30$

```

```
04E6 1031
04E6 1032 ; Deliver ATTN AST's if no interrupt expected and set unexpected
04E6 1033 ; interrupt flag.
04E6 1034
04E6 1035 25$:
68 A5 02 A8 04E6 1036 BISW #UCBSM_UNEXPT,UCBSW_DEVSTS(R5) ; Set unexpected interrupt flag
0093 30 04EA 1037 BSBW DEL_ATTNAST ; Deliver ATTN AST's
04 A4 40 8F 88 04ED 1038 BISB #XA_CSRSM_IE,XA_CSR(R4) ; Enable device interrupts
04F2 1039
04F2 1040 ; Restore registers and return from interrupt
04F2 1041
04F2 1042 30$:
3F BA 04F2 1043 POPR #^M<R0,R1,R2,R3,R4,R5> ; Restore registers
02 04F4 1044 REI ; Return from interrupt
```

```

04F5 1047      .SBTTL XA_REGISTER - Handle DR11-W CSR transfers
04F5 1048      :++
04F5 1049      : XA_REGISTER - Routine to handle DR11-W register transfers
04F5 1050      :
04F5 1051      : INPUTS:
04F5 1052      :
04F5 1053      :     R4 - DR11-W CSR address
04F5 1054      :     R5 - UCB address of unit
04F5 1055      :
04F5 1056      : OUTPUTS:
04F5 1057      :
04F5 1058      :     CSR, EIR, WCR, BAR, IDR, and status are read and stored into UCB.
04F5 1059      :     The DR11-W is placed in its initial state with interrupts enabled.
04F5 1060      :     RN - .true. if no hard error
04F5 1061      :     .false. if hard error (cannot clear ATTN)
04F5 1062      :
04F5 1063      :     If the CSR ERROR bit is set and the associated condition can be cleared, then
04F5 1064      :     the error is transient and recoverable. The status returned is SSS$ DRVERR.
04F5 1065      :     If the CSR ERROR bit is set and cannot be cleared by clearing the CSR, then
04F5 1066      :     this is a hard error and cannot be recovered. The returned status is
04F5 1067      :     SSS$ CTRLERR.
04F5 1068      :
04F5 1069      :     R0,R1 - destroyed, all other registers preserved.
04F5 1070      :--
04F5 1071      :
04F5 1072      XA_REGISTER:
04F5 1073      :
04F5 1074      MOVZWL #SS$ NORMAL,R0      ; Assume success
04F5 1075      MOVZWL XA_CSR(R4),R1      ; Read CSR
04F5 1076      MOVW  R1,UCB$W_XA_CSR(R5) ; Save CSR in UCB
04F5 1077      BBC   #XA_CSR$V_ERROR,R1,55$ ; Branch if no error
04F5 1078      MOVZWL #SS$ DRVERR,R0      ; Assume "drive" error
04F5 1079      BICW  #^C<XA_CSR$M_FNCT>,R1 ; Clear all uninteresting bits for later
04F5 1080      BISB  #<XA_CSR$M_ERROR/256>,XA_CSR+1(R4) ; Set EIR flag
04F5 1081      MOVW  XA_EIR(R4),UCB$W_XA_EIR(R5) ; Save EIR in UCB
04F5 1082      MOVW  R1,XA_CSR(R4)      ; Clear EIR flag and errors
04F5 1083      MOVW  XA_CSR(R4),R1      ; Read CSR back
04F5 1084      BBC   #XA_CSR$V_ATTN,R1,60$ ; If attention still set, hard error
04F5 1085      MOVZWL #SS$ CTRLERR,R0    ; Flag hard controller error
04F5 1086      MOVW  XA_IDR(R4),UCB$W_XA_IDR(R5) ; Save IDR in UCB
04F5 1087      MOVW  XA_BAR(R4),UCB$W_XA_BAR(R5)
04F5 1088      MOVW  XA_WCR(R4),UCB$W_XA_WCR(R5)
04F5 1089      MOVW  R0,UCB$W_XA_ERROR(R5) ; Save status in UCB
04F5 1090      RSB

```

```

50 01 3C 04F5 1074
51 04 A4 3C 04F8 1075
00A8 C5 51 B0 04FC 1076
05 51 CF E1 0501 1077
50 008C 8F 3C 0505 1078
51 FFF1 8F AA 050A 1079
05 A4 80 8F 88 050F 1080
00AA C5 04 A4 B0 0514 1081
04 A4 51 B0 051A 1082
51 04 A4 B0 051E 1083
05 51 0D E1 0522 1084
50 0054 8F 3C 0526 1085
00AC C5 06 A4 B0 052B 1086
00AE C5 02 A4 B0 0531 1087
00B0 C5 64 B0 0537 1088
00B2 C5 50 B0 053C 1089
05 0541 1090

```

```

0542 1092      .SBTTL XA_CANCEL, Cancel I/O routine
0542 1093      :++
0542 1094      : XA_CANCEL, Cancels an I/O operation in progress
0542 1095      :
0542 1096      : Functional description:
0542 1097      :
0542 1098      :     Flushes Attention AST queue for the user.
0542 1099      :     If transfer in progress, do a device reset to DR11-W and finish the
0542 1100      :     request.
0542 1101      :     Clear interrupt expected flag.
0542 1102      :
0542 1103      : Inputs:
0542 1104      :
0542 1105      :     R2 = negated value of channel index
0542 1106      :     R3 = address of current IRP
0542 1107      :     R4 = address of the PCB requesting the cancel
0542 1108      :     R5 = address of the device's UCB
0542 1109      :
0542 1110      : Outputs:
0542 1111      :
0542 1112      :--
0542 1113
0542 1114 XA_CANCEL:                                ; Cancel I/O
0542 1115
0542 1116      BCCC      #UCBSV ATTNAST, -
16 68 A5  E5 0544 1117      UCBSW_DEVSTS(R5),20$      ; ATTN AST enabled?
0547 1118
0547 1119      ; Finish all ATTN AST's for this process.
0547 1120
0547 1121      PUSHR     #*M<R2,R6,R7>
054B 1122      MOVL      R2,R6
57 00A0 C5  DO 054E 1123      MOVAB     UCBSL_XA_ATTN(R5),R7      ; Set up channel number
00000000'GF 16 0553 1124      JSB      G^COM$FLUSHATTNS      ; Address of listhead
00C4 8F  BA 0559 1125      POPR      #*M<R2,R6,R7>      ; Flush ATTN AST's for process
055D 1126
055D 1127      ; Check to see if a data transfer request is in progress
055D 1128      ; for this process on this channel
055D 1129
055D 1130 20$:
055D 1131      DSBINT   UCBSB_DIPL(R5)      ; Lock out device interrupts
00000000'GF 16 0564 1132      JSB      G^IOC$CANCELIO      ; Check if transfer going
03  E1 056A 1133      BBC      #UCBSV_CANCEL,-
OD 64 A5 056C 1134      UCBSW_STS(R5),30$      ; Branch if not for this guy
056F 1135      :
056F 1136      ; Force timeout
056F 1137      :
056F 1138      CLRL     UCBSL_DUETIM(R5)      ; clear timer
64 A5 01  A8 0572 1139      BISW     #UCBSM_TIM,UCBSW_STS(R5) ; set timed
0040 8F  AA 0576 1140      BICW     #UCBSM_TIMEOUT,-
64 A5 057A 1141      UCBSW_STS(R5)      ; Clear timed out
057C 1142 30$:
057C 1143      ENBINT   ; Lower to FORK IPL
05 057F 1144      RSB      ; Return

```

```

0580 1147      .SBTTL DEL_ATTNAST, Deliver ATTN AST's
0580 1148      :++
0580 1149      : DEL_ATTNAST, Deliver all outstanding ATTN AST's
0580 1150      :
0580 1151      : Functional description:
0580 1152      :
0580 1153      : This routine is used by the DR11-W driver to deliver all of the
0580 1154      : outstanding attention AST's. It is copied from COM$DELATTNAST in
0580 1155      : the exec. In addition, it places the saved value of the DR11-W CSR
0580 1156      : and Input Data Buffer Register in the AST paramater.
0580 1157      :
0580 1158      : Inputs:
0580 1159      :
0580 1160      : R5 = UCB of DR11-W unit
0580 1161      :
0580 1162      : Outputs:
0580 1163      :
0580 1164      : R0,R1,R2 Destroyed
0580 1165      : R3,R4,R5 Preserved
0580 1166      :--
0580 1167      DEL_ATTNAST:
0580 1168      DSBIN, UCBSB_DIPL(R5) ; Device IPL
49 68 A5 00 E5 0587 1169      BBCC #UCBSV_ATTNAST,UCBSW_DEVSTS(R5),30$ ;
0580 1170      ; Any ATTN AST's expected?
0580 1171      PUSHR #^M<R3,R4,R5> ; Save R3,R4,R5
51 08 AE BB 058C 1171      10$: MOVL 8(SP),R1 ; Get address of UCB
52 00A0 C1 9E 058E 1172      MOVAB UCBSL_XA_ATTNAST(R1),R2 ; Address of ATTN AST listhead
55 62 D0 0592 1173      MOVL (R2),R5 ; Address of next entry on list
68 A1 02 AA 059A 1175      BEQL 20$ ; No next entry, end of loop
62 65 D0 059C 1176      BICW #UCBSM_UNEXPT,UCBSW_DEVSTS(R1) ; Clear unexpected interrupt flag
1E A5 00AC C1 B0 05A0 1177      MOVL (R5),(R2) ; Close list
1C A5 00A8 C1 B0 05A3 1178      MOVW UCBSW_XA_IDR(R1),ACBSL_KAST+6(R5) ; Store IDR in AST paramater
05A9 1179      MOVW UCBSW_XA_CSR(R1),ACBSL_KAST+4(R5) ; Store CSR in AST paramater
DC AF 9F 05AF 1181      PUSHAB B^10$ ; Set return address for FORK
0582 1182      FORK ; FORK for this AST
0588 1183
0588 1184
0588 1185      ; AST fork procedure
0588 1186
10 A5 18 A5 7D 0588 1187      MOVQ ACBSL_KAST(R5),ACBSL_AST(R5)
058D 1188      ; Re-arrange entries
0B A5 20 A5 90 058D 1189      MOVB ACBSL_KAST+8(R5),ACBSB_RMOD(R5)
0C A5 24 A5 D0 05C2 1190      MOVL ACBSL_KAST+12(R5),ACBSL_PID(R5)
52 18 A5 D4 05C7 1191      CLRL ACBSL_KAST(R5)
00000000'GF 52 01 9A 05CA 1192      MOVZBL #PRI$IOCOM,R2 ; Set up priority increment
38 BA 05D3 1193      JMP G^SCH$QAST ; Queue the AST
05D5 1194
05D8 1195      20$: POPR #^M<R3,R4,R5> ; Restore registers
05D5 1196      30$: ENBINT ; Enable interrupts
05D8 1197      RSB ; Return

```

```

05D9 1200      .SBTTL  XA_REGDUMP - DR11-W register dump routine
05D9 1201      :++
05D9 1202      : XA_REGDUMP - DR11-W Register dump routine.
05D9 1203      :
05D9 1204      : This routine is called to save the controller registers in a specified
05D9 1205      : buffer. It is called from the device error logging routine and from the
05D9 1206      : diagnostic buffer fill routine.
05D9 1207      :
05D9 1208      : Inputs:
05D9 1209      :
05D9 1210      :     R0 - Address of register save buffer
05D9 1211      :     R4 - Address of Control and Status Register
05D9 1212      :     R5 - Address of UCB
05D9 1213      :
05D9 1214      : Outputs:
05D9 1215      :
05D9 1216      :     The controller registers are saved in the specified buffer.
05D9 1217      :
05D9 1218      :     CSRTMP - The last command written to the DR11-W CSR by
05D9 1219      :             by the driver.
05D9 1220      :     BARTMP - The last value written into the DR11-W BAR by
05D9 1221      :             the driver during a block mode transfer.
05D9 1222      :     CSR - The CSR image at the last interrupt
05D9 1223      :     EIR - The EIR image at the last interrupt
05D9 1224      :     IDR - The IDR image at the last interrupt
05D9 1225      :     BAR - The BAR image at the last interrupt
05D9 1226      :     WCR - Word count register
05D9 1227      :     ERROR - The system status at request completion
05D9 1228      :     PDRN - UBA Datapath Register number
05D9 1229      :     DPR - The contents of the UBA Data Path register
05D9 1230      :     FMPR - The contents of the last UBA Map register
05D9 1231      :     PMRP - The contents of the previous UBA Map register
05D9 1232      :     DPRF - Flag for purge datapath error
05D9 1233      :             0 = no purger datapath error
05D9 1234      :             1 = parity error when datapath was purged
05D9 1235      :
05D9 1236      :     Note that the values stored are from the last completed transfer
05D9 1237      :     operation. If a zero transfer count is specified, then the
05D9 1238      :     values are from the last operation with a non-zero transfer count.
05D9 1239      :--

```

```

05D9 1240      :--
05D9 1241      XA_REGDUMP:
05D9 1242
51  80  0B  9A  05D9 1243      MOVZBL #11,(R0)+ ; Eleven registers are stored.
   00A4 C5  9E  05DC 1244      MOVAB  UCB$W_XA_CSRTMP(R5),R1 ; Get address of saved register images
   52  08  9A  05E1 1245      MOVZBL #8,R2 ; Return 8 registers here
   80  81  3C  05E4 1246 10$: MOVZWL (R1)+,(R0)+
   FA  52  F5  05E7 1247      SOBGTR R2,10$ ; Move them all
80  00C0 5 9A  05EA 1248      MOVZBL UCB$W_XA_DPRN(R5),(R0)+ ; Save Datapath Register number
   52  03  9A  05EF 1249      MOVZBL #3,R2 ; And 3 more here
   80  81  D0  05F2 1250 20$: MOVL (R1)+,(R0)+ ; Move UBA register contents
   FA  52  F5  05F5 1251      SOBGTR R2,20$
80  00C1 C5  9A  05F8 1252      MOVZBL UCB$W_XA_DPRN+1(R5),(R0)+ ; Save Datapath Parity Error Flag
   05  05FD 1253      RSB

```



```

05FE 1256      .SBTTL  XA_DEV_RESET - Device reset DR11-W
05FE 1257      :++
05FE 1258      : XA_DEV_RESET - DR11-W Device reset routine
05FE 1259      :
05FE 1260      : This routine raises IPL to device IPL, performs a device reset to
05FE 1261      : the required controller, and re-enables device interrupts.
05FE 1262      :
05FE 1263      : Inputs:
05FE 1264      :
05FE 1265      :     R4 - Address of Control and Status Register
05FE 1266      :     R5 - Address of UCB
05FE 1267      :
05FE 1268      : Outputs:
05FE 1269      :
05FE 1270      :     Controller is reset, controller interrupts are enabled
05FE 1271      :
05FE 1272      :--
05FE 1273
05FE 1274 XA_DEV_RESET:
05FE 1275
05FE 1276      PUSHR  #*M<R0,R1,R2>          ; Save some registers
0600 1277      DSBINT          ; Raise IPL to lock all interrupts
05 A4 10 90 0606 1278      MOVB   #<XA_CSR$M_MAINT/256>,XA_CSR+1(R4)
05 A4 94 94 060A 1279      CLRB   XA_CSR+1(R4)
060D 1280
060D 1281      : *** Must delay here depending on reset interval
060D 1282
060D 1283      TIMEDWAIT TIME=#XA_RESET_DELAY ; No. of 10 micro-sec intervals to wait
062B 1284
04 A4 40 8F 90 062B 1285      MOVB   #XA_CSR$M_IE,XA_CSR(R4) ; Re-enable device interrupts
0630 1286      ENBINT          ; Restore IPL
07 BA 0633 1287      POPR   #*M<R0,R1,R2>          ; Restore registers
0635 1288
05 0635 1289      RSB
0636 1290
0636 1291 XA_END:          ; End of driver label
0636 1292      .END

```

XADRIVER  
Symbol table

- VAX/VMS DR11-W DRIVER

D 2

16-SEP-1984 00:14:45 VAX/VMS Macro V04-00  
6-SEP-1984 16:32:52 [DRIVER.SRC]XADRIVER.MAR;2

Page 31  
(16)

XDC  
V04

```

SSS = 00000020 R 02
SSOP = 00000002
ACBSB_RMOD = 0000000B
ACBSL_AST = 00000010
ACBSL_KAST = 00000018
ACBSL_PID = 0000000C
ATS_UBA = 00000001
BLOCK_MODE = 00000226 R 03
COMSF_CUSHATTNS ***** X 03
COMSSETATTNAST ***** X 03
CRBSL_INTD = 00000024
DCS_REALTIME = 00000060
DDBSL_DDT = 0000000C
DEL_ATTNAST = 00000580 R 03
DEVSM_AVL = 00040000
DEVSM_ELG = 00400000
DEVSM_IDV = 04000000
DEVSM_ODV = 08000000
DEVSM_RTM = 20000000
DPTSC_LENGTH = 00000038
DPTSC_VERSION = 00000004
DPTSINITAB = 00000038 R 02
DPTSM_SVP = 00000002
DPTSREINITAB = 00000054 R 02
DPTSTAB = 00000000 R 02
DTS_DR11W = 00000004
DYNSC_CRB = 00000005
DYNSC_DDB = 00000006
DYNSC_DPT = 0000001E
DYNSC_UCB = 00000010
EMBSL_DV_REGSAV = 0000004E
ERLSDEVICERR ***** X 03
ERLSDEVICTMO ***** X 03
EXESABORTIO ***** X 03
EXESFINISHIOC ***** X 03
EXESFORK ***** X 03
EXESGL_TENUSEC ***** X 03
EXESGL_UBDELAY ***** X 03
EXESIOFORK ***** X 03
EXESMODIFY ***** X 03
EXESREAD ***** X 03
EXESSENSEMODE ***** X 03
EXESSETCHAR ***** X 03
EXESSETMODE ***** X 03
EXESWRITE ***** X 03
FUNCTAB_LEN = 0000004C
IDBSL_CSR = 00000000
IDBSL_OWNER = 00000004
IDBSL_UCBLST = 00000018
IOSS_FCODE = 00000006
IOSV_ATTNAST = 00000008
IOSV_CYCLE = 0000000C
IOSV_DATAPATH = 0000000A
IOSV_DIAGNOSTIC = 00000008
IOSV_FCODE = 00000000
IOSV_RESET = 0000000B
IOSV_SETFNCT = 00000009

```

```

IOSV_TIMED = 00000007
IOSV_WORD = 00000006
IOS_READLBLK = 00000021
IOS_READPBLK = 0000000C
IOS_READVBLK = 00000031
IOS_SENSECHAR = 0000001B
IOS_SENSEMODE = 00000027
IOS_SETCHAR = 0000001A
IOS_SETMODE = 00000023
IOS_VIRTUAL = 0000003F
IOS_WRITEBLK = 00000020
IOS_WRITEPBLK = 0000000B
IOS_WRITEVBLK = 00000030
IOCS_CANCELIO ***** X 03
IOCS_DIAGBUFILL ***** X 03
IOCS_LOADUBAMAP ***** X 03
IOCS_MNTVER ***** X 03
IOCS_MOVFRUSER ***** X 03
IOCS_MOVTOUSER ***** X 03
IOCS_PURGDATAP ***** X 03
IOCS_RELDATAP ***** X 03
IOCS_RELMAPREG ***** X 03
IOCS_REQCOM ***** X 03
IOCS_REQDATAP ***** X 03
IOCS_REQMAPREG ***** X 03
IOCS_RETURN ***** X 03
IOCS_WFIKPC ***** X 03
IPLS_POWER = 0000001F
IRPSC_MEDIA = 00000038
IRPSL_SEGVBN = 00000048
IRPSW_FUNC = 00000020
MASKH = 00000080
MASKL = 08000000
MOVFRUSER = 00000442 R 03
MOVTOUSER = 00000453 R 03
P1 = 00000000
P2 = 00000004
P3 = 00000008
P4 = 0000000C
P5 = 00000010
P6 = 00000014
PRS_IPL = 00000012
PRIS_IOCUM = 00000001
RETURN_STATUS = 000003A7 R 03
SCHSQAST ***** X 03
SIZ... = 00000001
SSS_BADPARAM = 00000014
SSS_CANCEL = 00000830
SSS_CTRLERR = 00000054
SSS_DRVERR = 0000008C
SSS_NOPRIV = 00000024
SSS_NORMAL = 00000001
SSS_OPINCOMPL = 000002D4
SSS_PARITY = 000001F4
SSS_TIMEOUT = 0000022C
UCBSB_DEVCLASS = 00000040
UCBSB_DEVTYPE = 00000041

```

```
UCBSB_DIPL      = 0000005E
UCBSB_FIPL      = 0000000B
UCBSK_SIZE      = 000000C2
UCBSL_CRB       = 00000024
UCBSL_DEVCHAR   = 00000038
UCBSL_DEVDEPEND = 00000044
UCBSL_DPC       = 0000009C
UCBSL_DUETIM    = 0000006C
UCBSL_FPC       = 0000000C
UCBSL_FR3       = 00000010
UCBSL_SVAPTE    = 00000078
UCBSL_XA_ATTN   = 000000A0
UCBSL_XA_DPR    = 000000B4
UCBSL_XA_FMPR   = 000000B8
UCBSL_XA_PMPR   = 000000BC
UCBSM_ATTNAST   = 00000001
UCBSM_CANCEL    = 00000008
UCBSM_INT       = 00000002
UCBSM_ONLINE    = 00000010
UCBSM_POWER     = 00000020
UCBSM_TIM       = 00000001
UCBSM_TIMEOUT   = 00000040
UCBSM_UNEXPT    = 00000002
UCBSV_ATTNAST   = 00000000
UCBSV_CANCEL    = 00000003
UCBSV_INT       = 00000001
UCBSV_POWER     = 00000005
UCBSV_UNEXPT    = 00000001
UCBSW_BCNT      = 0000007E
UCBSW_BOFF      = 0000007C
UCBSW_DEVBUFSIZ = 00000042
UCBSW_DEVSTS    = 00000068
UCBSW_FUNC      = 0000009A
UCBSW_STS       = 00000064
UCBSW_XA_BAR    = 000000AE
UCBSW_XA_BARTMP = 000000A6
UCBSW_XA_CSR    = 000000A8
UCBSW_XA_CSRTMP = 000000A4
UCBSW_XA_DPRN   = 000000C0
UCBSW_XA_EIR    = 000000AA
UCBSW_XA_ERROR  = 000000B2
UCBSW_XA_IDR    = 000000AC
UCBSW_XA_WCR    = 000000B0
VECSB_DATAPATH  = 00000013
VECSL_IDB       = 00000008
VECSL_INITIAL   = 0000000C
VECSM_PATHLOCK  = 00000080
VECSS_DATAPATH  = 00000005
VECSS_MAPREG    = 0000000F
VECSV_DATAPATH  = 00000000
VECSV_MAPREG    = 00000000
VECSW_MAPREG    = 00000010
WORD_MODE       = 00000360 R 03
XASDDT          = 00000000 R 03
XASK_FNCT2      = 00000004
XASV_DATAPATH   = 00000000
XASV_LINK       = 00000001
```

```
XA_BAR          = 00000002
XA_CANCEL       = 00000542 R 03
XA_CONTROL_INIT = 00000084 R 03
XA_CSR          = 00000004
XA_CSRSM_ATTN   = 00002000
XA_CSRSM_CYCLE  = 00000100
XA_CSRSM_ERROR  = 00008000
XA_CSRSM_FNCT   = 0000000E
XA_CSRSM_GO     = 00000001
XA_CSRSM_IE     = 00000040
XA_CSRSM_MAINT  = 00001000
XA_CSRSV_ATTN   = 0000000D
XA_CSRSV_ERROR  = 0000000F
XA_CSRSV_FNCT   = 00000001
XA_CSRSV_XBA    = 00000004
XA_DEF_BUFSIZ   = 0000FFFF
XA_DEF_TIMEOUT  = 0000000A
XA_DEV_RESET    = 000005FE R 03
XA_EIR          = 00000004
XA_EIRSM_ACLO   = 00000800
XA_EIRSM_DLT    = 00000200
XA_EIRSM_MULTI  = 00001000
XA_EIRSM_NEX    = 00004000
XA_EIRSM_PAR    = 00000400
XA_END          = 00000636 R 03
XA_FUNCTABLE    = 00000038 R 03
XA_IDR          = 00000006
XA_INTERRUPT    = 000004CB R 03
XA_ODR          = 00000006
XA_READ_WRITE   = 0000009E R 03
XA_REGDUMP      = 000005D9 R 03
XA_REGISTER     = 000004F5 R 03
XA_RESET_DELAY  = 00000001
XA_SETMODE      = 000000F8 R 03
XA_START        = 0000014B R 03
XA_TIME_OUT     = 00000472 R 03
XA_TIME_OUTW    = 0000048A R 03
XA_WCR          = 00000000
```

-----  
! Psect synopsis !  
-----

PSECT name	Allocation	PSECT No.	Attributes
. ABS .	00000000 ( 0.)	00 ( 0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	000000C2 ( 194.)	01 ( 1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$105_PROLOGUE	00000064 ( 100.)	02 ( 2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$\$115_DRIVER	00000636 ( 1590.)	03 ( 3.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG

-----  
! Performance indicators !  
-----

Phase	Page faults	CPU Time	Elapsed Time
Initialization	35	00:00:00.04	00:00:00.61
Command processing	141	00:00:00.43	00:00:03.91
Pass 1	551	00:00:16.22	00:00:51.03
Symbol table sort	0	00:00:02.39	00:00:09.38
Pass 2	236	00:00:03.61	00:00:15.02
Symbol table output	24	00:00:00.14	00:00:00.24
Psect synopsis output	3	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	992	00:00:22.87	00:01:20.22

The working set limit was 2100 pages.  
 135207 bytes (265 pages) of virtual memory were used to buffer the intermediate code.  
 There were 120 pages of symbol table space allocated to hold 2188 non-local and 58 local symbols.  
 1292 source lines were read in Pass 1, producing 20 object records in Pass 2.  
 53 pages of virtual memory were used to define 50 macros.


-----  
! Macro library statistics !  
-----

Macro library name	Macros defined
_\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	35
-\$255\$DUA28:[SYSLIB]STARLET.MLB;2	12
TOTALS (all libraries)	47

2463 GETS were required to define 47 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:XADRIVER/OBJ OBJ\$:XADRIVER MSRC\$:XADRIVER/UPDATE=(ENH\$:XADRIVER)+EXECMLS/LIB



0118 AH-BT13A-SE  
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION  
CONFIDENTIAL AND PROPRIETARY

