

# DV11

BASIC RIW + ROM INSTRUCTION  
MD-11-DZDVA-B

EP DZDVA B DL A

OCT 1976

COPYRIGHT ©1976

**digital**

FICHE 1 OF 1

Made In U.S.A.

This microfiche card contains a grid of frames. Each frame contains a small table or data set. The frames are arranged in approximately 15 rows and 12 columns. The data within the frames is too small to read clearly but appears to be organized in a structured format, possibly representing a list of instructions or data points. The card is dark blue with white text.























## 4.1.2 SWITCH REGISTER PRIORITIES

## ERROR SWITCHES

1. SW 13 DELETE PRINT OUT/BELL ON ERROR.  
 2. SW 13 DELETE ERROR PRINTOUT.  
 3. SW 13 HALT ON THE ERROR.  
 4. SW 00 GOTO BEGINNING OF THE TEST(ON ERROR).  
 5. SW 10 GOTO NEXT TEST(ON ERROR).

## SCOPE SWITCHES

1. SW 09 (IF ENABLED BY 'SCOPI') ON AN ERROR: IF AN '\*' IS PRINTED IN FRONT OF THE TEST NO. (EX. \*TEST NO. 10) SW09 IS INCORPORATED IN THAT TEST AND THEREFORE SW09 IS \*USUALLY\* THE BEST SWITCH FOR THE SCOPE LOOP (SW14=0, SW10=0, SW09=1, SW08=0). IF SW09 IS NOT ENABLED: AND THERE IS A \*HARD\* ERROR (CONSTANT): SW09 IS BEST.  
 IF SW09 IS NOT ENABLED: AND THERE IS AN INTERMITTENT ERROR: (SW14=1, SW10=0, SW09=0, SW08=1). FOR INTERMITTENT ERRORS: SW14=1 WILL LOOP ON TEST REGARDLESS OF ERROR OR NOT.  
 (SW14=1, SW10=0, SW09=0, SW08=1.0)
2. SW 14
3. SW 11

## 4.3 STARTING ADDRESS

STARTING ADDRESS IS AT 000000 THERE ARE NO OTHER STARTING ADDRESSES FOR THE DV11 DIAGNOSTICS PREVIOUSLY MENTIONED EXCEPT FOR ONE WHICH IS: 000000 FOR THE MODEM CONTROL AND CABLE TESTS AND 000010 FOR THE MANUAL PARAMETER INPUT PROGRAM.

NOTE: IF ADDRESS 000042 IS NON-ZERO THE PROGRAM ASSUMES IT IS UNDER ACT11 OR XXOP CONTROL AND WILL ACT ACCORDINGLY AFTER ALL AVAILABLE DV11'S ARE TESTED THE PROGRAM WILL RETURN TO 'XXOP' OR 'ACT-11'.

## 5. OPERATING PROCEDURE

WHEN PROGRAM IS INITIALLY STARTED MESSAGES AS DESCRIBED IN SECTION FOUR WILL BE PRINTED.

AND PROGRAM WILL BEGIN RUNNING THE DIAGNOSTIC







## 7.2 OPERATING RESTRICTIONS

DV11 TRIAL PROGRAM MUST BE RUN PRIOR TO THE FIRST AND ONLY THE FIRST RUNNING OF ANY DV11 DIAGNOSTIC IF "AUTO SIZING" IS NOT USED.

NOTE: IF NO PROGRAM OTHER THAN A DV11 DIAGNOSTIC WAS LOADED AFTER DV11 TRIAL OR IF CORE MEMORY HAS NOT BEEN CHANGED OR IF THERE IS NO DV11 CONFIGURATION CHANGES, THE DV11 TRIAL PROGRAM NEED NEVER BE RUN AGAIN. HOWEVER IF ANY OF THE ABOVE HAVE BEEN VIOLATED THE DV11 TRIAL PROGRAM MUST BE RUN AGAIN BEFORE RUNNING THE DIAGNOSTICS NOTE: AN ALTERNATIVE TO THE ABOVE IS ATTEMPTING THE "AUTO SIZING" WHEN PROGRAM IS INITIALLY STARTED WITH SW07=0.

## 7.3 HARDWARE CONFIGURATION RESTRICTIONS (SYNC LINE CARDS ONLY)

1. HARDWARE MUST BE SET TO FULL DUPLEX
2. PARITY OFF.
3. ALL LINES OF A PARTICULAR LINE CARD MUST BE CONFIGURED THE SAME.

## 8. MISCELLANEOUS

## 8.1 EXECUTION TIME

ALL DV11 DEVICE DIAGNOSTICS WILL GIVE AN 'END PASS' MESSAGE (PROVIDING NO ERRORS AND SW12=0) WITHIN 4 MINS. THIS IS ASSUMING SW11=1 (DELETE ITERATIONS) IS SET TO GIVE THE FASTEST POSSIBLE EXECUTION. THE ACTUAL EXECUTION TIME DEPENDS GREATLY ON THE PDP11 CPU CONFIGURATION.

## 8.2 PASS COMPLETE

NOTE: \*EVERY\* TIME THE PROGRAM IS STARTED, THE TESTS WILL RUN AS IF SW11 (DELETE ITERATIONS) WAS UP (=1). THIS IS TO 'VERIFY NO \*HARD\* ERRORS' AS SOON AS POSSIBLE. THEREFORE THE FIRST PASS EACH TIME PROGRAM IS STARTED WILL BE A 'QUICK PASS' UNTILL ALL DV11'S IN SYSTEM ARE TESTED. WHEN THE DIAGNOSTIC HAS COMPLETED A PASS THE FOLLOWING IS AN EXAMPLE OF THE PRINT OUT TO BE EXPECTED.

END PASS DZDVA-B CSR: 175000 VEC: 300 PASSES: 000001 ERRORS: 000000

NOTE: THE NUMBERS FOR CSR AND VEC ARE NOT NECESSARILY THE VALUES FOR THE DEVICE. THEY ARE ONLY FOR THIS EXAMPLE.

NOTE: DZDVE (MODEM AND CABLE TEST) END PASS MESSAGE IS A LARGE "END" TYPED OUT ON TTY. PLEASE NOTE THAT EACH CHARACTER PRINTED IS ACTUALLY AND "END PASS" INDICATION. THIS WAS USED IN PLACE OF "BELL" BECAUSE IF SW12=1 AND AN ERROR OCCURED THE BELL MAY BE MISTAKEN FOR END PASS. THE PASS EXECUTION IS SO FAST THAT THIS STANDARD END PASS WAS TOO LENGTHLY. THEREFORE EACH CHAR IS AN "END PASS AND THE ENTIRE "END" IS NOT REQUIRED FOR ACCEPTANCE.











L01

DDVAG-B MACY11 87.7321 17-SEP-78 14:02 PAGE 12  
DDVAG.P11

476

SPECIFIC CONFIGURATION.











































```

00000000 176730 001302 HALT
00000000 104402 005243 BLOC
00000000 104402 005243 TYPE
00000000 117727 176710 26: BR
00000000 117727 001300 26: MOVB #SWR,DVACTV
00000000 117727 001300 26: MOVB DVACTV,RO
00000000 042700 177400 BIC #10<377>,RO
00000000 012700 000300 36: HALT
00000000 012700 000302 36: MOV #300,RO
00000000 012701 000302 36: MOV #302,R1
00000000 010120 46: MOV R1,(R0)+
00000000 005021 CLR (R1)+
00000000 005021 CMP (R0)+,(R1)+
00000000 005700 001000 46: CMP #1000,RO
00000000 001372 BNE 46

:TEST START AND RESTART
-----
00000000 012737 000340 177776 .BEGIN: MOV #340,PS
00000000 012705 001200 MOV #STACK,SP
00000000 005737 000043 TST #42
00000000 001023 BNE 36
00000000 032777 000004 176622 BIT #BIT2,SWR
00000000 001411 BEO 19
00000000 104402 005301 TYPE ,MLOCK
00000000 012737 000240 002702 MOV #NOP,TTST
00000000 012737 000240 002704 MOV #NOP,TTST+2
00000000 000406 BR 26
00000000 013737 003014 002702 16: MOV BRW,TTST
00000000 013737 003016 002704 16: MOV BRX,TTST+2
00000000 012737 005666 001214 26: MOV #CYCLE,RETURN
00000000 104402 005171 46: TYPE ,MR
00000000 000177 176666 JMP $RETURN

```

```

:WAIT FOR USER TO TELL WHAT DEVICES TO RUN
:IS THE NUMBER VALID?
:BR IF NUMBER IS OK.
:TELL USER OF INVALID NUMBER.
:STOP EVERY THING.
:RESTART THE PROGRAM AGAIN.
:GET NEW DEVICE PATTERN
:SHOW THE USER WHAT HE SELECTED.
:USE ONLY LOW BYTE.
:CONTINUE DYNAMIC SWITCHES.
:PREPARE TO CLEAR THE FLOATING
:VECTOR AREA. 300-776
:START PUTTING "PC+2 - HALT"
:IN VECTOR AREA.
:POP POINTERS
:ALL DONE??
:BR IF NO.

:LOCK OUT INTERRUPTS
:SET UP STACK
:IS PROGRAM UNDER MONITOR CONTROL
:BR IF YES
:CHECK FOR LOCK ON TEST
:BR IF NO LOCK DESIRED.
:TYPE LOCK SELECTED.
:ADJUST SCOPE ROUTINE.
:SET UP TO LOCK
:CONTINUE ALONG.
:PREPARE NORMAL SCOPE ROUTINE
:LOCK NOT SELECTED. SET UP FOR NORMAL SCOPE LOOP

:START AT "CYCLE" FIND WHICH DEVICE TO TEST
:TYPE R
:START TESTING

```





```

104. 002654 122726 000007 CMPB #7, (SP)+ : WAS IT CNTRL 'G' ?
104.7 002660 001002 BNE +5 : BR IF NO.
104.8 002662 004737 JSR PC, SERV.G : SERVICE "CNTRL 'G'".
104.9 002666 005037 001234 64$: CLR LSTERR : CLEAR LAST ERROR PC.
105.0 002672 010016 MOV R0, (SP) : SAVE R0 ON THE STACK.
105.1 002674 032777 040000 176300 BIT #BIT14, QSWR : "LOOP ON THIS TEST"?
105.2 002702 001407 TTST: BEQ 1$ : BR IF NO. (IF LOCK SW01=1; THIS LOC =240)
105.3 002704 000437 BR 3$ : GOTO 3$ (IF LOCK SW01=1; THIS LOC =240)
105.4 002706 105777 176272 TSTB QTKCSR : KEYBOARD DONE?
105.5 002712 100034 BPL 3$ : BR IF NO. (LOCK: HIT KEY TO GOTO NEXT TEST)
105.6 002714 017700 176266 MOV QTKDBR, R0 : CLEAR DONE BIT
105.7 002720 000415 BR 2$ : CONTINUE
105.8 002722 032777 004000 176252 1$: BIT #SW11, QSWR : DELETE ITERATION? (QUICK PASS)
105.9 002730 001011 BNE 2$ : BR IF YES
106.0 002732 105737 001313 TSTB QV.FLG : HAVE PASSES BEEN COMPLETED?
106.1 002736 001406 BEQ 2$ : BR IF QUICK PASS.
106.2 002740 005237 001224 INC LPCNT : UPDATE ITERATION COUNTER.
106.3 002744 023737 001224 001222 CMP LPCNT, ICOUNT : ARE ALL ITERATIONS DONE??
106.4 002752 001014 BNE 3$ : BR IF NOT YET
106.5 002754 105037 001311 2$: CLRB ERRFLG : PREPARE FOR NEW TEST
106.6 002760 005037 001224 CLR LPCNT : START ICOUNTER AT 0
106.7 002764 005037 001220 CLR LOCK
106.8 002770 012737 000020 001222 MOV #20, ICOUNT : RESET ITERATIONS
106.9 002776 013737 001216 001214 MOV NEXT, RETURN : GET NEXT TEST
107.0 003004 011600 3$: MOV (SP), R0 : POP R0 OFF OF THE STACK
107.1 003006 022626 POP2SP : FAKE AN "RTI"
107.2 003010 000177 176200 JMP QRETURN : GO DO THE TEST
107.3 003014 001407 BRW: 1407
107.4 003016 000437 BRX: 437

: CHECK FOR FREEZE ON CURRENT DATA
-----
107.9 003020 032777 001000 176154 .SCOPE1: BIT #SW09, QSWR : IS SW09=1 (SET)?
108.0 003026 001405 BEQ 1$ : BR IF NOT SET.
108.1 003030 005737 001220 TST LOCK
108.2 003034 001402 BEQ 1$
108.3 003036 013716 001220 MOV LOCK, (SP) : GOTO THE ADDRESS IN LOCK.
108.4 003042 000002 1$: RTI : GO BACK.

: TELETYPE OUTPUT ROUTINE
-----
108.9 003044 010546 .TYPE: MOV R5, -(SP) : SAVE R5 ON THE STACK.
109.0 003046 017605 000002 MOV Q2(SP), R5 : GET ADDRESS OF MESSAGE.
109.1 003052 062766 000002 000002 ADD #2, 2(SP) : POP OVER ADDRESS.
109.2 003060 032777 010000 176114 1$: BIT #SW12, QSWR : INHIBIT ALL PRINT OUT??
109.3 003066 001012 BNE 3$ : BR IF NO PRINT OUT WANTED (SW12=1)
109.4 003070 105715 TSTB (R5) : IS NUMBER MINUS? (MSB=1 (BIT7))
109.5 003072 100002 BPL 2$ : BR IF NUMBER IS PLUS
109.6 003074 104402 005104 TYPE MCRLF : TYPE A CR/LF!
109.7 003100 105777 176104 2$: TSTB QTPCSR : TTY READY?
109.8 003104 100375 BPL 2$ : BR IF NO.
109.9 003106 112577 176100 MOVB (R5)+, QTPDBR : PRINT CURRENT CHAR.
110.0 003112 001362 BNE 1$ : IF NOT ZERO KEEP PRINTING!
110.1 003114 012605 3$: MOV (SP)+, R5 : END OF OUTPUT. RESTORE R5

```



DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 26  
 DZDVAB.P11 GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

```

1102 003116 000002 RTI ;GO HOME
1103
1104 -----
1105 003120 010346 .INSTR: MOV R3, -(SP) ;SAVE R3 ON STACK
1106 003122 010446 MOV R4, -(SP) ;SAVE R4 ON STACK
1107 003124 017637 000004 003142 MOV @4(SP), .MSG
1108 003132 062766 000002 000004 ADD #2, 4(SP)
1109 003140 104402 .INST1: TYPE
1110 003142 000000 .MSG: C
1111 003144 012704 005520 MOV #INBUF, R4
1112 003150 012703 000007 MOV #7, R3
1113 003154 105777 176024 1$: TSTB @TKCSR
1114 003160 100375 BPL 1$
1115 003162 117714 176020 MOVB @TKDBR, (R4)
1116 003166 142714 000200 BICB #200, (R4)
1117 003172 122427 000015 CMPB (R4)+, #15
1118 003176 001417 BEQ INSTR2
1119 003200 105777 176004 2$: TSTB @TPCSR
1120 003204 100375 BPL 2$
1121 003206 017777 175774 175776 MOV @TKDBR, @TPDBR
1122 003214 005303 DEC R3
1123 003216 001356 BNE 1$
1124 003220 012604 MOV (SP)+, R4
1125 003222 012603 MOV (SP)+, R3
1126 003224 104402 005100 .INSTE: TYPE MQM
1127 003230 010346 MOV R3, -(SP)
1128 003232 010446 MOV R4, -(SP)
1129 003234 000741 BR .INST1
1130 003236 012604 INSTR2: MOV (SP)+, R4 ;RESTORE R4
1131 003240 012603 MOV (SP)+, R3 ;RESTORE R3
1132 003242 000002 RTI
1133
1134 ;CONVERT ASCII STRING TO OCTAL
1135 -----
1136
1137 .PARAM: MOV R5, -(SP)
1138 003246 010446 MOV R4, -(SP)
1139 003250 016605 000004 MOV 4(SP), R5
1140 003254 012537 003434 MOV (R5)+, LOLIM
1141 003260 012537 003436 MOV (R5)+, HILIM
1142 003264 012537 003440 MOV (R5)+, DEVADR
1143 003270 112537 003442 MOV (R5)+, LOBITS
1144 003274 112537 003443 MOV (R5)+, ADRCNT
1145 003300 010566 000004 MOV R5, 4(SP)
1146 003304 005005 PARAM1: CLR R5
1147 003306 012704 005520 MOV #INBUF, R4
1148 003312 122714 000015 CMPB #15, (R4)
1149 003316 001420 BEQ PARERR
1150 003320 121427 000060 1$: CMPB (R4), #60
1151 003324 002415 BLT PARERR
1152 003326 121427 000067 CMPB (R4), #67
1153 003332 003012 BGT PARERR
1154 003334 142714 000060 BICB #60, (R4)
1155 003340 152405 BICB (R4)+, R5
1156 003342 122714 000015 CMPB #15, (R4)
1157 003346 001406 BEQ LIMITS

```



DZDVA-B MACY11 27(732) 17-SEP-76 14:02 PAGE 27  
 DZDVAB.P11 GENERAL UTILITIES (TYPE OUT, ERROR, SCOPE, ETC.)

```

1158 003350 006305 ASL R5
1159 003352 006305 ASL R5
1160 003354 006305 ASL R5
1161 003356 000760 BR 1$
1162 003260 104404 PARERR: INSTER
1163 003362 000750 BR PARAM1
1164
1165 ;TEST TO SEE IF NUMBER IS WITHIN LIMITS
1166 -----
1167
1168 003364 020537 003436 LIMITS: CMP R5, HILIM
1169 003370 101373 BHI PARERR
1170 003372 020537 003434 CMP R5, LOLIM
1171 003376 103770 BLO PARERR
1172 003400 133705 003442 BITB LOBITS, R5
1173 003404 001365 BNE PARERR
1174
1175 ;STORE NUMBER AT SPECIFIED ADDRESS
1176
1177 003406 013704 003440 1$: MOV DEVADR, R4
1178 003412 010524 MOV R5, (R4)+
1179 003414 062705 000002 ADD #2, R5
1180 003420 105337 003443 DECB ADRCNT
1181 003424 001372 BNE 1$
1182 003426 012604 MOV (SP)+, R4
1183 003430 012605 MOV (SP)+, R5
1184 003432 000002 RTI
1185 003434 000000 LOLIM: 0
1186 003436 000000 HILIM: 0
1187 003440 000000 DEVADR: 0
1188 003442 000000 LOBITS: 0
1189 003443 003443 ADRCNT=LOBITS+1
1190
1191 ;SAVE PC OF TEST THAT FAILED AND R0-R5
1192 -----
1193
1194 003444 016637 000004 001276 .SAV05: MOV 4(SP), SAVPC ;SAVE R7 (PC)
1195
1196 ;SAVE R0-R5.
1197
1198 003452 010537 001272 SV05: MOV R5, SAVR5 ;SAVE R5
1199 003456 010437 001270 MOV R4, SAVR4 ;SAVE R4
1200 003462 010337 001266 MOV R3, SAVR3 ;SAVE R3
1201 003466 010237 001264 MOV R2, SAVR2 ;SAVE R2
1202 003472 010137 001262 MOV R1, SAVR1 ;SAVE R1
1203 003476 010037 001260 MOV R0, SAVR0 ;SAVE R0
1204 003502 000002 RTI ;LEAVE.
1205
1206 ;RESTORE R0-R5
1207
1208 003504 013700 001260 .RES05: MOV SAVR0, R0 ;RESTORE R0
1209 003510 013701 001262 MOV SAVR1, R1 ;RESTORE R1
1210 003514 013702 001264 MOV SAVR2, R2 ;RESTORE R2
1211 003520 013703 001266 MOV SAVR3, R3 ;RESTORE R3
1212 003524 013704 001270 MOV SAVR4, R4 ;RESTORE R4
1213 003530 013705 001272 MOV SAVR5, R5 ;RESTORE R5

```























00000000	00000000	00000000	00000000	001400	MOV	DVSR, DVSR	: SPEC. FUN. REG.
00000000	00000000	00000000	00000000	001402	ADD	RO, DVSR	: NPR STAT. REG.
00000000	00000000	00000000	00000000	001404	MOV	DVSR, DVNSR	: RESERVED REG
00000000	00000000	00000000	00000000		ADD	RO, DVNSR	
00000000	00000000	00000000	00000000		MOV	DVNSR, RESV16	
00000000	00000000	00000000	00000000		ADD	RO, RESV16	
00000000	00000000	00000000	00000000	001354	MOV	DVVEC, DVRLVL	: PTY LVL
00000000	00000000	00000000	00000000	001356	ADD	RO, DVRLVL	: TX VEC
00000000	00000000	00000000	00000000	001358	MOV	DVRLVL, DVTVEC	: TX LVL
00000000	00000000	00000000	00000000	001360	ADD	RO, DVTVEC	
00000000	00000000	00000000	00000000		MOV	DVTVEC, DVTLVL	
00000000	00000000	00000000	00000000		ADD	RO, DVTLVL	
00000000	00000000	00000000	00000000	0013700	MOV	#100, 03, RO	: LOAD STATUS 00-03
00000000	00000000	00000000	00000000	0013701	MOV	#MASK, A, R1	: PREPARE MASK.
00000000	00000000	00000000	00000000	0013702	MOV	#CLK, A, R2	: PREPARE CLOCKS
00000000	00000000	00000000	00000000	0013703	JSR	PC, FIX, 00	: GO AND CALCULATE CONFIGURATION.
00000000	00000000	00000000	00000000	0013700	MOV	#104, 07, RO	: LOAD STATUS 00-03
00000000	00000000	00000000	00000000	0013701	MOV	#MASK, B, R1	: PREPARE MASK.
00000000	00000000	00000000	00000000	0013702	MOV	#CLK, B, R2	: PREPARE CLOCKS
00000000	00000000	00000000	00000000	0013703	JSR	PC, FIX, 00	: GO AND CALCULATE CONFIGURATION.
00000000	00000000	00000000	00000000	0013700	MOV	#108, 11, RO	: LOAD STATUS 00-03
00000000	00000000	00000000	00000000	0013701	MOV	#MASK, C, R1	: PREPARE MASK.
00000000	00000000	00000000	00000000	0013702	MOV	#CLK, C, R2	: PREPARE CLOCKS
00000000	00000000	00000000	00000000	0013703	JSR	PC, FIX, 00	: GO AND CALCULATE CONFIGURATION.
00000000	00000000	00000000	00000000	0013700	MOV	#112, 15, RO	: LOAD STATUS 00-03
00000000	00000000	00000000	00000000	0013701	MOV	#MASK, D, R1	: PREPARE MASK.
00000000	00000000	00000000	00000000	0013702	MOV	#CLK, D, R2	: PREPARE CLOCKS
00000000	00000000	00000000	00000000	0013703	JSR	PC, FIX, 00	: GO AND CALCULATE CONFIGURATION.
00000000	00000000	00000000	00000000	001445	JSR	#SW01, 00HR	
00000000	00000000	00000000	00000000	001445	JSR	79	
00000000	00000000	00000000	00000000	000042	TST	0042	
00000000	00000000	00000000	00000000	000104	JSR	79	
00000000	00000000	00000000	00000000	000104	JSR	.MORLF	
00000000	00000000	00000000	00000000	000104	INSTA		
00000000	00000000	00000000	00000000	000104	MTSTN		
00000000	00000000	00000000	00000000	000104	PARAM		
00000000	00000000	00000000	00000000	000104	1		
00000000	00000000	00000000	00000000	000104	1000		
00000000	00000000	00000000	00000000	000104	TSTNO		
00000000	00000000	00000000	00000000	000104	0		
00000000	00000000	00000000	00000000	000104	1		
00000000	00000000	00000000	00000000	007256	MOV	#TST1, RO	
00000000	00000000	00000000	00000000	007256	MOV	(PC)+, (RO)	
00000000	00000000	00000000	00000000	007256	MOV	(PC)+, 2(PC)+	
00000000	00000000	00000000	00000000	001226	MOV	#TSTNO, 2(RO)	
00000000	00000000	00000000	00000000	001226	MOV	#TSTNO, 4(RO)	
00000000	00000000	00000000	00000000	001214	MOV	RO, RETURN	

48:

.BYTE  
.BYTE

58:





```

16668 006576 005761 000016          TST      16(R1)          ;IF DV11 THEN RESVIE S/B ALL 0'S
16669 006702 001030          BNE      3$            ;BR IF NOT DV11
16670          ;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DV11 CSR ADDRESS.
16671 006704 010122          MOV      R1,(R2)+      ;STORE CSR IN CORE TABLE.
16672 006706 005722          TST      (R2)+         ;POP OVER VECTOR STORE AREA
16673 006710 052722 000226          BIS      #226,(R2)+    ;SET LINE CARD 1 STAT AND SYNC
16674 006714 052722 000062          BIS      #62,(R2)+    ;
16675 006720 052722 000226          BIS      #226,(R2)+    ;SET LINE CARD 2 STAT AND SYNC
16676 006724 052722 000062          BIS      #62,(R2)+    ;
16677 006730 052722 000226          BIS      #226,(R2)+    ;SET LINE CARD 3 STAT AND SYNC
16678 006734 052722 000062          BIS      #62,(R2)+    ;
16679 006740 052722 000226          BIS      #226,(R2)+    ;SET LINE CARD 4 STAT AND SYNC
16680 006744 052722 000062          BIS      #62,(R2)+    ;
16681 006750 105237 001301          INCB     DVNUM         ;UPDATE DEVICE COUNTER
16682 006754 122737 000010 001301          CMPB     #10,DVNUM     ;ARE MAX. NO. OF DEV FOUND?
16683 006762 001405          BEQ      100$         ;YES DON'T LOOK FOR ANY MORE.
16684 006764 062701 000010          ADD      #10,R1       ;UPDATE CSR POINTER ADDRESS
16685 006770 022701 175400          CMP      #175400,R1
16686 006774 001332          BNE      2$           ;BR IF MORE ADDRESS TO CHECK.
16687 006776 012722 177777          MOV      #177777,(R2)+ ;TERMINATER.
16688 007002 105037 001300          CLRB     DVACTV       ;WERE ANY DV11'S FOUND AT ALL?
16689 007006 105737 001301          TSTB     DVNUM        ;ERROR AUTO SIZER FOUND NO DV11'S IN THIS SYS.
16690 007012 001423          BEQ      5$           ;
16691 007014 113701 001301          MOVB     DVNUM,R1     ;
16692 007020 110137 001303          MOVB     R1,SAVNUM    ;SAVE NUMBER OF DEVICES
16693 007024 000241          CLC      ;
16694 007026 106137 001300          ROLB     DVACTV       ;GENERATE ACTIVE REGISTER OF DEVICES.
16695 007032 105237 001300          INCB     DVACTV       ;SET THE BIT
16696 007036 005301          DEC      R1           ;
16697 007040 001371          BNE      4$           ;BR IF MORE TO GENERATE
16698 007042 012737 000006 000004          MOV      #6,0#4       ;RESTORE TRAP VECTOR
16699 007050 113737 001300 001302          MOVB     DVACTV,SAVACT ;SAVE ACTIVE REGISTER
17000 007056 000137 007102          JMP      VECMAP        ;GO FIND THE VECTOR NOW.
17001 007062 104402 005174          TYPE     ,MERR2       ;NOTIFY OPR THAT NO DV11'S FOUND.
17002 007066 005000          CLR      R0           ;MAKE DATA LIGHTS ZERO
17003 007070 000000          HALT     ;STOP THE SHOW
17004 007072 000776          BR       -2           ;DISABLE CONT. SW.
17005 007074 012716 006764          MOV      #3$, (SP)    ;ENTERED BY NON-EXISTANT TIME-OUT.
17006 007100 000002          RTI      ;RETURN TO MAINSTREAM
17007
17008 007102 012737 000340 000022          VECMAP: MOV      #340,0#22 ;SET IOT TRAP PRIO TO 7
17009 007110 012737 007232 000020          MOV      #4$,0#20     ;SET IOT TRAP VECTOR
17010 007116 012702 001500          MOV      #DV.MAP,R2   ;SET SOFTWARE POINTER
17011 007122 012700 000300          MOV      #300,R0      ;FLOATING VECTORS START HERE.
17012 007126 012701 000302          MOV      #302,R1      ;PC OF IOT INSTR.
17013 007132 010120          1$: MOV      R1,(R0)+    ;START FILLING VECTOR AREA
17014 007134 012721 000004          MOV      #4,(R1)+     ;WITH .+2; IOT
17015 007140 022021          CMP      (R0)+,(R1)+  ;ADD 2 TO R0 +R1
17016 007142 020127 001000          CMP      R1,#1000
17017 007146 101771          BLOS     1$           ;BR IF MORE TO FILL
17018 007150 113737 001300 001246          MOVB     DVACTV,TEMP1 ;STORE TEMPORALLY
17019 007156 006037 001246          ROR      TEMP1        ;BRING OUT A BIT
17020 007162 103034          BCC      5$           ;BR IF ALL DONE
17021 007164 005037 177776          CLR      PS           ;ZERO CPU PRIO
17022 007170 012772 001300 000000          MOV      #BIT9+BIT7+BIT6,0(R2)
17023 007176 005000          CLR      R0           ;ATTEMPT TO FORCE AN INTERRUPT
    
```

176	0072000	0050000				INC	R0	:STALL
177	0072000	0013776				BNE	#10	FOR TIME TO INTERRUPT
178	0072000	0567600	000300	000002		BIS	#300,2(R2)	:NO INTERRUPT ASSUME 300 AND FIX DV11 LATER
179	0072004	0427772	176777	000000	38:	BIC	#10<BIT9>,2(R2)	
180	0072010	0050700	000000			CLR	2(R2)	
181	0072010	0627000	000024			ADD	#24,R2	:POP SOFTWARE POINTER
182	0072014	0007000				R0	25	:KEEP GOING
183	0072014	0516000	000002		48:	BIS	(25),2(R2)	:GET VECTOR ADDRESS
184	0072014	0427000	000007	000002		BIC	#7,2(R2)	:CLEAR JUNK
185	0072014	0000000				CMPL	(25)+,(25)+	:POP JOT JUNK OFF STACK
186	0072014	0107100	007212			MOV	#25,(25)	:SET FOR RETURN
187	0072014	0000000				RTS		
188	0072014	0000007			58:	RTS	PC	:ALL DONE WITH "AUTO SIZING"







```

1794 007462 001002      BNE      4$      ;BR IF NOT DVNSR
1795 007464 022320      CMP      (R3)+,(R0)+ ;POP POINTERS AROUND DVNSR
1796 007466 005302      DEC      R2      ;UPDATE REGISTER COUNTER
1797 007470 020337 001370 4$:  CMP      R3,DVLCR ;DON'T DO THE DVLCR!
1798 007474 001002      BNE      6$      ;BR IF NOT THE DVLCR
1799 007476 022320      CMP      (R3)+,(R0)+ ;POP POINTERS AROUND THE DVLCR
1800 007500 005302      DEC      R2      ;UPDATE THE REGISTER COUNTER
1801 007502 005302      6$:  DEC      R2      ;DITTO
1802 007504 001354      BNE      1$      ;BR IF MORE TO GO
1803      ;CHECK DUEL ADDRESSING.....
1804 007506 012700 007600  MOV      #3$,R0      ;SET DATA POINTER
1805 007512 013703 001362  MOV      DVSCR,R3     ;SET HRDW POINTER
1806 007516 012737 007530 001220  MOV      #2$,LOCK     ;SET IF SW09=1
1807 007524 012702 000010  MOV      #8.,R2      ;SET EIGHT PRIMARY REGISTERS
1808 007530 011005 2$:  MOV      (R0),R5     ;LOAD DATA INTO EXPECTED
1809 007532 011304      MOV      (R3),R4     ;READ THE DV REGISTER
1810 007534 020504      CMP      R5,R4      ;DOES THE DATA COMPARE
1811 007536 001401      BEQ      65$      ;BR IF OK
1812 007540 104003      HLT      3          ;NOW THIS WAS A DUEL ADDRESSING ERROR.
1813 007542 104401 65$:  SCOPE1 ;SW09=1?
1814 007544 022023      CMP      (R0)+,(R3)+ ;POP POINTERS
1815 007546 020337 001402  CMP      R3,DVNSR    ;DON'T DO THE DVNSR
1816 007552 001002      BNE      5$      ;BR IF NOT DVNSR
1817 007554 022320      CMP      (R3)+,(R0)+ ;POP POINTERS
1818 007556 005302      DEC      R2      ;SET REG COUNTER
1819 007560 020337 001370 5$:  CMP      R3,DVLCR    ;DON'T DO THE DVLCR
1820 007564 001002      BNE      7$      ;BR IF NOT DVLCR
1821 007566 022320      CMP      (R3)+,(R0)+ ;POP POINTERS
1822 007570 005302      DEC      R2      ;SET REG POINTER
1823 007572 005302 7$:  DEC      R2      ;DITTO
1824 007574 001355      BNE      2$      ;BR IF MORE TO GO
1825 007576 104400      SCOPE ;SCOPE THIS TEST
1826 007600 000010 3$:  .WORD  000010      ;DVSCR
1827 007602 000000      .WORD  000000      ;DVRIC
1828 007604 000000      .WORD  SKIP        ;DVLCR
1829 007606 001400      .WORD  001400      ;DVSRS
1830 007610 000300      .WORD  000300      ;DVSRA
1831 007612 100000      .WORD  100000      ;DVSFR
1832 007614 000000      .WORD  SKIP        ;DVNSR
1833 007616 000060      .WORD  000060      ;RESV16

```

```

***** TEST 3 *****
*SYSTEM CONTROL REGISTER READ/WRITE TEST.
*SET BIT2, VERIFY BIT2 WAS SET.
*CLEAR BIT2, VERIFY BIT2 WAS CLEARED.
*****

```

TEST 3

```

1843      ;-----
1844 007620 012737 000003 001226 TST3:  MOV      #3,TSTNO
1845 007626 012737 007674 001216      MOV      #TST4,NEXT
1846 007634 013703 001362      MOV      DVSCR,R3     ;SET REGISTER TO BE TESTED.
1847 007640 012705 000004      MOV      #BIT2,R5     ;SET "EXPECTED"
1848 007644 010513      MOV      R5,(R3)     ;WRITE THE REGISTER.
1849 007646 011304      MOV      (R3),R4     ;READ THE REGISTER.

```































K04

```

011433 012705 020000 MOV #BIT13,R5 ;SET "EXPECTED "
011436 010513 MOV R5,(R3) ;WRITE THE REGISTER.
011440 011304 MOV (R3),R4 ;READ THE REGISTER.
011443 042704 000063 BIC #BIT5+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
011446 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN.
011449 001401 BEQ 1$ ;ARE THEY THE SAME?
011452 104003 HLT 3 ;COMPARISON ERROR.
1$: 040513 BIC R5,(R3) ;CLEAR BIT13
011455 011304 MOV (R3),R4 ;READ THE REGISTER.
011458 042704 000063 BIC #BIT5+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
011461 005005 CLR R5 ;SET "EXPECTED"
011464 020504 CMP R5,R4 ;R5=GOOD; R4=?
011467 001401 BEQ 2$ ;BR IF OK
011470 104003 HLT 3 ;COMPARISON ERROR
11474 104400 2$: SCOPE ;SCOPE THIS TEST

```

```

***** TEST 27 *****
*LINE CONTROL REGISTER READ/WRITE TEST.
*SET BIT14, VERIFY BIT14 WAS SET.
*CLEAR BIT14, VERIFY BIT14 WAS CLEARED.
*****

```

: TEST 27

```

011476 012737 000027 001226 TST27: MOV #27,TSTNO
011480 012737 011562 001216 MOV #TST30,NEXT
011483 012702 001370 MOV DVLCR,R3 ;SET REGISTER TO BE TESTED.
011486 012705 040000 MOV #BIT14,R5 ;SET "EXPECTED "
011489 010513 MOV R5,(R3) ;WRITE THE REGISTER.
011492 011304 MOV (R3),R4 ;READ THE REGISTER.
011495 042704 000063 BIC #BIT5+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
011498 020504 CMP R5,R4 ;R5=GOOD; R4=UNKNOWN.
011501 001401 BEQ 1$ ;ARE THEY THE SAME?
011504 104003 HLT 3 ;COMPARISON ERROR.
1$: 040513 BIC R5,(R3) ;CLEAR BIT14
011507 011304 MOV (R3),R4 ;READ THE REGISTER.
011510 042704 000063 BIC #BIT5+BIT4+BIT1+BIT0,R4 ;CLEAR UNWANTED BITS
011513 005005 CLR R5 ;SET "EXPECTED"
011516 020504 CMP R5,R4 ;R5=GOOD; R4=?
011519 001401 BEQ 2$ ;BR IF OK
011522 104003 HLT 3 ;COMPARISON ERROR
11560 104400 2$: SCOPE ;SCOPE THIS TEST

```

```

***** TEST 30 *****
*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
*SET BIT0, VERIFY BIT0 WAS SET.
*CLEAR BIT0, VERIFY BIT0 WAS CLEARED.
*****

```

: TEST 30

```

011563 012737 000030 001226 TST30: MOV #30,TSTNO
011566 012737 011636 001216 MOV #TST31,NEXT
011569 012702 001372 MOV DVSR5,R3 ;SET REGISTER TO BE TESTED.

```



```

011603 012705 000001
011606 010513
011610 011204
011612 020504
011614 001401
011616 040003
011620 040513
011622 011204
011624 000500
011626 000504
011628 001401
011630 104003
011632 104400

```

```

MOV #BIT0,R5 ;SET "EXPECTED"
MOV R5,(R3) ;WRITE THE REGISTER.
MOV (R3),R4 ;READ THE REGISTER.
CMP R5,R4 ;R5=GOOD; R4=UNKNOWN.
BEQ 16 ;ARE THEY THE SAME?
HLT 3 ;COMPARISON ERROR.
16: BIC R5,(R3) ;CLEAR BIT0
MOV (R3),R4 ;READ THE REGISTER.
CLR R5 ;SET "EXPECTED"
CMP R5,R4 ;R5=GOOD; R4=?
BEQ 26 ;BR IF OK
HLT 3 ;COMPARISON ERROR
26: SCOPE ;SCOPE THIS TEST

```

```

***** TEST 31 *****
*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
*SET BIT1, VERIFY BIT1 WAS SET.
*CLEAR BIT1, VERIFY BIT1 WAS CLEARED.
*****

```

: TEST 31

```

011636 012737 000031 001226
011644 012737 011712 001216
011652 012703 001372
011656 012705 000002
011660 010513
011664 011204
011666 020504
011670 001401
011672 040003
011674 040513
011676 011204
011700 005005
011702 020504
011704 001401
011706 104003
011710 104400

```

```

tst31: MOV #31,TSTNO ;SET REGISTER TO BE TESTED.
MOV #TST32,NEXT ;SET "EXPECTED"
MOV DVSR5,R3 ;WRITE THE REGISTER.
MOV #BIT1,R5 ;READ THE REGISTER.
MOV R5,(R3) ;R5=GOOD; R4=UNKNOWN.
MOV (R3),R4 ;ARE THEY THE SAME?
CMP R5,R4 ;COMPARISON ERROR.
BEQ 16 ;CLEAR BIT1
HLT 3 ;READ THE REGISTER.
16: BIC R5,(R3) ;SET "EXPECTED"
MOV (R3),R4 ;R5=GOOD; R4=?
CLR R5 ;BR IF OK
CMP R5,R4 ;COMPARISON ERROR
BEQ 26 ;SCOPE THIS TEST
HLT 3
26: SCOPE

```

```

***** TEST 32 *****
*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
*SET BIT2, VERIFY BIT2 WAS SET.
*CLEAR BIT2, VERIFY BIT2 WAS CLEARED.
*****

```

: TEST 32

```

011712 012737 000032 001226
011720 012737 011766 001216
011726 012703 001372
011732 012705 000004
011736 010513
011740 011204
011742 020504

```

```

tst32: MOV #32,TSTNO ;SET REGISTER TO BE TESTED.
MOV #TST33,NEXT ;SET "EXPECTED"
MOV DVSR5,R3 ;WRITE THE REGISTER.
MOV #BIT2,R5 ;READ THE REGISTER.
MOV R5,(R3) ;R5=GOOD; R4=UNKNOWN.
MOV (R3),R4
CMP R5,R4

```

466 011744 001401  
467 011746 104003  
468 011750 040513  
469 011752 011304  
470 011754 005005  
471 011756 020504  
472 011760 001401  
473 011762 104003  
474 011764 104400

1\$: BEQ 1\$ :ARE THEY THE SAME?  
HLT 3 :COMPARISON ERROR.  
BIC R5,(R3) :CLEAR BIT2  
MOV (R3),R4 :READ THE REGISTER.  
CLR R5 :SET "EXPECTED"  
CMP R5,R4 :R5=GOOD; R4=?  
BEQ 2\$ :BR IF OK  
HLT 3 :COMPARISON ERROR  
2\$: SCOPE :SCOPE THIS TEST

\*\*\*\*\* TEST 33 \*\*\*\*\*  
\*SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
\*SET BIT3, VERIFY BIT3 WAS SET.  
\*CLEAR BIT3, VERIFY BIT3 WAS CLEARED.  
\*\*\*\*\*

: TEST 33

475 011766 012737 000033 001226  
476 011774 012737 012042 001216  
477 012002 013703 001372  
478 012006 012705 000010  
479 012012 010513  
480 012014 011304  
481 012016 020504  
482 012020 001401  
483 012022 104003  
484 012024 040513  
485 012026 011304  
486 012030 005005  
487 012032 020504  
488 012034 001401  
489 012036 104003  
490 012040 104400

TST33: MOV #33,TSTNO :SET REGISTER TO BE TESTED.  
MOV #TST34,NEXT :SET "EXPECTED"  
MOV DVSRS,R3 :WRITE THE REGISTER.  
MOV #BIT3,R5 :READ THE REGISTER.  
MOV R5,(R3) :R5=GOOD; R4=UNKNOWN.  
MOV (R3),R4 :ARE THEY THE SAME?  
CMP R5,R4 :COMPARISON ERROR.  
BEQ 1\$ :CLEAR BIT3  
HLT 3 :READ THE REGISTER.  
BIC R5,(R3),R4 :SET "EXPECTED"  
MOV R5 :R5=GOOD; R4=?  
CLR R5 :BR IF OK  
CMP R5,R4 :COMPARISON ERROR  
BEQ 2\$ :SCOPE THIS TEST  
HLT 3  
2\$: SCOPE

\*\*\*\*\* TEST 34 \*\*\*\*\*  
\*SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
\*SET BIT8, VERIFY BIT8 WAS SET.  
\*CLEAR BIT8, VERIFY BIT8 WAS CLEARED.  
\*\*\*\*\*

: TEST 34

491 012042 012737 000034 001226  
492 012050 012737 012116 001216  
493 012056 013703 001372  
494 012062 012705 000400  
495 012066 010513  
496 012070 011304  
497 012072 020504  
498 012074 001401  
499 012076 104003  
500 012100 040513  
501 012102 011304

TST34: MOV #34,TSTNO :SET REGISTER TO BE TESTED.  
MOV #TST35,NEXT :SET "EXPECTED"  
MOV DVSRS,R3 :WRITE THE REGISTER.  
MOV #BIT8,R5 :READ THE REGISTER.  
MOV R5,(R3) :R5=GOOD; R4=UNKNOWN.  
MOV (R3),R4 :ARE THEY THE SAME?  
CMP R5,R4 :COMPARISON ERROR.  
BEQ 1\$ :CLEAR BIT8  
HLT 3 :READ THE REGISTER.  
BIC R5,(R3) :READ THE REGISTER.  
MOV (R3),R4



25	012104	005005		CLR	R5	:SET "EXPECTED"
26	012106	020504		CMP	R5,R4	:R5=GOOD; R4=?
27	012110	001401		BEQ	2\$	:BR IF OK
28	012112	104003		HLT	3	:COMPARISON ERROR
29	012114	104400	2\$:	SCOPE		:SCOPE THIS TEST

\*\*\*\*\* TEST 35 \*\*\*\*\*  
 :SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 :SET BIT9, VERIFY BIT9 WAS SET.  
 :CLEAR BIT9, VERIFY BIT9 WAS CLEARED.  
 :\*\*\*\*\*

: TEST 35

30	012116	012737	000035	001226	TST35:	MOV	#35,TSTNO	
31	012124	012737	012172	001216		MOV	#TST36,NEXT	
32	012132	013703	001372			MOV	DVSR5,R3	:SET REGISTER TO BE TESTED.
33	012136	012705	001000			MOV	#BIT9,R5	:SET "EXPECTED"
34	012142	010513				MOV	R5,(R3)	:WRITE THE REGISTER.
35	012144	011304				MOV	(R3),R4	:READ THE REGISTER.
36	012146	020504				CMP	R5,R4	:R5=GOOD; R4=UNKNOWN.
37	012150	001401				BEQ	1\$	:ARE THEY THE SAME?
38	012152	104003				HLT	3	:COMPARISON ERROR.
39	012154	040513			1\$:	BIC	R5,(R3)	:CLEAR BIT9
40	012156	011304				MOV	(R3),R4	:READ THE REGISTER.
41	012160	005005				CLR	R5	:SET "EXPECTED"
42	012162	020504				CMP	R5,R4	:R5=GOOD; R4=?
43	012164	001401				BEQ	2\$	:BR IF OK
44	012166	104003				HLT	3	:COMPARISON ERROR
45	012170	104400			2\$:	SCOPE		:SCOPE THIS TEST

\*\*\*\*\* TEST 36 \*\*\*\*\*  
 :SECONDARY REGISTER SELECTOR READ/WRITE TEST.  
 :SET BIT10, VERIFY BIT10 WAS SET.  
 :CLEAR BIT10, VERIFY BIT10 WAS CLEARED.  
 :\*\*\*\*\*

: TEST 36

46	012172	012737	000036	001226	TST36:	MOV	#36,TSTNO	
47	012200	012737	012246	001216		MOV	#TST37,NEXT	
48	012206	013703	001372			MOV	DVSR5,R3	:SET REGISTER TO BE TESTED.
49	012212	012705	002000			MOV	#BIT10,R5	:SET "EXPECTED"
50	012216	010513				MOV	R5,(R3)	:WRITE THE REGISTER.
51	012220	011304				MOV	(R3),R4	:READ THE REGISTER.
52	012222	020504				CMP	R5,R4	:R5=GOOD; R4=UNKNOWN.
53	012224	001401				BEQ	1\$	:ARE THEY THE SAME?
54	012226	104003				HLT	3	:COMPARISON ERROR.
55	012230	040513			1\$:	BIC	R5,(R3)	:CLEAR BIT10
56	012232	011304				MOV	(R3),R4	:READ THE REGISTER.
57	012234	005005				CLR	R5	:SET "EXPECTED"
58	012236	020504				CMP	R5,R4	:R5=GOOD; R4=?
59	012240	001401				BEQ	2\$	:BR IF OK
60	012242	104003				HLT	3	:COMPARISON ERROR



























013672 104400

SCOPE

;SCOPE THIS TEST

\*\*\*\*\* TEST 55 \*\*\*\*\*  
\*INDIVIDUAL LINE DUEL ADDRESS TESTS  
\*THIS TEST VERIFIES THAT WRITING ONE SECONDARY  
\*REGISTER FOR A SPECIFIC LINE DOES NOT ALTER  
\*ANY OTHER SECONDARY REGISTER FOR THAT LINE.  
\*\*\*\*\*

: TEST 55

013672 013673 000056 001226  
013673 013674 014024 001216  
013674 013675 013770 001220  
013675 013676 005000  
013676 013677 005001  
013677 013678 005004  
013678 013702 001376  
013679 110077 168426  
013680 110177 168424  
013681 010412  
013682 062704 010421  
  
013746 005201  
013747 022701 000020  
013748 001367  
013749 005001  
013750 005004  
013751 012737 013770 001220  
013752 110177 168400  
013753 011203  
013754 020403  
014000 001401  
014001 104400  
014002 104401  
014003 062704 010421  
014004 005201  
014005 022701 000020  
014006 001363  
014007 005200  
014008 022700 000020  
014009 001303  
014010 104400

TST55: MOV #55,TSTNO  
MOV #TST55,NEXT  
MOV #28,LOCK  
CLR R0 ;SELECT THE LINE NUMBER.  
CLR R1 ;GET FOR SEC. REG. POINTER.  
CLR R4 ;GET DATA  
MOV DVSRA,R2 ;SET ACCESS REGISTER.  
MOV R0,RDVSRS ;SELECT THE LINE NUMBER  
MOV R1,RDVSRSR ;SELECT THE SEC. REG.  
MOV R4,(R2) ;WRITE SEC. REG.  
ADD #16<0001000100010001>,R4 ;UPDATE DATA  
INC R1 ;UPDATE SECONDARY REG. POINTER  
CMP #16.,R1 ;ALL SEC. REG. DONE?  
BNE R5 ;BR IF NO  
CLR R1 ;RESET SEC. REG. POINTER TO ZERO.  
CLR R4 ;ZERO DATA COMPARE  
MOV #28,LOCK ;SET FOR LOCK.  
MOV R1,RDVSRSR ;GET SEC. REG.  
MOV (R2),R3 ;READ SEC. REG.  
CMP R4,R3 ;R4=GOOD; R3=UNKNOWN  
BNE R5 ;BR IF ALL OK  
HLT ;SECONDARY REGISTER ADDRESSING ERROR  
SCOP1 ;LOCK ON REG. (SW09=1)  
ADD #16<0001000100010001>,R4  
INC R1 ;UPDATE SEC REG POINTER  
CMP #16.,R1 ;ALL 16 LINES TESTED YET?  
BNE R5 ;BR IF NO  
INC R0 ;UPDATE LINE NO POINTER  
CMP #16.,R0 ;ALL LINES DONE??  
BNE 555 ;BR IF NO  
SCOPE ;SCOPE THE TEST

\*\*\*\*\* TEST 56 \*\*\*\*\*  
\*VERIFY NO LINE INTERACTION.  
\*THIS TEST VERIFIES THAT WRITING THE SECONDARY  
\*REGISTERS FOR ONE LINE DOES NOT INTERFEAR WITH  
\*THE SECONDARY REGISTERS OF ANOTHER LINE.  
\*\*\*\*\*

: TEST 56

014034 012737 000056 001226

TST56: MOV #56,TSTNO





L05

```

014300 001272 BNE 16 ;BR IF NOT ALL DONE FILLING 1'S.
014300 005000 CLR R0 ;ZERO LINE # POINTER
014300 005001 CLR R1 ;ZERO SEC REG # POINTER
014300 012704 177776 26: MOV #10<BIT0>,R4 ;SET INITIAL DATA
014300 110077 165106 36: MOVB R0,3DVSRS ;LOAD LINE #
014300 110177 165104 MOVB R1,3DVSRS ;LOAD SEC REG #
014300 010412 MOV R4,(R2) ;LOAD DATA
014300 005077 165074 CLR 3DVSRS ;ZERO POINTERS
014300 022712 177777 100$: CMP #16<1111111111111111>,(R2) ;VERIFY ONLY ONE LOC. HAS ONE BIT CLEARED
014300 001417 BEQ 56 ;BR IF LOC. OK
014300 012777 177777 165072 MOV #-1,3RESV16 ;SET "LOC FOUND FLAG".
014300 011203 MOV (R2),R3 ;SAVE DATA
014300 120077 165052 CMPB R0,3DVSRS ;IS THIS THE RIGHT LINE?
014300 001401 BEQ 46 ;BR IF YES
014300 104002 HLT ;WRONG LINE HAS CLEARED BIT!
014300 120177 165044 48: CMPB R1,3DVSRS ;IS THIS THE RIGHT SEC REG?
014300 001401 BEQ 56 ;BR IF YES
014300 104002 HLT ;WRONG SEC REG HAS CLEARED BIT.
014300 020403 56: CMP R4,R3 ;IS THE ACTUAL DATA OK?
014300 001401 BEQ 66 ;BR IF YES
014300 104002 HLT ;ACTUAL DATA WAS WRONG.
014300 062777 170361 165022 66: ADD #10<BIT11+BIT10+BIT9+BIT8+BIT3+BIT2+BIT1+BIT0>+BIT0,3DVSRS
014300 001272 BNE 100$ ;BR IF NOT DONE.
014300 005777 165026 TST 3RESV16 ;HAS A LOC BEEN FOUND?
014300 001001 BNE 76 ;BR IF YES
014300 104000 HLT ;NO LOC WAS FOUND WITH A ZERO BIT.
014300 005077 165016 76: CLR 3RESV16 ;CLEAR "LOC FOUND FLAG".
014300 000261 SEC ;SHIFT IN A 1
014300 006104 ROL R4 ;CHANGE DATA PATTERN
014300 102732 BCS 36 ;DO IT ALL OVER AGAIN
014300 110077 164772 MOVB R0,3DVSRS ;LOAD LINE NO.
014300 110177 164770 MOVB R1,3DVSRS ;LOAD SEC REG.
014300 010412 MOV R4,(R2) ;PUT RAM LOC BACK TO ALL 1'S.
014300 005201 INC R1 ;UPDATE SEC REG #
014300 022701 000020 CMP #16.,R1 ;ALL SEC REG DONE?
014300 001317 BNE 26 ;BR IF NO
014300 005001 CLR R1 ;ZERO SEC REG POINTER
014300 005200 INC R0 ;UPDATE LINE POINTER
014300 022700 000020 CMP #16.,R0 ;ALL LINES DONE?
014300 001312 BNE 26 ;BR IF NO
014300 104400 SCOPE ;SCOPE THIS TEST.

```

```

***** TEST 57 *****
*MEMORY EXTENSION READ/WRITE TEST
*VERIFY BITS 4 AND 5 OF EACH LINE
*SECONDARY REGISTERS EXERCISED ARE:
* 00 TX BUS ADDRESS (PRIMARY)
* 02 TX BUS ADDRESS (SECONDARY)
* 04 RX BUS ADDRESS
* 10 TX TABLE BASE ADDRESS
* 11 RX TABLE BASE ADDRESS
*NOTE THAT ALL LINES (00-16) ARE EXERCISED.
*****

```



M05

000000  
000001  
000002  
000003  
000004  
000005  
000006  
000007  
000008  
000009  
000010  
000011  
000012  
000013  
000014  
000015  
000016  
000017  
000018  
000019  
000020  
000021  
000022  
000023  
000024  
000025  
000026  
000027  
000028  
000029  
000030  
000031  
000032  
000033  
000034  
000035  
000036  
000037  
000038  
000039  
000040

014422 012737 000057 001226  
014440 012737 014626 001216  
014446 012737 014506 001220  
014454 005000  
014456 013702 001370  
014462 012704 000060  
014466 012705 000005  
014472 012737 000004 001246  
  
014500 012737 014620 001256  
014506 010477 164650  
014512 110077 164554  
014516 117701 164534  
014522 110177 164646  
014526 005077 164644  
014532 017703 164532  
014536 042703 177717  
  
014542 020403  
014544 001401  
014546 104004  
014550 104401  
014552 005237 001256  
014556 005305  
014560 001352  
014562 012737 014620 001256  
014570 012705 000005  
014574 162704 000020  
014600 005337 001246  
014604 001340  
014606 005200  
014610 022700 000020  
014614 001322  
014616 104400  
  
014620 000  
014621 002  
014622 004  
014623 010  
014624 011  
014626

```

: TEST 57
-----
TST57: MOV #57,TSTNO
MOV #TST60,NEXT
MOV #2$,LOCK
CLR R0 ;R0=LINE NUMBER (START AT 0)
MOV DVLCR,R2 ;SET R2 =BASE ADDRESS(DVLCR)
1$: MOV #BIT5+BIT4,R4 ;R4=GOOD DATA (BOTH EA BITS SET AT START)
MOV #5,R5 ;R5 IS COUNTER OF SEC REGISTERS
MOV #4,TEMP1 ;TEMP1 IS COUNTER OF COMB. OF EA BITS.
;EX: 11,10,01,00
MOV #MEMEXT,TEMP5 ;TEMP5=SEC. REGISTER POINTER.
2$: MOV R4,DVSCR ;LOAD DVSCR WITH EA BITS.
MOVVB R0,DVSR5 ;SEL THE LINE NUMBER
MOVVB @TEMP5,R1 ;GET SEC REG.
MOVVB R1,DVSR5H ;SEL THE SEC. REGISTER
CLR @DVSR5 ;HIT THE SEC.REG. ACCESS REGISTER.
MOV @DVLCR,R3 ;SAVE THE DVLINE PARM. REG.
BIC #1<(BIT5+BIT4),R3 ;CLEAR ALL BUT BITS 5 AND 4.
;ARE THE EA BITS GOOD
CMP R4,R3
BEQ 3$
HLT 4
3$: SCOPI ;SW09=1?
INC TEMP5 ;POP POINTER
DEC R5 ;ALL SEC REG DONE?
BNE 2$ ;BR IF NO.
MOV #MEMEXT,TEMP5 ;RESET POINTER
MOV #5,R5 ;RESET COUNTER
SUB #BIT4,R4 ;ADJUST FOR NEXT EA BIT PATTERN
DEC TEMP1 ;ALL PATERNS DONE?
BNE 2$
INC R0 ;UPDATE TO NEXT LINE
CMP #16.,R0 ;ALL LINES DONE
BNE 1$ ;BR IF NO.
SCOPE
:TABLE OF SECONDARY REGISTERS EXERCISED....
MEMEXT: .BYTE 00
.BYTE 02
.BYTE 04
.BYTE 10
.BYTE 11
.EVEN

```

```

***** TEST 60 *****
: *INITIALIZATION TESTS
: *SET ALL POSSIBLE BITS IN ALL THE PRIMARY REGISTERS
: *AND VERIFY THAT ALL THE BITS ARE CLEARED
: *BY A BUS RESET
: *****

```

: TEST 60  
-----



# N05

```

3241 014626 012737 000060 001226 TST60: MOV #60,TSTNO
3242 014634 012737 015042 001216 MOV #TST61,NEXT
3243 014642 012737 000340 177776 MOV #340,P5 ;LOCK OUT INTERRUPTS.
3244 014650 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER FOR LOADING
3245 014654 005077 164512 CLR DVSR5 ;CLEAR LINE POINTER
3246 014660 005077 164512 CLR DVSR4 ;CLEAR ACCESS REG.
3247 014664 012723 173777 MOV #1<BIT11>,(R3)+
3248 014670 012702 000007 MOV #7,R2 ;SET ALL BITS BUT MSTCLR
3249 014674 012723 177777 1$: MOV #-1,(R3)+ ;LOAD ALL OTHER REGISTERS WITH ALL 1'S
3250 014700 005302 DEC R2 ;ALL REGISTERS LOADED?
3251 014702 001374 BNE 1$ ;BR IF NO
3252 014704 000005 RESET ;ISSUES A BUS INIT (RESET INSTR)
3253 014706 005200 INC R0 ;FLASH THE CPU LIGHTS!!!
3254 014710 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER
3255 014714 005005 CLR R5 ;SET "EXPECTED" FOR DVSCR
3256 014716 011304 MOV (R3),R4 ;READ THE DVSCR REG.
3257 014720 020504 CMP R5,R4 ;IS BIT8 ALONE SET?
3258 014722 001401 BEQ 2$ ;BR IF YES
3259 014724 104003 HLT 3 ;DVSCR HAS WRONG DATA
3260 014726 005723 2$: TST (R3)+ ;POP POINTER TO DVRIC
3261 014730 005005 CLR R5 ;SET EXPECTED TO ZERO
3262 014732 011304 MOV (R3),R4 ;DVRIC (EXPECT ALL 0'S)
3263 014734 001401 BEQ 3$ ;BR IF OK
3264 014736 104003 HLT 3 ;DVRIC NO ALL 0'S
3265 014740 005723 3$: TST (R3)+ ;POP POINTER TO DVLOR REG
3266 014742 011304 MOV (R3),R4 ;DVLOR (READ DVLOR INTO R4)
3267 014744 042704 000063 BIC #BIT5+BIT4+BIT1+BIT0,R4
3268 014750 020504 CMP R5,R4 ;DISREGUARD BR TEST POINTS AND MEM EXT BITS.
3269 014752 001401 BEQ 4$ ;DVLOR OK?
3270 014754 104003 HLT 3 ;DVLOR INCORRECT (DISREGUARD BITS,4,1,0)
3271 014756 005723 4$: TST (R3)+ ;POP POINTER TO DVSRS REG
3272 014760 011304 MOV (R3),R4 ;DVSRS (EXPECT ALL 0'S)
3273 014762 001401 BEQ 5$ ;BR IF OK
3274 014764 104003 HLT 3 ;DVSRS REG NOT ALL ZEROS
3275 014766 005723 5$: TST (R3)+ ;POP POINTER TO DVSRA REG
3276 014770 011304 MOV (R3),R4 ;DVSRA (EXPECT ALL 0'S)
3277 014772 001401 BEQ 6$ ;BR IF GOOD
3278 014774 104003 HLT 3 ;DVSRA NOT ALL 0'S
3279 014776 005723 6$: TST (R3)+ ;POP POINTER TO DVSFR
3280 015000 011304 MOV (R3),R4 ;DVSFR (EXPECT ALL 1'S (THATS RIGHT))
3281 015002 012705 177777 MOV #177777,R5 ;SET EXPECTED
3282 015006 020504 CMP R5,R4 ;EXPECED =FOUND?
3283 015010 001401 BEQ 7$ ;BR IF YES
3284 015012 104003 HLT 3 ;DVSFR NOT ALL 1'S
3285 015014 005723 7$: TST (R3)+ ;POP POINTER TO DVNSR REG
3286 015016 005713 TST (R3) ;DVNSR S/B PLUS (15=0)
3287 015020 100001 BPL 64$
3288 015022 104000 HLT 0
3289 015024 005723 64$: TST (R3)+ ;POP POINTER TO RESV16 REG
3290 015026 011304 MOV (R3),R4 ;RESV16 (EXPECT ALL 0'S)
3291 015030 005005 CLR R5 ;SET EXPECTED TO 0'S
3292 015032 020504 CMP R5,R4 ;WELL DOES IT =1'S?
3293 015034 001401 BEQ 8$ ;BR IF OK
3294 015036 104003 HLT 3 ;RESV16 NOT ALL 0'S
3295 015040 104400 8$: SCOPE ;SCOPE THIS TEST;
  
```































```

017070 073000 BMB+BIT10+BIT9 ;BR TEST POINT
017072 000003 BIT1+BIT0 ;EXPECTED RESULTS
017074 104401 SCOPI ;SWR 09=1?
77:
; *TEST SET/CLEAR FUNCTION
; *FOR RAM OUTPUT BIT07
017076 012737 017104 001220 MOV #101$,LOCK ;SET RETURN IF SW09=1
017104 0042037 017134 1018: JSR R2,10$ ;GOTO THE SUBROUTINE
017110 0002004 BIT7+BIT2 ;POINT SET/CLEARED [SET]
017112 073400 BRB+BIT10+BIT9+BITS ;BR TEST POINT
017114 0000001 BIT0 ;DVLOR EXPECTED
017116 0042037 017134 JSR R2,10$ ;GOTO SUB ROUTINE
017118 0002000 BIT7 ;POINT SET/CLEARED [CLEARED]
017120 073400 BRB+BIT10+BIT9+BITS ;BR TEST POINT
017122 0000003 BIT1+BIT0 ;EXPECTED RESULTS
017124 104401 SCOPI ;SWR 09=1?
017126 104400 SCOPE ;SCOPE THE TEST
017128 012710 050000 108: MOV #S.C.(R0) ;SET/CLEAR INSTR
017130 0102001 MOV R2,R1 ;SAVE JSR PC ADDRESS
017132 0502010 BIS (R2)+,(R0) ;LOAD POINT SET/CLEARED
017134 104410 ROMCLK ;CYCLE THE ROM
017136 012710 MOV (R2)+(R0) ;LOAD BR TEST POINT
017138 0110003 MOV (R0),R3 ;READ DV5FR INTO R3
017140 0102004 MOV (R2)+,R5 ;LOAD EXPECTED INTO R5
017142 0177004 162210 MOV @DVLOR,R4 ;READ DVLOR INTO FOUND LOC.
017144 0205004 CMP R5,R4 ;EXPECTED=FOUND?
017146 0045001 BEQ 11$ ;BR IF YES
017148 0040001 HLT 10$ ;DVLOR WRONG BR RESULTS.
017150 0002002 118: RTS R2 ;RETURN

;***** TEST 71 *****
; *TEST OF "RECEIVER CHARACTER SILO"
; *THRU THE USE OF THE DV5FR REG.
; *TEST THE FILLING THE SILO PRODUCES "SILO FULL"
; *ON EXACTLY THE 128 LOAD.
; *SET/CLEAR IS USED TO STUFF SILO AND BRANCH A IS USED TO TEST SILO.
; *SET/CLEAR "SILO IN" AND SET/CLEAR "SILO OUT" ARE EXERCISED TOO.
;*****

: TEST 71
-----
017170 012737 000071 001226 TST71: MOV #71,TSTNO
017172 012737 017412 001216 MOV #TST72,NEXT
017204 104412 MSTCLR ;CLEAR DV11
017206 012700 000177 MOV #127,R0 ;SET R0 TO 1 LESS THAN FULL SILO
017212 012777 000010 162142 MOV #BIT3,@DV5FR ;SET SOURCE SEL
017220 012705 000003 MOV #BIT1+BIT0,R5 ;SET EXPECTED RESULTS INTO R5
017224 012777 050021 162146 18: MOV #S.C+BIT4+BIT0,@DV5FR
017232 104415 ROMCLK ;S/C "SILO IN"
017234 012777 007400 162136 MOV #BIT11+BIT10+BIT9+BITS,@DV5FR ;BR-A "SILO FULL"?
017242 017702 162132 MOV @DV5FR,R2 ;SAVE CONTENTS OF DV5FR FOR ERROR PRINTOUT
017246 017704 162116 MOV @DVLOR,R4 ;READ DVLOR FOR RESULTS
017252 020504 CMP R5,R4 ;ARE BR TEST POINTS CORRECT?
017254 001401 BEQ 64$ ;BR IF YES
017256 104006 HLT 6 ;BR TEST POINTS WRONG (BIT1 OR 0)

```



```

017260 005300 64$: DEC R0 : IS SILO FULL-1 YET?
017262 001360 BNE 1$ : BR IF NOT 127 TIMES YET
017264 012777 050021 162106 2$: MOV #S.C+BIT4+BIT0,0DVSFR : S/C "SILO IN"
017272 104415 ROMCLK :
017274 000240 NOP : WAIST INSTRUCTION TIME
017276 012777 007400 162074 MOV #BIT11+BIT10+BIT9+BIT8,0DVSFR : BR-A "SILO FULL"?
017304 017702 162070 MOV 0DVSFR,R2 : SAVE DVSFR
017310 017704 162054 MOV 0DVLCR,R4 : READ BR TEST POINTS
017314 042705 000001 BIC #BIT0,R5 : ALTER EXPECTED RESULTS
017320 020504 CMP R5,R4 : BR TEST POINTS OK??
017322 001401 BEQ 3$ : BR IF YES
017324 104006 HLT 6 : BR TEST POINTS WRONG
017326 012777 050020 162044 3$: MOV #S.C+BIT4,0DVSFR :
017334 104415 ROMCLK : S/C "SILO OUT"
017336 000240 NOP : WAIST INSTR TIME
017340 012777 007400 162032 MOV #BIT11+BIT10+BIT9+BIT8,0DVSFR : BR-A "SILO FULL"?
017346 005002 CLR R2 : DELAY AT LEAST 32US
017350 032777 000001 162012 4$: BIT #BIT0,0DVLCR : IS SILO *NOT FULL*??
017356 001003 BNE 5$ : BR IF OK.
017360 052702 000001 ADD #1,R2 : DELAY.....
017364 001371 BNE 4$ : GOTO 4$
017366 017702 162006 5$: MOV 0DVSFR,R2 : SAVE DVSFR
017372 017704 161772 MOV 0DVLCR,R4 : READ BR TEST POINTS
017376 052705 000001 BIS #BIT0,R5 : SET EXPECTED RESULTS
017402 020504 CMP R5,R4 : OK??
017404 001401 BEQ 6$ : YES
017406 104006 HLT 6 : SILO STILL FULL.
017410 104400 6$: SCOPE : SCOPE TEST

```

```

***** TEST 72 *****
*TEST THAT AFTER AN INIT
*THAT "RCV CHARACTER WAITING"
*IS FALSE (HIGH) AND THEN VERIFY
*THAT WHEN "SILO IN" IS ASSERTED THAT
*THAT "RCVD CHARACTER WAITING" IS TRUE (LOW)
*AND MAKES "BRANCH A" TRUE.
*****

```

: TEST 72

```

017412 012737 000072 001226 TST72: MOV #72,TSTNO
017420 012737 017616 001216 MOV #TST73,NEXT
017426 104412 MSTCLR : CLEAR DV11
017430 012777 000010 161724 MOV #BIT3,0DVSCR : SET SOURCE SEL
017436 012705 000003 MOV #BIT1+BIT0,R5 : SET EXPECTED RESULTS
017442 012702 001400 MOV #BIT9+BIT8,R2 : BR-A "RCVD CHAR WAITING"?
017446 010277 161726 MOV R2,0DVSFR : LOAD DV INSTR
017452 017704 161712 MOV 0DVLCR,R4 : READ TEST POINTS
017456 020504 CMP R5,R4 : OK??
017460 001401 BEQ 64$ : YES
017462 104006 HLT 6 : TEST POINT RCV CHAR WAITING WRONG
017464 012702 050021 64$: MOV #S.C+BIT4+BIT0,R2 : S/C "SILO IN"

```



# M06

```

017470 010277 161704      MOV      R2, DVDFR      :LOAD INSTR
017474 104415      ROMCLK      :CLOCK
017476 005004      CLR      R4          :PREPARE COUNTER
017500 012702 001400      MOV      #BIT9+BIT8,R2 :BR-A RCV CHAR WAITING
                                :BR-A "RCVD CHAR WAITING"?
017504 010277 161670      MOV      R2, DVDFR      :LOAD INSTR
017510 012705 000002      MOV      #BIT1,R5      :SET GOOD RESULTS
017514 032777 000001 161646 1$:  BIT      #BIT0, DVDFR    :TEST DV11 BR POINT
017522 001403      BEQ      2$           :BR IF OK
017524 062704 000001      ADD      #1,R4         :DELAY
017530 001371      BNE     1$           :GOTO 1$
017532 017704 161632      MOV      DVDFR,R4      :READ DV11 BR POINT
017536 020504      CMP      R5,R4        :
017540 001401      BEQ      3$           :
017542 104006      HLT      6           :BR POINT RCV CHAR WAITING WRONG
                                :*TEST THAT SETTING DVDFR07
                                :*INHIBITS RCV CHAR WAITING FROM APPEARING
                                :*TRUE: AND THAT CLEARING
                                :*DVDFR07 MAKES IT APPEAR TRUE AGAIN.
017544 012705 000003 161604 3$:  MOV      #BIT1+BIT0,R5 :LOAD EXPECTED
017550 052777 001200      BIS      #BIT9+BIT7,DVDFR :SET RECV INTER
017556 017704 161606      MOV      DVDFR,R4      :READ DV BR POINTS
017562 020504      CMP      R5,R4        :
017564 001401      BEQ      4$           :
017566 104006      HLT      6           :BR TEST POINTS WRONG
017570 042705 000001 4$:  BIC      #BIT0,R5      :RESET EXPECTED RESULTS
017574 042777 000200 1$  BIC      #BIT7, DVDFR    :CLEAR RECV INT
017602 017704 161562      MOV      DVDFR,R4      :READ BR POINTS
017606 020504      CMP      R5,R4        :
017610 001401      BEQ      5$           :
017612 104006      HLT      6           :BR TEST POINTS WRONG
017614 104400 5$:  SCOPE      :SCOPE THIS TEST
  
```

```

:***** TEST 73 *****
: *BASIC TEST OF THE "DATA TRANSFER INSTRUCTION"
: *BITS 07,06,05,04 OF DVDFR INDICATE THE SOURCE
: *BITS 03,02,01,00 OF DVDFR INDICATE THE DESTINATION.
:*****
  
```

: TEST 73

```

017616 012737 000073 001226 1ST73: MOV      #73,TSTNO
017624 012737 020156 001216      MOV      #TST74,NEXT
017632 012737 017732 001220      MOV      #1$,LOCK
017640 104412      MSTCLR      :CLEAR DV11
017642 012777 000010 161512      MOV      #BIT3, DVDFR    :SET SOURCE SEL
017650 013700 001400      MOV      DVDFR,R0      :SET DVDFR POINTER INTO R0
  
```

```

: *TEST TO XFR SOURCE REGISTERS TO THE DVDFR
: *REGISTER VERIFYING THAT THE FOLLOWING REGISTERS
: *ARE CLEARED AND THAT THE XFR BUS IS CLEAR AFTER
: *A MSTCLR.
: *REGISTER      FUNCTION
: * 0000          GROUND
  
```





Vertical column of characters on the left side of the page, possibly a file name or header.

Vertical column of characters in the middle-left section, likely representing memory addresses or data values.

Main body of text containing assembly code instructions such as 'LOCK', 'RETURN IF SW03=1', and 'RAM OUTPUT. D=DVRIC'.

Block of text at the bottom of the page, possibly a test procedure or comments, starting with 'TEST 74'.

































# M07

46641 023160 79\$: ;BR POINTS WRONG  
46642 023160 104400 SCOPE

```
***** TEST 101 *****  
*TEST OF BRANCH "B" "RAM OUTPUT 0-14=0".  
*TEST TO A RAM READ AND "FLOAT" A "1" FROM  
*RAM 0 TO 14 ; EXPECTING "RAM 014=0" TO BE FALSE.  
*THEN THE "1" IS SHIFTED INTO BIT15 AND  
*"RAM 0-14=0" SHOULD BE FALSE.  
*THIS ALSO TEST "BRB" [RAM OUTPUT BIT15] TRUE.  
*****
```

## : TEST 101

```
46643 023162 012737 000101 001226 TST101: MOV #101,TSTNO  
46644 023170 012737 023362 001216 MOV #TST102,NEXT  
46645 023176 104412 MSTCLR ;RESET DV11  
46646 023200 012703 000001 MOV #1,R3 ;SET DATA  
46647 023204 012702 076000 MOV #BRB+BIT11+BIT10,R2 ;BRB "RAM OUTPUT 0-14=0"?  
46648 023210 012777 000010 156144 MOV #BIT3,ADVSCR ;SET SOURCE SEL.  
46649 023216 010277 156156 MOV R2,ADVSR ;LOAD BRB TEST  
46650 023222 017704 156142 MOV ADVLCR,R4 ;READ TEST POINTS  
46651 023226 012705 000001 MOV #BIT0,R5 ;SET EXPECTED  
46652 023232 042704 177774 BIC #1<BIT1+BIT0>,R4 ;CLEAR JUNK  
46653 023236 020504 CMP R5,R4 ;TRUE?  
46654 023240 001401 BEQ .+4 ;BR IF YES  
46655 023242 104006 HLT 6 ;RAM OUTPUT 0-14 NOT TRUE AFTER INIT  
46656 023244 012705 000003 MOV #BIT1+BIT0,R5 ;SET EXPECTED  
46657 023250 010377 156122 1$: MOV R3,ADVSR ;LOAD DATA  
46658 023254 012777 020000 156116. MOV #RAM,ADVSR ;ISSUE RAM READ INSTR  
46659 023262 104415 ROMCLK ;  
46660 023264 010277 156110 MOV R2,ADVSR ;BRB TEST  
46661 023270 017704 156074 MOV ADVLCR,R4 ;READ BR TEST POINTS  
46662 023274 042704 177774 BIC #1<BIT1+BIT0>,R4 ;CLEAR JUNK  
46663 023300 005703 TST R3 ;IS 15=1 IN DATA?  
46664 023302 100002 BPL 2$ ;BR IF NO  
46665 023304 042705 000002 BIC #BIT1,R5 ;IF 15=1 - 0-14=TRUE  
46666 023310 020504 2$: CMP R5,R4 ;BRB TEST POINT OK?  
46667 023312 001401 BEQ 3$ ;BR IF YES  
46668 023314 104006 HLT 6 ;BAD TEST POINT  
46669 023316 000241 3$: CLC ;CLEAR CARRY  
46670 023320 006103 ROL R3 ;MOV BIT TO NEXT RAM POSITION  
46671 023322 001352 BNE 1$ ;HAVE ALL BITS BEEN TESTED?  
46672 023324 012705 000001 MOV #BIT0,R5 ;SET EXPECTED RESULTS  
46673 023330 012777 075400 156042 MOV #BRB+BIT11+BIT9+BIT8,ADVSR  
46674 023336 017704 156026 MOV ADVLCR,R4 ;BRB "RAM OUTPUT 15H"  
46675 023342 042704 177774 BIC #1<BIT1+BIT0>,R4  
46676 023346 020504 CMP R5,R4 ;BRANCH RESULTS OK?  
46677 023350 001403 BEQ 4$ ;BR IF YES  
46678 023352 017702 156022 MOV ADVSR,R2 ;SAVE ADVSR FOR TYPEOUT  
46679 023356 104006 HLT 6 ;"RAM OUTPUT 15H" S/B TRUE  
46680 023360 104400 4$: SCOPE ;SCOPE TESTS
```

```
***** TEST 102 *****
```

\*TEST OF THE RAM WRITE OPERATION.  
 \*WRITE ALL SECONDARY REGISTERS FOR ALL LINES  
 \*WITH DIFFERENT DATA BY USING THE ROM  
 \*AND VERIFY THE DATA BY THE UNIBUS.  
 \*\*\*\*\*

```

4697
4698
4699
4700
4701
4702
4703
4704
4705 023362 012737 000102 001226
4706 023370 012737 023776 001216
4707 023376 104412
4708 023400 012777 000010 155754
4709 023406 013700 001400
4710 023412 012702 010077
4711
4712 023416 012703 020760
4713
4714 023422 012704 030361
4715
4716 023426 005005
4717 023430 005001
4718 023432 110577 155734
4719 023436 110177 155732
4720 023442 012777 177777 155726
4721 023450 042703 000017
4722 023454 050103
4723 023456 010310
4724 023460 104415
4725 023462 012777 077000 155710
4726 023470 010546
4727 023472 010446
4728 023474 010246
4729 023476 012705 000001
4730 023502 017704 155662
4731 023506 042704 177774
4732 023512 020504
4733 023514 001401
4734 023516 104006
4735 023520 022777 177777 155650
4736 023526 001401
4737 023530 104000
4738 023532 012602
4739 023534 012604
4740 023536 012605
4741 023540 012710 020000
4742 023544 050110
4743 023546 104415
4744 023550 010210
4745 023552 104415
4746 023554 042703 000017
4747 023560 050103
4748 023562 010310
4749 023564 104415
4750 023566 012777 077000 155604
4751 023574 010546
4752 023576 010446
    
```

```

: TEST 102
-----
TST102: MOV #102,TSTNO
MOV #TST103,NEXT
MSTCLR ;CLEAR ALL DV11 REGISTERS
MOV #BIT3,DVSCR ;SET SOURCE SEC
MOV DVSFR,R0 ;SET DVSFR POINTER IN R0
MOV #ALU+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0,R2 ;FUNCTION "F=A+1"
MOV #RAM+BIT8+BIT7+BIT6+BIT5+BIT4,R3 ;RAM WRITE FROM ALU RESULT.
MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT0,R4 ;MOVE ALU RESULT TO "A" REG.
CLR R5 ;CLEAR LINE NUMBER COUNTER
CLR R1 ;ZERO SEC REG POINTER
18: MOV R5,DVSR5 ;LOAD LINE
28: MOV R1,DVSR1 ;LOAD SEC REG.
MOV #-1,DVSR4 ;SET "FOOT PRINT"
BIC #17,R3 ;CLEAR LINER
BIS R1,R3 ;SET LINE
MOV R3,(R0) ;DO "RAM WRITE"
MOV #BRB+BIT11+BIT10+BIT9,DVSR9 ;SAVERS
MOV R5,-(SP) ;SAVE R5
MOV R4,-(SP) ;SAVE R4
MOV R2,-(SP) ;SAVE R2
MOV #BIT0,R5 ;EXPECTED
MOV DVLCR,R4 ;READ BR. RESULT
BIC #1<BIT1+BIT0>,R4 ;STRIP JUNK
CMP R5,R4 ;WRITE INHIBIT TRUE?
BEQ +4 ;WRITE INHIBIT FAILED
HLT 6 ;WAS WRITE
CMP #-1,DVSR4 ;REALLY
BEQ +4 ;INHIBITED?
HLT 0 ;RESTORE
MOV (SP)+,R2 ;REGISTERS
MOV (SP)+,R4
MOV (SP)+,R5
MOV #RAM,(R0) ;PLACE RAM INSTR IN SFR
BIS R1,(R0) ;PLACE SEC REG POINTER IN SFR
ROMCLK ;EXECUTE INSTR.
MOV R2,(R0) ;"F=A+1"
ROMCLK ;EXECUTE
BIC #17,R3 ;CLEAR SEC REG POINTER
BIS R1,R3 ;SET SEC REG POINTER
MOV R3,(R0) ;RAM WRITE FROM ALU RESULT
ROMCLK ;EXECUTE
MOV #BRB+BIT11+BIT10+BIT9,DVSR9 ;TEST WRITE
MOV R5,-(SP) ;INHIBIT
MOV R4,-(SP)
    
```





























# K08

\*\*\*THROUGH THE BCC GENERATION LOGIC.  
\*\*\*THE POLYNOMIAL USED WILL BE CRC16  
\*\*\*THE BCC REGISTER WILL BE BUILT UP AFTER  
\*\*\*EACH CHARACTER --NOT ZEROED OUT--  
\*\*\*\*\*

## TEST 107

000000 012737 000107 001226  
000000 012737 026424 001216  
000000 012737 120001 031646  
000000 012702 030346  
000000 012700 001400  
000000 005001  
000000 005037 031652  
000000 104412  
000000 012777 000010 153034  
000000 010137 026360  
000000 010137 026370  
000000 013737 031652 026362  
000000 013737 031652 026372  
000000 004537 031474  
000000 000010  
000000 000001  
000000 000001  
000000 004337 031420  
000000 000001  
000000 000001  
000000 000010  
000000 012710 060000  
000000 104415  
000000 010210  
000000 104415  
000000 013705 031652  
000000 017704 152746  
000000 020504  
000000 001401  
000000 104006  
000000 105201  
000000 001232  
000000 104400

```
TST107: MOV #107,TSTNO  
MOV #TST110,NEXT  
MOV #CRC16,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE CAL.  
MOV #XFR+BIT7+BIT6+BIT5+BIT2+BIT1,R2 ;LOAD DATA XFER FROM BCC TO DV16  
MOV DVSR,R0 ;SET DATA POINTER TO 0  
CLR R1 ;ZERO SOFTWARE BCC  
CLR CALBCC ;CLEAR THE DV11  
MSTCLR ;SET SOURCE SEL  
MOV #BIT3,DVSCR ;LOAD SOFTWARE CHAR  
MOV R1,R3 ;LOAD HARDW CHAR  
MOV R1,R4 ;PLACE PREVIOUS BCC FOR SOFTWARE  
MOV CALBCC,R3 ;PLACE PREVIOUS BCC FOR HARDW  
MOV CALBCC,R4 ;HAVE SOFTWARE GET THE RIGHT BCC  
JSR R5,SIMBCC ;EIGHT SHIFTS  
S ;DATA  
S ;PREVIOUS BCC  
S ;LOAD DV11 REGISTERS  
S ;TO BE PLACED INTO THE "A" REG  
S ;TO BE PLACED INTO THE "B" REG  
S ;TO BE LEFT IN THE RAM OUTPUT REG  
S ;DO A BCC OPERATION  
S ;DO A DATA XFER OPR.  
S ;GET GOOD BCC  
S ;GET ??? BCC  
S ;ARE THEY THE SAME?  
S ;BR IF YES  
S ;BCC ERROR  
S ;UPDATE DATA CHAR  
S ;BR IF NOT ALL DATA DONE.  
S ;SCOPE THIS TEST
```

\*\*\*\*\* TEST 110 \*\*\*\*\*  
\*TEST TO RUN A BINARY COUNT (000-377)PATTERN  
\*THROUGH THE BCC GENERATION LOGIC.  
\*THE POLYNOMIAL USED WILL BE CRC.CCITT .  
\*THE BCC REGISTER WILL BE BUILT UP AFTER  
\*EACH CHARACTER --NOT ZEROED OUT--  
\*\*\*\*\*

## TEST 110

026434 012737 000110 001226  
026442 012737 026612 001216  
026450 012737 102010 031646

```
TST110: MOV #110,TSTNO  
MOV #TST111,NEXT  
MOV #CRC.CCITT,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE CAL
```









```

400 027020 005037 177776 CLR PS ;ZERO CPU PRIO.
401 027024 012777 010000 152330 MOV #BIT12,ADVSCR ;SET AN INTERRUPT RELATIVE BIT.
402 027032 000240 NOP ;WAST TIME
403 027034 012777 002000 152320 MOV #BIT10,ADVSCR ;SET THE ALTERNATE RELATIVE BIT.
404 027042 000240 NOP ;WAST
405 027044 005077 152312 CLR ADVSCR ;ZERO REG
406 027050 004537 031654 JSR R5,SETVEC ;GO RESET VECTORS "A" AND "B"
407 027054 027126 3$ ;"A"
408 027056 027114 2$ ;"B"
409 027060 340 340 .BYTE 340,340 ;PRIO. AT 7
410 027062 052777 012000 152272 BIS #BIT12!BIT10,ADVSCR
411 027070 000240 NOP ;SET BOTH INTERRUPT RELATIVE BITS.
412 027072 104010 HLT 10 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
413 027074 004537 031654 1$: JSR R5,SETVEC ;RESET VECTORS
414 027100 031676 NO.ATRAP ;"A"
415 027102 031702 NO.BTRAP ;"B"
416 027104 340 340 .BYTE 340,340
417 027106 005077 152250 CLR ADVSCR ;DSABLE DV11
418 027112 104400 SCOPE ;SCOPE THIS TEST.
419 027114 012706 001200 2$: MOV #STACK,SP ;RESET STACK
420 027120 005077 152236 CLR ADVSCR ;DSABLE DV11
421 027124 000763 BR 1$ ;RETURN
422 027126 104011 3$: HLT 11 ;VECTOR HERE WAS WRONG SIDE
423 027130 000771 BR 2$

```

```

***** TEST 113 *****
*TEST THAT SETTING BIT15!BIT9 AND BIT13!BIT9
*NPR STAT INTR AND NPR STAT IE PRODUCE AN INTERRUPT ON VECTOR "B"
*****

```

: TEST 113

```

430 027132 012737 000113 001226 TST113: MOV #113,TSTNO
431 027140 012737 027310 001216 MOV #TST114,NEXT
432 027146 012737 000340 177776 MOV #340,PS ;LOCK OUT CPU INTERRUPTS
433 027154 104412 MSTCLR ;ISSUE DVRESET
434 027156 004537 031654 JSR R5,SETVEC ;GO SET VECTOR "A" AND "B"
435 027162 031676 NO.ATRAP ;"A"
436 027164 031702 NO.BTRAP ;"B"
437 027166 340 340 .BYTE 340,340 ;PRIO. AT 7
438 027170 005037 177776 CLR PS ;ZERO CPU PRIO.
439 027174 012777 101000 152160 MOV #BIT15!BIT9,ADVSCR ;SET AN INTERRUPT RELATIVE BIT.
440 027202 000240 NOP ;WAST TIME
441 027204 012777 021000 152150 MOV #BIT13!BIT9,ADVSCR ;SET THE ALTERNATE RELATIVE BIT.
442 027212 000240 NOP ;WAST
443 027214 005077 152142 CLR ADVSCR ;ZERO REG
444 027220 012777 001000 152134 MOV #BIT9,ADVSCR ;SET SYS MAINT ENABLE
445 027226 004537 031654 JSR R5,SETVEC ;GO RESET VECTORS "A" AND "B"
446 027232 027304 3$ ;"A"
447 027234 027272 2$ ;"B"
448 027236 340 340 .BYTE 340,340 ;PRIO. AT 7
449 027240 052777 121000 152114 BIS #BIT15!BIT9!BIT13!BIT9,ADVSCR
450 027246 000240 NOP ;SET BOTH INTERRUPT RELATIVE BITS.
451 027250 104010 HLT 10 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
452 027252 004537 031654 1$: JSR R5,SETVEC ;RESET VECTORS
453 027256 031676 NO.ATRAP ;"A"

```































```

00000000 031650 040037 031650
00000000 031650 000041
00000000 031650 005037 001252
00000000 031650 013700 031650
00000000 031650 013701 001252
00000000 031650 010102
00000000 031650 040100
00000000 031650 043702 031650
00000000 031650 050200
00000000 031646 043737 031646 001252
00000000 031650 050037 001252
00000000 031650 005037 001246
00000000 031650 001232
00000000 031650 013727 001252 031652
00000000 031650 012602
00000000 031650 012601
00000000 031650 012600
00000000 031650 000205
00000000 031650 000000
00000000 031650 000000
00000000 031650 000000
00000000 031650 000200
00000000 031650 120001
00000000 031650 102010
00000000 031654
00000000 031654 013577 147472
00000000 031650 013577 147472
00000000 031654 112577 147464
00000000 031670 112577 147464
00000000 031674 000205
00000000 031676
00000000 031676 104011
00000000 031700 000002
00000000 031702
00000000 031702 104016
00000000 031704 000002

```

```

BIC RD,BOCFBK
CLC
ROR TEMP3
MOV BCCFBK,R0
MOV TEMP3,R1
MOV R1,R2
MOV R1,R0
BIC BCCFBK,R2
MOV R2,R0
BIC XPOLY,TEMP3
MOV R0,TEMP3
DEC TEMP1
BNE 15
MOV TEMP2,CALBCC
MOV (SP)+,R2
MOV (SP)+,R1
MOV (SP)+,R0
RTS
XPOLY:
BOCFBK:
CALBCC:
LACE=200
CRC16=120001
CRC.CCITT=102010

```

```

SETVEC:
MOV (R5)+,ADVVEC
MOV (R5)+,ADVTEC
MOVB (R5)+,ADVRLVL
MOVB (R5)+,ADVTLVL
RTS
NO.ATRAP:
HLT 11
RTI
NO.BTRAP:
HLT 12
RTI

```



# M09

6013

031706	050377	044522	040515	EM1:	.ASCIZ	<377>/PRIMARY REGISTER ADDRESSING TIME-OUT/
031754	051777	041505	047117	EM2:	.ASCIZ	<377>/SECONDARY REGISTER READ/WRITE TEST/
032020	050377	044522	040515	EM3:	.ASCIZ	<377>/PRIMARY REGISTER READ/WRITE TEST/
032062	046777	046505	051117	EM4:	.ASCIZ	<377>/MEMORY EXTENSION READ/WRITE TEST/
032124	051777	042520	044503	EM5:	.ASCIZ	<377>/SPECIAL FUNCTION REG TEST/
032157	377	042526	052103	EM6:	.ASCIZ	<377>/VECTOR "A" FAILED TO INTERRUPT/
032216	053377	041505	047524	EM7:	.ASCIZ	<377>/VECTOR "B" FAILED TO INTERRUPT/
032255	377	047125	054105	EM8:	.ASCIZ	<377>/UNEXPECTED INTERRUPT ON VECTOR "A"/
032320	052777	042516	050130	EM9:	.ASCIZ	<377>/UNEXPECTED INTERRUPT ON VECTOR "B"/
032363	377	051120	046511	EM10:	.ASCIZ	<377>/PRIMARY REGISTER ERROR/
032413	377	044514	042516	EM11:	.ASCIZ	<377>/LINE CARD STATIC TEST/
032442	051377	043505	051511	DH1:	.ASCIZ	<377>/REGISTER REFERENCED TRAPPED FROM/
032505	377	054105	042520	DH2:	.ASCIZ	<377>/EXPECTED FOUND LINE SEC REG PRI REG/
032557	377	054105	042520	DH3:	.ASCIZ	<377>/EXPECTED FOUND PRI REG/
032612	045377	051123	050040	DH4:	.ASCIZ	<377>/JSR PC DVSFR EXPECTED FOUND/
032653	377	053104	043123	DH5:	.ASCIZ	<377>/DVSFR EXPECTED FOUND/
032704	046777	052123	041523	DH6:	.ASCIZ	<377>/MSTSCAN DVSFR EXPECTED FOUND LINE/

.EVEN  
 SKIP=000000  
 DATA: 0  
 NPRLOC: 0

6014	032754	000000		DT1:	2	
6015	032756	000000				
6016	032760	000002				
6017	032762	006	017			.BYTE 6,15.
6018	032764	001262				SAVR1
6019	032766	006	002			.BYTE 6,2
6020	032770	001264				SAVR2
6021	032772	000005		DT2:	5	
6022	032774	006	004			.BYTE 6,4
6023	032776	001270				SAVR4
6024	033000	006	002			.BYTE 6,2
6025	033002	001266				SAVR3
6026	033004	002	004			.BYTE 2,4
6027	033006	001260				SAVR0
6028	033010	002	007			.BYTE 2,7
6029	033012	001262				SAVR1
6030	033014	006	002			.BYTE 6,2
6031	033016	001264				SAVR2
6032	033020	000003		DT3:	3	
6033	033022	006	004			.BYTE 6,4
6034	033024	001272				SAVR5
6035	033026	006	002			.BYTE 6,2
6036	033030	001270				SAVR4
6037	033032	006	002			.BYTE 6,2
6038	033034	001266				SAVR3
6039	033036	000004		DT4:	4	
6040	033040	006	002			.BYTE 6,2
6041	033042	001262				SAVR1
6042	033044	006	002			.BYTE 6,2
6043	033046	001266				SAVR3
6044	033050	006	004			.BYTE 6,4
6045	033052	001272				SAVR5
6046	033054	006	001			.BYTE 6,1
6047	033056	001270				SAVR4
6048	033060			DT5:		
6049	033060	000003			3	

6050	033062	006	002	.BYTE	6,2
6051	033064	001264		SAVR2	
6052	033066	006	004	.BYTE	6,4
6053	033070	001272		SAVR5	
6054	033072	006	001	.BYTE	6,1
6055	033074	001270		SAVR4	
6056	033076	000005		S	
6057	033100	006	003	.BYTE	6,3
6058	033102	001260		SAVR0	
6059	033104	006	001	.BYTE	6,1
6060	033106	001264		SAVR2	
6061	033110	006	004	.BYTE	6,4
6062	033112	001272		SAVR5	
6063	033114	006	001	.BYTE	6,1
6064	033116	001270		SAVR4	
6065	033120	002	001	.BYTE	2,1
6066	033122	001262		SAVR1	

DT6:

.ERRTAB:

6068	033124			0	
6069	033124	000000		0	
6070	033126	000000		0	
6071	033130	000000		0	
6072	033132	031706		EM1	
6073	033134	032442		DH1	;HALT 1
6074	033136	032760		DT1	
6075	033140	031754		EM2	
6076	033142	032505		DH2	;HALT 2
6077	033144	032772		DT2	
6078	033146	032020		EM3	
6079	033150	032557		DH3	;HALT 3
6080	033152	033020		DT3	
6081	033154	032062		EM4	
6082	033156	032505		DH2	;HALT 4
6083	033160	032772		DT2	
6084	033162	032124		EM5	
6085	033164	032612		DH4	;HALT 5
6086	033166	033036		DT4	
6087	033170	032124		EM5	
6088	033172	032653		DH5	;HALT 6
6089	033174	033060		DT5	
6090	033176	032157		EM6	
6091	033200	000000		0	;HALT 7
6092	033202	000000		0	
6093	033204	032216		EM7	
6094	033206	000000		0	;HALT 10
6095	033210	000000		0	
6096	033212	032255		EM8	
6097	033214	000000		0	;HALT 11
6098	033216	000000		0	
6099	033220	032320		EM9	
6100	033222	000000		0	;HALT 12
6101	033224	000000		0	
6102	033226	032363		EM10	
6103	033230	032557		DH3	;HALT 13
6104	033232	033020		DT3	
6105	033234	032413		EM11	











E10

1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503	1504	1505	1506	1507	1508	1509	1510	1511	1512	1513	1514	1515	1516	1517	1518	1519	1520	1521	1522	1523	1524	1525	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551	1552	1553	1554	1555	1556	1557	1558	1559	1560	1561	1562	1563	1564	1565	1566	1567	1568	1569	1570	1571	1572	1573	1574	1575	1576	1577	1578	1579	1580	1581	1582	1583	1584	1585	1586	1587	1588	1589	1590	1591	1592	1593	1594	1595	1596	1597	1598	1599	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615	1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628	1629	1630	1631	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641	1642	1643	1644	1645	1646	1647	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663	1664	1665	1666	1667	1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1679	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692	1693	1694	1695	1696	1697	1698	1699	1700	1701	1702	1703	1704	1705	1706	1707	1708	1709	1710	1711	1712	1713	1714	1715	1716	1717	1718	1719	1720	1721	1722	1723	1724	1725	1726	1727	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743	1744	1745	1746	1747	1748	1749	1750	1751	1752	1753	1754	1755	1756	1757	1758	1759	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775	1776	1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1787	1788	1789	1790	1791	1792	1793	1794	1795	1796	1797	1798	1799	1800	1801	1802	1803	1804	1805	1806	1807	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818	1819	1820	1821	1822	1823	1824	1825	1826	1827	1828	1829	1830	1831	1832	1833	1834	1835	1836	1837	1838	1839	1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871	1872	1873	1874	1875	1876	1877	1878	1879	1880	1881	1882	1883	1884	1885	1886	1887	1888	1889	1890	1891	1892	1893	1894	1895	1896	1897	1898	1899	1900	1901	1902	1903	1904	1905	1906	1907	1908	1909	1910	1911	1912	1913	1914	1915	1916	1917	1918	1919	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------



















































SYMBOLS AND ABBREVIATIONS

01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	00
01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	00
01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	00











.IFF	5723	5727	5729	5733	5741	5746	5760	5765	5771	5773	5777	5784	5789	5803	5811
	1739	1741	1746	1747	1768	1772	1777	1778	1837	1840	1845	1846	1863	1866	1871
	1872	1889	1892	1897	1898	1915	1918	1923	1924	1941	1944	1949	1950	1967	1971
	1977	1978	2000	2003	2008	2009	2026	2029	2034	2035	2052	2055	2060	2061	2070
	2081	2086	2087	2104	2107	2112	2113	2130	2133	2138	2139	2156	2161	2166	2167
	2188	2190	2195	2196	2210	2214	2215	2219	2220	2222	2224	2225	2240	2241	2243
	2270	2276	2299	2299	2291	2296	2297	2316	2319	2324	2325	2344	2347	2351	2352
	2370	2377	2380	2381	2391	2403	2408	2409	2426	2429	2429	2434	2447	2451	2452
	2461	2470	2481	2486	2487	2504	2507	2512	2513	2520	2523	2524	2529	2530	2531
	2544	2550	2555	2585	2590	2591	2608	2611	2617	2618	2645	2648	2654	2655	2656
	2670	2677	2694	2695	2701	2709	2712	2717	2718	2725	2738	2742	2744	2751	2754
	2770	2777	2790	2790	2795	2796	2813	2816	2821	2822	2829	2842	2847	2848	2850
	2861	2866	2874	2891	2894	2899	2900	2917	2924	2929	2930	2962	2966	2971	2977
	2991	3003	3030	3031	3064	3068	3074	3075	3175	3184	3190	3191	3230	3237	3240
	3257	3277	3299	3303	3308	3309	3318	3364	3378	3381	3385	3390	3391	3410	3411
	3427	3433	3433	3442	3452	3461	3470	3479	3488	3491	3496	3497	3510	3517	3520
	3530	3530	3539	3548	3557	3568	3574	3579	3580	3619	3629	3634	3635	3688	3691
	3700	3707	3822	3828	3843	3844	3890	3896	3901	3949	3949	3952	3957	3958	4067
	4070	4083	4084	4111	4122	4127	4128	4298	4303	4309	4309	4338	4343	4348	4349
	4398	4411	4416	4417	4646	4652	4657	4658	4697	4701	4706	4707	4800	4806	4809
	4821	4821	4822	4881	4884	4889	4890	4929	4933	4938	4939	5211	5216	5221	5222
	5226	5226	5266	5267	5301	5306	5311	5312	5346	5348	5353	5354	5386	5388	5393
	5411	5426	5428	5433	5434	5467	5471	5476	5477	5508	5511	5516	5517	5533	5536
	5545	5545	5558	5561	5566	5567	5583	5586	5591	5592	5609	5613	5618	5619	5641
	5778	5784	5789	5790	5803	5812	5824	5830	5835	5836	5849	5857	5871	5877	5882
.IFT	1956	1972	1999	1767	1772	1836	1840	1862	1866	1888	1892	1914	1918	1940	1944
	1956	1972	1999	2003	2025	2029	2051	2055	2077	2081	2103	2107	2129	2133	2155
	2161	2187	2190	2209	2214	2222	2231	2235	2259	2263	2287	2291	2315	2319	2343
	2347	2371	2375	2399	2403	2425	2429	2451	2455	2477	2481	2503	2507	2529	2543
	2553	2559	2581	2585	2607	2611	2644	2648	2682	2689	2697	2708	2712	2724	2738
	2750	2754	2786	2790	2812	2816	2838	2842	2864	2868	2890	2894	2897	2924	2938
	2955	2985	3025	3063	3068	3174	3184	3232	3237	3252	3298	3303	3318	3363	3378
	3385	3409	3409	3421	3433	3442	3451	3460	3469	3478	3487	3491	3509	3517	3529
	3547	3547	3556	3567	3574	3618	3629	3687	3691	3821	3828	3889	3896	3948	3951
	4078	4078	4110	4122	4297	4303	4337	4343	4397	4411	4645	4652	4696	4701	4799
	4808	4808	4816	4880	4884	4928	4933	5210	5216	5255	5261	5300	5306	5348	5351
	5388	5388	5425	5428	5466	5471	5507	5511	5522	5526	5557	5561	5582	5586	5603
	5640	5640	5645	5690	5698	5717	5723	5733	5741	5760	5765	5777	5784	5806	5812
	5830	5830	5849	5857	5870	5877									
.IFTF	1746	1747	1777	1778	1845	1846	1848	1850	1855	1871	1872	1874	1876	1881	1897
.IFF	1898	1900	1902	1907	1923	1924	1926	1928	1933	1949	1950	1952	1954	1959	1977
	1978	2008	2009	2011	2013	2018	2034	2035	2037	2039	2044	2060	2061	2063	2065
	2070	2086	2087	2089	2091	2096	2112	2113	2115	2117	2122	2138	2139	2141	2143
	2148	2166	2167	2195	2196	2219	2220	2240	2241	2243	2245	2251	2256	2269	2271
	2273	2279	2296	2297	2299	2301	2307	2324	2325	2327	2329	2335	2352	2353	2355
	2357	2363	2380	2381	2383	2385	2391	2408	2409	2411	2413	2418	2434	2435	2437
	2439	2444	2460	2461	2463	2465	2470	2486	2487	2489	2491	2496	2512	2513	2515
	2517	2522	2538	2539	2541	2543	2548	2564	2565	2567	2569	2574	2590	2591	2593
	2595	2600	2617	2618	2654	2655	2694	2695	2717	2718	2720	2722	2727	2743	2744
	2746	2748	2753	2769	2770	2772	2774	2779	2795	2796	2798	2800	2805	2809	2810
	2824	2826	2831	2847	2848	2850	2852	2857	2873	2874	2876	2878	2893	2894	2895
	2902	2904	2909	2929	2930	2971	2972	3030	3031	3073	3075	3190	3191	3240	3241
	3308	3309	3390	3391	3426	3427	3496	3497	3522	3523	3579	3580	3589	3590	3591



.LSP

.LIST

.MACRO  
.NLIST

4000	3610	3611	3634	3635	3643	3655	3667	3679	3696	3697	3843	3844	3901	3902
4001	3611	3612	3635	3636	3644	3656	3668	3680	3697	3698	3844	3845	3901	3903
4002	3612	3613	3636	3637	3645	3657	3669	3681	3698	3699	3845	3846	3902	3904
4003	3613	3614	3637	3638	3646	3658	3670	3682	3699	3700	3846	3847	3903	3905
4004	3614	3615	3638	3639	3647	3659	3671	3683	3700	3701	3847	3848	3904	3906
4005	3615	3616	3639	3640	3648	3660	3672	3684	3701	3702	3848	3849	3905	3907
4006	3616	3617	3640	3641	3649	3661	3673	3685	3702	3703	3849	3850	3906	3908
4007	3617	3618	3641	3642	3650	3662	3674	3686	3703	3704	3850	3851	3907	3909
4008	3618	3619	3642	3643	3651	3663	3675	3687	3704	3705	3851	3852	3908	3910
4009	3619	3620	3643	3644	3652	3664	3676	3688	3705	3706	3852	3853	3909	3911
4010	3620	3621	3644	3645	3653	3665	3677	3689	3706	3707	3853	3854	3910	3912
4011	3621	3622	3645	3646	3654	3666	3678	3690	3707	3708	3854	3855	3911	3913
4012	3622	3623	3646	3647	3655	3667	3679	3691	3708	3709	3855	3856	3912	3914
4013	3623	3624	3647	3648	3656	3668	3680	3692	3709	3710	3856	3857	3913	3915
4014	3624	3625	3648	3649	3657	3669	3681	3693	3710	3711	3857	3858	3914	3916
4015	3625	3626	3649	3650	3658	3670	3682	3694	3711	3712	3858	3859	3915	3917
4016	3626	3627	3650	3651	3659	3671	3683	3695	3712	3713	3859	3860	3916	3918
4017	3627	3628	3651	3652	3660	3672	3684	3696	3713	3714	3860	3861	3917	3919
4018	3628	3629	3652	3653	3661	3673	3685	3697	3714	3715	3861	3862	3918	3920
4019	3629	3630	3653	3654	3662	3674	3686	3698	3715	3716	3862	3863	3919	3921
4020	3630	3631	3654	3655	3663	3675	3687	3699	3716	3717	3863	3864	3920	3922
4021	3631	3632	3655	3656	3664	3676	3688	3700	3717	3718	3864	3865	3921	3923
4022	3632	3633	3656	3657	3665	3677	3689	3701	3718	3719	3865	3866	3922	3924
4023	3633	3634	3657	3658	3666	3678	3690	3702	3719	3720	3866	3867	3923	3925
4024	3634	3635	3658	3659	3667	3679	3691	3703	3720	3721	3867	3868	3924	3926
4025	3635	3636	3659	3660	3668	3680	3692	3704	3721	3722	3868	3869	3925	3927
4026	3636	3637	3660	3661	3669	3681	3693	3705	3722	3723	3869	3870	3926	3928
4027	3637	3638	3661	3662	3670	3682	3694	3706	3723	3724	3870	3871	3927	3929
4028	3638	3639	3662	3663	3671	3683	3695	3707	3724	3725	3871	3872	3928	3930
4029	3639	3640	3663	3664	3672	3684	3696	3708	3725	3726	3872	3873	3929	3931
4030	3640	3641	3664	3665	3673	3685	3697	3709	3726	3727	3873	3874	3930	3932
4031	3641	3642	3665	3666	3674	3686	3698	3710	3727	3728	3874	3875	3931	3933
4032	3642	3643	3666	3667	3675	3687	3699	3711	3728	3729	3875	3876	3932	3934
4033	3643	3644	3667	3668	3676	3688	3700	3712	3729	3730	3876	3877	3933	3935
4034	3644	3645	3668	3669	3677	3689	3701	3713	3730	3731	3877	3878	3934	3936
4035	3645	3646	3669	3670	3678	3690	3702	3714	3731	3732	3878	3879	3935	3937
4036	3646	3647	3670	3671	3679	3691	3703	3715	3732	3733	3879	3880	3936	3938
4037	3647	3648	3671	3672	3680	3692	3704	3716	3733	3734	3880	3881	3937	3939
4038	3648	3649	3672	3673	3681	3693	3705	3717	3734	3735	3881	3882	3938	3940
4039	3649	3650	3673	3674	3682	3694	3706	3718	3735	3736	3882	3883	3939	3941
4040	3650	3651	3674	3675	3683	3695	3707	3719	3736	3737	3883	3884	3940	3942
4041	3651	3652	3675	3676	3684	3696	3708	3720	3737	3738	3884	3885	3941	3943
4042	3652	3653	3676	3677	3685	3697	3709	3721	3738	3739	3885	3886	3942	3944
4043	3653	3654	3677	3678	3686	3698	3710	3722	3739	3740	3886	3887	3943	3945
4044	3654	3655	3678	3679	3687	3699	3711	3723	3740	3741	3887	3888	3944	3946
4045	3655	3656	3679	3680	3688	3700	3712	3724	3741	3742	3888	3889	3945	3947
4046	3656	3657	3680	3681	3689	3701	3713	3725	3742	3743	3889	3890	3946	3948
4047	3657	3658	3681	3682	3690	3702	3714	3726	3743	3744	3890	3891	3947	3949
4048	3658	3659	3682	3683	3691	3703	3715	3727	3744	3745	3891	3892	3948	3950
4049	3659	3660	3683	3684	3692	3704	3716	3728	3745	3746	3892	3893	3949	3951
4050	3660	3661	3684	3685	3693	3705	3717	3729	3746	3747	3893	3894	3950	3952
4051	3661	3662	3685	3686	3694	3706	3718	3730	3747	3748	3894	3895	3951	3953
4052	3662	3663	3686	3687	3695	3707	3719	3731	3748	3749	3895	3896	3952	3954
4053	3663	3664	3687	3688	3696	3708	3720	3732	3749	3750	3896	3897	3953	3955
4054	3664	3665	3688	3689	3697	3709	3721	3733	3750	3751	3897	3898	3954	3956
4055	3665	3666	3689	3690	3698	3710	3722	3734	3751	3752	3898	3899	3955	3957
4056	3666	3667	3690	3691	3699	3711	3723	3735	3752	3753	3899	3900	3956	3958
4057	3667	3668	3691	3692	3700	3712	3724	3736	3753	3754	3900	3901	3957	3959
4058	3668	3669	3692	3693	3701	3713	3725	3737	3754	3755	3901	3902	3958	3960
4059	3669	3670	3693	3694	3702	3714	3726	3738	3755	3756	3902	3903	3959	3961
4060	3670	3671	3694	3695	3703	3715	3727	3739	3756	3757	3903	3904	3960	3962
4061	3671	3672	3695	3696	3704	3716	3728	3740	3757	3758	3904	3905	3961	3963
4062	3672	3673	3696	3697	3705	3717	3729	3741	3758	3759	3905	3906	3962	3964
4063	3673	3674	3697	3698	3706	3718	3730	3742	3759	3760	3906	3907	3963	3965
4064	3674	3675	3698	3699	3707	3719	3731	3743	3760	3761	3907	3908	3964	3966
4065	3675	3676	3699	3700	3708	3720	3732	3744	3761	3762	3908	3909	3965	3967
4066	3676	3677	3700	3701	3709	3721	3733	3745	3762	3763	3909	3910	3966	3968
4067	3677	3678	3701	3702	3710	3722	3734	3746	3763	3764	3910	3911	3967	3969
4068	3678	3679	3702	3703	3711	3723	3735	3747	3764	3765	3911	3912	3968	3970
4069	3679	3680	3703	3704	3712	3724	3736	3748	3765	3766	3912	3913	3969	3971
4070	3680	3681	3704	3705	3713	3725	3737	3749	3766	3767	3913	3914	3970	3972
4071	3681	3682	3705	3706	3714	3726	3738	3750	3767	3768	3914	3915	3971	3973
4072	3682	3683	3706	3707	3715	3727	3739	3751	3768	3769	3915	3916	3972	3974
4073	3683	3684	3707	3708	3716	3728	3740	3752	3769	3770	3916	3917	3973	3975
4074	3684	3685	3708	3709	3717	3729	3741	3753	3770	3771	3917	3918	3974	3976
4075	3685	3686	3709	3710	3718	3730	3742	3754	3771	3772	3918	3919	3975	3977
4076	3686	3687	3710	3711	3719	3731	3743	3755	3772	3773	3919	3920	3976	3978
4077	3687	3688	3711	3712	3720	3732	3744	3756	3773	3774	3920	3921	3977	3979
4078	3688	3689	3712	3713	3721	3733	3745	3757	3774	3775	3921	3922	3978	3980
4079	3689	3690	3713	3714	3722	3734	3746	3758	3775	3776	3922	3923	3979	3981
4080	3690	3691	3714	3715	3723	3735	3747	3759	3776	3777	3923	3924	3980	3982
4081	3691	3692	3715	3716	3724	3736	3748	3760	3777	3778	3924	3925	3981	3983
4082	3692	3693	3716	3717	3725	3737	3749	3761	3778	3779	3925	3926	3982	3984
4083	3693	3694	3717	3718	3726	3738	3750	3762	3779	3780	3926	3927	3983	3985
4084	3694	3695	3718	3719	3727	3739	3751	3763	3780	3781	3927	3928	3984	3986
4085	3695	3696	3719	3720	3728	3740	3752	3764	3781	3782	3928	3929	3985	3987
4086	3696	3697	3720	3721	3729	3741	3753							





