

PDP11/45

PIRQ INTERRUPT TEST
MD-11-DCKBN-B

EP-DCKBN-B-DL-A

OCT 1976

COPYRIGHT ©1976

digital

FICHE 1 OF 1

Made in U.S.A.

The microfiche card contains 24 frames of data, arranged in a 4x6 grid. The frames contain various data, including tables, diagrams, and text, related to a PIRQ interrupt test on a PDP11/45 system. The data is organized into several sections, with some frames showing detailed tables of test results and others showing diagrams or flowcharts. The text is small and dense, typical of microfiche storage.

CO1

MAINDEC-11-DCKEN-B PROG INT ROST LOGIC MACY11 27(732) 10-SEP-76 10:01 PAGE 2
DCKENB.P11

57

108
109
110
111
112
113
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

- 1.0 ABSTRACT
THIS IS A TEST OF THE PROGRAM INTERRUPT REQUEST (PIRQ) LOGIC.
- 2.0 REQUIREMENTS
 - 2.1 EQUIPMENT
BASIC 11/45 SYSTEM
 - 2.2 STORAGE
THIS PROGRAM USES 0 THRU 17500
 - 2.3 PRELIMINARY PROGRAMS
DOAA THRU DONA
- 3.0 LOADING PROCEDURE
LOAD PROGRAM USING ABS LOADER
- 4.0 STARTING PROCEDURE
LOAD ADDRESS 200. PRESS START. THE PROGRAM WILL LOOP AND RING BELL ON PASS COMPLETION.
- 5.0 OPERATING PROCEDURE
 - 5.1 SWITCH SETTINGS
NONE
 - 5.2 SUBROUTINE ABSTRACTS
 - 5.2.1 SCOPE
SCOPE IS A MOVE PC,R1 AND STORES THE PC+2 IN R1.
 - 5.2.2 HLT
HLT IS A HALT INSTRUCTION.
- 6.0 ERRORS
ALL ERRORS WILL CAUSE A HALT TRAP AND INTERRUPT ERRORS WILL CAUSE A HALT AT VECTOR+2.
- 6.1 ERROR RECOVERY
PRESS CONTINUE TO PROCEED TO NEXT TEST
- 6.2 ERROR LOOPING
TO LOOP ON AN ERROR, PLACE A BRANCH TO THE PREVIOUS SCOPE INSTRUCTION IN PLACE OF THE HALT INSTRUCTION.
NOTE THAT IF THE ERROR IS INTERMITTANT THAT THE TEST WILL DROP THRU THE HALT AND PROCEED TO THE NEXT TEST.
THEREFORE, TO LOOP THE TEST CONTINUOUSLY REPLACE THE BEQ .+4 INSTRUCTION IMMEDIATELY PRECEEDING THE HALT WITH A BRANCH BACK TO THE PREVIOUS SCOPE.

TO LOOP ON TRAP FAILURES, PATCH IN THE FOLLOWING ROUTINE AT THE ADDRESS OF THE TRAP VECTOR.

TRAPVEC: TRAPVEC+4
TRAPVEC+2: 0
TRAPVEC+4: 012716 ;MOVE SCOPE ADDRESS TO STACK

114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132

TRAPVEC+6: ADDRESS ; ADDRESS OF PREVIOUS SCOPE
TRAPVEC+10: 000006 ; RETURN TO TEST AT SCOPE

RESTORE ALL LOCATIONS BEFORE PROCEEDING TO NEXT TEST.

7.0 RESTRICTIONS
NONE

8.0 MISCELLANEOUS
ON TRAP ERRORS THE STACK POINTER(R6) WILL CONTAIN THE
ADDRESS WHERE THE TRAP OCCURED.

8.1 EXECUTION TIME
THIS PROGRAM TAKES ABOUT 1 MINUTE.

8.2 STACK POINTER
THIS PROGRAM INITIALLY SETS THE STACK POINTER AT 500.

X
.TITLE MAINDEC-11-DCKBN-B PROG INT RST LOGIC
.NLIST MC,MD,SEQ
.LIST ME
.ABS

;DCKBNA- TESTS THAT PROGRAM INTERRUPT REQUEST (PIRQ) HARDWARE WORKS PROPERLY.
;THE PIRQ LOGIC 'BOOKS' AN INTERRUPT AND WHEN THE PRIORITY LEVEL FALLS
;BELOW THAT OF THE REQUEST THE INTERRUPT IS TAKEN
;NOTE: IT IS NOT SPECIFIED AS TO WHETHER OR NOT THE NEXT INSTRUCTION IS
;EXECUTED IF THE 'BOOKED' REQUEST IS GREATER THAN THAT OF THE PROCESSOR.

;STARTING PROCEDURE
LOAD ADDRESS=200
PRESS START
STACK POINTER IS AT 500
BELL WILL RING WHEN TEST IS COMPLETE

;EQUATE STATEMENTS

000000 R0=%0
000001 R1=%1
000002 R2=%2
000003 R3=%3
000004 R4=%4
000005 R5=%5
000006 SP=%6
000007 PC=%7

;VECTOR ADDRESSES

000004 ERRVEC=4
000010 RESVEC=10
000014 TRITVEC=14
000020 IOTVEC=20
000024 PFVEC=24
000030 FMTVEC=30
000034 TRPVEC=34
000064 TPVEC=64

; TELETYPE PRINTER INTERRUPT VECTOR

;*****INITIAL STACK POINTER=500*****

000500
010701
000000
22626

STKPTR=500
SCOPE=010701
HLT=HALT
POP2=022626

: INITIAL STACK POINTER
: MOVE PC TO R1
: ERROR HALT
: POPS TWO WORD OFF THE STACK

; REGISTER ADDRESSES

177776
177770
177564
177566
177570
177570

PSW=177776
LINK=177770
TPUSR=177564
TPBUF=177566
SWR=177570
DISPLAY=177570

: ADDRESS OF PROCESSOR STATUS
: ADDRESS OF MICRO BREAK REGISTER
: ADDRESS OF TELEPRINTER CONTROL STATUS
: AND DATA BUFFER REGISTER
: ADDRESS OF CONSOLE SWITCH REGISTER
: ADDRESS OF CONSOLE DISPLAY REGISTER

; PSW BIT ASSIGNMENTS

000000
000040
000100
000140
000200
000240
000300
000340
000340

PRTY0=0
PRTY1=40
PRTY2=100
PRTY3=140
PRTY4=200
PRTY5=240
PRTY6=300
PRTY7=340
PRTY10=340

; PIR0 BIT ASSIGNMENTS

000000
001000
002000
004000
010000
020000
040000
100000
100000
000000
000042
000104
000146
000210
000252
000314
000356

PIR0=0
PIR1=1000
PIR2=2000
PIR3=4000
PIR4=10000
PIR5=20000
PIR6=40000
PIR7=100000
PIR10=100000
PIA0=0
PIA1=42
PIA2=104
PIA3=146
PIA4=210
PIA5=252
PIA6=314
PIA7=356

; MACRO CALLS

000154	000156	.	+2
000156	000000	HALT	
000160	000162	.	+2
000162	000000	HALT	
000164	000166	.	+2
000166	000000	HALT	
000170	000172	.	+2
000172	000000	HALT	
000174	000176	.	+2
000176	000000	HALT	
000200	000202	.	+2
000202	000000	HALT	
000204	000206	.	+2
000206	000000	HALT	
000210	000212	.	+2
000212	000000	HALT	
000214	000216	.	+2
000216	000000	HALT	
000220	000222	.	+2
000222	000000	HALT	
000224	000226	.	+2
000226	000000	HALT	
000230	000232	.	+2
000232	000000	HALT	
000234	000236	.	+2
000236	000000	HALT	
000240	000242	.	+2
000242	000000	HALT	
000244	000246	.	+2
000246	000000	HALT	
000250	000252	.	+2
000252	000000	HALT	
000254	000256	.	+2
000256	000000	HALT	
000260	000262	.	+2
000262	000000	HALT	
000264	000266	.	+2
000266	000000	HALT	
000270	000272	.	+2
000272	000000	HALT	
000274	000276	.	+2
000276	000000	HALT	
000300	000302	.	+2
000302	000000	HALT	
000304	000306	.	+2
000306	000000	HALT	
000310	000312	.	+2
000312	000000	HALT	
000314	000316	.	+2
000316	000000	HALT	
000320	000322	.	+2
000322	000000	HALT	
000324	000326	.	+2
000326	000000	HALT	
000330	000332	.	+2
000332	000000	HALT	


```

000334 000336      .+2
000336 000000      HALT
000340 000342      .+2
000342 000000      HALT
000344 000346      .+2
000346 000000      HALT
000350 000352      .+2
000352 000000      HALT
000354 000356      .+2
000356 000000      HALT
000360 000362      .+2
000362 000000      HALT
000364 000366      .+2
000366 000000      HALT
000370 000372      .+2
000372 000000      HALT
000374 000376      .+2
000376 000000      HALT

```

```

000046 000046      .=46
000046 004722      ENDRD
000052 000052      .=52
000052 040000      40000

```

```

000200 000200      .=200
000167 000606      JMP      START

```

```

001000 001000      . =1000
001002 000000      ICNT: 0
001004 177772      PI: 177772
001006 177773      PIH: 177773
001008 000240      PIRVEC: 240
001010 001242      PIRLVL: 242
001012 005067 177762      START: CLR      ICNT
001016 012706 000500      MOV      #STKPTR, SP
001022 012706 000500      BEGIN: MOV      #STKPTR, SP
001026 012767 000340 176742      MOV      #PRTY7, PSW
001034 016737 177740 177570      MOV      ICNT, @DISPLAY
001042 032737 000400 177570      BIT      #400, @SMR
001050 001403      BEQ      .+10
001052 113737 177570 177770      MOVB    @SMR, @UBREAK ;LOAD MICRO BREAK REG WITH SRO-7

```

```

001060 012767 001074 176716      ;TEST THAT PROGRAM INTERRUPT REGISTER (PIRQ) CAN BE ACCESSED
001066 005777 177710      TO:  MOV      #TOA, 4 ;LOAD ERROR TRAP VECTOR
001072 000403      TST      @PI ;REFERENCE PI
001074 022626      BR      TOB
001076 000000      TOA:  POP2     ;POP 2 WORDS OFF THE STACK
001100 000767      HLT     ;ERROR CP FAILED TO ACCESS PI
001102 012767 000006 176674      TOB:  BR      TO ;LOOP TEST IF ERROR
001110 000400      BR      T1 ;RESTORE ERROR TRAP
;GO TO NEXT TEST

```

;TEST THAT PROGRAM INTERRUPT REGISTER CAN BE LOADED AND CLEARED (T1-T7)

001112	010701			T1:	SCOPE		
001114	012767	000340	176654		MOV	#PRTY7,PSW	;SET PROCESSER PRIORITY=7
001122	012777	001000	177652		MOV	#PIR1,#PI	;SET PIR=1
001130	017700	177646			MOV	#PI,RO	;GET RESULT
001134	022700	001042			CMP	#PIR1+PIA1,RO	;CORRECT RESULT?
001140	001401				BEQ	T1A	
001142	001000				HLT		;INCORRECT RESULT
001144	005077	177632		T1A:	CLR	#PI	;CLEAR PROGRAM INTERRUPT REGISTER
001150	017700	177626			MOV	#PI,RO	;GET RESULTS
001154	001401				BEQ	T2	
001156	000000				HLT		;PIR0 DID NOT CLEAR
001160	010701			T2:	SCOPE		
001162	012777	002000	177612		MOV	#PIR2,#PI	;SET PIR=2
001170	017700	177606			MOV	#PI,RO	;GET RESULT
001174	022700	002104			CMP	#PIR2+PIA2,RO	;CORRECT RESULT
001200	001401				BEQ	T2A	
001202	001000				HLT		
001204	001377	177572		T2A:	CLR	#PI	
001210	017700	177566			MOV	#PI,RO	
001214	001401				BEQ	T3	
001216	000000				HLT		
001220	010701			T3:	SCOPE		
001222	012777	004000	177552		MOV	#PIR3,#PI	
001230	017700	177546			MOV	#PI,RO	
001234	022700	004146			CMP	#PIR3+PIA3,RO	
001240	001401				BEQ	T3A	
001242	000000				HLT		
001244	005077	177532		T3A:	CLR	#PI	
001250	017700	177526			MOV	#PI,RO	
001254	001401				BEQ	T4	
001256	000000				HLT		

```

001260 010701          T4:  SCOPE
001262 012777 010000 177512  MOV    #PIR4,API
001270 017700 177506          MOV    API,RO
001274 022700 010210          CMP    #PIR4+PIA4,RO
001300 001401          BEQ    T4A
001302 000000          HLT
001304 005077 177472  T4A:  CLR    API
001310 017700 177466          MOV    API,RO
001314 001401          BEQ    T5

001316 000000          HLT
001320 010701          T5:  SCOPE
001322 012777 020000 177452  MOV    #PIR5,API
001330 017700 177446          MOV    API,RO
001334 022700 020252          CMP    #PIR5+PIA5,RO
001340 001401          BEQ    T5A
001342 000000          HLT
001344 005077 177432  T5A:  CLR    API
001350 017700 177426          MOV    API,RO
001354 001401          BEQ    T6

001356 000000          HLT
001360 010701          T6:  SCOPE
001362 012777 040000 177412  MOV    #PIR6,API
001370 017700 177406          MOV    API,RO
001374 022700 040314          CMP    #PIR6+PIA6,RO
001400 001401          BEQ    T6A
001402 000000          HLT
001404 005077 177372  T6A:  CLR    API
001410 017700 177366          MOV    API,RO
001414 001401          BEQ    T7

001416 000000          HLT
001420 010701          T7:  SCOPE
001422 012777 100000 177352  MOV    #PIR7,API
001430 017700 177346          MOV    API,RO
001434 022700 100356          CMP    #PIR7+PIA7,RO
001440 001401          BEQ    T7A
001442 000000          HLT
001444 005077 177332  T7A:  CLR    API
001450 017700 177326          MOV    API,RO
001454 001401          BEQ    T10
001456 000000          HLT

;TEST THAT RESET CLEARS PIR0
001460 010701          T10: SCOPE
001462 012777 177777 177312  MOV    #-1,API          ;SET ALL PIR BITS IN MSH AND
                                ;PIA BITS = TO 7 IN LSH
001470 017700 177306          MOV    API,RO          ;GET RESULT
001474 022700 177356          CMP    #177000+PIA7,RO ;DID ALL CORRECT BITS SET
001500 001401          BEQ    T10A
001502 000000          HLT
001504 000005          T10A: RESET          ;RESET
001506 017700 177270          MOV    API,RO          ;GET RESULT
001512 001402          BEQ    T11          ;BRANCH IF 0

```

L01

MAINDEC-11-DCKBN-B PROG INT RQST LOGIC MACY11 27(732) 10-SEP-76 10:01 PAGE 11
DCKBNB.P11

001514 000000
001516 000760

HLT
BR T10

;RESET DID NOT CLEAR ALL BITS
;LOOP TEST IF RESET FAILS

MO1

```

;TEST THAT ODD BYTE OF PIRQ CAN BE REFERENCED.
T11: SCOPE
      MOVB    #2,APIH           ;LOAD ODD BYTE
      MOVB    APIH,RO          ;GET ODD BYTE
      CMPB    #2,RO           ;DID ODD BYTE LOAD CORRECTLY
      BEQ     T11A
      HLT
T11A: MOV     API,RO           ;GET PIRQ
      CMP     #PIR1+PIA1,RO    ;COMPARE WORD
      BEQ     T12
      HLT                       ;WORD FAILED

;TEST THAT EVEN BYTE BITS CANNOT BE 'PROGRAM' SET.
T12: SCOPE
      CLR     API             ;CLEAR PIRQ
      MOVB    #8-1,API        ;TRY TO SET EVEN BYTE BITS
      MOV     API,RO          ;GET RESULT
      BEQ     T13
      HLT                       ;ERROR! PIRQ GOT LOADED

;TEST THAT 'PIA' BITS DECODE ONLY THE MOST SIGNIFICANT 'SET' BIT
T13: SCOPE
      MOV     #PIR1,API
      MOV     API,RO
      CMP     #PIR1+PIA1,RO
      BEQ     .+4
      HLT
      BIS     #PIR2,API
      MOV     API,RO
      CMP     #PIR1+PIR2+PIA2,RO
      BEQ     .+4
      HLT
      BIS     #PIR3,API
      MOV     API,RO
      CMP     #PIR1+PIR2+PIR3+PIA3,RO
      BEQ     .+4
      HLT
      BIS     #PIR4,API
      MOV     API,RO
      CMP     #PIR1+PIR2+PIR3+PIR4+PIA4,RO
      BEQ     .+4
      HLT
      BIS     #PIR5,API
      MOV     API,RO
      CMP     #PIR1+PIR2+PIR3+PIR4+PIR5+PIA5,RO
      BEQ     .+4
      HLT
      BIS     #PIR6,API
      MOV     API,RO
  
```

001520	010701				
001522	112777	000002	177254	T11:	SCOPE
001530	117700	177250			MOVB #2,APIH ;LOAD ODD BYTE
001534	122700	000002			MOVB APIH,RO ;GET ODD BYTE
001540	001401				CMPB #2,RO ;DID ODD BYTE LOAD CORRECTLY
001542	000000				BEQ T11A
001544	017700	177232		T11A:	MOV API,RO ;GET PIRQ
001550	022700	001042			CMP #PIR1+PIA1,RO ;COMPARE WORD
001554	001401				BEQ T12
001556	000000				HLT ;WORD FAILED
;TEST THAT EVEN BYTE BITS CANNOT BE 'PROGRAM' SET.					
001560	010701			T12:	SCOPE
001562	00507	177214			CLR API ;CLEAR PIRQ
001566	112777	177777	177206		MOVB #8-1,API ;TRY TO SET EVEN BYTE BITS
001574	017700	177202			MOV API,RO ;GET RESULT
001600	001401				BEQ T13
001602	000000				HLT ;ERROR! PIRQ GOT LOADED
;TEST THAT 'PIA' BITS DECODE ONLY THE MOST SIGNIFICANT 'SET' BIT					
001604	010701			T13:	SCOPE
001606	012777	001000	177166		MOV #PIR1,API
001614	017700	177162			MOV API,RO
001620	022700	001042			CMP #PIR1+PIA1,RO
001624	001401				BEQ .+4
001626	000000				HLT
001630	052777	002000	177144		BIS #PIR2,API
001636	017700	177140			MOV API,RO
001642	022700	003104			CMP #PIR1+PIR2+PIA2,RO
001646	001401				BEQ .+4
001650	000000				HLT
001652	052777	004000	177122		BIS #PIR3,API
001660	017700	177116			MOV API,RO
001664	022700	007146			CMP #PIR1+PIR2+PIR3+PIA3,RO
001670	001401				BEQ .+4
001672	000000				HLT
001674	052777	010000	177100		BIS #PIR4,API
001702	017700	177074			MOV API,RO
001706	022700	017210			CMP #PIR1+PIR2+PIR3+PIR4+PIA4,RO
001712	001401				BEQ .+4
001714	000000				HLT
001716	052777	020000	177056		BIS #PIR5,API
001724	017700	177052			MOV API,RO
001730	022700	037252			CMP #PIR1+PIR2+PIR3+PIR4+PIR5+PIA5,RO
001734	001401				BEQ .+4
001736	000000				HLT
001740	052777	040000	177034		BIS #PIR6,API
001746	017700	177030			MOV API,RO

001752	022700	077314		CMP	#PIR1+PIR2+PIR3+PIR4+PIR5+PIR6+PIA6,RO
001756	001401			BEQ	.+4
001760	000000			HLT	
001762	052777	100000	177012	BIS	#PIR7,API
001770	017700	177006		MOV	API,RO
001774	022700	177356		CMP	#PIR1+PIR2+PIR3+PIR4+PIR5+PIR6+PIR7+PIA7,RO
002000	001401			BEQ	T14
002002	000000			HLT	

```

;TEST THAT WHEN PROGRAM INTERRUPT OCCURS THAT IT DOES SO AT THE CORRECT
;VECTOR. IF THE VECTOR IS INCORRECT PROGRAM WILL HALT AT THE INCORRECT VECTOR
;ADDRESS +2.
002004 010701 002042 176772 T14: SCOPE
002006 012777 000340 176766 MOV #T14A,@PIRVEC ;LOAD INTERRUPT VECTOR AND
002014 012777 000340 176766 MOV #PRTY7,@PIRLVL ;PRIORITY LEVEL
002022 012777 001000 176752 MOV #PIR1,@PI ;REQUEST AN INTERRUPT AT LEVEL 1
002030 005067 175742 CLR PSW ;ALLOW INTERRUPTS
002034 000240 NOP
002036 000000 HLT ;INTERRUPT FAILED
002040 000661 BR T13 ;LOOP TEST
002042 000240 T14A: NOP ;INTERRUPTS TO T14A
002044 022626 POP2
002046 000005 RESET ;CLEAR PIR0
002050 012767 000340 175720 MOV #PRTY7,PSW ;LOCK OUT INTERRUPTS
;TEST THAT PSW GETS LOADED WITH THE WORD FOLLOWING THE VECTOR ADDRESS
;(VECTOR ADDRESS+2).
002056 010701 002114 176720 T15: SCOPE
002060 012777 000340 176714 MOV #T15A,@PIRVEC
002066 012777 000340 176714 MOV #PRTY7,@PIRLVL
002074 005067 175676 CLR PSW ;CLEAR PSW
002100 012777 001000 176674 MOV #PIR1,@PI
002106 000240 NOP
002110 000000 HLT ;ERROR INTERRUPT FAILED
002112 000412 BR T16
002114 022626 T15A: POP2
002116 016700 175654 MOV PSW,R0
002122 022700 000340 CMP #PRTY7,R0
002126 001404 BEQ T16
002130 000000 HLT
002132 012767 000340 175636 MOV #PRTY7,PSW
;TEST THAT AN INTERRUPT OCCURS IF INSTRUCTION FOLLOWING REQUEST
;LOWERS REQUEST LEVEL BELOW CURRENT PROCESSER STATUS LEVEL.
002140 010701 000500 T16: SCOPE
002142 012706 176630 MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
002146 005077 176630 CLR @PI ;CLEAR PIR0
002152 012777 002212 176626 MOV #T16A,@PIRVEC ;LOAD INTERRUPT VECTOR
002160 012777 000340 176622 MOV #PRTY7,@PIRLVL ;AND STATUS
002166 012767 000200 175602 MOV #PRTY4,PSW ;SET PROCESSER STATUS EQUAL TO 4
002174 012777 020000 176600 MOV #PIRS,@PI ;REQUEST INTERRUPT AT LEVEL 5
002202 005077 176574 CLR @PI ;DISABLE REQUEST
002206 000000 HLT ;ERROR! PROGRAM DID NOT INTERRUPT
002210 000402 BR T17 ;GO TO NEXT TEST
002212 022626 T16A: POP2
002214 000400 BR T17 ;GO TO NEXT TEST

;TEST THAT IF THE INSTRUCTION FOLLOWING A REQUEST RAISES THE PROCESSER PRIORITY
;ABOVE THAT OF THE REQUEST THAT THE REQUEST STILL INTERRUPTS.
002216 010701 000500 T17: SCOPE
002220 012706 176552 MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
002224 005077 176552 CLR @PI ;CLEAR PIR0
002230 012777 002274 176550 MOV #T17A,@PIRVEC ;LOAD INTERRUPT VECTOR
002236 012777 000340 176544 MOV #PRTY7,@PIRLVL ;AND STATUS
002244 012767 000100 175524 MOV #PRTY2,PSW

```

002252 012777 004000 176522
002260 012767 000140 175510
002266 000240
002270 000000
002272 000402
002274 022626
002276 000400

MOV @PIR3,@PI
MOV @PRTY3,PSW
NOP
HLT ;ERROR! PROG. INT. NOT ACK.
BR T20
T17A: POP2
BR T20

000020
000021
000001

C=20
D=21
N=1

;TEST THAT WHEN THE PROCESSOR PRIORITY LEVEL (1) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (1) THAT NO INTERRUPT OCCURS.

002300 010701
002302 012706 000500
002306 005077 176470
002312 012777 002346 176466
002320 012777 000340 176462
002326 012767 000040 175442
002334 012777 001000 176440
002342 000240
002344 000401
002346 000000

T20: SCOPE
MOV @STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR @PI ;CLEAR PROGRAM INTERRUPT REQUEST REG.
MOV @T20A,@PIRVEC ;LOAD INTERRUPT VECTOR &
MOV @PRTY7,@PIRLVL ;STATUS
MOV @PRTY1,PSW ;SET PROCESSOR STATUS EQUAL TO 1
MOV @PIR1,@PI ;REQUEST INTERRUPT AT LEVEL 1
NOP
BR T21 ;GO TO NEXT TEST
T20A: HLT ;PROGRAM INTERRUPTED.STATUS=REQ-
;UEST LEVEL=1.

000002
000021
000022

N=N+1
C=C+1
D=D+1

;TEST THAT WHEN THE PROCESSOR PRIORITY LEVEL (2) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (2) THAT NO INTERRUPT OCCURS.

002350 010701
002352 012706 000500
002356 005077 176420
002362 012777 002416 176416
002370 012777 000340 176412
002376 012767 000100 175372
002384 012777 002000 176370
002412 000240
002414 000401
002416 000000

T21: SCOPE
MOV @STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR @PI ;CLEAR PROGRAM INTERRUPT REQUEST REG.
MOV @T21A,@PIRVEC ;LOAD INTERRUPT VECTOR &
MOV @PRTY7,@PIRLVL ;STATUS
MOV @PRTY2,PSW ;SET PROCESSOR STATUS EQUAL TO 2
MOV @PIR2,@PI ;REQUEST INTERRUPT AT LEVEL 2
NOP
BR T22 ;GO TO NEXT TEST
T21A: HLT ;PROGRAM INTERRUPTED.STATUS=REQ-
;UEST LEVEL=2.

000003
000022
000023

N=N+1
C=C+1
D=D+1

;TEST THAT WHEN THE PROCESSOR PRIORITY LEVEL (3) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (3) THAT NO INTERRUPT OCCURS.

002420 010701
002422 012706 000500
002426 005077 176350
002432 012777 002466 176346
002440 012777 000340 176342
002446 012767 000140 175322
002454 012777 004000 176320
002462 000240
002464 000401

T22: SCOPE
MOV @STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR @PI ;CLEAR PROGRAM INTERRUPT REQUEST REG.
MOV @T22A,@PIRVEC ;LOAD INTERRUPT VECTOR &
MOV @PRTY7,@PIRLVL ;STATUS
MOV @PRTY3,PSW ;SET PROCESSOR STATUS EQUAL TO 3
MOV @PIR3,@PI ;REQUEST INTERRUPT AT LEVEL 3
NOP
BR T23 ;GO TO NEXT TEST

002466 000000

T22A: HLT ;PROGRAM INTERRUPTED.STATUS=REQ-
;UEST LEVEL=3.

000004
000023
000024

N=N+1
C=C+1
D=D+1

;TEST THAT WHEN THE PROCESSOR PRIORITY LEVEL (4) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (4) THAT NO INTERRUPT OCCURS.

002470 010701
002472 012706 000500
002476 005077 176230
002502 012777 002536 176276
002510 012777 000340 176272
002516 012767 000240 176252
002524 012777 010000 176250
002532 000240
002534 000401
002536 000000

T23: SCOPE
MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR @PI ;CLEAR PROGRAM INTERRUPT REQUEST REG.
MOV @T23A,@PIRVEC ;LOAD INTERRUPT VECTOR &
MOV @PRTY7,@PIRLVL ;STATUS
MOV @PRTY7,PSW ;SET PROCESSOR STATUS EQUAL TO 4
MOV @PIR4,@PI ;REQUEST INTERRUPT AT LEVEL 4
NOP
BR T24

T23A: HLT ;GO TO NEXT TEST
;PROGRAM INTERRUPTED.STATUS=REQ-
;UEST LEVEL=4.

000005
000024
000025

N=N+1
C=C+1
D=D+1

;TEST THAT WHEN THE PROCESSOR PRIORITY LEVEL (5) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (5) THAT NO INTERRUPT OCCURS.

002540 010701
002542 012706 000500
002546 005077 176230
002552 012777 002606 176226
002560 012777 000340 176222
002566 012767 000240 176202
002574 012777 020000 176200
002602 000240
002604 000401
002606 000000

T24: SCOPE
MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR @PI ;CLEAR PROGRAM INTERRUPT REQUEST REG.
MOV @T24A,@PIRVEC ;LOAD INTERRUPT VECTOR &
MOV @PRTY7,@PIRLVL ;STATUS
MOV @PRTY5,PSW ;SET PROCESSOR STATUS EQUAL TO 5
MOV @PIR5,@PI ;REQUEST INTERRUPT AT LEVEL 5
NOP
BR T25

T24A: HLT ;GO TO NEXT TEST
;PROGRAM INTERRUPTED.STATUS=REQ-
;UEST LEVEL=5.

000006
000025
000026

N=N+1
C=C+1
D=D+1

;TEST THAT WHEN THE PROCESSOR PRIORITY LEVEL (6) IS EQUAL TO THE PROGRAM
;INTERRUPT REQUEST LEVEL (6) THAT NO INTERRUPT OCCURS.

002610 010701
002612 012706 000500
002616 005077 176160
002622 012777 002656 176156
002630 012777 000340 176152
002636 012767 000300 176132
002644 012777 040000 176130
002652 000240
002654 000401
002656 000000

T25: SCOPE
MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR @PI ;CLEAR PROGRAM INTERRUPT REQUEST REG.
MOV @T25A,@PIRVEC ;LOAD INTERRUPT VECTOR &
MOV @PRTY7,@PIRLVL ;STATUS
MOV @PRTY6,PSW ;SET PROCESSOR STATUS EQUAL TO 6
MOV @PIR6,@PI ;REQUEST INTERRUPT AT LEVEL 6
NOP
BR T26

T25A: HLT ;GO TO NEXT TEST
;PROGRAM INTERRUPTED.STATUS=REQ-
;UEST LEVEL=6.

000007
000026

N=N+1
C=C+1

E02

```

000027          D=D+1
                ;TEST THAT WHEN THE PROCESSER PRIORITY LEVEL (7) IS EQUAL TO THE PROGRAM
                ;INTERRUPT REQUEST LEVEL (7) THAT NO INTERRUPT OCCURS.
002660 010701          000500          T26: SCOPE
002662 012706          176110          MOV      #STKPTR,SP          ;INITIALIZE THE STACK POINTER
002664 012777          002726          CLR      @PI              ;CLEAR PROGRAM INTERRUPT REQUEST REG.
002666 012777          176106          MOV      @T26A,@PIRVEC    ;LOAD INTERRUPT VECTOR &
002668 012777          000340          MOV      @PRTY7,@PIRLVL  ;AND STATUS
002670 012767          000340          MOV      @PRTY7,PSW      ;SET PROCESSER STATUS EQUAL TO 7
002672 012777          100000          MOV      @PIR7,@PI      ;REQUEST INTERRUPT AT LEVEL 7
002674 000240          176060          NOP
002676 000000          BR      T27              ;GO TO NEXT TEST
                                ;ERROR PROGRAM INTERRUPTED.STATUS=REQ-
                                ;LEVEL=7.
000010          N=N+1
000027          C=C+1
000030          D=D+1
000000          M=M+1
                ;TEST THAT WHEN THE PROCESSER PRIORITY (1) IS GREATER THAN THE PROGRAM INT-
                ;ERRUPT REQUEST LEVEL (0) THAT NO INTERRUPT OCCURS.
002730 010701          000500          T27: SCOPE
002732 012706          176040          MOV      #STKPTR,SP      ;INITIALIZE THE STACK POINTER
002734 012777          002776          CLR      @PI              ;CLEAR PIR0
002736 012777          176036          MOV      @T27A,@PIRVEC  ;LOAD INTERRUPT VECTOR
002738 012777          000340          MOV      @PRTY1,@PIRLVL ;AND STATUS
002740 012767          000040          MOV      @PRTY1,PSW     ;SET PROCESSER STATUS EQUAL TO 1
002742 012777          000000          MOV      @PIR0,@PI      ;REQUEST INTERRUPT AT LEVEL 0
002744 012740          176010          NOP
002746 012774          000000          BR      T30              ;GO TO NEXT TEST
                                ;ERROR PROGRAM INTERRUPTED WHEN
                                ;STATUS=1, REQUEST LEVEL=0
000030          C=C+1
000031          D=D+1
000001          M=M+1
000002          N=N+1
                ;TEST THAT WHEN THE PROCESSER PRIORITY (2) IS GREATER THAN THE PROGRAM INT-
                ;ERRUPT REQUEST LEVEL (1) THAT NO INTERRUPT OCCURS.
003000 010701          000500          T30: SCOPE
003002 012706          175770          MOV      #STKPTR,SP      ;INITIALIZE THE STACK POINTER
003004 012777          003046          CLR      @PI              ;CLEAR PIR0
003006 012777          000340          MOV      @T30A,@PIRVEC  ;LOAD INTERRUPT VECTOR
003008 012777          000100          MOV      @PRTY2,@PIRLVL ;AND STATUS
003010 012767          001000          MOV      @PRTY2,PSW     ;SET PROCESSER STATUS EQUAL TO 2
003012 012777          001000          MOV      @PIR1,@PI      ;REQUEST INTERRUPT AT LEVEL 1
003014 012740          175740          NOP
003016 012774          000000          BR      T31              ;GO TO NEXT TEST
                                ;ERROR PROGRAM INTERRUPTED WHEN
                                ;STATUS=2, REQUEST LEVEL=1
000031          C=C+1
000032          D=D+1
000002          M=M+1
000003          N=N+1

```

```

;TEST THAT WHEN THE PROCESSER PRIORITY (3) IS GREATER THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL (2) THAT NO INTERRUPT OCCURS.
T31:  SCOPE
      MOV      @STKPTR,SP      ;INITIALIZE THE STACK POINTER
      CLR      @PI             ;CLEAR PI=0
      MOV      @T31A,@PIRVEC;  ;LOAD INTERRUPT VECTOR
      MOV      @PRTY7,@PIRLVL; ;AND STATUS
      MOV      @PRTY3,PSW      ;SET PROCESSOR STATUS EQUAL TO 3
      MOV      @PIR2,@PI       ;REQUEST INTERRUPT AT LEVEL 2
      NOP
      BR       T32             ;GO TO NEXT TEST
T31A: HLT                     ;ERROR PROGRAM INTERRUPTED WHEN
                                ;STATUS=3, REQUEST LEVEL=2
    
```

```

      C=C+1
      D=D+1
      M=M+1
      N=N+1
;TEST THAT WHEN THE PROCESSER PRIORITY (4) IS GREATER THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL (3) THAT NO INTERRUPT OCCURS.
T32:  SCOPE
      MOV      @STKPTR,SP      ;INITIALIZE THE STACK POINTER
      CLR      @PI             ;CLEAR PI=0
      MOV      @T32A,@PIRVEC;  ;LOAD INTERRUPT VECTOR
      MOV      @PRTY7,@PIRLVL; ;AND STATUS
      MOV      @PRTY4,PSW      ;SET PROCESSOR STATUS EQUAL TO 4
      MOV      @PIR3,@PI       ;REQUEST INTERRUPT AT LEVEL 3
      NOP
      BR       T33             ;GO TO NEXT TEST
T32A: HLT                     ;ERROR PROGRAM INTERRUPTED WHEN
                                ;STATUS=4, REQUEST LEVEL=3
    
```

```

      C=C+1
      D=D+1
      M=M+1
      N=N+1
;TEST THAT WHEN THE PROCESSER PRIORITY (5) IS GREATER THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL (4) THAT NO INTERRUPT OCCURS.
T33:  SCOPE
      MOV      @STKPTR,SP      ;INITIALIZE THE STACK POINTER
      CLR      @PI             ;CLEAR PI=0
      MOV      @T33A,@PIRVEC;  ;LOAD INTERRUPT VECTOR
      MOV      @PRTY7,@PIRLVL; ;AND STATUS
      MOV      @PRTY5,PSW      ;SET PROCESSOR STATUS EQUAL TO 5
      MOV      @PIR4,@PI       ;REQUEST INTERRUPT AT LEVEL 4
      NOP
      BR       T34             ;GO TO NEXT TEST
T33A: HLT                     ;ERROR PROGRAM INTERRUPTED WHEN
                                ;STATUS=5, REQUEST LEVEL=4
    
```

```

      C=C+1
      D=D+1
      M=M+1
      N=N+1
;TEST THAT WHEN THE PROCESSER PRIORITY (6) IS GREATER THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL (5) THAT NO INTERRUPT OCCURS.
    
```

003240 010701
003242 012706 000500
003244 005077 175530
003252 (012777 003306 175526
003250 012777 000340 175522
003256 012767 000300 174502
003274 012777 020000 175500
003302 000240
003304 000401
003306 000000

T34: SCOPE
MOV @STKPTR, SP ; INITIALIZE THE STACK POINTER
CLR @PI ; CLEAR PI
MOV @T34A, @PIRVEC ; LOAD INTERRUPT VECTOR
MOV @PRTY7, @PIRLVL ; AND STATUS
MOV @PRTY6, @PSW ; SET PROCESSOR STATUS EQUAL TO 6
MOV @PIRS, @PI ; REQUEST INTERRUPT AT LEVEL 5
NOP
BR T35 ; GO TO NEXT TEST
T34A: HLT ; ERROR PROGRAM INTERRUPTED WHEN
; STATUS=6, REQUEST LEVEL=5

000035 C=C+1
000036 D=D+1
000006 M=M+1
000007 N=N+1

; TEST THAT WHEN THE PROCESSOR PRIORITY (7) IS GREATER THAN THE PROGRAM INT-
; ERUPT REQUEST LEVEL (6) THAT NO INTERRUPT OCCURS.

003310 010701
003312 012706 000500
003316 005077 175460
003322 012777 003336 175456
003330 012777 000340 175452
003336 012767 000340 174432
003344 012777 040000 175430
003352 000240
003354 000401
003356 000000

T35: SCOPE
MOV @STKPTR, SP ; INITIALIZE THE STACK POINTER
CLR @PI ; CLEAR PI
MOV @T35A, @PIRVEC ; LOAD INTERRUPT VECTOR
MOV @PRTY7, @PIRLVL ; AND STATUS
MOV @PRTY7, @PSW ; SET PROCESSOR STATUS EQUAL TO 7
MOV @PIRS, @PI ; REQUEST INTERRUPT AT LEVEL 6
NOP
BR T36 ; GO TO NEXT TEST
T35A: HLT ; ERROR PROGRAM INTERRUPTED WHEN
; STATUS=7, REQUEST LEVEL=6

000036 C=C+1
000037 D=D+1
000007 M=M+1
000010 N=N+1

```

000000 000001 N=0
;TEST THAT WHEN THE PROCESSER PRIORITY (0) IS LESS THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL(1) THAT AN INTERRUPT OCCURS.
T36: SCOPE
MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR #PI ;CLEAR PIRQ
MOV #T36A,#PIRVEC ;LOAD INTERRUPT VECTOR
MOV #PRTY7,#PIRLVL ;AND STATUS
MOV #PRTY0,PSW ;SET PROCESSER STATUS=0
MOV #PIR1,#PI ;REQUEST INTERRUPT AT LEVEL1
NOP
HLT ;ERROR! PROGRAM FAILED TO INTERRUPT
T36A: BR T37 ;GO TO NEXT TEST

000001 000002 N=N+1
000002 000003 N=N+1
000003 000037 C=C+1
000037 000040 D=D+1
;TEST THAT WHEN THE PROCESSER PRIORITY (1) IS LESS THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL(2) THAT AN INTERRUPT OCCURS.
T37: SCOPE
MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR #PI ;CLEAR PIRQ
MOV #T37A,#PIRVEC ;LOAD INTERRUPT VECTOR
MOV #PRTY7,#PIRLVL ;AND STATUS
MOV #PRTY1,PSW ;SET PROCESSER STATUS=1
MOV #PIR2,#PI ;REQUEST INTERRUPT AT LEVEL2
NOP
HLT ;ERROR! PROGRAM FAILED TO INTERRUPT
T37A: BR T40 ;GO TO NEXT TEST

000002 000003 N=N+1
000003 000040 N=N+1
000040 000041 C=C+1
000041 ;TEST THAT WHEN THE PROCESSER PRIORITY (2) IS LESS THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL(3) THAT AN INTERRUPT OCCURS.
T40: SCOPE
MOV #STKPTR,SP ;INITIALIZE THE STACK POINTER
CLR #PI ;CLEAR PIRQ
MOV #T40A,#PIRVEC ;LOAD INTERRUPT VECTOR
MOV #PRTY7,#PIRLVL ;AND STATUS
MOV #PRTY2,PSW ;SET PROCESSER STATUS=2
MOV #PIR3,#PI ;REQUEST INTERRUPT AT LEVEL3
NOP
HLT ;ERROR! PROGRAM FAILED TO INTERRUPT
T40A: BR T41 ;GO TO NEXT TEST

000003 000004 N=N+1
000004 000041 N=N+1
000041 000042 C=C+1
000042 ;TEST THAT WHEN THE PROCESSER PRIORITY (3) IS LESS THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL(4) THAT AN INTERRUPT OCCURS.
T41: SCOPE

```

```

003360 010701
003362 012706 000500
003365 005077 175410
003372 012777 003426 175406
003400 012777 000340 175402
003406 012767 000000 174362
003414 012777 000000 175360
003422 000240
003424 000000
003426 000400

```

```

003430 010701
003432 012706 000500
003435 005077 175340
003442 012777 003476 175336
003450 012777 000340 175332
003456 012767 000040 174312
003464 012777 002000 175310
003472 000240
003474 000000
003476 000400

```

```

003500 010701
003502 012706 000500
003505 005077 175270
003512 012777 000046 175266
003520 012777 000340 175262
003526 012767 000100 174242
003534 012777 004000 175240
003542 000240
003544 000000
003546 000400

```

```

003550 010701

```

```

013552 012706 000500      MOV      #STKPTR,SP      ;INITIALIZE THE STACK POINTER
000006 000077 175120      CLR      @PI            ;CLEAR PIRQ
000002 012777 000316 175216  MOV      @T41A,@PIRVEC  ;LOAD INTERRUPT VECTOR
000000 012777 000340 175212  MOV      @PRTY7,@PIRLVL ;AND STATUS
003576 012767 000140 174172  MOV      @PRTY3,PSW     ;SET PROCESSOR STATUS=3
003604 012777 010000 175170  MOV      @PIR4,@PI      ;REQUEST INTERRUPT AT LEVEL4
003612 000240      NOP
003614 000000      HLT
003616 000400      BR      T42            ;ERROR! PROGRAM FAILED TO INTERRUPT
                                ;GO TO NEXT TEST

                                N=N+1
                                M=M+1
                                C=C+1
                                D=D+1
;TEST THAT WHEN THE PROCESSOR PRIORITY (4) IS LESS THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL(5) THAT AN INTERRUPT OCCURS.
003620 010701      SCOPE
003622 012706 000500      MOV      #STKPTR,SP      ;INITIALIZE THE STACK POINTER
000006 000077 175150      CLR      @PI            ;CLEAR PIRQ
000002 012777 000346 175146  MOV      @T42A,@PIRVEC  ;LOAD INTERRUPT VECTOR
000000 012777 000340 175142  MOV      @PRTY7,@PIRLVL ;AND STATUS
000006 012767 000200 174122  MOV      @PRTY4,PSW     ;SET PROCESSOR STATUS=4
000054 012777 020000 175120  MOV      @PIR5,@PI      ;REQUEST INTERRUPT AT LEVEL5
003664 000000      NOP
003666 000400      HLT
                                T42A: BR      T43            ;ERROR! PROGRAM FAILED TO INTERRUPT
                                ;GO TO NEXT TEST

                                N=N+1
                                M=M+1
                                C=C+1
                                D=D+1
;TEST THAT WHEN THE PROCESSOR PRIORITY (5) IS LESS THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL(6) THAT AN INTERRUPT OCCURS.
003670 010701      SCOPE
003672 012706 000500      MOV      #STKPTR,SP      ;INITIALIZE THE STACK POINTER
003676 005077 175100      CLR      @PI            ;CLEAR PIRQ
003702 012777 003736 175076  MOV      @T43A,@PIRVEC  ;LOAD INTERRUPT VECTOR
003710 012777 000340 175072  MOV      @PRTY7,@PIRLVL ;AND STATUS
003716 012767 000240 174052  MOV      @PRTY5,PSW     ;SET PROCESSOR STATUS=5
003724 012777 040000 175050  MOV      @PIR6,@PI      ;REQUEST INTERRUPT AT LEVEL6
003732 000240      NOP
003734 000000      HLT
                                T43A: BR      T44            ;ERROR! PROGRAM FAILED TO INTERRUPT
                                ;GO TO NEXT TEST

                                N=N+1
                                M=M+1
                                C=C+1
                                D=D+1
;TEST THAT WHEN THE PROCESSOR PRIORITY (6) IS LESS THAN THE PROGRAM INT-
;ERRUPT REQUEST LEVEL(7) THAT AN INTERRUPT OCCURS.
003740 010701      SCOPE
003742 012706 000500      MOV      #STKPTR,SP      ;INITIALIZE THE STACK POINTER
003746 005077 175030      CLR      @PI            ;CLEAR PIRQ
003752 012777 004006 175026  MOV      @T44A,@PIRVEC  ;LOAD INTERRUPT VECTOR
003760 012777 000340 175022  MOV      @PRTY7,@PIRLVL ;AND STATUS
003766 012767 000300 174002  MOV      @PRTY6,PSW     ;SET PROCESSOR STATUS=6

```



```

004250 012777 004266 174530      MOV      @LEVEL3,@PIRVEC ;SET UP FOR LEVEL 3 REQUEST
004256 022526      POP2    ;RESTORE THE STACK
004260 000000 173512      CLR     PSW             ;ALLOW INTERRUPTS
004264 000000      HLT     ;ERROR! NO INTERRUPT

004266 052700 004000      LEVEL3: BIS      @PIR3,%0    ;SET INDICATOR BIT
004272 022777 007146 174502      CMP     @PIR3+PIR2+PIR1+PIA3,@PI ;IS PIRQ CORRECT?
004300 001401      BEQ    .+4             ;ERROR! INCORRECT PIRQ
004302 000000      HLT     ;DELETE LEVEL 3 REQUEST
004304 022777 004000 174470      BIC     @PIR3,@PI
004312 012777 004330 174466      MOV     @LEVEL2,@PIRVEC ;SET UP FOR LEVEL 2 REQUEST
004320 000000      POP2    ;RESTORE THE STACK
004322 000000 173450      CLR     PSW             ;ALLOW INTERRUPTS
004326 000000      HLT     ;ERROR! NO INTERRUPT

004330 052700 002000      LEVEL2: BIS      @PIR2,%0    ;SET INDICATOR BIT
004334 022777 003104 174440      CMP     @PIR2+PIR1+PIA2,@PI ;IS PIRQ CORRECT?
004342 001401      BEQ    .+4             ;ERROR! INCORRECT PIRQ
004344 000000      HLT     ;DELETE LEVEL 2 REQUEST
004346 042777 002000 174426      BIC     @PIR2,@PI
004354 012777 004372 174424      MOV     @LEVEL1,@PIRVEC ;SET UP FOR LEVEL 1 REQUEST
004362 000000      POP2    ;RESTORE THE STACK
004364 000000 173406      CLR     PSW             ;ALLOW INTERRUPTS
004370 000000      HLT     ;ERROR! NO INTERRUPT

004372 052700 001000      LEVEL1: BIS      @PIR1,%0    ;SET INDICATOR BIT
004376 022777 001042 174376      CMP     @PIR1+PIA1,@PI ;IS PIRQ CORRECT?
004404 001401      BEQ    .+4             ;ERROR! INCORRECT PIRQ
004406 000000      HLT     ;RESTORE THE STACK
004410 000000      POP2    ;CLEAR PROGRAM INT.RQST.REG.
004412 000000 174364      CLR     @PI
004416 000000 173354      CLR     PSW
004422 000000 177000      CMP     @177000,%0
004426 001401      BEQ    .+4             ;WERE ALL LEVELS SERVICED
004430 000000      HLT     ;ERROR! A LEVEL(S) NOT SERVICED

```

```

004432 000240      T45EX: NOP
;CHECK THAT PROGRAM INTERRUPT REQUEST TAKE PRECEDENCE
;OVER BUS INTERRUPT (TTY)

```

```

004434 010701      T46: SCOPE
004436 012706 000500      MOV     @STKPTR,%6      ;SET STACK PTR
004442 000237      SPL     7               ;SET PRIORITY LEVEL 7
004444 012777 004520 174334      MOV     @T45A,@PIRVEC  ;LOAD PIRQ INT VECTOR
004452 012777 000200 174330      MOV     @PRTY4,@PIRLVL ;ALINE PRIORITY LEVEL 4 ON INTERRUPT
004460 012737 004522 000064      MOV     @T46B,@PIRVEC  ;LOAD TTY PRINTER INTERRUPT
004466 012737 000200 000056      MOV     @PRTY4,@PIRVEC+2
004474 012737 000100 177564      MOV     @100,@ITPCSR   ;SET IE BIT
004502 012777 010000 174272      MOV     @PIR4,@PI      ;REQUEST INTERRUPT AT LEVEL 4
004510 005037 177776      CLR     @PSW           ;ALLOW PIRQ INTERRUPT
004514 000240      NOP
004516 000000      HLT     ;ERROR!NO INTERRUPT
004520 000401      T46A: BR      .+4      ;BRANCH OVER HALT WHEN PIRQ INTERRUPTS
004522 000000      T46B: HLT
004524 005077 174252      CLR     @PI
004530 005037 177564      CLR     @ITPCSR

```



```

004534 012737 000066 000064      MOV      @TPVEC+2,@TPVEC

004542 010701      T47:    SCOPE
004544 000237      SPL      7          ;SET PRIORITY LEVEL =7
004546 012706 000500      MOV      @STKPTR,%6 ;SET STACK PTR
004552 012737 004612 000030      MOV      @T47A,@EMTVEC ;LOAD EMT TRAP VECTOR
004560 005037 000032      CLR      @EMTVEC+2   ;ASSUME PRIORITY LEVEL 0 AFTER EMT
004564 012777 004614 174214      MOV      @T47B,@PIRVEC ;LOAD PIRQ INTERRUPT VECTOR
004572 012777 000340 174210      MOV      @PRTY7,@PIRLVL ;ASSUME PRIORITY LEVEL 7 AFTER INT
004600 012777 010000 174174      MOV      @PIR4,@PI   ;BOOK INTERRUPT RQST AT LEVEL 4
004606 104000      EMT
004610 000000      HLT
004612 000000      HLT          ;ERROR! FAILED TO TRAP
004614 000000      T47A:    HLT          ;ERROR! PIRQ INT. FAILED AFTER EMT
004620 001401 004612 000000      T47B:    CMP      @T47A,(6)+ ;CHECK RETURN PC ON THE STACK
004622 000000      BEQ      .+4
004624 005726      HLT
004626 001401      TST      (6)+
004630 000000      BEQ      .+4          ;ERROR! INCORRECT PC ON THE STACK
004632 005077 174144      HLT          ;CHECK STATUS ON STACK
004636 016777 174146 174142      CLR      @PI
004644 005077 174140      MOV      @PIR4,@PIRVEC ;CLEAR INTERRUPT REQUEST
004650 012737 000032 000030      CLR      @PIRLVL     ;RESTORE INT VECTOR
004656 010701      MOV      @EMTVEC+2,@EMTVEC

004660 005267 174114      END:    INC      ICNT          ;INCREMENT THE PASS COUNTER
004664 026727 174110 001000      CMP      ICNT,@1000
004672 001402      BEQ      DONE
004674 000167 174122      JMP      BEGIN        ;RESTART THE TEST
004700 012767 000007 172660      DONE:   MOV      @7,TPBUF    ;RING THE BELL
004706 105767 172652      TSTB    TPCSR        ;WAIT FOR BELL TO
004712 100375      BPL      .-4          ;RING
004714 013702 000042      MOV      @42,%2      ;GET DECTAPE MONITOR RETURN ADDRESS
004720 001413      BEQ      DONE1       ;DO NOT RETURN IF (42)=0
004722 004712      ENDAO:  JSR      7,(2)      ;RETURN TO DECTAPE MONITOR
004724 000240      NOP
004726 000240      NOP
004730 000240      NOP
004732 010446      MOV      R4,-(SP)
004734 000004      CLR      R4
004736 012704 177777      IS:    MOV      @-1,R4
004742 005304      DEC      R4
004744 001374      BNE     IS
004746 012604      MOV      (SP)+,R4
004750 000167 174036      DONE1: JMP      START
000001      .END
    
```


T33B 003236
T34B 003340
T35B 003306
T36B 003310
T37B 003356
T38B 003350
T39B 003426
T37 003430
T37B 003476
T4 001260
T4A 001304
T40 003500
T40B 003546
T41 003550
T41A 003616
T42 003620
T42B 003666
T43 003670
T43B 003736
T44 003740
T44B 004006
T45 004010
T45EX 004432
T46 004434
T46A 004520
T46B 004522
T47 004542
T47A 004612
T47B 004614
T5 001320
T5A 001344
T6 001360
T6A 001404
T7 001420
T7A 001444
UBREAK= 177770
= 004754

003
008
009
010
011
012
013
014
015
016
017
018
019
020
021
022
023
024
025
026
027
028
029
030
031
032
033
034
035
036
037
038
039
040
041
042
043
044
045
046
047
048
049
050
051
052
053
054
055
056
057
058
059
060
061
062
063
064
065
066
067
068
069
070
071
072
073
074
075
076
077
078
079
080
081
082
083
084
085
086
087
088
089
090
091
092
093
094
095
096
097
098
099
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200

1089
1027
1037
1047
1053
1072
1090
1093
1096
1099
1101
1104
1107
1110
1113
1116
1119
1122
1125
1128
1131
1134
1137
1140
1143
1146
1149
1152
1155
1158
1161
1164
1167
1170
1173
1176
1179
1182
1185
1188
1191
1194
1197
1200
1203
1206
1209
1212
1215
1218
1221
1224
1227
1230
1233
1236
1239
1242
1245
1248
1251
1254
1257
1260
1263
1266
1269
1272
1275
1278
1281
1284
1287
1290
1293
1296
1299
1302
1305
1308
1311
1314
1317
1320
1323
1326
1329
1332
1335
1338
1341
1344
1347
1350
1353
1356
1359
1362
1365
1368
1371
1374
1377
1380
1383
1386
1389
1392
1395
1398
1401
1404
1407
1410
1413
1416
1419
1422
1425
1428
1431
1434
1437
1440
1443
1446
1449
1452
1455
1458
1461
1464
1467
1470
1473
1476
1479
1482
1485
1488
1491
1494
1497
1500
1503
1506
1509
1512
1515
1518
1521
1524
1527
1530
1533
1536
1539
1542
1545
1548
1551
1554
1557
1560
1563
1566
1569
1572
1575
1578
1581
1584
1587
1590
1593
1596
1599
1602
1605
1608
1611
1614
1617
1620
1623
1626
1629
1632
1635
1638
1641
1644
1647
1650
1653
1656
1659
1662
1665
1668
1671
1674
1677
1680
1683
1686
1689
1692
1695
1698
1701
1704
1707
1710
1713
1716
1719
1722
1725
1728
1731
1734
1737
1740
1743
1746
1749
1752
1755
1758
1761
1764
1767
1770
1773
1776
1779
1782
1785
1788
1791
1794
1797
1800
1803
1806
1809
1812
1815
1818
1821
1824
1827
1830
1833
1836
1839
1842
1845
1848
1851
1854
1857
1860
1863
1866
1869
1872
1875
1878
1881
1884
1887
1890
1893
1896
1899
1902
1905
1908
1911
1914
1917
1920
1923
1926
1929
1932
1935
1938
1941
1944
1947
1950
1953
1956
1959
1962
1965
1968
1971
1974
1977
1980
1983
1986
1989
1992
1995
1998
2001
2004
2007
2010
2013
2016
2019
2022
2025
2028
2031
2034
2037
2040
2043
2046
2049
2052
2055
2058
2061
2064
2067
2070
2073
2076
2079
2082
2085
2088
2091
2094
2097
2100
2103
2106
2109
2112
2115
2118
2121
2124
2127
2130
2133
2136
2139
2142
2145
2148
2151
2154
2157
2160
2163
2166
2169
2172
2175
2178
2181
2184
2187
2190
2193
2196
2199
2202
2205
2208
2211
2214
2217
2220
2223
2226
2229
2232
2235
2238
2241
2244
2247
2250
2253
2256
2259
2262
2265
2268
2271
2274
2277
2280
2283
2286
2289
2292
2295
2298
2301
2304
2307
2310
2313
2316
2319
2322
2325
2328
2331
2334
2337
2340
2343
2346
2349
2352
2355
2358
2361
2364
2367
2370
2373
2376
2379
2382
2385
2388
2391
2394
2397
2400
2403
2406
2409
2412
2415
2418
2421
2424
2427
2430
2433
2436
2439
2442
2445
2448
2451
2454
2457
2460
2463
2466
2469
2472
2475
2478
2481
2484
2487
2490
2493
2496
2499
2502
2505
2508
2511
2514
2517
2520
2523
2526
2529
2532
2535
2538
2541
2544
2547
2550
2553
2556
2559
2562
2565
2568
2571
2574
2577
2580
2583
2586
2589
2592
2595
2598
2601
2604
2607
2610
2613
2616
2619
2622
2625
2628
2631
2634
2637
2640
2643
2646
2649
2652
2655
2658
2661
2664
2667
2670
2673
2676
2679
2682
2685
2688
2691
2694
2697
2700
2703
2706
2709
2712
2715
2718
2721
2724
2727
2730
2733
2736
2739
2742
2745
2748
2751
2754
2757
2760
2763
2766
2769
2772
2775
2778
2781
2784
2787
2790
2793
2796
2799
2802
2805
2808
2811
2814
2817
2820
2823
2826
2829
2832
2835
2838
2841
2844
2847
2850
2853
2856
2859
2862
2865
2868
2871
2874
2877
2880
2883
2886
2889
2892
2895
2898
2901
2904
2907
2910
2913
2916
2919
2922
2925
2928
2931
2934
2937
2940
2943
2946
2949
2952
2955
2958
2961
2964
2967
2970
2973
2976
2979
2982
2985
2988
2991
2994
2997
3000

POST-9916
POST-1376
POST-1908
POST-2911
POST-3913
POST-4915
POST-5917
POST-6919
POST-7921
POST-8923
POST-9925

PIRA	212#	605	622	639	656	673	690	707
PIRB	213#	726	744	762	780	798	816	834
PIRC	214#	854	871	888	905	922	939	956

F03

MAINDEC-11-DCKBN-B PROG INT ROST LOGIC MACY11 27(732) 10-SEP-76 10:01 PAGE 34
DCKBNB.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

.TITLE 132

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

#DCKBNB.DCKBNB.SEQ/SOL/CRF/DS:ERFZ/EN:ABS=DSKM:DCKBNB.P11
RUN-TIME: 3 6 1 SECONDS
RUN-TIME RATIO: 21/13=1.6
CORE USED: 7K (13 PAGES)

