igital interoffice memorandum

NO: RC:69:27 DATE: March 4, 1969

SUBJECT: Proposed PDP-11 Re-Organization

TO

d

Design Review FR

FROM: R. Cady

Attached is the proposed PDP-11 re-organization.

jq

PROPOSED PDP-11 RE-ORGANIZATION

Machine Organization

Eight hardware registers:

Accumulator	A
Program Counter	P
Priority and	
condition codes	С
Stack pointer	XS
Index Registers	Xl
	X2
	х3
	X4

Addressing Modes

	bytes	not deferred	deferred	
Immediate	3	EFA = next location	EFA = (Next location)	
Relative to P	- 2	EFA = (P) +OFFSET	EFA = ((P) + OFFSET)	
Page Zero	2	$EFA = \emptyset \emptyset OFFSET_{16}$	$EFA = (\emptyset \emptyset OFFSET_{16})$	
Indexed	2	EFA = (XR) + OFFSET	EFA = ((XR) + OFFSET)	

NOTES:

OFFSET is an 8 bit quantity (7 bits magnitude, 1 bit sign) and is the second byte of the two byte instruction.

For Page Zero references, OFFSET is considered an 8 bit quantity which forms the least significant byte of an address of which the most significant byte is all zeroes. Page zero is thus 256 bytes long.

XR refers to the index register which is desired to be used in the address computation. It may be X1, X2, X3, X4, or XS.

The internal registers of the processor may be explicitly addressed by external devices, but may not be explicitly addressed in a program execution of a memory reference instruction.

I - Memory Reference (2 or 3 byte)

LDB LDW STB STW ADB ADW CPB CPW AND INC

JMP

JSR

II - Operate group (1 byte) +1 = AC lost. V - Transfer to/from register (using accumulator) (1 byte)

(JMP immediate (1 byte) = NOP)

TTX1	TFX1	Turnian love oution.			
TTX2	TFX2	Typical execution:			
TTX3	TFX3	$TTX1 = A \rightarrow X1$			
TTX4	TFX4				
TTXS	TFXS	IFAI - AI / A			
TTP	TFP				
TTC	TFC				
TTA	TFA - Use to sv	vap bytes in accumulator.			
1					
at him	se of inclusive on.				

IAC CMA NEG CLA CML CCC RAR RAL

ATX2 ATX3 ATX4

- ATX1

III - Add to register (2 byte) (second byte is signed byte which is added to the register specified)

(JSR immediate (1 byte) = TRAP to LOC #?) for debug

ATXS ATA Will not implement (ADB immediate)

IV - External transfer (2 byte) (second byte is the device select)

XTR

ATC

INCIUSIN at lyma of

VI - Push/Pop group (1 byte)

PUX1	POX1	Municel Execution.
PUX2	POX2	Typical Execution:
PUX3	POX3	PUX1 = (X1) (S), (S) +2 S
PUX4	POX4	DOX1 = (C) 2 C ((C)) X1
PUXS	POXS	POXI = (S) = 2 S, ((S)) XI
PUP	POP	
PUC	POC	
PUA	POA	

VII -	••	Conditional	Jump (2 byte) (seco	nd byte	is signed	byte which	is
				added	to P i	f test is t	rue)	
		JCT	Z,N,L (logi	cal or)	may be	e micro-pro	grammed	
		JCF	Z,N,L (logi	cal and)	may be	e micro-pro	grammed	
		JFS	I/O Flag set	•				
		JFR	I/O Flag res	et				