memory taking memory incrementing

Preliminary Specification PDP-11 Instruction Set January 24, 1969

CONFIDENTIAL

DIGITAL EQUIPMENT CORPORATION

•, :

PM 21-19

The PDP-11 is a 16-bit small computer. It operates on bytes (8 bits) or words (16 bits). The memory is byte addressable, to a maximum of 65536 bytes. Instructions are one, two, or three bytes (8, 16, 24 bits). This memo describes the processor registers, the memory reference instruction addressing and the five groups of machine instructions - memory reference, operate, conditional jump, add to register and external.

II. Processor Registers

The PDP-11 has 8 16-bit hardware registers.

		17	and the second			 and the second		٦
Α.	Program	Counter			PC			
-		Contraction and the feature of the local sector of the local secto		and the second				1
			15			1997 - Maria Maria	0	

Prior to each instruction, the program counter contains the address of the instruction. During the execution it contains the address of the next instruction. The program counter itself is addressable at (177776)8.

B. Status Register

PRTY ZNL 12 10 9 8 7 15

Bits 15 through 12 of the status register contain the current processor priority. Bits 10 through 8 contain the condition codes. Bit 11 is unused and will always be zero if examined. Bits 7-0 may not be referenced.

1. Condition Codes

Bits 10 through 8 of the status register are called the condition codes. They are set according to the results of most instructions. L (bit 8) is complemented as a result of carry out from the adder. N (bit 9) is set (reset) if the result of an arithmetic instruction is negative (non-negative). Z (bit 10) is set (reset) if the result of an arithmetic operation is zero (non-zero).

2. Priority

Bits 15 through 12 of the status register determine the priority of the currently running program as a binary number from 0 to (17)8.

			 	 	N .
	Accumulator		7 0		1.
.	Accumulator	a second s	AC		} .
		1 .			
		15		 0	-
		1.0		U	

This register is used both as an operand and as the result register for most arithmetic instructions. In addition to being implicitly addressed by these instructions, it also may be explicitly addressed at location (177772)8.

X-Register D. Х 15 The X-Register is used to provide a hardware push down list facility.

PDP-11 Instruction Set

It may also be employed as a general index register. It is incremented by two during the subroutine call instruction and decremented by two during the subroutine return. It is also incremented and decremented by the ATX instruction to provide reentrant subroutines. It may be explicitly addressed at (177766)8.

승규는 것 같아요. 이렇게 잘 하는 것 같아요. 이렇게 하는 것 같아요. 이렇게 가지 않는 것이 가지 않는 것이 있는 것을 하는 것이 가지 않는 것 같아요. 이렇게 하는 것이 있는 것이 있는 것이 하는 것이 하는 것이 하는 것이 없다. 이렇게 하는 것이 하는 것이 없는 것이 없다. 이렇게 집에 있는 것이 없는		6
김 씨는 그는 물건에 있는 것을 위해 있는 것을 하는 것을 하는 것을 하는 것은 것이 없는 것이 가지 않는 것이 것이 있는 것을 것이 없다. 것이 가지 않는 것이 있는 것이 없는 것이 없는 것이 없다.		1
		1
E V-Register V		r
	and the second	4. 19

This register is used for subroutine argument communication and as a general index register. For subroutine communication, it is set to the return address by the subroutine calling instruction. The Y-register may also be explicitly addressed at (177770)8.

F.	"Mini"	Registers		MO		n na Stadionae n Na Stadionae na Stadionae na Stadionae na Stadionae na Stadionae na Stadionae na Stadionae na Na Stadionae na Stadi		
				Ml				
				 M2				
			15		******		 an na san an a	(

The "mini" registers are three hardware 16-bit registers used by the program as temporary storage. They are normally addressed in the "mini" mode described below in Section III. In addition, MØ, M1, M2 may be explicitly addressed at (177760)8, (177762)8, (177764)8, respectively.

why not in pageo?

III. Memory Reference Instruction Addressing

OP M D	
La M	

Each memory reference instruction consists of one, two or three bytes. The first byte is called the instruction byte. Successive bytes, if any, contain either address information or data. The operation code (OP) is in the range of \emptyset through (14)8. The mode bits (M) determine the address computation. The deferred bit (D) specifies whether the address is to be deferred one level indirectly.

A. Relative Add	Tressing op	1 200		-	
A. RELALIVE ACC	ressing OP		- E E E E E E E E E E E E E E E E E E E	\mathbf{p}	
	and the second			÷	
	and part of the second s	مستعربين أسريه ومس			And the second
	1.5	1211	a a 7		

The 2's complement offset P is added to the program counter to form an effective address which is in the range (-200, +177) relative to the program counter.

B. Page Ø Addressing	OP	101 [0	P
· · · · · · · · · · · · · · · · · · ·	15	<u>12'11 9'8</u>	3 7 6	***************************************
P is used to form an address	in the r	cange (0, 1	77).	
				ΔΛ
C. Full Addressing	OP	0111	Q	* *
	L <u>15</u>	12-11	3 7	
Q is taken as a full $(16-b)$	address.	This addr	ess mode ca	nnot be
deferred.				
2	L 85:45			

Ε.

"Mini" Addressing

										 	مستشركم	 <u>م</u> د	
<u>D.</u>	Immediate	Addres	ssing	1947 C)P		0110		1	- 4			
			•	15		12	11	9	B)	 	N-		, í

The operand is taken directly from the byte or word following the instruction byte. The operand is a byte or a word depending on the operation code (see Section IV). This addressing mode may not be deferred.

D OP 2

The effective address before deferral is MØ, Ml, M2 depending on whether MR is Ø, l, 2 respectively. If D is set, an "autoincrement" is added to the mini register to determine the effective address. This new effective address also replaces the contents of the mini register. The autoincrement is Ø, l or 2 depending on the instruction (see Section IV).

			-				And an and the second se
1	External	Addressing	OP	101	D 1	P	
			15 12	11 9	87	6	0

In this mode, the high order 9 bits of the effective address before deferral are all ones. The low order 7 bits are P. Thus the address range before deferral is (177600-177777). Input/output and external devices are typically assigned in this area - thus the external addressing mode allows input/output or external references in a two with the instruction.

G. X-Indexed Addressing	QP 110	D	P
	1 <u>15 12</u> 11 9	8	-7

The effective address before deferral is the sum of the 2's complement number P and the contents of the X-register. This provides a range of (-200, +177) relative to the contents of X.

11 1 1 1	H. Y-Indexed Addressing		
		<u>15 12 11 9 8 7 0</u>	

The effective address, before deferral, is the sum of the 2's complement number P and the contents of the Y-register. This provides a range of (-200, +177) relative to the contents of Y.

IV. Memory Reference Instruction Group

A. Load Byte (LDB) 0010 M D 7 4 3 1 0

The effective byte is loaded into bits 7 through 0 of the accumulator. The high order bit of the effective byte is extended through bits 15-8 of the accumulator. L is not effected. N is set to bit 15 of the effective byte. Z is set to one (zero) if the effective byte is zero (non-zero). The autoincrement is one.

							f	*******************	٦.
Β.	Load	Word	(LDW)	•	10011		М	G	
-							L		1.
						- 4	· · ·	T 0	

The effective word is loaded into the accumulator. L is not changed.

F.

N is set to bit 15 of the effective word. Z is set to one (zero) if the effective word is zero (non-zero). The autoincrement is two.

C. Store Byte (STB)	1000 M D	
	7 43 10	

The contents of accumulator bits 7 through 0 are stored in the effective byte. The condition codes are not affected. The autoincrement is one.

D. Sto	re Word	(STW)	1001		M	D	
			7	4	3 1	$ \overline{\mathbf{U}} $	

The contents of the accumulator are stored in the effective word. The condition codes are not affected. The autoincrement is two.

0000 M D Add Byte (ADB) Ξ. ्य

The effective byte is treated as a 2's complement 8-bit quantity and added, with sign extended, to the contents of the accumulator. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero). The autoincrement is one.

D

The effective word is added to the contents of the accumulator. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero). The autoincrement is two.

The 2's complement of the accumulator and the effective byte are added together. The effective byte is treated as a 2's complement 8-bit quantity. The result is not stored in any register, but is used to set the condition codes. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero). The autoincrement is one.

		1	The second secon			
H.	Compare	Word (CPW)	0101	M	D	
			7	3 1	0	

The 2's complement of the accumulator and the effective word are added together. The result is not stored in any register, but is used to set the condition codes. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero). The autoincrement is two.

I. And Byte (ANB) 0110 Μ D 4 3 7-

The effective byte is anded to the contents of the accumulator bits 7 through 0. Bits 15 through 8 of the accumulator are not affected. L is not changed. N is set to the sign of the accumulator. Z is set to one (zero) if the accumulator is zero (non-zero) after the operation. The autoincrement is one.



The effective word is anded to the contents of the accumulator. L is not changed. N is set to one (zero) if the result is negative (non-negative). Z is set to one (zero) if the result is zero (non-zero). The autoincrement is two.

The effective word is incremented by one. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero). The autoincrement is two.

The effective address replaces the contents of the program counter. The condition codes are not affected. The autoincrement is zero.

The program counter is stored in the word which has the address specified by the contents of the X-register. The X register is then incremented by two. The old program counter is also stored in the Y-register. The effective address then replaces the contents of the program counter. The condition codes are not affected. The autoincrement is zero.

V. Operate Instruction Group

A. No Operation (NOP)

1111 0 0 0 0 4 3.

The program counter is advanced one byte. The condition codes are not changed.

The accumulator is incremented by one. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero).

1111 0010 C. Complement Accumulator (CMA)

The contents of the accumulator are replaced by the ones complement ... of the original contents. The L bit is not affected. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero).

	Prototo and and a second second	2	•	
D. Negate (NEG)	111	11	0 0	11
	7	4	3	0

The two's complement of the accumulator replaces the original accumulator contents. L is complemented if the original contents of the accumulator are zero. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero).

E. Clear	Accum	ulator (CLA)	1]	. 1	1	01	00
				7		4	3	0

The contents of the accumulator are set to zero. L is not affected. N is set to zero and Z is set to one.

F.	Plus	One	to	Accumulator	(POA)	1	1	1	1	0 1	. 0 1	
												ا است
						7			Δ	 3 	0	

The accumulator is set to plus one. L is not effected. Both N and Z are set to zero.

The accumulator is set to minus one. L is not affected. N is set to one and Z is set to zero.

H. Clear Accumulator and Complement Link (CLC) 1 1 1 1 0 1 1 1 7 4 3 0

The accumulator is cleared and the L bit is complemented. N and Z are set to zero.

	•	and the second	 A second sec second second sec				
I.	Rotate	Accumulator		11	11	10	0 0
			· · · · · · · · · · · · · · · · · · ·	•7	٨	, <u> </u>	

The L bit and the accumulator are treated as a single 17 bit circular register. The combination is rotated right one bit position (L goes into accumulator bit 15 and accumulator bit \emptyset goes into L). N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero).

		Treasure and and a state of the	Las des statistics and send an an an and an an and an and an
J. Rotate Accumulator	Left (RAL)	1111	1001
		7 4	3 0

The L bit and the accumulator are treated as a single 17 bit register. The combination is rotated left one bit position (L goes to accumulator bit \emptyset and accumulator bit 15 goes to L). N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero).

- page 6

PDP-11 Instruction Set

- page 7 -

K. Clear Link (CLL) 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
L is set to zero. N and Z are r	not affected.
L. Complement Link (CML)	1 1 1 1 1 0 1 1
The L bit is complemented. N ar	7 4 3 0 nd Z are not affected.
<u>M. Return (RTN)</u>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	s two less than the contents of X

replaces the program counter. The contents of the X-register are then decremented by two. This instruction is the return for JSR.

N.	Return	from	Interrupt	(RTI)	1	111	11	01
					7	4	3	

The program counter is replaced by the word in the address three less than the contents of X. The status register bits 15-8 are replaced by the byte at the address one less than the contents of X. The X-register is then decremented by three. This instruction is the return for EXC and also is the last instruction in each interrupt handling routine.

VI. Conditional Jump Instruction Group

	1	1	1	0		C				Р			
 1	5			12	11		8	7			 	0	

The C field is associated with the possible conditions of the L, N and Z codes. If the specified condition is met, the offset P is added as a two's complement number to the program counter. This provides a range of (-200, +177) relative to the current program counter. If the condition is not met, the next instruction is executed. The condition codes themselves are not affected.

The mnemonics, C field and the conditions tested are:

<u>C</u>	mnemonic	meaning	<u>condition</u>
04	JEQ	jump on equal	Z
14	JNE	jump on not equal	not Z
02	JLT	jump on less than	N
16	JGT	jump on greater than	not N and not Z
06	JLE	jump on less than or equal	N or Z
12	JGE	jump on greater or equal	not N
01	JLS	jump on link set	\mathbf{L}
11	JLR	jump on link reset	not L

VII. Add to Register Group

A. Add to MØ	(AMØ)	1 1	000]	P
		15	 - 8	7	0

'P is treated as an 8-bit two's complement number and added to the

Signed?

PDP-11 Instruction Set

contents of MØ. L is complemented if the operation causes a carry . out of bit zero of the adder. N is set to the high order bit of the ... result. Z is set to one (zero) if the result is zero (non-zero).

B. Add to M	<u>11 (AM1)</u>	1101	001	0	Ρ	•
		15		8 7		

P is treated as an 8-bit two's complement number and added to Ml. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero).

P is treated as an 8-bit two's complement number and added to X. L is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero (non-zero).

													4
<u>D.</u>	Add to	Y-Register	(ATY)	1	1	0	1	1	1	0	0	P	
				15							8	7	

P is treated as an 8-bit two's complement number and added to Y. I. is complemented if the operation causes a carry out of bit zero of the adder. N is set to the high order bit of the result. Z is set to one (zero) if the result is zero(non-zero).

VIII. External Instruction Group

This group of instructions allows the program to control certain devices in the system. The processor itself is device zero - a reference to the processor in an external instruction causes a programmed interrupt. The console is device (377)8 - an external instruction to the console causes a halt. Other device numbers may be assigned to extended arithmetic elements, input/output devices or user equipment. The function of the external instructions in these cases depends on the device.

This instruction causes the processor to "interrupt itself" - that is, respond as if the interrupt had occurred from an external device. It occurs if the contents of DEVICE are zero. The program counter is stored in the location specified by the contents of the X-register. The status byte is stored in the location which is two greater than the contents of the X-register. The X-register itself is incremented by three. The processor resumes operation as determined by a three byte "status block" which begins at the address with bits 15-8 zero and bits 7-0. FUNCTION. The first two bytes of the status block replace the program counter and the third byte becomes the new status byte.

2. Halt

If DEVICE is (377)8, the system stops. Condition codes are not affected.

3. Input/Output Control

If DEVICE refers to an input/output device the operation of the instruction is determined by the device.

4. Extended Arithmetic References

If the referenced device is an extended arithmetic unit, that unit performs the appropriate operation and returns control. The instruction format is determined by the referenced unit.

5. Trap

If DEVICE specifies a non-existant unit, and if the "time-out" option is installed, the effect is the same as an external control instruction with DEVICE and FUNCTION zero. This is used to simulate unimplemented extended operation codes by software or firmware programs. The contents of the word at location zero must be the starting address of a software trap handler.

		and the second	1
	이는 것은 이 같은 것이 같아요.		1
Β.	External Selec	15 million and an and an	L,

The EXS instruction functions the same as an EXC (external control) with a FUNCTION of zero.

protect system?