KXT11–C Peripheral Processor Software User's Guide

AA-Y615A-TK

March 1984

This manual will help you use the KXT11–C Peripheral Processor software.

Operating System: RT-11 Version 5.0 RSX-11M Version 4.1 RSX-11M-PLUS Version 2.1 VAX/VMS Version 3.4

Software: MicroPower/Pascal Version 1.5

To order additional documents from within DIGITAL, contact the Software Distribution Center, Northboro, Massachusetts 01532.

To order additional documents from outside DIGITAL, refer to the instructions at the back of this document.

digital equipment corporation · maynard, massachusetts

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

No responsibility is assumed for the use or reliability of software on equipment that is not supplied by DIGITAL or its affiliated companies.

© Digital Equipment Corporation 1984. All Rights Reserved.

Printed in U.S.A.

A postage-paid READER'S COMMENTS form is included on the last page of this document. Your comments will assist us in preparing future documentation.

The following are trademarks of Digital Equipment Corporation:

digital™

DEC DECmate DECnet DECsystem-10 DECSYSTEM-20 DECUS DECwriter DIBOL IAS MASSBUS MicroPower/Pascal PDP PDT P/OS Professional Q-BUS Rainbow RSTS RSX UNIBUS VAX VMS VT Work Processor

CONTENTS

			Page
PREFACE	~		vii
CHAPTER	1	INTRODUCTION	1-1
	1.1	KXT11-C HARDWARE FEATURES	1-2
	1.2	USING THE KXT11-C AS A PERIPHERAL PROCESSOR	1-4
	1.2.1	Peripheral Processor Hardware Configuration	1-6
	1.2.2	Peripheral Processor Application Software	16
	1.2.3	KXT11-C Application Development Software	1-0
	1.2.3	Tools	1-7
	1.2.3.1	MicroPower/Pascal	1-7
	1.2.3.2	KXT11-C Peripheral Processor Tool Kits	1-9
	1.2.3.3	Traditional PDP-11 Application Development Software Tools	1-9
	1.2.3.4	DECprom and PROM/RT-11 Utility Programs	
		for PROM Loading	1-9
	1.3	USING THE KXT11-C AS A STAND-ALONE SYSTEM	1-9
CHAPTER	2	KXT11-C APPLICATION SYSTEM DEVELOPMENT CYCLES	2-1
	2.1	PERIPHERAL PROCESSOR APPLICATION DEVELOPMENT	
	2 1 1	Destitioning the KYMIL C Application	2-1
	$2 \cdot 1 \cdot 1$ 2 1 2	Choosing the Application Software	2-1
	2•1•2	Development Tools	2-2
	2.1.3	Designing the KXT11-C Application System	$\bar{2} - \bar{3}$
	2.1.4	Coding the KXT11-C Application	2-3
	2.1.5	Developing Test Processes	2-4
	2.1.6	Building an Application Debugging	
		Configuration	2-4
	2.1.7	Configuring the Hardware for Application	
		Debugging	2-5
	2.1.7.1	KXTII-C Debugging Configuration	2-5
	2.1.7.2	System Hardware Debugging Configuration	2-5
	2.1.8	Completing the Test Cycle	2-0
	$2 \cdot 1 \cdot 9$	Testing and Debugging the Integrated	2-0
	2 • 1 • 10	Application System	2-6
	2.1.11	Building the Final Application System	2-6
	2.1.12	Configuring the Final Application System	2 0
		Hardware	2-7
	2.2	STAND-ALONE PROCESSOR APPLICATION	- •
		DEVELOPMENT CYCLE	2-7

CHAPTER	3	PROGRAMMING A KXT11-C USING MICROPOWER/PASCAL	3-1
	3.1	KXT11-C SYSTEM FILES	3-1
	3.2	BUILD PROCEDURE	3-3
	3.2.1	Optimizing the Kernel	3-4
	3.2.2	Building KXT11-C Applications with MPBLD	3-4
	3.3	SOFTWARE AND HARDWARE CONFIGURATION	
		GUIDELINES	3-7
	3.3.1	Configuring Memory	3-7
	3.3.1.1	Memory Configuration Steps	3-8
	3.3.1.2	Memory Selection Rules	3-9
	3.3.2	Using Battery Backup Configuration Considerations	3-10
	$3 \cdot 3 \cdot 2 \cdot 1$	Brogramming Considerations	3-10
	3.3.2.2	Configuring the KVT11_C System Environment	3-11
	3.3.3.1	Selecting Stand-Alone or Peripheral	2-11
	3.3.3.1	Processor Operation	3-12
	3.3.3.2	Selecting KXT11-C Initialization and	0 10
	0101012	Self-test Options	3-12
	3.3.3.2.1	ROM Application Start-up	3-13
	3.3.3.2.2	TU58 and RSP Bootstrap	3-14
	3.3.3.2.3	Loading from the Arbiter	3-14
	3.3.3.2.4	Automatic Self-Tests	3-14
	3.3.3.2.5	Debugging (ODT) Mode	3-15
	3.3.3.2.6	Dedicated Test Mode	3-15
	3.4	I/O PROGRAMMING AND CONFIGURATION	
		CONSIDERATIONS	3-15
	3.4.1	Using the Parallel I/O (YK) Handler	3-16
	3.4.1.1	Transferring a Series of Bytes or Words	
		Through a Port	3-17
	3.4.1.2	Transferring Data to and from Analog	2 10
	~ • • ~	Devices Reactivity Data from a 10 Dit Inclas	3-19
	3.4.1.3	Receiving Data from a 12-Bit Analog-	2 21
	2 4 1 4	Uging the Counter Timorg to Count External	3-21
	5.4.1.4	Dulcos	3-23
	3.4.1.5	Using the Counter-Timers to Supply	5-25
	3.4.1.3	External Pulses	3-25
	3.4.2	Using the Asynchronous I/O (XL) Device	
		Handler	3-27
	3.4.3	Using the Synchronous I/O (XS) Device	
		Handler	3-28
	3.4.3.1	XS Device Handler Functions	3-28
	3.4.3.2	Functions Performed by User Software	3-28
	3.4.3.3	Accessing the XS Handler	3-29
	3.4.4	Using the TU58 DECtape II (DD) Device	_
		Handler	3-30
	3.4.5	Using the QD (DMA Transfer Controller)	
		Handler	3-31
	3.4.5.1	Transferring Between Local Memory and	
		Q-BUS Memory	3-32
	3.4.5.2	Transferring Data Within Local Memory	3-32
	3.4.5.3	Using the Search Option	3-33
	3.4.5.3.1	Searching Without Transfer	3-33
	3.4.5.3.4	Transferring to and from Local I/O Devices	2-22
	3.4 5.4 1	Darallel T/O Using DMA	2-22
	3.4.5.4.2	Reading and Writing Data from/to Serial	5-55
	J + 3 + J + 3 + 4	Line Ports	3-34
	3.4.5.5	Accessing the O-BUS I/O Page	3-35
	3.4.5.6	Assuring Access to a DMA Channel	3-35
	3.4.6	Using the KX (Arbiter-Resident Two-Port	
		RAM) Handler	3-35

	3.4.7	Using the KK (KXTll-C-Resident Two-Port	
		RAM) Handler	3-35
	3.5	PROGRAMMING THE KXT11-C PERIPHERAL PROCESSOR	
		INTERFACE	3-36
	3.5.1	Interface Considerations	3-36
	3.5.2	KK/KX Interface Example	3-37
	3.5.3	Determining Physical Addresses	3-38
	3.6	DEBUGGING A KXT11-C APPLICATION	3-39
	3.6.1	Setting up PASDBG	3-39
	3.6.2	Test System Configuration	3-39
	3.6.3	Debugging with an RT-11 or RSX-11 Arbiter	
		Test Program	3-40
	3.6.4	Debugging with a MicroPower/Pascal	
		Arbiter-Resident Test Program	3-40
	3.6.5	Debugging Multiple-Processor MicroPower/	
		Pascal Applications Simultaneously	3-40
	3.6.5.1	Setting up PASDBG as a Single Host Process	3-41
	3.6.5.2	Loading and Starting Target Processors	3-41
	3.6.5.3	Setting Breakpoints and Watchpoints	3-42
	3.6.6	Using the KK Handler Debugging Locations	3-42
	3.6.7	Debugging an Application in a KXT11-C with	5 12
	5.0.7	Battery Backup	3-42
		Baccery Backap	5 12
CHADTER	٨	THE KYTIL-C AND VOUR RSY-IL OF RT-IL	
		ADRITED ADDITCATION	4-1
		ARDITER APPLICATION	4-1
	/ 1	KUT UTTITTY COMMANDS	4-1
	4.1		4-2
	4.2	ARDITER APPLICATIONS THAT USE RITI	4-2
	4.2.1	Interface Tools Coloulating Divergel Newsyn Didwoggog	4-2
	4.2.2	Calculating Physical Memory Addresses	4-5
	4.2.3	Application Building for Debugging	4-3
	4.2.4	Final RT-11 Application Configuration	4-3
	4.2.5	Loading a KXTII-C Peripheral Processor	
		irom the RT-11 Arbiter	4-3
	4.3	ARBITER APPLICATIONS THAT USE RSX-11	4-4
	4.3.1	Interface Tools	4-4
	4.3.2	Calculating a Physical Memory Address	4-4
	4.3.3	Accessing Shared Memory Areas	4-4
	4.3.4	Protecting Shared Data Areas from	
		Simultaneous Access	4-5
	4.3.5	Application Building for Debugging	4-5
	4.3.6	Final RSX-11 Application Configuration	4-5
	4.3.7	Loading a KXT11-C Peripheral Processor	
		from the RSX-11 Arbiter	4-5
APPENDIX	А	KX/KK DEVICE HANDLER COMMUNICATION PROTOCOL	A-1
	A.1	COMMUNICATION MECHANISMS	A-1
	A.2	KX/KK PROTOCOL DEFINITION	A-3
	A.2.1	KX and KK Handler Transactions	A-4
	A.2.2	Message Communication Between the KK and	
		KX Handlers	A-6
	A.2.3	Synchronizing KK and KX Device Handler	
		Operation	A-7
	A.2.3.1	Interrupting When Data is Available	A-7
	A.2.3.2	Interrupting When Data is Requested	A-7
	A.3	REGISTER DEFINITIONS	A-8
	A.3.1	Command Register Definition	A-8
	A.3.1.1	Command Field (KC.COM)	A-8
	A.3.1.2	Interrupt When Data Available Bit (KC.IDA)	A-11
	A.3.1.3	Interrupt When Data Requested Bit (KC.IDR)	A-11
	A.3.1.4	Length Field (KC.LEN)	A-11
	A.3.1.5	End-of-Message Bit (KC.EOM)	A-11
	A.3.1.6	Vector Number Field (KC.VEC)	A-11

.

	A.3.2 A.3.2.1 A.3.2.2 A.3.2.3 A.3.2.4 A.3.2.5 A.3.2.6 A.3.2.6 A.3.2.7 A.3.2.8 A.3.3	Status Register Definition Error Code Field (KS.ERC) Data Requested Bit (KS.DR) End-of-Message Bit (KS.EOM) Data Available Bit (KS.DA) Actual Length Field (KS.ALN) Interrupt Enabled Bit (KS.IEN) Interface Ready Bit (KS.ON) Cumulative Error Bit (KS.ERR) Interface Initialization	A-11 A-12 A-12 A-13 A-13 A-13 A-13 A-13 A-13
APPENDIX	В	KXT11-C CSR AND VECTOR ASSIGNMENTS	B-1
APPENDIX	С	SYSTEM ID SWITCH POSITIONS, TWO-PORT RAM CSR AND VECTOR ASSIGNMENTS	C-1
APPENDIX	D	SAMPLE MICROPOWER/PASCAL CONFIGURATION FILE	D-1
APPENDIX	Е	CALCULATING CHECKSUMS FOR PROMS	E-1
APPENDIX	F	DETECTING NONFATAL FIRMWARE ERROR CONDITIONS	F-1
	F.1 F.2 F.2.1 F.2.2 F.2.3	STAND-ALONE MODE PERIPHERAL PROCESSING MODE Application in ROM Application Loaded from Arbiter with MicroPower/Pascal Application Loaded from Arbiter with RT-11 or RSX-11	F-1 F-1 F-2 F-2 F-2

INDEX

FIGURES

Index-1

Figure	1-1	KXT11-C Hardware Features	1-3
5	1-2	Adding KXT11-C Peripheral Processors to	
		Traditional LSI-11 Systems	1-5
	1-3	Peripheral Processor Application Software	
		Configuration	1-6
	3-1	KXT11-C Memory Map Configurations	3-8
	3-2	Sending Data to a Parallel Printer	3-17
	3-3	Transmitting Data to and Receiving Data from	
		Analog Devices	3-19
	3-4	Receiving Data from a 12-Bit Analog-	
		to-Digital Converter	3-22
	3-5	Using the Counter-Timers to Count External	
		Events	3-24
	3-6	Using the Counter-Timers to Supply External	
	•••	Pulses	3-26
	A-1	KX/KK Device Handler Communication Linkages	A-2
	A-2	TPR Register Layout	A-3

TABLES

Table	3-1	KXT11-C System Files Provided with	
		MicroPower/Pascal	3-2
	3-2	MicroPower/Pascal Usage of KXTll-C Memory	
		Maps	3-1Ø
	3-3	Initialization/Self-Test Options	3-13

PREFACE

This manual helps you use the software tools provided by DIGITAL to program and use the KXT11-C Peripheral Processor. Detailed information about KXT11-C hardware and supporting software is provided by reference manuals which are cited throughout this manual.

Reader Assumptions

This manual helps the programmer using MicroPower/Pascal or one of the KXT11-C peripheral processor tool kits. It is possible to program and use KXT11-C's with traditional LSI-11 software development tools; however, guidelines for doing this are not discussed at any length in this manual.

This manual assumes you are familiar with DIGITAL'S LSI-ll series of computer products and have programming experience in one of the following environments:

- MicroPower/Pascal-RT-11, -RSX or -VMS host application development environment, writing programs in the MicroPower/Pascal or the MACRO-11 language.
- RT-11, RSX-11M or RSX-11M-PLUS host system environment, writing and debugging MACRO-11 assembly programs for stand-alone PDP-11 applications.

Document Structure

This manual contains four chapters and six appendixes.

- Chapter 1 summarizes the features of the KXT11-C hardware and its supporting software and provides examples of typical applications.
- Chapter 2 describes the procedures for programming KXT11-C application systems.
- Chapter 3 provides information about programming a KXT11-C with MicroPower/Pascal software and using KXT11-C peripheral processors in MicroPower/Pascal arbiter applications.
- Chapter 4 describes how to use KXT11-C peripheral processors in applications based on RT-11 or RSX-11 system environments.
- Appendix A describes the communication protocol that the KX and KK device handlers use to pass messages between the arbiter processor and KXT11-C peripheral processors. It assists those who want to write their own KK or KX handler.

- Appendix B lists the CSR and interrupt vector assignments for KXT11-C devices.
- Appendix C lists the CSR and interrupt vector assignments, KX device handler logical unit numbers, and system ID switch settings for the KXT11-C two-port RAM.
- Appendix D shows a sample KXT11-C MicroPower/Pascal configuration file.
- Appendix E describes the procedures for calculating checksums for PROMs that are loaded by the DECprom program.
- Appendix F describes how your application can check for nonfatal error conditions reported by the native firmware's self-test routines.

Associated Documents

The following software and hardware documentation supports KXT11-C application development for host and target environments. The documents you will need depend on which host development system you are using and whether you are developing KXT11-C applications in the MicroPower/Pascal environment or in a traditional MACRO-11 environment.

MicroPower/Pascal Application Development Environment

The MicroPower/Pascal-RT documentation set, QJØ29-GZ, provides a complete description of MicroPower/Pascal software tools in the RT-11 host system environment.

The MicroPower/Pascal-VMS documentation set, QDØ29-GZ, provides a complete description of MicroPower/Pascal software tools in the VAX/VMS host system environment.

The MicroPower/Pascal-RSX documentation set, QPØ29-GZ, provides a complete description of MicroPower/Pascal software tools in the RSX-11M and RSX-11M-PLUS host system environments.

Tool Kit Application Development Environment (for arbiter application development)

KXT11-C Software Toolkit/RT Reference Manual, AA-AU63A-TC

KXT11-C Software Toolkit/RSX Reference Manual, AA-AU64A-TC

PROM Loading Utility Programs

PB-11 System User's Guide, AA-848B-TC

VAX/VMS DECprom User's Guide, AA-W754A-TK

Host Operating System Documentation

The MicroPower/Pascal documentation sets include documents from the sets listed below that are necessary to facilitate MicroPower/Pascal application development. The RT-11 documentation set, QJØ13-GZ, provides a complete description of the software tools for the RT-11 host environment.

The RSX-11M documentation set, QJ628-GZ, provides a complete description of the software tools for the RSX-11M host environment.

The RSX-11M-PLUS documentation set, QR500-GZ, provides a complete description of the software tools for the RSX-11M-PLUS host environment.

The VAX/VMS documentation set provides a complete description of the software tools for the VAX/VMS host environment.

You will also need the following hardware reference documentation to configure your application hardware to use the standard device handlers, or to write device handlers that are hardware- and software-compatible with other system components:

Microcomputer Manual

KXT11-CA User's Guide hardware reference manual, EK-KXTCA-UG

Microcomputer Handbooks

MICRO/PDP-11 Handbook, EB-24944-18

Microcomputers and Memories, EB-20912-20

Microcomputer Interfaces Handbook, EB-23144-18

PDP-11 Architecture Handbook, EB-23657-18

Document Conventions

- Throughout the text, the term RSX-11 is used to simplify references that apply to both the RSX-11M and RSX-11M-PLUS operating systems.
- 2. Pascal-reserved words that must not be abbreviated are shown in uppercase characters in syntax examples. Within those examples, lowercase characters are used for parameters or other syntax elements that you must include for your particular application.
- 3. All hardware device register and memory addresses specified in this manual are octal values (for example, 77xxxx). Addresses for the arbiter's Q-BUS memory are shown as 22-bit values; while those for the KXT11-C are shown as 16-bit values.
- 4. All command strings terminate with a carriage return. The symbol used in this manual to represent a carriage return is <RET>.

- 5. To produce certain characters in system commands, you must type a combination of keys concurrently. For example, while holding down the CTRL key, type C to produce the CTRL/C character. Key combinations such as this are documented as <CTRL/C>, <CTRL/O>, and so forth.
- 6. In examples, you must distinguish between the capital letter O and the number Ø. Examples in this manual represent these characters as follows:

Letter 0: 0

Number Ø: Ø

7. The sample terminal output in this manual contains version numbers where they would normally appear. The version numbers include xx in those fields that can vary from installation to installation.

CHAPTER 1

INTRODUCTION

The KXT11-C Peripheral Processor is an LSI-11 single-board 16-bit computer with local memory and communication ports. You can use it as a self-contained stand-alone system or as a component (peripheral processor) of an LSI-11-based multiple processor system.

In a multiple processor system, you can add up to 14 user-programmed KXT11-C Peripheral Processors to traditional LSI-11 Q-BUS systems and communicate with them from the LSI-11 CPU acting as arbiter. The software architecture is master/slave (not to be confused with the bus-master/bus-slave hardware concept) which means the KXT11-C application (slave) performs operations only on command from the arbiter application (master). The master application runs in the LSI-11 (Q-BUS) arbiter processor and controls the KXT11-C application by sending it messages over the KXT11-C two-port RAM (TPR) registers in the I/O page. The KXT11-C can also transfer data to and from main memory with its DMA transfer controller facility (DTC).

When configured for stand-alone operation, the KXT11-C is completely self-contained with no Q-BUS required.

The DIGITAL-supplied software supports KXT11-C single-board computers as stand-alone systems or as peripheral processors in a multiple processor environment. You can program the KXT11-C using the MicroPower/Pascal or MACRO-11 language. In peripheral processing applications, you can then incorporate the processors into arbiter applications based on the RT-11, RSX-11M, RSX-11M-PLUS or MicroPower/Pascal operating environment.

In addition to DIGITAL's standard LSI-11 software development tools, you can choose from the following three software products that provide tools for KXT11-C application development:

- MicroPower/Pascal
- KXTll-C/RT-11 Peripheral Processor Tool Kit
- KXT11-C/RSX-11 Peripheral Processor Tool Kit

MicroPower/Pascal software provides tools for developing KXT11-C stand-alone or peripheral processor applications in MicroPower/Pascal and MACRO-11 under the control of the MicroPower/Pascal run-time kernel. Included are handlers for the following KXT11-C on-board devices:

Asynchronous serial I/O Synchronous serial I/O Parallel I/O and counter-timers Real-time clock

DMA transfer

For peripheral processor applications, device handlers provide communication through the two-port RAM (TPR). They allow a MicroPower/Pascal application on the KXT11-C to communicate with a MicroPower/Pascal, RT-11, or RSX-11 application in the arbiter processor. MicroPower/Pascal provides a device handler for MicroPower/Pascal arbiter applications. The handlers for RT-11 and RSX-11 are available in the tool kits.

The KXT11-C peripheral processor tool kits provide tools for using peripheral processors in traditional Q-BUS systems. Support is provided for RT-11, RSX-11M, and RSX-11M-PLUS arbiter applications to load and communicate with KXT11-C peripheral processors across the Q-BUS. The handlers communicate with KXT11-C processors programmed in MicroPower/Pascal.

If those tools do not meet your needs, you can program the KXT11-C in the MACRO-11 assembly language using the standard PDP-11 application development tools (MACRO-11, LINK, ODT, MACDBG, and so on).

If your KXT11-C application program uses ROM, you can load it with the DECprom program (VMS systems) or the PROM/RT-11 program (RT-11 systems).

1.1 KXT11-C HARDWARE FEATURES

Figure 1-1 shows the general layout of the following major hardware components. DIGITAL-supplied software supports most but not all hardware features; the software documentation describes the features supported.



Figure 1-1: KXT11-C Hardware Features

- DIGITAL DCT-11 microprocessor -- A 16-bit, 7-MHz microprocessor that executes the PDP-11 basic instruction set.
- On-board memory -- Local memory consisting of 32K bytes of static read/write memory (RAM), sockets for up to 32K bytes of PROM or static RAM, and 8K bytes of native firmware. Additional features include eight memory map configurations, and battery backup for native RAM.
- Native firmware -- Provides:

Power-up self test

Optional loopback tests

Hardware initialization

Serial ODT accessible from a console terminal or via the $\ensuremath{\mathtt{Q}}\xspace=\ensuremath{\mathtt{BUS}}\xspace$

Application start-up: ROM, TU58 boot, or load from the Q-BUS arbiter

• Two-port RAM (TPR) -- A 16-word interface to the Q-BUS that passes control information and data between the KXT11-C and the arbiter. The RAM is divided into three areas: one area for KXT11-C native firmware commands and two areas for application message passing.

 Two-channel DMA transfer controller (DTC) -- A device that provides for memory and I/O data transfers between the local KXT11-C and global memory on the Q-BUS using direct memory access. Permitted transfer combinations are:

Local memory to global memory

Global memory to local memory

Local memory to local memory

Global memory to global memory

- Parallel I/O interface -- Contains two bidirectional 8-bit input/output ports, one 4-bit control port, and three 16-bit programmable counter-timers.
- Console port (DLART) -- Provides DL11-compatible asynchronous serial communication.
- Multiprotocol controller -- Provides two-channel synchronous/asynchronous serial I/O communication
- System ID switch -- Sets the system identification address and establishes the KXTll-C for Q-BUS or stand-alone operation.
- Boot/Self-test switch -- Selects bootstrap and firmware self-test operations.
- Configuration jumpers -- Electrical jumpers on the KXT11-C circuit board that select some of the hardware configuration options (other options are software configurable).

Refer to the <u>KXTll-CA</u> <u>User's</u> <u>Guide</u> hardware reference manual for detailed information about the KXTll-C hardware.

1.2 USING THE KXT11-C AS A PERIPHERAL PROCESSOR

Peripheral processor applications help you off-load tasks from a conventional LSI-11 processor application. This improves overall system performance by distributing the application task load. You can add up to 14 KXT11-C peripheral processors to a traditional LSI-11 (Q-BUS) system configuration in the same way you add other I/O device controllers (Figure 1-2). The difference between the KXT11-C and conventional I/O devices is that the KXT11-C is user programmable while conventional I/O devices are not.



Figure 1-2: Adding KXT11-C Peripheral Processors to Traditional LSI-11 Systems

The following are examples of tasks that KXTll-C peripheral processors can perform.

- Guaranteed response time -- A dedicated KXT11-C can assure a specific interrupt response time.
- Data collection and reduction -- The arbiter is relieved of the overhead of the interrupts required to control devices and the CPU Q-BUS time required to refine and format the data.
- Machine control -- The arbiter processor gives high-level commands to the KXT11-C. The KXT11-C translates the commands to the level required by the device(s) and monitors progress. The arbiter application merely issues commands and manages higher-level application tasks.
- Communication protocol handling -- The KXT11-C relieves the arbiter processor from handling communication line interrupts, packing/unpacking messages, and formatting them. Only data is transferred to and from the arbiter.

1.2.1 Peripheral Processor Hardware Configuration

The application system consists of one Q-BUS arbiter CPU (LSI-11, LSI-11/2, SBC-11/21, LSI-11/23, LSI-11/23-PLUS or LSI-11/73) and up to 14 KXT11-C peripheral processors attached to the Q-BUS. The KXT11-C cannot be a bus arbiter.

Communication between the arbiter and the peripheral processor takes place over the Q-BUS through the TPR. The TPR's control, status and data registers, and vectors appear in the arbiter's I/O page. Programs can access the registers in ways similar to those of I/O devices. The peripheral processor's hardware configuration options determine where its TPR area appears in the arbiter's I/O page.

1.2.2 Peripheral Processor Application Software Configuration

A master application in the arbiter processor directs slave peripheral processor operations (Figure 1-3). Communication takes place over the Q-BUS using messages to control the KXTIL-C hardware and its application software and to transfer data. Communication can take place using the TPR or the DMA transfer controller (DTC). If desired, the peripheral processor can interrupt the arbiter application when it completes the requested task.



Figure 1-3: Peripheral Processor Application Software Configuration

1.2.3 KXT11-C Application Development Software Tools

DIGITAL provides the following software tools to support development of KXT11-C applications for peripheral processing and stand-alone environments.

Tools for Developing KXT11-C Peripheral Processing or Stand-alone Applications

- MicroPower/Pascal
- Traditional development tools: MACRO-11, TKB/LINK, MACDBG, ODT
- VAX DECprom or RT-11 PROM/RT-11 for loading PROMs

Tools for Developing Arbiter Applications Using the KXT11-C

- MicroPower/Pascal
- KXT11-C peripheral processor tool kits for RT-11 and RSX-11 and the traditional development tools: MACRO-11, TKB/LINK, MACDBG, ODT

1.2.3.1 MicroPower/Pascal - MicroPower/Pascal supports development and use of KXT11-C applications in the environments listed above. You can write application programs in MicroPower/Pascal or MACRO-11 and place the target application in RAM or ROM. MicroPower/Pascal software provides a complete set of tools for building, debugging, and It includes a modular loading peripheral processor applications. kernel that provides 43 primitive services, system initialization, event/priority scheduling, and interrupt and exception dispatching. Device handlers provide support for all on-board devices and for communication between the arbiter and one or more KXT11-C peripheral The KXT LOAD procedure loads KXTll-C peripheral processors. processors from memory image files residing in the arbiter's mass storage.

MicroPower/Pascal provides the following tools for the KXT11-C.

- DD handler (TU58 DECtape II) -- The DD device handler supports logical and physical I/O operations on a TU58 cartridge tape subsystem. The TU58 subsystem can be interfaced through any or all of the three serial I/O ports on the KXT11-C. Each subsystem can have two drives.
- XL handler (asynchronous serial line) -- The XL handler supports concurrent operation of all three serial I/O ports in asynchronous mode with full modem control for one of the ports.
- XS handler (synchronous serial line) -- The XS device handler supports channel A of the synchronous/asynchronous controller (MPCC) serial I/O ports in synchronous mode using bit-oriented block mode transfers.

- YK handler (parallel I/O) -- The YK device handler supports the 20 bits of the parallel I/O port and three counter-timers. It supports most combinations of 4-bit, 8-bit, or 16-bit port configurations and the interlocked, strobed, pulsed, and three-wire handshake modes. Ports can be input, output, bidirectional, or mixed mode. The YK handler also supports DMA data transfers (using one of the DTC channels) to and from the port, the three independent 16-bit counter-timers, and the pattern matching feature.
- QD handler (DMA transfer controller) -- The QD device handler supports DMA data transfer operations using the DMA transfer controller (DTC). The handler provides two high-speed channels for a MicroPower/Pascal application to transfer data between global Q-BUS memory and local memory on the KXT11-C. It can also perform transfers completely within the KXT11-C memory or the Q-BUS memory.
- KK and KX handlers (arbiter-to-KXT11-C Q-BUS interface) -- The KK and KX handlers aid in programming the Q-BUS communication interface between the KXT11-C and the arbiter application. The handlers use the two-port RAM (TPR) to pass variable-length messages between applications.

When using these handlers, the KXT11-C functions as a typical Q-BUS device in a master-slave relationship with the Q-BUS arbiter. The arbiter (master) controls all interactions between the two processors. The KXT11-C (slave) waits for a command from the arbiter processor before initiating a message transfer. The handlers use a request-reply protocol to assure that message transfers are complete and correct.

Appendix A describes the KK/KX communication protocol to assist those who want to write their own KK or KX handler.

- Device handler support routines -- A group of MicroPower/Pascal functions that provide a Pascal interface to the KXT11-C device handlers.
- Kernel features specified using the KXT11C macro:
 - BHALT parameter to enable/disable debugging traps in response to the arbiter's BHALT signal.

POWER parameter to determine the action to take on power failure and restoration.

CLOCK parameter to enable/disable the KXTll-C's real-time clock at system start-up.

RESET parameter to determine the action to take in response to the arbiter's BRESET signal.

MAP parameter to identify the memory map used on the KXT11-C.

• KXT_LOAD peripheral processor load procedure -- KXT_LOAD is a MicroPower/Pascal utility procedure for loading one or more KXT11-C peripheral processors. The procedure reads a memory image file (.MIM file type) from a specified mass storage device and loads the memory of a designated KXT11-C over the Q-BUS. KXT_LOAD is described in Appendix H of the MicroPower/Pascal Runtime Services Manual.

1.2.3.2 **KXTIL-C Peripheral Processor Tool Kits** - The KXTLL-C peripheral processor tool kits are for RT-11, RSX-11M and RSX-11M-PLUS arbiters. They provide the software for the arbiter application to load and communicate with user-programmed KXTLL-Cs. The tool kits contain the following software:

- KX device handler (Q-BUS interface) -- The KX handler is the device handler/driver for LSI-11 (Q-BUS) systems. It allows the arbiter application to communicate with the KK handler running under MicroPower/Pascal in the KXT11-C. See Appendix A for a description of the KK/KX communication protocol.
- KUI load utility -- The KUI program loads memory image files into a KXT11-C over the Q-BUS. It accepts the RSX-11 .MIM and .TSK file types and the RT-11 .MIM, .SAV and .LDA file types.

1.2.3.3 Traditional PDP-11 Application Development Software Tools -You can also program the KXT11-C in MACRO-11 using the traditional PDP-11 assembly language tools provided with RT-11 and RSX-11 systems. These tools include: MACRO-11, TKB (RSX-11 task builder) or LINK (RT-11 linker), and ODT. In addition, RT-11 supports the MACDBG remote symbolic debugger which operates on an RT-11 host connected by serial line to the target KXT11-C. Refer to the appropriate software product description (SPD) for complete information.

1.2.3.4 DECprom and PROM/RT-11 Utility Programs for PROM Loading -The VMS DECprom utility and the PB-11 system's PROM/RT-11 utility load EPROMs and PROMS. DECprom accepts input files of the .MIM, .SAV, .LDA, .EXE and .TSK types. It can generate ROM checksums in the format used by the ROM verification self-test routines in the native firmware. PROM/RT-11 accepts input files of the .MIM .LDA and .SAV types.

1.3 USING THE KXT11-C AS A STAND-ALONE SYSTEM

The KXT11-C also satisfies applications where a single-board computer is required. When used as a stand-alone system, the KXT11-C operates independently from the Q-BUS (though it can receive power from Q-BUS-wired backplanes). All the peripheral processing tools described in Section 1.2.3.1 are applicable to stand-alone application development except for the KK and KX device handlers. , .

CHAPTER 2

KXT11-C APPLICATION SYSTEM DEVELOPMENT CYCLES

This chapter summarizes the following procedures and decisions you must make when developing a KXTIL-C peripheral processing application system or a KXTIL-C stand-alone application.

- Decide which application processes the KXTll-C will perform.
- Decide how to match process requirements with the KXTll-C's functionality and performance.
- Decide which software tools you will use for KXTll-C and arbiter application development.
- Program and test each component of the application system.
- Combine and test the application system (arbiter and all KXT11-Cs)

The following sections provide a general description of these procedures and decisions. Succeeding chapters will help you understand how to most effectively use the software development tools in the application development process.

2.1 PERIPHERAL PROCESSOR APPLICATION DEVELOPMENT CYCLE

The following subsections describe the procedures to follow when developing a peripheral processor application and the specific considerations for such applications.

2.1.1 Partitioning the KXT11-C Application

Determine if your application can be partitioned to take advantage of multiple processors. There must be a set of processes that can be performed usefully in parallel and within the capabilities of the KXT11-C hardware. It must be possible to direct and monitor the progress of the process through messages or transfer of blocks of data. Some characteristics of processes that are good candidates for KXT11-C applications:

• Input/Output processes with critical interrupt latency requirements -- By assigning processes with critical interrupt latency requirements to dedicated KXT11-C peripheral processors, you can assure that the rest of the application does not interfere with the service of critical devices.

- Input/Output processes with a high frequency of interrupts --KXTIL-C peripheral processors can relieve the arbiter from the continual context switching required to process interrupt-driven I/O.
- Input/Output data reduction processes -- By assigning one or more KXT11-C peripheral processors to I/O processes that require large quantities of input data and produce a small amount of output, you can save arbiter processing time. The peripheral processor receives the data, decodes it and reduces it to the required subset, discarding the rest.
- Computational processes -- The KXT11-C can perform parallel computational operations by using the DMA transfer controller (DTC) to transfer data directly to its memory, perform the operation, and transfer the data back to Q-BUS memory.
- Real-time control functions -- You can assign a KXT11-C to control functions that require constant interaction with a device but little interaction with the main application. The arbiter can then direct the peripheral processor with high-level commands.

2.1.2 Choosing the Application Software Development Tools

Decide which of the available software tools best suits your application. You can choose from the following system application development environments.

- MicroPower/Pascal
- RT-11
- RSX-11M
- RSX-11M-PLUS

Each of these arbiter application environments contains a device handler/driver that communicates with a device handler in one or more KXT11-C applications, and a utility to load the KXT11-C with application software. With MicroPower/Pascal, you can write your KXT11-C application programs in Pascal or MACRO-11. With RT-11 and RSX-11 you can write your own system and application software in MACRO-11.

MicroPower/Pascal provides you with modular system building blocks, important functions such as semaphores, queues and ring buffers, a choice of Pascal or MACRO-11 languages, and a complete set of application building, loading and symbolic debugging facilities.

If you choose MicroPower/Pascal, be sure that its device handlers support the hardware features you need. The handlers support most but not all features of the hardware. Refer to the <u>MicroPower/Pascal</u> <u>System User's Guide</u> and the <u>MicroPower/Pascal Runtime Services Manual</u> for detailed information on the MicroPower/Pascal device handlers. If you decide to modify a MicroPower/Pascal device handler, you can obtain its source file from DIGITAL as part of a separate source kit.

KXT11-C APPLICATION SYSTEM DEVELOPMENT CYCLES

Your arbiter application design decision depends on what you need from an operating system. RT-11 and RSX-11 are general-purpose, real-time oriented operating systems, single user and multiuser respectively. The other choice, MicroPower/Pascal, is for dedicated application systems. You can find more information about these systems in succeeding chapters and in the documentation listed in the Preface.

2.1.3 Designing the KXT11-C Application System

In a KXTll-C peripheral processor application, you must design the communication protocol between the arbiter application and the KXTll-C. This is an application-level protocol for controlling and passing data between the KXTll-C application processes and the arbiter. Think of the KXTll-C application as an intelligent I/O device used by the arbiter. You design the protocol to command the device to perform its functions (for example, start, stop, and transfer data). The commands are generally formatted into messages and sent through the two-port RAM (TPR).

MicroPower/Pascal provides the KK/KX device handler pair to facilitate TPR communication in applications using MicroPower/Pascal for the KXT11-C and arbiter. RT-11 and RSX-11 versions of the KX device handler are also provided in the KXT11-C peripheral processor tool kits to allow a KXT11-C using the MicroPower/Pascal KK device handler to communicate with an RT-11 or RSX-11 arbiter application.

In addition to commands, you can also use the TPR to send data as messages, depending on the amount and frequency of occurrence, or you can transfer it directly using the DMA transfer controller (DTC). When you use the DTC, the arbiter typically passes a message to the peripheral processor specifying the location of the data buffer to transfer. The KXT11-C application then directs the DTC locally to make the transfer.

In general, you should use the TPR to send small messages or infrequently issued messages. You should use the DTC to send large messages or frequently issued messages, especially if this can be done in parallel with other KXT11-C processes. When to use the DTC depends on the applications and must be determined on a case-by-case basis.

When using the TPR to send large but infrequent messages, if your application makes no other use of the DTC, you need not build its handler into your application, thereby saving memory space.

2.1.4 Coding the KXT11-C Application

Code and test each application process in stages that minimize the number of new variables at each stage. The exact procedure will be application-dependent, but here are some suggestions.

- Develop the KXT11-C application and arbiter application separately in a stand-alone environment.
- Isolate communication between the arbiter and KXT11-C to one process or process group on each side. Create separate test processes to validate and exercise communication linkages on each side.

- Separately test and debug all application processes before integrating them in the peripheral processing environment.
- Remove the test processes and integrate the communication processes only when you are confident that the arbiter and KXT11-C applications are operating correctly. This avoids the need for loading two or more targets for testing until the bulk of the application system has been debugged.

2.1.5 Developing Test Processes

The test processes you create should exercise and validate the functions of the arbiter and KXT11-C applications. Each process should simulate the operation of the other peripheral processing system component. For example, the test process on the arbiter should simulate the operation of the KXT11-C application. An arbiter-resident test process is useful for performing regression tests on the KXT11-C, because the actual KXT11-C application should produce the same results as those simulated by the test process.

2.1.6 Building an Application Debugging Configuration

The application configuration for debugging is slightly different from the final configuration. If you are using the PASDBG or MACDBG remote debugger you must build a debugger service module (DSM) into your application. If you are using MicroPower/Pascal you must enable the debugging option in the compiler and include debugging symbols in the MERGE, RELOC, and MIB build steps.

If you are developing a ROM application you must decide how to test it. ROM applications are usually debugged using RAM or a ROM emulator.

Next you must decide how you are going to load the application image into the target. Your options for loading the application for debugging are:

- Load using a remote debugger.
- Boot target system from TU58 DECtape II media.
- Load from arbiter's mass storage with the KUI load utility.
- Load from arbiter's mass storage with the KXT LOAD procedure.

You cannot use the last three options with remote debuggers; thus, they are of less utility than the first option in the debugging stage of development. In general, you should use a debugger to load your application unless your application needs the memory occupied by the debugger service module. In this case, you will have to break up your application into smaller modules that can be debugged separately, or use console ODT for debugging.

KXT11-C APPLICATION SYSTEM DEVELOPMENT CYCLES

The PASDBG and MACDBG debugger service modules occupy no more than 800 bytes of the application's memory image. However, all application programs written in MicroPower/Pascal will become a few percentage points larger when the debugging option is enabled in the compiler.

2.1.7 Configuring the Hardware for Application Debugging

Be sure the hardware is configured properly and the system configuration is operable. Hardware configurations for specific environments and uses of the KXT11-C are discussed in succeeding chapters of this manual. Full information on all KXT11-C options and how to configure the hardware can be found in the <u>KXT11-CA</u> <u>User's</u> Guide hardware reference manual.

2.1.7.1 **KXT11-C** Debugging Configuration – The following steps describe the hardware configuration requirements for the KXT11-C.

- 1. Set the base address of the TPR in the arbiter's (Q-BUS) I/O page using the system ID switch and the base address range jumper on the KXT11-C. Be sure the addresses you select do not conflict with those assigned to another KXT11-C or with other Q-BUS devices. Appropriate address selection depends on the peripheral processor's environment.
- Select the appropriate boot/self-test power-up option with the boot/self-test switch. The boot options permit execution from ROM, booting from a TU58, waiting for boot-and-load over the Q-BUS, and console ODT operation. The self-test options determine whether self-tests, ROM tests and I/O loopback tests are performed before booting the application.
- 3. Configure the I/O ports used by your application. Each I/O port has several optional configurations. These are fully described in the <u>KXTI1-CA</u> <u>User's</u> <u>Guide</u> hardware reference manual, and <u>discussed</u> as they relate to each MicroPower/Pascal handler in the <u>MicroPower/Pascal</u> <u>Runtime</u> <u>Services</u> <u>Manual</u> and the <u>MicroPower/Pascal</u> <u>System</u> <u>User's</u> <u>Guide</u>.
- 4. Select the appropriate KXT11-C memory map. This is discussed in Chapter 3 for MicroPower/Pascal applications. If you are building a ROM application, it is advisable to start debugging with a RAM configuration so you can set breakpoints in memory locations that will ultimately reside in ROM.

2.1.7.2 System Hardware Debugging Configuration - The system configuration required for debugging a KXT11-C application consists of the KXT11-C to be debugged, the arbiter CPU, and its Q-BUS I/O devices, if any. If you are using PASDBG or MACDBG, you must connect a serial asynchronous communication line between the host system (RT-11, RSX-11, VMS) and the KXT11-C console port. Otherwise, use the peripheral processor's console ODT by connecting a terminal to its console port.

KXT11-C APPLICATION SYSTEM DEVELOPMENT CYCLES

When you use MicroPower/Pascal software in the arbiter and the KXT11-C, you can connect multiple invocations of PASDBG running on one or more host processors (depending on your host operating system) to the arbiter and KXT11-C processors over separate serial lines. This is the best way to debug peripheral processor applications. You can also use a single invocation of PASDBG and a terminal to debug several targets. Refer to Section 3.6 for detailed information.

2.1.8 Testing and Debugging the Application

Run the arbiter or the KXT11-C application with the communication test process until you detect an error; then use a debugger to isolate the error. If you use PASDBG you can debug your application symbolically, setting breakpoints, examining the state of the application, changing the contents of memory locations, and controlling the execution of the application. If you use console ODT, you must use octal numbers and a memory load map.

2.1.9 Completing the Test Cycle

Repeat the preceding procedures (Sections 2.1.1 through 2.1.8) for each processor used in the application system. When you are through with this procedure, you will be confident that each processor application is running correctly (to the extent that this can be verified with test programs). You can then proceed to testing sections of the peripheral processor application together.

2.1.10 Testing and Debugging the Integrated Application System

After completing the test cycle described above, integrate all the application system components as follows.

- 1. Remove all test processes.
- 2. Configure the peripheral processor system hardware and the debugging equipment.
- 3. Build a debugging configuration of the software including the actual communication processes.

It is this stage of debugging where multiple invocations of PASDBG are useful. If you tested the individual processes well, this phase should proceed easily with most of the problems being isolated in the communication process.

2.1.11 Building the Final Application System

For the final application configuration:

- Remove any debug aids.
- Generate an optimized kernel.

• Decide how the final application will be loaded.

The arbiter and KXT11-C applications must be loaded. For the arbiter application, you can use mass storage, down-line loading, or ROM. The software to support arbiter application loading depends on the facilities provided by the arbiter's operating system (MicroPower/Pascal, RT-11, or RSX-11).

KXT11-C software provides facilities for loading your application from the following media.

- Memory-image binary files on a Q-BUS mass storage device using the KXT LOAD procedure, the KUI program or other user-created load program issuing commands to the native firmware through the command registers of the TPR
- Native ROM on the KXTll-C
- TU58 DECtape II cartridge tape subsystem or other RSP (radial serial protocol) device connected to the KXT11-C

Your choice depends on your application requirements.

2.1.12 Configuring the Final Application System Hardware

Review your final hardware configuration. You may need to select a memory map that is different from the one used during debugging. Make sure there are no CSR and vector address conflicts in the arbiter. Compare the CSR and vector assignments of devices you add for application loading with those assigned to the KXT11-C processors in the system.

2.2 STAND-ALONE PROCESSOR APPLICATION DEVELOPMENT CYCLE

The stand-alone application development cycle is the same as the application development cycle for traditional LSI-ll systems. Specific information relating to hardware and software configurations for KXT11-C stand-alone operation is included in succeeding chapters.

CHAPTER 3

PROGRAMMING A KXT11-C USING MICROPOWER/PASCAL

Developing an application for the KXT11-C when using MicroPower/Pascal is similar to developing other MicroPower/Pascal applications, with the following major differences.

- When using the MPBLD utility you must specify that the target processor is a KXT11-C.
- The MicroPower/Pascal device handlers for the KXTll-C are in the DRVK.OBJ library.
- You will debug and test a target system that has multiple processors.
- Separate memory images (.MIM files) must be built for each processor in the application system; one for the arbiter processor (if the arbiter will run MicroPower/Pascal) and one for each KXT11-C.

3.1 KXT11-C SYSTEM FILES

KXT11-C software for MicroPower/Pascal consists of %INCLUDE files, device handler interface routines, prefix files, and device handler modules (refer to Table 3-1).

%INCLUDE files define Pascal device-handler interface routines and the standard I/O packet structures that the device handlers use. You include these files in your program with the %INCLUDE command so you can use the associated interface routine or packet.

Device handler interface routines provided in the run-time hardware support library (RHSLIB.OBJ) perform all message construction, semaphore creation, queue signaling, and queue waiting needed to send and receive commands or data to and from the device handler. Using these interface routines, or the MicroPower/Pascal file system, greatly simplifies the programming of your application.

Prefix files configure I/O device handler operating characteristics and cause the inclusion of the device handler in the application image. When you use the MicroPower/Pascal utility program MPBLD, you select handlers by specifying the prefix file of the handler to be included. This file may be a MicroPower/Pascal-supplied file or a customized version of a MicroPower/Pascal-supplied file. Also, when using a device handler interface routine, you must include RHSLIB.OBJ as an additional library module. Chapters 5 and 6 of the MicroPower/Pascal System User's Guide provide complete information on using the MicroPower/Pascal libraries and bootstraps.

Table 3-1: KXT11-C System Files Provided with MicroPower/Pascal

File Description

- CKPFX.MAC Prefix file for KXTll-C line-frequency clock (CK) handler (standard MicroPower/Pascal clock handler).
- CFDKTC.MAC Sample KXT11-C system configuration file that specifies all features, handlers, and debugging support. Used in generation of installation verification program, and peripheral processor verification program.
- CLKLIB.PAS %INCLUDE file for device interface routines that access clock (CK) handler.
- DDPFXK.MAC Prefix file for TU58 DECtape II (DD) device handler.
- DRVK.OBJ Device handler object module library for KXTll-C devices. Contains KK, DD, QD, XL, XS, YK, and CK device handler modules. Use this library in merge step when building device handler modules into your application.
- DRVM.OBJ Device handler object module library for mapped arbiter applications. Contains arbiter Q-BUS (KX) device handler and other standard MicroPower/Pascal device handler modules. Use this library in merge step when building arbiter application's device handler modules.
- DRVU.OBJ Device handler object module library for unmapped arbiter applications. Contains arbiter Q-BUS (KX) device handler and other standard MicroPower/Pascal device handler modules. Use this library in merge step when building arbiter application's device handler modules.
- IODEF.PAS %INCLUDE file that defines common I/O definitions for Pascal KXT11-C-resident device handler %INCLUDE files. Used when compiling KXT11-C device handlers written in Pascal and when using KXT11-C MicroPower/Pascal device handler interface routines described in Appendix H of MicroPower/Pascal Runtime Services Manual.
- IOPKTS.PAS %INCLUDE file that defines standard Pascal I/O packet structure used by KX device handler and the other standard Pascal arbiter-resident device handlers. Use this file when compiling Pascal device handlers and user programs to run on arbiter.
- KKPFXK.MAC Prefix file for KK (KXTll-C-resident two-port RAM) device handler.
- KKINC.PAS %INCLUDE file defining device handler interface routines that access KK (KXT11-C-resident two-port RAM) device handler.
- KXPFX.MAC Prefix file for KX (arbiter-resident two-port RAM) device handler. Used in peripheral processor verification and demonstration programs.

(Continued on next page)

File	Description
KXINC.PAS	%INCLUDE file defining device handler interface routines that access KX (arbiter-resident two-port RAM) device handler.
KXLINC.PAS	<pre>%INCLUDE file defining Pascal-callable procedure KXT_LOAD that loads KXT11-C from arbiter.</pre>
QDPFXK.MAC	Prefix file for DMA transfer controller (DTC) device handler (QD).
QDINC.PAS	%INCLUDE file defining device handler interface routines that access DMA transfer controller (QD) device handler.
RHSLIB.OBJ	Device-handler interface routine object module library. Contains modules for KK, KX, QD and YK device handler interface routines, KXT_LOAD (load KXTIL-C from arbiter) procedure, and standard MicroPower/Pascal device handler interface routines. Use this library in merge step when building Pascal program compiled with %INCLUDE file KKINC.PAS, KXINC.PAS, QDINC.PAS, YKINC.PAS, KXLINC.PAS or RHSDSC.PAS.
XLPFXK.PAS	Prefix file for asynchronous serial line (XL) device handler for KXTll-C serial devices.
XSPFXK.PAS	Prefix file for synchronous serial line (XS) device handler.
XSINT.MAC	Source file for synchronous serial line (XS) device handler's interrupt service routine. Provided as instructional aid in creating application-specific version of XS device handler.
XSDRVK.PAS	Source file for synchronous serial line (XS) device handler. Provided as instructional aid in creating application-specific version of XS device handler.
YKPFXK.MAC	Prefix file for parallel port and counter-timer (YK) device handler.
YKINC.PAS	%INCLUDE file defining device handler interface routines used with parallel I/O (YK) device handler.
PPVFY.COM	Command file that generates and loads peripheral processor verification and demonstration programs. In RSX-11 versions of MicroPower/Pascal kit, has .CMD file type.
IOPVFY.PAS	Pascal source file for KXTll-C half of peripheral processor verification and demonstration programs.
ARBVFY.PAS	Pascal source file for arbiter half of peripheral processor verification and demonstration programs.
3.2 BUILD	PROCEDURE

Building an application that runs on the KXT11-C is similar to building Q-BUS processor applications. You can build your application automatically using the MPBLD command procedure, or build your application manually issuing commands to MERGE, RELOC, MIB, the

MACRO-11 assembler, and the MicroPower/Pascal compiler. In manual builds, you must specify the appropriate library file names to each build program. In contrast, MPBLD automatically supplies the appropriate file specification for a corresponding build step, depending on CPU type and other entries.

Chapters 5 and 6 of the <u>MicroPower/Pascal System User's Guide</u> provide complete information on using the <u>MicroPower/Pascal libraries</u> and bootstraps.

3.2.1 Optimizing the Kernel

Optimizing the kernel in the KXT11-C environment is the same as for the LSI-11 environment. An optimized kernel is a customized version of the kernel that contains only the primitives your application uses; unused primitives are discarded. Building an optimized kernel minimizes its size and consequently the amount of memory the application will occupy.

You can optimize the kernel as one of the final application building steps after debugging is complete. If memory space is at a premium, you can eliminate some of the kernel's primitives before debugging. When you specify YES in the OPTIMIZE parameter of the SYSTEM macro, you can list in the PRIMITIVES macro the kernel primitives your application uses. You can then determine how much RAM and ROM your application occupies by obtaining the maps generated by the MIB and RELOC utilities. These maps show the size of the RAM and ROM used by the MicroPower/Pascal kernel, and all other processes. As you omit primitives from the list, you can obtain new copies of the maps to determine the additional amount of memory reclaimed. Alternatively, you can use an application building style that automatically configures the kernel primitives used by your application code. Chapter 7 of the <u>MicroPower/Pascal System User's Guide</u> describes this procedure.

3.2.2 Building KXT11-C Applications with MPBLD

MPBLD is an interactive command procedure utility that builds application images. (Refer to Appendix B of the <u>MicroPower/Pascal</u> <u>System User's Guide</u> for more information about MPBLD.) The following paragraphs list MPBLD questions for building KXT11-C applications and discuss the appropriate answers. Message text enclosed by angle brackets (<>) represents information the MPBLD procedure supplies.

Questions 1 through 5 do not relate exclusively to the KXT11-C.

Question 6: Do you wish to modify <kernel configuration file>? [no]:

If you have not created a configuration file that includes the KXT11-C, or if you are not using the standard CFDKTC.MAC configuration file supplied with MicroPower/Pascal, you should answer YES to this question. This allows you to create a configuration file or edit a copy of the standard configuration file to include the KXT11-C parameters. If you answer NO to this question, the kernel will be built with the configuration file parameters that exist in the file.

For KXT11-C applications you must specify the following macros and arguments.

PROCESSOR

You must specify the following parameters.

mmu=NO type=KXT11C vector=<address>

where <address> is the address of the first free memory location above the highest interrupt vector used by the application.

MEMORY

Specify the memory allocation scheme you selected. The KXT11-C has eight different jumper-selected memory mapping schemes; maps Ø through 7 described in Section 3.3.1.

KXT11C

Select parameters required for your application. Be sure the MAP parameter agrees with the memory configuration you specified in the MEMORY macro.

DEVICES

Specify the interrupt vectors of the devices used by the application. Appendix B lists standard KXT11-C device vector assignments.

Question 7: Satisfied with edit? [yes]:

At this point you exit the editor and proceed to question 8 (YES) or repeat the editing session (NO). If you answer NO, you return to the editor with the originally specified file as input. This question is asked each time you leave the editor.

Questions 8 through 10 do not relate exclusively to the KXT11-C.

Question 11: Mapped image? [no]:

Answer NO. The KXT11-C has no memory mapping hardware.

Question lla: Is the target a KXTll-C? [no]:

Answer YES. This answer selects the KXTll-C device handler library DRVK.OBJ.

Question 12 does not relate exclusively to the KXT11-C.

Question 13: Does this system contain any ROM? [no]:

If the KXT11-C contains ROM, answer YES; otherwise, answer NO.

Question 14: What is the base address of RAM (octal address)? :

Enter the lowest address assigned to RAM. The answer you give will depend on the KXT11-C memory map you selected. Specify the address as an octal number.

Question 15: Instruction set hardware? {NHD, FPP, EIS, FIS} [default]:

Since the KXT11-C does not support FPP, EIS or FIS hardware, answer NHD or <RET>. The default is NHD because you answered NO to question 11.

Question 16: LSI-11/2 mode on compilations? [no]:

Answer NO. The processor is not an LSI-11/2.

Question 17: Handler Prefix filespec? :

- - -

This question is the first of a series of questions (17 through 20) that allow you to specify a standard DIGITAL-supplied KXT11-C device handler and tailor it to your particular needs by editing its prefix file. The sequence will repeat until you have no further device handlers to specify. The <u>MicroPower/Pascal Runtime Services Manual</u> describes the standard device handlers. The associated prefix files are described in the <u>MicroPower/Pascal System User's Guide</u>.

If your application uses one of the KXT11-C devices and you are not providing your own handler for this device, enter the name of one of the following DIGITAL-supplied KXT11-C device handler prefix files. If you are not using one of these handlers or you have entered all the handlers to be used, answer <RET>. MPBLD will then skip to question 21.

Filename	Device
CKPFX.MAC	Line clock
DDPFXK.MAC	TU58 DECtape II
KKPFXK.MAC	KK (KXT11-C-resident two-port RAM) handler
QDPFXK.MAC	DMA transfer controller
XLPFXK.MAC	Asynchronous serial lines SLUl, SLU2 channel A and SLU2 channel B
XSPFXK.PAS	Synchronous serial line
YKPFXK.MAC	Parallel I/O ports and counter-timers

3-6

Question 18: Is this a Pascal-implemented handler? [no] :

Answer YES if you specified the XSPFXK.PAS prefix file in the previous question.

Question 19: Do you wish to modify <prefix filespec>? [no]:

Answer YES if you want to edit the prefix file specified in question 17 to include handler features other than the default features. Refer to the <u>MicroPower/Pascal System User's Guide</u> for device-handler prefix file descriptions and to the <u>MicroPower/Pascal Runtime</u> <u>Services</u> <u>Manual</u> for device handler descriptions.

Question 20: Satisfied with the edit? [yes]:

At this point exit the editor and return to question 17 (YES) or repeat the editing session (NO). If you answer NO, you return to the editor with the originally specified file as input. This question is asked each time you leave the editor.

The remaining MPBLD questions do not relate exclusively to the KXT11-C.

3.3 SOFTWARE AND HARDWARE CONFIGURATION GUIDELINES

This section tells you how to configure the MicroPower/Pascal software and KXTll-C hardware. There are four main areas of concern:

- 1. The location of RAM and ROM
- 2. The system configuration, stand-alone or peripheral processor
- 3. The I/O device options
- 4. The bootstrap start-up option

3.3.1 Configuring Memory

KXT11-C native memory has eight jumper-selectable configurations (maps) as shown in Figure 3-1. Each map defines a particular combination of native (local) RAM and user-installed RAM or ROM residing in the user sockets of the KXT11-C.



Figure 3-1: KXT11-C Memory Map Configurations

3.3.1.1 Memory Configuration Steps - When you configure KXT11-C memory, you must specify parameters in the software configuration file and install jumpers on the KXT11-C circuit board:

- 1. Select a map according to the requirements of your application.
- 2. Specify the number of the map you selected in the KXTllC configuration file macro.
- 3. Install additional ROM or RAM in the user sockets.

NOTE

If your application uses ROM, consider substituting RAM in its place during debugging so you can use the PASDBG debugging program.
- 4. Specify, in the configuration file's MEMORY macro, each contiguous block of RAM and ROM defined by the selected map and the ROM or RAM installed in the user sockets.
- 5. Install the map selection jumpers on the KXT11-C circuit board. (The <u>KXT11-CA</u> <u>User's</u> <u>Guide</u> hardware reference manual shows the location of these jumpers.)
- Select an appropriate setting for the boot/self-test switch (see Table 3-3).

3.3.1.2 Memory Selection Rules - MicroPower/Pascal software can use any KXT11-C memory map option as long as you observe the following configuration rules.

- 1. You can select any memory map for RAM-only applications that is appropriate for the type of RAM devices installed in the user sockets.
- 2. You can select maps 4, 5, 6, or 7 for MicroPower/Pascal applications that use ROM. MicroPower/Pascal memory allocation rules require that you configure all ROM in memory addresses lower than those assigned to RAM. Thus, you should not specify maps Ø to 3 if your MicroPower/Pascal application uses ROM.
- 3. If your application will be loaded from TU58 DECtape II, you must configure RAM to start at address Ø.
- 4. Do not configure your application to use the highest 64 bytes of native RAM. This area is reserved for KXTIL-C native firmware. The location of this 64-byte area depends on which memory map you select with the boot/self-test switch (see Figure 3-1). If you are going to use RAM in the user sockets, assign it to low memory addresses (maps 4 to 7). In this way the reserved 64-byte area will reside at the highest RAM locations rather than within the RAM address range.
- 5. Do not configure your application to use nonexistent memory addresses (address space identified as NXM in Figure 3-1).
- 6. Never configure the 8KB block of memory addresses shown in maps 3 and 6 and designated 8KB Native Firmware Extension. These addresses reference locations in the native firmware socket that are outside the address space of the native firmware ROM provided by DIGITAL.

Table 3-2 summarizes MicroPower/Pascal map usage.

Table 3-2:	MicroPower/	'Pascal I	Usage of	KXT11-C	Memory	Maps
------------	-------------	-----------	----------	---------	--------	------

Мар	Usage
Ø	32KB of native RAM; 4KB RAM in user sockets mapped high. Do not allocate memory between 77700 and 77777.
1	32KB of native RAM; 8KB RAM in user sockets mapped high. Do not allocate memory between 77700 and 77777.
2	32KB of native RAM; 16KB RAM in user sockets mapped high. Do not allocate memory between 77700 and 77777.
3	32KB of native RAM; 16KB RAM in user sockets mapped high. Do not allocate memory between 77700 and 77777.
4	32KB of native RAM; 4KB ROM/RAM in user sockets mapped low. Do not allocate memory between 137700 and 137777.
5	32KB of native RAM; 8KB ROM/RAM in user sockets mapped low. Do not allocate memory between 137700 and 137777.
6	32KB of native RAM; 16KB ROM/RAM in user sockets mapped low. Do not allocate memory between 137700 and 137777.
7	24KB of native RAM; 32KB ROM/RAM in user sockets mapped low. Do not allocate memory between 157700 and 157777.

3.3.2 Using Battery Backup

The battery backup feature of the KXTll-C preserves the contents of the native RAM during power failure so that the application program can recover after a power failure.

3.3.2.1 **Configuration** Considerations - You must configure the hardware and software to set up RAM for battery backup operation.

To configure the hardware:

- Obtain an appropriate 5V battery.
- Connect the battery to the KXTll-C backplane.
- Install the battery backup jumper on the KXTll-C circuit board.
- Install ROM in the user sockets and configure the jumpers appropriately for the ROM devices used.
- Select a memory map with the ROM starting at location \emptyset .

Refer to Chapter 6 of the <u>KXT11-CA</u> <u>User's</u> <u>Guide</u> hardware reference manual for detailed information.

To configure the software:

- Edit the kernel configuration file so the POWER parameter of the KXT1LC macro specifies NONVOL (that is, POWER = NONVOL). This causes the appropriate kernel power failure and power restoration routines to be built into your application.
- Specify the use of RAM and ROM using the MEMORY macro.
- Build the system so all code resides in ROM.

Configuring memory in this way affects the way you use PASDBG (see Section 3.6.7).

3.3.2.2 **Programming Considerations** - To make effective use of battery backup, you must design your application with the following information in mind.

On restart after a power failure, the MicroPower/Pascal kernel completely initializes itself and the user's application; it does not attempt to recover the application's context. Your application must recover its own context after a power failure. I/O transactions that occurred during the failure are lost.

The kernel's power-up routine generates an interrupt and maintains a recovery indicator to facilitate application recovery. Each time power is restored, the kernel's power-up routine generates a trap through vector 214. Whether or not your application responds to the interrupt depends on the actions that need to be performed when a power restart occurs. If no action is required, the application can ignore the interrupt. The application's initialization routines may also test the kernel's one-word recovery indicator (KXT\$RI). If the value is nonzero, a power restart rather than a cold start is in progress. If your application requires a direct response to the interrupt, you must write a power-failure interrupt service routine that connects to this vector (CONNECT INTERRUPT in Pascal or CINT\$ in MACRO-11). The routine can examine KXT\$RI to determine whether a cold start or recovery occurred so it can direct an action to take after the power failure. When your interrupt routine completes, the native firmware will reinitialize to reconfigure the peripheral controller circuits which are not protected during a power failure.

In another recovery technique your application can maintain a system of I/O status flags and perform buffer validation after a restart from a power failure. Refer to the description of the KXTllC macro in Chapter 4 of the <u>MicroPower/Pascal System User's Guide</u> for additional programming information.

3.3.3 Configuring the KXTll-C System Environment

This section tells you how to set up the KXT11-C for its system environment. The features you can select include stand-alone operation or peripheral processor operation, and the system's start-up options (application bootstrap device, console ODT operation, and self-test program execution). When you select these features, you must configure jumpers and switches on the KXT11-C circuit board and change some of the parameters of the KXT11C macro in the configuration file.

The system ID switch and the boot/self-test switch specify to the native firmware the desired environmental and operational features of the KXT11-C. The boot/self-test switch determines when the self-tests will be performed and how the application program will be initialized.

3.3.3.1 Selecting Stand-Alone or Peripheral Processor Operation - You can select stand-alone or peripheral processor operation with the system ID switch on the KXTIL-C circuit board.

To use stand-alone mode, select switch positions \emptyset or 1. In stand-alone mode, the two-port RAM (TPR) is disabled since no Q-BUS is required. To use peripheral processing mode, select switch positions 2 to 15. You can configure a maximum of 14 KXT11-C peripheral processors in a Q-BUS system by selecting switch positions 2 to 15.

In peripheral processing mode, the TPR is enabled and connected to the Q-BUS. Each switch position selects a different base address for the TPR registers in the arbiter's I/O page. The switch selects addresses from a high or low range depending on whether or not you install the TPR base address jumper on the KXT11-C circuit board.

Appendix C lists system ID switch settings and the associated I/O page base addresses of the two-port RAM. When selecting the TPR base addresses, avoid conflicts between the KXTIL-C processor's I/O page registers and I/O page registers allocated to other devices on the application system's Q-BUS.

Do not configure TPR addresses in the high range for system ID switch settings 8 to 15, as many of these addresses are allocated for standard devices and processor registers.

Each system ID switch number you select must be unique among all system ID switch numbers for KXT11-C processors on the same Q-BUS. The number need not be in a continuous sequence with the system ID switch numbers selected for other KXT11-C processors on the Q-BUS.

Specify the CSR address implied by the system ID switch and TPR base address jumper setting you select in the KX device handler prefix file. You can insert this information in the file manually with an editor or automatically during execution of MPBLD (described in Appendix B of the MicroPower/Pascal System User's Guide).

3.3.3.2 Selecting KXT11-C Initialization and Self-test Options -KXT11-C firmware provides initialization and diagnostic self-test functions that are selected by the boot/self-test switch on the KXT11-C circuit board. They are power-up features that provide for hardware initialization, automatic self-tests, console ODT, application bootstrapping, and execution of control routines that handle local restart interrupts to allow the arbiter to gain control of the KXT11-C. Table 3-3 summarizes the boot/self-test switch functions.

	вос	ot/Se	elf-1	lest	Swit	ch 1	Posi t	ion*	r							
Initialize/Test Feature	ø	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Start-up in ROM	x	x	x													
Boot from TU58 DECtape				x												
Load RAM from arbiter and run						х	x									
Enter debugging (ODT) mode					x											
Perform user ROM tests			x							x						
Perform auto self-tests	x	x	x		x					х						
Dedicated test mode									x	x						
Reserved								x				x	x	x	x	x

Table 3-3: Initialization/Self-Test Options

*Switch positions 7 and 11 to 15 are reserved. If you apply power to the KXT11-C with these positions selected, it will not function and the LED display will indicate a fatal error.

3.3.3.2.1 ROM Application Start-up - Boot/Self-test switch positions Ø, 1 and 2 allow you to execute a ROM application. The native firmware transfers control to the ROM code by emulating a trap to location 24. Consequently you must configure the ROM to start at address Ø (maps 4 to 7) to assure that the contents of vector 24 are preserved.

Switch position Ø inhibits the automatic self-tests. By using this switch position, you can reduce application start-up time to a minimum. Choose this position only when necessary to maintain acceptable application performance.

Switch position 1 inhibits the user ROM checksum test. This allows you to start an application that was loaded into ROM that contains no checksum or that was loaded into ROM with a checksum that was calculated by an algorithm that is incompatible with the test. Appendix E describes the procedure to use with the DECprom program to calculate and program ROM checksums for KXT11-C applications. The <u>KXT11-CA User's</u> <u>Guide</u> hardware reference manual describes the checksum algorithm.

Use switch position 2 if your ROM application supports the user ROM checksum test.

3.3.3.2.2 **TU58 and RSP Bootstrap** - If you are going to load your application image from a TU58 DECtape II drive or an RSP (radial serial protocol) link, select switch position 3. This causes the TU58 primary bootstrap to execute on power-up and load your application using RSP from a TU58 DECtape II subsystem or other system through SLU1 (DLART). Once the primary bootstrap begins receiving the boot block from the TU58, it checks that the first word of the block is in the range 240(octal) to 277(octal). If true, it considers this block to be a valid boot block and it loads the remaining blocks into RAM and starts the program. If the first word's value is invalid, the primary bootstrap continues to check, alternating between unit \emptyset and unit 1, until it finds a valid boot block.

When your application will be loaded from TU58 DECtape II, you must configure RAM to start at address \emptyset .

3.3.3.2.3 Loading from the Arbiter - You can load your peripheral processor application from a system storage device via the arbiter. If your arbiter application runs under MicroPower/Pascal, you can use the Pascal routine KXT LOAD described in Appendix H of the MicroPower/Pascal Runtime Services Manual. If your arbiter application runs under RSX-11 or RT-11, you can use the KUI utility program described in the KXT11-C Software Toolkit/RSX Reference Manual or KXT11-C Software Toolkit/RT Reference Manual.

Boot/Self-test switch positions 5 and 6 instruct the KXTll-C to wait for a command over the Q-BUS from KXT LOAD or KUI. The automatic self-tests will be performed first if you select switch position 5; they will be inhibited if you select switch position 6.

3.3.3.2.4 Automatic Self-Tests - The automatic self-tests are a subset of the self-test functions that the native firmware provides. These tests will run when the boot/self-test switch is in positions 1, 2, 3 and 5.

The automatic self-tests include a:

- CPU test
- RAM test, native and user (if RAM resides in user sockets)
- ROM test, native and user (if selected)
- CSR test, NXM test of all native CSRs and the TPR (read-only test)
- DMA test, local-to-local DMA transfers

The tests report diagnostic errors using the LED display on the KXT11-C circuit board and the TPR system control registers. The LED display reports automatic self-test diagnostic data and general KXT11-C status. Control registers 2 and 3 of the TPR contain the test status information on completion of the nonfatal tests. Register 2 indicates which tests failed and register 3 specifies the type of failure. Register 3 is overwritten only if an error was encountered, and will contain the valid discrete error code for the last test that found an error.

The native firmware considers failure of the following self-tests as a fatal condition and will not allow the application to run.

- CPU test
- Native RAM test
- Native ROM test
- CSR test (TPR portion)

The tests report fatal errors only in the LED indicators since the firmware disables the TPR under these conditions.

The results of the remaining nonfatal tests do not prevent the application from running and will be reported in the LED display and the TPR system control registers. The user application should check for these nonfatal error conditions to see if they affect the application. Appendix F describes the procedures to follow.

Chapter 6 of the <u>KXT11-CA</u> <u>User's</u> <u>Guide</u> hardware reference manual discusses the meaning of all LED displays; Chapter 5 in that document describes the TPR registers and associated error codes.

If you do not select the automatic self-tests, you can reduce application start-up time to a minimum. However, these tests are useful diagnostic tools. You should bypass them only when necessary to maintain acceptable application performance.

3.3.3.2.5 **Debugging (ODT) Mode** - When you use boot/self-test switch position 4, the KXT11-C enters console ODT through SLU1 (DLART). Select this switch position when you want to debug your application with PASDBG.

3.3.3.2.6 **Dedicated Test Mode** - This mode is for dedicated diagnostic testing; the tests permit no execution of application code. You select the tests with boot/self-test switch positions 8, 9 and 10. These switch positions cause RAM to be mapped to low memory addresses by overriding the selected memory map jumper settings. ROMs jumpered for high memory mapping are mapped to their corresponding positions in low memory.

Switch positions 8 and 9 select the automatic self-tests and I/O port loopback tests; position 9 includes the ROM test. You must install loopback connectors on the I/O ports for these tests.

Switch position 10 selects the automatic self-tests, then causes the KXT11-C to wait for self-test commands through the TPR from the arbiter.

Chapter 6 of the <u>KXT11-CA</u> <u>User's</u> <u>Guide</u> hardware reference manual provides further information.

3.4 I/O PROGRAMMING AND CONFIGURATION CONSIDERATIONS

The following subsections discuss how you can use the device handlers DIGITAL provides for the KXT11-C with MicroPower/Pascal software.

Examples illustrate features of these handlers that differ from the non-KXT11-C MicroPower/Pascal device handlers.

3.4.1 Using the Parallel I/O (YK) Handler

The YK device handler operates the parallel I/O and counter-timer controller on the KXTIL-C. It allows your MicroPower/Pascal programs to interface with the two 8-bit parallel ports, the 4-bit special-purpose I/O port, and the three independent 16-bit counter-timers. The handler provides the functions of read, write, pattern recognition, DMA read, DMA write, counter-timer set, counter-timer read, and counter-timer clear.

The parallel I/O port has configuration options you can select by editing the handler's prefix file. Many of these options interact with one another in subtle ways. You must be thoroughly familiar with the operation of this device and with the configuration rules before building an application that uses the YK device handler. (Refer to the <u>KXT11-CA</u> <u>User's</u> <u>Guide</u> hardware reference manual and Chapter 4 of the <u>MicroPower/Pascal</u> <u>System</u> <u>User's</u> <u>Guide</u>.)

The parallel I/O port can read and write streams or individual bits of data using its event synchronization options. Your programs can access the YK handler from MicroPower/Pascal or MACRO-11 routines by using the standard primitive I/O requests or the MicroPower/Pascal device handler interface routines listed below.

YK PORT READ -- Reads data from a parallel port

YK PORT WRITE -- Writes data to a parallel port

YK_SET_PATTERN -- Sets pattern recognition modes for a parallel port

YK_SET_TIMER -- Sets a timer to an initial value, triggers a timer after setting it, or sets a timer to periodically signal a binary semaphore

YK READ TIMER -- Reads a timer's or counter's current count

YK CLEAR TIMER -- Deactivates a timer or counter

Refer to Chapter 4 and Appendix H of the <u>MicroPower/Pascal</u> <u>Runtime</u> Services Manual for detailed information.

Typical parallel I/O port applications include:

- Transferring a series of bytes or words through a port with handshake protocol
- Setting or reading the bits of external state lines
- Generating a time base to software
- Generating a waveform for external output
- Counting pulses from an external input

The paragraphs that follow provide examples to illustrate these applications. All examples use the MicroPower/Pascal device handler interface routines listed above.

3.4.1.1 Transferring a Series of Bytes or Words Through a Port - This example illustrates how a program can send a stream of parallel data from a buffer to an output port connected to a parallel printer. The example makes full use of the parallel I/O ports. The printer must operate under handshake signal control and the user's program must monitor the printer's error status data and send control/indicator data to it.



Parallel I/O Counter-Timer

Figure 3-2: Sending Data to a Parallel Printer

Configuration

Figure 3-2 shows the external connections between the parallel I/O port and the printer. The listing of the YK handler prefix file that follows shows you how to specify this configuration.

Port A is configured as a bit port. The least significant bits (\emptyset to 3) are configured as output lines to the printer's control and indicator lines. The most significant bits (4 to 7) are configured by default as input lines to receive error input signals from the printer. Pattern matching is specified to detect changes in error input signals.

Port B is configured as an output port with interlocked handshake for the data bytes going to the printer.

Port C is configured as a bit port with bit Ø as an output for the printer's data-accepted line. Bit l is configured by default as an input for the printer's ready-for-data line.

.MCALL YKCIŞ	YKCI\$;	Beginning of Prefix File
; Port A Setur	9		
YKCP\$ CHAN=A, YKCP\$ CHAN=A, YKCP\$ CHAN=A,	PTYPE=YK\$BIT OUT=17 PAT=TRUE	;;;;;	Port A is a Bit Port. Least Significant 4 bits are outputs. Pattern Recognition to detect changes in Error Input Lines.
; Port B Setur	2		
YKCPŞ CHAN=B, YKCPŞ CHAN=B,	PTYPE=YK\$OUT HSH=YK\$INL	; ;	Port B is an Output Port with Interlocked Handshake.
; Port C Setur	2		
YKCP\$ CHAN=C, YKCP\$ CHAN=C,	PTYPE=YK\$BIT OUT=2	;;	Port C is a Bit Port. Bit l is a Handshake Output.
YKCE\$;	End of Prefix File

MicroPower/Pascal Program Fragment

The following MicroPower/Pascal program fragment illustrates how a program can write a line of data to the YK handler configured to operate a parallel printer.

The %INCLUDE commands in the following example refer to the RT-11 logical device LB:. If your host environment is RSX-11 or VMS, substitute the appropriate logical device. Refer to the MicroPower/Pascal Installation Guide for this information.

<pre>%include 'LB:IODEF'</pre>	{ get the INCLUDE file for the common}
%include 'LB:YKINC'	<pre>{ I/O definitions} { get the INCLUDE file for the { device bandler interface routines}</pre>
VAR	(device hundler interface routines)
LP_DATA : PACKED ARRAY [] DATA LEN : INTEGER ; RESULTS : IO\$STATUS ;	512] OF CHAR ; { LP data } { number of characters} { write results }

BEGIN

RESULTS := YK_PORT_WRITE (PORT_NUM := PORT_B , BUFFER := LP_DATA , BYTE_COUNT := DATA_LEN) ; END ; 3.4.1.2 Transferring Data to and from Analog Devices - This is an example of analog-to-digital (A/D) and digital-to-analog (D/A) I/O. It illustrates how a program can receive a constant flow of 8-bit A/D data, filter the data in some way, then send the reduced data to a D/A converter. The example uses two external input clocks to control the rate of flow of input and output data individually.

This example assumes that:

An input buffer cannot be filled with incoming data in less time than it takes to filter and process the previous input buffer.

The rate of data output equals the input data rate times the ratio of output buffer size divided by input buffer size.

These assumptions prevent input data from being lost and keep output data flowing continuously. The example does not incorporate a method of detecting a violation of either assumption which could occur if the external clocks are misadjusted.



Parallel I/O Counter-Timer

Figure 3-3: Transmitting Data to and Receiving Data from Analog Devices

Configuration

Figure 3-3 shows the external connections between the parallel I/O port and the A/D and D/A converters. The listing of the YK handler prefix file that follows shows you how to specify this configuration.

The YK configuration macros set up port A as an input port with a strobed handshake and port B as an output port with a strobed handshake.

.MCALL YKCIŞ YKCIŞ ; Beginning of Prefix File. ;Port A Setup YKCP\$ CHAN=A, PTYPE=YK\$INP, HSH=YK\$STR ; Port A is an input port ; with strobed handshake. ;Port B Setup YKCP\$ CHAN=B, PTYPE=YK\$OUT, HSH=YK\$STR ; Port B is an output port ; with strobed handshake. ; Port C Setup YKCP\$ CHAN=C, PTYPE=YK\$BIT, OUT=<YK\$B1+YK\$B3> ; Port C is a bit port ; with bits 1 and 3 set for ; output YKCE\$; End of Prefix File MicroPower/Pascal Program Fragment The following MicroPower/Pascal program fragment illustrates how a program can use the YK handler to read data from an A/D converter and write data to a D/A converter. The %INCLUDE commands in the following example refer to the RT-11 logical device LB:. If your host environment is RSX-11 or VMS, appropriate logical device. Refer to the substitute the MicroPower/Pascal Installation Guide for this information. [SYSTEM(MICROPOWER)] PROGRAM C3EX2 ; {\$NOLIST} %include 'LB:IODEF' { get the INCLUDE file for the common} { I/O definitions} %include 'LB:YKINC' { get the INCLUDE file for the { device handler interface routines} {\$LIST} CONST IN_BUF_SIZE = 256 ; {size of input buffers } { number of input/output buffers pairs, a minimum of LAST BUF = 3 ; 3 are needed because the filter will (at certain points in time) be reading data from the end of a first input buffer and the beginning of a second at the same time. Meanwhile the YK handler will be filling a third. } OUT_BUF_SIZE = 64 ; { The size of the output buffers must be proportional to the data reduction ratio. } TYPE IN DAT BUF = PACKED ARRAY [1..IN BUF SIZE] OF BYTE RANGE ; { data buffer } IN DAT AREA = RECORD DAT LEN : UNSIGNED ; { length of buf, or # of bytes in it} DAT SECT : IN DAT BUF; { input data buffer } END;

OUT_DAT_BUF = PACKED ARRAY [1..OUT_BUF_SIZE] OF BYTE_RANGE; { out buffer } OUT_DAT_AREA = RECORD DAT_LEN : UNSIGNED ; { length of buf, or **#** of bytes in it} DAT_SECT : OUT_DAT_BUF; { output data buffer } END ;

```
VAR
     IN_BLK : ARRAY [1..LAST_BUF] OF IN DAT AREA ;
                                                                        { input records }
     OUT BLK : ARRAY [1..LAST BUF] OF OUT DAT AREA;
                                                                        { output records }
                                                    { Input status }
{ output status }
     IN STATUS : IO$STATUS ;
     OUT_STATUS : IO$STATUS ;
     CURRENT BUF : UNSIGNED ; { current buffer being filtered }
IN REPLY DESC : STRUCTURE DESC ; { input Reply sem descriptor }
OUT_REPLY DESC : STRUCTURE DESC ; { output Reply sem desc }
IN REPLY DET . W BEDLY .
     IN REPLY PKT : YK REPLY ;
                                                    { YK reply Packet }
{ Beginning of Process }
BEGIN
OUT REPLY DESC .ID := NO SEM ;
                                                    { prevent replies from output}
IF CREATE_QUEUE_SEMAPHORE ( DESC := IN_REPLY_DESC ) THEN
     BEGIN
     { Send all the input buffers to the YK handler }
FOR CURRENT_BUF := 1 TO LAST_BUF DO
        BEGIN
        IN_BLK [ CURRENT_BUF ] .DAT_LEN := IN_BUF_SIZE ;
IN_STATUS := YK_PORT_READ (
                             PORT NUM := PORT A
                             BUFFER := IN_BLK [ CURRENT_BUF ] .DAT_SECT ,
                              BYTE COUNT := IN BLK [ CURRENT BUF ] .DAT LEN,
                             REPLY := ADDRESS (IN REPLY DESC ) ) ;
        END ;
                   ( IN STATUS . ERROR_CODE = IE$NORMAL )
( OUT_STATUS . ERROR_CODE = IE$NORMAL ) ) DO
     WHILE (
     AND
        BEGIN
                        VAL_DATA := IN REPLY PKT ,
VAL_LENGTH := SIZE (YK REPLY) ,
        RECEIVE (
                        DES\overline{C} := IN REPLY DESC \overline{)};
        IF IN REPLY PKT .STATUS .ERROR CODE <> IE$NORMAL THEN
             IN STATUS := IN REPLY PKT .STATUS
        ELSE
             BEGIN
                 now go do the filtering of the data coming in from
              Ł
                 IN BLK [ CURRENT BUF ] .DAT SECT and put the results
into OUT BLK [CURRENT BUF] .DAT SECT . Also put
the number of output bytes into the length entry of
                  OUT BLK .
                                  }
             OUT_STATUS := YK_PORT WRITE (
                                PORT NUM := PORT B ,
BUFFER := OUT BLK [ CURRENT BUF].DAT SECT ,
BYTE_COUNT:=OUT_BLK [ CURRENT_BUF ].DAT_LEN ,
                                 REPLY := ADDRESS (OUT REPLY DESC ) ) ;
             IF CURRENT BUF = LAST BUF THEN
CURRENT BUF := CURRENT BUF + 1
             ELSE
                   CURRENT BUF := 1 ;
             IN_BLK [ CURRENT_BUF ] .DAT_LEN := IN_BUF_SIZE ;
             IN STATUS := YK PORT READ (
PORT NUM := PORT A
                             BUFFER := IN BLK [ CURRENT BUF ] .DAT SECT
                              BYTE_COUNT := IN_BLK [ CURRENT_BUF ] .DAT_LEN,
                              REPLY := ADDRESS (IN REPLY DESC ) ) ;
             END ;
        END ;
     END ;
END.
```

3.4.1.3 Receiving Data from a 12-Bit Analog-to-Digital Converter -This example shows how you can use the parallel I/O port to receive analog data of higher resolution than 8 bits and also use one of the port's timers to control the sample rate instead of supplying an external clock.



lsb = least significant bits msb = most significant bits

Figure 3-4: Receiving Data from a 12-Bit Analog-to-Digital Converter

Configuration

Figure 3-4 shows the external connections between the parallel I/O port and the 12-bit A/D converter. The listing of the YK handler prefix file that follows shows you how to specify this configuration.

3-22

.MCALL YKCI\$ YKCIS ;Beginning of Prefix File ; Port A Setup YKCP\$ CHAN=A, PTYPE=YK\$INP, HSH=YK\$STR ; Port A is an input port with ; strobed handshake. ;Port B Setup YKCP\$ CHAN=B, PTYPE=YK\$BIT, PLNK=TRUE ; Port B is a bit input port ; linked to Port A. ; Port C Setup YKCP\$ CHAN=C, PTYPE=YK\$BIT, OUT=<YK\$B3+YK\$B0> ; Port C is a bit port with ; bits \emptyset and 3 set for output. ;Timer Setup YKCT\$ TNUM=3, TEXTO=YES, TOUT=YK\$TPL ; Timer 3 enabled for pulsed output. ; End of Prefix File YKCE\$

MicroPower/Pascal Program Fragment

Programming for the 12-bit A/D input is similar to that shown in the portion of the previous example that received 8-bit A/D values. You still have to provide the YK handler with multiple buffers so it can continue to receive input after it returns a buffer. In addition, a SET TIMER command must be sent to provide the clock output that triggers the A/D device.

3.4.1.4 Using the Counter-Timers to Count External Pulses - This example shows how to create an external pulse counter that is unaffected by timing delays caused by software. Timing accuracy is guaranteed by setting up the hardware to stop the counting process at the instant it presents an interrupt request to the processor.

The example uses timer 3 to time the counting interval and timer 1 to count the number of pulses. Timer 3 causes the software to be signaled and stops timer 1 from counting by shutting off its gate input. That way, when the software reads the number of counts from timer 1 it will be exact. As explained in the hardware documentation, timer 3 must be set up to have a one-shot output and run in the noncontinuous mode to accomplish this. To expand this into a 32-bit counter, you can link timer 2 to timer 1.



Figure 3-5: Using the Counter-Timers to Count External Events

Configuration

Figure 3-5 shows the external connections between the parallel I/O port and the application environment. The listing of the YK handler prefix file that follows shows you how to specify this configuration.

.MCALL YKCI\$

YKCI\$

;Port B Setup

YKCP\$ CHAN=B, PTYPE=YK\$BIT

;Port C Setup

YKCP\$ CHAN=C, PTYPE=YK\$BIT, OUT=1

;Timer Setup

YKCE\$

YKCTŞ	TNUM=1,	TEXTG=YES		;	Enable timer l's gate input.
ҮКСТ\$	TNUM=1,	TEXTC=YES		;	Enable timer l's count input
YKCTŞ	TNUM=3,	TEXTO=YES,	TOUT=YK\$T1S	; ; ;	via port B bit 5. Enable timer 3's output in one-shot mode.

; End of Prefix File.

; Beginning of Prefix File

; Timer 3's output via bit Ø.

; timer l's gate input via bit 7

3-24

MicroPower/Pascal Program Fragment

The following MicroPower/Pascal program fragment illustrates how a program can use the YK handler to count pulses.

```
[ SYSTEM(MICROPOWER)] PROGRAM C3EX3 ;
```

{\$NOLIST}
\$include 'DEF:IODEF.PAS'
\$include 'DEF:YKINC.PAS'
{\$LIST}

CONST

COUNT INT = 100;

{ define the counting interval }

VAR

```
YK IO STATUS : IO$STATUS ;{ Status code returned from YK }NIL REPLY DESC : STRUCTURE DESC ;{ Dummy reply descriptor }REPLY DESC : STRUCTURE DESC ;{ Actual reply descriptor }REPLY PKT : YK REPLY ;{ Reply packet from the YK handler}COUNTS : UNSIGNED ;{ Number of counts during interval}
```

BEGIN

NIL REPLY DESC .ID := NO SEM ;

IF CREATE QUEUE SEMAPHORE (DESC := REPLY DESC) THEN BEGIN { First set the counter to zero } YK_IO_STATUS := YK_SET_TIMER (TIMER NUM := TIMER 1 , TIMER VALUE := Ø , MODE := [init_constant, trigger] , REPLY := ADDRESS (NIL REPLY DESC)) ; { Now start the time interval, and the counter } YK IO STATUS := YK SET TIMER (TIMER NUM := TIMER 3 TIMER VALUE := COUNT INT , MODE := [init_constant, trigger] , REPLY := ADDRESS (REPLY DESC)) ; { Wait for the time interval to expire } RECEIVE (VAL DATA := REPLY PKT, VAL LENGTH := SIZE (YK_REPLY) , DESC := REPLY DESC) ; { Read the number of pulses, and put the answer in COUNTS } YK IO STATUS := YK READ TIMER (timer num := TIMER 1 , pt_time := ADDRESS (COUNTS)) ;

END; END.

3.4.1.5 Using the Counter-Timers to Supply External Pulses - This example shows how to set up a timer to generate external pulses but not reply at the completion of any of the cycles. This configuration is useful when you need an output waveform that is independent from the application software time base.



Figure 3-6: Using the Counter-Timers to Supply External Pulses

Configuration

Figure 3-6 shows the external connections between the parallel I/O port and the application environment. The listing of the YK handler prefix file that follows shows you how to specify this configuration.

.MCALL YKCIS

; Beginning of Prefix File

;Port C Setup

YKCP\$ CHAN=C, PTYPE=YK\$BIT, OUT=1 ; Timer 3's output via bit Ø

;Timer Setup

YKCT\$ TNUM=3, TEXTO=YES

; Enable timer 3's output and ; leave it in the default (square ; wave mode).

; End of Prefix File

YKCE\$

YKCI\$

MicroPower/Pascal Program Fragment

The following MicroPower/Pascal program fragment illustrates how a program can use the YK device handler to generate a software-independent time base.

The %INCLUDE commands in the following example refer to the RT-11 logical device LB:. If your host environment is RSX-11 or VMS, substitute the appropriate logical device. Refer to the MicroPower/Pascal Installation Guide for this information.

[SYSTEM(MICROPOWER)] PROGRAM C3EX4 ; {\$NOLIST} { get the INCLUDE file for the common} %include 'LB:IODEF' { I/O definitions} %include 'LB:YKINC' { get the INCLUDE file for the { device handler interface routines} {\$LIST} CONST COUNT INT = 100; { define the counting interval } VAR { Status code returned from YK } YK IO STATUS : IO\$STATUS ; NIL REPLY DESC : STRUCTURE_DESC ; { Dummy reply descriptor } BEGIN NIL REPLY DESC .ID := NO SEM ; BEGIN { First set the counter to the initial value and trigger it. } YK_IO_STATUS := YK SET TIMER (TIMER NUM := TIMER 3 TIMER VALUE := COUNT INIT , MODE := [init constant, trigger, continuous] , REPLY := NIL REPLY DESC) ; END ;

END.

3.4.2 Using the Asynchronous I/O (XL) Device Handler

The KXT11-C XL device handler supports asynchronous I/O operations on devices connected to any of the three serial I/O ports on the KXT11-C peripheral processor. This handler is similar to the non-KXT11-C XL handler described in the MicroPower/Pascal Runtime Services Manual except it also supports the multiprotocol communication controller (7201 chip) on the KXT11-C. This allows the KXT11-C to concurrently service the three serial ports SLUL, SLU2 channel A, and SLU2 channel в.

The first serial I/O port on the KXT11-C (SLU1) is a standard DL asynchronous receive/transmit (DLART) device. The second port (SLU2 channel A) provides all the features of a DLV11-E, including modem control, but is a distinct hardware type. The third port (SLU2 channel B) provides all the features of a standard DLART device but is a different hardware device. When you use SLU2 channel A or channel B, you must specify one of the following TYP parameters for the LINDF\$ macro in the handler's prefix file.

Description of Type TYP

TT\$DM	Multiprotocol	channel	using	no moden	n conti	col	
TT\$DMP	Multiprotocol	channel	using	partial	modem	control	
TT\$DMM	Multiprotocol	channel	using	full	modem	control	(SLU2
	channel A only	7)					

A description of the modem control options can be found in the MicroPower/Pascal System Users Guide.

3.4.3 Using the Synchronous I/O (XS) Device Handler

The XS device handler supports synchronous serial I/O via the KXT11-C multiprotocol communication controller (7201 chip) SLU2 channel A, allowing you to establish an elementary bit-oriented communication channel. The handler performs the following functions of bit-oriented communication procedures.

Synchronization (flag detection)

Transparency (bit stuffing)

Invalid frame detection

Frame abortion detection

Frame check sequence (FCS) checking/calculation

The handler can be used by user-written software as a component in performing such bit-oriented communication procedures as CCITT X.25, ISO HDLC, IBM SDLC, ANSI ADCCP, and others. However, the XS handler does not, in itself, completely perform any of these procedures. The XS handler provides no explicit modem control, although the line-enable and line-disable services control modem signals as necessary to activate and deactivate a modem.

3.4.3.1 XS Device Handler Functions - The XS handler provides basic ISO HDLC style framing and error detection.

	//		
FLAG	Data from user buffer	FCS	FLAG
	/		

. .

Data sent by the handler has the FCS (frame check sequence) appended to form a frame. If any errors are detected as the handler sends the frame it is aborted and resent. Frames received by the handler use the embedded FCS to verify the frame; the FCS is then removed. If FCS checking indicates the frame was received in error or if the frame was aborted or invalid, the frame is discarded with no indication to the user. Otherwise the data is returned to the user.

The source files of this handler are provided on the MicroPower/Pascal distribution kit to assist you in writing your own handler for the multiprotocol controller.

3.4.3.2 Functions Performed by User Software - Because frames received in error are discarded, user software must be able to determine when a frame has not been received. A sequence number/timeout scheme can be used for this purpose: A sequence number is included in the data portion of each frame. As the user software receives each frame it responds by sending another frame acknowledging receipt with the first frame's sequence number. If, after a period of time, the originator of the first frame determines that no acknowledgment has been received, it resends that frame.

For further information about the techniques of data communication, refer to <u>Technical Aspects of Data Communication</u>, John E. McNamara, DIGITAL Press, 1982, or a good book of your choice on data communication principles.

3.4.3.3 Accessing the XS Handler -

Configuration

The XS handler makes no assumptions about the configuration of the multiprotocol communication controller, other than assuming the interrupts have been enabled for the device. Refer to the <u>KXT11-CA</u><u>User's Guide</u> hardware reference manual for complete information on this device.

MicroPower/Pascal Program Fragment

This example shows you how to access the XS handler only; it is not an example of data communication protocol. The handler is configured with the standard XSPFXK.PAS prefix file.

The %INCLUDE command in the following example refers to the RT-11 logical device LB:. If your host environment is RSX-11 or VMS, substitute the appropriate logical device. Refer to the <u>MicroPower/Pascal Installation</u> Guide for this information.

```
program exampl;
                                    { XS handler use -- program fragment }
{$nolist}
%include 'LB:iopkts.pas'
{$list}
const
  get frame = IF$READ PHYSICAL;
  send_frame = IF$WRITE_PHYSICAL;
  enable line = IF$DEV DEP Ø1;
disable line = IF$DEV DEP Ø2;
  kill requests = IF$DEV DEP Ø3;
  buf size = 33;
                                    { size of buffers }
  start_pattern = '123456789ØABCDEFGHIJKLMNOPQRSTUWW' ; { beginning pattern }
  PACKET LENGTH = 22;
type
  buffer = record
    num : unsigned;
    dat : packed array [1..buf size] of CHAR ;
  end:
var
  I : integer;
  garbage : BOOLEAN;
  reply queue : structure desc; { SDB for my reply queue }
  handler queue : structure desc; { SDB for the handler }
  read request, write request,
  enable_request, disable_request : IO$REQ PKT;
  command_reply : IO$REPLY PKT;
  write_buffer, read_buffer : buffer;
begin
 * First initialize things
 *}
```

```
garbage := create_queue_semaphore (NAME := 'RPLYQ ' ) ;
  init_structure_desc ( desc := reply queue , name := 'RPLYQ ' ) ;
  init_structure_desc ( desc := handler_queue , name := '$XSA ' ) ;
 WITH enable request DO BEGIN
    oper := enable line;
   reply_sem := reply queue.ID ;
 END ;
 WITH write_request DO BEGIN
   oper := send_frame ;
   reply_sem := reply_queue.ID ;
 END ;
 WITH read_request DO BEGIN
   oper := get frame ;
   reply_sem := reply_queue.ID ;
 END ;
 write_buffer.dat := start_pattern ;
 SEND (
    VAL_DATA := enable_request,
   VAL LENGTH := PACKET LENGTH,
DESC := handler_queue ) ;
 RECEIVE (
    VAL DATA := command_reply,
    VAL LENGTH := PACKET LENGTH,
    DESC := reply_queue \overline{)};
{*
 * Now loop here, sending a read and write request, and wait for replies.
*}
 WHILE TRUE DO BEGIN
    SEND (
      VAL_DATA := read_request,
      VAL LENGTH := PACKET LENGTH,
REF_DATA := read_buffer,
      REF LENGTH := SIZE ( buffer ) ,
      DESC := handler_queue ) ;
    write buffer.num := write_request.sequence;
    SEND (
      VAL DATA := write request,
      VAL LENGTH := PACKET LENGTH,
      REF_DATA := write buffer,
REF_LENGTH := SIZE ( buffer ) ,
      DESC := handler queue ) ;
    FOR I := 1 TO 2 DO RECEIVE (
      VAL DATA := command reply,
      VAL LENGTH := PACKET LENGTH,
      DESC := reply_queue );
  END:
END.
```

3.4.4 Using the TU58 DECtape II (DD) Device Handler

The DD device handler is similar to the standard MicroPower/Pascal arbiter DD handler except it includes support for SLU2 channel A and SLU2 channel B (multiprotocol communication controller) on the KXT11-C. This lets you connect a TU58 DECtape II subsystem to any of the serial lines on the KXT11-C.

The DD device handler supports logical and physical I/O operations on a TU58 cartridge tape subsystem. The handler also supports read-with-increased-threshold and write-verify options and reports the storage capacity of the device in terms of logical blocks.

Requests for logical read/write functions specify the initial tape address in terms of a 512-byte logical block. Logical block numbers range from \emptyset to 511.

Requests for physical read/write functions specify the initial tape address in terms of a 128-byte physical record (that is, tape positioning is performed in special address mode). Physical record numbers range from Ø to 2047. Multirecord transfers exceeding 128 bytes read from or write to physically sequential records on the tape.

The functions provided by the handler are described in further detail in the MicroPower/Pascal Runtime Services Manual.

The KXT11-C DD handler is in the KXT11-C handler library, DRVK.OBJ. To use the KXT11-C DD handler, you must edit its prefix file, DDPFXK.MAC, and then use the prefix file to build the KXT11-C DD handler into your application software. Software configuration procedures are described in the <u>MicroPower/Pascal-RT-11</u> <u>System</u> <u>User's</u> <u>Guide</u>. In the TYPRM parameter of the CTFCF\$ macro you must specify the terminal type and bit rate of the KXT11-C line you intend to use. The type parameter can be one of the TT\$DMx parameters described in Section 3.4.2.

3.4.5 Using the QD (DMA Transfer Controller) Handler

The QD device handler provides a standard device handler interface to the two-channel DMA transfer controller (DTC) on the KXT11-C. The QD handler moves data from place to place without the assistance of the CPU. Any memory location can serve as a source or destination including I/O device registers (with certain restrictions). However, at least one location, source or destination, must be local to the KXT11-C.

Your programs can access the QD handler from MicroPower/Pascal or MACRO-11 routines by using the standard primitive I/O requests or the MicroPower/Pascal device-handler interface routines listed below. All examples shown in this section use these routines.

\$DMA TRANSFER -- Performs DMA transfer

\$DMA SEARCH -- Performs DMA search

\$DMA SEARCH TRANSFER -- Performs transfer while searching

\$DMA ALLOCATE -- Allocates DMA channel

\$DMA DEALLOC -- Deallocates DMA channel

\$DMA GET STATUS -- Gets status of DMA unit

Chapter 4 and Appendix H of the <u>MicroPower/Pascal</u> <u>Runtime</u> <u>Services</u> <u>Manual</u> provide detailed information about the MACRO-11 and <u>MicroPower/Pascal</u> interface to the QD device handler.

You can use the QD handler and its associated interface routines to:

- Transfer data to and from Q-BUS memory.
- Transfer data to and from local memory.
- Search for data.
- Transfer to and from local I/O devices.
- Access the Q-BUS I/O page.
- Assure access to a DMA Channel.

3.4.5.1 Transferring Between Local Memory and Q-BUS Memory - The QD handler can transfer data between KXT11-C and system memory. The following program fragment shows such a transfer.

```
CONST
```

BUFSIZE = %0'2000'; QBUSBUF = DMA\$ADDRESS (%0'70000', %0'2', DMA\$NOIO, DMA\$WAIT_0, DMA\$UP, DMA\$NOWFR, DMA\$NOBYTE, DMA\$QBUS);

```
VAR
```

buf1 : PACKED ARRAY[1..BUFSIZE] OF BYTE_RANGE; address_1 : DMA\$ADDRESS;

BEGIN

address_1 := DMA\$NORM_IBUS_ADDRESS; address 1.low := (ADDRESS(BUF1))::UNSIGNED;

SDMA TRANSFER (<pre>transfer }</pre>
UNIT := un, {	on this unit }
SOURCE := address 1, {	<pre>from my local buffer }</pre>
DEST := QBUSBUF, [to the Q-BUS buffer }
COUNT := BUFSIZE) {	this much }

3.4.5.2 Transferring Data Within Local Memory - The QD handler can transfer data within KXT11-C memory. The calls are similar to the previous example except the destination address is replaced by a local address. In the following example fragment, some of the addressing options are also used. This transfer will invert a local (to the KXT11-C) buffer end for end, in byte mode, which will have the effect of reversing the byte order.

```
VAR
```

buf1, buf2 : PACKED ARRAY[1..BUFSIZE] OF BYTE; address 1, address 2 : DMA\$ADDRESS;

BEGIN

address_1 := DMA\$NORM IBUS_ADDRESS; address_1.low := (ADDRESS(BUF1))::UNSIGNED; address_2 := DMA\$NORM_IBUS_ADDRESS; address_2.low := (ADDRESS(BUF2))::UNSIGNED+BUFSIZE-1; address_2.ws := DMA\$WAIT 4; address_2.inc := DMA\$DOWN; address_2.bm := DMA\$BYTE;

\$DMA_TRANSFER (
UNIT := un,
SOURCE := address_1,
DEST := address_2,
COUNT := BUFSIZE)

{ transfer... }
{ on this unit }
{ from my local buffer }
{ to the other local buffer }
{ this much }

PROGRAMMING A KXT11-C USING MICROPOWER/PASCAL 3.4.5.3 Using the Search Option - The QD handler supports two search options, with or without data transfer. 3.4.5.3.1 Searching with Transfer - This option can transfer variable-length messages. The search looks for an end-of-message character and terminates the transfer at that point. The following example shows how to copy variable-length messages. VAR buf1, buf2 : PACKED ARRAY[1..BUFSIZE] OF BYTE; address 1, address 2 : DMA\$ADDRESS; BEGIN address 1 := DMA\$NORM IBUS ADDRESS; address 1.low := (ADDRESS(BUF1))::UNSIGNED; address 2 := DMA\$NORM IBUS ADDRESS; address 2.low := (ADDRESS(BUF2))::UNSIGNED; k := \$DMA_SEARCH_TRANSFER ({ transfer... } UNIT := un, { on this unit } { from my local buffer } SOURCE := address_1, DEST := address_2, -{ to the other local buffer } { looking for a Ø... } { in the high byte } VAL := \emptyset , MASK := %0'377', { this much } COUNT := BUFSIZE);

3.4.5.3.2 Searching Without Transfer - This option allows a program to determine the length of a buffer of data by searching for an end-buffer character. Searching can also be used to poll a location.

3.4.5.4 Transferring to and from Local I/O Devices - The QD handler can transfer data to and from KXT11-C local I/O devices without the involvement of the processor. The YK handler supports interaction with the QD handler. The SLU2 serial lines can be accessed directly from user-written software in DMA mode, but DIGITAL-supplied software does not support DMA access to the serial ports.

3.4.5.4.1 Parallel I/O Using DMA - The YK and QD handlers in conjunction can perform DMA transfers to and from the parallel I/O port. The following example shows a sequence of commands that transfer data from the parallel port to local memory on the KXT11-C. The example assumes the port A request line is connected to DMA channel 1 and that channel is allocated for use by this process.

The %INCLUDE commands in the following example contain references to RT-11 logical device LB:. If your host environment is RSX-11 or VMS, substitute the appropriate logical device. Refer to the MicroPower/Pascal Installation Guide for this information.

MicroPower/Pascal Program Fragment **%INCLUDE LB:IODEF.PAS %INCLUDE LB:QDINC.PAS %INCLUDE LB:YKINC.PAS** VAR YK REQ : YK PORT ROST ; { Request Packet for YK handler } YK_RPLY_DESC : SEMAPHORE DESC ; { Sem for YK reply - assumed to be already initialized } FUNCTION PORT A DMA INPUT (YK DMA ADR : DMASADDRESS ; { port address in DMA format } BUF DMA ADR : DMA\$ADDRESS ; { buffer address in DMA format } DATA LENGTH : UNSIGNED { length of data transfer }) ; DMA\$BYTE COUNT ; { function returns number of bytes actually transferred } BEGIN WITH YK REQ DO BEGIN oper := DMA READ ; funct_mods := [] ; ind_mods := [FI\$SIMPLE_REPLY] ; unit num := PORT A ; reply sem := yk_rply_desc .id ; END ; SEND (NAME := '\$YKA ' VAL DATA := YK_REQ VAL LENGTH := SIZE (YK PORT RQST)) ; WAIT (DESC := YK_RPLY_DESC) ; PORT A DMA INPUT := \$DMA TRANSFER (SOURCE := YK DMA ADR , DEST := BUF DMA ADR , COUNT := DATA LENGTH , UNIT := 1) ; YK REQ . oper := DMA COMPLETE ; SEND (NAME := '\$YKA ' VAL DATA := YK REQ VAL LENGTH := SIZE (YK PORT RQST)) ; WAIT (DESC := YK RPLY_DESC) ; END :

3.4.5.4.2 Reading and Writing Data from/to Serial Line Ports - You can use the DMA handler to read data from or write data to the serial-line ports SLU2 channel A and SLU2 channel B. This operation must be done by user-supplied software that sends requests to the DMA handler since the XL and XS handlers do not support the operation. You can read or write characters by using the request line hardware on either channel of SLU2.

3.4.5.5 Accessing the Q-BUS I/O Page - The QD handler can be used to access the Q-BUS I/O page, allowing I/O processing directly by the KXT11-C, but you cannot connect the Q-BUS DMA request line to the KXT11-C DMA device (which would notify the DMA device that the Q-BUS device is ready to be read or written). However, the QD handler can be used with a Q-BUS device if the device has a silo that will accept new data each time it is written/read.

3.4.5.6 Assuring Access to a DMA Channel - To assure that a DMA channel is available when you need it, you can dedicate access to either or both channels to a given process with the DMA ALLOCATE command. This feature can be used when a transfer must occur within a specific time period following an event. You dedicate the DMA channel before the event so you are assured your transfer request will not be held up by another transfer in progress.

3.4.6 Using the KX (Arbiter-Resident Two-Port RAM) Handler

The KX handler performs the arbiter (master) portion of the KX/KK protocol described in Appendix A. It passes data between the arbiter CPU and up to 14 KXT11-C peripheral processors running on the Q-BUS. The handler communicates with the KXT11-C through the command and status registers of data channel \emptyset and data channel 1 of the two-port RAM (TPR). It operates in conjunction with the KK handler described in Section 3.4.7.

Each unit is associated with a unique interrupt to the handler to permit fast communication. The controller IDs, unit numbers, associated register base address, and default interrupt vectors for each system ID switch position are shown in Appendix C. The KX handler is in DRVU.OBJ and DRVM.OBJ, not DRVK.OBJ.

The run-time hardware support library (RHSLIB.OBJ) includes two routines, KX_WRITE DATA and KX_READ_DATA, that can be used to send and receive data via the KX/KK handlers to and from the KXT11-C. These routines and associated data structures are defined by the %INCLUDE file KXINC.PAS.

Refer to Section 3.5 for examples of the use of the KX handler in peripheral processing applications.

3.4.7 Using the KK (KXT11-C-Resident Two-Port RAM) Handler

The KK handler performs the slave portion of the KX/KK protocol described in Appendix A, and operates in conjunction with the KX handler described in Section 3.4.6. The prefix file KKPFXK.PAS configures data channel \emptyset (4-byte data area) as KK unit \emptyset and data channel 1 (12-byte data area) as KK unit 1.

The run-time hardware support library (RHSLIB.OBJ) includes two device handler interface routines, KK WRITE DATA and KK READ DATA, that can be used to send and receive data via the KK/KX handlers to and from the arbiter. These routines and associated data structures are defined by the %INCLUDE file KKINC.PAS.

Refer to Section 3.5 for examples of the use of the KK handler in peripheral processing applications.

3.5 PROGRAMMING THE KXT11-C PERIPHERAL PROCESSOR INTERFACE

MicroPower/Pascal provides the following tools to assist you in programming your peripheral processing application.

- KX and KK device handlers. They provide a two-channel communication path from the arbiter to the KXT11-C and can be used to pass data or commands to and from the KXT11-C under control of the arbiter program.
- QD device handler. It provides a two-channel DMA path that can move interfacing data at a high rate without processor intervention.
- Device handler interface routines and associated %INCLUDE files that simplify the use of the KK, KX and QD device handlers.

3.5.1 Interface Considerations

A peripheral processing application consists of several separate processes that control the peripheral processor and send, receive, and process data associated with it. Some of these processes reside in the arbiter processor and some reside in one or more KXTIL-C peripheral processors. MicroPower/Pascal provides low-level interconnections between these processes in the form of semaphores and ring buffers for communication between processes running on a single processor, and KX, KK, and QD handlers for communication between processes running on separate processors. An application using the handlers for communication must contain the following additional protocols or interfacing.

- Commands Necessary to Control the KXT11-C Application -- If you need control information to start, stop, or interrupt the KXT11-C application from the arbiter, or if you need to differentiate between report information and alarm information in messages received from the KXT11-C, you can encode the commands in a message format. For example, you can assign commands as numbers in the first byte of the message followed by five bytes containing the address of the buffer to copy the data into and two bytes containing the length of the buffer.
- Message Passing Mechanisms -- Large blocks of data or frequently sent data are more efficiently passed with the DTC. To initiate transfer of the data you can pass the address and length of the buffer in a command message sent by the KX/KK handlers, then instruct the QD handler to transfer it. Alternatively you can choose a fixed buffer location and a flag location to test (using the DTC) to determine when to write the data. The application in the KXT11-C must inform the arbiter application each time data is written or read. A message through the TPR is the most likely method.

For shorter or infrequently issued messages, you can send just the data as a message using the KX/KK handlers.

 Arbiter Management of Errors from the KXT11-C Application --An error message should inform the arbiter application of error or alarm conditions, and appropriate procedures should deal with them. Such management is required when the KXT11-C application cannot access some memory location using the DTC.

• Protection of Shared Memory Areas -- Shared memory areas in the Q-BUS system or the KXTIL-C should be protected from simultaneous access. Semaphores will suffice for some areas, but others (for example, buffers that can be used and modified by KXTIL-C and arbiter applications) will require semaphores and control messages.

If you have two processes in one KXT11-C using the KX/KK communication path, you can dedicate one channel to each process. The second channel uses more of the two-port RAM (six words at a time instead of two) to pass messages and thus is faster for messages greater than two words in length.

If you have more than two processes contending for use of the KX/KK communication path, you must write two message switching processes that will add a destination address to the message to select the receiving process on the receiving end, with one switching process at each end of the path (the KXT11-C end and the arbiter end). Each switching process should decode the address, strip it from the message, and pass the message on to the receiving process.

3.5.2 KK/KX Interface Example

An example peripheral processor application is in the MicroPower/Pascal kit. Its installation and operation is documented in Appendix A of the MicroPower/Pascal Installation Guide. The following KK/KX interface example draws from this example application and uses sections of the MicroPower/Pascal source files IOPVFY.PAS and ARBVFY.PAS.

The example peripheral processor application is a simulation of an ideal ball bouncing within an ideal rectangular box. It is a peripheral processor application because half of the box is managed by the arbiter program and the other half is managed by the KXT11-C. As the ball leaves the right edge of the screen in the arbiter controlled half, it appears at the left edge of the screen in the KXT11-C controlled half.

The ball is modeled in the programs as a vector containing its current position and velocity. This is shown by the following MicroPower/Pascal data structures.

```
col = Ø..79;
row = Ø..23;
vector = record
  x,y : real; { X and Y components }
end;
screen_pos = record
  c : col;
  r : row;
end;
Ball = record
  op : vector; { Old position }
  p : vector; { Position }
  v : vector; { Velocity }
  sp : screen_pos; { Position in screen units }
  osp : screen_pos; { Old position in screen units }
  end;
```

The old position and the screen positions are included for ease of moving the ball around the screen.

When the ball is passed from one system to another the current ball record must be transmitted. This is done with a message like this:

```
message = record
case m type : char of { Message type }
   "b": (b:Ball);
end;
```

on.

The record field m_type distinguishes between different types of messages, of which only one is defined, the m_type "b" for Ball. This field can be used to define "i" for Initialize, "a" for Alarm, and so

Now, it is a simple matter of repeatedly moving the ball one v (velocity) from p (the current position) during each time unit and checking to see if it hit a wall or got passed to the other side, as follows.

Fly(b); if (b.p.x < LEFT) then Pass(b); if (b.p.x > RIGHT) then Bounce(b.p.x,RIGHT,b.v.x); if (b.p.y < TOP) then Bounce(b.p.y,TOP,b.v.y); if (b.p.y > BOTTOM) then Bounce(b.p.y,BOTTOM,b.v.y); Show(b);

Here, Fly moves the ball one v from p, Bounce performs whatever is needed to bounce the ball off one of the walls, Show displays the ball on the screen, and Pass takes the current ball vector and passes it to the other side. In this application, once the ball is passed to the other side, there is nothing else for this side to do but wait for the ball to come bouncing back again, and so Pass, shown below, just waits for this to happen. (Your application may very well have other processes performing other tasks.)

```
procedure Pass(var b:Ball);
var
m : message;
garbage : io$status;
garbage2 : unsigned;
begin
m.m_type := "b";
m.b := b;
garbage := KK_write_data(m,size(m),garbage2);
garbage := KK_read_data(m,size(m),garbage2);
b := m.b;
end;
```

3.5.3 Determining Physical Addresses

When using the QD handler to move data blocks to and from arbiter memory, you should provide a physical address for a buffer in the arbiter memory. This is done by declaring a process as handler-mapped and using the higher order 3 bits of the buffer address as an index into the memory management unit (MMU) registers. Using the PAR (page address register) of the MMU and the buffer address, you can calculate a physical address.

3.6 DEBUGGING A KXT11-C APPLICATION

This section describes the aspects of program debugging that are unique to KXT11-C applications.

3.6.1 Setting up PASDBG

The following list contains general requirements for setting up the KXT11-C for use with the PASDBG debugger.

1. Configure memory as follows.

For RAM systems, configure memory just as it will be in the final application (Section 3.3.1.1).

For ROM systems, configure memory just as it will be in the final application (Section 3.3.1.1, steps 1 to 4) but install the equivalent-size RAM in the user sockets in place of ROM. Set the memory map selection jumpers appropriately for those RAMs (refer to the <u>KXTll-CA User's Guide</u> hardware reference manual).

When you specify the MEMORY macro parameter TYPE=ROM in the kernel configuration file, the application's pure code and pure data is built into the ROM (or what will eventually be ROM) address space. PASDBG can then load the application into the KXT11-C because the ROM has been replaced with RAM. Keeping the ROM portions of the application separate from the RAM portions helps track the size of each while the program is growing and facilitates your use of a logic analyzer to detect corrupt areas of ROM.

- Build the debugger service module (DSM) into your application by specifying DEBUG = YES in the kernel configuration file.
- 3. Build in debugging symbols by using the /D option in the MERGE, RELOC and MIB steps of the application build process. This is performed automatically by the MPBLD procedure when you build a configuration that includes debugging.
- 4. Set the boot/self-test switch to position 4.
- 5. Set the baud for SLU1 using the baud jumpers on the KXT11-C circuit board. Do not use the autobaud feature.
- 6. Install the SLU1 break-enable jumper on the KXT11-C circuit board.
- 7. Once PASDBG and the target KXT11-C are running and before loading and running your application, use PASDBG in ODT mode to open location 175002. Then set bit 4 (enter console ODT on halt) to 1. This prevents the KXT11-C from trapping through vector 10 if a HLT instruction is executed.

3.6.2 Test System Configuration

You should develop a program specifically to test the operation of your peripheral processor application before integrating with the arbiter section of the application. The test program can be run under RSX-11, RT-11 or MicroPower/Pascal. If you develop the arbiter test

program under RT-11 or RSX-11, you can use all the program development and testing aids that are available with these operating systems to facilitate running your test program and examining the results (for example, interactive terminal interface, indirect command files, file management and compare utilities, and so on). The test program should pass commands to the application in the KXT11-C and verify that the correct results are returned.

3.6.3 Debugging with an RT-11 or RSX-11 Arbiter Test Program

Develop a test program that runs under RT-11 or RSX-11. This program should pass appropriate commands and messages to the KXT11-C application and verify the results that are returned.

Perform the following steps.

- Connect the host to the KXT11-C console port in the same way you connect a stand-alone system.
- 2. Load the application into the KXT11-C with PASDBG's LOAD command, then start execution with the GO command.
- 3. Start your arbiter test program and begin testing.

You can use PASDBG to set breakpoints and watchpoints as in normal debugging operations. You can also use the KK handler debugging features described in Section 3.6.6. You can use the KUI utility program's TRAP command to test trap handling routines in the KXT11-C application.

3.6.4 Debugging with a MicroPower/Pascal Arbiter-Resident Test Program

To debug a KXT11-C application using a MicroPower/Pascal arbiter-resident test program, you use PASDBG to interact with the test program in the arbiter and the application program in the KXT11-C. The methods for accomplishing this are the same as those described in Section 3.6.5 for debugging multiple-processor MicroPower/Pascal applications.

3.6.5 Debugging Multiple-Processor MicroPower/Pascal Applications Simultaneously

If you want to access more than one processor with PASDBG to determine the cause of a malfunction in a peripheral processing application, you can use one of two methods.

One method has a separate PASDBG host system process and terminal for each processor in the target system. This is the most convenient way of debugging in the VMS and RSX-11 host environments. The other method, using a single PASDBG host system process, switches the communication line that PASDBG uses from processor to processor as required. With either method you attach a serial line from the host to the console port of each target system.

To switch back and forth between systems with PASDBG, you exit PASDBG, select the serial line connected to the desired processor, and restart PASDBG. You can simplify this by creating indirect command files or user-defined commands.

3.6.5.1 Setting up PASDBG as a Single Host Process - To transfer control back and forth between processors, you should create indirect command files or user-defined DCL commands that will load the appropriate handler and start PASDBG. Examples of command files to configure PASDBG in RT-11, RSX-11 or VMS are given in the following examples.

RT-11 Host Systems

.UNLOAD TD .SET TD CSR aaaaaa .SET TD VECTOR vvv .LOAD TD

RSX-11 Host Systems

>DEA TD: >ALL TTnn:=TD

VMS Host Systems

\$DEFINE TD: TTcn:

The peripheral processor verification procedure in the MicroPower/Pascal kit includes a command file, PPVFY, which generates two other command files that switch PASDBG between the arbiter and KXTIL-C (refer to the applicable MicroPower/Pascal installation guide). Using these files as models, you can create your own command files to switch PASDBG between multiple KXTLL-C processors.

3.6.5.2 Loading and Starting Target Processors - You must use the PASDBG LOAD command to load each target processor so that the DSM is properly initialized. You cannot use the KXT_LOAD procedure or the KUI utility program to load a KXT11-C from the arbiter processor if you wish to debug it with PASDBG.

Once a target is loaded, you can set breakpoints or watchpoints (Section 3.6.5.3). Thereafter, you can use PASDBG's GO/EXIT command to start the target application. The command starts target execution, then returns control to the host system monitor. You can then connect to another target processor (using an indirect command file) prior to loading and executing the next target application. If you are debugging with multiple host PASDBG processes, use the PASDBG GO command to initiate target execution and continue running with PASDBG.

3.6.5.3 Setting Breakpoints and Watchpoints - You can set breakpoints and watchpoints in a system that has several processors by following the steps listed below.

- 1. Connect to the first processor (see Section 3.6.5).
- 2. Load symbols (LOAD/SYM command).
- 3. Set the breakpoints and/or watchpoints.
- 4. Start up the target application and exit PASDBG with a GO/EXIT command.

The processor is now running breakpoint(s) with the and/or watchpoint(s) set. You can connect to other processors and set other breakpoints and/or watchpoints if desired. You should start all KXT11-C processors before starting the arbiter processor. If your arbiter processor is running a MicroPower/Pascal application, you can start it with PASDBG. If your arbiter is running under RSX-11 or RT-11, you start your application using the appropriate system-specific command from the console terminal.

PASDBG does not save the /AFTER and /PROCESS breakpoint and watchpoint modifiers if control is transferred to another processor. On reconnection to a processor, all breakpoints and watchpoints have modifiers of /AFTER=1 and /PROCESS=ALL.

On reconnection to a processor, if a breakpoint or watchpoint has been triggered since the disconnect, the message UNKNOWN BREAKPOINT AT nnnnnn is displayed at the terminal. To find the symbolic location, load the symbols (LOAD/SYM file.ext) and execute a SHOW TARGET command. The SHOW TARGET will symbolically display the location at which the target processor halted (the breakpoint location). The other processors in the system will continue to execute unless they are waiting for something from the processor that is halted at the breakpoint.

3.6.6 Using the KK Handler Debugging Locations

The KK handler uses two kernel locations, \$KXTQW and \$KXTQR, which are called (JSR PC instruction) just after the arbiter or KXTIL-C places a message in the TPR command register. By setting breakpoints at either or both locations, you can examine the communication sequence between the arbiter and a KXTIL-C processor on a step-by-step basis.

3.6.7 Debugging an Application in a KXT11-C with Battery Backup

PASDBG'S GO and INIT/RESTART commands start your application directly in the kernel's power-up module, bypassing the native firmware that sets up the power-up flags. Because of this, you must manually set up the flags before issuing these commands.

The following procedures apply when you are using PASDBG in a KXT11-C system configured for battery backup (: POWER = NONVOL specified in KXT11C macro).

To down-line load an application:

- 1. Use PASDBG in ODT mode to open location 175002.
- Set bit 9 (power up without battery backup) to 1 and bit 10 (power up with battery backup) to 0.
- 3. Load your application with the LOAD command.

To restart a loaded application:

- 1. Use PASDBG in ODT mode to open location 175002.
- Set bit 9 (power up without battery backup) to 1 and bit 10 (power up with battery backup) to 0.
- 3. Issue the INIT/RESTART command.

To test the power-failure and restart sequence:

- 1. Use PASDBG in ODT mode to open location 175002.
- Set bit 10 (power up with battery backup) to 1 and bit 9 (power up without battery backup) to 0.
- 3. Set kernel location KXT\$PF to a nonzero value.
- 4. Issue the INIT/RESTART command.

If you attempt to load or restart an application configured for battery backup, without first setting one of the flags, the target will crash. If that happens, enter ODT mode and follow the instructions above to repeat the down-line load.
CHAPTER 4

THE KXT11-C AND YOUR RSX-11 OR RT-11 ARBITER APPLICATION

This chapter describes KXT11-C peripheral processor application development for target systems that use an arbiter application in an RT-11 or RSX-11 system environment. For these target systems, there are three types of application development software:

- MicroPower/Pascal software for programming the KXT11-C
- RT-11 or RSX-11 software to operate on the arbiter system
- KXT11-C/RT-11 Peripheral Processor Tool Kit or KXT11-C/RSX-11 Peripheral Processor Tool Kit

Each tool kit provides a KX device handler and the KUI program for peripheral processor loading and control.

MicroPower/Pascal KXT11-C software makes the KXT11-C look (to an arbiter system) like a traditional Q-BUS I/O device. The KX handler (MicroPower/Pascal, RSX-11 and RT-11 versions) treats the two-port RAM (and the KK handler on the KXT11-C) as a standard I/O device, and the KXT11-C is configured into a system just like any other device. In addition, the DMA transfer controller (QD) device handler gives you a high-speed data path that is similar to other Q-BUS DMA devices.

The design considerations identified in Section 3.5 apply to arbiter applications that use RT-11 and RSX-11. The major differences between these arbiter applications and MicroPower/Pascal arbiter applications are the implementation language and the lack of MicroPower/Pascal features such as semaphores and run-time hardware support routines.

4.1 KUI UTILITY COMMANDS

The KUI program provides the following peripheral processing development support and final application support.

- SET and SHOW commands to allocate a peripheral processor and display its status.
- Indirect file commands @, CLOSE, SUSPEND, and RESUME to manage the use of command file input.
- LOG command to write a file containing the commands entered during a KUI session. The log file is executable as a command file.

THE KXTIL-C AND YOUR RSX-11 OR RT-11 ARBITER APPLICATION

- LOAD command to transfer executable images from the arbiter's mass storage device to a KXT11-C.
- EXECUTE command to start the program on the KXT11-C.
- REINIT command to cause the KXT11-C native firmware to execute a bootstrap procedure.
- ODT command to emulate the console ODT of the KXT11-C native firmware.
- TRAP command to cause the execution of a trap handling routine on the KXT11-C.
- SELFTEST command to selectively invoke the self-test routines in the KXT11-C native firmware.
- EXIT command to terminate execution of the KUI program and return to the system's command line interpreter.

4.2 ARBITER APPLICATIONS THAT USE RT-11

4.2.1 Interface Tools

The KX handler supplied with the KXT11-C/RT-11 Peripheral Processor Tool Kit provides the primary interface between application code running under the RT-11 system and application code running on the KXT11-C. The KX handler supports up to four KXT11-Cs where each KXT11-C provides two logical units. Logical unit numbering is determined when you build the handler or by subsequent SET KX CSR (DCL) commands.

To support more than four KXT11-C processors, you must edit, rename, and rebuild the KX handler. The procedure for creating a second or subsequent handler appears in the tool kit documentation.

The KX handler for RT-11 provides .OPEN, .CLOSE, .READ, and .WRITE programmed requests.

- The .OPEN programmed request associates a user-specified channel number with a logical unit number of a KXT11-C.
- The .CLOSE programmed request reverses the effect of the .OPEN programmed request, thus freeing the user's channel for use with another device or file.
- The .READ programmed request transfers data from a peripheral processor to an arbiter buffer with three options: .READ, .READW and .READC.
- The .WRITE programmed request transfers data from an arbiter buffer to a peripheral processor with three options: .WRITE, .WRITW and .WRITC.

The RT-ll arbiter application may also interface the application on the KXTIL-C using the KXTIL-C's DMA transfer controller (DTC) and QD handler. This interface provides for the exchange of buffers of data between the arbiter and the KXTIL-C using direct memory access. The tool kit also provides the MACRO-11 macro KXTDF\$ that defines the registers of the KXT1L-C and the commands and responses defined for the KX/KK protocol in Appendix A. This macro can be used when necessary to interface the KXT1L-C directly without using the KX handler, or if the application requires access to the command and status registers used by the native firmware on the KXT1L-C.

In developing a peripheral processing application using an RT-11 arbiter, you must follow the same steps that were outlined in Chapters 2 and 3. The following are specific considerations that reflect the RT-11 operating system environment.

4.2.2 Calculating Physical Memory Addresses

If you want to use DMA transfers between the RT-11 arbiter's memory and the KXT11-C, you must provide a physical address to the QD handler on the KXT11-C. The RT-11 KX handler provides a special function (.SPFUN) that converts a 16-bit virtual address to a 22-bit physical address.

In the RT-11 SJ and FB monitors, virtual addresses and physical addresses are identical. To facilitate the transportability of programs among all the RT-11 monitors (SJ, FB, and XM), you should use the .SPFUN function in the SJ and FB environments, as well as in the XM environment.

4.2.3 Application Building for Debugging

The same overall considerations apply to debugging an application using an RT-ll arbiter as apply to the MicroPower/Pascal arbiter, as outlined in Chapters 2 and 3. Conventional debugging tools, such as ODT, are available for debugging the arbiter-resident portion of the application. KUI may also be used during the debugging phase of development. The ODT and TRAP commands are particularly useful when debugging. It is helpful to include PASDBG in the KXT11-C application so you can use the two arbiter/KXT11-C debugging locations, \$KXTQW and \$KXTQR, described in Section 3.6.6.

4.2.4 Final RT-11 Application Configuration

Final application configuration considerations include removing the debugging features, adapting the application to its final loading method, and testing it in its final configuration.

4.2.5 Loading a KXT11-C Peripheral Processor from the RT-11 Arbiter

The KXT11-C application in its final configuration can be loaded using the KUI program, loaded from TU58 DECtape II, or resident in ROM. KUI supports the loading of .SAV, .LDA and .MIM files on RT-11. Loading and starting the application with KUI can be automated by using command files at system start-up. Appendix F describes how a program can detect nonfatal errors reported when issuing the KUI commands REINIT or LOAD to the KXT11-C.

4.3 ARBITER APPLICATIONS THAT USE RSX-11

4.3.1 Interface Tools

The KX handler supplied with the KXT11-C/RSX-11 Peripheral Processor Tool Kit provides the primary interface to the KXT11-C. The KX device (handler) has one unit number associated with each data channel in each KXT11-C two-port RAM area. These units are assigned to their respective data channels at the time the KX handler is generated. This handler is a conventional RSX-11 handler providing the standard requests IO.RVB, IO.WVB, IO.ATT, and IO.DET.

Another interface is through shared memory areas using the DTC and the QD handler on the KXT11-C. This interface is faster than the KX handler, especially for larger data blocks, but is more complex to use and requires special precautions.

The tool kit also provides the MACRO-11 macro KXTDF\$ that defines the registers of the KXT11-C and the commands and responses defined for the KX/KK protocol in Appendix A. This macro can be used when necessary to interface the KXT11-C directly without using the KX handler, or if the application requires access to the command and status registers used by the native firmware on the KXT11-C.

In developing a peripheral processing application using an RSX-11 arbiter, you must follow the same steps that were outlined in Chapters 2 and 3. The following are specific considerations that reflect the RSX-11 operating system environment.

4.3.2 Calculating a Physical Memory Address

You must calculate a physical address when transferring memory blocks to and from the arbiter memory space with the KXT11-C using the QD handler. Do this by using the get region parameters directive GREG\$ from the task containing the buffer. The GREG\$ directive returns the physical address of the beginning of the task region. Use this address plus the offset of the buffer from the beginning of the task to calculate the physical address of the buffer. This address can then be passed to the QD handler on the KXT11-C.

4.3.3 Accessing Shared Memory Areas

You must take precautions when using a shared memory area or a buffer that is accessed by the QD handler and DTC device. In RSX-11 systems the shuffler task can move a task from place to place in memory, so a task issuing a request to a KXT11-C can be moved between the time the request is issued and the time the KXT11-C attempts to move the data, leading to catastrophic results.

You can lock a task in position by queuing an I/O request which increments the task's I/O-in-progress count; RSX-11 will not shuffle a task with I/O in progress. If, however, your application uses the KX handler to pass a buffer transfer request to the QD handler, the KX handler request will complete, freeing the task to be swapped before the QD handler can move the data. This can lead to unpredictable and random failures of the application. To prevent this problem, manually change the I/O-in-progress count to prevent task shuffling during critical periods, or use data partitions for the shared data areas.

4.3.4 Protecting Shared Data Areas from Simultaneous Access

RSX-11 does not provide semaphore operations, so other means of protecting data areas from simultaneous access must be devised. You should design this protection into the protocol used in communicating with the KXT11-C.

4.3.5 Application Building for Debugging

You will probably include ODT or some other debugging tool in your RSX-11 application while debugging it. You can use the KUI program during the debugging phase of development. The ODT and TRAP commands are particularly useful when debugging. It is helpful to include PASDBG in the KXT11-C application so you can use the two arbiter/KXT11-C debugging locations, \$KXTQW and \$KXTQR, described in Section 3.6.6.

4.3.6 Final RSX-11 Application Configuration

Final application configuration considerations include removing the debugging features, adapting the application to its final loading method, and testing it in its final configuration.

4.3.7 Loading a KXT11-C Peripheral Processor from the RSX-11 Arbiter

The KXT11-C application in its final configuration can be loaded using the KUI program, or resident in ROM. KUI can load memory image files with the .TSK and .MIM file types. Loading and starting the application with KUI can be automated by using command files at system start-up. Appendix F describes how a program can detect nonfatal errors reported when issuing the KUI commands REINIT or LOAD to the KXT11-C.

APPENDIX A

KX/KK DEVICE HANDLER COMMUNICATION PROTOCOL

 This appendix describes the protocol that the KK and KX device handlers use to communicate with one another through the two-port RAM (TPR). It contains information to assist you in designing your own KK or KX device handler so it can communicate with the DIGITAL-supplied KK or KX handler. The KK and KX handlers are used when the KXT11-C is set up for peripheral processor operation.

The protocol provides a master-slave relationship between the arbiter processor and the KXT11-C (do not confuse master-slave with the bus-master/bus-slave hardware concept). The KK handler running on the KXT11-C uses the TPR to emulate a traditional Q-BUS peripheral device. The KX handler running on the arbiter communicates with this device. The protocol implements a request-reply dialog between the arbiter on the Q-BUS and the KXT11-C to assure correct and complete transfer of data between them.

The arbiter is the master in all transactions with the peripheral processor which is the slave (refer to Figure A-1). The peripheral processor must receive a command from the arbiter before it passes any data to the arbiter or before it receives any data from the arbiter.

A.1 COMMUNICATION MECHANISMS

The basic TPR hardware communication mechanisms are the:

- Command register for each data channel -- used by the master to pass commands to the slave
- Status register for each data channel -- used by the slave to pass error and operational status to the master
- Data registers -- 4 bytes for data channel Ø and 12 bytes for data channel 1, used for passing data between the master and the slave
- QIR register in the slave -- used by the slave to interrupt the master





The interface between the arbiter and the KXT11-C consists of layers of software. The lowest layer contains MACRO definitions for the bits in the command and status registers of the TPR. The next layer consists of KX and KK handlers that move data between a KXT11-C process and a process in the arbiter.

The protocol provides the arbiter with commands that cause the:

- Device initialization of the peripheral processor
- Arbiter read request/peripheral processor write reply sequence
- Arbiter write request/peripheral processor read reply sequence
- Enabling and disabling interrupts from the peripheral processor to the arbiter

The following sections describe the special meanings the protocol assigns to the TPR registers in the context of KX/KK handler operations. Figure A-2 shows the TPR's general layout.



- Note 1 Writing to this register from the arbiter causes a level 5 interrupt through vector 124 on the KXT11-C.
- Note 2 Writing to this register from the arbiter causes a level 5 interrupt through vector 120 on the KXT11-C.
- Note 3 Writing to this register from the arbiter causes the KXTll-C to restart the native firmware.
- Note 4 The system control registers are not part of the protocol. They are used by the KUI utility program, the KXT_LOAD procedure, diagnostic programs, and user-written programs.

Figure A-2: TPR Register Layout

A.2 KX/KK PROTOCOL DEFINITION

In the protocol a data channel's command register (KW.DCO in Figure A-2) controls ownership of the contents of the data channel's data register. If the command register is \emptyset , the KX handler owns the data channel's registers. If the command register is nonzero, the KK handler owns them. All status registers (KW.DST in Figure A-2) are owned by the KK handler.

When the KX handler communicates with the KK handler with interrupts disabled, it must poll the command register (KW.DCO) using it as the ownership flag for the data channel. To poll the KK handler, the KX handler must:

1. Poll the command register until it becomes zero. The zero condition means the KK handler is idle and any previous command has completed.

- 2. Issue a command by writing it into the command register. This causes the KK handler to perform the command. Once the command register has been written, the KX handler cannot alter the contents of any of the data channel's registers. Consequently the KX handler must write the data being transferred by the command into the data registers before the command is issued.
- 3. Poll the command register until it becomes zero. At that time, the status register data is valid and the KX handler can issue further commands (as in step 2).

When the KX handler communicates with the KK handler with interrupts enabled, the KK device handler uses the Q-BUS interrupt register (QIR) to signal the KX handler that an operation is complete. The KK handler interrupts the KX handler after a command has completed and the proper status and/or data bits have been set.

By using the interrupt-on-data-available (KC.IDA) and interrupt-ondata-requested (KC.IDR) bits of the enable interrupts command, the KX handler can instruct the KK handler to interrupt the KX handler when the KS.DA and/or KS.DR status register bits change from Ø to 1. This presents a device-like interface analogous to a physical device's receive-buffer-full and transmit-buffer-empty interrupts.

A.2.1 KX and KK Handler Transactions

The transactions between the KX handler and the KK handler are illustrated below.

Data Register Status Register Command Register

1. The KX handler tests the command register. If it is zero, the handler proceeds to the next step. If nonzero, the handler repeats this step.

KX HANDLER

Is it Zero? -

KK HANDLER

2. Since the command register is zero, the KX handler owns the data channel. It can write data to or read data from the data registers, as implied by the pending command. The KX handler issues the command by writing it to the command register. The act of writing the command to the command register, thereby making it nonzero, switches ownership of the data channel to the KK handler.



3. The KK handler is interrupted by the KX handler writing to the command register. The KK handler now owns the data channel. It reads and validates the command.

KX HANDLER	KK HANDLER		
	Data Register		
	Status Register	, , , , , , , , , , , , , , , , , , ,	
	Command Register	Validate the command	

If the KK handler detects an error in the command, it reports this error in the status register and proceeds with step 4.

KX HANDLER



If it detects no error, the KK handler performs the command, moves any data required by the command into or out of the data registers, and writes the status of the channel into the status register.

KX HANDLER



4. The KK handler completes the transaction by zeroing the command register, thus transferring ownership of the data channel back to the KX handler. If interrupts are enabled, the KK handler interrupts the KX handler by queuing an interrupt to the Q-BUS interrupt register (QIR).



5. Finally, the KX handler regains ownership of the data channel by:

Polling the command register and testing for zero

or

Waiting for an interrupt and testing the command register on being interrupted to find it is zero

Once it gains ownership, the KX handler checks the status register for error and status information and reads from or writes to the data registers as implied by the pending command. From this point the cycle repeats.

KX HANDLER	
Read/Write data 🔫 🗕	Data Register
Status 🔫	Status Register
ls it Zero? 🔫 🗕	Command Register

KK HANDLER

A.2.2 Message Communication Between the KK and KX Handlers

In the transactions between the KX and KK handlers over the TPR (Section A.2.1), the number of bytes in a data transfer is limited by the number of data registers in the channel (4 bytes for data channel \emptyset and 12 bytes for data channel 1). At the application-program handler level of communication, however, the protocol provides for longer messages by using an end-of-message (EOM) indicator. Thus, a read or write request to the KX handler causes multiple transactions over the TPR if the message is larger than the size of the data channel.

When the KX handler receives a write request from the arbiter program, it performs as many TPR write operations as necessary to send the message. For each TPR write operation, the KK handler completes the transaction by performing a corresponding TPR read operation. On the last write operation, the KX handler sets the EOM indicator in the data channel's status register. This informs the KK handler that all data has been sent. Therefore, the arbiter program's write request is complete.

When the KX handler receives a read request from the arbiter program, it performs as many TPR read operations as necessary to receive the message. For each TPR read operation, the KK handler completes the transaction by performing a corresponding TPR write operation. On the last TPR write operation, the KK handler sets the EOM indicator in the data channel's status register. This informs the KX handler that all data has been sent. Therefore the program's read request is complete. Accordingly, the number of bytes received can be less than the number of bytes specified in the arbiter program's read request.

A.2.3 Synchronizing KK and KX Device Handler Operation

For a TPR read operation by the KX handler to complete, there must be a corresponding TPR write operation by the KX handler. Similarly, a TPR write operation by the KX handler requires a TPR read operation by the KK handler. If the KX handler issues a TPR read operation and the KK handler has not posted a TPR write operation, the KX handler receives an error indicating no data is available.

To optimize synchronization of TPR operations, the KX and KK handlers use two interrupts: interrupt when data available and interrupt when data requested (Sections A.3.1.2 and A.3.1.3). By using these interrupts the handlers need not continually issue and retry commands because of data-not-requested or data-not-available error conditions.

A.2.3.1 Interrupting When Data is Available - The KX handler uses the interrupt-when-data-available as follows.

- 1. Before issuing a TPR read command it checks for TPR data available.
- 2. If data is available, it issues the read command and returns, waiting for an interrupt on completion.

If data is not available, it does not issue the read command. Instead, it saves its context and returns, waiting for an interrupt on data available.

When the KK handler issues a TPR write command, it sets the data-available indicator and requests an interrupt. When the KX handler receives the interrupt, it checks that it has a TPR read command pending and that data is available before issuing its TPR read command.

The KK handler can request an interrupt-when-data-available when it has no read pending. The KX handler ignores these interrupts.

A.2.3.2 Interrupting When Data is Requested - The KX handler uses the interrupt-when-data-requested as follows.

- 1. Before issuing a TPR write command it checks for TPR data requested.
- 2. If data is requested, it issues the write command and returns, waiting for an interrupt on completion.

If data is not requested, it does not issue the write command. Instead, it saves its context and returns, waiting for an interrupt on data requested.

When the KK handler issues a TPR read command, it sets the data-requested indicator and requests an interrupt. When the KX handler receives the interrupt, it checks that it has a TPR write command pending and that data is requested before issuing its TPR write command.

The KK handler can request an interrupt-when-data-requested when it has no write pending. The KX handler ignores these interrupts.

A.3 REGISTER DEFINITIONS

The following sections define the command and status registers as viewed from the Q-BUS (KX handler) side of the interface between the Q-BUS and the KXT11-C.

A.3.1 Command Register Definition



Bit 5 is set to Ø. Bits KC.IDA, KC.IDR, KC.LEN, KC.EOM, and KC.VEC have meaning for specific commands only.

A.3.1.1 Command Field (KC.COM) - The command field, KC.COM, contains one of the following commands, issued to the KK handler from the KX handler. The codes are designed to allow your program to index them from a table.

No-Op Command KC\$NOP (Code Ø)

A null operation. The KK handler places the data channel's status in the status register (KW.DST) and clears the command register (KW.DCO). If interrupts are enabled (KC\$EI command) a Q-BUS interrupt occurs.

Reset KK Handler to KX Handler Command KC\$RSM (Code 2)

Resets ownership of the TPR to the KX handler. The KK handler reports the channel's status in the status register (KW.DST) and clears the command register (KW.DCO). If interrupts are enabled (KC\$EI command) a Q-BUS interrupt occurs.

Enable Interrupt Command KC\$EI (Code 4)

Enables interrupt mode in the KK handler. The address of the vector to use must be in the KC.VEC field (bits 8 to 15) of the command register and must be the vector address divided by four.

The KK handler interrupts the KX handler under any of these conditions.

- 1. Command completion
- 2. If the KS.DA bit in the status register changes from Ø to 1 when the interrupt-when-data-available bit (KC.IDA) is set
- 3. If the KS.DR bit in the status register changes from Ø to 1 when the interrupt-when-data-requested bit (KC.IDR) is set

The KK handler interrupts the KX handler on command completion when the interrupt mode is enabled. Conditions 2 and 3 (above) cause the KK handler to interrupt the KX handler only if the KC.IDA and KC.IDR bits are set when the command is issued (see Sections A.3.1.2 and A.3.1.3). Before interrupting the KX handler, the KK handler places the channel's status in the status register and clears the command register.

Disable Interrupt Command KC\$DI (Code 6)

Disables interrupt mode in the KK handler. The KK handler places the channel's status in the status register and clears the command register. Completion of the command never interrupts the KX handler.

Get Status Command KC\$GS (Code 8)

Instructs KK handler to place its internal status in the data registers. This status information is currently undefined and reserved by DIGITAL for future use. The command is effectively the same as the no-op command. The KK handler places the channel status in the status register and clears the command register. If interrupts are enabled (KC\$EI command) a Q-BUS interrupt occurs.

Read Status Command KC\$SS (Code 10)

Instructs KK handler to read the new internal status from the data registers. This status information is currently undefined and reserved by DIGITAL for future use. The command is effectively the same as the no-op command. The KK handler places the channel's status in the status register and clears the command register. If interrupts are enabled (KC\$EI command) a Q-BUS interrupt occurs.

Read Data Command KC\$RD (Code 12)

Causes KK handler to place bytes of data into the channel's data registers. The maximum number of bytes to transfer is specified by data length field KC.LEN (see Section A.3.1.4). The KK handler must be ready to send the data (as indicated by the data-available KS.DA bit in the status register) or it will return a no-data-available (KE\$NDA) error in the status register.

The KK handler:

- 1. Moves the data into the data registers
- 2. Sets the number of bytes being transferred in the actual length field (KS.ALN) of the status register
- 3. Sets the end-of-message bit (KS.EOM) in the status register if this is the last transfer in the message
- 4. Sets any other status
- 5. Clears the command register and interrupts the arbiter if interrupts are enabled

If the KX handler buffer being filled with data overflows, the KX handler issues a reset KK-handler-to-KX-handler command (KC\$RSM) thereafter. If interrupts are enabled (KC\$EI command), a Q-BUS interrupt occurs.

Write Data Command KC\$WD (Code 14)

Causes KK handler to accept bytes of data from the channel's data registers. The maximum number of bytes to transfer is specified by data length field KC.LEN (see Section A.3.1.4). The KK handler must be ready to accept the data (as indicated by the data-requested KS.DR bit in the status register) or it will return the no-data-requested (KE\$NDR) error in the status register. If the KK handler buffer being filled with data overflows, excess data is discarded and the KK handler returns a data overrun (KE\$OVR) error.

The KK handler:

- 1. Examines the length field (KC.LEN) for the number of bytes being transferred
- Removes the number of bytes specified by KC.LEN from the data registers
- 3. Tests for the EOM bit (KC.EOM) to find the last transfer in the message
- 4. Places its status in the status register
- 5. Clears the command register and interrupts the arbiter if interrupts are enabled

A.3.1.2 Interrupt When Data Available Bit (KC.IDA) - The interruptwhen-data-available bit, KC.IDA, when set to 1 indicates the KK handler should interrupt the KX handler when the data-available bit (KS.DA) of the status register changes from \emptyset to 1. This bit is meaningful only when used with the KC\$EI command.

A.3.1.3 Interrupt When Data Requested Bit (KC.IDR) - The interruptwhen-data-requested bit, KC.IDR, when set to 1 indicates the KK handler should interrupt the KX handler when the data-requested bit (KS.DR) in the status register changes from Ø to 1. This bit is meaningful only when used with the KC\$EI command.

A.3.1.4 Length Field (KC.LEN) - The length field, KC.LEN, indicates the maximum number of bytes to be transferred by the read-data (KC\$RD) and write-data (KC\$WD) commands. This field is meaningful only when used with the KC\$RD and KC\$WD commands.

A.3.1.5 End-of-Message Bit (KC.EOM) - The end-of-message bit, KC.EOM, when set to 1 indicates the last byte in the current transfer that ends the message. This bit is meaningful only when used with the KC\$WD command.

A.3.1.6 Vector Number Field (KC.VEC) - The vector number field, KC.VEC, specifies the vector number (vector address divided by four) of the interrupt vector being activated by the enable-interrupt command (KC\$EI). This field is meaningful only when used with the KC\$EI command.

A.3.2 Status Register Definition



Bit 12 is set to Ø.

A.3.2.1 Error Code Field (KS.ERC) - The error code field, KS.ERC, contains the following status or one of the following errors after a requested command operation. The codes are designed to allow your program to index them from a table.

Operation Successful Status KE\$OK (Code Ø)

The operation previously requested completed without errors.

No Data Available Error KE\$NDA (Code 2)

The read data command (KC\$RD) was rejected because no data was available.

No Data Requested Error KE\$NDR (Code 4)

The write data command (KC\$WD) was rejected because no data was requested by the KK handler.

Illegal Command Error KE\$ILC (Code 6)

The command specified in the command field (KC.COM) of the command register is invalid.

Illegal Length Error KE\$ILL (Code 8)

The number of bytes specified in the length field (KC.LEN) of the command register is invalid.

Illegal Vector Error KE\$ILV (Code 10)

The vector number (vector address divided by four) specified in the vector number field (KC.VEC) of the command register is invalid.

KK Handler Buffer Overflow Error KE\$OVR (Code 12)

The KK handler buffer being filled by a write data (KC\$WD) command overflowed and excess data was discarded.

A.3.2.2 Data Requested Bit (KS.DR) - The data-requested bit, KS.DR, when set to 1 indicates the KK handler is requesting data. Thus, a write data (KC\$WD) command issued by the KX handler will be accepted by the KK handler.

A.3.2.3 End-of-Message Bit (KS.EOM) - The end-of-message bit, KS.EOM, when set to 1 indicates the last byte in the current transfer ends the message.

A.3.2.4 Data Available Bit (KS.DA) - The data-available bit, KS.DA, when set to 1 indicates data is available to be read from the KK handler. Thus, the KK handler will accept a read data (KC\$RD) command issued by the KX handler.

A.3.2.5 Actual Length Field (KS.ALN) - The actual-length field, KS.ALN, is set to the number of bytes to be transferred in response to a read data (KC\$RD) command.

A.3.2.6 Interrupt Enabled Bit (KS.IEN) - The interrupt-enabled bit, KS.IEN, when set to 1 indicates an enable interrupt (KC\$EI) command completed successfully and the KK handler will interrupt the arbiter on the specified interrupt condition.

A.3.2.7 Interface Ready Bit (KS.ON) - The interface-ready bit, KS.ON, when set to 1 indicates to the KX handler that the KK handler is ready to perform the protocol.

A.3.2.8 Cumulative Error Bit (KS.ERR) - The cumulative error bit, KS.ERR, when set to 1 indicates an error condition exists. The error code is in the error code (KS.ERC) field. When this bit is set to 1, the KS.ALN field is not meaningful and its contents should be ignored.

A.3.3 Interface Initialization

At system start-up the TPR is locked from write access by the KX handler side, and the status and command registers are in a cleared state. The KX handler waits for the KK handler to initialize itself, and indicates its readiness by waiting for the interface-ready bit (KS.ON) in the status register to be set to 1. The KK handler cannot clear the KS.ON bit until it has permanently ceased TPR communication.

, .

APPENDIX B

KXT11-C CSR AND VECTOR ASSIGNMENTS

This appendix lists the interrupt vector assignments for all KXT11-C devices and their associated control status registers (CSRs). Refer to Appendix C for the interrupt vector and CSR assignments for the two-port RAM (TPR).

Vector	CSR Address	Device	Comments
6Ø	17756Ø- 177562	SLUl console DLART receiver	
64	177564- 177566	SLUl console DLART transmitter	
7Ø	1757ØØ- 175716	SLU2 hardware	Do not specify this vector as an argument to the MicroPower/Pascal DEVICES macro. The kernel routes its interrupts from this vector through vectors 140 to 174.
	175720- 175736	8254 timer Ø and timer l	Timer Ø and timer 1 on the 8254 device provide timing for SLU2.
100	17752Ø	Line frequency clock	Interrupts through this vector are enabled in the MicroPower/Pascal kernel if CLOCK=ON in the KXT11C macro. The MicroPower/Pascal clock handler enables the interrupt with or without specifying CLOCK=ON.
			CSR 177520 is KXTCSRA. Bit 6 enables/disables the line frequency clock as in the usual clock CSR at 177546. However, the other bits are allocated to serve other functions.
104	175720- 175736	8254 timer 2	MicroPower/Pascal does not support this timer. You must write your own handler for it. Specify vector 104 in the MicroPower/Pascal DEVICES macro. Timer 2 is enabled by bit 7 in KXTCSRA (address 177520).
110	1744ØØ- 174536	DTC channel Ø	The native firmware sets up this vector.

KXT11-C CSR AND VECTOR ASSIGNMENTS

114	1744ØØ 174536	DTC channel 1	The native firmware sets up this vector.
	175000- 175006	TPR system control	The first four words of the two-port RAM used for KXT11-C native firmware/ arbiter communication. When the arbiter writes to word Ø (TPR command register), the KXT11-C restarts at 173004.
120	175Ø1Ø- 175Ø16	TPR data channel Ø	This vector is used when the arbiter writes to TPR word 4 (command register for data channel Ø).
124	175020- 175036	TPR data channel l	This vector is used when the arbiter writes to TPR word 8 (command register for data channel 1).
	177532	QIR	Q-BUS interrupt register. The MicroPower/Pascal KK device handler writes the arbiter's vector address to use for TPR operations.
130	-	Q-BUS interrupt answer-back	This vector is used when the arbiter acknowledges the interrupt requested by the MicroPower/Pascal KK device handler over the QIR.
134	175Ø3Ø- 175Ø36	TPR data channel 2	This vector is used when the arbiter writes to word 12 of the TPR (enabled by a bit in KXTCSRD). Words 12 to 15 of the TPR form data channel 2 which is not supported by the MicroPower/ Pascal KK/KX device handlers. Instead, MicroPower/Pascal uses these locations as the last four words of data channel 1. Do not specify this vector in the MicroPower/Pascal DEVICES macro.
			Module KSLU2 in MicroPower/Pascal's kernel fans out the interrupts from SLU2, the multiprotocol chip, through the vector at 70 to the vectors 140 to 174.
140	175700- 175736	SLU2 channel A character received	
144	175700- 175736	SLU2 channel A character sent	
150	175700- 175736	SLU2 channel A error	
154	175700- 175736	SLU2 channel A modem control	
160	175700- 175736	SLU2 channel B character received	

.

164	175700- 175736	SLU2 channel B character sent	
17Ø	1757ØØ- 175736	SLU2 channel B error	
174	175700- 175736	SLU2 channel B modem control	
200	177ØØØ- 17714Ø	Parallel I/O port A	This vector is set up by the KXTll-C native firmware and used by parallel I/O port A.
2Ø4	177000- 177140	Parallel I/O port B	This vector is set up by the KXTll-C native firmware and used by parallel I/O port B.
210	177000- 177140	Parallel I/O timers	This vector is set up by the KXTll-C native firmware and used by parallel I/O port counter-timers.
214	-	Nonvolatile RAM power restore	This vector is used by MicroPower/ Pascal when the KXTll-C, set up for battery backup, performs a power restore operation. You must specify POWER=NONVOL in the KXTllC macro to obtain this service. A user interrupt service routine connected to this vector is called during a power recovery.
22Ø	-	Arbiter RESET	This vector is used when the arbiter's BRESET signal is asserted. BRESET is asserted when the arbiter executes a RESET instruction or its RESTART switch is toggled.
			Many device interrupts are enabled and disabled by setting bits in the

CSRs.

B-3

• -

APPENDIX C

SYSTEM ID SWITCH POSITIONS, TWO-PORT RAM CSR AND VECTOR ASSIGNMENTS

This appendix shows the control status register (CSR) and interrupt vector assignments for the two-port RAM (TPR) that are selected by the KXT11-C system ID switch. These registers and vectors appear in the I/O page and vector area of arbiter memory. The table also shows the associated KX device handler logical unit IDs.

The KX device handler passes data between the arbiter CPU and up to 14 KXT11-C peripheral processors running on the Q-BUS. The handler communicates with the KK device handler in the KXT11-C through the command and status registers in the data channel areas of the TPR (see Sections 3.4.6 and 3.4.7 and Appendix A for more information).

ID	MicroPower	TPR Base Address		Default Vectors	
Switch Position	KX Handler ID	Jumper In	Jumper Out	MicroPower and RSX-11	RT-11
Ø	Stand-alone	mode			
1	Stand-alone	mode			
2	Α	17762100	17760100	500,504	340,344
3	В	17762140	17760140	510,514	350,354
4	С	17762200	17760200	520,524	360,364
5	D	1776224Ø	17760240	530,534	370,374
6	Е	17762300	17760300	540,544	*
7	F	17762340	1776Ø34Ø	550,554	*
8	G	17777400	17775400	560,564	*
9	Н	1777744Ø	17775440	570,574	*
10	I	17777500	17775500	600,604	*
11	J	1777754Ø	17775540	610,614	*
12	K	177776ØØ	17775600	620,624	*
13	L	1777764Ø	17775640	630,634	*
14	М	17777700	17775700	640,644	*
15	N	17777740	1777574Ø	650,654	*

*RT-11 device handlers have no more than eight logical units. Since two units are assigned to each KXT11-C, an RT-11 KX handler can support no more than four KXT11-C peripheral processors. For each four additional KXT11-C processors you want to use on an RT-11 system, you must rename, edit and rebuild the handler. The <u>KXT11-C</u> <u>Software Toolkit/RT Reference Manual</u> describes the procedure to build the second and subsequent KX handlers.

Since RT-11 uses memory above location 500 for passing data during .CHAIN operations, you must restrict all KXT11-C vectors to less than 500, thus allocating vectors to the KX handler that are not in use by other devices in the system.

APPENDIX D

SAMPLE MICROPOWER/PASCAL CONFIGURATION FILE

The following is a copy of the MicroPower/Pascal configuration file that you must edit according to your hardware and software requirements in preparation for building a KXT11-C application.

GBL. .enabl .mcall CONFIGURATION

;+

Module name: CFDKTC.MAC

;

;

:

;

;

;

System: MicroPower/Pascal

; Functional Description:

; This module describes the hardware and system software configuration on ; which the application system is to run. It must be edited by the user ; and assembled. The resulting object module is used to build the kernel. ; This file has been edited for a typical ROM/RAM system on a KXT11-C, ; including debug symbols and NOT including kernel optimizations.

; The following set of macros may be used in this file. The CONFIGURATION ; macro must be the first macro evoked. The ENDCFG macro must be the last. ; A configuration file must contain at the minimum the CONFIGURATION, ; SYSTEM, PROCESSOR, KXT11C, MEMORY, DEVICES, and ENDCFG macros.

; CONFIGURATION {name} SYSTEM optimize[=N0],debug[=N0] ; PROCESSOR mmu=[NO], fpu{=FPl1;=FIS}, type[=L1123], vector[=1000] base[=0], size[=0], type[=RAM], parity[=NO], csr[=0] ; MEMORY ; DEVICES v1,v2,...,v6 RESOURCES stack[=..KIS],packets[=20.],structures[=3000.],ramtbl[=20.] ; ; PRIMITIVES pl[=ALL],p2,p3,p4,p5,p6 nxm[=HALT], break[=TRAP], syshalt[=ODTROM], level7[=TRAP], ; KXT11 slul[=9600], slu2[=9600]bhalt=NO, reset=IGNORE, clock=OFF, power=BOOT, map=Ø ; KXT11C TRAPS tl{=ALL;tl},t2,t3,t4,t5,t6,t7,t8 ; ALL - TR4, T10, BPT, EMT, and TRP (std. LSI-11 set) TR4 - Trap to 4 (bus timeout) TlØ - Trap to lØ (reserved instruction) BPT - Breakpoint instruction trap EMT - EMT instruction trap TRP - TRAP instruction trap MPT - Memory parity error

KXT11C Configuration Macro This macro defines the KXT11-C power-up configuration. The macro has the parameters listed below, with the DEFAULTS being the first ones listed: BHALT ... Used to indicate if Q-bus debug traps (B-HALTs) are

to cause the routine at \$KXTDB to be called. The user can put a PASDBG breakpoint there.

SAMPLE MICROPOWER/PASCAL CONFIGURATION FILE

; parameters ... NO No debug traps are provided on B-halt ; YES Debug traps are provided on B-halt ; ; RESET ... Used to indicate the action to take on a Q-bus reset. ; parameters ... IGNORE Q-bus resets are ignored by the KXT ; BOOT Q-bus resets cause a KXT power-up. ; RSTBOT Q-bus reset causes KXT reset then power-up. ; INTRPT An interrupt is dispatched to vector 220. ; The ISR must call or jump to \$KXTPU (KXT11-C power-up routine) when complete. ; ; CLOCK ... Used to indicate whether or not to enable the Real-time clock ; interrupts on the KXT11C through vector 100. The real-time clock is not enabled at power-up The real-time clock is enabled a power-up parameters ... OFF ; ON ; POWER ... Used to indicate the action to take on a power-fail and subsequent power-up. parameters ... BOOT No power-fail or power-recover processing will be done. Every trap through the restart vector will be treated like a power-up. NONVOL ... The non-volatile RAM support routines will be used. When debugging, INIT/RESTARTS ; by PASDBG present a special problem. Prior to restarting the user must set bit 9 at octal address 175002 for a power-up, or set bit 10 to test power recover. ; Used to set the KXTllC memory configuration. MAP ... ; ; parameter ... Ø..7 The map parameter must be set to an integer ; between \emptyset and 7 which corresponds to the ; memory map jumper settings on the KXT11C. The parameter is used to select the address of the power-fail flags which ODT and the kernel will use. The last 2 words of native RAM are used. Serial ODT uses 60 bytes before that as its scratch pad. CONFIGURATION SYSTEM debug=YES, optimize=YES PROCESSOR mmu=NO, type=KXT11C, vector=224 MEMORY base=<0>, size=<777>, type=RAM, volatile=NO (note that the highest 64 bytes of the native RAM can not be configured, because they are used by the native firmware) RESOURCES packets=20., structures=2048. PRIMITIVES ALL KXT11C bhalt=YES, reset=IGNORE, clock=OFF, power=BOOT, map=Ø TRAPS ALL DEVICES 60,64 ;Console Serial line DEVICES 100,104 ;RTC and Spare Timer DEVICES 110,114 ;DMA Vectors

SAMPLE MICROPOWER/PASCAL CONFIGURATION FILE

DEVICES	120,124,130	;Two-port RAM arbiter write	interrupts
DEVICES	140,144,150,154	;SLU2 Pseudo-vectors - chan	A.
DEVICES	160,164,170,174	;SLU2 Pseudo-vectors - chan	B.
DEVICES	200,204,210	;PIO and Counter-Timers	
DEVICES	214	;Power Recover	
DEVICES	22Ø	;Q-BUS Reset	

ENDCFG

APPENDIX E

CALCULATING CHECKSUMS FOR PROMS

This appendix tells you how to use the VMS DECprom program to calculate checksums for PROM devices (programmable read-only memories) on the KXT11-C. The checksums calculated by this method can be verified by the ROM checksum test performed by the KXT11-C self-tests in the native firmware. The <u>KXT11-CA</u> User's <u>Guide</u> hardware reference manual describes the algorithm that the ROM checksum test uses to calculate checksums.

DECprom calculates only checksums for PDP-11 processors based on a 16-bit system word. The ROM checksum test in the KXT11-C native firmware expects that each PROM device will contain its own (byte) checksum. Therefore, you must calculate a separate checksum for each PROM device, then load the appropriate checksum value into the last location of each device.

The procedure that follows assumes you know how to use DECprom. Refer to the VAX/VMS DECprom User's Guide for detailed reference information.

- 1. Using an initialization file that is appropriate for your PROM devices, run DECprom.
- 2. Set the system word width to 16 bits.
- 3. Load the PROM devices from the input file type of your choice (.MIM, .LDA, .SAV) but leave the last location of each PROM empty.
- 4. Exit DECprom.
- 5. Perform steps 1 and 2 (above) but set the system word width to 8 bits. This allows DECprom to calculate a byte-wide checksum.
- 6. LIST the contents of each PROM in a binary (.SAV) file. This will produce a file for the low-byte device and a file for the high-byte device.
- Calculate a separate checksum for each file (CALC_CHECKSUM command).
- 8. Store the appropriate checksum in the last location of each device (STORE CHECKSUM command).

APPENDIX F

DETECTING NONFATAL FIRMWARE ERROR CONDITIONS

This appendix tells you how to determine the severity of nonfatal error conditions reported by the automatic self-tests performed by the KXT11-C native firmware. These error conditions can result when the boot/self-test switch is in position 1, 2, 3, 5, 8, 9 or 10 (see Section 3.3.3.2).

Not all failures of the KXTll-C automatic self-tests inhibit application execution. By examining test result data, your application can determine its ability to execute despite the presence of these error conditions.

Automatic self-tests report test results and status information in the status and data registers of the TPR system control area. This data is available to your application only after the tests complete and before other routines or handlers in the application use these registers. The <u>KXT11-CA User's Guide</u> hardware reference manual shows the format of the status registers and tells you how to interpret the test results.

The procedure to use when checking results of these tests depends on your operating system environment. The following sections describe the procedures to follow when using the KXT11-C in stand-alone mode and in peripheral processing mode under MicroPower/Pascal, RT-11 and RSX-11.

F.1 STAND-ALONE MODE

An application initialization routine should test for error conditions that are considered intolerable for the specific application (for example, DMA errors if the DMA controller is used by the application). If an error condition is found that is critical to the operation of the application, the code should take the appropriate action for that particular situation.

F.2 PERIPHERAL PROCESSING MODE

The procedure to use depends on where the application resides.

DETECTING NONFATAL FIRMWARE ERROR CONDITIONS

F.2.1 Application in ROM

This is similar to the stand-alone environment. Once the application code is entered on power-up, it should check for critical error responses from the automatic self-tests and indicate the conditions to the arbiter using your application's communication protocol.

F.2.2 Application Loaded from Arbiter with MicroPower/Pascal

The KXT_LOAD utility procedure will not load the KXT11-C if there are any error conditions. If you load the KXT11-C in some other fashion, you can write a program, as described in Section F.2.3, to check for error conditions.

F.2.3 Application Loaded from Arbiter with RT-11 or RSX-11

You use the KUI utility program to load an application in the RT-11 or RSX-11 environment. Before running KUI, however, you must create a small application program that examines the status registers in the system control area of the TPR for error conditions. This program should directly access these registers and examine the results of the automatic self-tests. To simplify this task, you can run this program and the KUI utility under the control of an RT-11 or RSX-11 command file using applicable parameters.

Your program should perform the following tasks.

- Poll the system control area's status register for the waiting-for-command condition.
- 2. Examine the composite error response in the TPR for relevant errors.
- 3. If there is a relevant error, set a flag that can be passed back to the indirect command file processor.
- 4. Repeat steps 1, 2 and 3 (above) for each additional KXT11-C in the system.
- 5. Return to the command file with the error parameters set appropriately.

The command file should then examine the returned parameters and take the appropriate action. If there are no significant automatic self-test failures, the command file should execute KUI to load the peripheral processor(s).

INDEX

Addresses memory calculating physical, 3-38 RSX-11 arbiter memory calculating physical addresses, 4-4 RT-11 arbiter memory calculating physical addresses, 4-3 /AFTER modifier PASDBG, 3-42 ANSI ADCCP protocol, 3-28 Application development, 2-1 to 2 - 7arbiter tool kits, 4-1, 4-6 building, 3-3 building optimized kernel, 3-4 component testing, 2-6 configuration guidelines, 3-7 to 3-15 configuring system environment, 3-11 to 3-15 creating test process, 2-4 debugging, 3-39 to 3-43 ROM, 2-4 RSX-11 arbiter system, 4-5 RT-11 arbiter system, 4-3 debugging components, 2-6 debugging configuration, 2-4 design, 2-3 detecting native firmware, F-1 final build, 2-6 final hardware configuration, 2 - 7final loading, 2-7 hardware debugging configuration, 2-5 I/O configuration and programming, 3-15 to 3-35 initialization and self-test options, 3-12 interface considerations, 3-38 KK/KX example, 3-37 interface design considerations, 3-36 KXT11-C application coding and testing, 2-3 KXT11-C memory configuration steps, 3-8 loading

debugging configuration, 2-4 MACRO-11, 3-4 MERGE, 3-4debugging configuration, 2-4 MIB, 3-4 debugging configuration, 2-4 MicroPower/Pascal, 3-4 MPBLD differences, 3-1 partitioning an application, 2 - 1peripheral processor, 3-1 RELOC, 3-4 debugging configuration, 2-4 ROM debugging, 2-4 RSX-11 arbiter, 4-4 to 4-6 final configuration, 4-5 RT-11 arbiter, 4-2 to 4-3final configuration, 4-3 selecting software tools, 2-2 stand-alone processing, 2-7 system-level testing, 2-6 test system configuration, 3-39 using .MIM files, 3-1 using MACDBG, 2-4, 2-5 using MPBLD, 3-7 using PASDBG, 2-4, 2-5 Application development tools, 1-7 to 1-9 MACRO-11 language, 1-9 MicroPower/Pascal, 1-2, 1-7 summary, 1-1 Application system development debugging hardware configuration, 2-5 to 2-6 peripheral processing, 2-1 to 2-7 Applications See Peripheral processor and Stand-alone processor Arbiter application development environment tool kits, 4-1, 4-6 communication with peripheral processor, 1-6, 1-9 loading KXTll-C, 2-7 LSI-11 as, 1-1 RESET vector, B-3

RSX-11 application development, 4-4 to 4-6 RT-11 and RSX operating system environment, 1-1 RT-11 application development, 4 - 2TPR I/O page area, 1-6 Arbiter processor device handlers, 1-2 relationship with peripheral processor, 1-1 ARBVFY.PAS file, 3-3, 3-37 Assembly language programming, 1-1, 1-9 Asynchronous serial I/O (XL) device handler using, 3-27 Asynchronous serial line (XL) device handler, 1-7 Automatic self-tests error reporting, 3-15 Base address range jumper, 2-5 Battery backup, 3-10 debugging KXT11-C with, 3-42

jumper installation, 3-10 programming considerations, 3-11 recovery after power failure, 3-11 vector, B-3 Baud jumper SLU1, 3-39 BHALT parameter KXT11C macro, 1-8 Boot/Self-test switch, 3-9 use, 3-12 using, 3-12 Boot/self-test switch, 2-5 Bootstrap loader radial serial protocol (RSP), 3-14 TU58 DECtape II, 3-14 Break-enable jumper SLU1, 3-39 Breakpoints setting in multiple-processor systems, 3-42 BRESET signal, 1-8 Building applications, 3-3 to 3-7 See Application development and MPBLD utility Bus-master/Bus-slave hardware

```
concept, 1-1
```

CCITT protocol, 3-28 CFDKTC.MAC KXT11-C configuration file, D-1 CFDKTC.MAC KXTll-C configuration file, 3-2Checksum creating with DECprom, 1-9 specifying ROM test, 3-13 Checksums calculating with DECprom, E-1 CK clock device handler %INCLUDE file, 3-2 prefix file, 3-2 specifying to MPBLD, 3-6 CKPFX.MAC prefix file, 3-2 specifying to MPBLD, 3-6 CLKLIB.PAS %INCLUDE file, 3-2 Clock CSR and vector, B-1 Clock (CK) device handler %INCLUDE file, 3-2 prefix file, 3-2 specifying to MPBLD, 3-6 CLOCK parameter KXT11C macro, 1-8 .CLOSE RT-11 programmed request, 4-2 CLOSE command KUI program, 4-1 @ command KUI program, 4-1 Command register KW.DCO, A-3 Communication protocol KK and KX device handlers, A-1 KK/KX device handlers, 1-8 Configuration file CFDKTC.MAC, D-1 installation verification, 3-2 MicroPower/Pascal sample, D-1 Configuration files CFDKTC.MAC, 3-2 CONFIGURATION macro, D-1 Configuring KXT11-C hardware and software, 3-7 to 3-15 Console ODT debugging setup, 2-5 hardware setup, 3-15 using, 2-5 Console port use with debuggers, 2-5 CPU test, 3-14 CSR addresses for two-port RAM, C-1 selection
two-port RAM, 3-12 CSR test, 3-14 CTFCF\$ macro specifying when using DD handler, 3-31 Data assuring DMA channel access, 3-35 local device transfers, 3-33 local/local memory transfers, 3-32 local/Q-BUS memory transfers, 3-32 Q-BUS I/O page access, 3-35 searching memory for, 3-33 transferring variable-length messages, 3-33 transferring with DTC, 3-31 to 3-35 use with SLU2, 3-34 Data transfers using DMA transfer controller, 1-1 using two-port RAM, 1-1, 1-4 DCT-11 microprocessor general description, 1-3 DD device handler connecting to SLU2, 3-30 features, 1-7 prefix file, 3-2 configuring, 3-31 specifying to MPBLD, 3-6 using, 3-30 DDPFXK.MAC prefix file, 3-2 configuring, 3-31 specifying to MPBLD, 3-6 Debugging building configuration, 2-4 building RSX-11 arbiter system configuration, 4-5 building RT-11 arbiter system configuration, 4-3 console ODT hardware setup, 3-15 creating test process, 2-4 hardware configuration, 2-5 to 2-6 integrated application, 2-5 integrated application system, 2-6 KXT11-C applications, 3-39 to 3-43

avoiding conflicts, 2-7

loading and starting target processors, 3-41 loading application, 2-4 MACDBG hardware setup, 2-5 PASDBG general setup, 3-39 PASDBG hardware setup, 2-5 PASDBG with battery backup systems, 3-11 ROM application, 2-4 ROM configuration, 2-5 RSX-11 arbiter KUI program, 4-5 ODT program, 4-5 RT-11 arbiter KUI program, 4-3 ODT program, 4-3 RT-11 or RSX-11 arbiter-resident test program, 3-4Ø setting boot/self-test switch, 2-5 setting system ID switch, 2-5 setting TPR base address range jumper, 2-5 size of DSM, 2-5 special arbiter/KXTll-C locations, 3-42, 4-3, 4-5 switching between multiple processors, 3-40, 3-41 system hardware configuration, 2-5 system with battery backup, 3 - 42test system setup, 3-39 using console ODT, 2-5, 2-6 using MACDBG, 2-4 using MicroPower/Pascal arbiter-resident test program, 3-40 using PASDBG, 2-4, 2-6 DECprom, 1-7 calculating ROM checksums, E-1 DECprom PROM loader, 1-9 DECtape II See TU58 Device handler asynchronous serial I/O (XL), 3 - 27clock (CK)
%INCLUDE file, 3-2 prefix file, 3-2 specifying to MPBLD, 3-6 DMA transfer controller (QD)

assuring DMA channel access, 3-35 %INCLUDE file, 3-3 local device transfers, 3-33 local/local memory transfers, 3-32 local/Q-BUS memory transfers, 3-32 prefix file, 3-3 specifying to MPBLD, 3-6 Q-BUS I/O page access, 3-35 search option, 3-33 transferring variable-length messages, 3-33 use in KXTll-C/arbiter, 3-36 use with RSX-11 arbiter, 4-4 use with RT-11 arbiter, 4-1 use with SLU2, 3-34 using, 3-31 to 3-35 using with YK handler, 3-33 DMA transfer controller (QD) interface routine library, 3-3 DMA transfer controller (QD) interface routines, 3-31 I/O packet definition file, 3-2 interface routine \$DMA TRANSFER, 3-31 YK_CLEAR_TIMER, 3-16 YK_PORT_READ, 3-16 YK_PORT WRITE, 3-16 YK_READ_TIMER, 3-16 YK SET PATTERN, 3-16 YK SET TIMER, 3-16 interface routines, 3-1 КΧ RT-11 limitations, C-1 RT-11 vector allocation, C-1 MicroPower/Pascal support routines, 1-8 MicroPower/Pascal system files, 3-1 parallel I/O (YK) example counting pulses, 3-23 example of analog I/O, 3-19 example of D/A output, 3-21 example of parallel output, 3-17 example of pulse generation, 3-25 %INCLUDE file, 3-3 performing DMA transfers, 3-33 prefix file, 3-3 specifying to MPBLD, 3-6

using, 3-16 to 3-27 parallel I/O (YK) interface routine library, 3-3 parallel I/O (YK) interface routines, 3-16 routines in RHSLIB.OBJ, 3-1 specifying prefix files, 3-6 synchronous serial line functions, 3-28 specifying to MPBLD, 3-6 synchronous serial line (XL) prefix file, 3-3 synchronous serial line (XS functions, 3-28 synchronous serial line (XS), 3-28 to 3-30 prefix file, 3-3 specifying to MPBLD, 3-6 source file, 3-3 TU58 DECtape II (DD) connecting to SLU2, 3-30 prefix file, 3-2 configuring, 3-31 specifying to MPBLD, 3-6 using, 3-30 two-port RAM (KK) %INCLUDE file, 3-2 prefix file, 3-2 specifying to MPBLD, 3-6 protocol See KK/KX protocol use in KXTll-C/arbiter interfacing, 3-36 using, 3-35 two-port RAM (KK) interface routine library, 3-3 Two-port RAM (KX) RSX-11 unit numbers, 4-4 two-port RAM (KX) logical units, 4-2 prefix file, 3-2 prefix file KKPFX.PAS, 3-35 protocol See KK/KX protocol RSX-11 requests, 4-4 RT-11 programmed requests, 4 - 2RT-11 version features, 4-2 specifying CSR, 3-12 use in KXTll-C/arbiter interfacing, 3-36 using, 3-35

two-port RAM (KX) interface routine library, 3-3 two-port RAM interface routines %INCLUDE file, 3-3 Device handler interface routine \$DMA_ALLOCATE, 3-31 \$DMA DEALLOC, 3-31 \$DMA GET STATUS, 3-31 \$DMA SEARCH, 3-31 KK READ DATA, 3-35 KK WRITE DATA, 3-35 Device handlers arbiter processor, 1-2 description, 3-15 to 3-35 KXT11-C, 1-2 asynchronous serial line (XL), 1 - 7DMA transfer controller (QD), 1-8 parallel I/O (YK), 1-8 synchronous serial line (XS), 1-7 TU58 DECtape II (DD), 1-7 two-port RAM handler (KK), 1-8 two-port RAM (arbiter) handler (KX), 1-8 two-port RAM (KX), 1-9 DEVICES macro, 3-5, D-1 Diagnostic tests See Tests DLART SLU1 and SLU2 channel B support, 3-27 DLV11-E SLU2 support, 3-27 DMA use by YK device handler, 1-8 use with SLU2, 3-34 DMA test, 3-14 DMA transfer controller assuring DMA channel access, 3-35 criteria for using, 2-3 CSR and vector, B-1 general description, 1-4 local device transfers, 3-33 local/local memory transfers, 3-32 local/Q-BUS memory transfers, 3-32 Q-BUS I/O page access, 3-35 search option, 3-33

transferring variable-length messages, 3-33 use with RSX-11 arbiter, 4-4 use with RT-11 arbiter, 4-1 use with SLU2, 3-34 using, 3-31 to 3-35 DMA transfer controller (QD) use in KXTll-C/arbiter interfacing, 3-36 using with YK handler, 3-33 DMA transfer controller (QD) device handler, 1-8 %INCLUDE file, 3-3 interface routine library, 3-3 interface routines, 3-31 prefix file, 3-3 specifying to MPBLD, 3-6 use with RSX-11 arbiter, 4-4 use with RT-11 arbiter, 4-1 **\$DMA ALLOCATE** device handler interface routine, 3-31 DMA ALLOCATE command, 3-35 \$DMA DEALLOC device handler interface routine, 3-31 **\$DMA GET STATUS** device handler interface routine, 3-31 **\$DMA SEARCH** device handler interface routine, 3-31 SDMA TRANSFER device handler interface routine, 3-31 DRV.OBJ library file, 3-1 DRVK.OBJ library DD handler, 3-31 DRVK.OBJ library, 3-2, 3-35 DRVM.OBJ library, 3-2, 3-35 DRVU.OBJ library, 3-2, 3-35 DTC See DMA transfer controller

Error ISO HDLC detection, 3-28 Errors automatic self-tests reporting, 3-15 detecting KXT11-C during loading, 4-3, 4-6 KXT11-C fatal, 3-13

program detection of firmware, F-1self-tests reporting, 3-13 .EXE file type use with DECprom, 1-9 EXECUTE command KUI program, 4-2 EXIT command KUI program, 4-2 FB RT-11 monitor, 4-3 FCS See Frame checker sequence File system MicroPower/Pascal, 3-1 File types loaded by KUI program, 4-3, 4-5 Files **%INCLUDE** for application building, 3-1 MicroPower/Pascal device handler, 3-1 prefix, 3-1 MicroPower/Pascal software for KXT11-C, 3-1 Firmware See Native firmware Frame checker sequence XS device handler, 3-28 Framing ISO HDLC, 3-28 GO command PASDBG, 3-40 GO/EXIT command PASDBG, 3-41, 3-42 GO/INIT command PASDBG, 3-42 GREG\$ RSX-11 directive, 4-4 Handlers See Device handlers Hardware configuration guidelines, 3-7 to 3-15 debugging configuration, 2-5 to 2-6 final application configuration, 2-7 jumper battery backup, 3-10 map selection, 3-9 memory map, 3-15 memory map selection, 3-39

SLU1 baud, 3-39 SLU1 break-enable, 3-39 TPR base address, 3-12 selecting memory map, 2-7 selecting memory map for debugging, 2-5 system configuration for debugging, 2-5 test system setup, 3-39 Hardware configuration peripheral processor, 1-6 I/0 configuration and programming, 3-15 I/O definitions %INCLUDE file IODEF.PAS, 3-2 I/O devices configuration and programming, 3-35 I/O packet %INCLUDE file, 3-1, 3-2 I/O page arbiter selecting two-port RAM base address, 3-12 arbiter TPR area, 1-6 avoiding CSR assignment conflicts, 2-7 setting arbiter TPR base address, 2-5 two-port RAM registers, 1-1 I/O ports configuring, 2-5 IBM SDLC protocol, 3-28 **%INCLUDE** device handler interface routine, 3-35 files for KXT11-C application building, 3-1 INIT/RESTART command PASDBG, 3-43 Initialization options selecting, 3-12 Installation verification configuration file, 3-2 Installation/Verification command file, 3-3 Installation/Verification (arbiter) programs source files, 3-3 Installation/Verification (KXT11-C) programs source files, 3-3

Interface

KK/KX example, 3-37 Interface considerations, 3-38 Interface design considerations, 3-36 Interface routines See Device handler Interrupt vector See Vector IO.ATT RSX-11 KX handler request, 4-4 IO.DET RSX-11 KX handler request, 4-4 IO.RVB RSX-11 KX handler request, 4-4 IO.WVB RSX-11 KX handler request, 4-4 IODEF.PAS %INCLUDE file, 3-2 IOPKTS.PAS %INCLUDE file, 3-2 IOPVFY.PAS file, 3-3, 3-37 ISO HDLC framing and error detection, 3-28 ISO HDLC protocol, 3-28 Jumper battery backup, 3-10 map selection, 3-9 memory map, 3-15 memory map selection, 3-39 SLU1 baud, 3-39 SLU1 break-enable, 3-39 TPR base address, 3-12 TPR base address range, 2-5 KC\$DI command KK/KX protocol, A-9 KC\$EI command KK/KX protocol, A-9 KC\$GS command KK/KX protocol, A-9 KC\$NOP command KK/KX protocol, A-8 KC\$RD command KK/KX protocol, A-10 KC\$RSM command KK/KX protocol, A-9 KC\$SS command KK/KX protocol, A-9 KC\$WD command KK/KX protocol, A-10 KC.COM command field KK/KX protocol, A-8 KC.EOM bit KK/KX protocol, A-10, A-11 KC.IDA bit, A-4 KK/KX protocol, A-9, A-11

KC.IDR bit, A-4 KK/KX protocol, A-9, A-11 KC.LEN field KK/KX protocol, A-10, A-11 KC.VEC field KK/KX protocol, A-9, A-11 KE\$ILC code KK/KX protocol, A-12 KE\$ILL code KK/KX protocol, A-12 KE\$ILV code KK/KX protocol, A-12 KE\$NDA code KK/KX protocol, A-12 KE\$NDR code KK/KX protocol, A-12 KE\$OK code KK/KX protocol, A-12 KE\$OVR code KK/KX protocol, A-12 Kernel features controlled by KXT11C macro, 1-8 optimizing, 3-4 restart after power failure, 3-11 KK device handler, 1-8 communication protocol, 1-8 interface routine library, 3-3 interface routines %INCLUDE file, 3-3 prefix file, 3-2 specifying to MPBLD, 3-6 protocol See KK/KX protocol special arbiter/KXT11-C debugging locations, 3-42, 4-3, 4-5 use in KXTll-C/arbiter interfacing, 3-36 using, 3-35 KK two-port RAM device handler %INCLUDE file, 3-2 KK/KX protocol, A-1 to A-13 command register definitions, A-8 to A-11 concepts, A-3 interface initialization, A-13 interrupting when data is available, A-7 interrupting when data is requested, A-7 KC\$DI command, A-9 KC\$EI command, A-9

KC\$GS command, A-9 KC\$RD command, A-10 KC\$RSM command, A-9 KC\$SS command, A-9 KC\$WD command, A-10 KC.COM command, A-8 KC.COM command field, A-8 KC.EOM bit, A-10, A-11 KC.IDA bit, A-9, A-11 KC.IDA command register bit, A-4 KC.IDR bit, A-9, A-11 KC.IDR command register bit, A-4 KC.LEN field, A-10, A-11 KC.VEC field, A-9, A-11 KE\$ILC code, A-12 KE\$ILL code, A-12 KE\$ILV code, A-12 KE\$NDA code, A-12 KE\$NDR code, A-12 KE\$OK code, A-12 KE\$OVR code, A-12 KS.ALN field, A-13 KS.DA bit, A-13 KS.DA status register bit, A-4 KS.DR bit, A-12 KS.EOM bit, A-12 KS.ERC field, A-12 KS.ERR bit, A-13 KS.IEN bit, A-13 KS.ON bit, A-13 KW.DCO register, A-3 master/slave relationship, A-1 message communication, A-6 register definitions, A-8 to A-13 status register definitions, A-11 to A-13 synchronizing KK and KX handler operation, A-7 KK READ DATA device handler interface routine, 3-35 KK WRITE DATA device handler interface routine, 3-35 KKINC.PAS %INCLUDE file, 3-35 KKINC.PAS %INCLUDE file, 3-2, 3-3 KKPFXK.MAC prefix file, 3-2 specifying to MPBLD, 3-6 KS.ALN field KK/KX protocol, A-13 KS.DA bit

KK/KX protocol, A-13 KS.DA status register bit, A-4 KS.DR bit KK/KX protocol, A-12 KS.EOM bit KK/KX protocol, A-12 KS.ERC field KK/KX protocol, A-12 KS.ERR bit KK/KX protocol, A-13 KS.IEN bit KK/KX protocol, A-13 KS.ON bit KK/KX protocol, A-13 KSLU2 kernel module, B-2 KT LOAD procedure %INCLUDE file, 3-3 KUI load utility description, 1-9 KUI program commands, 4-1 debugging RSX-11 arbiter applications, 4-5 debugging RT-11 arbiter applications, 4-3 features, 4-1 loading debugging configuration, 2-4 loading final application, 2-7 loading final RT-11 arbiter application, 4-3 loading KXT11-C from RSX-11 arbiter, 4-5 TPR system control register use, A-3 use with PASDBG, 3-41 using, 3-14KX device handler, 1-8, 1-9 communication protocol, 1-8 interface routine library, 3-3 logical unit IDs, C-1 logical units, 4-2 prefix file, 3-2 prefix file KKPFX.PAS, 3-35 protocol See KK/KX protocol RSX-11 requests, 4-4 RSX-11 unit numbers, 4-4 RT-11 limitations, C-1 RT-11 programmed requests, 4-2 RT-11 vector allocation, C-1 RT-11 version features, 4-2 specifying CSR, 3-12

use in KXT11-C/arbiter interfacing, 3-36 using, 3-35 KXLINC.PAS %INCLUDE file, 3-3 KXPFX.MAC prefix file, 3-2 KXT\$RI recovery indicator, 3-11 KXT11-C configuring hardware, 3-7 to 3 - 15configuring system environment, 3-11 to 3-15 CSR and vector assignments, B-1 to B-3 DCT-11 microprocessor features, 1-3 debugging loading and starting target, 3 - 41device handlers See Device handlers fatal error, 3-13 hardware features, 1-2 jumper battery backup, 3-10 memory map selection, 3-39 SLU1 baud, 3-39 SLU1 break-enable, 3-39 TPR base address, 3-12 loading from arbiter, 3-14 memory general description, 1-3 loading with KUI utility, 1-9 loading with KXT LOAD, 1-9 memory configuration steps, 3-8 memory map usage by MicroPower/Pascal, 3-10 MicroPower/Pascal system files, 3-1 native firmware features, 1-3 peripheral processor See Peripheral processor peripheral processors O-BUS limits, 3-12 Programming languages, 1-2 programming languages, 1-1 programming with MicroPower/Pascal, 3-1 to 3 - 43QIR register, A-1 RT-11 arbiter supporting additional peripheral processors, 4 - 2stand-alone operation

See Stand-alone operation, 1 - 1switches system ID, 3-12 use as a peripheral processor, 1-9 use as peripheral processor, 1 - 4KXTll-C hardware debugging configuration, 2-5 KXTll-C macro POWER parameter, 3-11 KXT11C macro, 3-5, D-1 kernel control parameters, 1-8 KXT LOAD procedure description, 1-9 library, 3-3 loading debugging configuration, 2 - 4loading final application, 2-7 TPR system control register use, A-3 use with PASDBG, 3-41 KXT LOAD routine loading KXT11-C, 3-14 KXTCSRA register, B-1 KXTDF\$ macro, 4-3, 4-4 \$KXTQR arbiter/KXT11-C debugging location, 3-42, 4-3, 4-5 \$KXTOW arbiter/KXT11-C debugging location, 3-42, 4-3, 4-5 .LDA file type loading with KUI program, 4-3 use with DECprom, 1-9, E-1 LED display, 3-15 fatal errors, 3-13 Library device handler interface routine RHSLIB.OBJ, 3-35 DRVK.OBJ DD handler, 3-31 KXT11-C device handler DRVK.OBJ, 3-2, 3-35 DRVM.OBJ, 3-35 DRVU.OBJ, 3-35 mapped arbiter device handler DRVM.OBJ, 3-2 unmapped arbiter device handler DRVU.OBJ, 3-2 Library file DRV.OBJ, 3-1

LINDF\$ macro, 3-27 LINK, 1-7 LOAD command KUI program, 4-2, 4-3, 4-6 PASDBG, 3-40, 3-41, 3-43 LOAD/SYM command, 3-42 PASDBG, 3-42 Loading application configured for debugging, 2-4 final RSX-11 arbiter application, 4-5 final RT-11 arbiter application, 4 - 3integrated application, 2-7 KXT11-C from arbiter, 3-14 from RT-11 and RSX-11 systems, 3-14 KXT LOAD routine, 3-14 TU58 DECtape II, 3-14 KXT11-C from arbiter, 2-7
KXT11-C from TU58 DECtape II, 4-3, 4-5 LOG command KUI program, 4-1 Logical unit IDs KX device handler, C-1 Logical units KX device handler, 4-2 Loopback tests, 3-15 selecting, 2-5 LSI-11 arbiter processor, 1-1 LSI-11 systems adding peripheral processors, 1 - 5

MACDBG, 1-7 debugging application, 2-4 hardware setup, 2-5 size of DSM, 2-5 MACRO-11 progamming language, 1-2 MACRO-11 assembler, 3-4 Macros configuration file, D-1 Map See Memory map MAP parameter KXT11C macro, 1-8 Master protocol, 3-35 Master/slave software architecture, 1-1 Master/slave architecture, 1-6, 1-8 Master/Slave relationship KK/KX protocol, A-1 Memory address conversion function RT-11 KX handler, 4-3 addresses calculating physical, 3-38 assuring DMA channel access, 3-35 configuration loading from TU58 DECtape II, 3-9 native firmware restrictions, 3-9 determining program storage requirements, 3-4 KXT11-C configuration steps, 3-8 general description, 1-3 selecting maps, 3-7 loading KXT11-C with KUI utility, 1-9 loading KXT11-C with KXT_LOAD, 1-9 local device transfers, 3-33 local/local transfers, 3-32 local/Q-BUS transfers, 3-32 map jumper, 3-15 map layout, 3-8 map selection jumper, 3-9 map selection rules, 3-9 maps used by MicroPower/Pascal, 3-1Ø Q-BUS I/O page access, 3-35 RSX-11 arbiter accessing shared memory areas, 4-4 calculating physical addresses, 4-4 protecting shared data areas, 4-5 RT-11 arbiter calculating physical addresses, 4-3 search option, 3-33 selecting map for debugging, 2-5 selecting map for final configuration, 2-7 specifying in MEMORY macro, 3-9 specifying maps, 3-5 transferring data with DTC, 3-31 to 3-35

transferring variable-length messages, 3-33 use with SLU2, 3-34 MEMORY macro, D-1 specifying maps, 3-5 specifying memory blocks, 3-9 Memory map jumper, 3-15 battery backup, 3-10 selection, 3-39 TPR base address, 3-12 Memory map selection jumper, 3-9 MERGE creating debugging configuration, 2-4 Message passing, 2-3 Message passing See Data transfers MIB creating debugging configuration, 2-4 MIB program, 3-4 use in determining memory requirements, 3-4 MicroPower/Pascal application building KXT11-C differences, 3-1 arbiter debugging with test program, 3-4Ø building optimized kernel, 3-4 device handlers, 1-2 features, 1-2, 1-7 kernel restart after power failure, 3-11 memory restrictions for KXTll-C, 3-9 operating environment, 1-1 programming KXT11-C, 3-1 to 3 - 43programming language, 1-2 programming languages, 2-2 sample KXT11-C configuration file, D-l system files for KXT11-C, 3-1 MicroPower/Pascal compiler, 3-4 MicroPower/Pascal Software configuration guidelines, 3-7 MicroPower/Pascal software configuration guidelines, 3-15 .MIM file type loading with KUI program, 4-3, 4-5 use with DECprom, 1-9, E-1

.MIM files building peripheral processing applications, 3-1 peripheral processing application building, 3-1 MPBLD utility building applications, 3-3 to 3-7 building KXT11-C applications, 3 - 1Multiple processors switching PASDBG between, 3-41 Multiprotocol controller See also XS device handler XL handler, 3-27 Native firmware error conditions program detection of, F-1 features, 1-3 initialization after power failure, 3-11 memory configuration restrictions, 3-9 selecting options, 3-12 ODT See Console ODT ODT command KUI program, 4-2, 4-3, 4-5 ODT program RSX-11 arbiter debugging, 4-5 RT-11 arbiter debugging, 4-3 . OPEN RT-11 programmed request, 4-2 OPTIMIZE SYSTEM macro parameter, 3-4 Packet See I/O packet Parallel I/O CSR and vector, B-3 Parallel I/O (YK) device handler, 1-8 DMA feature, 1-8 example counting pulses, 3-23 example of analog I/O, 3-19 example of D/A output, 3-21 example of parallel output, 3-17 example of pulse generation, 3-25 %INCLUDE file, 3-3 interface routine library, 3-3 interface routines, 3-16

performing DMA transfers, 3-33 prefix file, 3-3 specifying to MPBLD, 3-6 using, 3-16 to 3-27 Parallel processing, 2-1 Partitioning an application, 2-1 PASDBG /AFTER modifier, 3-42 building into application, 2-4 debugging ROM systems, 3-8 systems with battery backup, 3-11 debugging integrated application, 2-6 general setup for debugging, 3-39 GO command, 3-40 GO/EXIT command, 3-41, 3-42 GO/INIT command, 3-42 hardware setup, 2-5 INIT/RESTART command, 3-43 LOAD command, 3-40, 3-41, 3-43 LOAD/SYM command, 3-42 /PROCESS modifier, 3-42 setup as single host process, 3 - 41SHOW TARGET command, 3-42 size of DSM, 2-5 switching between multiple processors, 3-40, 3-41 PB-11 PROM loading system, 1-9 Peripheral processing debugging setting breakpoints and watchpoints, 3-42 Peripheral processor adding to traditional LSI-11 systems, 1-5 application development MicroPower/Pascal, 1-1 RT-11 and RSX tool kits, 1-1 RT-11 and RSX-11 tool kits, 1-2, 1-9 application development procedures, 2-1 to 2-7 application software configuration, 1-6, 1-7 applications partitioning, 2-1 communication with arbiter, 1-6, 1 - 9debugging configuration, 2-5 environment, 1-1 hardware configuration, 1-6

hardware setup, 3-12 interface considerations, 3-38 KK/KX example, 3-37 interface design considerations, 3-36 loading KUI utility, 1-9 KXT LOAD procedure, 1-9 master/slave architecture, 1-6 .MIM files required, 3-1 relationship with arbiter processor, 1-1 RT-11 arbiter supporting five or more peripheral processors, 4 - 2software architecture, 1-1 typical applications, 1-4 Peripheral processor application development, 3-1 Power failure recovery after, 3-10, 3-11 POWER parameter KXT11-C macro, 3-11 KXT11C macro, 1-8 Power-up selecting type of, 2-5 tests selecting, 2-5 PPVFY verification procedure, 3 - 41PPVFY.CMD file, 3-3 PPVFY.COM file, 3-3 Prefix file specifying to MPBLD, 3-6 Primitives MicroPower/Pascal kernel optimization, 3-4 PRIMITIVES macro, 3-4, D-1 /PROCESS modifier PASDBG, 3-42 PROCESSOR macro, 3-5, D-1 Programming languages KXT11-C, 1-1, 1-2 PROM/RT-11, 1-7 PROM/RT-11 PROM loader, 1-9 Protocol master, 3-35 slave, 3-35 Q-BUS KXT11-C limitations, 3-12 O-BUS interrupt CSR and vector, B-2 QD device handler, 1-8

assuring DMA channel access, 3-35 calculating physical addresses for, 3-38 interface routine library, 3-3 interface routine %INCLUDE file, 3-3 interface routines, 3-31 local device transfers, 3-33 local/local memory transfers, 3-32 local/Q-BUS memory transfers, 3-32 prefix file, 3-3 specifying to MPBLD, 3-6 Q-BUS I/O page access, 3-35 search option, 3-33 transferring variable-length messages, 3-33 use in KXTll-C/arbiter interfacing, 3-36 use with RSX-11 arbiter, 4-4 use with RT-11 arbiter, 4-1 use with SLU2, 3-34 using, 3-31 to 3-35 using with YK handler, 3-33 QDINC.PAS %INCLUDE file, 3-3 QDPFXK.MAC prefix file, 3-3 specifying to MPBLD, 3-6 QIR CSR, B-2 QIR register, A-1 Radial serial protocol (RSP) bootstrap loader, 3-14 RAM battery backup vector, B-3 determining program storage requirements, 3-4 rules for selecting, 3-9 selecting battery backup, 3-10 selecting maps for, 3-7 specifying base address, 3-6 use in place of ROM when debugging, 3-8 RAM test, 3-14 . READ RT-11 programmed request, 4-2 Read-only memory See ROM . READC RT-11 programmed request, 4-2 . READW RT-11 programmed request, 4-2

Recovery after power failure, 3-11 Recovery indicator KXT\$RI, 3-11 Register definitions Two-port RAM, A-8 two-port RAM, A-8 to A-13 REINIT command KUI program, 4-2, 4-3, 4-6 RELOC creating debugging configuration, 2-4 RELOC program, 3-4 use in determining memory requirements, 3-4 **RESET** parameter KXT11C macro, 1-8 RESET vector, B-3 RESOURCES macro, D-1 RESUME command KUI program, 4-1 RHSLIB.OBJ library, 3-35 RHSLIB.OBJ library, 3-3 device handler interface routines, 3-1 ROM application debugging, 2-4 application start-up selecting, 3-13 calculating checksums for, E-1 debugging configuration, 2-5 debugging considerations, 3-8 determining program storage requirements, 3-4 loading with DECprom and PROM/RT-11, 1-9 selecting maps for, 3-7 selecting power-up tests, 2-5 specifying checksum test, 3-13 ROM rules for selecting, 3-9 ROM test, 3-14 RSX operating environment, 1-1 RSX-11 arbiter accessing shared memory areas, 4-4 building system debugging configuration, 4-5 final configuration, 4-5 KUI program, 4-5 KX handler requests, 4-4 loading final application, 4-5

protecting shared data areas, 4-5 using test program, 3-40 arbiter application development, 4-6 GREG\$ directive, 4-4 programming language, 2-2 RSX-11 arbiter application development, 4-4 RSX-11M See RSX RSX-11M-PLUS See RSX RT-11 arbiter building system debugging configuration, 4-3 final configuration, 4-3 KUI program, 4-3 loading final application, 4-3 programmed requests for KX handler, 4-2 supporting five or more peripheral processors, 4 - 2using test program, 3-40 KX device handler logical unit limitations, C-1 KX device handler vector allocation, C-1 operating environment, 1-1 programming language, 2-2 RT-11 arbiter application development, 4-2 to 4-3 .SAV file type loading with KUI program, 4-3 use with DECprom, 1-9, E-1 Search option QD handler, 3-33 Self-test KUI command to execute, 4-2 selecting, 3-12
selecting for ROM applications, 3 - 13Self-tests automatic, 3-14 detecting error conditions, F-1 error reporting, 3-13 selecting, 2-5 SELFTEST command KUI program, 4-2 SET command

KUI program, 4-1 SHOW command KUI program, 4-1 SHOW TARGET command PASDBG, 3-42 SJ RT-11 monitor, 4-3 Slave protocol, 3-35 Slave/Master relationship KK/KX protocol, A-1 SLU1 CSR and vector, B-1 DLART support, 3-27 loading programs from TU58 DECtape II, 3-14 specifying prefix file to MPBLD, 3-6 SLU2 connecting TU58 DECtape II, 3-30 DLART support, 3-27 DMA access, 3-33 hardware CSR and vector, B-1 software CSR and vector, B-2 specifying prefix file to MPBLD, 3 - 6using with DMA, 3-34 vector fan-out module, B-2 .SPFUN KX handler function, 4-3 Stand-alone operation general requirements, 1-9 Stand-alone processor application development procedures, 2-7 hardware setup, 3-12 Starting ROM application, 3-13 SUSPEND command KUI program, 4-1 Switch system ID, 3-12 Synchronous serial line (XL) device handler prefix file, 3-3 synchronous serial line (XL) device handler prefix file specifying to MPBLD, 3-6 Synchronous serial line (XS) device handler, 1-7 prefix file, 3-3 specifying to MPBLD, 3-6 source file, 3-3 using, 3-28 to 3-30 System control registers

two-port RAM (KX) using, 3-14use by KUI program, A-3 use by KXT LOAD procedure, A-3 System ID switch, 2-5 associated two-port RAM CSR and vector assignments, C-1 selecting, 3-12 use, 3-12 Target processor debugging loading and starting, 3-41 Target processors loading and starting, 3-12 Test CPU, 3-14 CSR, 3-14 DMA, 3-14 RAM, 3-14 ROM, 3-14 Testing integrated application system, 2 - 6KXT11-C applications, 2-3 Tests See also Power-up self-tests automatic self-tests, 3-14 dedicated off-line, 3-15 developing, 2-4 loopback, 3-15 obtaining status information, 3-14 8254 timer CSR and vector, B-1 TKB, 1-7 Tool kits See Application development tools Tool kits for RT-11 and RSX-11 arbiter applications, 4-1, 4-6 Tools See Application development tools TPR See Two-port RAM TRAP command KUI program, 4-2, 4-3, 4-5 TRAPS macro, D-1 .TSK file type loading with KUI program, 4-5 use with DECprom, 1-9 TU58 DECtape II bootstrap loader, 3-14

loading debugging configuration, 2 - 4loading final application, 2-7 loading KXT11-C, 4-3, 4-5 memory configuration requirement, 3-9 TU58 DECtape II (DD) device handler, 1-7 TU58 DECtape II device handler connecting to SLU2, 3-30 prefix file, 3-2 configuring, 3-31 specifying to MPBLD, 3-6 using, 3-30 Two-port RAM command register, A-1 command register definitions, A-8 to A-11 criteria for using, 2-3 CSR and vector, B-2 CSR and vector assignments, C-1 data channel, A-1 data registers, A-1 disabling, 3-12 enabling, 3-12 KC\$DI command, A-9 KC\$EI command, A-9 KC\$GS command, A-9 KC\$NOP command, A-8 KC\$RD command, A-10 KC\$RSM command, A-9 KC\$SS command, A-9 KC\$WD command, A-1Ø KC.COM command field, A-8 KC.EOM bit, A-10, A-11 KC.IDA bit, A-9, A-11 KC.IDR bit, A-9, A-11 KC.LEN field, A-10, A-11 KC.VEC field, A-9, A-11 KE\$ILC code, A-12 KE\$ILL code, A-12 KE\$ILV code, A-12 KE\$NDA code, A-12 KE\$NDR code, A-12 KE\$OK code, A-12 KE\$OVR code, A-12 KS.ALN field, A-13 KS.DA bit, A-13 KS.DR bit, A-12 KS.EOM bit, A-12 KS.ERC field, A-12 KS.ERR bit, A-13 KS.IEN bit, A-13 KS.ON bit, A-13 master/slave architecture, 1-1

INDEX

message passing, 1-4 register definitions, A-8 to A-13 registers in I/O page, 1-1 selecting base address, 3-12 status register definitions, A-11 to A-13 system control registers, 3-14 use, 1-3 Two-port RAM (arbiter) device handler (KX), 1-8 Two-port RAM (KK) device handler %INCLUDE file, 3-2 interface routine library, 3-3 prefix file, 3-2 specifying to MPBLD, 3-6 protocol See KK/KX protocol use in KXT11-C/arbiter interfacing, 3-36 using, 3-35 Two-port RAM (KX) device handler interface routine library, 3-3 prefix file, 3-2 prefix file KKPFX.PAS, 3-35 protocol See KK/KX protocol RSX-11 requests, 4-4 RSX-11 unit numbers, 4-4 RT-11 programmed requests, 4-2 RT-11 version features, 4-2 specifying CSR, 3-12 use in KXTll-C/arbiter interfacing, 3-36 using, 3-35 Two-port RAM (KXT11-C) device handler (KK), 1-8 Two-port RAM device handler, 1-9 **TYPRM** parameter specifying when using DD handler, 3-31 Unit numbers KX handler RSX-11 arbiter, 4-4 RT-11 arbiter, 4-2 User sockets specifying ROM and RAM, 3-9 Vector assignments for two-port RAM, C-1 Kernel power-up, 3-11 selection

avoiding conflicts, 2-7 Vector 120 KXT11-C, A-3 Vector 124 KXT11-C, A-3 Vectors KXT11-C assignments, B-1 to B-3 Verification procedures PPVFY, 3-41 Watchpoints setting in multiple-processor systems, 3-42 WRITC RT-11 programmed request, 4-2 .WRITE RT-11 programmed request, 4-2 .WRITW RT-11 programmed request, 4-2 X.25 protocol, 3-28 XL device handler features, 1-7 prefix file, 3-3 specifying to MPBLD, 3-6 using, 3-27 XLPFXK.MAC prefix file, 3-3 specifying to MPBLD, 3-6 XM RT-11 monitor, 4-3 XS device handler, 1-7 configuration, 3-29 functions, 3-28 prefix file, 3-3 specifying to MPBLD, 3-6 source file, 3-3 using, 3-28 XSINT.MAC file, 3-3 XSPFXK.MAC prefix file, 3-3 specifying to MPBLD, 3-6 YK device handler, 1-8 DMA feature, 1-8 example counting pulses, 3-23 example of analog I/O, 3-19 example of D/A output, 3-21 example of parallel output, 3 - 17example of pulse generation, 3-25 interface routine library, 3-3 interface routines, 3-16 performing DMA transfers, 3-33 prefix file, 3-3 specifying to MPBLD, 3-6

using, 3-16 to 3-27 YK parallel I/O device handler %INCLUDE file, 3-3 YK CLEAR TIMER device handler interface routine, 3-16 YK PORT READ device handler interface routine, 3-16 YK PORT WRITE device handler interface routine, 3-16 YK READ TIMER device handler interface routine, 3-16 YK SET PATTERN device handler interface routine, 3-16 YK SET TIMER device handler interface routine, 3-16 YKINC.PAS %INCLUDE file, 3-3 YKPFXK.MAC prefix file, 3-3 specifying to MPBLD, 3-6

HOW TO ORDER ADDITIONAL DOCUMENTATION

From	Call	Write	
Chicago	312-640-5612 8:15 A.M. to 5:00 P.M. CT	Digital Equipment Corporation Accessories & Supplies Center 1050 East Remington Road Schaumburg, IL 60195	
San Francisco	408–734–4915 8:15 а.м. to 5:00 р.м. РТ	Digital Equipment Corporation Accessories & Supplies Center	
Alaska, Hawaii 603–884–6660 632 8:30 A.M. to 6:00 P.M. ET Sui		632 Caribbean Drive Sunnyvale, CA 94086	
Or	or 408-734-4915 8:15 A.M. to 5:00 P.M. PT		
New Hampshire	603-884-6660 8:30 A.M. to 6:00 P.M. ET	Digital Equipment Corporation Accessories & Supplies Center	
Rest of U.S.A., Puerto Rico*	1 8002581710 8:30 а.м. to 6:00 р.м. ET	P.O. Box CS2008 Nashua, NH 03061	
*Prepaid orders fr	om Puerto Rico must be placed with t	he local DIGITAL subsidiary (call 809-754-7575)	
Canada			
British Columbia	1—800—267—6146 8:00 а.м. to 5:00 р.м. ЕТ	Digital Equipment of Canada Ltd 940 Belfast Road	

Ottawa–Hull 613–234–7726 8:00 A.M. to 5:00 P.M. ET Elsewhere 112–800–267–6146 8:00 A.M. to 5:00 P.M. ET 940 Belfast Road Ottawa, Ontario K1G 4C2 Attn: A&SG Business Manager

Elsewhere

Digital Equipment Corporation A&SG Business Manager*

*c/o DIGITAL's local subsidiary or approved distributor

•

KXT11–C Peripheral Processor Software User's Guide AA–Y615A–TK

READER'S COMMENTS

NOTE: This form is for document comments only. DIGITAL will use comments submitted on this form at the company's discretion. If you require a written reply and are eligible to receive one under Software Performance Report (SPR) service, submit your comments on an SPR form.

Did you find this manual understandable, usable, and well organized? Please make suggestions for improvement.

Did you find errors in this manual? If so, specify the error and the page number.

Please indicate the type of user/reader that you most nearly represent.

	 Assembly language programmer 			
	 Higher-level language programmer 			
-	 Occasional programmer (experienced) 			
-	 User with little programming experience 		N Contraction of the second seco	
-	 Student programmer 			
_	_ Other (please specify)			·
Name		Date		
Organization		Telephone		
Street				
City		State	Zip Code	
			or Country	



BUSINESS REPLY MAIL

No Postage

Necessary if Mailed in the

United States

1

FIRST CLASS PERMIT NO.33 MAYNARD MASS.

POSTAGE WILL BE PAID BY ADDRESSEE

SSG/ML PUBLICATIONS, MLO5-5/E45 DIGITAL EQUIPMENT CORPORATION 146 MAIN STREET MAYNARD, MA 01754

- Do Not Tear - Fold Here