EK-SBC01-UG-001

# SBC-11/21 Single-Board Computer User's Guide



EK-SBC01-UG-001

# SBC-11/21 Single-Board Computer User's Guide

Prepared by Educational Services of Digital Equipment Corporation

## Copyright © 1982 by Digital Equipment Corporation All Rights Reserved

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

#### Printed in U.S.A.

The manuscript for this book was created on a DIGITAL Word Processing System and, via a translation program, was automatically typeset on DIGITAL's DECset-8000 Typesetting System. Book production was done by Educational Services Development and Publishing in Marlboro, MA.

The following are trademarks of Digital Equipment Corporation:

DEC	EduSystem	RSTS
DECnet	IAS	RSX
DECUS	MASSBUS	TOPS-10
DECsystem-10	MINC-11	TOPS-20
DECSYSTEM-20	OMNIBUS	UNIBUS
DECwriter	OS/8	VAX
DIBOL	PDP	VMS
digital	PDT	VT

## **CONTENTS**

## PREFACE

## CHAPTER 1 INTRODUCTION

1.1	INTRODUCTION	1-1
1.2	SPECIFICATIONS	
1.2.1	Physical	1-3
1.2.2	Power Requirements	1-3
1.2.3	Bus Loading	1-3
1.2.4	Environmental	1-4
1.3	BACKPLANE PIN IDENTIFICATION	1-4
1.4	RELATED DOCUMENTS	1-7

## CHAPTER 2 INSTALLATION

2.1	INTRODUCTION	2-1
2.2	SELECTING OPERATIONAL FEATURES	2-1
2.2.1	Battery Backup	2-1
2.2.2	Wake Up Circuit	2-8
2.2.3	Starting Address	2-8
2.2.4	Interrupts	2-8
2.2.5	Parallel I/O	2-11
2.2.6	Serial I/O	2-12
2.2.7	Memories	2-16
2.2.7.1	Memory Maps	2-16
2.2.7.2	PROMs/EPROMs	2-16
2.2.7.3	RAMs	
2.3	SELECTING BACKPLANES AND OPTIONS	2-22
2.4	POWER SUPPLY	2-22
2.5	EXTERNAL CABLES	2-22
2.5.1	Parallel I/O Interface (J3)	2-23
2.5.2	Serial Line Interfaces (J1 and J2)	2-25
2.6	VERIFYING OPERATION	2-28
2.6.1	Macro-ODT Option	2-28
2.6.2	Loopback Connectors	
2.6.3	Verification Procedure	2-28

## CHAPTER 3 OPTIONS

3.1	INTRODUCTION	3-1
3.2	SUPPORTED OPTIONS	3-1
3.3	UNSUPPORTED OPTIONS	3-4

## Page

## CHAPTER 4 MACRO-ODT

4.1	INTRODUCTION	4-1
4.2	INSTALLATION AND CONFIGURATION	4-1
4.3	ENTRY CONDITIONS	4-1
4.3.1	Macro-ODT Input Sequence	4-1
4.3.2	Macro ODT Output Sequence	4-1
	Macro-ODT Output Sequence	
4.4	MACRO-ODT COMMANDS	4-2
4.4.1	/(ASCII 057) Slash	4-2
4.4.2	<cr> (ASCII 15) Carriage Return</cr>	4-5
4.4.3	<lf> (ASCII 12) Line Feed</lf>	4-5
4.4.4	R (ASCII 122) Internal Register Designator	4-5
4.4.5	S (ASCII 123) Processor Status Word (PSW)	4-6
4.4.6	G (ASCII 107) Go	4-6
4.4.7	P (ASCII 120) Proceed	4-6
4.4.8	DD, DX, DY Bootstraps	4-6
4.4.9	V (A SCIL 120) Disgraphics	4-8
	X (ASCII 130) Diagnostics	
4.5	INITIALIZATION	4-8
4.6	WARNINGS AND PROGRAMMING HINTS	4-8
4.6.1	Error Decoding	4-8
4.6.2	ODT Stack Warning	4-8
4.6.3	Addresses to Avoid	4-8
4.6.4	CPU Priority	4-8
4.6.5	Terminal Related Problems	4-8
4.6.6	Spurious Halts	4-8
4.6.7		4-9
	Serial I/O Protocol	
4.6.8	Interrupt Vector Initialization	4-9
CHAPTER 5	SYSTEM ARCHITECTURE	
<b>c</b> 1		2.1
5.1	INTRODUCTION.	5-1
5.2	MICROPROCESSOR ARCHITECTURE	5-1
5.2.1	Registers	5-1
5.2.1.1	General Registers	5-1
5.2.1.2	Status Register	5-1
5.2.2	Hardware Stack	5-2
5.2.3	Interrupts	5-2
5.3	DMA (DIRECT MEMORY ACCESS)	5-4
5.4	MEMORY ORGANIZATION	5-4
5.5	POWER-UP/POWER-DOWN FACILITY	5-4
CHAPTER 6	PROGRAMMING INFORMATION	
6.1	INTRODUCTION	6-1
6.2	ASYNCHRONOUS SERIAL LINE UNITS	
6.2.1	Data Baud Rates	6-1
6.2.2	Interrupts	
6.3	PROGRAMMING THE PARALLEL I/O INTERFACE	
6.3.1	Modes of Operation	6-7
6.3.1.1	Port C Register	6-10

6.3.1.2	Mode 0 Basic Input/Output	
6.3.1.3	Port A and B Registers	6-11
6.3.1.4	Port C Register in Mode 0	6-11
6.3.1.5	Mode 1 (Strobed Input/Output)	6-11
6.3.1.6	Mode 2 (Strobed Bidirectional I/O)	6-18
6.3.2	Control Word Register	
6.3.2.1	Mode Selection	
6.3.2.2	Setting Bits in Port C	
6.3.3	Parallel I/O Initialization	
6.3.4	Parallel I/O Handshaking	
CHAPTER 7	ADDRESSING MODES AND INSTRUCTION SET	
7.1	INTRODUCTION	7-1
7.2	ADDRESSING MODES	
7.2.1	Single Operand Addressing	
7.2.2	Double Operand Addressing	7-3
7.2.3	Direct Addressing	7-5
7.2.3.1	Register Mode (Mode 0)	7-6
7.2.3.2	Autoincrement Mode (Mode 2)	7-8
7.2.3.3	Autodecrement Mode (Mode 2)	
7.2.3.4	Index Mode (Mode 6)	
7.2.4	Deferred (Indirect) Addressing	
7.2.5	Use of the PC as a General-Purpose Register	
7.2.5.1	Immediate Mode	
7.2.5.2		
7.2.5.3	Absolute Addressing	
7.2.5.4	Relative Addressing	
	Relative Deferred Addressing	
7.2.6	Use of the Stack Pointer as a General-Purpose Register	
7.3	INSTRUCTION SET	
7.3.1	Instruction Formats	
7.3.2	List of Instructions.	
7.3.3	Single Operand Instructions	
7.3.3.1	General	
7.3.3.2	Shifts and Rotates	
7.3.3.3	Multiple Precision	
7.3.3.4	PS Word Operators	
7.3.4	Double Operand Instructions	7-41
7.3.4.1	General	
7.3.4.2	Logical	
7.3.5	Program Control Instructions	
7.3.5.1	Branches	
7.3.5.2	Signed Conditional Branches	
7.3.5.3	Unsigned Conditional Branches	
7.3.5.4	Jump and Subroutine Instructions	
7.3.5.5	Traps	
7.3.5.6	Reserved Instruction Traps	7-65
7.3.5.7	HALT Interrupt	7-65
7.3.5.8	Trace Trap	
7.3.5.9	Power Failure Interrupt	7-65

## Page

7.3.5.10	Interrupts	7-65
7.3.5.11	Special Cases (T-bit)	
7.3.6	Miscellaneous Instructions	
7.3.7	Condition Code Operators	
CHAPTER 8	THEORY OF OPERATION	
8.1	INTRODUCTION	8-1
8.2	MICROPROCESSOR	8-1
8.2.1	Microprocessor Initialization	8-1
8.2.1.1	RESET Instruction	8-4
8.2.1.2	Power-up Input (PUP)	
8.2.2	Clock Input (– TCLK).	8-5
8.2.3	Ready Input (READY)	8-5
8.2.4	Microprocessor Control Signals	
8.2.4.1	Row Address Strobe (RAS)	8-5
8.2.4.2	Column Address Strobe (CAS)	8-5
8.2.4.3	Priority In (PI)	
8.2.4.4	Read/Write $(R/-WHB$ and $R/-WLB$ )	
8.2.4.5	Select Output Flags (SEL0 and SEL1)	8-5
8.2.4.6	Bus Clear (BCLR)	8-6
8.2.4.7	Clock Out (COUT)	8-6
8.2.5	Microprocessor Transactions	
8.2.5.1	Fetch/Read	8-6
8.2.5.2	Write	8-8
8.2.5.3	IAK	8-8
8.2.5.4	DMA	8-8
8.2.5.5	ASPI	8-8
8.2.5.6	NOP	
8.3	MODE REGISTER CONTROL	
8.4	INTERRUPT CONTROL	
8.4.1	Interrupt Control Logic	
8.4.2	Ready Logic	
8.4.3	IAK Data In (IAKDIN)	
8.4.4	HALT Interrupt	
8.4.5	Power Fail (–PFAIL)	
8.4.6	Local	
8.4.7	External	
8.4.8	DMA Interrupt	
8.5	DC004 PROTOCOL	
8.6	ADDRESS LATCH	
8.7	MEMORY ADDRESS DECODE	
8.8	RAM MEMORY	
8.9	ROM/RAM MEMORY SOCKETS	
8.10	SERIAL LINE INTERFACE UNITS	
8.11	PARALLEL I/O INTERFACE	
8.12	POWER-UP	
8.13	CLOCK	
8.14	CLOCK CONTROL	
8.15	DMA	
0.10		0-52

## Page

8.16	TSYNC	8-35
8.17	READ/WRITE	
8.18	REPLÝ TIME-OUT	8-37
8.19	BUS CONTROL	8-37

## CHAPTER 9 LSI-11 BUS

9.1	INTRODUCTION	
9.2	SBC-11/21 SINGLE-BOARD COMPUTER	
9.3	MASTÉR/SLAVE RELATIONSHIP	
9.4	DATA TRANSFER BUS CYCLES	
9.4.1	Bus Cycle Protocol	
9.4.2	Direct Memory Access	
9.5	INTERRUPTS	
9.5.1	Device Priority	
9.5.2	Interrupt Protocol	
9.6	CONTROL FUNCTIONS	
9.6.1	Halt	
9.6.2	Initialization	
9.6.3	Power Status	
9.6.4	Power-Up/Power-Down Protocol	
9.7	LSI-11 BUS ELECTRICAL CHARACTERISTICS	
9.8	MODULE CONTACT FINGER IDENTIFICATION	9-16

- APPENDIX A INSTRUCTION TIMING
- APPENDIX B PROGRAMMING DIFFERENCE LIST
- APPENDIX C SOFTWARE DEVELOPMENT
- APPENDIX D MACRO-ODT ROM
- APPENDIX E SBC-11/21 SCHEMATICS
- APPENDIX F GLOSSARY
- INDEX

## **FIGURES**

## Figure No.

## Title

Page

1-1	KXT11-AA (M8063-BA) SBC-11/21 Module	1-2
2-1	SBC-11/21 Module Layout	2-2
2-2	Interrupt Configurations	
2-3	Time-out During LSI-11 Bus Interrupt Acknowledge	2-11
2-4	Parallel I/O Configuration	2-12
2-5	Socket Sets A and B Interconnection	2-17
2-6	Memory Configuration	2-18
2-7	Memory Maps	2-19

# FIGURES (Cont)

Figure No.	Title	Page
2-8	30-Pin Parallel I/O Connector	. 2-24
2-9	10-Pin Serial Line Unit Connector	
2-10	BC20N-05 Null Modem Cable	
2-11	BC21B-05 Modem Cable	
5-1	Registers and Processor Status Word	
5-2	Memory Maps	
6-1	Serial Line Unit (SLU) Interface	. 6-2
6-2	Serial Line Unit Register Bit Maps	. 6-3
6-3	Parallel I/O Interface	
6-4	Parallel I/O Flowchart	. 6-9
6-5	Mode 0 Port A or B Bit Assignments	. 6-11
6-6	Mode 0 Port C Bit Assignments	. 6-12
6-7	Mode 1 Port C Bit Assignments	. 6-15
6-8	Mode 2 Port C Bit Assignments	. 6-20
6-9	Mode 1 Input Data Handshaking Sequence	6-26
6-10	Mode 1 Strobed Input Timing	. 6-26
6-11	Mode 1 Output Data Handshaking Sequence	
6-12	Mode 1 Port A Strobed Output Timing	6-28
6-13	Mode 1 Port B Strobed Output Timing	6-28
6-14	Mode 2 Port A Bidirectional Timing	. 6-29
7-1	Single Operand Addressing	. 7-3
7-2	Double Operand Addressing	. 7-3
7-3	Mode 0 Register	. 7-5
7-4	Mode 2 Autoincrement	
7-5	Mode 4 Autodecrement	. 7-6
7-6	Mode 6 Index	. 7-6
7-7	INC R3	. 7-7
7-8	ADD R2,R4	. 7-7
7-9	COMB R4	. 7-8
7-10	CLR (R5) +	. 7-8
7-11	CLRB (R5) +	. 7-9
7-12	ADD (R2)+,R4	. 7-9
7-13	INC –(R0)	. 7-10
7-14	INCB – (R0)	. 7-11
7-15	ADD – (R3),R0	. 7-11
7-16	CLR 200(R4)	. 7-12
7-17	COMB 200(R1)	
7-18	ADD 30(R2),20(R5)	. 7-13
7-19	Mode 1 Register Deferred	
7-20	Mode 3 Autoincrement Deferred	
7-21	Mode 5 Autodecrement Deferred	
7-22	Mode 7 Index Deferred	. 7-15
7-23	CLR @R5	. 7-15
7-24	INC @(R2)+	
7-25	COM @ -(R0)	
7-26	ADD @1000(R2),R1	
7-27	ADD #10,R0	
7-28	CLR @#1100	
7-29	ADD @#2000,R3	
7-30	INC A	
7-31	CLR @A	. 7-22

# FIGURES (Cont)

Figure No.	Title	Page
7-32	Byte Instructions	7-25
7-33	Multiple Precision	7-37
7-34	JSR Example	7-59
8-1	SBC-11/21 Functional Block Diagram	
8-2	SBC-11/21 Microprocessor	8-4
8-3	Fetch/Read Transaction	
8-4	Write Transaction	8-9
8-5	IAK Transaction	
8-6	DMA Transaction	8-11
8-7	ASPI Transaction	
8-8	BUS NOP Transaction	
8-9	Mode Register Control	
8-10	SBC-11/21 Interrupt Control	
8-11	Interrupt Control Logic	
8-12	Ready	
8-13	IAKĎIN	
8-14	HALT Interrupt	
8-15	Memory Maps	
8-16	RAM Memory	
8-17	ROM/RAM Memory Sockets	
8-18	Serial Line Interface Units	
8-19	Parallel I/O Interface	
8-20	Power-up	
8-21	Clock	
8-22	Clock Control	
8-23	DMA	
8-24	TSYNC	
8-25	Read/Write	
8-25	Reply Time-out	
8-27	Bus Control	
9-1	DATI Bus Cycle	
9-2	DATI Bus Cycle Timing	
9-2 9-3	DATO or DATOB Bus Cycle	
9-4	DATO or DATOB Bus Cycle Timing	0.10
9-4 9-5	DMA Protocol	
9-5 9-6	DMA Protocol DMA Request/Grant Timing	. 9-12
9-0 9-7	Interrupt Request/Acknowledge Sequence	
9-7 9-8	Power-Up/Power-Down Timing	
9-8 9-9	Double-Height Module Contact Finger Identification	
9-9 C-1	0 0	
C-1 C-2	Overview of Software Development	
C-2 C-3	Application Overview	
	Monitor Program	
C-4	Load Map	
C-5	Power-up Task	
C-6	Power Fail Recovery	
C-7	SLU Diagnostic Task	
C-8	RAM Diagnostic Task	
C-9	ROM Diagnostic Task	
C-10	Parallel I/O Diagnostic Task	
C-11	Control Task	
C-12	Power Fail Task	C-13

## TABLES

#### Title Table No. Page SBC-11/21 Module Backplane Pin Identification...... 1-5 1-1 Related Documentation ..... 1-2 1-7 Configuration Pin Definitions 2-1 2-32 - 2Configuration Pin Functions ..... 2-5 2-3 2-4 2-52-6 2-72-8 2-9 2-10 Socket Set B Configuration for EPROM/PROM...... 2-21 2 - 112 - 122 - 132-14 2 - 154-1 Macro-ODT Commands 4-3 4-2 Macro-ODT States and Valid Input Characters..... 4-4 5-1 Processor Status Word Bit Descriptions 5-3 5-2 PSW Interrupt Levels 5-3 5-3 6-1 Serial Line Unit Register Addresses..... 6-3 Receiver Control and Status Bit Descriptions 6-2 6-4 6-3 Receiver Data Buffer Bit Descriptions 6-4 6-4 6-5 6-6 6-7 6-8 6-9 6-10 6-11 6-12 6-13 6-14 6-15 6-16 6-17 6-18 6-19 6-20 6-21 6-22 6-23 7-1 7-2 7-3 7-4 7-5

Х

# TABLES(Cont)

## Table No.

-----

## Title

## Page

8-1	Start Address Configurations	8-13
8-2	Designated Interrupts	
8-3	Serial Line Unit Registers	8-28
8-4	PPI Addressable Registers	
9-1	Signal Assignments	9-3
9-2	Data Transfer Operations	9-4
9-3	Bus Signals Used in Data Transfer Operations	9-4
9-4	Bus Pin Identifiers	9-17
A-1	Instruction Timing	A-1
B-1	SBC-11/21, LSI-11/2, and LSI/11/23 Comparisons	<b>B-1</b>
B-2	Illegal Address Traps	<b>B-6</b>

## PREFACE

This User's Guide provides the user with configuration, system architecture, and programming information for the SBC-11/21 single-board computer. The configuration requirements are described in Chapter 2, and the system architecture is presented in Chapter 5. The programming techniques are described in Chapter 6, and the instruction set is listed in Chapter 7. Operational theory is presented in Chapter 8, and the schematics are in Appendix E. The Macro-ODT option is described in Chapter 4, and the listing is in Appendix D. Options for use on the LSI-11 bus are listed in Chapter 3, and the module bus requirements are described in Chapter 9. An example of software development is covered by Appendix C. Appendix A summarizes the instruction timing, and Appendix B compares the SBC-11/21 to other LSI-11 microprocessors.

#### NOTE

This User's Guide is for use with the SBC-11/21 module, M8063 Revision D and subsequent revisions only. This revision is identified by the circuit board #501448D-XX located on the module as described in Figure 1-1. Use manual EK-KXT11-UG for Revision C modules.




## CHAPTER 1 INTRODUCTION


#### **1.1 INTRODUCTION**

The KXT11-AA (M8063-BA) module, called the SBC-11/21 single-board computer, is shown in Figure 1-1. It is a complete computer system on an  $8.5 \times 5.2$  inch printed circuit board that executes the well-known PDP-11 instruction set (see Appendix B). The SBC-11/21 module contains 4Kb (kilobytes) of RAM, sockets for up to 32Kb of PROM or additional RAM, two serial I/O lines, twenty-four lines of parallel I/O, and a 50 Hz, 60 Hz, or 800 Hz real-time clock. In addition, the SBC-11/21 supports the complete LSI-11 bus interface that enables it to communicate with most of Digital's large family of modules (see Chapter 3) described in the *Microcomputer Interfaces* and *Microcomputers and Memories* handbooks.

The SBC-11/21 computer features the following:

- A powerful processor running the PDP-11 instruction set.
- Direct addressing of 32K, 16-bit words or 64K, 8-bit bytes (K = 1024).
- Efficient processing of 8-bit characters without the need to rotate, swap, or mask.
- On-board 4Kb of static read/write memory.
- Sockets for up to 32Kb of PROM for a wide range of memory types from many vendors. Additional RAM can also be installed in these sockets.
- Hardware memory stack for handling data, subroutines, and interrupts.
- Direct memory access for high data rate devices.
- Eight general-purpose registers for data storage, pointers, and accumulators; two are dedicated: stack pointer (SP) and program counter (PC).
- Fast on-board bus for high throughput when external memory access is not needed.
- LSI-11 bus structure that provides position dependent priority for peripheral device interfaces connected to the bus.
- Fast vectored interrupt response without device polling.
- A powerful set of instructions.
- Two serial I/O interfaces, compatible with EIA RS-232C and EIA RS-423, with software programmable baud rates over the range of 300 to 38,400 baud.





- One parallel I/O interface with two bidirectional 8-bit input/output ports and one 8-bit control port.
- Real-time clock that can be set by the user to 50 Hz, 60 Hz, or 800 Hz.
- Jumper-selected operating modes, including four memory maps, exception handling, start and restart addresses, parallel I/O configurations, and real-time clock frequency.
- Optional PROM resident Macro-ODT containing module diagnostics, bootstrap programs for mass storage devices (TU58, RX01, and RX02), console communications, and on-line debugging facility.

#### **1.2 SPECIFICATIONS**

The SBC-11/21 module specifications follow:

#### 1.2.1 Physical

Height	13.2 cm (5.2 in)
Length (includes module handle)	22.8 cm (8.9 in)
Width	1.27 cm (0.5 in)
Weight	360 g (12 oz) maximum

### **1.2.2** Power Requirements

Power Supply:

$+5.0 V \pm 5\%$	2.5 A (typical), 2.8 A (maximum)
$+12.0 V \pm 5\%$	60 mA (typical) used by on-board circuitry, 1.1 A (maximum) includes current provided to outside interface through pin 10 of the serial $I/O$ connector

#### Battery Backup:

	$+5.0 V \pm 5\%$	170 mA (typical), 260 mA	(maximum)
--	------------------	--------------------------	-----------

#### NOTE

The +12.0 V typical current is measured with no connections at pin 10 of the serial I/O connectors (fused line).

#### **1.2.3** Bus Loading

AC Loads	2.4
DC Loads	1.0

Temperature:

Storage Operating -40° C to 65° C (-40° F to 150° F) 5° C to 60° C (41° F to 140° F)

#### NOTE

The module must be brought into the operating temperature environment and allowed to stabilize before operating.

Relative Humidity:

Storage Operating 10% to 90% (no condensation) 10% to 90% (no condensation)

Altitude:

Storage Operating Up to 15 km (50,000 ft) Up to 15 km (50,000 ft) (90 mm mercury minimum)

#### NOTE

Lower the maximum operating temperature by 1° C (1.8° F) for each 300 m (1,000 ft) of altitude above 2.4 km (8,000 ft).

Environment:

Air must be noncaustic.

Airflow (operating):

There must be enough airflow to limit the input to output temperature rise across the module to 5° C (9° F) when the input temperature is 60° C (140° F). For operation below 55° C (131° F), there must be enough airflow to limit the input to output temperature rise across the module to 10° C (18° F) maximum.

#### NOTE

These are design limits. Lower temperature limits will help increase the life of the product.

### **1.3 BACKPLANE PIN IDENTIFICATION**

Table 1-1 lists backplane pin connections for the SBC-11/21 module, pin identification and signal names unique to the SBC-11/21 module, and standard LSI-11 bus backplane names assigned to each pin. Although the signal names may differ, the module is completely LSI-11 bus compatible with the exception of bus refresh transaction (BREF) which is not performed by the SBC-11/21. Signals STOP L, SRUN L, and START L are not used on the LSI-11 bus. These are TTL level signals unique to the SBC-11/21.

	Backplane Pin	SBC-11/21 Signal Function	LSI-11 Bus Signal Name	
	Side 1 (Compor	ent Side)		
	AA1	Bus terminator	BIRQ5 L	
	AB1	Bus terminator	BIRQ6 L	
	AC1	Bus terminator	BDAL16 L	
	AD1	Bus terminator	BDAL17 L	
	AE1	STOP L	SSPARE1	
	AF1	SRUN L	SSPARE2	
	AH1	Not connected	SSPARE3	
*	AJ1	GND	GND	
	AK1	Not connected	MSPAREA	
	AL1	GND	MSPAREA	
	AM1	GND	GND	
	AN1	BDMR L	BDMR L	
	AP1	BHALT L	BHALT L	
	AR1	Bus terminator	BREF L	
	AS1	Not connected	+12B	
	AT1	GND	GND	
	AU1	Not connected	PSPARE1	
	AV1	+5 VB (battery)	+5B	
	BA1	BDCOK H	BDCOK H	
	<b>BB</b> 1	врок н	врок н	
	BC1	Bus terminator	SSPARE4	
	BD1	Bus terminator	SSPARE5	
	BE1	Bus terminator	SSPARE6	
	BF1	Bus terminator	SSPARE7	
	BH1	START L	SSPARE8	
	BJ1	GND		
	BK1	Not connected	MSPAREB	
,	BL1	Not connected	MSPAREB	
	<b>BM</b> 1	GND		
	BN1	BSACK L	BSACK L	
	BP1	Bus terminator	BIRQ7 L	
	BR1	BEVNT L	BEVNT L	
	BS1	Not connected	+12B	
	BT1	GND	GND	
	BU1	Not connected	PSPARE2	
	BV1	+5  V	+5  V	

 Table 1-1
 SBC-11/21 Module Backplane Pin Identification

	Backplane Pin	SBC-11/21 Signal Function	LSI-11 Bus Signal Name
· · ·	Side 2 (Solder Side)		
	AA2	+5 V	+5 V
	AB2	Not connected	-12  V
	AC2	GND	GND
	AD2	+12 V	+12 V
	AE2	BDOUT L	BDOUT L
	AF2	BRPLY L	BRPLY L
	AH2	BDIN L	BDIN L
	AJ2	BSYNC L	BSYNC L
	AK2	BWTBT L	BWTBT L
	AL2	BIRQ4 L	BIRQ4 L
	AM2	Not connected	BIARI L
	AN2	BIAKO L	BIAKOL
	AP2	BBS7 L	BBS7 L
	AR2	Not connected	BDMGI L
	AS2	BDMGO L	BDMGO L
	AT2	BINIT L	BINIT L
	AU2	BDAL0 L	BDAL0 L
	AV2	BDAL1 L	BDAL1 L
	BA2	+5 V	+5 V
	BB2	Not connected	-12 V
	BC2	GND	GND
	BD2	+12 V	+12 V
	BE2	BDAL2 L	BDAL2 L
	BF2	BDAL3 L	BDAL3 L
	BH2	BDAL4 L	BDAL4 L
	BJ2	BDAL5 L	BDAL5 L
	BK2	BDAL6 L	BDAL6 L
	BL2	BDAL7 L	BDAL7 L
	BM2	BDAL8 L	BDAL8 L
	BN2	BDAL9 L	BDAL9 L
	BP2	BDAL10 L	BDAL10 L
	BR2	BDAL11 L	BDAL11 L
	BS2	BDAL12 L	BDAL12 L
	BT2	BDAL13 L	BDAL13 L
	BU2	BDAL14 L	BDAL14 L
	BV2	BDAL15 L	BDAL15 L
	- <u>`</u> .		

 Table 1-1
 SBC-11/21 Module Backplane Pin Identification (Cont)

## **1.4 RELATED DOCUMENTS**

This User's Guide is the primary reference document for the SBC-11/21. Important information about other LSI-11 bus compatible products may be found in the publications listed in Table 1-2.

Title	Document Number
Microcomputers and Memories Handbook, 1982 Edition	EB-20912-20
Microcomputer Interfaces Handbook, 1980 Edition	EB-20175-20
PDP-11 Bus Handbook, 1979 Edition	EB-17525-20

Table 1-2	<b>Related Documentation</b>
	Related Documentation

These documents can be ordered from:

Digital Equipment Corporation Printing and Circulation Services 444 Whitney Street Northboro, MA 01532

Attention: Communications Services (NR2/M15) Customer Services Section

## CHAPTER 2 INSTALLATION

#### 2.1 INTRODUCTION

The installation of the SBC-11/21 single-board computer module is discussed in this chapter. The following five items, which are an integral part of the installation procedure, are covered in detail.

## **NOTE** It is best to leave the factory configuration as is until module performance has been verified.

- 1. Installing jumpers to select operational features.
- 2. Selecting and mounting an LSI-11 bus-structured backplane and adding any required LSI-11 bus options.
- 3. Selecting and connecting an appropriate power supply.
- 4. Providing appropriate cables to connect external devices to the serial line and parallel I/O interfaces.
- 5. Verifying operation of the module.

## 2.2 SELECTING OPERATIONAL FEATURES

The module has sixty-five wirewrap pins with which the user configures the module for the operating modes necessary to meet any requirements. This is done by either installing or removing jumper wires between the wirewrap pins. The locations and identification numbers of the wirewrap pins are illustrated in Figure 2-1. Table 2-1 defines the wirewrap pins, and Table 2-2 lists the pin functions by the features they support. The selectable features are battery backup, power-up, starting address, interrupts, parallel I/O buffers, and memory maps. Detailed requirements for each of these configurations are described in the following paragraphs. The standard factory configuration is described in Table 2-3.

#### 2.2.1 Battery Backup

The user can select the battery backup mode to maintain a + 5 Vdc battery supply to the 4Kb of static RAM and, if needed, to the two 28-pin sockets that are defined as socket set A. The +5 Vdc battery supply is provided through the LSI-11 bus via pin AV1. A maximum of 260 mA is required. This supply is connected to wirewrap pin M16. To enable battery backup of 4Kb of static RAM, the jumper wire between M1 and M15 is removed, and a jumper wire is installed between M16 and M15. To provide backup for socket set A, the jumper wire between M7 and M1 is removed, and a jumper wire is installed between M15 and M7.




Figure 2-1 SBC-11/21 Module Layout

Pin	Schematic Sheet Number	Description	
<b>M</b> 1	1	System +5 V power	
M2	1	Clock system input	
M3	3	System GND	
M4	3	Wake up circuit diode, anode side	
M5	3	Receive side of BHALT line transceiver	
M6	3	Wake up circuit diode, cathode side	
M7	5	Socket set A, pin 26, high and low byte	
M8	3	BHALT interrupt request input (edge sensitive)	
M9	1	Interrupt acknowledge (-IAK) output	
M10	3	-CTMER interrupt request input (edge sensitive)	
M11	1	Clock oscillator output	
M12	3	High logic level (+3 Vdc)	
M13	3	-CTMER interrupt enable	
M14	3	Time-out error (TMER) output	
M15	1	+5 Vdc power distribution to support static RAM	
M16	1	Battery backup +5 Vdc power source	
M17	6	Serial line unit (SLU) 1 BREAK detect, interrupt request output	
M18	2	High logic level (+3 Vdc)	
M19	6	60 Hz real-time clock output	
M20	6	Transmit side of BHALT line transceiver	
M21	2	Memory map select (MSB)	
M22	1	Start address control (TDAL 15)	
M23	6	Transmit side of BEVNT line transceiver	
M24	<b>6</b>	System GND	
M25	2	Memory map select (LSB)	
	_		
M26	1	Start address control (TDAL 14)	
M27	6	50 Hz real-time clock output	
M28	6	800 Hz real-time clock output	
M29 M30	1	System GND Start address control (TDAL 13)	
10130	1	Start address control (IDAL 15)	
M31	5	Read strobe (READ)	
M32	5	Socket set B, high and low byte, pin 20	
M33	5	Socket set B, high byte, pin 27	
M34	5	Socket set B, chip select, $(-CSKTB)$	
M35	5	Socket set B, low byte, pin 23	
M36	5	Address line 13	
M37	5	Socket set A, low byte, pin 27	
M38	5	Socket set A, high and low byte, pin 20	
M39	5	Socket set A, high byte, pin 27	
M40	5	Socket set A, low byte, pin 23	

Pin	Schematic Sheet Number	Description	
M41	5	Socket set A, chip select, $(-CSKTA)$	
M42	5	Socket set B, high and low byte, pin 2	
M43	5	Socket set A, high and low byte, pin 2	
M44	5	Address line 12	
M45	5	Address line 11	
M46	5	High logic level for PROMs	
M47	5	Socket sets A and B, high and low byte, pin 21	
M48	5	Socket set B, low byte, pin 27	
M49	7	Port B buffer direction control	
M50	2	High logic level (+3 Vdc)	
M51	7	System GND	
M52	7	Port A buffer direction control	
M53	, 7	Port C buffered output, to J3 pin 7	
M54	, 7	Port C PC6 output (8255A-5 pin 11)	
M55	5	System GND	
M56	5	High byte write strobe (-WHB)	
M57	5	Low byte write strobe (-WLB)	
M58	7	Port C PC4 output (8255A-5 pin 13)	
M59	3	+5 Vdc voltage level	
M60	5	Socket set A, high and low byte, pin 22	
<b>M</b> 61	5	Socket set A, high byte, pin 23	
M62	5	Socket set B, high and low byte, pin 22	
M63	5	Socket set B, high byte, pin 23	
M64	5	Read strobe (-READ)	
M65	7	Port C buffered output, to J3 pin 5	

Pin	Function	Description
	Clock oscillator	
M2 M11		Clock system input Clock oscillator output
	Battery backup	
M1 M15 M16 M7	,	System +5 V power +5 Vdc power distribution to support static RAM Battery backup +5 V power source Socket set A, pin 26, high and low byte
	Nonmaskable interrupt and trap to the restart address	
M10 M14 M13 M9 M3 M12		-CTMER interrupt request input (edge sensitive) Time-out error (TMER) output -CTMER interrupt enable Interrupt acknowledge (-IAK) output System GND High logic level (+3 Vdc)
	Serial line unit (SLU) 1	
M24 M20 M17		System GND Transmit side of BHALT line transceiver Serial line unit (SLU) 1 BREAK detect, interrupt request output
	Power-up	
M6 M4		System $+5$ V power, wake up circuit diode, cathode side Wake up circuit diode, anode side
	Serial line unit (SLU) 2	
M23 M27 M19 M28		Transmit side of BEVNT line transceiver 50 Hz real-time clock output 60 Hz real-time clock output 800 Hz real-time clock output
	Memory map decoder	
M18 M25 M21 M29		High logic level (+3 Vdc) Memory map select (LSB) Memory map select (MSB) System GND

 Table 2-2
 Configuration Pin Functions

Pin	Function	Description
	0	
	Start address (mode register)	
M30		Start address control
M26		Start address control
M22		Start address control
M18		High logic level (+3 Vdc)
	BHALT interrupt (level 7, maskable)	
M3		System GND
M5		Receive side of BHALT line transceiver
M8		BHALT interrupt request input (edge sensitive)
	Memory	
	Wiemory	
M45		Address line 11
M46		High logic level, for PROMs
M61 M33		Socket set A, high byte, pin 23
M48		Socket set B, high byte, pin 27 Socket set B, low byte, pin 27
M38		Socket set B, how byte, pin 27 Socket set A, high and low byte, pin 20
M63		Socket set B, high byte, pin 23
M32		Socket set B, high and low byte, pin 20
M62		Socket set B, high and low byte, pin 22
M35		Socket set B, low byte, pin 23
M40		Socket set A, low byte, pin 23
M43		Socket set A, high and low byte, pin 2
M42		Socket set B, high and low byte, pin 2
M36		Address line 13
M34		Socket set B, chip select, $(-CSKTB)$
M37		Socket set A, low byte, pin 27
M39		Socket set A, high byte, pin 27
M44 M55		Address line 12
M64		System GND Read strobe (-READ)
M31		Read strobe (READ)
M57		Low byte write strobe (-WLB)
M56		High byte write strobe (-WHB)
M41		Socket set A, chip select, (-CSKTA)
M60		Socket set A, high and low byte, pin 22
M47		Socket sets A and B, high and low byte, pin 21
M59		+5 Vdc voltage level

## Table 2-2 Configuration Pin Functions (Cont)

Pin	Function	Description
	Parallel input/output	
M49		Port B buffer direction control
M51		System GND
M65		Port C buffered output, to J3 pin 5
M53		Port C buffered output, to J3 pin 7
M58		Port C PC4 output (8255A-5 pin 13)
M54		Port C PC6 output (8255A-5 pin 11)
M50		High logic level $(+3)$ Vdc)
M52		Port A buffer direction control

 Table 2-2
 Configuration Pin Functions (Cont)

## Table 2-3 Standard Factory Configuration

Function	Jumpers Installed Between
Standard LSI-11 bus power (No battery backup)	M1 and M15 M1 and M7
Wake up circuit enabled	No jumpers
System clock	M2 and M11
Start address* Start address 10000 Restart address 10004	M30 and M26 M26 and M29 M22 and M18
Memories:	
Memory map 0	M25 and M21 M21 and M29
$2K \times 8$ INTEL EPROM	M61 and M40 M59 and M61 M41 and M38 M45 and M47 M63 and M35 M59 and M63 M60 and M62 M34 and M32 M64 and M62

.

Function	Jumpers Installed Between
Interrupts:	
Time-out traps to restart address except during LSI-11 bus IAK	M9 and M13 M14 and M10
SLU1 BREAK asserts BHALT and it is received as level 7 interrupt (vector 140)	M20 and M17 M5 and M8
SLU2 60 Hz real-time clock asserts LSI-11 BEVNT	M19 and M23
Parallel I/O in mode 1: Port A receive data, with STROBE A on PC4 Port B transmit data	M49 and M51 M50 and M52 M65 and M58

#### Table 2-3 Standard Factory Configuration (Cont)

M53, M54, M55, M56, M57

\*Before use with Macro-ODT, the start address must be changed to 172000 as described in Table 2-4.

## 2.2.2 Wake Up Circuit

The module has an on-board power wake up circuit designed for use in systems without the LSI-11 bus power sequencing protocol. This circuit holds the BDCOK line negated until one second after +5 V power is applied. When the module is used in an LSI-11 backplane that has a power sequencing routine, the module wake up circuit must be disabled. To do this, a jumper wire is installed between M6 and M4. The jumper wire is removed when using power supplies without power sequencing. The module requires the +5 Vdc and +12 Vdc power supplies to have a rise time of less than 50 ms.

#### 2.2.3 Starting Address

The user selects the starting address for the microprocessor via wirewrap pins. When the module is powered up, the microprocessor loads this value into R7 (program counter) as the first fetch address. The wirewrap pins are M22, M26, M29, M30, and M18, and are defined in Table 2-1. The user can select from eight available starting addresses. Table 2-4 lists these available addresses and the jumper connections required for each address. The restart address is always the start address incremented by four. The wirewrap pin locations are shown in Figure 2-1.

#### 2.2.4 Interrupts

The SBC-11/21 implements a multilevel interrupt system that has eleven separate interrupts. See Table 5-3 for a complete list of system interrupts. Three interrupts, CTMER, BKRQ, and REVNT, are user configurable by means of jumper wires as shown in Figure 2-2 and are discussed here.

Start Address	Restart Address	Connect M22 to	Connect M26 to	Connect M30 to
000000	000004	M18	M29	M18
010000*	010004	M18	M29	M29
020000	020004	M29	M18	M18
040000	040004	M29	M18	M29
100000	100004	M29	M29	M18
140000	140004	M29	M29	M29
172000	172004	<b>M</b> 18	M18	M18
173000	173004	M18	M18	M29

\*Factory setting. The start address should be selected in conjunction with the memory map configuration. Figure 2-6 shows how the available start addresses fit into the memory maps.

The CTMER interrupt is at the highest level (nonmaskable). It is caused by a time-out, that is, a failure to detect RRPLY during a fetch/read, write, or IAK transaction. For the factory configuration, -IAK is connected to the D input of flip-flop E7 via M9 to M13 jumper. This prevents setting that flip-flop and inhibits CTMER for time-outs occurring during IAK transactions. Such a condition could occur only if the peripheral that caused the interrupt failed to return BRPLY during the vector reading operation. See Chapter 8 for a discussion of external interrupts. To help the user evaluate the advantages and disadvantages of this jumper option, Figure 2-3 describes the sequence of events that takes place during the IAK time-out.

A time-out during IAK causes a zero vector to be read in by the microprocessor. This occurs in both examples described in Figure 2-3. If CTMER is allowed to set, this causes the second stacking of PC and PSW followed by a jump to restart.

The other two interrupts the user can select are BKRQ and REVNT. Their vectors and priorities are described in Table 5-3. All jumper combinations, which are "electrically correct" as described in Figure 2-2, are legal.

A description of some typical configurations follows to familiarize the user with the different combinations available.

Install jumpers between	M14 and M8
— <b>•</b>	M13 and M12
	M10 and M17
	M24 and M20
	M23 and M28

This arrangement allows the SLU1 BREAK input to set the -CTMER nonmaskable interrupt and trap to the restart address. The time-out (TMER) input sets the BKRQ level 7 maskable interrupt. The BHALT L bus signal is ignored. The SLU2 800 Hz line time clock and the BEVNT L bus signal enable the REVNT interrupt.





Figure 2-2 Interrupt Configurations

MR-7515



MR-7516



Install jumpers between

M10 and M5 M17 and M8 M13 and M12 M20 and M24 M23 and M24

This arrangement allows the BHALT L bus signal to set the -CTMER nonmaskable interrupt and trap to the restart address. The SLU1 BREAK input sets the BKRQ level 7 maskable interrupt, and only the BEVNT L bus signal enables the REVNT interrupt.

Install jumpers between M14 and M10 M13 and M12 M17 and M20 M5 and M8 M23 and M12

This arrangement allows the time-out (TMER) to set the -CTMER nonmaskable interrupt for all time-outs. The SLU1 BREAK or the BHALT bus signal set the BKRQ level 7 maskable interrupt, and the BEVNT L bus line is clamped low and therefore, no interrupts can be generated by BEVNT L.

#### 2.2.5 Parallel I/O

The parallel I/O is implemented with the 8255A-5 programmable peripheral interface (PPI) and connects to the user's interface through the J3 connector. Figure 2-4 illustrates the wirewrap pins used for the configuration of the parallel I/O. (These pins are defined in Table 2-1.) The dash lines in Figure 2-4 represent the factory configuration jumpers installed. (The wirewrap pin locations are shown in Figure 2-1.) The directions of port A and port B transceivers are dependent on the logic level connected to M49 and M52. Wirewrap pin 52 connects to port A through a 200 ns minimum rise time edge delay circuit. When M50 (+3 Vdc) is jumpered to pins M49 and M52, port A and port B buffers are inputs to the PPI from the J3 connector. When M51 (GND) is jumpered to pins M49 and M52, port A and port A and port B buffers are outputs from the PPI to the J3 connector.




Figure 2-4 Parallel I/O Configuration

The direction of port A and port B can also be controlled by a user's program. To make this possible, M58 and M54 must be jumpered to M49 and M52. The data outputs via port C will control the voltage levels at the direction control inputs to ports A and B. The software required to do this control is discussed in Chapter 6.

Wirewrap pins M65 and M53 can be jumpered to M49 and M52 to allow the user to control the direction of the transceivers via J3 connector pins 5 and 7. When not using wirewrap pins M58 and M65 or M54 and M53 to control the direction of ports A and B, jumpers connected between M58 and M65 and between M54 and M53 allow PC4 and PC6 to be used as inputs to the PPI from the J3 connector.

#### NOTE

If pins M65, M53, M58, or M54 are used for program control of port A or B, the user must ensure that the PPI and the buffer do not contend as driver output to driver output. If this condition is allowed to occur, damage to both drivers may result.

The programmable peripheral interface can function in three modes selected by software. The jumper configurations and the handshake signals for each of these modes are shown in Table 2-5, Table 2-6, and Table 2-7. See Chapter 6 for programming information.

#### 2.2.6 Serial I/O

The jumper options relating to the serial I/O determine the interrupt response of the system and were explained in Paragraph 2.2.4. All responses to the BREAK detection by SLU1 are listed in Table 2-8.

PPI Element	To Act as Input	To Act as Output	Program Control via Port C
Port A	M52 to M50	M52 to M51	M52 to M54 or M58
Port B	M49 to M50	M49 to M51	M49 to M54 or M58
PC7	Never an input	Always an output	
PC6	M54 to M53	Never an external output	
PC5	Never an input	Always an output	
PC4	M58 to M65	Never an external output	
PC3	Never an input	Interrupt A (vector 134) Always an output	
PC2	Always an input	Never an output	
PC1	Never an input	Always an output	
PC0	Never an input	Interrupt B (vector 130) Always an output	

 Table 2-5
 Mode 0 Buffer Configuration (No Handshake)

PPI Element	To Act as Input	To Act as Output	Program Control via Port C
Port A	M52 to M50	M52 to M51	N/A
Port B	M49 to M50	M49 to M51	M49 to M54 or M58
PC7	Never an input	Indicates buffer A full	
PC6	M54 to M53 (Acknowledge A)*	Never an external output	
PC5	Never an input	Indicates buffer A full	
PC4	M58 to M65 (Strobe A)	Never an external output	
PC3	Never an input	Interrupt A	
PC2	Strobe B in input mode Acknowledge B in output mode	Never an output	
PC1	Never an input	Buffer B full on input or output	
PC0	Never an input	Interrupt B (vector 130)	

# Table 2-6 Mode 1 Buffer Configuration (Strobed I/O)

\*User's hardware acknowledges receipt of data output by port A.

PPI Element	Input Signal	Output Signal
Port A	Bidirectional bus	If M52 to M54 to M53
Port B	Not used in mode 2	Not used in mode 2
PC7	Never an input	Output buffer A full
PC6	Acknowledge A	Never an output
PC5	Never an input	Input buffer A full
PC4	Strobe A (if M65 to M58)	Never an output
PC3	Never an input	Interrupt A
PC2	Always an input	Never an output
PC1	Never an input	Always an output
PC0	Never an input	Always an output

 Table 2-7
 Mode 2 Buffer Configuration and Handshake

Table 2-8	SLU1	BREAK	Detection
			Detection

Jumper Connection*	BREAK Response
M17 to M20 M5 to M8	BHALT L signal to the LSI-11 bus and BKRQ interrupt (vector 140)
M20 to M24 M5 to M8	No response
M8 to M17 M20 to M24	BKRQ interrupt (vector 140) (no BHALT L to bus)
M10 to M17 M20 to M24 M13 to M12	CTMER interrupt (HALT trap) through restart

\*Refer to Figure 2-2.

#### 2.2.7 Memories

The memory system for the module is the LSI-11 bus, 4Kb of local RAM, and four 28-pin sockets that accept either 24-pin or 28-pin industry standard +5 V memory chips. These chips are provided by the user and can be either EPROMs, PROMs, ROMs, or static RAMs. The sockets will accept  $1K \times 8$ ,  $2K \times 8$ ,  $4K \times 8$ , and  $8K \times 8$  PROMs/EPROMs, or  $2K \times 8$ ,  $4K \times 8$ , and  $8K \times 8$  static RAMs.

There are two socket sets: set A which is controlled by -CSKTA and set B which is controlled by -CSKTB. Each set has a high byte socket and a low byte socket that are interconnected as shown in Figure 2-5. The wirewrap pins used to configure the memory are shown in Figure 2-6 and described in Table 2-1. The standard factory configuration of the installed jumper wires is represented by the dash lines in Figure 2-6. In addition to configuring the sockets, the user must configure the decode memory address chip to select one of the four memory maps available.

#### NOTE

The SBC-11/21 contains semiconductor devices that may be susceptible to damage by electrostatic charges. When handling the board and configuring the wirewrap pins, the board should be kept on a grounded conductive plane. Also, wrist straps in contact with the skin should be used to keep the operator at the same ground potential.

**2.2.7.1** Memory Maps – Figure 2-7 shows the four memory maps available. The module can be configured to select the one that meets the user's requirements. Wirewrap pins M18, M21, M29, and M25 are used to select the memory map. The jumper requirements are listed in Table 2-9.

**2.2.7.2 PROMs/EPROMs** – The 28-pin sockets accept 24-pin and 28-pin PROMs or EPROMs. If 24pin chips are selected, caution must be observed to ensure that pin 1 of the chip is placed into socket hole 3. The configuration requirements of some industry compatible PROMs/EPROMs are described in Table 2-10 and Table 2-11. The user may select chips from other vendors, however, the pin configuration must be compatible with the sockets provided. A 250 ns maximum output enable time is also required, and the maximum access time for compatible PROMs/EPROMs is 450 ns. The maximum output enable time is defined as the time from the assertion of TDIN or TDOUT by a bus master to the time the module asserts valid data onto the bus.

The user installs a jumper wire from the pin referenced by the chip type to the socket pin described in the tables. Figure 2-6 provides a reference for all signals and the socket pins associated with the wire-wrap pins. These interconnections are listed separately under socket set A and socket set B, and some jumper wires are common to both socket sets. Some devices may not require a connection or installation of a jumper wire and are designated by an 'NC' in the tables. The wirewrap pin locations are shown in Figure 2-1.

**2.2.7.3** RAMs – The 28-pin sockets can also accept 24-pin static RAM chips, and caution must be observed to ensure that pin 1 of the chip is installed into socket hole 3. The configuration requirements of some industry compatible RAMs are described in Table 2-12 and Table 2-13. The user may select chips from other vendors, however, the pin configuration must be compatible with the sockets provided. The selected RAMs are required to meet the maximum output enable time and the maximum access time specified for the PROMs.

The user installs a jumper wire from the pin referenced by the chip type to the socket pin described in the tables. Figure 2-6 provides a reference for all signals and the socket pins associated with the wire-wrap pins. These interconnections are listed separately under socket set A and socket set B, and some jumper wires are common to both socket sets. Some devices may not require a connection or installation of a jumper wire and are designated by an 'NC' in the tables. The wirewrap pin locations are shown in Figure 2-1.




Figure 2-5 Socket Sets A and B Interconnection

2-17





Figure 2-6 Memory Configuration



NOTES:

1. SOCKET SET A IS MAPPED OVER SOCKET SET B AND IS THEREFORE LIMITED TO USING EITHER SOCKET A OR SOCKET B, BUT NOT BOTH TOGETHER.

2. ADDRESSES 160000 THROUGH 160007 ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.

3. THIS SECTION CONTAINS THE LOCAL I/O ADDRESSES FOR THE SLUS AND PPI. ALL UNASSIGNED ADDRESSES ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.

4. UNDERLINED ADDRESSES ARE JUMPER-SELECTABLE START ADDRESSES, ACCORDING TO TABLE 2-4.

MR-7243



Map Selection	Jumper M25 to	Jumper M21 to
Map 0	M21	M29
Map 1	M18	M29
Map 2	M29	M18
Map 3	M21	M18

 Table 2-9
 Memory Map Configurations

 Table 2-10
 Socket Set A Configuration for EPROM/PROM

						erence et A Pi					
Vendor	Parts	Pins	Size			M43		M60	M38	M39	M47
EPROMs											
INTEL	2758	24	$1K \times 8$	M59	NC	NC	M59	M64	M41	NC	M55
INTEL	2716 2716-1 2716-2	24 24 24	$\begin{array}{c} 2K\times8\\ 2K\times8\\ 2K\times8\\ 2K\times8\end{array}$	M59	NC	NC	M59	M64	M41	NC	M45
INTEL	2732 2732A	24 24	$4K \times 8$ $4K \times 8$	M44	NC	NC	M44	M64	M41	NC	M45
INTEL	2764	28	$8K \times 8$	M44	M46	M36	M44	M64	M41	M46	M45
TI	TMS2508	24	$1K \times 8$	M59	NC	NC	M59	M64	M41	NC	M46
TI	TMS2516 TMS2516-35	24 24	$\begin{array}{c} 2K\times 8\\ 2K\times 8\end{array}$	M59	NC	NC	M59	M64	M41	NC	M45
TI	TMS2564	28	8K  imes 8	M36	M55	M64	M36	M41	M44	M55	M45
Mostek	MK2716	24	$2K \times 8$	M59	NC	NC	M59	M64	M41	NC	M45
Mostek	MK2764	28	8K  imes 8	M44	NC	M36	M44	M64	<b>M</b> 41	NC	M45
PROMs											
INTEL	3628	24	$1K \times 8$	M41	NC	NC	M41	M64	M46	NC	M46
Signetics	82LS181	24	$1K \times 8$	M41	NC	NC	M41	M64	M46	NC	M46

NC - requires no connection.

					ect Ref cket B		d Pin				
Vendor	Parts	Pins	Size				M63	M62	M32	M33	M47
EPROMs											
INTEL	2758	24	$1 \mathrm{K} \times 8$	M59	NC	NC	M59	M64	M34	NC	M55
INTEL	2716 2716-1 2716-2	24 24 24	$\begin{array}{c} 2\mathrm{K}\times8\\ 2\mathrm{K}\times8\\ 2\mathrm{K}\times8\\ 2\mathrm{K}\times8\end{array}$	M59	NC	NC	M59	M64	M34	NC	M45
INTEL	2732 2732A	24 24	$4K  imes 8 \\ 4K  imes 8$	M44	NC	NC	M44	M64	M34	NC	M45
INTEL	2764	28	8K  imes 8	M44	M46	M36	M44	M64	M34	M46	M45
TI	TMS2508	24	$1 \mathrm{K} \times 8$	M59	NC	NC	M59	M64	M34	NC	M46
TI	TMS2516 TMS2516-35	24 24	$2K \times 8$ $2K \times 8$	M59	NC	NC	M59	M64	M34	NC	M45
TI	TMS2564	28	8K  imes 8	M36	M55	M64	M36	M34	M44	M55	M45
Mostek	MK2716	24	$2K \times 8$	M59	NC	NC	M59	M64	M34	NC	M45
Mostek	MK2764	28	$8K \times 8$	M44	NC	M36	M44	M64	M34	NC	M45
PROMs			۵								
INTEL	3628	24	$1K \times 8$	M34	NC	NC	M34	M64	M46	NC	M46
Signetics	82LS181	24	$1K \times 8$	M34	NC	NC	M34	M64	M46	NC	M46

# Table 2-11 Socket Set B Configuration for EPROM/PROM

NC - requires no connection.

					ect Ref cket A	erence Pin	d Pin				
Vendor	Parts	Pins	Size	M40	M37	M43	M61	M60	M38	M39	M47
Mostek	MK4802	24	$2K \times 8$	M57	NC	NC	M56	M64	M41	NC	M45
Toshiba	TMM2016P TMM2016P-1	24 24	$2 \mathrm{K}  imes 8 \\ 2 \mathrm{K}  imes 8$	M57	NC	NC	M56	M64	M41	M54	M45
Hitachi	HM6116P	24	$2K \times 8$	M57	NC	NC	M56	M64	M41	M54	M45

Table 2-12         Socket Set A Configuration for RAI	<b>Table 2-12</b>	Socket Set	A Conf	iguration	for	RAN	1
---	-------------------	------------	--------	-----------	-----	-----	---

NC - requires no connection.

Table 2-13	Socket Set	B	Configuration	for RAM
	~~~~~~~	_		

					ect Ref cket B	ference Pin	d Pin				
Vendor	Parts	Pins	Size	M35	M48	M42	M63	M62	M32	M33	M47
Mostek	MK4802	24	$2K \times 8$	M57	NC	NC	M56	M64	M34	NC	M45
Toshiba	TMM2016P TMM2016P-1	24 24	$2K \times 8$ $2K \times 8$	M57	NC	NC	M56	M64	M34	NC	M45
Hitachi	HM6116P	24	$2K \times 8$	M57	NC	NÇ	M56	M64	M34	NC	M45

NC - requires no connection.

# **2.3 SELECTING BACKPLANES AND OPTIONS**

A number of different LSI-11 bus compatible backplanes and boxes are available from Digital. The choice is defined by system requirements such as the number and type of options (described in Chapter 3), environment conditions, and packaging considerations. A list of all available backplanes and boxes is provided in the *Microcomputer Interfaces Handbook*.

#### **2.4 POWER SUPPLY**

The choice of power supply is controlled by the size of the system and packaging requirements. An important consideration is the performance of the supply during power-up and power-down. All Digital power supplies listed in the *Microcomputer Interfaces Handbook* are compatible with the LSI-11 bus protocol which allows dependable operation with no loss of data when using battery backed-up memories. Any user-designed power supply must agree with the LSI-11 bus protocol.

#### 2.5 EXTERNAL CABLES

The module has a 30-pin connector (J3) for an external interface with the programmable I/O interface and two 10-pin connectors (J1 and J2) for the external interface of the serial line units (SLUs). The location of these connectors on the module is shown in Figure 2-1. The requirements to interface with these connectors are defined in the following paragraphs.

# 2.5.1 Parallel I/O Interface (J3)

The module connector is a 30-pin AMP MODU connector with the I/O signals defined by Figure 2-8. The I/O signals are buffered and are capable of driving up to 50 feet (maximum) of flat ribbon or round cable with a 30-pin AMP contact housing at each end. The following list of connectors is compatible with the module connector.

AMP MODU polarized or nonpolarized contact housings for crimp snap-in pin and receptacle contacts:

Latching, polarized housings:

Nonlatching, polarized housings:

Nonlatching, nonpolarized housings:

2-87456-6 no strain relief 2-87832-7 strain relief

2-87631-6 no strain relief 87733-6 strain relief

1-87977-3 no strain relief

1-102184-3 strain relief

Receptacle contacts:

87045-3 for 30 to 26 AWG 102098-3 for 32 to 27 AWG

Mass termination connectors for flat cables:

Separate parts: (nonpolarized)

Separate parts: (polarized)

Connector and cover kits: (nonpolarized)

Connector and cover kits: (polarized)

Separate parts:

Latching connectors and covers: (polarized)

Mass modular connector system:

1-88378-1 connector 1-86873-2 cover 1-88340-1 strain relief cover

1-88392-1 connector 1-86373-2 cover 1-88340-1 strain relief cover

1-88379-1 no strain relief 1-88476-1 with strain relief


1-88393-1 no strain relief 1-88478-1 with strain relief

1-88392-1 connector 1-86873-2 cover 1-88340-1 strain relief cover


1-88423-1 no strain relief 1-88479-1 with strain relief

1-102393-3 housing for 30-26 AWG 1-102396-3 cover 1-102392-3 kit 1-102398-3 housing for 26-22 AWG 1-102396-3 cover 1-102397-3 kit

Connectors can be terminated to discrete wire in sizes 30-26 AWG, 26-24 AWG, as well as jacketed cable and bonded ribbon cable.



13 9 7 5 3 29 27 25 23 21 19 17 15 11 1 GND PA0 PA1 PA2 PA3 PB4 PB5 GND PB6 PB7 PC0 PC6 PC4 PC1 GND GND PB2 PA7 PA6 PA5 PA4 PB3 GND PB1 PB0 PC3 PC7 PC5 PC2 GND 30 28 24 22 20 18 12 10 8 4 2 26 16 14 6 PC BOARD MR-6671



# 2.5.2 Serial Line Interfaces (J1 and J2)

Each serial line unit (SLU) is compatible with EIA RS-232C and EIA RS-423 serial type interfaces. SLU1 interfaces through J1, and SLU2 interfaces through J2. When a 20 mA current loop device is needed, the DLV11-KA option must be used. The option has an EIA cable (BC21A-03) that connects the converter box to the module. The box has an 8-pin Mate-N-Lok<sup>™</sup> connector that mates with the standard 20 mA cable. The option does not support the reader run strobe and the 110 baud rate and therefore, the LA-33 or similar devices cannot be used.

The user installs a slew rate resistor determined by the operating baud rate defined in Table 2-14. The slew rate resistor is identified as R6 and its location on the module is shown in Figure 1-1.

The SLU connectors showing the signals assigned to the connector pins are illustrated in Figure 2-9. The user provides the interconnecting cables. The following list describes some standard Digital cables and also provides some information to help the user design cables.

Digital cables for the SBC-11/21:

- BC20N-05 5-foot EIA RS-232C null modem cable to directly interface with the EIA RS-232C terminal ( $2 \times 5$  pin AMP female to RS-232C female; see Figure 2-10).
- BC21B-05 5-foot EIA RS-232C modem cable to interface with modems and acoustic couplers (2  $\times$  5 pin AMP female to RS-232C male; see Figure 2-11).
- BC20M-50 50-foot EIA RS-422 or RS-423 cable for high throughput transmission (19.2K baud) between two SBC-11/21 computers (2  $\times$  5 pin AMP female to 2  $\times$  5 pin AMP female).

When designing a cable for the SBC-11/21, the user should consider the following points:

- The receivers on the SBC-11/21 have differential inputs. Therefore, when designing an RS-232C or RS-423 cable, RECEIVE DATA- (pin 7 on the 2 × 5 pin AMP connector) must be tied to signal ground (pins 2, 5, or 9) in order to maintain correct EIA levels. RS-422 uses both RECEIVE DATA+ and RECEIVE DATA-.
- 2. To directly connect to a local EIA RS-232C terminal, it is necessary to use a null modem. To design the null modem into the cable, a user must switch RECEIVE DATA (pin 2) with TRANSMITTED DATA (pin 3) on the RS-232C male connector as shown in Figure 2-10.
- 3. To mate to the  $2 \times 5$  pin connector block, the following parts are needed.

Cable receptacle	AMP PN 87133-5 DEC PN 12-14268-02
Locking clip contacts	AMP PN 87124-1 DEC PN 12-14267-00
Key pin (pin 6)	AMP PN 87179-1 DEC PN 12-15418-00

<sup>&</sup>lt;sup>™</sup>Mate-N-Lok is a trademark of AMP, Inc.

Baud Rate	Resistor R6 (ohms)	
38,400	22 kΩ*	
19,200	51 kΩ	
9,600	120 kΩ	
4,800	200 kΩ	
2,400	430 kΩ	
1,200	820 kΩ	
600	1 <b>M</b> Ω	
300	$1 M\Omega$	

Table 2-14 EIA Slew Rate Resistor Values

\*Factory installed value.




Figure 2-9 10-Pin Serial Line Unit Connector





Figure 2-10 BC20N-05 Null Modem Cable



MR-6673

Figure 2-11 BC21B-05 Modem Cable

# 2.6 VERIFYING OPERATION

The SBC-11/21 single-board computer can be field tested to verify its functional operation. The Macro-ODT option and the loopback connectors support the testing of the module.

# 2.6.1 Macro-ODT Option

The Macro-ODT option (part # KXT11-A2) has two 24-pin,  $2K \times 8$  PROM chips that contain the Macro-ODT code and module diagnostic programs. The Macro-ODT code is used to create communication between the module and the user via console commands. The use of ODT commands is detailed in Chapter 4. The module diagnostic programs verify that the parallel I/O and serial line unit interfaces will function with commands from the microprocessor.

# 2.6.2 Loopback Connectors

The loopback connectors can be made by the user for the module diagnostic tests. The 30-pin connector with the loopback jumper wires installed (shown in Figure 2-8) is used with the parallel I/O connector J3. The serial line unit connector with the loopback jumper wires installed (shown in Figure 2-9) is used with the SLU2 connector J2.

# 2.6.3 Verification Procedure

The module must be restored to the standard factory configuration for the test to be valid, however, the start address must be 172000 not 10000. The module can be verified using the following procedure.

- 1. Set the start address to 172000 as shown in Table 2-4.
- 2. Insert the high byte ODT ROM into socket set A, high byte socket E54. Make sure pin 1 is inserted into socket hole 3.
- 3. Insert the low byte ODT ROM into socket set A, low byte socket E44. Make sure pin 1 is inserted into socket hole 3.
- 4. Insert the 30-pin loopback connector (see Paragraph 2.6.2) into the module parallel I/O connector J3.
- 5. Insert the 10-pin loopback connector (see Paragraph 2.6.2) into the SLU2 connector J2.
- 6. Install the module into the LSI-11 backplane with the power turned off. An external power supply may be used to provide +5 Vdc to finger pins BV1, BA2, and AA2, +12 Vdc to finger pin BD2, and ground to finger pins BJ1, AJ1, AT1, AC2, BC2, AM1, and BM1.
- 7. Connect an external terminal (printer or video). The terminal must be capable of generating a 7-bit ASCII code with odd parity or 8-bit ASCII code with no parity, and baud rates of 300, 600, 1,200, 2,400, 4,800, or 9,600. The terminal is connected to SLU1 connector J1 using a Digital BC20N-05 cable or equivalent. Turn the terminal on and on-line.
- 8. Turn on the backplane power or enable the +5 Vdc and +12 Vdc sources. Monitor the module LED; it should light and then return to the normal off state. If the LED stays lit, there is a fault in the SLU1 circuits or the on-board RAM memory.
- 9. After the backplane power is turned on, press the RETURN key (carriage return) on the terminal to have the module synchronize its baud rate to that of the terminal. The module responds with the prompt character '@'.
- 10. To start the module diagnostic programs press the 'X' key. The diagnostic test will exercise the module including the parallel I/O and SLU2. The results of the test are printed out on the terminal. The error results are listed in Table 2-15 and indicate what area of the module contains a fault. The error code '000000' indicates a good module.

Printout	Parallel I/O Loopback Test	Internal Serial* I/O Loopback Test	External Serial** I/O Loopback Test
000000	Passed	Passed	Passed
000001	Failed	Passed	Passed
000010	Passed	Failed	Not performed
000011	Failed	Failed	Not performed
000100	Passed	Passed	Failed
000101	Failed	Passed	Failed
000110	Not used	Not used	Not used
000111	Not used	Not used	Not used

# Table 2-15 Diagnostic Fault Indicators

\* The internal serial I/O loopback test exercises the parallel-to-serial conversion, the serial-to-parallel conversion, and the baud rate. This test can be performed without the loopback connector.

\*\* The external serial I/O loopback test exercises the above functions as well as the drivers, receivers, and the external signal paths.

# CHAPTER 3 OPTIONS

# 3.1 INTRODUCTION

The SBC-11/21 is a complete single-board microcomputer that operates on the LSI-11 bus or in a stand-alone configuration. In some applications, it may be desirable to add optional modules to the SBC-11/21 to extend its function beyond that provided by the module itself. Paragraphs 3.2 and 3.3 list all options available. For more information, see the documents listed in Paragraph 1.4 of this guide.

# 3.2 SUPPORTED OPTIONS

The following options are functionally compatible with the SBC-11/21. Software diagnostics for these options run on a SBC-11/21 equipped with a mass storage device (TU58, RX01, or RX02) and the Macro-ODT option. To order diagnostics, contact your Digital sales representative.

- TU58 The TU58 is a low-cost mass memory device that is used with the SBC-11/21 by attaching it to one of the serial I/O lines. TU58 offers random access to block-formatted data on pocket-size cassette media. It is ideal as a small computer systems device, as inexpensive archive mass storage, or as a software update distribution medium. A dual drive TU58 offers 512Kb of storage space, making it one of the lowest cost complete mass storage subsystems available. For mounting flexibility, the TU58 is offered both as a component level subsystem and as a fully powered 5-1/2 inch rack-mount subsystem. The TU58 interfaces with the microprocessor over an RS-423 serial line interface.
- AAV11-C The AAV11-C is a 4-channel, 12-bit digital-to-analog converter module that includes control and interfacing circuits. It has four D/A converters, a dc-dc converter that provides power to the analog circuits, and a precision voltage reference. Each channel has its own holding register that can be addressed separately and provides 12 bits of resolution. Bits 0, 1, 2, and 3 of the fourth holding register are brought out to the I/O connector so that they can be used as a 4-bit digital output register.
- ADV11-C The ADV11-C is a 12-bit successive approximation analog-to-digital converter that samples analog data at specified rates and stores the digital equivalent value for processing. The multiplexer can accommodate up to sixteen single-ended or eight quasi-differential inputs. The converter uses a patented auto-zeroing design that measures the sampled data with respect to its own offset and therefore, cancels out its own offset error.

Three reference signals are provided for self-testing any channel input. These signals consist of two dc levels and one bipolar triangular waveform. This output can be used with Digital diagnostic software to produce a data base for precise analog linearity testing.

AXV11-C The AXV11-C functions like the ADV11-C, but also has two 12-bit digital-to-analog converters similar to those on the AAV11-C module.

- DLV11-E The DLV11-E is an asynchronous line interface module that interconnects the LSI-11 bus to standard serial communications lines. The module receives serial data, converts it to parallel data, and transfers it to the LSI-11 bus. It also accepts parallel data from the LSI-11 bus, converts it to serial data, and transmits it to the peripheral device. The module has jumper selectable or software selectable baud rates (50–19,200) and jumper selectable data bit formats. The DLV11-E offers full modem control for EIA/CCITT interfaces.
- DLV11-F The DLV11-F is an asynchronous line interface module that interconnects the LSI-11 bus to several types of standard serial communications lines. The module receives serial data, converts it to parallel data, and transfers it to the LSI-11 bus. It also accepts parallel data from the LSI-11 bus, converts it to serial data, and transmits it to the peripheral device. The module has jumper selectable or software selectable baud rates (50–19,200) and jumper selectable data bits. The DLV11-F supports either 20 mA current loop devices or EIA standard lines, but does not include modem control.
- DLV11-J The DLV11-J contains four independent asynchronous serial line channels that are used to interface peripheral devices to the LSI-11 bus. Each channel transmits and receives data from the peripheral device over EIA data leads (lines that do not use a control line). The module can be used with 20 mA current loop devices if a DLV11-KA adapter is used. The DLV11-J has jumper selectable baud rates from 150 to 39.4K baud.
- DPV11-DA The DPV11-DA is a single-line, program-controlled, double-buffered communication device designed to interface the LSI-11 bus to a serial synchronous line. This self-contained unit can use a wide range of protocols including bit-oriented protocols (SDLC, HDLC, ADCCP, and X.25) and byte-oriented protocols (DDCMP and BISYNC).

The module is used for high-speed synchronous lines such as remote batch, remote data collection, remote concentration, and communication networking. The module, compatible with EIA RS-232 and CCITT V.28 interface standards, is also compatible with EIA RS-423 and 422 electrical standards and thus, provides low-cost, local communications capability.

- DRV11 The DRV11 is a parallel interface module used to interconnect the LSI-11 bus with general-purpose parallel line TTL or DTL devices. It allows program-controlled data transfers at rates up to 40K words per second and uses LSI-11 bus interface and control logic to generate interrupts and process vector handling. The data is handled by sixteen diode clamped input lines and sixteen latched output lines. There are two 40-pin connectors on the module for user interface applications.
- DRV11-B The DRV11-B is an interface module that uses direct memory access (DMA) to transfer data directly between the system memory and an I/O device. The interface is programmed by the processor to move variable length blocks of 8-bit or 16-bit data words to or from specified locations in the system memory. Once programmed, no processor interrupts are required. The module can transfer up to 250K 16-bit words per second in the single cycle mode and up to 500K 16-bit words per second in the burst mode. The module also allows read-modify-restore operations.
- DRV11-J The DRV11-J provides sixty-four input/outut data lines on a double-height module for the LSI-11 bus. The DRV11-J also includes an advanced interrupt structure with bit interruptability up to sixteen lines, programmable interrupt vectors, and program selection of fixed or rotating interrupt priority within the DRV11-J. The DRV11-J bit interrupts for real-time response make it especially useful for sensor I/O applications. It can also be

used as a general-purpose interface to special devices, and two DRV11-Js can be connected back-to-back as a link between two LSI-11 buses.

- DUV11-DA The DUV11-DA synchronous line interface module creates a data communication line between the LSI-11 bus and a Bell 201 synchronous modem or equivalent. The module is programmable to sync characters, character length (up to 8 bits), and parity selection. The receiver logic accepts serial data for the LSI-11 bus. The transmitter logic converts the parallel LSI-11 bus data into serial data for the transmission line. The interface logic converts the TTL logic levels to the EIA voltage levels needed by the Bell 201 modems and also controls the modem for half-duplex or full-duplex operation.
- DZV11-B The DZV11-B is an asynchronous multiplexer interface module that interconnects the LSI-11 bus with up to four asynchronous serial data communications channels. The module provides EIA interface voltage levels and data set control to permit dial-up (auto answer) options with full-duplex modems such as Bell models 103, 113, 212, or equivalent. The DZV11-B does not support half-duplex operations or the secondary transmit and receive operations that are available with some modems such as Bell 202. The module has applications in data storage and collection systems where front-end systems interface to a host computer and for use in a cluster controller for terminal applications.
- IBV11-A The IBV11-A is an interface module that interconnects the LSI-11 bus with the device bus described in IEEE standard 488 1975, *Digital Interface for Programmable Instrumentation*. The IBV11-A makes a processor-controlled programmable device system possible. The module can accommodate up to fifteen IEEE-488 devices.
- KWV11-C The KWV11-C is a programmable real-time clock/counter that provides a means of determining time intervals or counting events. It can be used to generate interrupts to the processor at predetermined intervals or to establish timing between input and output events. It can also initialize the ADV11-C analog-to-digital converter by a clock counter overflow or by firing a Schmitt trigger. The clock counter has a resolution of 16 bits and can be driven by any one of five crystal-controlled frequencies (100 Hz to 1 MHz), from a line frequency input, or from a Schmitt trigger fired by an external input. The module can operate in any of four programmable modes: single interval, repeated interval, external event timing, and external event timing from zero base.
- MCV11-D The MCV11-D is an on-board battery-backed CMOS memory that supports 22-bit addressing. The MCV11-DA is an 8Kb module, and the MCV11-DC is a 32Kb module. The module incorporates two nickel cadmium batteries for backup in case of a power failure.
- MRV11-C The MRV11-C is a flexible, high-density ROM module used with the LSI-11 bus. The module contains sixteen 24-pin sockets which accept many of the user-supplied ROM chips. The module accepts masked ROMs, fusible link PROMs, and ultraviolet erasable PROMs. It accepts several densities of ROM chips up to and including  $4K \times 8$  chips. Using these high-density chips gives the module a total capacity of 64Kb. The contents of the module can be accessed directly or window-mapped. Direct access provides total random access to all ROM locations on the module. Window-mapping provides two 2Kb windows of memory address space to access 2Kb segments of the ROM array. The segments that are seen through each window can be changed by program control.
- MSV11-D The MSV11-D module has either 8K, 16K, or  $32K \times 16$  bits of MOS memory. The module has an on-board memory refresh and performs the necessary LSI-11 bus cycles. The memory addressing is selected by the user by configuring switch positions. The module can use a battery backup system to maintain data when primary power is lost.

MXV11-A The MXV11-A is a dual-height multifunction option module for the LSI-11 bus. It contains a read/write memory, provisions for read only memory, two asynchronous serial line interfaces, and a 60 Hz clock signal derived from a crystal oscillator. Read/write memory is provided with either 8Kb or 32Kb (4K or 16K words). Two 24-pin sockets are provided for +5 V read only memories. 1K  $\times$  8, 2K  $\times$  8, or 4K  $\times$  8 ROMs may be used. The sockets may also be used for 256 words of bootstrap code. The two asynchronous serial lines transmit and receive EIA-423 signal levels from 150 baud to 38.4K baud. 20 mA active or passive current loop operation at 110 baud may be used with the DLV11-KA EIA to 20 mA converter option. The serial lines will not support the reader run function of the DLV11-KA option. The serial lines provide error indicator bits for overrun error, frame error, and parity error, but do not have modem controls. Serial line 1 may be configured to respond to a BREAK signal. The serial lines have signal level interrupt logic. Serial line 1 and serial line 0 may be used with any of many standard types of serial communication devices. The 60 Hz clock signal can be selected by a wirewrap jumper to provide real-time clock interrupts on the bus.

RXV21

The RXV21 floppy disk option is a random access mass memory device that stores data in fixed-length blocks on a preformatted, flexible diskette. Each diskette can store and recover up to 512K 8-bit bytes of data. The RXV21 system is rack mountable and consists of an interface module, an interface cable, and either a single or dual RX02 floppy disk drive. The interface module converts the RX02 I/O bus to the LSI-11 bus structure. It controls the RX02 interrupts to the processor, decodes device addresses for register selection, and handles the data exchange between the RX02 and the processor via DMA transfers. Power for the interface module is provided by the LSI-11 bus.

# 3.3 UNSUPPORTED OPTIONS

A list of LSI-11 bus options that are not guaranteed to be functionally compatible with the SBC-11/21 and are unsupported follows. Their diagnostics are not available.

AAV11-A	LAV11
ADV11-A	LPV11
BDV11-AA/BA	MRV11-AA/BA/VA
DA11-MS/QQ/QU	MSV11-E/P
DAV11-A/B	NCV11-A
DRL11-SŃ	REV11
DUV11-E/F	RKV11
DUV25	<b>RLV</b> 11
DW11	RLV12
DWV11-A	RXV11
FEPTC-BA	TEV11
FPF11	TRV11
IPV12	TSV11
KD11-F	<b>VMV</b> 11-A
KD11-HA	VK170
KDF11-AB/AC/BB	VSV11
KDF11-BC/P	VTV01-A
KPV11-A	<b>VTV30-Н</b>

# CHAPTER 4 MACRO-ODT

# 4.1 INTRODUCTION

The Macro-ODT is the KXT11-A2 option available to users of the SBC-11/21 single-board computer. The option has a complete listing of the firmware and two 24-pin,  $2K \times 8$  PROM chips that contain the Macro-ODT firmware. The chips are installed on the module using the PROM sockets.

Macro-ODT allows the user to:

- 1. Examine and deposit data in memory or general registers.
- 2. Examine or change the processor status word (PSW).
- 3. Start the execution of the program.
- 4. Restart the execution of a halted program.
- 5. Bootstrap programs from a mass storage device (TU58 cassette, RX01 floppy disk, or RX02 floppy disk).
- 6. Run a diagnostic test for on-board devices.

# 4.2 INSTALLATION AND CONFIGURATION

The installation and configuration of the KXT11-A2 option is described in detail in Chapter 2 of this User's Guide, and the user should refer to it for installation and startup instructions.

# 4.3 ENTRY CONDITIONS

Macro-ODT is entered:

- 1. On power-up.
- 2. Via the BREAK key on the console terminal.
- 3. On execution of a HALT instruction.
- 4. On assertion of the BHALT L signal on the LSI-11 bus.
- 5. When accessing nonexistent memory (i.e., a bus time-out).

# 4.3.1 Macro-ODT Input Sequence

When entering Macro-ODT, the RBUF register is read using a DATI, and the character present in the buffer is ignored. This is done so that erroneous characters or user program characters are not interpreted by Macro-ODT as commands.

The input sequence for Macro-ODT follows.

- 1. Read and ignore character in RBUF.
- 2. Output a  $\langle CR \rangle \langle LF \rangle$  to the terminal.
- 3. Output contents of PC (program counter R7) in six digits to terminal if ODT is entered via a BREAK, BHALT, or HALT instruction or trying to fetch an instruction from nonexistent memory. Output a "?' to the terminal if ODT is entered via a bus time-out.
- 4. Output a  $\langle CR \rangle \langle LF \rangle$  to the terminal.
- 5. Output the prompt character (@) to the terminal.
- 6. Enter a wait loop for terminal input. The done flag, bit 7 in RCSR, is tested using a DATI. If it is zero, the test continues.
- 7. If RCSR bit 7 is a one, the low byte of RBUF is read using a DATI.

# 4.3.2 Macro-ODT Output Sequence

The output sequence for ODT follows.

- 1. Test XCSR bit 7 (done flag) using a DATI and, if it is a zero, continue testing.
- 2. If XCSR bit 7 is a one, write character to low byte of XBUF using a DATI followed by a DATO (high byte is ignored by interface).

# 4.4 MACRO-ODT COMMANDS

Table 4-1 lists the Macro-ODT commands. The commands are a subset of ODT-11 and use the same command character. The Macro-ODT internal states are listed in Table 4-2. Only specific characters are recognized as valid inputs for each state; other inputs produce a "?" response.

The parity bit, bit 7, on all input characters is ignored by Macro-ODT, and if the input character is echoed, the state of the parity is copied to the output buffer (XBUF). Output characters internally generated by ODT (e.g.,  $\langle CR \rangle$ ) have the parity bit equal to zero. All input characters are echoed. Only uppercase command characters are recognized.

## NOTE

The use of ODT commands creates a dialogue between the user and the microcomputer. All the characters typed by the user are underlined and the system response is not underlined in the examples given in this User's Guide.

# 4.4.1 / (ASCII 057) Slash

The '/' command is used to open an on-board module address, LSI-11 bus address, processor register, or processor status word and must normally be preceded by other characters that specify a location. In response to '/', Macro-ODT prints the contents of the location (i.e., six characters) and a space (ASCII 40). After printing is complete, Macro-ODT waits for either new data for that location or a valid close command ( $\langle CR \rangle$  or  $\langle LF \rangle$ ). The space character is issued so that the location's contents and possible new contents entered by the user are legible on the terminal.

Command	Symbol	Function
Slash	/	Prints the contents of a specified location.
Carriage return	<cr></cr>	Closes an open location.
Line feed	<lf></lf>	Closes an open location and opens the next location. This command cannot be used with the general registers.
Internal register designator	R	Opens a specific processor register.
Processor status word designator	S	Opens the PSW; must follow R command.
Go	G	Starts the execution of a program.
Proceed	Р	Resumes the execution of a program.
Boot from device	D	Loads and runs programs from floppy diskettes or TU58 cassettes.
Execute diagnostics	x	Runs SBC-11/21 module verification diagnostics.

# Table 4-1 Macro-ODT Commands

# Example: @001000/12525<SPACE>

where:

@	= Macro-ODT prompt character.
001000	= octal location in the LSI-11 bus address space wanted by the user (leading zeros are not required).
/	= command to open and print contents of location.
012525	= contents of octal location 1000.
<space></space>	= space character generated by Macro-ODT.

If the user issues a '/' immediately after a prompt character, the system prints ? < CR> < LF> because a location is not open.

State	Example of Terminal Output	Valid Input
1	@	0–7 P X D
2	@R	0–7 S
3	@1000/ 123456	0–7 <cr></cr>
4	@R1/123456	0–7 <cr> <lf></lf></cr>
5	@1000	0–7 / G
6	@R1 or @RS	/
7	@1000/ 123456 1000	0–7 <cr> <lf></lf></cr>
8	@ <b>R</b> 1/ 123456 1000	0–7 <cr></cr>
9*	@DY	0 1 <cr></cr>
10*	@DX	0 1 <cr></cr>
11*	@DD	
		0 1 <cr></cr>

 Table 4-2
 Macro-ODT States and Valid Input Characters

\*Do not enter zero or one followed by  $\langle CR \rangle$ .

#### 4.4.2 <CR> (ASCII 15) Carriage Return

The  $\langle CR \rangle$  command is used to close an open location. If a location's contents are to be changed, the user should precede the  $\langle CR \rangle$  with the new data. If no change is needed,  $\langle CR \rangle$  closes the location without modifying its contents.

Example:  $\underbrace{@R1/004321}_{@}$  <SPACE>  $\leq$  CR> < CR> <LF>

Processor register R1 was opened, and no change was needed so the user issued  $\langle CR \rangle$ . In response to the  $\langle CR \rangle$ , Macro-ODT printed  $\langle CR \rangle \langle LF \rangle @$ .

In this example, the user wanted to change R1. The new data, 1234, was entered before issuing the  $\langle CR \rangle$ . Macro-ODT deposited the new data into the open location and then printed  $\langle CR \rangle \langle LF \rangle$  @. Macro-ODT echoes the  $\langle CR \rangle$  entered by the user before it prints  $\langle CR \rangle \langle LF \rangle$  @.

where:

first line = new data, 1234, entered into location 1000. The location is closed with  $\langle CR \rangle$ .

## 4.4.3 <LF> (ASCII 12) Line Feed

The  $\langle LF \rangle$  command is used to close an open location and then open the next contiguous location. LSI-11 bus addresses are incremented by two. If a processor register is open and an  $\langle LF \rangle$  command is issued, the register is closed and any data that was typed in before the  $\langle LF \rangle$  will not enter the register. ODT prints the error message  $\langle CR \rangle$ ?  $\langle CR \rangle \langle LF \rangle$ . If the open location's contents are to be changed, the new data should precede the  $\langle LF \rangle$ . If no data is entered, the location is closed without being modified.

Example: @1000/123456<SPACE> <LF> <CR> <LF> @1002/054321<SPACE>

In this example, the user entered  $\langle LF \rangle$  with no data preceding it. In response, Macro-ODT closed location 1000 and then opened location 1002.

#### 4.4.4 R (ASCII 122) Internal Register Designator

When followed by a register number, 0 to 7, or PSW designator, 'S', the R designator will open that specific processor register.

Example: @R0/054321<SPACE>

or

$$@R7/000123 < SPACE > \frac{456 < CR >}{CR >} < CR > < LF > @$$

If more than one character is typed (numeral or 'S') after the 'R', Macro-ODT uses all the characters as the register designator.

Example: 
$$@R00007/000123 < SPACE > \le CR > < CR > < LF > @$$

## 4.4.5 S (ASCII 123) Processor Status Word (PSW)

The S designator opens the PSW and must be used after the user has entered the R register designator.

Example: (@RS/100377 < SPACE > 0 < CR > < LF > (@RS/000010 < SPACE > 0 < CR > < LF > (@RS/000010 < SPACE > 0 < CR > < LF > (@RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > < LF > ("RS/000010 < SPACE > 0 < CR > ("RS/000010 < SPACE > 0 < SPACE > ("RS/000010 < SPACE > 0 < CR > ("RS/000010 < SPACE > 0 <

The T-bit filter prevents the user from setting the T-bit via Macro-ODT. The T-bit can be cleared by any write to the PSW. When the filter is disabled, the T-bit can be set by loading the PSW to set bit 4 to a one. This is normally not considered desirable. The T-bit filter can be disabled by setting bit 15 of location 167772 to a one.

The PRIORITY 7 filter prevents the user from setting a priority level of 7 via Macro-ODT. Operation at priority level 7 masks out (disables) the BREAK interrupt and makes it impossible to return to Macro-ODT. This operation is normally unacceptable. If required, the PRIORITY 7 filter can be disabled by setting bit 7 of location 167772 to a one. With the filter disabled, a priority level of 7 is selected by writing 340 into the PSW.

#### 4.4.6 G (ASCII 107) Go

The G command is used to start program execution at a location entered immediately before the 'G' in the command string.

#### Example: @200G

The Macro-ODT sequence for a G command, after echoing the command character, follows.

- 1. Load R7 (PC) with the entered data. (In the previous example, R7 is equal to 200 and that is where program execution starts.)
- 2. The PSW is cleared to zero.
- 3. The LSI-11 bus is initialized by the processor's asserting BINIT L for 17  $\mu$ s minimum and then negates BINIT L.
- 4. The user program starts execution at the location specified.

The user is warned that the G command clears the PSW to permit clock interrupts to be acknowledged. Failure to load the address of the clock service routine into the clock vector address (100) may cause unpredictable results.

# 4.4.7 P (ASCII 120) Proceed

The P command is used to restart execution of a program. No programmer visible machine state is changed using this command.

Example: @P

Program execution restarts at the address pointed to by R7. After 'P' is echoed, Macro-ODT exits, and the program restarts execution.

#### 4.4.8 DD, DX, DY Bootstraps

The D command is used to bootstrap a stand-alone program or XXDP + diagnostics from an RX01 or RX02 floppy diskette or a TU58 tape cassette. The next character after the D command determines the type of device being booted. A numerical character, either zero or one, is used to specify a selected drive or unit of the device being booted. If  $\langle CR \rangle$  is typed instead of zero or one, unit 0 is assumed.

Examples: Boot unit 0 of TU58 device:

 $@\underline{DD < CR >}$ 

Boot unit 1 of RX01 device:

@DX1

Boot unit 0 of RX02 device:

@DY0

# NOTE

# Do not type both unit number and <CR>.

To boot a diskette drive, ODT expects the RXV11 or RXV21 controller CSR address to be configured for 177170. To boot the TU58, it must be connected to SLU2 and the baud rate set for 38,400.

Any error detected during the execution of a boot command will cause a halt at one of many addresses in the boot section of the ROM, with the PC contents printed on the console. The actual addresses and the specific errors they represent are given in the listing provided with the option.

Some errors, however, are not reported. If a TU58 is not connected to SLU2 or if baud rates are incompatible, no error indication is given after using the DD command, and the program waits forever. This is also true when booting from floppy diskettes when the drive power is off. In either condition, the user can use  $\langle BREAK \rangle$  to return to ODT prompt level (@).

The D command performs the following operations.

- 1. If there is no RAM memory at address 0, the D command will cause a halt.
- 2. The command initializes the LSI-11 bus by asserting BINIT L for 17  $\mu$ s minimum.
- 3. It reads block 0 (the first 512 bytes) from the selected mass storage device into memory locations 000-777.
- 4. It reads location 0 and if it is 240, it loads R1 register with the CSR address of the booted device, loads R0 register with the selected unit or drive number, and jumps to location 0.
- 5. If the content of location 0 is 260, the mass storage device contains a stand-alone program. Macro-ODT interprets the contents of locations 2, 4, and 6 as a RADIX-50 encoded six character file name. Macro-ODT assumes that the mass storage device is an RT-11 file structured volume and searches the directory of the volume for the file name provided by locations 2, 4, and 6. When the file is found, the complete file is loaded into contiguous memory starting at location 0. The R0 register is loaded with the number of the unit or drive, and the R1 register is loaded with the CSR address of the booted device. The stack pointer (SP) is loaded with the contents of location 42 and the program counter (PC) is loaded with the contents of location 40. The program starts execution.
- 6. If the content of location 0 is not 240 or 260, the device does not contain a valid boot block. The boot command is aborted, and the SBC-11/21 is initialized as if a power-up occurred.

# 4.4.9 X (ASCII 130) Diagnostics

After typing the letter 'X', there is a three-second delay before an octal number is displayed. This command is described in detail in Chapter 2.

# 4.5 INITIALIZATION

When it is necessary to reinitialize the system without removing power, the user enters 173000G from the console in response to the '@' prompt. After a delay, the user types a carriage return to resynchronize the terminal as shown in the following example.

Example: @173000G

After a delay of at least one second, the user types  $\langle CR \rangle$  to resynchronize.

# 4.6 WARNINGS AND PROGRAMMING HINTS

The following warnings and programming hints are provided to help the user operate Macro-ODT.

## 4.6.1 Error Decoding

When an '@' appears unexpectedly, it is good practice for the user to examine the word at 167774. This is an error word that indicates the cause of entry to ODT. A HALT instruction, BREAK, or trying to fetch from nonexistent memory will appear as 100000. Other attempted bus transactions to nonexistent memory will appear as 000200, or, if accessed by the stack pointer R6, as 000201.

# 4.6.2 ODT Stack Warning

While performing its various functions, Macro-ODT requires two words of user stack. It will push and pop internal information there. Therefore, it is necessary that the user always provide two more words than those necessary for the correct execution of the application program. If desirable, these two words can be given back when the program is completely debugged and operating within its own ROMs without ODT.

For correct program operation, R6 should always contain a valid even RAM memory address. Failure to observe this rule will cause unpredictable results.

#### 4.6.3 Addresses to Avoid

Because the firmware uses the top of the SBC-11/21 on-board RAM as its scratchpad, the user should not write to any address above 167642 unless specifically defined in this User's Guide.

The vector at 140 controls the BREAK interrupt. Changing locations 140 and 142 could result in the inability to suspend program execution.

# 4.6.4 CPU Priority

When the PSW is set to 340, the BREAK key will have no effect and will not invoke Macro-ODT. Running at a level 6 priority (PSW set to 300) is acceptable for most programming needs. This will disable all interrupts except for BREAK.

# 4.6.5 Terminal Related Problems

Macro-ODT echoes every character typed in response to the '@' prompt. Some intelligent terminals also respond to control characters as commands. The results may include loss of communication.

# 4.6.6 Spurious Halts

When the last word of an instruction is all zeros and causes a bus time-out, Macro-ODT will interpret it as a HALT instruction and print the contents of PC on the terminal before issuing the '@' prompt.

## 4.6.7 Serial I/O Protocol

The Macro-ODT operates the serial line interface in full-duplex mode, and each character is echoed by the microprocessor to the terminal. Programmed I/O methods are used instead of interrupts. When the Macro-ODT firmware is busy printing a multicharacter message using the transmit side of the interface, the firmware is not monitoring the receive side for incoming characters. Any characters coming in at this time are lost. The interface may set the overrun error bit, but the Macro-ODT does not check this bit, and those characters are not recognized. All peripherals communicating with the Macro-ODT through this interface must observe this protocol.

# 4.6.8 Interrupt Vector Initialization

On power-up, Macro-ODT initializes the LTC interrupt vector (REVNT at 100) and the BREAK interrupt vector (BKRQ at 140). Other vectors are not initialized and may contain erroneous data.

# CHAPTER 5 SYSTEM ARCHITECTURE

# 5.1 INTRODUCTION

This chapter describes the architecture of the microprocessor, memory organization, and power-up method. The microprocessor architecture describes the registers, hardware stack, interrupts, and direct memory access (DMA) mechanism. The memory organization describes byte or word addressing and memory mapping. The power-up procedure and initialization are also described.

# 5.2 MICROPROCESSOR ARCHITECTURE

The SBC-11/21 microprocessor executes a subset of the PDP-11 instruction set. It has eight high-speed general-purpose registers that are used as accumulators, address pointers, index registers, and for other special functions. The microprocessor executes single and double operand instructions using either 16-bit words or 8-bit bytes. The direct memory access (DMA) function transfers data directly from the LSI-11 bus to the on-board I/O devices and memory while the program continues to run.

#### 5.2.1 Registers

As shown in Figure 5-1, the microprocessor contains a number of internal registers that are used for many purposes. The registers are divided into two groups:

- 1. General
- 2. Status

**5.2.1.1 General Registers** – The microprocessor contains eight 16-bit general-purpose registers that can perform many functions. These registers operate as accumulators, index registers, autoincrement registers, autodecrement registers, or as stack pointers for temporary storage of data. Arithmetic operations can be performed from one general register to another, from one memory location or device register to another, or between memory locations or a device register and a general register.

Registers R6 and R7 are dedicated. R6 is the stack pointer (SP) and contains the location (address) of the last entry in the stack. Register R7 is the processor program counter (PC) and contains the address of the next instruction to be executed. It is normally used for addressing purposes only and not as an accumulator.

**5.2.1.2** Status Register – The PSW contains information on the current processor status. This information includes the current processor priority, the condition codes describing the arithmetic or logic results of the last instruction, and an indicator for detecting the execution of an instruction to be trapped during program debugging. Figure 5-1 shows the PSW format; Table 5-1 lists status word bit descriptions. Certain instructions allow programmed control of condition code bits and loading and storing (moving) the processor status. Not all instructions affect the condition codes in an obvious way. See Chapter 7 for details on specific instructions.

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1				L	1		Р	1 RIORIT 1	Y ·	TRACE TRAP	NEG	ZERO	OVER FLOW	CARRY




Figure 5-1 Registers and Processor Status Word

MR-7829

# 5.2.2 Hardware Stack

PROCESSOR STATUS

The hardware stack is part of the basic design architecture of the SBC-11/21. It is an area of memory used by the programmer or by the operating system for temporary storage and linkage. It is controlled on a LIFO (last in/first out) basis; items are recovered in the reverse of the order they were stored. The stack starts at the highest location reserved for it (376 octal at power-up) and expands linearly downward to a lower address as items are added to the stack.

It is not necessary to keep track of the actual locations into which data is being stacked. This is done automatically through the use of the stack pointer. Register R6 always contains the memory address where the last item is stored in the stack. Instructions associated with subroutine linkage and interrupt service automatically use R6 as the hardware stack pointer. For this reason, R6 is often referred to as the system SP. The hardware stack is organized in full word units only.

# 5.2.3 Interrupts

Interrupts are requests, made by peripheral devices, that cause the processor to temporarily suspend its present program execution to service the requesting device. A device can interrupt the processor only when its priority is higher than the processor priority indicated by PSW < 7:5>, as shown in Table 5-2.

SBC-11/21 supports a vectored interrupt structure with priority on four levels. In addition, it supports two nonmaskable interrupts: power fail and HALT.

Bits	Name	Description
15–08	N/A	These bits are not accessible to the programmer and contain no valid information.
07–05	Priority	These bits define the current priority level of the microprocessor pro- gram, and only interrupts with a higher priority are recognized by the microprocessor. Table 5-2 describes the microprocessor interrupt levels as functions of bits 5-7.
04	Trace	When set, this bit allows the microprocessor to trap to locations 14 and 16 after an instruction is executed. It can only be set by executing an RTI or RTT instruction with the correct PSW on the stack. The trace bit allows programs to be single stepped and is useful for debugging.
03	Condition code N	This bit is set when an instruction causes the result to be negative.
02	Condition code Z	This bit is set when an instruction causes the result to be zero.
01	Condition code V	This bit is set when an instruction causes an overflow condition.
00	Condition code C	This bit is set when an instruction causes a carryout of the most significant bit.

# Table 5-1 Processor Status Word Bit Descriptions

Microprocessor Priority	Interrupt Levels Acknowledged	PSW 7	Bits 6	5
Level 7	Nonmaskable interrupt	1	1	1
Level 6	7	1	1	0
Level 5	7,6	1	0	1
Level 4	7,6,5	1	0	0
Level 0–3	7,6,5,4	0	Х	Х

Table 5-2PSW Interrupt Levels

Every interrupt except HALT is associated with an interrupt vector. The interrupt vector is a pair of words: the next PC (address of that device's service routine) and the next PSW (priority with which the routine must be executed). Upon interrupt, the current PC and PSW are saved on the stack, and the new PC and PSW are loaded from the vector address.

Up to sixty-four vectors may reside in the first 256 memory locations (octal 374 is the highest vector location). The vector address is provided by the interrupting device (external vector address) or generated internally by the microprocessor.

# NOTE

The power fail interrupt uses interrupt vector address 24. The HALT interrupt is not associated with a vector. It pushes the PC and PSW on the stack and immediately goes to the restart address with PSW 340.

The SBC-11/21 has eleven interrupt sources. Nine of these are maskable; two are nonmaskable. An interrupt request can occur at any time, but it is not acknowledged until the completion of the current instruction. This lets the microprocessor execute a program until the interrupt occurs and then vector to the service routine for the interrupt. After the service routine is completed, a return from interrupt instruction (RTI) is executed. The microprocessor then pops the top two words, the original PC and PSW, from the system stack, and the interrupted program is continued.

Table 5-3 lists the eleven interrupt sources with their priorities. For a device to be serviced, its priority level must be higher than the current microprocessor level. When two devices with equal priority numbers request an interrupt at the same time, the device nearest to the top of the table is serviced first.

When an interrupt is requested by several LSI-11 bus devices at the same time, the device electrically nearest to the SBC-11/21 is serviced first.

# 5.3 DMA (DIRECT MEMORY ACCESS)

DMA allows the programmer to implement block transfers by specifying the direction of transfer, the starting address in memory, the number of words, and any additional parameters that an external device requires. SBC-11/21 does not have an on-board DMA interface but it can support DMA transfers for external devices via the LSI-11 bus interface. A typical device using the DMA mechanism is the RX02 double-density floppy diskette. User-designed devices can also be connected to the SBC-11/21 DMA facility. See Chapter 9 for more information.

#### 5.4 MEMORY ORGANIZATION

The SBC-11/21 memory uses on-board memory and LSI-11 bus memory. The memory map configurations and the types of on-board memory chips are described in Chapter 2. The memory maps are described in Figure 5-2. Addresses from 0 to 376 octal are reserved for vector locations, and addresses from 60Kb to 64Kb are reserved for I/O devices.

The address space of the SBC-11/21 module is 64Kb. A 16-bit word is two 8-bit bytes with bits 0-7 representing the low byte and bits 8-15 representing the high byte. Words are always addressed by even numbers. The bytes are addressed by either even or odd numbers. The high bytes are stored in the odd numbered locations, and the low bytes are stored in the even numbered locations.

# 5.5 POWER-UP/POWER-DOWN FACILITY

The SBC-11/21 has facilities for an automatic program startup when power is turned on and for orderly shutdown, without loss of data, when power is turned off or lost. This is done with a combination of hardware features and software.

Interrupt Source	Control Signal	Priority Level	Vector Address**
HALT	-CTMER	nonmaskable	*
Power fail	-PFAIL	nonmaskable	24
LSI-11 bus signal BHALT	BKRQ	7	140
LSI-11 bus signal BEVNT	REVNT	6	100
SLU2 REC	RDL2	5	120
SLU2 XMIT	XDL2	5	124
Parallel I/O B	PBRQST	5	130
Parallel I/O A	PARQST	5	134
SLU1 REC	RDL1	4	60
SLU1 XMIT	XDL1	4	64
LSI-11 bus signal BIRQ4	IRQ4	4	Read from LSI-11 bus

# Table 5-3SBC-11/21 Interrupts

\* The microprocessor jumps directly to the restart address with a PSW priority level 7. (RESTART is loaded into PC and 340 into PSW.)

\*\* All vectors defined in this table are internal vectors supplied by the microprocessor except for the BIRQ4 interrupt which is read from the bus.

Hardware features:


- Two signal lines in the LSI-11 bus, BDCOK H and BPOK H, are used only for powerup/power-down protocol. These signals are usually generated by the power supply.
- One signal line in the LSI-11 bus, BINIT L, that resets the system.
- The vectoring on interrupt facility of the SBC-11/21.
- Battery backup connections.

Software features:

The programmer must provide power-up and power-down routines and store their addresses at the jumper-selected start address for power-up and at location 24 for the power-down routine.

For a detailed description of the power-up/power-down protocol, see Chapter 9.

5-5



NOTES:

1. SOCKET SET A IS MAPPED OVER SOCKET SET B AND IS THEREFORE LIMITED TO USING EITHER SOCKET A OR SOCKET B, BUT NOT BOTH TOGETHER.

SOCKET B, BUT NOT BOTH TOGETHER. 2. ADDRESSES 160000 THROUGH 160007 ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.

3. THIS SECTION CONTAINS THE LOCAL I/O ADDRESSES FOR THE SLUS AND PPI. ALL UNASSIGNED ADDRESSES ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.

MR-6643



# CHAPTER 6 PROGRAMMING INFORMATION

## 6.1 INTRODUCTION

The SBC-11/21 has three on-board interfaces: one parallel I/O line and two serial I/O lines. These interfaces contain many programmable features that allow the user to change their operating characteristics. This chapter explains how this is done.

The SBC-11/21 also has hardware that enables the microprocessor to operate in a controlled sequence when the power is turned on and off. This hardware requires software to make it work. The basic principles of this programming are described in Appendix C.

### 6.2 ASYNCHRONOUS SERIAL LINE UNITS

The two serial line units (SLUs), shown in Figure 6-1, provide the means of transferring data between the microprocessor and two user connectors, J1 or J2. The user interfaces support the EIA RS-232C standard and RS-423 protocol at baud rates from 300 to 38,400.

Each SLU has four addressable registers. These four registers are listed in Table 6-1 and illustrated in Figure 6-2; their functions are described in Table 6-2, Table 6-3, Table 6-4, and Table 6-5. The registers can be accessed by the microprocessor or any DMA bus master. SLU1, with the correct software handling, can be used as a system console and is capable of initiating a hardware interrupt when BREAK is detected. The SBC-11/21 can be configured for the BREAK to cause a level 7 interrupt with an internal vector of 140, to enable the BHALT interrupt, or to request a HALT trap to the restart address. SLU2 provides three line time clocks at 50 Hz, 60 Hz, and 800 Hz, which can be wire-jumper configured to enable the BEVNT level 6 interrupt. See Chapter 2 for details on how to configure the SLUs.

### 6.2.1 Data Baud Rates

The serial line units transmit or receive data serially by bit and by character. Each character has ten bits; a start bit, eight bits of data, and the stop bit. Split-speed operation of the receiver and transmitter for the SLU is not supported, and the user cannot supply an external baud rate clock to the SLU. During power-up or reset, the outputs are disabled, and later, the baud rate defaults to 300.

Baud rates are programmable for 300, 600, 1,200, 2,400, 4,800, 9,600, 19,200 or 38,400 when bit 1 of the transmitter control and status register (TCSR) is set to a one. The baud rate is then selected by programming bits 5-3 of the TCSR.

The bits used for the baud rate selection are level sensitive and do not latch. Therefore, the software in control of the TCSR must use bit set and bit reset type instructions after the baud rate is written into the SLU. Each SLU provides an output at TTL levels to pin 1 of its connector (J1 or J2) at sixteen times the baud rate selected for that SLU.

The Macro-ODT option has the autobaud feature that enables SLU1 to adjust itself to the terminal's baud rate between 300 and 9,600 baud. The autobaud feature operates only when Macro-ODT is running on the system.




Figure 6-1 Serial Line Unit (SLU) Interface

Register	Description	Address	AD2	AD1
SLU1				
RCSR	Receiver control and status	177560	0	0
RDBR	Receiver data buffer	177562	0	1
TCSR	Transmitter control and status	177564	1	0
TDBR	Transmitter data buffer	177566	1	1
SLU2				
RCSR	Receiver control and status	176540	0	0
RDBR	Receiver data buffer	176542	0	1
TCSR	Transmitter control and status	176544	1	0
TDBR	Transmitter data buffer	176546	1	1
TCSR	Transmitter control and status	176544		0 1 1

# Table 6-1 Serial Line Unit Register Addresses

#### RECEIVER CONTROL AND STATUS REGISTER

_	15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
	0	0	0	0	RCV ACT	0	0	0	RCV DONE	RCV IE	0	0	0	0	0	0

SLU 1 ADDRESS 177560 SLU 2 ADDRESS 176540

#### RECEIVER DATA BUFFER REGISTER

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
ERR	OR ERR	FR ERR	0	REC BRK	0	0	0		1	RECE	VED D	ATA BI	UFFER	,	
SLU 1	SLU 1 ADDRESS 177562														

SLU 2 ADDRESS 176542

#### TRANSMITTER CONTROL AND STATUS REGISTER

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	0	0	0	XMIT RDY	XMIT IE	PBR SEL2	PBR SEL1	PBR SELO	MAINT	CIND	XMT BRK

SLU 1 ADDRESS 177564 SLU 2 ADDRESS 176544

### TRANSMITTER DATA BUFFER REGISTER

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	0	0	0		T	TRAN	SMIT D	ATA B	UFFER		
	ADDRE		566				L		L	L		•	<b>.</b>		

MR-7208

SLU 2 ADDRESS 176546

# Figure 6-2 Serial Line Unit Register Bit Maps

Bits	Name	Direction	Function
12-15	Not used	Read only	Reserved for future use.
.11	Receiver active	Read only	This bit is set to a one by the start bit and is cleared to a zero by the stop bit at the end of each byte. It is also cleared to a zero on the power-up.
08-10	Not used	Read only	Reserved for future use.
07	Receiver done	Read only	This bit is set to a one when the byte received is transferred into the RCV data buffer. It is cleared to a zero when the RCV data buffer is read. It is also cleared to a zero on power-up.
06	Receiver interrupt enable	Read/ write	This bit is set to a one under program control. When set, it allows an interrupt request to be initiated whenever the receiver done bit is set. It is cleared to a zero by reset, <b>power-up</b> ,or under program control. Refer to Chapter 2 for interrupt jumper configuration.
00–05	Not used	Read only	Reserved for future use.

# Table 6-2 Receiver Control and Status Bit Descriptions

# Table 6-3 Receiver Data Buffer Bit Descriptions

Bits	Name	Direction	Function
15	Error	Read only	The bit is set to a one when the overrun error or the framing error bit is set. It is cleared to a zero when the error producing condition is removed.
14	Overrun error	Read only	The bit is set to a one when the received byte is transferred into the RCV data buffer before the RCV done bit is cleared. The overrun error indicates that the previous byte in the RCV data buffer was not cleared prior to receiving a new byte. The bit is updated when a byte is transferred into the RCV data buffer and cleared to a zero on power-up.
13	Framing error	Read only	The bit is set to a one when the received character does not have a valid stop bit and is transferred into the RCV data buffer. The bit is cleared to a zero when a character with a valid stop bit is received and is transferred into the RCV data buffer or on power-up.
12	Not used	Read only	Reserved for future use.

Bits	Name	Direction	Function
11	Received break	Read only	The bit is set to a one when the received signal goes from a mark to a space and stays in the space condition for 11 bit times after serial reception starts. The bit is cleared to a zero when the received signal returns to the mark condition or on power-up.
08-10	Not used	Read only	Reserved for future use.
00-07	Received data buffer	Read only	These eight bits represent the most recent byte received. These bits are cleared to zero on power-up.

 Table 6-3
 Receiver Data Buffer Bit Descriptions (Cont)

Bits	Name	Direction	Func	tion					
08-15	Not used	Read only	Rese	rved for	future	use.			
07	Transmitter ready	Read only	The bit is set to a one when the XMIT data buffer is ready to accept a byte. The bit is cleared to a zero by writing into the XMIT data buffer. The bit is also set to a one on power-up.						
06	Transmitter interrupt enable	Read/ write	This bit is set to a one under program control. When set, it allows an interrupt request to be initiated whenever the trans- mitter ready bit is set. The bit is cleared to a zero by reset, power-up, or under program control.						
03-05	Programmable* baud rate select	Read/ write	gram	ese bits selects the baud rate under pro- ed the programmable baud rate select en- baud rates are selectable by setting these					
			05	04	03	Baud Rate			
			0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	300 600 1,200 2,400 4,800 9,600 19,200			
			1	1	1	38,400			
				-	-	nable baud rate select enable bit is not faults to 300.			

 Table 6-4
 Transmitter Control and Status Bit Descriptions

Bits	Name	Direction	Function
02	Maintenance	Read/ write	This bit is controlled by the program. When set to a one the transmitter serial output is connected to the receiver serial input and disconnects the external serial input. This bit is cleared to a zero by INIT, power-up, or the program.
01	Programmable* baud rate enable	Read/ write	This bit is controlled by the program. When set to a one, bits 03–05 are used to determine the baud rate. When cleared to a zero, the baud rate will be 300 baud. This bit is cleared to a zero by INIT, power-up, or the program.
00	Transmit break	Read/ write	This bit is controlled by the program. When set to a one, the serial output is forced into the space condition. This bit is cleared by INIT, power-up, or the program.

# Table 6-4 Transmitter Control and Status Bit Descriptions (Cont)

\* The transmitter programmable baud rate select and enable bits are level sensitive and are not latched. This requires that software in control of the TCSR must use bit set and clear instructions to access the TCSR once the baud rate has been written into the SLU.

Bits	Name	Direction	Function
08-15	Not used	Read only	Reserved for future use.
00–07	Transmit data buffer	Read/write	These eight bits represent the next data byte to be transmit- ted. These bits are cleared by power-up.

Table 6-5	Transmitter	Data	Buffer	Bit	Descriptions
	I I MIISIMUUUI	Data	Durici	$\mathbf{D}\mathbf{n}$	Descriptions

#### 6.2.2 Interrupts

Each SLU provides both a receiver interrupt and a transmitter interrupt to request service from the onboard microprocessor. Receiver and transmitter requests can be independently enabled by software. The receiver interrupt request is enabled when the RCV interrupt enable (bit 6) of the receiver control and status register (RCSR) is set to a one.

SLU2 has a higher interrupt priority, level 5, than SLU1 which has a level 4 interrupt priority. Within each unit, the receiver has higher priority than the transmitter. SLU1 uses vector address 60 for the receiver and 64 for the transmitter. SLU2 uses vector address 120 for the receiver and 124 for the transmitter. These relationships are described in Table 5-3.

## 6.3 PROGRAMMING THE PARALLEL I/O INTERFACE

The parallel I/O interface, illustrated in Figure 6-3, provides a means of transferring data between the microprocessor bus and the user interface connector J3. The interface has four addressable registers for data and control. Table 6-6 describes these registers.

Port A and B registers are used only for data transfer to and from the user interface. Port C is used for both data transfer and control. The control word register is used only for control of the parallel I/O interface. The interface is programmable by using this register. In addition to software programming, the parallel interface can also be programmed by hardware (see Chapter 2).

The parallel I/O interface is complex, and understanding all its capabilities requires considerable effort. However, efficient use can be made of the parallel I/O using a subset of its capabilities. The following paragraphs are organized to help users find needed information. The flowchart in Figure 6-4 provides an overview of the following discussion on the parallel I/O interface, and helps guide users to the paragraphs of specific interest to them.

### 6.3.1 Modes of Operation

The interface ports can operate in three basic modes that are selected by system software setting bits in the control word register. The modes are defined as mode 0, 1, and 2 and define how the data is routed through ports A and B.

## NOTE

If the bidirectional buffers are being hardwired, care must be taken to ensure that the wired direction agrees with the programmed directions of ports A and B. This is necessary to prevent driver output to driver output connections, which could damage the integrated circuits.

 Register	Address	Status	
Port A	176200	Read/write	
Port B	176202	Read/write	
Port C	176204	Read/write	
Control word	176206	Write only	

### Table 6-6 Parallel I/O Register Addresses




Figure 6-3 Parallel I/O Interface




Figure 6-4 Parallel I/O Flowchart

6-9

**6.3.1.1** Port C Register – The bit assignments for the port C register are dependent on the mode selected and the direction of ports A and B. This register provides the handshake controls to interface between the 8255A-5 and the output connector. The handshake control bits are set/reset by using the control word register which is described in Paragraph 6.3.2. The port C condition for the different modes is described in the following paragraphs that explain the modes.

**6.3.1.2** Mode 0 Basic Input/Output – Mode 0 provides simple input and output of either port A or port B or both as described in Table 6-7. The data is read from the port if programmed as an input or written to the port if programmed as an output with no handshaking requirements. The port A and port B bidirectional buffers may be hardwired as described in Chapter 2. They may also be program controlled by port C bits 4 and 6 if dynamic change of the port direction is wanted. In this mode, the outputs are latched but the inputs are not.

PPI Element	To Act as Input	To Act as Output	Direction Control via Port C
Port A	M52 to M50	M52 to M51	M52 to M54 or M58
Port B	M49 to M50	M49 to M51	M49 to M54 or M58
PC7	Never an input	Always an output	
PC6	M54 to M53	Never an output	
PC5	Never an input	Always an output	
C4	M58 to M65	Never an external output	
C3	Never an input	Interrupt A (vector 134) Always an output	
PC2	Always an input	Never an output	
PC1	Never an input	Always an output	
PC0	Never an input	Interrupt B (vector 130) Always an output	

 Table 6-7
 Mode 0 Configuration

**6.3.1.3** Port A and B Registers – The bit assignments for the port A and B registers are shown in Figure 6-5 and described in Table 6-8. The port A and B registers are used as data buffers for all modes of operation.

**6.3.1.4** Port C Register in Mode 0 – Ports A and B use no handshaking signals, and some port C lines can be used as input/output data lines. The bit assignments are shown in Figure 6-6 and described in Table 6-9. When PC0 and PC3 lines are not used as interrupt requests, they should be cleared by the control word to prevent false interrupts.

**6.3.1.5** Mode 1 (Strobed Input/Output) – In mode 1, the lines on port C generate or accept signals from the user interface that control the transfer of data through ports A and B. Port C bits 0–3 (lower nibble) are used with port B, and bits 4–7 (upper nibble) are used with port A. These signals are known as handshaking signals. The basic functions of these control signals are defined in Table 6-10 followed by a more detailed description of the handshake protocol.

Table 6-11 describes the four input/output combinations of ports A and B usable in mode 1. The port C bit assignments used in mode 1 are illustrated in Figure 6-7 and described in Table 6-12. Table 6-13 links operation of mode 1 to the jumper configurations discussed in Chapter 2.




Figure 6-5 Mode 0 Port A or B Bit Assignments

Table 6-8	Mode 0	) Port	A or B	<b>Bit Descriptions</b>
				Die Desemptions

Bits	Name	Direction	Function
08-15	Undefined	_	Not valid if a read is performed on the entire word.
00–07	Port data	Read/write	Data to output or input data to be read, depending on the port direction.

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
			UNDE	FINED	1	1	1	I/O PC7	I/O PC6	I/O PC5	1/0 PC4	NOT USED	IN- PUT PC2	NOT USED	NOT USED	
															MR-7212	

Figure 6-6 Mode 0 Port C Bit Assignments

Bits	Name	Direction	Function
08-15	Undefined	_	Not valid if a read is performed on the entire word.
07	PC7	Read/write*	Output bit, drives the LED.
06	PC6	Read/write*	If port C upper is defined as input and M54 is connected to M53, it is an input bit. If port C upper is defined as output and M54 is connected to M52 (M49), it is output that controls the buffer direction for port A (port B). A one sets the buffer for input and a zero for output.
05	PC5	Read/write*	Same as PC7, no LED.
04	PC4	Read/write*	If port C upper is defined as input and M58 is connected to M65, it is an input bit. If port C upper is defined as output and M58 is connected to M49 (M52), it is output that controls the buffer direction for port B (port A). A one sets the buffer for input and a zero for output.
03	PC3	Not used	Not valid
02	PC2	Read only	Input bit
00-01	PC0-PC1	Not used	Not valid

 Table 6-9
 Mode 0 Port C Bit Descriptions

\* Bit is written by using the control word bit set/reset function explained in Paragraph 6.3.2.

Signal	Abbreviated/ Port C Bit	Function
Strobe input	STB <sub>A</sub> /PC4 STB <sub>B</sub> /PC2	A low on this input loads user data into the input latch.
Input buffer full	IBF <sub>A</sub> /PC5 IBF <sub>B</sub> /PC1	A high on this output acknowledges that the data has been loaded into the input latch. Set by STB and reset by the program reading the input latch.
Interrupt request (Input mode)	INTR <sub>A</sub> /PC3 INTR <sub>B</sub> /PC0	A high on this output can interrupt the CPU when an in- put device strobes its data into the port.
Interrupt enable (Input mode)	INTE <sub>A</sub> /PC4 INTE <sub>B</sub> /PC2	Enables setting of $INTR_A$ and $INTR_B$ . Program controlled by PC4 or PC2.
Output buffer full	OBF <sub>A</sub> /PC7 OBF <sub>B</sub> /PC1	This output goes low to tell the user interface that the CPU has written data to the port. Reset by ACK input going low.
Acknowledge input	ACK <sub>A</sub> /PC6 ACK <sub>B</sub> /PC2	A low on this input tells the processor that the user's device accepted the data from A or B.
Interrupt request (Output mode)	INTR <sub>A</sub> /PC3 INTR <sub>B</sub> /PC0	A high on this output can interrupt the CPU when an output device has accepted data transmitted by the CPU. Set by ACK and reset when new data is written to the port.
Interrupt enable (Output mode)	INTE <sub>A</sub> /PC6 INTE <sub>B</sub> /PC2	Enables setting of INTR. Program controlled by PC6 or PC2.

# Table 6-10 Port C Control Signals in Mode 1

Port C Bit Functions	Port A Input with Port B Output	Port A Output with Port B Input	Ports A & B Output	Ports A & B Input
STBA	PC4	N/A	N/A	PC4
STB <sub>B</sub>	N/A	PC2	N/A	PC2
IBFA	PC5	N/A	N/A	PC5
IBF <sub>B</sub>	N/A	PC1	N/A	PC1
INTRA	PC3	PC3	PC3	PC3
INTR <sub>B</sub>	PC0	PC0	PC0	PC0
OBFA	N/A	PC7	PC7	N/A
OBF <sub>B</sub>	PC1	N/A	PC1	N/A
ACKA	N/A	PC6	PC6	N/A
ACKB	PC2	N/A	PC2	N/A
Other port C outputs	PC7 (controls LED)	N/A	PC5	N/A
Other port C inputs	N/A	PC4	N/A	PC6,7
Control Word				
D0 (Direction of PC0-3) D1 (Direction of port B) D2 (Mode of port B) D3 (Direction of PC4-7) D4 (Direction of port A) D5 Port A mode D6 Port A mode D7 Mode set enable	X 0 1 0 1 1 0 1	X 1 1 1 0 1 0 1	X 0 1 1 0 1 0 1	X 1 1 0 1 1 0 1

Table 6-11Combinations of Mode 1




Figure 6-7 Mode 1 Port C Bit Assignments

Bits	Name	Direction	Function
08-15	Undefined	_	Not valid if a read is performed on the entire word.
07	PC7	Read/write*	If port A mode 1 input:
			If port C bits 04–07 are defined as output, this bit is an output bit and controls the LED. A zero turns the LED on, and a one turns it off.
			Unused if port C bits 04-07 are defined as input.
	OBFA**	Read only	If port A mode 1 output:
			OBFA goes low to indicate that data has been written into the output buffer by the processor. This bit is set when the ACKA (PC6, M54 to M53) input goes low indicating that the external device has accepted the output data. OBFA is present on PC7 to the external device.
06	PC6	Read/write*	If port A mode 1 input:
			If port C bits 04–07 are defined as input and M54 is connected to M53, it is an input bit. If port C bits 04–07 are defined as output and M49 is connected to M54, it is an output that controls the buffer direction for port B. A one sets the buffer for input, and a zero sets the buffer for output.
	INTEA	Read/write*	If port A mode 1 output:
			When set, INTEA enables INTRA to interrupt the SBC-11/21 when output data has been accepted by the external device.

 Table 6-12
 Mode 1 Port C Bit Descriptions

Bits	Name	Direction	Function
	ACKA		When M54 is connected to M53, an external signal acknowl- edging the receipt of data acts as INTEA.
05	IBFA	Read only	If port A mode 1 input:
			IBFA indicates that the input data has been latched for port A. It is set by the STBA input (PC4, M58 to M65) going low and is reset by the processor reading the port data. This signal is present on PC5 to the external device.
	PC5	Read/write*	If port A mode 1 output:
			If port C upper is defined as output, it is an output bit. If port C upper is defined as input, it is unused.
04	INTEA	Read/write*	If port A mode 1 input:
			If set, INTEA will allow INTRA to interrupt the SBC-11/21 whenever the input buffer is full.
	PC4	Read/write*	If port A mode 1 output:
			If port C bits 04–07 are defined as output and M49 is con- nected to M58, this bit is output that controls the direction of the port B buffer. A one sets the buffer for input and a zero sets it for output. If port C bits 04–07 are defined as input and M58 is connected to M65, it is an input bit and is inter- preted as STBA (input strobe).
03	INTRA	Read only	If port A mode 1 input:
			A one indicates that port A has valid input data. It is set by STBA (PC4, M58 to M65) being pulsed low and is reset by the processor reading the port data. INTRA is enabled by INTEA being a one and disabled by INTEA being a zero.
			If port A mode 1 output:
			A one indicates that port A is ready to accept new output data. It is set by ACKA (PC6, M54 to M53) being pulsed low and reset by the processor writing new output data to the port. Enabled and disabled as above.
			When enabled, INTRA interrupts the processor and has a vector of 134.
			This signal is also an output to the external device on line PC3.

# Table 6-12 Mode 1 Port C Bit Descriptions (Cont)

Bits	Name	Direction	Function
02	INTEB	Read/write*	When set, INTEB will allow INTRB to interrupt the SBC-11/21 to request service.
01	IBFB	Read only	If port B mode 1 input:
			IBFB indicates input data has been latched for port B when a one. It is set by the STBB (PC2) being low and is reset by the processor reading the port data. This signal is present on PC1 to the external device.
	OBFB**	Read only	If port B mode 1 output:
			OBFB goes low to indicate that the processor has written data to the port. This bit is set by ACKB (PC2) going low, indicat- ing the external device has accepted the output data. This sig- nal is present on PC1 to the external device.
00	INTRB	Read only	If port B mode 1 input:
			A one indicates port B has valid input data. It is set by STBB (PC2) being pulsed low and is reset by the processor reading the port data. INTRB is enabled when INTEB is one and disabled when it is zero.
			If port B mode 1 output:
			A one indicates that the port is ready to accept new output data. It is set by ACKB (PC2) being pulsed low and reset by the processor writing new output data to the port. Enabled and disabled as above.
			This signal is also an output to the external device on PC0.

 Table 6-12
 Mode 1 Port C Bit Descriptions (Cont)

\*Bit is written by using the control word bit set/reset function described in Paragraph 6.3.2.

\*\*If OBF is asserted low and a read or write access is made to the port by the processor before an ACK strobe is sent by the external device, the OBF line for the accessed port will negate during the assertion of the read or write to the port and become reasserted when the read or write operation is complete.

PPI Element	Input Conditions	Output Conditions	Program Control via Port C
Port A	M52 to M50	M52 to M51	N/A
Port B	M49 to M50	M49 to M51	M49 to M54 or M58
PC7	Never an input	Output buffer A full	
PC6	M53 to M54 (Acknowledge A)*	Never an external output	
PC5	Never an input	Input buffer A full	
PC4	M65 to M58 (Strobe A)	Never an external output	
PC3	Never an input	Interrupt A (vector 134)	
PC2	Strobe B in input mode Acknowledge B in output mode	Never an output	
PC1	Never an input	Buffer B full on input or output	
PC0	Never an input	Interrupt B (vector 130)	

 Table 6-13
 Mode 1 Configuration

\*User's hardware acknowledges receipt of data output by port A.

**6.3.1.6** Mode 2 (Strobed Bidirectional I/O) – Mode 2 implements communication with a user device over a single 8-bit bus for both transmitting and receiving data. Handshaking and interrupt signals are used as they are in mode 1.

Mode 2 is used with port A only and five control lines on port C. Both inputs and outputs are latched. When port A is operating in this mode, the port B bidirectional buffers cannot be operated under program control because PC4 and PC6 are being used. Port B can operate in either mode 0 or mode 1 but the buffers must be hardwired. PC0-PC2 are defined by port B conditions for mode 1 and are available as I/O lines when port B is in mode 0.

Control signals are defined in Table 6-14. The port C bit assignments as used in mode 2 are illustrated in Figure 6-8 and described in Table 6-15. Table 6-16 links operation of mode 2 to the jumper configurations discussed in Chapter 2.

Signal	Abbreviated/ Port C Bit	Function
Interrupt request	INTR <sub>A</sub> /PC3	A high on this output can interrupt the CPU for both input and output operations.
Output buffer full	OBF <sub>A</sub> /PC7	This output goes low to indicate that the CPU has writ- ten data to port A.
Acknowledge	ACK <sub>A</sub> /PC6	A low on this input enables the output tristate buffers of port A to send out the data. Otherwise, that buffer is in the high impedance state.
Interrupt enable	INTEA1/PC6	Enables INTR when OBF is true. Controlled by bit set/reset of PC6.
Strobe input	STB <sub>A</sub> /PC4	A low on this input loads data into the input latch.
Input buffer full	IBF <sub>A</sub> /PC5	A high on this output indicates that data has been loaded into the input latch.
Interrupt enable	INTEA2/PC4	Enables INTR when IBF is true. Controlled by bit set/reset of PC4.

# Table 6-14Port C Control Signals in Mode 2




Figure 6-8 Mode 2 Port C Bit Assignments

Bits	Name	Direction	Function
08-15	Undefined	-	Not valid if a read is done on the entire word.
07	OBFA	Read only	Will go low to indicate that the processor has written output data to the port. It goes high when ACKA (PC6, M54 to M53) goes low indicating the external device has accepted the data. This signal is output on PC7 to the external device.
06	INTEA1	Read/write*	When this bit is set, it allows an interrupt INTRA when the output buffer is ready to accept new data.
05	IBFA**	Read only	IBFA indicates that input data has been latched when it is a one. This bit is reset when the processor reads the input data. This signal is output on PC5 to the external device.
04	INTEA2	Read/write*	When this bit is set, it allows an interrupt INTRA when the input buffer is full.
03	INTRA	Read only	A high on this bit indicates that the port is requesting service of the processor. This signal is output on PC3 to the external device.
02-00	PC0-PC2	-	These bits are defined by port B mode selection.

Table 6-15Mode 2 Port C Bit Descriptions

\* Bit is written by using the control word bit set/reset function described in Paragraph 6.3.2.

\*\* When using port A in mode 2 operation, the software must clear the input buffer of port A if the input buffer full flag (IBFA) is set before it performs the read during an intended write to ensure that the handshake lines and port flags are not set out of sequence.

PPI Element	Input Conditions	Output Conditions
Port A	Bidirectional bus	M52 to M54 to M53
Port B	Hardwired only	Hardwired only
PC7	Never an input	Output buffer A full
PC6	Acknowledge A	Never an output
PC5	Never an input	Input buffer A full
PC4	Strobe A (M65 to M58)	Never an output
PC3	Never an input	Interrupt A (vector 134)
PC2	Always an input	Never an output
<b>PC</b> 1	Never an input	Always an output
PC0	Never an input	Always an output

# Table 6-16 Mode 2 Configuration

### 6.3.2 Control Word Register

The control word register controls the operation of the parallel interface. If bit 7 is set, the contents of the register determine the mode of operation and the input/output direction of the ports. If bit 7 is cleared, the contents of the register set/reset the port C register bits. The functions of the register bits are described in Table 6-17 and are selected by the state of the bit.

**6.3.2.1** Mode Selection – The user determines the mode of operation for the ports and defines them as inputs, outputs, or bidirectional. The user then must ensure that the bidirectional buffers are configured (see Chapter 2) to match the software requirements. Table 6-18 lists all the control words available for the control word register. The user selects the control word that matches the requirements and loads it into the register. The register is defined as write only; reading the register results in erroneous data.

**6.3.2.2** Setting Bits in Port C – The control word register is also used to set or reset the port C register bits. The control word bit functions are described in Table 6-19. To set a bit, the register is loaded with bit 7 cleared, bits 1–3 equal to the bit number being set, and bit 0 set. To reset the same bit, bit 0 is cleared. The bit set/reset can be used to enable or disable the port A and port B interrupts for the SBC-11/21. The control words used to enable or disable the interrupts are listed in Table 6-20.

Bits	Bit Set	Bit Reset	
08–15	Unused	Unused	
07	Always set	Always set	
06	Port A mode 2	Port A mode 0 or 1	
05	Port A mode 1	Port A mode 0	
04	Port A input	Port A output	
03	Port C bits 04 and 06 inputs	Port C bits 04–07 outputs	
02	Port B mode 1	Port B mode 0	
01	Port B input	Port B output	
00	Port C bit 02 input	Port C bits 00, 01, and 03 outputs	

## Table 6-17 Control Register Mode Selection Bit Functions

	Port B Mode 0 IN	Port B Mode 0 OUT	Port B Mode 1 IN	Port B Mode 1 OUT	Port C PC4,PC6	Port C PC5,PC7
						- 
Port A Mode 0 IN	233	231	237	235	Input	
	233	221	227	225		Output
Port A Mode 0 OUT	213	211	217	215	Input	
	203	201	207	205		Output
Port A	273	271	277	275	Input	
Mode 1 IN	263	261	267	265		Output
Port A	253	251	257	255	Input	
Mode 1 OUT	243	241	247	245		Output
Port A Mode 2	3X3	3X1	3X7	3X5	*	

 Table 6-18
 Control Words for Mode Selection

\*Port C unavailable, used for handshaking. X = Do not care condition.

•

Bits	Function							
08–15	Not used				· · · · · · · · · · · · · · · · · · ·			
07	Always res	set						
06–04	Not used							
03–01	T1 1.:4.	1 1						
05-01	I nese bits	select the	e port C bi	t that is to be so	et or rese	t as follow	ws.	
05-01	Bit	03	02	t that is to be so 01	et or rese	t as follow	WS.	
55-01			-		et or rese	t as follow	WS.	
<i>55–</i> 01	Bit	03	02	01	et or rese	t as follow	WS.	
05-01	Bit PC0	<b>03</b> 0	<b>02</b>	01	et or rese	t as follow	WS.	
05-01	Bit PC0 PC1	<b>03</b> 0 0	<b>02</b>	01	et or rese	t as follov	WS.	
05-01	Bit PC0 PC1 PC2	<b>03</b> 0 0	<b>02</b>	01	et or rese	t as follov	WS.	
05-01	Bit PC0 PC1 PC2 PC3	<b>03</b> 0 0	<b>02</b>	01	et or rese	t as follov	WS.	
05-01	Bit PC0 PC1 PC2 PC3 PC4	<b>03</b> 0 0	<b>02</b> 0 0 1 1 0	01	et or rese	t as follov	WS.	

 Table 6-19
 Control Register Bit Set/Reset Functions

Table 6-20 Interrupt Set/Reset Control Words	<b>Table 6-20</b>	Interrupt Set	/Reset	Control	Words
----------------------------------------------	-------------------	---------------	--------	---------	-------

		IN	TRA	INTRB		
Mode	Direction	Enable	Disable	Enable	Disable	
1	Input	011	010	005	004	
1	Output	015	014	005	004	
2	Input	011	010	None*	None*	
2	Output	015	014	None*	None*	

\*Port B does not function in the bidirectional mode 2.

#### 6.3.3 Parallel I/O Initialization

During power-up or the execution of a RESET instruction, the port C data lines are driven high and the LED (driven by bit 7 of port C) is turned off. If the bidirectional buffers of ports A and B are hardwired, the directions are not changed, and the data lines are driven high if the buffer is configured as an output. If the bidirectional buffers of ports A and B are program controlled by port C, the data lines will go to the input state.

## 6.3.4 Parallel I/O Handshaking

The parallel I/O can operate in either mode 0, 1, or 2 to transfer data into or out of the SBC-11/21. The mode 0 data transfers do not require any handshaking control signals. The mode 0 input data is not latched, and data should be available on the I/O connector at the same time as the read strobe enables the 8255A-5. The mode 0 output data is latched, and data is valid at the I/O connector 362 ns after the trailing edge of the write strobe to the 8255A-5.

The handshaking signals that pass across the user interface are detailed as follows. Mode 1 operation requires the handshaking control signals; these are dependent on defining the ports as inputs or outputs. Mode 1 input signals are listed in Table 6-21, and the handshaking function is shown in Figure 6-9. Mode 1 input timing is described in Figure 6-10. Mode 1 output signals are listed in Table 6-22, and the handshaking function is shown in Figure 6-11. Mode 1 output timing is described for port A in Figure 6-12, and mode 1 output timing is described for port B in Figure 6-13. Mode 2 operation allows port A to be bidirectional. The handshaking signals are listed in Table 6-23, and mode 2 timing is described in Figure 6-14. When port A operates in mode 2, port B can operate only in mode 0 or mode 1.

Signal Name	Function
STB (A or B) Port A - PC4 Port B - PC2	Strobe input – This signal is asserted low by the external device and loads data into the SBC-11/21 input port latch. It must be asserted low for 525 ns minimum.
IBF (A or B) by Port A - PC5 Port B - PC1	Input buffer full – This signal is asserted by the SBC-11/21 in response to an assertion of STB to notify the interface that data was loaded into the input latch.
INTR (A or B) to Port A - PC3 Port B - PC0	Interrupt request – This signal can be used to generate an interrupt to the micro- processor. The bitset/bitreset commands must be used to enable/disable the INTE bit for each port. Interrupts will be generated either when STB is negated with IBF asserted, or when ACK is negated with OBF asserted.

Table 6-21Mode 1 Input Handshaking Signals




Figure 6-9 Mode 1 Input Data Handshaking Sequence





Figure 6-10 Mode 1 Strobed Input Timing

Signal Name	Function
OBF (A or B) Port A - PC7 Port B - PC1	Output buffer full – This output is asserted low to indicate that the microprocessor has written data into the specified port latches.
ACK (A or B) Port A - PC6 Port B - PC2	Acknowledge input – This signal is asserted low by the external device to indicate it has accepted the latched output data from the specified port.
INTR (A or B) to Port A - PC3 Port B - PC0	Interrupt request – This signal can be used to generate an interrupt to the micro- processor when the external device has received the data and INTE is set and ACK is negated.

Table 6-22 Mode 1 Output Handshaking Signals



MR-7218

Figure 6-11 Mode 1 Output Data Handshaking Sequence





Figure 6-12 Mode 1 Port A Strobed Output Timing



1.  $\overrightarrow{OBF}$  WILL ASSERT ON THE READ PORTION OF EVERY READ BEFORE INTENDED WRITE TO PORT B AND THE  $\overrightarrow{OBF}_B$  WILL NEGATE AND REASSERT ON THE WRITE STROBE . IF INTE<sub>B</sub> IS SET AND INTR<sub>B</sub> IS ASSERTED, INTR<sub>B</sub> WILL NEGATE ON THE READ BEFORE THE INTENDED WRITE TO PORT B.

MR-7220

Figure 6-13 Mode 1 Port B Strobed Output Timing

Signal Name	Function
STB (PC4)	Strobe input – This signal is asserted low by the external device and strobes data into port $A$ .
IBF (PC5)*	Input buffer full – This signal is asserted when the microprocessor has accepted STB strobe.
INTR (PC3)	Interrupt request – This signal can be used to generate an interrupt to the mi- croprocessor when the external device is demanding service.
OBF (PC7)	Output buffer full – This output is asserted to indicate that the microprocessor has written data into the output port latches.
ACK (PC6)**	Acknowledge input – This signal is asserted low by the external device to in- dicate it has taken data from the output port latches. It controls the DIR pin of the port A buffer.

 Table 6-23
 Mode 2 Bidirectional Handshaking Signals

\* Because every write is preceded by a read, the contents of the input buffer should be saved if IBF<sub>A</sub> is asserted prior to writing port A mode 2 data.

\*\* When mode 2 is configured, PC6 (ACK) is jumpered to the port A direction control pin through a rising edge delay circuit. Hence, when PC6 is negated, the rising edge is delayed by 250 ns minimum. This means that the buffer will be driving data out of the connector 250 ns minimum after the user interface negates ACK.




Figure 6-14 Mode 2 Port A Bidirectional Timing

# CHAPTER 7 ADDRESSING MODES AND INSTRUCTION SET

## 7.1 INTRODUCTION

This chapter provides a detailed discussion of addressing modes and descriptions of individual instructions. The discussion of addressing modes is divided into six major topics.

- 1. Single operand addressing One part of the instruction word specifies the registers; the remaining part provides information for locating the operand.
- 2. Double operand addressing Part of the instruction word specifies the registers; the remaining parts provide information for locating two operands.
- 3. Direct addressing The operand is the content of the selected register.
- 4. Deferred (indirect) addressing The content of the selected register is the address of the operand.
- 5. Use of the program counter (PC) as a general-purpose register The PC is unique from other general-purpose registers. Whenever the processor retrieves an instruction, it automatically advances the PC by two. By combining this automatic advancement of the PC with four of the basic addressing modes, four special PC modes are produced immediate, absolute, relative, and relative deferred.
- 6. Use of the stack pointer (SP) as a general-purpose register The SP can be used for stack operations.

### NOTE

Instruction mnemonics and address mode symbols are sufficient for writing assembly language programs. The programmer need not be concerned about conversion to binary digits; this is accomplished automatically by the assembler program.

## 7.2 ADDRESSING MODES

Data stored in memory must be accessed and manipulated. Data handling is specified by an SBC-11/21 instruction (MOV, ADD, etc.) that usually specifies the following.

- 1. The function to be performed (operation code).
- 2. A general-purpose register to be used when locating the source and/or destination operand.
- 3. An addressing mode that specifies how the selected register(s) is/are to be used.

Most data handled by a computer is structured (in character strings, arrays, lists, etc.). SBC-11/21 addressing modes allow efficient and flexible handling of structured data.

The general-purpose registers may be used with an instruction in any of the following four ways.

- 1. As accumulators. The data to be manipulated resides within the register.
- 2. As pointers. The content of the register is the address of the operand, rather than the operand itself.
- 3. As pointers that automatically step through memory locations. Automatically stepping forward through consecutive locations is known as autoincrement addressing; automatically stepping backward is known as autodecrement addressing. These modes are particularly useful for processing tabular or array data.
- 4. As index registers. The contents of the register and the word following the instruction are summed to produce the address of the operand. This allows easy access to variable entries in a list.

The register arrangement is an important microprocessor feature that should be considered in conjunction with the addressing modes. There are six general-purpose registers (R0–R5), a hardware stack pointer (SP) register (R6), and a program counter (PC) register (R7).

Registers R0-R5 are not dedicated to any specific function; their use is determined by the instruction that is decoded.

- 1. They can be used for operand storage. For example, the contents of two registers can be added and stored in another register.
- 2. They can contain the address of an operand or serve as pointers to the address of an operand.
- 3. They can be used for the autoincrement or autodecrement features.
- 4. They can be used as index registers for convenient data and program access.

The SBC-11/21 also has instruction addressing mode combinations that facilitate temporary data storage structures. These combinations can be used for conveniently handling data that must be accessed frequently. This is known as stack manipulation. The register that keeps track of stack manipulation is the stack pointer (SP). Any register can be used as a stack pointer under program control; however, certain instructions associated with subroutine linkage and interrupt service automatically use register R6 as a hardware stack pointer, and therefore, R6 is frequently referred to as the SP.

- The stack pointer keeps track of the latest entry on the stack.
- The stack pointer moves down as items are added to the stack and moves up as items are removed. It always points to the top of the stack.
- The hardware stack is used during trap or interrupt handling to store information and allow the processor to return to the main program.

Register R7 is used by the processor as its program counter (PC) and should not be used as a stack pointer or accumulator. Whenever an instruction is fetched from memory, the program counter is automatically incremented by two to point to the next instruction word.

### 7.2.1 Single Operand Addressing

The instruction format for all single operand instructions (such as clear, increment, and test) is illustrated in Figure 7-1.




Figure 7-1 Single Operand Addressing

Bits 15–6 specify the operation code that defines the type of instruction to be executed. Bits 5–0 form a six-bit field called the destination address field that consists of two subfields.

- 1. Bits 0-2 specify which of the eight general-purpose registers is to be referenced by the instruction word.
- 2. Bits 3-5 specify how the selected register will be used (address mode). Bit 3 is set to indicate deferred (indirect) addressing.

### 7.2.2 Double Operand Addressing

Operations that imply two operands (such as add, subtract, move, and compare) are handled by instructions that specify two addresses. The first operand is called the source operand; the second operand is called the destination operand. Bit assignments in the source and destination address fields may specify different modes and different registers. The instruction format for the double operand instruction is illustrated in Figure 7-2.




Figure 7-2 Double Operand Addressing

The source address field is used to select the source operand, the first operand. The destination is used similarly and locates the second operand and the result. For example, the instruction ADD A, B adds the contents (source operand) of location A to the contents (destination operand) of location B. After execution, B will contain the result of the addition; the contents of A will be unchanged.

Examples in this chapter use the sample SBC-11/21 instructions listed in Table 7-1. See Paragraph 7.3 for a complete list of the SBC-11/21 instructions.

Mnemonic	Description	Octal Code
CLR	Clear (zero the specified destination)	0050DD
CLRB	Clear byte (zero the byte in the specified destination)	1050DD
INC	Increment (add one to the contents of the destination)	0052DD
INCB	Increment byte (add one to the contents of the destination byte)	1052DD
СОМ	Complement (replace the contents of the destination by its logical complement; each zero bit is set and each one bit is cleared)	0051DD
СОМВ	Complement byte (replace the contents of the destination byte by its logical complement; each zero bit is set and each one bit is cleared)	1051DD
ADD	Add (add source operand to destination operand and store the result at destination address)	06SSDD

 Table 7-1
 Sample SBC-11/21 Instructions

DD = destination field (6 bits) SS = source field (6 bits) () = contents of

# 7.2.3 Direct Addressing

Table 7-2 summarizes the four basic modes used with direct addressing. Figures 7-3, 7-4, 7-5, and 7-6, which follow the table, illustrate these four modes.

Mode	Name	Assembler Syntax	Function
0	Register	Rn	Register contains operand.
2	Autoincrement	( <b>R</b> n)+	Register is used as a pointer to sequential data, then incremented.
4	Autodecrement	-(Rn)	Register is decremented and then used as a pointer.
6	Index	X(Rn)	Value X is added to (Rn) to produce address of operand. Neither X nor (Rn) is modified.

Table 7-2Direct Addressing Modes




Figure 7-3 Mode 0 Register




Figure 7-4 Mode 2 Autoincrement




Figure 7-5 Mode 4 Autodecrement




Figure 7-6 Mode 6 Index

**7.2.3.1 Register Mode (Mode 0)** – With register mode, any of the general-purpose registers may be used as simple accumulators, and the operand is contained in the selected register. Because they are hardware registers, within the processor, the general-purpose registers operate at high speeds and provide speed advantages when used for operating on frequently accessed variables. The assembler interprets and assembles instructions in the following form as register mode operations.

### **OPR** Rn


Rn represents a general-purpose register name or number, and OPR represents a general instruction mnemonic. Assembler syntax requires that a general-purpose register be defined as follows.

R0 = %0 (The '%' sign indicates register definition.) R1 = %1R2 = %2, etc.

Registers are typically referred to by name as R0, R1, R2, R3, R4, R5, R6, and R7. However, R6 and R7 are also referred to as SP and PC, respectively.

**Register Mode Examples** (Figures 7-7, 7-8, and 7-9) (all numbers in octal)

Symbolic	Octal Code	Instruction Name	Operation
INC R3	005203	Increment	One is added to the contents of the general- purpose register R3.



MR-5467

Figure 7-7 INC R3

Symbolic	Octal Code	Instruction Name	Operation
ADD R2, R4	060204	Add	The contents of R2 are added to the contents of R4.
		BEFORE R2 000002	AFTER R2 000002
		R4 000004	R4 000006



Symbolic	Octal Code	Instruction Name	Operation	
COMB R4	105104	Complement byte	Complement bits $0-7$ (byte) of one in R4. (When general-purpose registers are used, byte instructions only operate on bits $0-7$ ; i.e., byte 0 of the register.)	
· · ·		BEFORE R4 022222	AFTER R4 022155 MR-5469	
		Figure 7-9	COMB R4	

**7.2.3.2** Autoincrement Mode (Mode 2) – Autoincrement mode allows automatic stepping of a pointer through sequential elements of a table of operands. It assumes that the content of the selected general-purpose register is the address of the operand. Contents of registers are stepped (by one for bytes, by two for words, and by two for R6 and R7) to address the next sequential location. The autoincrement mode is especially useful for array processing and stack processing; it accesses an element of a table and then steps the pointer to address the next operand in the table. Although most useful for table handling, this mode is general and may be used for a variety of purposes. The assembler interprets and assembles instructions in the following form as autoincrement mode operations.

#### OPR(Rn) +

Autoincrement Mode Examples (Figures 7-10, 7-11, and 7-12)






Figure 7-10 CLR (R5)+

Symbolic	Octal Code	Instruction Name	Operation
CLRB (R5)+	105025	Clear byte	The contents of R5 are used as the address of the operand. The selected byte operand is cleared, and the contents of R5 are then incremented by one.





Symbolic	Octal Code	Instruction Name	Operation
ADD (R2)+,R4	062204	Add	The contents of R2 are used as the address of the operand that is added to the contents of R4. R2 is then incremented by two.





Figure 7-12 ADD (R2)+,R4

**7.2.3.3** Autodecrement Mode (Mode 4) – Autodecrement mode is useful for processing data in a list in reverse direction. The contents of the selected general-purpose register are decremented (by two for word instructions, by one for byte instructions) and then used as the address of the operand. The choice of postincrement, predecrement features for the SBC-11/21 are not arbitrary; they are intended to facilitate hardware/software stack operations. The assembler interprets and assembles instructions in the following form as autodecrement mode operations.

#### OPR - (Rn)

Autodecrement Mode Examples (Figures 7-13, 7-14, and 7-15)






Figure 7-14 INCB -(R0)

Symbolic	Octal Code	Instruction Name	Operation
ADD –(R3),R0	064300	Add	The contents of R3 are decremented by two and then used as a pointer to an operand (source) which is added to the contents of R0 (destination operand).




Figure 7-15 ADD -(R3),R0

**7.2.3.4** Index Mode (Mode 6) – With index mode, the contents of the selected general-purpose register and an index word following the instruction word are summed to form the address of the operand. The contents of the selected register may be used as a base for calculating a series of addresses, thus allowing random access to elements of data structures. The selected register can then be modified by the program to access data in the table. Index addressing instructions are in the following form:

## OPR X(Rn)

where X is the indexed word and is located in the memory location following the instruction word, and Rn is the selected general-purpose register.

Symbolic	Octal CodeInstruction Name005064 000200Clear					Operation		
CLR 200(R4)				The address of the operand is determined by add ing 200 to the contents of R4. The operand loca tion is cleared.				
	1020 1022 1024	BE ADDRESS SPA 005064 000200	FORE CE RI R4	EGISTER 001000 1000 +200 	1020 1022 1024	AFTER ADDRESS SPACE REGISTER 005064 R4 001000 000200		
	1200 1202	177777			1200	000000		
						MR-5473		

Index Mode Examples (Figures 7-16, 7-17, and 7-18)

Figure 7-16 CLR 200(R4)

Symbolic	Octal Code	Instruction Name	Operation
COMB 200(R1)	105161 000200	Complement byte	The contents of a location that is determined by adding 200 to the contents of R1 are one's complemented (i.e., logically complemented).




Figure 7-17 COMB 200(R1)

Symbolic	Octal Code	Instruction Name	Operation
ADD 30(R2),20(R5)	066265 000030 000020	Add	The contents of a location that is determined by adding 30 to the contents of R2 are added to the contents of a location that is determined by adding 20 to the contents of R5. The result is stored at the destination address, i.e., $20(R5)$ .




Figure 7-18 ADD 30(R2),20(R5)

#### 7.2.4 Deferred (Indirect) Addressing

The four basic modes may also be used with deferred addressing. In the register mode, the operand is the content of the selected register; in the register deferred mode, the content of the selected register is the address of the operand. In the three other deferred modes, the contents of the register select the address of addresses rather than the operand itself. Therefore, these modes are used when a table consists of addresses rather than operands. Assembler syntax for indicating deferred addressing is '@' (or '()' when this is not ambiguous). Table 7-3 summarizes the deferred versions of the basic modes. Figures 7-19, 7-20, 7-21, and 7-22, which follow the table, illustrate these deferred versions of the basic modes.

Mode	Name	Assembler Syntax	Function
1	Register deferred	@Rn or (Rn)	Register contains the address of the operand.
3	Autoincrement deferred	@(Rn)+	Register is first used as a pointer to a word con- taining the address of the operand and then incre- mented (always by two, even for byte instructions).
5	Autodecrement deferred	@-(Rn)	Register is decremented (always by two, even for byte instructions) and then used as a pointer to a word containing the address of the operand.
7	Index deferred	@X(Rn)	Value X (stored in a word following the instruc- tion) and (Rn) are added, and the sum is used as a pointer to a word containing the address of the operand. Neither X nor (Rn) is modified.

 Table 7-3
 Indirect Addressing Modes



Figure 7-19 Mode 1 Register Deferred




Figure 7-20 Mode 3 Autoincrement Deferred





Figure 7-22 Mode 7 Index Deferred

#### **Register Deferred Mode Example – Mode 1** (Figure 7-23)



Autoincrement Deferred Mode Example – Mode 3 (Figure 7-24)

Symbolic	Octal Code	Instruction Name	Operation
INC @(R2)+	005232	Increment	The contents of $R2$ are used as the address of the address of the operand. The operand is increased by one; and the contents of $R2$ are incremented by two.




Figure 7-24 INC @(R2)+

Autodecrement Deferred Mode Example – Mode 5 (Figure 7-25)

Symbolic	Octal Code	Instruction Name	Operation
COM @-(R0)	005150	Complement	The contents of R0 are decremented by two and then used as the address of the address of the ope- rand. Operand is one's complemented (i.e., logi- cally complemented).




Figure 7-25 COM @ -(R0)

#### **Index Deferred Mode Example – Mode 7** (Figure 7-26)

Symbolic	Octal Code	Instruction Name	Operation	
ADD @1000(R2),R1	067201 001000	Add	1000 and the contents of R2 are summed to duce the address of the address of the source rand. The contents of the source operand added to the contents of R1; the result is store R1.	ope- l are
	BEFORE		AFTER	
г	DDRESS SPACE	REGISTER	ADDRESS SPACE REGISTER	
1020	067201 R	1 001234	1020 067201 R1 001236	
1022	001000 Ri	2 000100	1022 001000 R2 000100	
1024	K.	2 000100	1024	
1050	000002		1050 000002	
1100	001050	1000 +100	1100 001050	
kome and an		1100	MR-5483	

Figure 7-26 ADD @1000(R2),R1

#### 7.2.5 Use of the PC as a General-Purpose Register

Although R7 is a general-purpose register, it doubles as the program counter for the microprocessor. Whenever the processor uses the program counter to acquire a word from memory, the program counter is automatically incremented by two to contain the address of the next word of the instruction being executed or the address of the next instruction to be executed. (When the program uses the PC to locate byte data, the PC is still incremented by two.)

The PC responds to all standard SBC-11/21 addressing modes. However, the PC provides advantages for handling position independent code and unstructured data with four of these modes. When utilizing the PC, these modes are termed immediate, absolute (or immediate deferred), relative, and relative deferred. Table 7-4 provides a summary of these modes.

Mode	Name	Assembler Syntax	Function
2	Immediate	#n	Operand follows the instruction.
3	Absolute	@#A	Absolute address of operand follows the instruction.
6	Relative	Α	Relative address (index value) follows the instruction.
7	Relative deferred	@A	Index value (stored in the word following the in- struction) is the relative address for the address of the operand.

#### Table 7-4 Register Addressing Modes

When a standard program is available to different users, the ability to load it into different areas of memory and run it there is useful. The SBC-11/21 can relocate a program efficiently using position independent code (PIC) that is written using the PC addressing modes. If an instruction and its operands are moved so that the relative distance between them is not altered, the same offset relative to the PC can be used in all positions in memory. Thus, PIC usually references locations relative to the current location.

The PC also facilitates the handling of unstructured data. This is particularly true of the immediate and relative modes.

**7.2.5.1 Immediate Mode** – Using the immediate mode is equivalent to using the autoincrement mode with the PC. It provides time improvements for accessing constant operands by including the constant in the memory location immediately following the instruction word. The assembler interprets and assembles instructions in the following form as immediate mode operations.

#### OPR #n,DD

Symbolic	Octal Code	Instruction Name	Operation
ADD #10,R0	062700 000010	Add	The value 10 is located in the second word of the instruction and is added to the contents of R0. Just before this instruction is fetched and executed, the PC points to the first word of the instruction. The processor fetches the first word and increments the PC by two. The source operand mode is 27 (autoincrement the PC). Thus, the PC is used as a pointer to fetch the operand (the second word of the instruction) before being incremented by two to point to the next instruction.





Figure 7-27 ADD #10,R0

**7.2.5.2** Absolute Addressing – Using the absolute addressing mode is the equivalent of using the immediate deferred or autoincrement deferred modes with the PC. The contents of the location following the instruction are taken as the address of the operand. Immediate data is interpreted as an absolute address (i.e., an address that remains constant no matter where in memory the assembled instruction is executed). The assembler interprets and assembles instructions in the following form as absolute addressing mode operations.

#### OPR @#A

Absolute Mode Examples (Figures 7-28 and 7-29)

Symbolic	Octal Code	Instruction Name	Operation
CLR @#1100	005037 001100	Clear	The contents of location 1100 are cleared.








Figure 7-29 ADD @#2000,R3

**7.2.5.3** Relative Addressing – The relative addressing mode is assembled as index mode using R7. The base of the address calculation, which is stored in the second or third word of the instruction, is not the address of the operand, but the number that, when added to the PC, becomes the address of the operand. This mode is useful for writing position independent code because the location referenced is always fixed relative to the PC. When instructions are to be relocated, the operand is moved by the same amount. The assembler interprets and assembles instructions in the following forms as relative addressing mode operations.

#### **OPR A** or **OPR X(PC)**

where X is the location of A relative to the instruction.

Symbolic	Octal Code	Instruction Name	Operation		
INC A	005267 000054	Increment	To increment location A, contents of memory lo cation immediately following instruction word ar added to (PC) to produce address A. Contents o A are increased by one.		
	1020 0	EFORE RESS SPACE 05267 00054 PC	AFTER ADDRESS SPACE 1020 0005267 1022 000054 1024 PC		
	1026		1026		
	1100 0	00000	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
			MR-5487		

Figure 7-30 INC A

**7.2.5.4** Relative Deferred Addressing – The relative deferred addressing mode is similar to the relative mode. However, the second word of the instruction, when added to the PC, contains the address of the address of the operand rather than the address of the operand. The assembler interprets and assembles instructions in the following forms as relative deferred addressing mode operations.

#### **OPR** @A or **OPR** @X(PC)

where X is the location containing the address of A relative to the instruction.

#### **Relative Deferred Mode Example** (Figure 7-31)

Symbolic	Octal Code	Instruction Name	Operation
CLR @A	005077 000020	Clear	The second word of instruction is added to up- dated PC to produce address of address of ope- rand. The operand is cleared.




Figure 7-31 CLR @A

#### 7.2.6 Use of the Stack Pointer as a General-Purpose Register

The processor stack pointer (SP, register R6) is the general-purpose register most often used for stack operations related to program nesting. Autodecrement with register R6 pushes data onto the stack, and autoincrement with register R6 pops data off the stack. Since the SP is used by the processor for interrupt handling, it has a special attribute: autoincrements and autodecrements are always done in steps of two. Byte operations using the SP in this way leave odd addresses unmodified.

#### 7.3 INSTRUCTION SET

Specifications for each instruction in the SBC-11/21 instruction set follow and include each instruction's mnemonic, octal code, binary code, a diagram showing the format of the instruction, a symbolic notation describing its execution and effect on the condition codes, a description, special comments, and examples.

MNEMONIC: A mnemonic is indicated before each description. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

INSTRUCTION FORMAT: A diagram accompanying each instruction shows the octal op code, binary op code, and bit assignments. In byte instructions, the most significant bit (bit 15) is always a one.

SYMBOLS: The following symbols are used in the instruction specifications.

0	= contents of
SS or src	= source address
DD or dst	= destination address
loc	= location
<del>~~</del>	= becomes
↑	= "is popped from stack"

 $\downarrow$  = "is pushed onto stack"

#### SYMBOLS (Cont):

Λ

V = boolean OR

= boolean AND

- = exclusive OR ∀
- = boolean not

Reg or R = register

В = Byte

0 for word -----

1 for byte


= concatenated

#### 7.3.1 Instruction Formats

The following formats include all instructions used in the SBC-11/21. Refer to individual instructions for more detailed information.


1. Single operand group:

CLR, CLRB, COM, COMB, INC, INCB, DEC, DECB, NEG, NEGB, ADC, ADCB, SBC, SBCB, TST, TSTB, ROR, RORB, ROL, ROLB, ASR, ASRB, ASL, ASLB, JMP, SWAB, MFPS, MTPS, SXT, XOR




Double operand group: 2.

BIT, BITB, BIC, BICB, BIS, BISB, ADD, SUB, MOV, MOVB, CMP, CMPB




## 3. Program control group:


## a. Branch (all branch instructions)




b. Jump to subroutine (JSR)




## c. Subroutine return (RTS)




d. Traps (breakpoint, IOT, EMT, TRAP, BPT)




e. Subtract 1 and branch if = 0 (SOB)



4. Operate group:



#### 5. Condition code operators: (all condition code instructions)



**Byte Instructions** – The SBC-11/21 includes a full complement of instructions that manipulate byte operands. Because all microprocessor addressing is byte-oriented, byte manipulation addressing is straightforward. Byte instructions with autoincrement or autodecrement direct addressing cause the specified register to be modified by one to point to the next byte of data. Byte operations in register mode access the low-order byte of the specified register. These provisions enable the SBC-11/21 to perform as either a word or byte microprocessor. The numbering scheme for word and byte addresses in memory is illustrated in Figure 7-32.




Figure 7-32 Byte Instructions

The most significant bit (bit 15) of the instruction word is set to indicate a byte instruction.

## **Byte Instruction Example**

Symbolic	Octal Code	Instruction Name
CLR	0050DD	Clear word
CLRB	1050DD	Clear byte

## 7.3.2 List of Instructions

The SBC-11/21 instruction set is shown in Table 7-5.

## Table 7-5 SBC-11/21 Instruction Set

Mnemonic	Instruction	Op Code
SINGLE OPERAND		
General		
CLR(B)	Clear destination	<b>050DD</b>
COM(B)	Complement destination	<b>051DD</b>
INC(B)	Increment destination	<b>0</b> 52DD
DEC(B)	Decrement destination	<b>053DD</b>
NEG(B)	Negate destination	<b>054DD</b>
TST(B)	Test destination	<b>057DD</b>
Shift & Rotate		
ASR(B)	Arithmetic shift right	<b>062DD</b>
ASL(B)	Arithmetic shift left	<b>063DD</b>
ROR(B)	Rotate right	<b>060DD</b>
ROL(B)	Rotate left	<b>061DD</b>
SWAB	Swap bytes	0003DD
Multiple Precision		
ADC(B)	Add carry	<b>055DD</b>
SBC(B)	Subtract carry	056DD
SXT	Sign extend	0067DD
<b>PS Word Operators</b>		
MFPS	Move byte from PS	1067DD
MTPS	Move byte to PS	1064SS
DOUBLE OPERAND		
General		
MOV(B)	Move source to destination	■1SSDD
CMP(B)	Compare source to destination	■2SSDD
ADD	Add source to destination	06SSDD
SUB	Subtract source from destination	16SSDD

Mnemonic	Instruction	Op Code
Logical		
BIT(B)	Bit test	■3SSDD
BIC(B)	Bit clear	■4SSDD
BIS(B)	Bit set	∎5SSDD
XOR	Exclusive OR	074RDD
PROGRAM CON	ſROL	
Branch		
BR	Branch (unconditional)	000400
BNE	Branch if not equal (to zero)	001000
BEQ	Branch if equal (to zero)	001400
BPL	Branch if plus	100000
BMI	Branch if minus	100400
BVC	Branch if overflow is clear	102000
BVS	Branch if overflow is set	102400
BCC	Branch if carry is clear	103000
BCS	Branch if carry is set	103400
Signed Conditional	Branch	
BGE	Branch if greater than or equal (to zero)	002000
BLT	Branch if less than (zero)	002400
BGT	Branch if greater than (zero)	003000
BLE	Branch if less than or equal (to zero)	003400
Unsigned Condition	nal Branch	
BHI	Branch if higher	101000
BLOS	Branch if lower or same	101400
BHIS	Branch if higher or same	103000
BLO	Branch if lower	103400
Jump & Subroutin	le	
JMP	Jump	0001DD
JSR	Jump to subroutine	004RDD
RTS	Return from subroutine	00020R
SOB	Subtract one and branch (if $\neq 0$ )	077R00
Trap & Interrupt		
ĒMT	Emulator trap	104000-104377
TRAP	Trap	104400-104777
BPT	Breakpoint trap	000003
IOT	Input/output trap	000004
RTI	Return from interrupt	000002
RTT	Return from interrupt	000006

# Table 7-5 SBC-11/21 Instruction Set (Cont)

Mnemonic	Instruction	Op Code
MISCELLANEO	US .	
HALT	Halt	000000
WAIT	Wait for interrupt	000001
RESET	Reset external bus	000005
MFPT	Move processor type	000007
RESERVED INST	TRUCTIONS	
		00021R
		000000
		00022R
CONDITION CO	DE OPERATORS	00022 <b>R</b>
CONDITION CO		00022R 000241
	DE OPERATORS Clear C Clear V	
CLC	Clear C	000241
CLC CLV	Clear C Clear V	000241 000242
CLC CLV CLZ	Clear C Clear V Clear Z	000241 000242 000244
CLC CLV CLZ CLN	Clear C Clear V Clear Z Clear N	000241 000242 000244 000250
CLC CLV CLZ CLN CCC	Clear C Clear V Clear Z Clear N Clear all CC bits	000241 000242 000244 000250 000257
CLC CLV CLZ CLN CCC SEC	Clear C Clear V Clear Z Clear N Clear all CC bits Set C	000241 000242 000244 000250 000257 000261
CLC CLV CLZ CLN CCC SEC SEV	Clear C Clear V Clear Z Clear N Clear all CC bits Set C Set V	000241 000242 000244 000250 000257 000261 000262
CLC CLV CLZ CLN CCC SEC SEV SEZ	Clear C Clear V Clear Z Clear N Clear all CC bits Set C Set V Set Z	000241 000242 000244 000250 000257 000261 000262 000264

#### Table 7-5 SBC-11/21 Instruction Set (Cont)


7.3.3 Single Operand Instructions

#### NOTE

In most SBC-11/21 instructions, a write operation to a memory location or register is always preceded by a read operation from the same location except when writing PC and processor status (PS) to the stack in the following two cases.

- 1. The execution of the microcode preceding an interrupt or trap service routine.
- 2. Interrupt and trap instructions:

HLT
TRAP
BPT
ΙΟΤ



Description:

Word: The contents of the destination address are replaced by their logical complement (each bit equal to zero is set, and each bit equal to one is cleared).Byte: Same

	Byte: Same	
Example:	COM R0	
	Before $(R0) = 013333$	After $(R0) = 164444$
	N Z V C 0 1 1 0	N Z V C 1 0 0 1
INC INCB	·	
Increment Destinat	ion	■052DD
15 0/1 0	06 05 0 0 1 0 1 0 1 0 d	
		MR-5204
Operation:	$(dst) \leftarrow (dst) + 1$	
Condition Codes:	N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise V: set if (dst) held 077777; cleared otherwise C: not affected	
Description:	Word: One is added to contents of destination. Byte: Same	
Example:	INC R2	
	Before $(R2) = 000333$	After $(R2) = 000334$
	N Z V C 0 0 0 0	N Z V C 0 0 0 0

7-30

DEC DECB

Decrement Destina	tion														053E
15	,			r	<del>.</del>	<del></del>	1	06	05	1	<del>1</del>	<del></del>	1	00	
0/1 0	0	0	1	0	1	0	1	1	d	d I	d 1	d	d	d 	
Operation:	(ds	t) ←	(dst)	-1											
Condition Codes:	Z: V:	set is	s resu (dst	ılt = ) was	0; cl	eared	other other leared		rwise						
Description:		ord: O te: S		subi	tracte	d froi	n the	conte	nts of	the o	destir	nation	•		
Example:							DE	C R5							
					efore = 00	0001					(R	After $(.5) =$		00	
					Z V 0 0	-						N Z 0 1			
															NEO
Negate Destination															NEC 10540
regate Destination														-	0040
15 0/1 0	0	0	1	0	1	<del>т</del> 1	0	06	05 d	t d	d	d	T d	00 d	
					1	_ <u></u>	<u> </u>	<u></u>		1	<b>I</b>			MR-5206	6
Operation:	(ds	t) ←	— (c	lst)											
Condition Codes:	Z: V:	set if set if	f the f the	resul resul	t = 0 t is 10	); clea )0000	red o); clea	therwin therwin red ot herwin	ise herw	ise					
Description:		p	lemen nost r	nt. 1	00000	is re	place	ation d by i 10 pos	tself	(in ty	wo's o	compl	ł by emen	its two t nota	o's con tion, t

NEG R0

Example:	NEG RU	
	$\begin{array}{l} \text{Before} \\ (\text{R0}) = 000010 \end{array}$	After $(R0) = 177770$
	N Z V C 0 0 0 0	N Z V C 1 0 0 1
TST TSTB		
Test Destination		■057DD
15 0/1 0		
Operation:	(dst) ← (dst)	MR-5207
Condition Codes:	<ul> <li>N: set if the result &lt; 0; cleared otherwise</li> <li>Z: set if result = 0; cleared otherwise</li> <li>V: cleared</li> <li>C: cleared</li> </ul>	
Description:	Word: The condition codes N and Z are set nation address, and the contents of t Byte: Same	
Example:	TST R1	
	Before $(R1) = 012340$	$\begin{array}{c} \text{After} \\ (\text{R1}) = 012340 \end{array}$
	N Z V C 0 0 1 1	N Z V C 0 0 0 0

7.3.3.2 Shifts and Rotates – Scaling data by factors of two is accomplished with two shift instructions:

- 1. ASR Arithmetic shift right
- 2. ASL Arithmetic shift left


The sign bit (bit 15) of the operand is reproduced in shifts to the right. The low-order bit is filled with zero in shifts to the left. Bits shifted out of the C-bit, as shown in the following examples, are lost.

The rotate instructions operate on the destination word and the C-bit as though they formed a 17-bit circular buffer. These instructions facilitate sequential bit testing and detailed bit manipulation.



**062DD** 

Arithmetic Shift Right



Operation:  $(dst) \leftarrow (dst)$  shifted one place to the right

Condition Codes: N: set if the high-order bit of the result is set (result < 0); cleared otherwise Z: set if the result = 0; cleared otherwise


- V: loaded from the exclusive OR of the N-bit and C-bit (as set by the completion of the shift operation)
- C: loaded from the low-order bit of the destination

Description:

Word: All bits of the destination are shifted right one place. Bit 15 is reproduced. The C-bit is loaded from bit 0 of the destination. ASR performs signed division of the destination by two.

Byte: Same


#### Example:



ASL ASLB


Arithmetic Shift Left

**063DD** 



**060DD** 

#### Rotate Right



Operation:	$(dst) \leftarrow (dst)$ rotate right one place
------------	-------------------------------------------------


- Condition Codes: N: set if the high-order bit of the result is set (result < 0); cleared otherwise Z: set if all bits of result = 0; cleared otherwise
  - V: loaded with the exclusive OR of the N-bit and C-bit (as set by the completion of the rotate operation)
  - C: loaded with the low-order bit of the destination

Description:

Word: All bits of the destination are rotated right one place. Bit 0 is loaded into the C-bit, and the previous contents of the C-bit are loaded into bit 15 of the destination.


Byte: Same

## Example:



#### ROL ROLB


Rotate Left



- of the rotate operation)
- C: loaded with the high-order bit of the destination

Description: Word: All bits of the destination are rotated left one place. Bit 15 is loaded into the C-bit of the status word, and the previous contents of the C-bit are loaded into bit 0 of the destination. Byte: Same

Example:



### **SWAB**

Swap Bytes 0003DD 00 06 05 15 0 0 0 0 0 d 0 0 1 d d d d d 0 1 MR-5216

Operation:	Byte 1/Byte 0 ← Byte 0/Byte	1
Condition Codes:	<ul> <li>N: set if the high-order bit of the otherwise</li> <li>Z: set if low-order byte of results</li> <li>V: cleared</li> <li>C: cleared</li> </ul>	the low-order byte (bit 7) of the result is set; cleared $alt = 0$ ; cleared otherwise
Description:	High-order byte and low-order nation must be a word address	byte of the destination word are exchanged (desti-
Example:		SWAB R1
	Before $(R1) = 077777$	After (R1) = 177577
	N Z V C 1 1 1 1	N Z V C 0 0 0 0

**7.3.3.3** Multiple Precision – It is sometimes necessary to do arithmetic on operands considered as multiple words or bytes. The SBC-11/21 makes special provisions for such operations with the instructions ADC (add carry) and SBC (subtract carry) and their byte equivalents. For example, two 16-bit words may be combined into a 32-bit double precision word and added or subtracted as shown in Figure 7-33.




Figure 7-33 Multiple Precision

#### **Multiple Precision Example**

The addition of -1 and -1 could be performed as follows:

-1 = 37777777777 (R1) = 177777 (R2) = 177777 (R3) = 177777 (R4) = 177777 ADD R1,R2 ADC R3


ADD R4,R3

- 1. After (R1) and (R2) are added, 1 is loaded into the C-bit
- 2. ADC instruction adds C-bit to (R3); (R3) = 0
- 3. (R3) and (R4) are added
- 4. Result is 37777777776 or -2

#### ADC ADCB

Add Carry

**0**55DD



Operation:	$(dst) \leftarrow (dst) + (C-bit)$
Condition Codes:	N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise V: set if (dst) was 077777 and (C) was 1; cleared otherwise C: set if (dst) was 177777 and (C) was 1; cleared otherwise
Description:	<ul><li>Word: The contents of the C-bit are added into the destination. This permits the carry from the addition of the low-order words to be carried into the high-order result.</li><li>Byte: Same</li></ul>
Example:	Double precision addition is done with the following instruction sequence:
	ADD A0,B0add low-order partsADC B1add carry into high orderADD A1,B1add high-order parts

#### SBC SBCB


Subtract Carry

**056DD** 

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
	0/1	0	0	0	1	0	, 1	1	י 1	, ,	d	'd	d I	d	d	d
																MR-5219
Operati	on:		(ds	t) ←	(dst)	- (0	C)									
Conditi	on Co	des:	Z: V:	set it set it	f resu f (dst]	lt = ) was	0; cle 1000	ared 00; cl				nerwis	se			
Descrip	tion:			t	he ca rom t	rry fr	om t	he su	btrac		of two					n. This perm be subtract
Exampl	e:		Do	uble	precis	ion s	ubtra	ction	is dor	ne wit	h the	follo	wing	instru	ction	sequence:
			SB	IB AC C B1 IB A1												
						n		<u></u>								
																S

Sign Extend 0067DD 15 06 05 00 0 0 0 0 1 1 0 1 1 1 d d d d d d MR-5220 **Operation**:  $(dst) \leftarrow 0$  if N-bit is clear  $(dst) \leftarrow 1$  if N-bit is set **Condition Codes:** N: unaffected Z: set if N-bit is clear V: cleared C: unaffected Description: If the condition code bit N is set, a - 1 is placed in the destination operand; if the N-bit is clear, then a zero is placed in the destination operand. This instruction is particularly useful in multiple precision arithmetic because it permits the sign to be extended through multiple words. Example: SXT A Before After (A) = 012345(A) = 177777NZVC NZVC 1 0 0 0 1 0 0 0

#### MFPS



can be used to change the priority bits (PS bits 7-5) in the PS.

7.3.4 Double Operand Instructions Double operand instructions save instructions and time because they eliminate the need for load and save sequences such as those used in accumulator-oriented machines.

### 7.3.4.1 General -

Move So	ource t	to Des	stinat	ion												I
	15			12	11	·	1	<b>.</b>	<del></del>	06	05	<del></del>		<b>T</b>	- <del></del>	00
	0/1	0	0	1	s	s	s	s	S	s ,	d	d	d I	d L	d	d
																MR-52
Operation	on:		(ds	t) ←	(src)											
Conditio	on Coc	les:	Z: V:	set if clear	f (src) f (src) red affecto	0 = 0										
Descript	ion:		Wo		he sou			nd is 1	noved	l to th						prev
			Byte	af e: Sa ex	ffecte ame a ktends wise,	d. s MC s the 1	DV. T most s	he M signifi	are lo OVB icant	ost. Th to a r bit of	egiste the lo	er (un ow-or	ique a der by	among vte (si	g byte gn ex	e inst tensi
Example	2:		J	af e: Sa ex er	ffecte ame a stends	d. s MC s the 1 MO	DV. T most s	he M signifi	are lo OVB icant s on lo load tion	ost. Th to a r bit of	egiste the lo exact ster l K rep	er (un ow-or ly as l with resen	ique a der by MOV the c ts a pr	among vte (si oper conter rograr	g byte gn ex ates o nts of nmer	e inst tensi on wo mem -defi
Example	2:		МО	af ex ex er V XX	ffectee ame a ktends wise,	d. s MC s the 1 MO	DV. T most s	he M signifi	are lo OVB icant s on lo load load	ost. The to a re bit of oytes of ls regi ; XXX	egiste the lo exact ster l X rep ed to num	er (un ow-or- ly as l with resen repre- ber 2	ique a der by MOV the c ts a pre- esent a 0 intc	among vte (si oper conter rogram a men o regis	g byte gn ex ates of nts of nmer nory	e inst tension on wo mem -defin locat
Example	:		мо	e: Sa ex er V X V X	ffecter ame a xtends wise, XX,R	d. s MC s the r MO 1	DV. T most s VB op	he M signifi	are lo OVB icant s on lo loac tion mor loac that pus	ost. The to a rebit of bytes of ls regi ; XXX nic use ls the	egiste the lo exact ster l X rep ed to num value	er (un ow-ord ly as l with resen repre- ber 2 20 is	ique a der by MOV the c ts a present a 0 into the o	among vte (si, ' oper conter rogran a men o regis peran	g byte gn ex ates of nts of nmer nory i ster 0 ad	e inst tension wo mem -defii locat
Example	2:		мо мо мо	e: Sa ex er V XI V #2	ffected ame a xtends wise, XX,R 20,R0	d. s MC s the r MO 1	OV. T most s VB op	he M signifi	are lo OVB icant s on l loac tion mor loac that pus the pop	bst. The to a re- bit of bytes of ls regins ; XXX hic use the vertice of the the vertice of the the set the set of the set of the the set of the set of the set of the the set of the set of the set of the set of the the set of the set of the set of the set of the set of the the set of the set of t	egiste the lo exact ster l K rep: ed to num value e ope	er (un ow-or- ly as l with resen repre- ber 2 20 is erand and c	ique a der by MOV a the c ts a pre- sent a 0 intc the o conta	among te (si ' oper conter rogran a men o regis peran tined stack	g byte gn ex ates of nmer nory f ster 0 id in loc and	e inst tension wo mem -defii locat ); '#' cation move
Example	2:		мо мо мо	e: Sa ex er V XI V #2	ffected ame a stends wise, XX,R 20,R0 #20,- 26)+,	d. s MC s the r MO 1	OV. T most s VB op	he M signifi	are lo OVB icant s on lo loac tion mor loac that pus the pop mer	bst. The to a re- bit of bytes of ls regins is regins ; XXX hic use his the the vertices the stack s the	egiste the lo exact ster l K rept ed to num value e oper opera	er (un ow-or- ly as l with resen repre- ber 2 20 is erand and con 17	ique a der by MOV a the c ts a pr sent a 0 intc the o conta	among te (si oper conten- rogran a men o regis peran tined stack (term	g byte gn ex ates of nmer nory ster 0 id in loc and ninal	e inst tension wo mem -defii locat ); '#' cation move

# CMP CMPB

# Compare Source to Destination


2SSDD

	15			12	11					06	05					00	
	0/1	0	1	0	S	s	s 1	s	s	s	d	d	d 1	d	d	d	I
																MR-5224	
Operation: (src) - (dst)																	
<ul> <li>Condition Codes: N: set if result &lt; 0; cleared otherwise</li> <li>Z: set if result = 0; cleared otherwise</li> <li>V: set if there was arithmetic overflow; that is, operands were of opposite and the sign of the destination was the same as the sign of the result; c otherwise</li> <li>C: cleared if there was a carry from the most significant bit of the result; se erwise</li> </ul>										cleared							
Descrip	otion:		<ul> <li>Word: The source and destination operands are compared, and the condition codes are set. The condition codes may then be used for arithmetic a logical conditional branches. Both operands are unaffected. The only tion is to set the condition codes. The compare is customarily followed be conditional branch instruction. Unlike the subtract instruction, the orde operation is (src) - (dst), not (dst) - (src).</li> <li>Byte: Same</li> </ul>											etic and only ac- ved by a			

# ADD

Add Source to Destination

06SSDD



**Operation**:

 $(dst) \leftarrow (src) + (dst)$ 

Condition Codes:

- N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise
- V: set if there was arithmetic overflow as a result of the operation; that is, both operands were of the same sign and the result was of the opposite sign; cleared otherwise
- C: set if there was a carry from the most significant bit of the result; cleared otherwise

ADD R1 ADD R1 ADD @#	,XXX ,R2 1775	0,XX	κx	add		gister							
XXX is a	a prog		ADD 20,R0add to registerADD R1,XXXadd to memoryADD R1,R2add register to registerADD @#17750,XXXadd memory to memory										
	XXX is a programmer-defined mnemonic for a memory location.												
													SUB
n Destinat	tion												16SSDD
12	11					06	05					00	
1 0	s	s	s	T S	T S	s	d	d	d	d	d	t d	]
	I-		L	<u> </u>		<b>.</b>	L	L	<b>L</b>	<u>h</u>	<u></u>	MR-522	6
$(dst) \leftarrow ($	(dst) ·	— (s	rc)										
Z: set if V: set if ands of the C: cleare	result there were of result ed if t	t = was of op lt; cl	0; cle arith posite earec	eared metic e sign l othe	otherv overf s and rwise	vise low a the si	gn of	the s	ource	was t	he sa	me as	the sign
<ul><li>Word: The source operand is subtracted from the destination operand, and the re sult is left at the destination address. The original contents of the destina tion are lost. The contents of the source are not affected. In double-precision arithmetic, the C-bit, when set, indicates a borrow.</li><li>Byte: There is no equivalent byte mode.</li></ul>									destina-				
SUB R1,R2													
	$\frac{12}{1  0}$ (dst) ← ( N: set if Z: set if X: set if ands of the C: cleare erwise Word: Th su tic sid	a Destination          12       11         1       0         1       0         (dst) ← (dst)         (dst) ← (dst)         N: set if result         Z: set if result         V: set if there ands were a of the result         C: cleared if t erwise         Word: The sour sult is I tion are sion ari         Byte: There is	Destination $12   11   1   0   s   s$ $(dst) \leftarrow (dst) - (s)$ $(dst) \leftarrow (dst) - (s)$ $N: set if result < Z: set if result = V: set if there was ands were of op of the result; cl C: cleared if there erwise Word: The source of sult is left a tion are lost sion arithmed Byte: There is no Byte: There is no Be (R1) (R2)$	XXX is a programmer- Destination 12   11 1   0   s   s   s (dst) $\leftarrow$ (dst) $-$ (src) N: set if result $<$ 0; cle Z: set if result $=$ 0; cle V: set if there was arith ands were of opposit of the result; cleared C: cleared if there was erwise Word: The source opera sult is left at the tion are lost. The sion arithmetic, the Byte: There is no equive Before (R1) = 01 (R2) = 01 N Z V	XXX is a programmer-define Destination 12 11 1 0 s s s s s (dst) ← (dst) - (src) N: set if result < 0; cleared Z: set if result = 0; cleared V: set if there was arithmetic ands were of opposite sign of the result; cleared othe C: cleared if there was a carr erwise Word: The source operand is sult is left at the desti tion are lost. The cont sion arithmetic, the C- Byte: There is no equivalent	XXX is a programmer-defined mm Destination 12  11 1  0 s s s s s s s (dst) $\leftarrow$ (dst) - (src) N: set if result < 0; cleared otherwise C: set if result = 0; cleared otherwise C: cleared if there was a rithmetic overf ands were of opposite signs and of the result; cleared otherwise C: cleared if there was a carry from erwise Word: The source operand is subtra sult is left at the destination tion are lost. The contents o sion arithmetic, the C-bit, w Byte: There is no equivalent byte SUF Before (R1) = 011111 (R2) = 012345 N Z V C	XXX is a programmer-defined mnemonial Destination $\frac{12  11}{1  0  s  s  s  s  s  s  s  s  s$	XXX is a programmer-defined mnemonic for a Destination $\frac{12  11}{0  s  s  s  s  s  s  d}$ $(dst) \leftarrow (dst) - (src)$ N: set if result < 0; cleared otherwise Z: set if result = 0; cleared otherwise V: set if there was arithmetic overflow as a result and swere of opposite signs and the sign of of the result; cleared otherwise C: cleared if there was a carry from the most servise Word: The source operand is subtracted from the sult is left at the destination address. The contents of the source sion arithmetic, the C-bit, when set, into are lost. The contents of the source sion arithmetic, the C-bit, when set, into Byte: There is no equivalent byte mode. SUB R1,R2 Before (R1) = 011111 (R2) = 012345 N Z V C	XXX is a programmer-defined mnemonic for a me a Destination $\frac{12  11}{1  0  s  s  s  s  s  s  s  s  d  d$	XXX is a programmer-defined mnemonic for a memory a Destination $\frac{12  11}{1  0  s  s  s  s  s  s  s  s  d  d$	XXX is a programmer-defined mnemonic for a memory locat a Destination $\frac{12  11}{1  0  s  s  s  s  s  s  s  s  d  d$	XXX is a programmer-defined mnemonic for a memory location. The Destination $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	XXX is a programmer-defined mnemonic for a memory location.

									······					
BIT BITB														
Bit Test														3 <b>S</b> S]
15	12	11					06	05					00	
0/1 0	1 1	s	s	s	s	s	s	d	d	d	d	d	d	
										•			MR-5227	
Operation:	(src) ∧	(dst)												
Condition Codes:	N: set if Z: set if V: clear C: not a	result	t = (					leared	l othe	erwise	;			
Description: Word: Logical "and" comparison of the source and destination oper formed, and condition codes are modified accordingly. Neithe nor destination is affected. The BIT instruction may be used e whether any of the corresponding bits that are set in the des also set in the source or whether all corresponding bits set in tion are clear in the source. Byte: Same								her the l either lestinat	sour to to to a					
Example:	BIT #30,R3 test bits three and four of R3 to see if both are off													
	$R3 = 0\ 000\ 000\ 011\ 000$													
	Before NZVC			Afte NZ 00	V C									

**7.3.4.2** Logical – Logical group instructions have the same format as the double operand arithmetic group. They permit operations on data at the bit level.

BIC BICB

Bit Clear **■**4SSDD 12 06 05 00 11 15 0 0 d d d d d 0/1 1 s s s s s s đ MR-5228

Operation	:		(dst	$(dst) \leftarrow (dst) \land \sim (src)$														
Condition	Codes	s:	Z: V:	<ul> <li>N: set if high-order bit of result is set; cleared otherwise</li> <li>Z: set if result = 0; cleared otherwise</li> <li>V: cleared</li> <li>C: not affected</li> </ul>														
Descriptio	on:			<ul><li>Word: Each bit in the destination that corresponds to a set bit in the source cleared. The original contents of the destination are lost. The contents the source are not affected.</li><li>Byte: Same</li></ul>														
Example:									BIC	C R3,F	<b>R</b> 4							
						(R3)	fore = 001 = 001			After (R3) = $001234$ (R4) = $000101$								
							Z V 1 1							N Z Y 0 0 (				
						Be	fore:			$(R3) = 0\ 000\ 001\ 010\ 011\ 100 (R4) = 0\ 000\ 001\ 001\ 001\ 001$								
						Af	ter:			$(\mathbf{R4}) = 0\ 000\ 000\ 001\ 000\ 001$								
																	BIS BISB	
Bit Set																	5SSDD	
	15			12	11		•	•		06	05					00		
	0/1 1		0	1	s	s	s s	S	s	s	d	d I	d J	d	d	d		
					-	•	•									MR-5229	•	

**Operation**:

 $(dst) \leftarrow (dst) \lor (src)$ 

Condition Codes:

- N: set if high-order bit of result is set, cleared otherwise Z: set if result = 0; cleared otherwise
- V: cleared
- C: not affected

Description:

- Word: Inclusive OR operation is performed between the source and destination operands, and the result is left at the destination address (i.e., corresponding bits set in the source are set in the destination). The contents of the destination are lost.
- Byte: Same

# Example:


BIS R0,R1

Before	After
(R0) = $001234$	(R0) = $001234$
(R1) = $001111$	(R1) = $001335$
N Z V C	N Z V C
0 0 0 0	0 0 0 0
Before:	$(R0) = 0\ 000\ 001\ 010\ 011\ 100 \\ (R1) = 0\ 000\ 001\ 001\ 001\ 001$
After:	$(\mathbf{R}1) = 0\ 000\ 001\ 011\ 011\ 101$

# XOR

**Exclusive OR** 

074RDD



Operation:  $(dst) \leftarrow (dst) \forall (Reg)$ 

Condition Codes: N: set if the result < 0; cleared otherwise Z: set if result = 0; cleared otherwise V: cleared C: unaffected

Description: The exclusive OR of the register and destination operand is stored in the destination address. Contents of register are unaffected. Assembler format is: XOR R,D.

# Example:

# XOR R0,R2

Before	After
(R0) = 001234	(R0) = 001234
(R2) = 001111	(R2) = 000325
NZVC	NZVC
1 1 1 1	0 0 0 1
Before:	$(\mathbf{R}0) = 0\ 000\ 001\ 010\ 011\ 100$
	$(R2) = 0\ 000\ 001\ 001\ 001\ 001$
After:	$(R2) = 0\ 000\ 000\ 011\ 010\ 101$

## 7.3.5 Program Control Instructions

7.3.5.1 Branches – Program control instructions cause a branch to a location defined by the sum of the offset (multiplied by two) and the current contents of the program counter if:

- 1. The branch instruction is unconditional.
- 2. The branch instruction is conditional, and the conditions are met after testing the condition codes (NZVC).

The offset is the number of words from the current contents of the PC forward or backward. The current contents of the PC point to the word following the branch instruction.

Although the offset expresses a byte address, the PC is expressed in words. Before it is added to the PC, the offset is automatically multiplied by two and sign extended to express words. Bit 7 is the sign of the offset. If it is set, the offset is negative and the branch is done in the backward direction. Similarly, if bit 7 is not set, the offset is positive and the branch is done in the forward direction.

The 8-bit offset allows branching in the backward direction by  $200_8$  words (400 bytes) from the current PC, and in the forward direction by  $177_8$  words (376 bytes) from the current PC.

The microprocessor assembler handles address arithmetic for the user and computes and assembles the proper offset field for branch instructions in the following form.

#### Bxx loc

where Bxx is the branch instruction and loc is the address to which the branch is to be made. The assembler gives an error indication in the instruction if the permissible branch range is exceeded. Branch instructions have no effect on condition codes. Conditional branch instructions, where the branch condition is not met, are treated as NO OPs.

BR

Branch	Branch (Unconditional) 000400 Plus Offset																	
	15							08 07						00				
				1				OFFSET										
			MR-5231											31				
Operation: $PC \leftarrow PC +$						(2 ×	offse	t)										
Conditio	n Co	des:	Una	affect	ed													
Description: A way of transferring program control within a range of $-128_{10}$ to $+127_1$ with a one-word instruction is provided.									10 words									
	New PC address = updated PC + $(2 \times \text{offset})$																	
Updated PC = address of branch instruction $+2$																		

Example:


With the branch instruction at location 500, the following offsets apply.

New PC Address	Offset Code	Offset (decimal)
474	375	-3
476	376	-2
500	377	-1
502	000	0
504	001	+1
506	002	+2

# BNE

Branch If Not Equal (to Zero)

001000 Plus Offset




Operation: $PC \leftarrow PC + (2 \times offset)$  if Z = 0Condition Codes:UnaffectedDescription:The state of the Z-bit is tested, and a branch is caused if the Z-bit is clear. BNE is the complementary operation to BEQ. BNE is used to test inequality following a CMP to test that some bits set in the destination were also in the source following

the complementary operation to BEQ. BNE is used to test inequality following a CMP, to test that some bits set in the destination were also in the source following a BIT operation, and generally, to test that the result of the previous operation was not zero.

Example:	CMP A,B BNE C	compare A and B branch if they are not equal
	will branch to C if A	$\neq$ B
	and the sequence	
	ADD A,B BNE C	add A to B branch if the result is not equal to 0
	will branch to C if A	$+ B \neq 0$


Branch If Equal (to Zero)



Branch If Plus

100000 Plus Offset

**BPL** 




BMI

**Branch If Minus** 100400 Plus Offset 00 15 08 07 0 0 OFFSET 0 0 0 0 1 1 MR-5235 **Operation:**  $PC \leftarrow PC + (2 \times offset)$  if N = 1**Condition Codes:** Unaffected Description: The state of the N-bit is tested, and a branch is caused if N is set. BMI is used to test the sign (most significant bit) of the result of the previous operation, branching if negative. BMI is the complementary function of BPL.

# BVC

Branch If Overflow Is Clear

102000 Plus Offset




Operation:  $PC \leftarrow PC + (2 \times offset) \text{ if } V = 0$ 

Condition Codes: Unaffected

Branch If Overflow Is Set

Description: The state of the V-bit is tested, and a branch is caused if the V-bit is clear. BVC is the complementary operation to BVS.

# **BVS**



Description:	The state of the V-bit (overflow) is tested, and a branch is caused if the set. BVS is used to detect arithmetic overflow in the previous operation.										V-bit is
											BCC
Branch If Carry Is Clear 103000 Plus											ıs Offset
15				08	07					00	-
1 0	0 0	0	1 1	0				OFFSET	· ·		
										MR-523	18
Operation:	$PC \leftarrow PC$	C + (2	imes offs	et) if (	C = 0	)					
Condition Codes:	Unaffect	ed									
Description: The state of the C-bit is tested, and a branch is cause complementary operation to BCS.							is caused	if C is	clear. BC	C is the	


 $PC \leftarrow PC + (2 \times offset)$  if V = 1

Unaffected

Branch If Carry Is Set

Operation:

Condition Codes:



**Operation**:  $PC \leftarrow PC + (2 \times offset)$  if C = 1

Unaffected Condition Codes:

Description: The state of the C-bit is tested, and a branch is caused if C is set. BCS is used to test for a carry in the result of a previous operation.

103400 Plus Offset

BCS

**7.3.5.2** Signed Conditional Branches – Particular combinations of the condition code bits are tested with the signed conditional branches. These instructions are used to test the results of instructions in which the operands were considered as signed (two's complement) values.

The sense of signed comparisons differs from unsigned comparisons. In signed 16-bit (two's complement) arithmetic, the sequence of values is as follows.


largest	077777 077776
positive	•
zero	000001 000000 177777 177776
negative	• •
smallest	100001 100000

In unsigned 16-bit arithmetic, the sequence is as follows.

177777
•
•
•
•
•
000002
000001
000000

# BGE

Branch If Greater Than or Equal (to Zero)




Operation:	$PC \leftarrow PC + (2 \times offset) \text{ if } N \forall V = 0$
Condition Codes:	Unaffected
Description:	A branch is caused if N and V are either both clear or both set. BGE is the com- plementary operation to BLT. Thus, BGE will always cause a branch when it fol- lows an operation that caused addition of two positive numbers. BGE will also cause a branch on a zero result.

#### BLT

# Branch If Less Than (Zero)

002400 Plus Offset




Operation:  $PC \leftarrow PC + (2 \times offset) \text{ if } N \forall V = 1$ 

Condition Codes: Unaffected

Description: A branch is caused if the exclusive OR of the N- and V-bits is one. Thus, BLT will always branch following an operation that added two negative numbers, even if overflow occurred. In particular, BLT will always cause a branch if it follows a CMP instruction operating on a negative source and a positive destination (even if overflow occurred). Further, BLT will never cause a branch when it follows a CMP instruction operating on a positive source and negative destination. BLT will not cause a branch if the result of the previous operation was zero (without overflow).

#### BGT

Branch If Greater Than (Zero)




Operation:	$PC \leftarrow PC + (2 \times offset) \text{ if } Z \lor (N \forall V) = 0$
Condition Codes:	Unaffected
Description:	Operation of BGT is similar to BGE, however, BGT will not cause a branch on a zero result.

# BLE

Branch If Less Than or Equal (to Zero)


003400 Plus Offset



**7.3.5.3** Unsigned Conditional Branches – The unsigned conditional branches provide a means to test the results of comparison operations in which the operands are considered unsigned values.

# BHI


Branch If Higher



BLOS

101400 Plus Offset

#### 00 80 07 15 1 0 0 0 0 0 1 1 OFFSET MR-5245 $PC \leftarrow PC + (2 \times offset)$ if $C \lor Z = 1$ **Operation**: **Condition Codes:** Unaffected Description: A branch occurs if the previous operation caused either a carry or a zero result. BLOS is the complementary operation to BHI. The branch will occur in comparison operations as long as the source is equal to, or has a lower unsigned value than the destination. BHIS Branch If Higher or Same 103000 Plus Offset




# BLO

Branch If Lower

Branch If Lower or Same


103400 Plus Offset



o Jooo Flus Oliset

Operation:	$PC \leftarrow PC + (2 \times offset) \text{ if } C = 1$
Condition Codes:	Unaffected
Description:	BLO is the same instruction as BCS. This mnemonic is included for convenience only.

**7.3.5.4** Jump and Subroutine Instructions – The subroutine call in the microprocessor provides for automatic nesting of subroutines, re-entrance, and multiple entry points. Subroutines may call other subroutines (or themselves) to any level of nesting without making special provisions for storage of re-turn addresses at each level of subroutine call. The subroutine calling mechanism does not modify any fixed location in memory, and thus, provides for re-entrance. This allows one copy of a subroutine to be shared among several interrupting processes.




Condition Codes: Unaffected

Description: More flexible program branching than that available with the branch instructions is provided. Control may be transferred to any location in memory (no range limitation) and can be accomplished with the full flexibility of the addressing modes, with the exception of register mode 0. Execution of a jump with mode 0 will cause an illegal instruction condition, and will cause the CPU to trap to vector address 4. (Program control cannot be transferred to a register.) Register deferred mode is legal and will cause program control to be transferred to the address held in the specified register. Instructions are word data and therefore, must be fetched from an even-numbered address.

Deferred index mode JMP instructions permit transfer of control to the address contained in a selectable element of a table of dispatch vectors.

Example:	JMP FIRST	transfers to FIRST
<b>D</b> <sup>1</sup> and a		
First:	JMP @LIST	transfers to location pointed
List:	FIRST	to at LIST pointer to FIRST
	JMP @(SP)+	transfers to location pointed to by the top of the stack and re- moves the pointer from the stack

#### Jump to Subroutine



A	- 4
Oper	ation:

 $(tmp) \leftarrow (dst)$  (tmp is an internal processor register)

 $\downarrow$  (SP)  $\leftarrow$  reg (push reg contents onto processor stack)

reg  $\leftarrow$  PC (PC holds location following JSR; this address is now put in reg)

**JSR** 

004RDD

 $PC \leftarrow (dst)$  (PC now points to subroutine destination)

# Condition Codes: Unaffected

Description: The old contents of the specified register (the linkage pointer) are automatically pushed onto the processor stack, and new linkage information is placed in the register. Thus, subroutines nested within subroutines to any depth may all be called with the same linkage register. There is no need either to plan the maximum depth at which any particular subroutine will be called or to include instructions in each routine to save and restore the linkage pointer. Further, since all linkages are saved in a re-entrant manner on the processor stack, execution of a subroutine may be interrupted, and the same subroutine re-entered and executed by an interrupt service routine. Execution of the initial subroutine can then be resumed when other requests are satisfied. This process (called nesting) can proceed to any level.

> A subroutine called with a JSR reg,(dst) instruction can access the arguments following the call with either autoincrement addressing, (reg)+, (if arguments are accessed sequentially) or by indexed addressing, X(reg), (if arguments are accessed in random order). These addressing modes may also be deferred, @(reg)+ and @X(reg), if the parameters are operand addresses rather than the operands themselves.

> JSR PC,(dst) is a special case of the microprocessor subroutine call and is used for subroutine calls that transmit parameters through the general-purpose registers. The SP and the PC are the only registers that may be modified by this call.


JSR PC,@(SP)+ is another special case of the JSR instruction. It exchanges the top element of the processor stack and the contents of the program counter. This instruction is used to allow two routines to swap program control and resume operation when recalled where they left off. Such routines are called co-routines.


Return from a subroutine is done with the RTS instruction. RTS reg loads the contents of reg into the PC and pops the top element of the processor stack into the specified register.

Example:

	SBCALL SBCALL+4	:	JSR R5, SBR ARG 1 ARG 2	R5 #1	R6 n	R7 SBCALL
ſ	SBCALL+2+2M ►CONT		ARG M NEXT INSTRUCTION	#1	n	CONT
	SBR	:	MOV(R5)+,dst1 MOV(R5)+,dst2	SBCALL+4	n-2	SBR
			MOV(R5)+,dst2			
	- EXIT	:	MOV(R5)+,dstM OTHER INSTRUCTIONS RTS R5	SBCALL+2+2M CONT CONT	n-2	EXIT

This example is illustrated in Figure 7-34.







7-59


RTS


**Return from Subroutine** 

00020R

#### 15 03 00 02 0 0 0 0 0 0 0 0 0 0 0 1 r 0 r r MR-5251 Operation: $PC \leftarrow (reg)$ $(reg) \leftarrow (SP) \uparrow$ **Condition Codes:** Unaffected Description: Contents of register are loaded into PC, and the top element of the processor stack is popped into the specified register. Return from a nonre-entrant subroutine is typically made through the same register that was used in its call. Thus, a subroutine called with a JSR PC,(dst) exits with an RTS PC. A subroutine called with a JSR R5,(dst) may pick up parameters with addressing modes (R5)+, X(R5), or @X(R5) and finally exit with an RTS R5.

Example:





**Operation:** 

 $(R) \leftarrow (R) - 1$ ; if this result  $\neq 0$  then PC  $\leftarrow$  PC  $- (2 \times \text{offset})$ ; if (R) = 0 then  $PC \leftarrow PC$ 


**Condition Codes:** Unaffected

Description: The register is decremented. If it is not equal to zero, twice the offset is subtracted from the PC (now pointing to the following word). The offset is interpreted as a 6-bit positive number. SOB provides a fast, efficient method of loop control. The assembler syntax is:

# SOB R,A

where A is the address to which transfer is to be made if the decremented R is not equal to zero. The SOB instruction cannot be used to transfer control in the forward direction.

**7.3.5.5** Traps – Trap instructions provide for calls to emulators, I/O monitors, debugging packages, and user-defined interpreters. A trap is effectively an interrupt generated by software. When a trap occurs the contents of the current program counter (PC) and processor status (PS) are pushed onto the processor stack and replaced by the contents of a two-word trap vector containing a new PC and PS. The return sequence from a trap involves executing an RTI or RTT instruction that restores the old PC and PS by popping them from the stack. Trap instruction vectors are located at permanently assigned fixed addresses.



7-61

SOB

**077RNN** 

Condition Codes:


- N: loaded from trap vector Z: loaded from trap vector
- V: loaded from trap vector
- C: loaded from trap vector

Description:

All operation codes from 104000 to 104377 are EMT instructions and may be used to transmit information to the emulating routine (e.g., function to be performed). The trap vector for EMT is at address 30. The new PC is taken from the word at address 30, and the new processor status (PS) is taken from the word at address 32.

# CAUTION EMT is used frequently by Digital system software and is not recommended for general use.


Example:



# TRAP

Trap

104400-104777



Operation:	$ \downarrow (SP) \leftarrow PS  \downarrow (SP) \leftarrow PC  PC \leftarrow (34)  PS \leftarrow (36) $
Condition Codes:	<ul> <li>N: loaded from trap vector</li> <li>Z: loaded from trap vector</li> <li>V: loaded from trap vector</li> <li>C: loaded from trap vector</li> </ul>
Description:	Operation codes from 104400 to 104777 are TRAP instructions. TRAP and EMT instructions are identical in operation, however, the trap vector for TRAP is at address 34.
	NOTE


Because Digital software makes frequent use of EMT, the TRAP instruction is recommended for general use.

BPT 000003 Breakpoint Trap 00 15 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 MR-5257 Operation:  $\downarrow (SP) \leftarrow PS$  $\downarrow$  (SP)  $\leftarrow$  PC  $PC \leftarrow (14)$  $PS \leftarrow (16)$ **Condition Codes:** N: loaded from trap vector Z: loaded from trap vector V: loaded from trap vector C: loaded from trap vector Description: A trap sequence with a trap vector address of 14 is performed. BPT is used to call debugging aids. The user is cautioned against employing code 000003 in programs run under these debugging aids. (No information is transmitted in the low byte.)

# ΙΟΤ

# Input/Output Trap


000004



# RTI

#### **Return from Interrupt** 000002 00 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 MR-5259 $\text{PC} \leftarrow (\text{SP}) \uparrow$ **Operation:** $PS \leftarrow (SP) \uparrow$ **Condition Codes:** N: loaded from processor stack Z: loaded from processor stack V: loaded from processor stack C: loaded from processor stack Description: Used to exit from an interrupt or TRAP service routine. The PC and PS are restored (popped) from the processor stack. If a trace trap is pending, the first instruction after RTI will not be executed prior to the next T trap.

Return from Interrupt



**7.3.5.6** Reserved Instruction Traps – Reserved instruction traps are caused by attempts to execute instruction codes reserved for future processor expansion (reserved instructions) or instructions with illegal addressing modes (illegal instructions). Order codes not corresponding to any of the instructions described are reserved instructions. JMP and JSR with register mode destinations are illegal instructions and trap to vector address 4. Reserved instructions trap to vector address 10.

7.3.5.7 HALT Interrupt – The HALT interrupt is caused by the -HALT line. The -HALT interrupt saves the PC and PS and goes to the restart address with PS = 340.

**7.3.5.8** Trace Trap – The trace trap is enabled by bit 4 of the PS and causes processor traps at the end of instruction execution. The instruction that is executed after the instruction that set the T-bit will proceed to completion and then trap through the trap vector at address 14. The trace trap is a system debugging aid and is transparent to the general programmer.

**7.3.5.9** Power Failure Interrupt – The power failure interrupt occurs when -PF line is asserted. Vectors for power failure are locations 24 and 26. Trap will occur if an RTI instruction is executed in a power fail service routine.

**7.3.5.10 Interrupts** – See Table 5-3.

NOTE

Bit 4 of the processor status can only be set indirectly by executing an RTI or RTT instruction with the desired PS on the stack. 000006

RTT

# 7.3.5.11 Special Cases (T-bit) – The following are special cases of the T-bit.

# NOTE

# The traced instruction follows the instruction that sets the T-bit.

- 1. An instruction that cleared the T-bit Upon fetching the traced instruction, an internal flag, the trace flag, was set. The trap will still occur at the end of execution of this instruction. The status word on the stack, however, will have a clear T-bit.
- 2. An instruction that set the T-bit Because the T-bit was already set, setting it again has no effect. The trap will occur.
- 3. An instruction that caused an instruction trap The instruction trap is performed, and the entire routine for the service trap is executed. If the service routine exits with an RTI or in any other way restores the stacked status word, the T-bit is set again, the instruction following the traced instruction is executed, and, unless it is one of the special cases noted previously, a trace trap occurs.
- 4. Interrupt trap priorities When multiple trap and interrupt conditions occur simultaneously, the following order of priorities is observed (from high to low).
  - 1. Halt line
  - 2. Power fail trap
  - 3. Trace trap
  - 4. Internal interrupt request
  - 5. External interrupt request
  - 6. Instruction traps

#### 7.3.6 Miscellaneous Instructions

HALT																	
Halt	Halt															000000	
	15														00		
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Operatio	on:		Р		- PS - PC resta: 340	rt add	dress									MR-5261	
Condition Codes: Unaffected																	
Descript	tion:				cessor k. PS					ldress	after	placi	ing th	e curi	rent I	PC an	d PS on

15			r	T	<del>.</del>	τ	<del>۱</del>	T	r	<del>τ</del>	1	<del></del> -		00
0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
														MR-52
Condition Codes:	Una	affect	ted											
Description:	WA onto savo will	AIT in the ed. T	nstru proce he ex	ction. essor : kit fro	Thus stack, om the	ttion , whe the a inte f the	n an ddres rrupt	interr s of th routin	rupt one ne ne: ne (i.e	causes xt ins e., ex	s the truction ecution	PC a on fol on of	nd PS lowin an R'	S to b g the TI ins
		<u></u>		<u></u>										
Reset External Bus														
15 <u>15</u>				·	[]	· · · · · · · ·				<b>r</b>	r	r	<del></del>	00
0 0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
		affect			L					L	L	L	<u> </u>	MR-526
	The	-B	CLR			rted a								LR is
	The	-B	CLR											LR is
Description:	The and	an A	CLR ASPI											LR is affec
Condition Codes: Description: Move from Process	The and	an A	CLR ASPI											LR is
Description: Move from Process	The and	an A	CLR SPI	trans	actior	ı take	s plac	e. PC	2, PS	, and	R0-F	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	e not	LR is affec
Description: Move from Processo	The and or Typ	an A	CLR SPI	trans	actior	ı take	s plac	e. PC	2, PS	, and	R0-F	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	e not	LR is affec
Description: Move from Process	The and or Typ	e — Be an A	Ord	trans	actior	ı take	s plac	e. PC	2, PS	, and	R0-F	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	e not	LR is affec

Wait for Interrupt

WAIT

000001

•

# 7.3.7 Condition Code Operators

CLN SI CLZ SI CLV SI CLC SI CCC SC	EZ EV EC CC	ode O	perato	ors										. ,			0002XX
	15										05	04	03	02	01	00	_
	0	0	0	0	0	0	0	0	1	0	1	0/1	N	z	V	С	
Descrip	otion:		C	onditi	on co	de bit	s are	set an	d cle	ared.	Select	table	comb	inatio	ns of	мя-526 these	bits may

Condition code bits are set and cleared. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator (i.e., set the bit specified by bit 0, 1, 2, or 3, if bit 4 is a one). Corresponding bits are cleared if bit 4 = 0.

Mnemonic	Operation	OP Code
CLC	Clear C	000241
CLV	Clear V	000242
CLZ	Clear Z	000244
CLN	Clear N	000250
SEC	Set C	000261
SEV	Set V	000262
SEZ	Set Z	000264
SEN	Set N	000270
SCC	Set all CCs	000277
CCC	Clear all CCs	000257
	Clear V and C*	000243
NOP	No operation	000240

\*Combinations of the above set or clear operations may be ORed together to form combined instructions. Clear V and C represents CLC (241) ORed with CLV (code 242).

# CHAPTER 8 THEORY OF OPERATION

# 8.1 INTRODUCTION

This chapter provides an explanation of SBC-11/21 hardware operation from the perspective of the logic designer. It is useful for troubleshooting the device to the chip level.

#### NOTE

The negated or inverse signal is designated by a minus sign (-). For example, RAS is normally low and asserted high when activated; -RAS is normally high and asserted low when activated. This convention is used throughout this chapter. The LSI-11 bus signals are consistent with the standard bus conventions.

The SBC-11/21 functional block diagram is shown in Figure 8-1 (sheets 1 and 2) and provides an overview of the module functions and how they are related. The main components of the single-board computer are shown on sheet 1 of Figure 8-1. The single-board computer has a microprocessor interconnected to the serial line units, RAM memory, ROM memory, and the parallel I/O interface via the on-board TDAL bus. The TDAL bus can access the LSI-11 bus (BDAL bus) by the bus control function, shown by broken lines, and is for reference only. The address bus, the memory address decode function, and the interrupt control function are also shown on sheet 1 of Figure 8-1.

The microprocessor support functions and the LSI-11 interface functions are described on sheet 2 of Figure 8-1. The microprocessor is shown by broken lines for reference only. The power-up, clock, clock control, ready, DMA, and halt functions are used by the microprocessor. The IAK data in, sync, read/write, reply time-out, and bus control functions are used to interface the LSI-11 bus to the microprocessor.

The functional descriptions used in this chapter define the microprocessor and the input/output signals associated with its operation. The support functions, the LSI-11 bus interface functions, and the remaining single-board computer devices are also described in detail.

# 8.2 MICROPROCESSOR

The microprocessor is contained within a 40-pin LSI chip and is shown in Figure 8-2. There are eight 16-bit general-purpose registers (R0–R7). R6 operates as the stack pointer (SP); R7 operates as the microprocessor program counter (PC). A special purpose status register contains the current processor status word (PSW). The operating characteristics of the microprocessor are affected by the mode register which is discussed in detail in Paragraph 8.3.

#### 8.2.1 Microprocessor Initialization

The microprocessor initializes the SBC-11/21 module during the power-up sequence or when the RE-SET instruction is executed.




Figure 8-1 SBC-11/21 Functional Block Diagram (Sheet 1 of 2)




Figure 8-1 SBC-11/21 Functional Block Diagram (Sheet 2 of 2)




Figure 8-2 SBC-11/21 Microprocessor

**8.2.1.1 RESET Instruction** – The RESET instruction asserts the – BCLR output. This clears or resets the control logic of the module to an initial state. The microprocessor loads the mode register from the TDAL bus with the mode register control data. The LSI-11 bus transceivers are disabled when – BCLR is asserted. The RCVIE bit of the RCSRs and the XMITIE, MAINT, and XMITBRK bits of the XCSRs are reset in the serial line units (SLUs). The port C buffer output lines of the parallel I/O are set high. If port A and port B buffers are output to the connectors, they are also set high. The LED is turned off during reset. The –BCLR output is then negated and an assert priority in (ASPI) transaction is performed to service any interrupts or DMA requests. The RESET instruction does not change the PSW or any internal registers.

**8.2.1.2** Power-up Input (PUP) – The power-up (PUP) input goes from low to high when the 5.0 V power is first applied. This initiates the power-up sequence. The -BCLR output is asserted. The module is cleared and reset as it is for the RESET instruction, however, the serial line units' (SLUs) registers are completely reset. After a delay, BDCOK and BPOK are asserted, PUP is negated, and the -BCLR output goes high. The microprocessor then performs ten bus NOP transactions. The processor loads the starting address into the program counter (R7), location 376 into the stack pointer (R6), and the processor status word is set to 340. An assert priority in (ASPI) transaction is performed to service any interrupts or DMA requests before the first instruction is fetched.

The PUP input normally stays low for all operations. If PUP is asserted high, the present transaction is terminated and the internal registers go to an undetermined state. The TDAL bus, the interrupt inputs, and the microprocessor control signals will all go to an initial reset state.

# 8.2.2 Clock Input (-TCLK)

The -TCLK input is a 4.9152 MHz clock that comes from the 19.6608 MHz crystal oscillator. This clock input is used for the internal time base of the microprocessor and the source of the clock output (COUT). COUT is pulsed once for every microcycle. A microcycle can represent either three or four -TCLK input pulses depending on the type of transaction. The microprocessor will halt or stop when the -TCLK input is disabled.

#### 8.2.3 Ready Input (READY)

READY input is normally high and will not interfere with microprocessor transactions. However, when the input is held low, a single microcycle slip occurs during every transaction. When READY is clocked with COUT, while RAS is asserted, the microprocessor slips a microcycle every time the input is pulsed. This allows the microprocessor to be placed in an idle or wait state until a peripheral device has either received or asserted data on the bus.

#### 8.2.4 Microprocessor Control Signals

The microprocessor controls the functions of the SBC-11/21 through the use of nine microprocessor control signals. A description of these signals and their functions follows. The RAS, CAS, PI, COUT, and BCLR are transaction control strobes used for logic transitions. The R/-WLB, R/-WHB, SEL0, and SEL1 are steady state logic signals used as transaction type control signals.

**8.2.4.1** Row Address Strobe (RAS) – The leading edge of the RAS signal is used to acknowledge that the address is stable on the TDAL bus during read/write and fetch transactions. During interrupt transactions, the leading edge of the RAS signal strobes the interrupt acknowledge data onto the TDAL 12–8 bus lines.

**8.2.4.2** Column Address Strobe (CAS) – The trailing edge of the CAS signal is used to acknowledge that data on the TDAL bus lines during read and fetch transactions was read by the microprocessor. For write transactions, the signal is used to acknowledge that microprocessor data will be removed after a specified time.

The leading edge of the signal is used to request that read data be placed on the TDAL bus and to strobe interrupt requests into latches that are read during the assertion of PI.

**8.2.4.3** Priority In (PI) – The leading edge of the PI signal is used to acknowledge that data on the TDAL bus lines during write transactions is stable. The leading edge is also used to enable the micro-processor to read the interrupt inputs AI-0 to AI-7 and to initiate IAK, restart, power fail, or DMA transactions.

**8.2.4.4** Read/Write (R/-WHB and R/-WLB) – The R/-WHB and R/-WLB signals control the read/write and fetch transactions by enabling the TDIN, TDOUT, and TWTBT control signals. For read and fetch transactions, both signals are asserted high and enable the TDIN control circuits. During write transactions, the TDOUT and TWTBT control circuits are enabled when either or both signals are asserted low. If only one signal is asserted low, the TWTBT control circuits are enabled by the leading edge of CAS, and a write byte transaction occurs for either high byte or low byte.

**8.2.4.5** Select Output Flags (SEL0 and SEL1) – The SEL0 and SEL1 signals indicate the transaction being performed. When both signals are low, a read, write, ASPI, or NOP transaction is selected. When both signals are high, a DMA transaction is selected. When SEL1 is low and SEL0 is high, the fetch transaction is selected. When SEL1 is high and SEL0 is low, an IAK transaction is being performed.

**8.2.4.6** Bus Clear (BCLR) – The BCLR signal is used to reset the control logic and generate BINIT. The signal is asserted during the power-up sequence and the execution of a RESET instruction only.

**8.2.4.7** Clock Out (COUT) – The COUT signal is asserted once for every microcycle and is used to time the microprocessor transactions.

# 8.2.5 Microprocessor Transactions

The microprocessor performs six types of transactions to support the instruction set, direct memory access, and the interrupt structure.

- 1. Fetch/read
- 2. Write
- 3. DMA
- 4. IAK
- 5. ASPI
- 6. Bus NOP

A normal fetch/read or IAK transaction requires either one or two microcycles; extended transactions can take as many microcycles as required before a time-out occurs. The COUT signal is asserted once for every microcycle. The transactions are used to transfer information and data via the TDAL bus which interconnects all local devices and connects them to the LSI-11 bus interface. A description of each transaction operation follows.


**8.2.5.1** Fetch/Read – The fetch/read transaction is used either to fetch an instruction or read data for the microprocessor. The data may originate from the on-board memory, I/O device, or the LSI-11 bus. The microprocessor control signals for the transaction are illustrated in Figure 8-3. The R/-WLB and R/-WHB control signals are asserted. The SEL0 output is high, and the SEL1 output is low for the fetch transaction; both of these outputs are low for the read transaction.


The following sequence of events takes place during a fetch/read transaction.

- 1. The microprocessor places the address onto the TDAL bus when the transaction is initiated and is latched into the memory address circuits by the assertion of SYNC.
- 2. The data is received on the TDAL bus after RRPLY is received. The microprocessor accepts the data and negates TDIN.
- 3. Interrupt and DMA requests are latched by CAS, set up while PI is asserted, and latched into the microprocessor when PI is negated.

#### NOTE

A write transaction is always preceded by a read transaction except when the microprocessor pushes onto the stack. Therefore, each write has at least four microcycles: assert address, read data, assert address, and write data.





**8.2.5.2** Write – The write transaction is used to write data from the microprocessor to memory, a local I/O device, or an LSI-11 bus peripheral device. The microprocessor control signals for the transaction are illustrated in Figure 8-4. The R/-WLB and R/-WHB control signals are asserted low when writing a word; for writing a byte, either the high or low byte signal is asserted. Both SEL0 and SEL1 control signals are negated.

The following sequence of events takes place during a write transaction.


- 1. The microprocessor places the address onto the TDAL bus, and the state of the read/write lines causes TWTBT to be asserted. The address is latched into the memory address circuits by the assertion of SYNC.
- 2. When CAS is asserted, TWTBT is negated for word transactions and left asserted for byte transactions.
- 3. The data is placed on the TDAL bus before TDOUT is asserted. The data is written into the addressed location when TDOUT is negated.
- 4. When the addressed device negates BRPLY, the SYNC and TWTBT signals are cleared.
- 5. The DMA requests are detected while PI is asserted; they are latched into the microprocessor when PI is negated. No other interrupts are read by the microprocessor during write transactions.

**8.2.5.3** IAK – If an interrupt request was detected during a previous read transaction, the microprocessor initiates an IAK transaction as illustrated in Figure 8-5. The R/-WHB and R/-WLB control signals are asserted high, and CAS, PI, and SEL0 are asserted low for the transaction. The TDAL bits 12–8 represent the acknowledged input and are used to reset the interrupt request. For local interrupts, TDAL bits 7–0 are ignored because the vector address is in the microprocessor. For LSI-11 bus interrupts, the vector address is read from the bus using TDAL bits 7–2. TDAL bus bit 12 is set low for this IAK transaction and commands the control logic to initiate an LSI-11 bus IAK transaction. The TDIN signal is asserted for the transaction, and the TIAKO output acknowledges the interrupt. The requesting device then places the vector address on the low byte of the bus and asserts BRPLY. The microprocessor stops slipping microcycles, negates TDIN, and accepts the vector. It then negates TIAKO on the trailing edge of RAS and continues to the next transaction.

**8.2.5.4** DMA – The DMA request is read during a previous transaction. The microprocessor will acknowledge the request by tri-stating the TDAL bus as shown in Figure 8-6. The SEL0 and SEL1 outputs are asserted to indicate that the bus mastership has been relinquished. The transaction will continue with no interruptions until the DMA transfer is completed. The microprocessor will then negate the SEL1 control output to indicate that it is resuming bus mastership. The negation of SEL0 will follow if the next transaction is not a fetch.

**8.2.5.5** ASPI – The assert priority in (ASPI) transaction is used by the RESET and WAIT instructions or the power-up sequence as shown in Figure 8-7. The CAS and PI outputs are asserted to allow the microprocessor to recognize and latch any interrupts or DMA requests. The R/-WHB and R/-WLB outputs are asserted and the SEL0, SEL1, and RAS outputs are negated for the transaction.

**8.2.5.6** NOP – The bus NOP transaction performs no operation and is used during the power-up sequence or if the programmer intentionally introduces a delay into the program. The AI-0 through AI-7 inputs are tri-stated to prevent interrupts. The R/-WHB and R/-WLB outputs are asserted, and the SEL0 and SEL1 outputs are taken low. The RAS, CAS, and PI control strobes are inhibited during the transaction as shown in Figure 8-8.








Figure 8-5 IAK Transaction

# 8.3 MODE REGISTER CONTROL

The mode register is an internal microprocessor register used to define the operating mode of the microprocessor. The 16-bit mode register is written into from the TDAL 0–15 data lines during a power-up sequence or when a RESET instruction is executed. During this time, the -BCLR output is low and the mode register is loaded. The mode register logic (Figure 8-9) has five tri-state drivers that are enabled when the -BCLR input goes low. TDAL bits 11 and 8 are factory set to force the microprocessor to operate in the following mode.

- 1. The microprocessor clock mode is selected. The microprocessor pulses the COUT output once for every four XTL1 input pulses during DMA and interrupt transactions. For all other transactions, it pulses the COUT output once for every three XTL1 input pulses.
- 2. The standard microcycle mode is selected. It uses four XTL1 input periods for DMA and interrupt transactions and three XTL1 input periods for all other transactions.
- 3. The normal read/write mode is selected. The normal read/write mode sets the read/write control lines (R/-WLB and R/-WHB) prior to the assertion of -RAS and remains valid after the negation of -CAS.





Figure 8-6 DMA Transaction

- 4. The static memory mode is selected, and therefore, no dynamic memory chips may be installed on the module. The refresh function is disabled.
- 5. The memory addressing is limited to 64Kb.
- 6. The bus has 16 bits.
- 7. The user mode is selected. This mode performs transactions with no automatic test of the processor status word.








Figure 8-9 Mode Register Control

The status of TDAL bits 13–15 are selected by the user. These bits determine the start and restart addresses for the microprocessor. The start address is the location of the first fetch after power-up, and the restart address is the location of a fetch after a HALT instruction is executed or the assertion of the HALT interrupt. The wirewrap pins M22, M26, and M30 control the status of TDAL bits 13–15 during the power-up sequence. Wirewrap pin M18 is pulled up to +3 Vdc and represents a one; wirewrap pin M29 is connected to ground and represents a zero. Pins M22, M26, and M30 are jumpered to either M18 or M29, according to the list in Table 8-1, to select both the start address and restart address for the microprocessor.

Wirewrap	Pins		Start Address	Restart Address	
 Bit 15 M22	Bit 14 M26	Bit 13 M30			
1	. 1	1	172000	172004	
1	1	0	173000	173004	
1	0	1	000000	000004	
1	0	0	010000	010004	
0	1	1	020000	020004	
0	1	0	040000	040004	
0	0	1	100000	100004	
Õ	Õ	Ō	140000	140004	

Table 8-1	Start	Address	Configurations
-----------	-------	---------	----------------

Connection to M18 = 1Connection to M29 = 0

# 8.4 INTERRUPT CONTROL

The interrupt control, as a block diagram, is illustrated in Figure 8-10. (Studying this diagram will make the explanation presented in Paragraph 8.4.1 easier to follow.)




Figure 8-10 SBC-11/21 Interrupt Control

The SBC-11/21 interrupt control design includes the following elements:

1. Five D flip-flops that latch five of the interrupt lines.

a.	REVNT	Wire OR-ed TEVNT or BEVNT
b.	PARQST	Parallel I/O port A interrupt request
c.	PBRQST	Parallel I/O port B interrupt request
d.	BKRQ	Level 7, maskable interrupt, configurable
e.	HLTRQ	Produces CTMER, nonmaskable interrupt, configurable

- 2. Twelve interrupt synchronizing latches that latch the following signals.
  - a. Outputs of the five latches described previously

- b. Three interrupt signals:
  - (1) IRQ4 Level 4 LSI-11 bus interrupt
  - (2) DMRQ DMA request
  - (3) **PFAIL** Power fail nonmaskable interrupt
- c. Four signals from the interrupt acknowledge decoder, wire OR-ed with interrupt requests from SLUs.
  - (1) RDL1 SLU1 receiver interrupt request
  - (2) XDL1 SLU1 transmitter interrupt request
  - (3) RDL2 SLU2 receiver interrupt request
  - (4) XDL2 SLU2 transmitter interrupt request

The operation of the SBC-11/21 interrupt control centers around eight microprocessor input lines, AI-0 to AI-7, driven by interrupt signals, either directly or indirectly, through the interrupt encoding PROM.

- AI-0 is the DMA request line connected directly to DMRQ.
- AI-1 to AI-4 are driven by the output of the interrupt encoder to request maskable interrupts.
- AI-5 is driven by the VEC gate which detects the presence of the LSI-11 bus interrupt on the outputs of the interrupt encoder. It calls for a vector read transaction from the bus.
- AI-6 is driven directly by the power fail input line to force a power fail trap.
- AI-7 is driven directly by the HALT interrupt line to force a restart trap.

The microprocessor reads the AI-0 to AI-7 input lines and arbitrates the interrupt priority according to Table 8-2. In addition, the state of AI-1 to AI-5 is reproduced on TDAL 12–8 lines during the acknowledge cycle. TDAL 11–8 lines are used as an address in the interrupt acknowledge decoder, which is a 32-byte PROM. Output bits 7–4 of that PROM are the previously stated SLU receive and transmitter interrupt requests (RDL1, RDL2, XDL1, XDL2) which are wire-ORed to reset the latched requests in the SLUs. TDAL 12 reflects the state of the -VEC signal and is used in the LSI-11 bus protocol.

Bits 0-3 are used as reset signals for the four interrupt latches previously described.

#### 8.4.1 Interrupt Control Logic

The interrupt logic (Figure 8-11) receives the interrupt requests from the interface devices and applies them to the microprocessor. The microprocessor will acknowledge the highest priority interrupt if its priority is higher than the current microprocessor status word priority. There are nine interrupts available, and either one or all can be inputs to the interrupt synchronizers E27 and E32. Any interrupt is active when the signal goes high. Five of these inputs are latched and stay high until reset. Four interrupts are clocked through flip-flops E10 and E17 to maintain a high output. The enabled interrupts are clocked through the interrupt flip-flops by CAS asserting during the present transaction. These outputs address interrupt encode memory locations enabled by the -PI input of the present transaction. The interrupt encode memory outputs an interrupt code equivalent to the highest input priority.

Interrupt Source	Input Signal	Priority Level		d Input AI-2		AI-4	AI-5	Vector Address
HALT	HLTRQ	Nonmaskable	x	X	X	X	Х	Restart address
Power fail	PFAIL	Nonmaskable	X	X	X	X	X	24
LSI-11 bus signal BHALT	BKRQ	7	0	0	0	0	1	140
LSI-11 bus signal BEVNT	REVNT	6	0	1	0	0	1	100
SLU2 REC	RDL2	5	1	0	0	0	1	120
SLU2 XMIT	XDL2	5	1	0	0	1	1	124
Parallel I/O B	PBRQST	5	1	0	1	0	1	130
Parallel I/O A	PARQST	5	1	0	1	1	1	134
SLU1 REC	RDL1	4	1	1	0	0	1	60
SLU1 XMIT	XDL1	4	1	1	0	1	1	64
LSI-11 bus signal BIRQ4	IRQ4	4	1	1	1	0	0	Read from LSI-11 bus

 Table 8-2
 Designated Interrupts

HALT and power fail (PFAIL) interrupts are not generated by the coded inputs AI-1 to AI-5. All signals are listed in the order of descending priority.

The interrupt codes and their priority levels are listed in Table 8-2. When the PI output is enabled, the microprocessor looks at the interrupt inputs and will initiate an IAK transaction for an interrupt with the correct priority following the completion of a read transaction. The coded input to the microprocessor is placed on the TDAL bus using bits 8–12. Bit 8 represents the AI-1 input; bit 11 represents the AI-4 input. These four TDAL bus bits are inputs to the acknowledge decoder memory that is enabled when the microprocessor starts the IAK transaction and the -IAK input goes low. These inputs are decoded to determine which interrupt was acknowledged and will output a low to negate that interrupt. The interrupt flip-flop is reset by the clear line for that interrupt, switching the output of the selected AND gate low. The E59 and E58 transmitter and receiver interrupt lines are latched outputs and are reset by wire OR-ing and asserting low the output of the acknowledge decoder PROM. The LSI-11 bus interrupt is an exception to this process. This interrupt code enables the inputs of NAND gate E34, and the low output enables the -VEC (AI-5) input to the microprocessor. This input instructs the microprocessor to receive the vector address from the TDAL bus. TDAL 12 represents the




Figure 8-11 Interrupt Control Logic

state of the -VEC input when the microprocessor acknowledges the interrupt and is used to determine that the LSI-11 bus interrupt acknowledge handshake protocol must be initiated. The LSI-11 bus interrupt is not reset by the acknowledge decoder PROM, but it should be reset when the TDIN and TIAKO signals are received by the bus device during the interrupt acknowledge sequence.


Before continuing the discussion of the interrupt system, ready logic is discussed in Paragraph 8.4.2.


NOTE

The waveform diagrams shown in Figure 8-12 and subsequent figures are referenced to the circuit schematics in Appendix E. They are intended only to help users understand the logic and are not precise representations of timing relationships.

### 8.4.2 Ready Logic

The ready logic (Figure 8-12) provides the READY input to the microprocessor and is used to control the cycle slip function. The microprocessor will cycle slip when the READY input is being clocked while RAS is asserted; the cycle slip function will be inhibited when the READY input is set high. The output of the ready flip-flop and the COUT input go to the E14 OR gate and generate the READY input. When the -CSLIP input to E6 is high and the TSYNC input is high, the output of the E6 AND gate goes high. When -DRRPLY is not asserted and -TCLKSP and the output of E14 are high, the output of E13 is high. This enables E35 and the preset input to the E20 flip-flops to go low. The flip-flop output is low at OR gate E14, and it enables the READY input with every COUT. When the





A, SIGNALS DURING LSI-11 BUS TRANSACTION




Figure 8-12 Ready

IAKDIN input goes high and the -CSLIP and TSYNC inputs are negated, the output of the E13 AND gate goes high. It allows the E35 NAND gate output to go low and forces the preset terminal of the E7 flip-flop low. The output of the flip-flop to the OR gate is now low. This allows the COUT input to clock the READY output. The microprocessor will continue to cycle slip while this input is being pulsed. The -TMRP input to the NAND gate will go low when either the BRPLY or TMER input from the bus is received. This will remove the low from the preset input of the first flip-flop. Immediately after the -TMRP input goes low, the -DRRPLY input also goes low and forces a high to the input of the flip-flop. The high is clocked through by the COUT clock, and the flip-flop output to E14 will go high. This disables the READY input to the microprocessor and allows the transaction to be completed.

The second E20 flip-flop is required to ensure that data is stable at the microprocessor or at the peripheral preceding transaction completion. The ready circuit is inactive during local address references.

### 8.4.3 IAK Data In (IAKDIN)


The IAKDIN output is enabled by the output of the NOR gate E15 as shown in Figure 8-13. The microprocessor acknowledges an external interrupt request, asserts -SEL1, and negates SEL0. When the microprocessor has to read the interrupt vector from the bus, the TDAL 12 input is low as a result of AI-5 being low during the interrupt request read. This allows the IAKDIN output to go high and assert TDIN to the bus. The RAS input is high; this enables the TIAKO flip-flop E8. IAKDIN is clocked by the COUT input and causes TIAKO to go high. The inverter E18 sets the BIAKO output low. The BIAKO output goes to the bus as an interrupt acknowledge. The TIAKO output goes to the bus transceiver logic and enables the low byte transceivers to receive the vector. The IAKDIN output goes to the -BRPLY input or a time-out occurs. When either response is received, the SEL0 input goes high to disable the IAKDIN output and signals that the microprocessor has read the vector. The RAS goes low to clear the TIAKO flip-flop.

The microprocessor cannot abort the reading of a vector if a time-out occurs and will read a vector of zero in all cases if -BRPLY is not asserted and the time-out counter triggers.


### 8.4.4 HALT Interrupt

The HALT interrupt (Figure 8-14) is defined as -CTMER and goes to the microprocessor AI-7 input. The user determines the configuration of the control signals, such as TMER, SLU BREAK request, or BHALT, that can trigger this interrupt. The E7 flip-flop is clocked by the input to M10; this asserts the E32 flip-flop input. The assertion of CAS clocks the E32 flip-flop and enables the -CTMER output. The CTMER output is set high and goes to the NAND gate E16. The assertion of PI during a microprocessor read or fetch transaction latches -CTMER into the microprocessor and simultaneously switches the E16 NAND gate output low. This sets the output of the E28 AND gate low to reset the E7 flip-flop for the next HALT interrupt. The E32 flip-flop is cleared by the next CAS strobe. The microprocessor AI-7 input is pseudo edge-sensitive; it must be negated for one PI time before another trap to the restart address can be started.


As explained in Chapter 2, connecting M9 to M13 prevents -CTMER assertion during LSI-11 bus interrupt acknowledge transactions. This will prevent the restart trap resulting from this time-out.





	CAS PI SEL1 RAS	E46 PIN 5 E31 PIN 10 E34 PIN 5 E46 PIN 16
	-IAKDIN COUT TIAKO READY	E15 PIN 12 E8 PIN 11 E8 PIN 9 E57 PIN 26
	XHB RHLB -IAK RLB	E52 PIN 5 E51 PIN 4 E34 PIN 6 E43 PIN 4
A. SIGNALS DURING LOCAL INTERRUPT	PBRQST IRQ4 A15 -PBAK H	E27 PIN 14 E27 PIN 7 E34 PIN 8 E40 PIN 4




B. SIGNALS DURING LSI-11 BUS INTERRUPT







A. SIGNALS DURING LSI-11 BUS TIME-OUT (INTERRUPT ACKNOWLEDGE WITH M13 AND M9 JUMPERED)



(WITH M13 AND M9 JUMPERED)

Figure 8-14 HALT Interrupt

### 8.4.5 Power Fail (-PFAIL)

The -PFAIL output is connected to the AI-6 input of the microprocessor and is recognized as the power fail interrupt which is nonmaskable. This is the second highest priority interrupt and it does not initiate an IAK transaction. When acknowledged, the microprocessor traps through octal addresses 24 and 26 to access the PC and PSW for the user's power fail routine. This routine should include a RE-SET instruction, any other instructions needed to initialize the bus and the module, an MTPS instruction that will load 340 into the PSW, and a WAIT instruction to inhibit the assertion of any LSI-11 bus control signal when battery backup is being used.

As an option to the MTPS instruction, 340 may be stored at location 26. Then, when the microprocessor vectors through 24, 340 will automatically be loaded into the PSW.

#### NOTE

BDCOK can be used as a microprocessor reset signal, unrelated to power failure. To guarantee correct restart, the BDCOK pulse must be at least 100  $\mu$ s wide. BPOK should remain inactive during this reset operation.

## 8.4.6 Local

The on-board local interrupts are listed in Table 8-2 and use a coded input on the AI-1 through AI-5 inputs to the microprocessor. Some of these interrupt functions are determined by the user when configuring the module. There are eight local interrupts which are all maskable. The multiple interrupts are arbitrated, and the interrupt with the highest priority is serviced by the microprocessor. All local interrupts initiate an IAK transaction, and their vector addresses are internal to the microprocessor. During IAK, the serviced interrupt is driven on TDAL lines 11–8 to address the interrupt acknowledge PROM. The outputs of the PROM reset the interrupts. TDAL bits 7–0 are ignored. The microprocessor pushes the present PSW and PC onto the stack and receives a new PC and PSW from the vector address location and the next location.

### 8.4.7 External

A level 4 LSI-11 bus interrupt also uses a coded input on the AI-1 through AI-4 inputs to the microprocessor. The interrupt is maskable. For the bus interrupt, the AI-5 input to the microprocessor is taken low to indicate that the vector address must be read from LSI-11 bus bits 7–2. The microprocessor does an IAK transaction and places the BDIN and BIAKO signals on the bus to the requesting peripheral device. This device responds with -BRPLY, and the vector address is read from the LSI-11 bus. The microprocessor pushes the current PC and PSW onto the stack and reads a new PSW and PC from the vector address location and the next location.

If the interrupting peripheral device fails to assert the BRPLY bus signal within 10  $\mu$ s after BDIN is asserted, the module time-out signal TMER is enabled. The microprocessor completes the IAK transaction and receives a vector address of zero because there is nothing driving the bus. The new PSW and PC are then read from locations 0 and 2. Optionally, the user can connect the time-out signal TMER to the HALT interrupt, and the interrupt can then be processed. The HALT interrupt pushes the current PSW and PC, which were read from locations 0 and 2, onto the stack and then loads the PC with the restart address and the PSW with 340. If the HALT is ignored for the vector time-out, only a vector through locations 0 and 2 will occur.

## 8.4.8 DMA Interrupt

The DMA request is connected to the AI-0 input to the microprocessor. The DMA request is received by the microprocessor during any read, write, fetch, or ASPI transaction. The request is not acknowledged by an IAK transaction, but is acknowledged by the microprocessor asserting the SEL0 and SEL1 outputs to initiate a DMA transaction. (See Paragraph 8.15 for a discussion of DMA transactions.)

### 8.5 DC004 PROTOCOL

The DC004 protocol logic chip (see Figure 8-1, sheet 1) interfaces the LSI-11 read/write signals with the module read/write signals. The -CSQB input goes high and is strobed by RSYNC to enable the logic. The BDIN L input goes low to request read data and switches the -READ output low. The BDOUT L input goes low to strobe write data and switches the -WHB and -WLB outputs low if the BWTBT L input is high. When the BWTBT L input is low, the BDAL0 L input will select either the -WHB or the -WLB. A low on the BDAL0 L input switches the -WLB output low. The BRPLY L output is controlled by the -CSQB input. When -CSQB input is high, this indicates that the LSI-11 bus was not selected. The BRPLY L output is enabled and is switched low, after an RC delay, when BSYNC L and either the BDIN L or BDOUT L output is disabled. The BDAL0, 1, and 2 inputs control the -SEL6 output. The output goes low when the BDAL1 L and BDAL2 L inputs are low and the BDAL0 L is high.

# 8.6 ADDRESS LATCH


The address latching logic (see Figure 8-1, sheet 1) has sixteen transparent latches designated E48 and E56. The latches are always enabled by grounding the output control input. The TDAL bus bits 1–15 and the I/O page select signal RBS7 are monitored. The status of inputs is latched to the address bus as bits AD1 through AD15 by the RSYNC input going high. The address bus and the latched LBS7 signal go to the memory address decode logic. The address bus is common to the module memories and the I/O circuits and remains stable while RSYNC is asserted.

# 8.7 MEMORY ADDRESS DECODE

The memory decode logic (see Figure 8-1, sheet 1) has a field programmable logic array (FPLA) that decodes the applied address bits and the latched LBS7 signal. The FPLA selects a predetermined output according to the selected memory map. The module address range includes the on-board memory, the I/O interface registers, and LSI-11 bus addresses. Four different memory maps, described in Figure 8-15, are available to the user. The M25 and M21 wirewrap pins, described in Chapter 2, allow the user to select one of these maps. The FPLA is enabled if the DCLO input is low. An address location in the RAM memory enables the -CSRAM output, and an address location of either socket set A or B of PROM enables either the -CSRAM outputs. The -CSPL output is enabled when a register of the parallel I/O logic is addressed. The -CSLIP output is low for all the above address conditions. The -CSLIP output goes high only when the address is accessed on the LSI-11 bus and the -CSQB output is enabled low. The -CSLIP output allows the processor to cycle slip during the LSI-11 bus read/write and IAK transactions.

### 8.8 RAM MEMORY

The static RAM memory, shown in Figure 8-16, is a  $2K \times 16$ -bit memory that has a  $2K \times 8$ -bit high byte chip and a  $2K \times 8$ -bit low byte chip. The memory is selected by the -CS RAM input going low to the CS pin. The memory is addressed by address bits AD1-AD11, and 16-bit data is read from or written to via TDAL bits 0-15. The memory is read by the -READ input going low to produce a low input to the OE pin of the memories. The -WLB selects the low byte, and the -WHB selects the high byte. The -WHB and -WLB inputs to the WE pin enable the write function, and -READ input goes to the OE pin of the memories to enable data output during read.



NOTES:

 SOCKET SET A IS MAPPED OVER SOCKET SET B AND IS THEREFORE LIMITED TO USING EITHER SOCKET A OR SOCKET B, BUT NOT BOTH TOGETHER.

2. ADDRESSES 160000 THROUGH 160007 ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.

3. THIS SECTION CONTAINS THE LOCAL I/O ADDRESSES FOR THE SLUS AND PPI. ALL UNASSIGNED ADDRESSES ARE ASSUMED TO RESIDE ON THE LSI-11 BUS.

MR-6643

Figure 8-15 Memory Maps




Figure 8-16 RAM Memory

### 8.9 ROM/RAM MEMORY SOCKETS

The ROM/RAM memory, shown in Figure 8-17, provides the user with four 28-pin sockets to accept either 24-pin or 28-pin industry standard +5 V chips. The sockets can hold up to 32Kb of UV PROMs, PROMs, or ROMs and up to 8Kb of static RAM. The socket sets are defined as A and B, and each has a high byte socket and a low byte socket. The sockets use the -CSKTA and -CSKTB outputs from the memory address decode (see Figure 8-15 for the memory maps). The -READ, -WHB, and -WLB signals from the DC004 protocol are used to provide a high byte chip enable (HBCE) and a low byte chip enable (LBCE). There are thirty wirewrap jumper pins available for the memory configuration.

#### NOTE

When a memory chip is placed into a socket wired for a larger capacity part, for example a  $1K \times 8$ chip in a  $2K \times 8$  socket, the addresses above the 1Kboundary will wrap around into the start of the memory. This should be noted when selecting the memory map configuration.




Figure 8-17 ROM/RAM Memory Sockets

### 8.10 SERIAL LINE INTERFACE UNITS

There are two asynchronous serial line units, SLU1 and SLU2, that provide serial I/O interface through J1 and J2 as shown in Figure 8-18. Configurations are discussed in Chapter 2.

The SLUs transmit or receive 8-bit, byte-oriented data, with no parity, one start bit, and one stop bit. SLU1 provides the XDL1 and RDL1 interrupts for transmit and receive and the BREAK output that is wired to pin M17. The user can jumper the BREAK output to the HALT interrupt (pin M20) and use SLU1 as a system console. SLU2 provides the XDL2 and RDL2 interrupts for transmit and receive and three real-time clock interrupts at 50 Hz, 60 Hz, and 800 Hz. These interrupts are wired to pins M27, M19, and M28 for use with the TEVNT interrupt (pin M23).

When the serial line units are addressed, the -CSDL0 input selects SLU1 and the -CSDL1 input selects SLU2 by enabling the chip select (CS) inputs. Address bits AD2 and AD1 are used to select individual registers within the SLUs. These registers are listed in Table 8-3 with their address and the logic states for AD2 and AD1 to access them. The -READ input will read the 16-bit register selected by -CSDL0 or -CSDL1, AD2, and AD1 by placing the contents onto the TDAL bus if the -WLB input is not asserted low. When asserted low, the -WLB input will write the low byte of the TDAL bus into the register selected by -CSDL0 or -CSDL0 or -CSDL1, AD2, and AD1 by placing the contents onto the TDAL bus if the -WLB input is not asserted low. When asserted low, the -WLB input will write the low byte of the TDAL bus into the register selected by -CSDL0 or -CSDL1, AD2, and AD1. However, only the register bits defined as read/write will be written into. The DLCLK input is a crystal-controlled clock reference used by the SLU to generate baud rates and real-time clocks. The BCLR input is asserted during a RESET instruction; the RCVIE bit of the RCSR register and the XMITIE, MAINT, and XMIT BRK bits of the XCSR register are reset. When the DCLO input is asserted during power-up, it disables all SLU outputs and resets all internal logic and registers. The baud rate will be set at 300 baud after the SLU is initialized by DCLO.

The RS232 and RS423 signals for the interface connector are provided by 9636 (E42) and 9637 (E30) dual line drivers and dual line receivers. The slew rate for both channels is controlled by resistor R6. The factory configuration uses a 22 k $\Omega$  resistor to provide a 2  $\mu$ s slew rate for operating at a 38.4K baud rate. See Chapter 2 for the configuration requirements at other baud rates.




Figure 8-18 Serial Line Interface Units

Register	Description	Address	AD2	AD1
SLU1		1		
RCSR	Receiver control/status	177560	0	0
RBR	Receiver buffer	177562	0	1
TCSR	Transmitter control/status	177564	1	0
TBR	Transmitter buffer	177566	1	1
SLU2				
RCSR	Receiver control/status	176540	0	0
RBR	Receiver buffer	176542	0	1
TCSR	Transmitter control/status	176544	1	. 0
TBR	Transmitter buffer	176546	1	1

### Table 8-3 Serial Line Unit Registers

## 8.11 PARALLEL I/O INTERFACE

The programmable parallel I/O provides a 30-pin connector for transferring parallel data into or out of the SBC-11/21 module. The parallel I/O uses an 8255A-5 programmable interface chip, two 8-bit transceiver chips, and an 8-bit buffer chip as illustrated in Figure 8-19. The 8255A-5 chip has three input/output ports defined as port A, port B, and port C. Port A and port B outputs are connected to 8bit bidirectional transceivers that are controlled by wirewrap pins M49 and M52. When a logical one is applied to these pins, the data lines function as inputs to the module. When a logical zero is applied to these pins, the data lines function as outputs from the module. The user can configure these as inputs or outputs by using wirewrap pins M51 and M50 or as programmable inputs/outputs by programming the PC4 and PC6 lines (M54, M58) of port C as described in the configuration description in Chapter 2. The port C outputs are connected to directional buffers and are used for interrupts and the handshake control for ports A and B. PC0 and PC3 are wired as outputs, PC3 enables the parallel interrupt request for port A, and PC0 enables the parallel interrupt request for port B. PC4 and PC6 can be used as acknowledge or strobe inputs or can be configured to dynamically control the direction of ports A and B from either the 8255A-5 interface or the external peripheral device. PC1, PC5, and PC7 are wired as outputs, and PC7 is wired to an LED that can be program controlled. PC2 is wired as an input and has a current limiting resistor for protection when PC2 might be programmed as an output from the 8255A-5 interface. See Chapter 2 for detailed configuration requirements and Chapter 6 for programming information.

The 8255A-5 programmable peripheral interface (PPI) is enabled by the -CSPL input from the memory address decode chip when the 176200-176207 addresses are selected. The AD1 and AD2 address lines are decoded to select one of the four registers listed in Table 8-4. The port A, port B, and port C registers are read/write registers, and the control word register is a write only register. The addressed register is written into with the data on the TDAL 7–0 bus when the -WLB input is asserted. The content of the addressed register is placed on the TDAL 7–0 bus when the -READ input is asserted. The -SEL6 L input to NAND gate E35 inhibits the read strobe from the control word register, and therefore, any read of the control word register produces invalid data to the microprocessor. Only the low byte of the TDAL bus is used with the PPI, and any data on the high byte is always considered invalid. The -BCLR input is used to reset the PPI when it is asserted, and all twenty-four 8255A-5 I/O lines are then defined as inputs. The buffer outputs to the connector will be driven high.




Figure 8-19 Parallel I/O Interface

8-29

Register	Address	Status	
			-
Port A	176200	Read/write	
Port B	176202	Read/write	
Port C	176204	Read/write	
Control word	176206	Write only	

# Table 8-4 PPI Addressable Registers

# 8.12 POWER-UP


The power-up circuits (Figure 8-20) sense the application of +5 V NCR power source to the module and initiate a power-up sequence. When the +5 V NCR input is first applied, the input at the inverter E21 is low and causes the clear input of the PUP flip-flop E29 to be low, therefore keeping its output low. When the input to the NAND gate E35 is low, the -PUP output is high and the microprocessor is held reset and asserts the -BCLR output. The +5 V NCR input charges C8 through R4 until the threshold level of inverter E21 is reached. This occurs at approximately 2.6 Vdc and 70 ms after +5 V NCR was applied. This causes the reset input to the PUP flip-flop to go high and the set input to go low, setting the flip-flop. The -PUP output of the NAND gate E35 goes low. This initiates the powerup sequence of the processor.

The power-up delay circuit can be bypassed by inserting a jumper between M4 and M6. This allows the BDCOK H and BPOK H bus signals to control the PUP output. The +5 V NCR input goes directly to the inverter E21 driving input to the NAND gate E37 low. The E37 output is then controlled by BDCOK. The BDCOK H signal is low until the power supply stabilizes, causing the reset input to the PUP flip-flop to be low. The BPOK H signal is also low and causes the preset input to the flip-flop to be high. The low input to NAND gate E35 drives the -PUP output high. The microprocessor then asserts the -BCLR output resetting the PFAIL flip-flop. After a minimum of 3 ms, the BDCOK bus input goes high and allows the PUP flip-flop E29 reset to go high. After a minimum of 70 ms, the BPOK H bus input goes high causing the PUP preset input to go low. This allows the output to go high, and when both inputs to NAND gate E35 are high, the -PUP output is low. This initiates the power-up sequence of the microprocessor.

The BPOK H bus input also goes to the PFAIL flip-flop E32. During the power-up sequence, -BCLR resets the PFAIL flip-flop. The flip-flop remains reset until the BPOK input goes low indicating a power fail. The next CAS input clocks the PFAIL flip-flop and sets it. This causes the power fail interrupt, and the microprocessor traps to location 24. The flip-flop must be reset for at least one microprocessor read before another assertion will be recognized by the microprocessor.

# 8.13 CLOCK

The module uses a 19.6608 MHz crystal oscillator as the basic time base reference. The oscillator output goes to the clock control logic (see Figure 8-21) and to the E23 binary counters. The counters are always enabled. The 19.6608 MHz output is divided by 32, and the DLCLK output, at 614.4 kHz, goes to the serial line units and to the charge pump. The 19.6608 MHz output is also divided by 4, and the 4.91 MHz output goes to the pulse sync circuit E22. When the TCLKSP input is low, the circuits are enabled and the output goes to the next pulse sync circuit. When the TCLKSP input is high, the circuits are inhibited and there is no output. The second pulse sync circuit is controlled by the PUP input. When the PUP input is low, TCLK to the XTL1 input is enabled. When the PUP input is high, the XTL1 input is inhibited.








Figure 8-20 Power-up






# 8.14 CLOCK CONTROL

The clock control logic (Figure 8-22) stops the XTL1 input to the microprocessor and forces the microprocessor to stop or wait until the XTL1 input is enabled again. The TCLKSP output is normally low to enable XTL1 and is controlled by the TMRP input being high. TMRP forces a low for both inputs to the OR gate E2, and the low output is clocked through the TCLKSP flip-flop by the 19.6 MHz input. When TMRP goes low, this removes the low inputs to the AND gate E13 and the IAK flip-flop E3. The TSYNC input is high for read/write and fetch transactions, and when the -CAS input goes high, the AND gate E13 output also goes high. The output of AND gate E13 is clocked through the TCLKSP flip-flop, and the output goes high to stop the 4.91 MHz clock output of E22. The TSYNC input is low for DMA and IAK transactions so that input to the AND gate E13 holds the output low. However, the IAK flip-flop E3 is set when the -IAK clock input goes high at the end of an external interrupt transaction and the E2 output goes high. The E2 output is clocked through the TCLKSP flip-flop, and the output goes high to stop the 4.91 MHz clock output of E22. The microprocessor XTL1 input will stay stopped until the TMRP input goes high again because either BRPLY or TMER have been negated. This forces the IAK flip-flop E3 output to go low. This negates the TCLKSP output and enables the XTL1 input to the microprocessor.

#### 8.15 DMA

The DMA logic (Figure 8-23) controls the bus and microprocessor for DMA transactions. The BDMR L input goes low to start a DMA request. The output of the inverter goes high and is clocked through flip-flop E25 by COUT. The low output goes to the E15 NOR gate, and the high output goes to flipflop E25. The high output is clocked through by COUT and enables the two NAND gates E24 and E1. The high output is also clocked through flip-flop E32 by the CAS input. The high output enables the NAND gate E35, and the -CDMRQ output (AI-0 input) is switched low. The -CDMRQ output is the DMA interrupt to the microprocessor and it starts a DMA transaction. The microprocessor acknowledges the request by setting SEL1 and SEL0 high to NAND gate E24. The preset of flip-flop E8 goes low to set the DMG output high and the -DMG output low. The DMG high input to NAND gate E35 switches the output low and goes to NOR gate E15. The BSACK L input is normally high and, when inverted by E52, is a low input to the NOR gate E15. All three inputs to the NOR gate E15 are now low causing the output to switch high. Two high inputs to the NAND gate E1 switch BDMGO low on the bus to the originator of the DMA request. The requesting device then sets the bus signal BSACK L low and the BDMR L input high. BSACK L is inverted by E52 and removes the low from the NOR gate E15 and the high input to the NAND gate E1 causing the BDMGO output to go high. It also provides a high input to NAND gate E24 causing the output to switch low. This low goes to the preset input of the flip-flop E25 and clamps the output high; this holds the microprocessor in the DMA mode. The requesting device maintains the BSACK L input low for the duration of the DMA transfer and then sets it high. This removes the low from the preset input of flip-flop E25 and enables the flip-flop. Previously, the BDMR L input went high and was inverted as a low to flip-flop E25. This low was clocked through by COUT and provided a low input to the enabled flip-flop E25. The low is now clocked through causing the -CDMRQ output to go high. This removes the request from the microprocessor. The microprocessor completes the DMA interrupt transaction and negates the SEL1 and SEL0 outputs. The preset input of flip-flop E8 is no longer low, and the low data input is clocked through when RAS goes high. The DMG output goes low, and the -DMG output goes high to complete the DMA transaction.









Figure 8-22 Clock Control






Figure 8-23 DMA

# 8.16 **TSYNC**

The TSYNC output (Figure 8-24) is normally high for the microprocessor controlled fetch/read and write transactions and low for IAK and DMA transactions. These conditions follow the -SEL1 input which is high and low for the same transactions. The exclusive OR gate E31 is wired as a noninverting buffer, and when RAS goes high, the -SEL1 input of the TSYNC flip-flop E4 is clocked through as the output. When the -CSYNC clear input goes low, it forces the output of the TSYNC flip-flop E4 to go low. The CSYNC flip-flop E4 normally has the clear input pulled low by TCLKSP and, the output to the AND gate E6 is high. When the TCLKSP input goes high, the input of the CSYNC flip-flop before the TCLKSP input gets reset. If a DMA transaction is in progress, the -DMG input is high and the CSYNC flip-flop output stays low when clocked by -DRRPLY going high. For any transaction other than the DMA, the -DMG input is low and the CSYNC flip-flop E4, the write byte flip-flop E3, and the disable flip-flop E7 as shown in Figure 8-25.





Figure 8-24 TSYNC

### 8.17 READ/WRITE

The read/write logic (Figure 8-25) controls the read, write, and fetch transactions for the microprocessor and supports the IAK and DMA transactions. The microprocessor controls the R/-WLBand R/-WHB inputs to select either BDIN, BDOUT, or BWTBT bus signals. To select the BDIN output, the microprocessor sets both R/-WLB and R/-WHB inputs high to NAND gate E24. The output goes low to enable the NOR gate E15 and disables the AND gates E12 and E6. The -TSYNCinput to E15 is low for read/write transactions. When the -CAS input goes low, the TREAD output goes high. The TDIN output of OR gate E14 goes high, and the BDIN output of NAND gate E15 goes low. The -DMG input to the NAND gate is always high except for DMA transactions. During interrupt transactions, the IAKDIN input to E14 is enabled high and causes TDIN to go high and BDIN to go low.

The microprocessor determines any write condition by setting either or both the R/-WLB or R/-WHB inputs low. The output of NAND gate E24 goes high and enables the AND gates E6 and E12. The output of flip-flop E7 is high, and the -CAS input to AND gate E12 is high. The output of AND gate E12 goes high, and the output of OR gate E2 goes high. The DMA input to NAND gate E1 is high and allows the BWTBT output to go low. At this time, the write destination address is written





onto the bus. The logic now determines if the data being written is a word or a byte. The exclusive OR gate E31 monitors the R/-WLB and R/-WHB inputs, and the output goes high when the inputs are different. A high output indicates that the data is a byte; a low output indicates that the data is a word. The output goes to flip-flop E3.

The microprocessor asserts CAS. The CAS input to E3 and E9 goes high, and -CAS input to E12 goes low. The -CAS input to AND gate E12 switches the output low to remove BWTBT, but the CAS input clocks flip-flop E3 and enables the WBYTE signal to E2. The output of the flip-flop E3 is high for byte transactions and low for word transactions. The BWTBT L signal will either stay asserted low for a byte transaction or be negated high for a word transaction. The TSYNC and CAS inputs to AND gate E13 are set high, and when the PI input goes high, the gate output goes high. The AND gate E6 is enabled, and the output of E13 switches the TDOUT output high. The TDOUT is inverted. The BDOUT output is enabled by going low and it writes the data word.

At the same time, the -RAS and -PI inputs to NOR gate E26 are both low, switching the output high. The high clocks flip-flop E7, and the output goes low. This inhibits the AND gate E12 when the -CAS input goes high again. The flip-flops are reset by CSYNC at the end of the transaction.

### 8.18 REPLY TIME-OUT

The reply time-out logic (Figure 8-26) monitors the bus BRPLY L input to indicate that an LSI-11 bus device responds to an address. The TMER flip-flop E29 output is normally set low by the RAS input to clear the flip-flop. The BRPLY L input is high and inverted so the RRPLY output is low. The -TMRP NOR gate inputs are both low, and the -TMRP output is high. The bus transaction is started by either TDIN or TDOUT inputs going high. This enables the 10  $\mu$ s time-out (50 cycle slips) monostable multivibrator to start. The microprocessor starts to cycle slip while waiting for the BRPLY L input to go low, indicating the bus transaction can complete. When BRPLY L switches low, the RRPLY output goes high and the -TMRP output goes low. The TMER output stays low. If the BRPLY L does not go low and the 50  $\mu$ s time-out circuit allows the 50 cycle slips, the TMER flip-flop is clocked and the TMER output goes to the halt logic, and the microprocessor action is dependent upon the configuration of the module. The -TMRP output goes to the clock control and the ready logic. The RRPLY output goes to the bus control logic and enables bus data to be received during LSI-11 bus device reads.

### 8.19 BUS CONTROL

The bus control logic (Figure 8-27) controls the transmit and receive functions of the bus transceivers. The transceivers are in transmit mode for microprocessor controlled read/write and fetch transactions to local memory, local I/O, and during LSI-11 bus writes. The transceivers go to the receive mode during an LSI-11 bus read. During DMA, the transceivers go to the receive mode to accept the local device address and will stay in this mode until the device is addressed. When a read transaction occurs, the transceivers go into the transmit mode. When the -BCLR input is high, the transceivers are able to transmit data. When -BCLR is asserted low, the transceivers are disabled. During an IAK transaction, the -IAK input to AND gate E12 goes low to disable the transceiver high byte, and the low byte goes to the receive mode to accept the vector.

The receive function of the bus transceivers will override the transmit function any time the receive inputs are enabled high. When data is to be read from an LSI-11 bus device, the -CSQB input is low and inverter E21 makes it a high input to AND gate E12. The TREAD input to AND gate E18 is set high for the receive function. When the data is on the bus, the RRPLY input to AND gate E12 goes high and the output of the gate goes high. The two OR gates E2 allow the high output to enable the receive low byte and receive high byte inputs to the transceivers. The data is now read onto the TDAL bus. During an interrupt transaction, the TIAK0 input goes high and enables only the receive low byte input of the transceivers.




Figure 8-26 Reply Time-out

The DMA transaction grants bus control to the external device that requested the direct memory grant. The DMG input goes high for the duration of the DMA transaction. This input enables AND gate E6 and NAND gate E16. The BSYNC L input is high and inverted low to the two NAND gates E16. This switches the NAND gate outputs high, and the receive and transmit functions are both enabled. However, the receive function overrides the transmit function, and the TDAL bus receives data from the BDAL bus. This condition stays until the bus master asserts the BDIN L input low. It is inverted high and enables the NAND gate E16. The -CSQB input is dependent upon the address received from the BDAL bus. This input is low if the address is a bus location and high if the address is for the local memory or I/O device. A low input sets the output of NAND gate E16 high and enables the receive function of the transceivers. At the same time, the -CSQB low input is inverted high, and the output of NAND gate E16 is switched low to disable the transmit function. When the -CSQB input is high indicating the local memory is being addressed, the NAND gate E16 is enabled. The -CSQB high input is also inverted low to NAND gate E16 and enables the receive function. The bus master now asserts either BDIN L or BDOUT L bus signals. The -READ input goes low for the BDIN L signal and goes high for the BDOUT L signal. If -READ goes high, it is inverted low and switches the output of NAND gate E16 high to enable the receive function. If -READ goes low, it is inverted high and switches the output of NAND gate E16 low to inhibit the receive function. The transmit function stays enabled. Therefore, when the bus master asserts the BDIN L bus signal, the data is transmitted from the module and when it asserts the BDOUT L bus signal, the data is received by the module even if it was not addressed.

The BBS7 L bus signal is enabled low when the bus addresses the I/O page during the address part of a transaction. This is the upper eight kilobytes from 56Kb to 64Kb. This page is normally reserved for I/O devices on the LSI-11 bus, but the 4Kb of local RAM memory reside within this page. It is also possible to have an additional 2Kb of memory within this page.

To address this page, the TDAL bus bits 13, 14, and 15 are set high and are inputs to NAND gate E34. The output is switched low and goes to the NOR gate E26. The SEL1 input to NOR gate E26 is low for read, write, and fetch transactions. When both inputs to NOR gate E26 are low, the output is switched high. This is inverted to a low for BBS7 L output and is inverted again to set RBS7 high.




Figure 8-27 Bus Control

# CHAPTER 9 LSI-11 BUS

### 9.1 INTRODUCTION

The LSI-11 bus provides interconnections for LSI-11 type modules, such as processors, memories, and interfaces, to communicate with each other. Not all of the bus functions are supported by the SBC-11/21, and only the supported functions are described in this chapter. For a complete explanation of the LSI-11 bus, see the *PDP-11 Bus Handbook*.

The LSI-11 bus has forty signal lines: eighteen are used for data and twenty-two are used for control. The SBC-11/21 supports only sixteen data lines and eighteen control lines.

There are four groups of control lines.

- 1. Six data transfer control lines:
  - a. BBS7b. BDINc. BDOUTd. BRPLYe. BSYNCf. BWTBT
- 2. Four direct memory access control lines:
  - a. BDMGIb. BDMGOc. BDMRd. BSACK

3. Six interrupt control lines:

- a. BIAKI
  b. BIAKO
  c. BIRQ4
  d. BIRQ5 (not used by SBC-11/21)
  e. BIRQ6 (not used by SBC-11/21)
  f. BIRQ7 (not used by SBC-11/21)
- 4. Six system control lines:

a. BDCOK
b. BPOK
c. BHALT
d. BINIT
e. BREF (not used by SBC-11/21)
f. BEVNT

Most LSI-11 bus signals are bidirectional and use terminations for a negated (high) signal level. Modules connect to these lines via high impedance bus receivers and open collector drivers. The asserted state is produced when a bus driver asserts the line low. Although bidirectional lines are electrically bidirectional (any point on the line can be driven or received), certain lines are functionally unidirectional. These lines communicate to or from a bus master or signal source, but not both. Interrupt acknowledge (BIAK) and direct memory access grant (BDMG) signals are physically unidirectional in a daisy chain. These signals start at the processor output signal pins. Each is received on device input pins (BIAKI or BDMGI) and conditionally passed on via device output pins (BIAKO or BDMGO). The BIAK and BDMG signals are received from higher priority devices and are passed onto lower priority devices along the bus.

# 9.2 SBC-11/21 SINGLE-BOARD COMPUTER

The SBC-11/21 module functions on the LSI-11 bus and can act as a bus master, a bus slave, or a bus arbitrator. The module allows a DMA master to access the on-board functions. It supports only sixteen data/address lines and terminates the other lines. It also contains its own on-board memory and accesses the bus for external memory or devices. However, while accessing its on-board devices, the SBC-11/21 asserts bus control signals as it does when communicating with the LSI-11 bus. The memory maps defining on-board and external addressing are described in Chapter 2. The SBC-11/21 micro-processor supports an on-board multilevel interrupt structure, and the BIRQ4 bus interrupt control line is an active bus interrupt with a level 4 priority. Therefore, the BIRQ5, BIRQ6, and BIRQ7 bus control interrupt lines are not recognized or accepted by the SBC-11/21 module. The DMA request is recognized by the module at the lowest interrupt level, but once the DMA master has accessed the bus, there are no other interrupts until the transfer is complete or the DMA master relinquishes the bus. The module does not use or support the BREF control line for refreshing dynamic memory.

### 9.3 MASTER/SLAVE RELATIONSHIP

Communication between devices on the bus is asynchronous. A master/slave relationship occurs during each bus transaction. At any time, there is one device that has control of the bus. This controlling device is the bus master. The master device controls the bus when communicating with another device on the bus, the slave. The bus master (the processor or a DMA device) starts a bus transaction. The slave device responds by acknowledging the transaction in progress and by receiving data from, or transmitting data to, the bus master. LSI-11 bus control signals transmitted or received by the bus master or bus slave device must complete the sequence according to bus protocol.

The processor controls bus arbitration, i.e., which device becomes bus master at any given time. A typical example of this relationship is the processor, as master, fetching an instruction from memory, which is always a slave. Another example is a disk, as master, transferring data to memory as slave. Communication on the LSI-11 bus is interlocked so that for certain control signals issued by the master device, there must be a response from the slave in order to complete the transfer. It is the master/slave signal protocol that makes the LSI-11 bus asynchronous. The asynchronous operation eliminates the need for synchronizing with, and waiting for, clock pulses.

A bus cycle completion by the bus master requires a response from the slave device. Each bus master must include a time-out error circuit that will abort the bus cycle if the slave device does not respond to the bus transaction within 10  $\mu$ s. The actual time before a time-out error occurs must be longer than the response time of the slowest peripheral or memory device on the bus. The signal assignments are shown in Table 9-1.

Number of Pins	Functional Category	Signal Names
16	Data/address	BDAL0, BDAL1, BDAL2 BDAL15
6	Data control	BDOUT, BRPLY, BDIN, BSYNC, BWTBT, BBS7
3	Interrupt control	BIRQ4, BIAKO, BIAKI
4	DMA control	BDMR, BDMGO, BDMGI, BSACK
5	System control	BHALT, BDCOK, BPOK, BEVNT, BINIT
3	+5 Vdc	
2	+12 Vdc	
2	-12 Vdc	
1	+5 B (battery)	
8	GND	
8	SSPARES	
4	MSPARES	
2	PSPARES	

# Table 9-1 Signal Assignments

# 9.4 DATA TRANSFER BUS CYCLES

Data transfer bus cycles are listed and defined in Table 9-2.

# NOTE

The SBC-11/21 microcomputer performs a read transaction before every write transaction. It does not perform DATIO or DATIO(B) bus transactions as one address. It executes read-modify-write instructions by addressing the source as one transaction and addressing the destination as another transaction.

These bus cycles, executed by bus master devices, transfer 16-bit words or 8-bit bytes to or from slave devices. The bus signals that are listed in Table 9-3 are used in the data transfer operations that are described in Table 9-2. Data transfer bus cycles can be lowered to two basic types: DATI, and DATO(B). These transactions occur between the bus master and one slave device selected during the addressing section of the bus cycle.

Bus Cycle Mnemonic	Description	Function (with respect to the bus master)
DATI	Data word input	Read
DATO	Data word output	Write
DATO(B)	Data byte output	Write byte

Table 9-2Data Transfer Operations

Table 9-3	<b>Bus Signals</b>	Used in Data	<b>Transfer Operations</b>
-----------	--------------------	--------------	----------------------------

Mnemonic	Description	Function
BDAL<15:00> L	16 data/address lines	BDAL < 15:00 > L are used for word and byte transfers
BSYNC L	Bus cycle control	Strobe signal
BDIN L	Data input indicator	Strobe signal
<b>BDOUT</b> L	Data output indicator	Strobe signal
BRPLY L	Slave's acknowledge of bus cycle	Strobe signal
BWTBT L	Write/byte control	Control signal
BBS7	I/O device select; indicates address is in the I/O page	Control signal

### 9.4.1 Bus Cycle Protocol

Before starting a bus cycle, the previous bus transaction must have been completed (BSYNC L negated) and the device must become bus master. The bus cycle can be divided into two parts, an addressing section and a data transfer section. During the addressing section, the bus master outputs the address for the correct slave device, memory location, or device register. The selected slave device responds by latching the address bits and holding this condition for the duration of the bus cycle until BSYNC L becomes negated. During the data transfer section, the actual data transfer occurs.

**Device Addressing** – The device addressing section of a data transfer bus cycle has an address setup and deskew time and an address hold and deskew time. During the address setup and deskew time, the bus master:

- 1. Asserts BDAL < 15:00 > L with the correct slave device address bits.
- 2. Asserts BBS7 L if a device in the I/O page (56Kb-64Kb for SBC-11/21) is being addressed. (Devices in the I/O page ignore BDAL<15:13> and decode BBS7 L with BDAL<12:00>.)
- 3. Asserts BWTBT L if the cycle is a DATO(B) bus cycle. (Inactive BWTBT L indicates a DATI or DATIO(B) operation.)
- 4. Asserts BSYNC at least 150 ns after BDAL<15:00> L, BBS7 L, and BWTBT L are valid.

The BBS7 L address and BWTBT L signal must be asserted at the slave bus receiver for at least 75 ns before BSYNC goes active. The address hold and deskew time start after BSYNC L is asserted.

The slave device uses the active BSYNC L bus receiver output to clock BDAL address bits, BBS7 L and BWTBT L, into its internal logic. BDAL<15:00> L, BBS7 L, and BWTBT L will stay active for 25 ns (minimum) after the BSYNC L bus receiver goes active. BSYNC L stays active for the duration of the bus cycle.

Memory devices usually do not respond to addresses in the I/O page; however, some system applications may permit memory to reside in the I/O page for use as DMA buffers, read only memory bootstraps, or diagnostics, etc.

**DATI** – The DATI bus cycle, shown in Figure 9-1, is a read operation. During DATI, data is input to the bus master. Data uses 16-bit word transfers over the bus. During the data transfer section of the DATI bus cycle, the bus master asserts BDIN L 100 ns (minimum) after BSYNC L is asserted. In response to BDIN L active, the slave device:


- 1. Asserts BRPLY L after receiving BDIN L and 125 ns (maximum) before BDAL bus driver data bits are valid.
- 2. Asserts BDAL < 15:00 > L with the addressed data.

When the bus master receives BRPLY L, the bus master:

- 1. Waits at least 200 ns deskew time and then accepts input data at BDAL < 15:00 > L bus receivers.
- 2. Negates BDIN L 150 ns (minimum) to 2  $\mu$ s (maximum) after BRPLY L goes active.

### NOTE

Continuous assertion of BSYNC L keeps control of the bus under the bus master, and the previously addressed slave device remains selected. Also, a slow slave device can hold off data transfers to itself by keeping BRPLY L asserted. This will cause the master to keep BSYNC L asserted.






The slave device responds to BDIN L negation by negating BRPLY L and removing read data from BDAL bus drives. BRPLY L must be negated 100 ns (maximum) before removal of read data. The bus master responds to the negated BRPLY L by negating BSYNC L.

Two conditions must be met for the next BSYNC L assertion:


- 1. BSYNC L must remain negated for 200 ns (minimum).
- 2. BSYNC L must not become asserted within 300 ns of the previous BRPLY L negation.

Figure 9-2 illustrates DATI bus cycle timing.

#### TIMING AT MASTER DEVICE



TIMING AT SLAVE DEVICE



NOTES:

- 1. TIMING SHOWN AT MASTER AND SLAVE DEVICE BUS DRIVER INPUTS AND BUS RECEIVER OUTPUTS
- 2. SIGNAL NAME PREFIXES ARE DEFINED BELOW: T = BUS DRIVER INPUTR = BUS RECEIVER OUTPUT
- 3. BUS DRIVER OUTPUT AND BUS RECEIVER INPUT SIGNAL NAMES INCLUDE A "B" PREFIX
- 4. DO NOT CARE CONDITION

MR-7180

Figure 9-2 DATI Bus Cycle Timing

**DATO(B)** – DATO(B), illustrated in Figure 9-3, is a write operation. Data is transferred in 16-bit words (DATO) or 8-bit bytes (DATO(B)) from the bus master to the slave device. The data transfer output can occur after the addressing section of a bus cycle when BWTBT L has been asserted by the bus master.

The data transfer section of a DATO(B) bus cycle makes a data setup and deskew time and a data hold and deskew time. During the data setup and deskew time, the bus master outputs the data on BDAL<15:00> L at least 100 ns after the BSYNC L is asserted. If it is a word transfer, the bus master negates BWTBT L at least 100 ns after BSYNC L assertion. BWTBT L stays negated for the length of the bus cycle. If the transfer is a byte transfer, BWTBT L remains asserted. During a byte transfer, BDAL 00 L selects the high or low byte. This occurs while in the addressing section of the cycle. If asserted, the high byte (BDAL<15:08> L) is selected; otherwise, the low byte (BDAL<07:00> L) is selected. The bus master asserts BDOUT L at least 100 ns after BDAL and BWTBT L bus drives are stable. The slave device responds by asserting BRPLY L within 10  $\mu$ s to avoid bus time-out. This completes the data setup and deskew time.

During the data hold and deskew time, the bus master receives BRPLY L and negates BDOUT L. BDOUT L must stay asserted for at least 150 ns after receiving BRPLY L before being negated by the bus master. BDAL < 15:00 > L bus drivers stay asserted for at least 100 ns after BDOUT L negation. The bus master then negates BDAL inputs. During this time, the slave device senses BDOUT L negation. The data is accepted, and the slave device negates BRPLY L. The bus master responds by negating BSYNC L. However, the processor will not negate BSYNC L for at least 175 ns after negating BDOUT L. This completes the DATO(B) bus cycle. Before the next cycle, BSYNC L must stay unasserted for at least 200 ns. Figure 9-4 shows the DATO(B) bus cycle timing.

#### 9.4.2 Direct Memory Access


DMA is started after the processor (normally bus master) has passed bus mastership to the highest priority DMA device that is requesting the bus. The processor arbitrates all requests and grants the bus to the DMA device electrically closest to it. A DMA device remains a bus master until it relinquishes its mastership. The following control signals are used during bus arbitration.


1.	BDMGI L	DMA grant input
2.	BDMGO L	DMA grant output
3.	BDMR L	DMA request line
4.	BSACK L	Bus grant acknowledge

A DMA transaction can be divided into three phases:

- 1. Bus mastership acquisition phase
- 2. Data transfer phase
- 3. Bus mastership relinquish phase

During the bus mastership acquisition phase, a DMA device requests the bus by asserting BDMR L. The processor arbitrates the request and starts the transfer of bus mastership by asserting BDMGO L. The maximum time between BDMR L assertion and BDMGO L assertion is DMA latency. This is processor dependent. BDMGO L/BDMGI L is one signal that is daisy chained through each module in the backplane. It is driven out of the processor on the BDMGO L pin, enters each module on the BDMGI L pin, and exits on the BDMGO L pin. This signal passes through the modules in descending order of priority until it is stopped by the requesting device. The requesting device blocks the output of BDMGO L and asserts BSACK L. If BDMR L is continuously asserted, the bus will be hung.








Figure 9-4 DATO or DATOB Bus Cycle Timing

During the data transfer phase, the DMA device continues asserting BSACK L. The actual data transfer is performed as described previously.

NOTE If multiple data transfers are performed during this phase, consideration must be given to the use of the bus for other system functions.

The DMA device can assert BSYNC L for a data transfer 250 ns (minimum) after it receives BDMGI L and its BSYNC L and BRPLY L become negated.

During the bus mastership relinquish phase, the DMA device relinquishes the bus by negating BSACK L. This occurs after completing (or aborting) the last data transfer cycle (BRPLY L negated). BSACK L may be negated up to a maximum of 300 ns before negating BSYNC L. Figure 9-5 shows the DMA protocol, and Figure 9-6 shows the DMA request/grant timing.




Figure 9-5 DMA Protocol




Figure 9-6 DMA Request/Grant Timing

#### 9.5 INTERRUPTS

The LSI-11 bus signals used in interrupt transactions are:

1.	BIRQ4 L	Interrupt request priority level 4
2.	BIAKI L	Interrupt acknowledge input
3.	BIAKO L	Interrupt acknowledge output
4.	BDAL < 15:00 > L	Data/address lines
5.	BDIN L	Data input strobe
6.	BRPLY L	Reply

#### 9.5.1 Device Priority

The SBC-11/21 supports only one method of device priority arbitration: position defined arbitration (priority is determined only by electrical position on the bus). The closer a device is to the processor, the higher its priority.

#### 9.5.2 Interrupt Protocol

Interrupt protocol on the SBC-11/21 has three phases:

- 1. Interrupt request phase
- 2. Interrupt acknowledge and priority arbitration phase
- 3. Interrupt vector transfer phase

Figure 9-7 shows the interrupt request/acknowledge sequence.




Figure 9-7 Interrupt Request/Acknowledge Sequence

The interrupt request phase starts when a device meets its specific conditions for interrupt requests (e.g., the device is ready, done, or an error has occurred). The interrupt enable bit in a device status register must be set. The device then sets up the interrupt by asserting the interrupt request line. BIRQ4 L is the only hardware priority level on the SBC-11/21 and is asserted for all interrupt requests. The interrupt request line stays asserted until the request is acknowledged.

During the interrupt acknowledge and priority arbitration phase, the SBC-11/21 processor will acknowledge interrupts under the following conditions:

- 1. The device interrupt priority is higher than the current PS < 7:5 >.
- 2. The processor has completed instruction execution, and no additional bus cycles are waiting.

The processor acknowledges the interrupt request by asserting BDIN L, and, 225 ns (minimum) later, asserting BIAKO L. The device electrically closest to the processor receives the acknowledge on its BIAKI L bus receiver.

When the device receives the acknowledge, it reacts as follows:

- 1. If not requesting an interrupt, the device asserts BIAKO L, and the acknowledge moves to the next device on the bus.
- 2. If the device was requesting an interrupt, the acknowledge is blocked using the leading edge of BDIN L and arbitration is granted. The interrupt vector transfer phase begins.

The interrupt vector transfer phase is enabled by BDIN L and BIAKI L. The device responds by asserting BRPLY L and its BDAL < 15:00 > L bus driver inputs with the vector address bits. The BDAL bus driver inputs must be stable within 125 ns (maximum) after BRPLY L is asserted. The processor then inputs the vector address and negates BDIN L and BIAKO L. The device then negates BRPLY L and, 100 ns (maximum) later, removes the vector address bits. The processor then enters the device's service routine.

#### NOTE

#### Propagation delay from BIAKI L to BIAKO L must not be greater than 500 ns per LSI-11 bus slot.

# The device must assert BRPLY L within 10 $\mu$ s (maximum) after the processor asserts BIAKI L.

#### 9.6 CONTROL FUNCTIONS

The following LSI-11 bus signals provide control functions.

1.BHALT LProcessor halt2.BINIT LInitialize3.BPOK HPower OK4.BDCOK HDC power OK5.BEVNT LExternal event

#### 9.6.1 Halt

Refer to Chapter 2 an for explanation of the BHALT L response.

#### 9.6.2 Initialization

Devices on the bus are initialized when BINIT L is asserted. The microprocessor can assert BINIT L as a result of executing a RESET instruction or as part of a power-up sequence. BINIT L is asserted for approximately 17  $\mu$ s when RESET is executed.

#### 9.6.3 Power Status

Power status protocol is controlled by two signals, BPOK H and BDCOK H. These signals are driven by some external device (usually the power supply).

**BPOK H** – When asserted, BPOK H indicates that there is at least an 8 ms reserve of dc power and that BDCOK H has been asserted for at least 70 ms. Once BPOK H has been asserted, it must stay asserted for at least 3 ms. The negation of this line, the first event in the power fail sequence, indicates that power is failing and that only 4 ms of dc power reserve remain.

**BDCOK H** – When asserted, BDCOK H indicates that dc power has been stable for at least 3 ms. Once asserted, this line stays asserted until the power fails. Its negation indicates that only 5  $\mu$ s of dc power reserve remain.


#### 9.6.4 Power-Up/Power-Down Protocol

Power-up protocol (Figure 9-8) begins when the power supply applies power with BDCOK H negated. This forces the processor to assert BINIT L. When the dc voltages are stable, the power supply, or other external device, asserts BDCOK H. The processor responds by clearing the PSW. BINIT L remains asserted until the assertion of BDCOK H. The processor continues to test for BPOK H until it is asserted. The power supply asserts BPOK H 70 ms (minimum) after BDCOK H is asserted. The processor then performs its power-up sequence. Normal power must be maintained at least 3 ms before a power-down sequence can start.

A power-down sequence starts when the power supply negates BPOK H. When the current instruction is completed, the microprocessor traps to a power-down routine at location 24. The routine must provide for loading 340 into the PSW, execute a RESET instruction, and terminate in a WAIT instruction or branch on itself. There should be no DMA requests issued after the RESET is executed. This prevents any possible memory destruction in the battery supported system as the dc voltages fail.

#### NOTE

SBC-11/21 does not generate BINIT L during the power-down sequence. The power-down routine must therefore include a RESET instruction to set bus devices into a known state.



IT MUST BE COMPLETED BEFORE A POWER-UP SEQUENCE IS STARTED.

Figure 9-8 Power-Up/Power-Down Timing

MR-1184

#### 9.7 LSI-11 BUS ELECTRICAL CHARACTERISTICS

Configuring LSI-11 bus systems requires an understanding of its transmission line characteristics. For a discussion of these characteristics, see the *PDP-11 Bus Handbook*.

#### 9.8 MODULE CONTACT FINGER IDENTIFICATION

All Digital plug-in modules, including the SBC-11/21, use the same contact finger (pin) identification system. The LSI-11 bus is based on the use of double-height modules that plug into a 2-slot bus connector. Each slot contains thirty-six lines (eighteen each on both the component and solder sides of the circuit board).

Slots, shown as row A and row B in Figure 9-9, include a numeric identifier for the side of the module. The component side is defined as side 1; the solder side is defined as side 2. Letters A through V (except G, I, O, and Q) identify a specific pin on a side of a slot. Table 9-4 lists and identifies the bus pins of the double-height module. For a summary, refer to Table 1-1. The bus pin identifier terminating with a 1 is found on the component side of the board; a bus pin identifier terminating with a 2 is found on the solder side of the board. A typical pin is defined as follows:

#### AE2: row A, pin E, side 2

The positioning slot between the two rows of pins matches with a guide on the connector block for correct module positioning.




Figure 9-9 Double-Height Module Contact Finger Identification

Bus Pin	Mnemonic	Description		
AE1	SSPARE1 (alternate +5B)	Special spare – not assigned or bused in Digital cable or backplane assemblies; available for user connection. Optionally, this pin may be used for $+5$ V battery ( $+5B$ ) backup power to keep critical circuits alive during power failures. A jumper is required on LSI-11 bus options to open (disconnect) the $+5B$ circuit in systems that use this line as SSPARE1.		
AF1	SSPARE2	Special spare – not assigned or bused in Digital cable or backplane assemblies; available for user interconnection.		
AJ1	GND	Ground – system signal ground and dc return.		
AK1 AL1	MSPAREA MSPAREA	Maintenance spare – normally connected together on the backplane at each option location (not a bused connection).		
AM1	GND	Ground – system signal ground and dc return.		
AN1	BDMR L	Direct memory access (DMA) request – a device asserts this signal to request bus mastership. The processor arbitrates bus mastership between itself and all DMA devices on the bus. If the processor is not bus master (it has completed a bus cycle, and BSYNC L is not being asserted by the processor), it grants bus mastership to the requesting device by asserting BDMGO L. The device responds by negating BDMR L and asserting BSACK L.		
AP1	BHALT L	Processor halt – refer to Chapter 2.		
AT1	GND	Ground – system signal ground and dc return.		
AU1	PSPARE1	Spare – not assigned; customer usage not recommended; prevents damage when modules are inserted upside down.		
AV1	+5B	+5 V battery power – secondary $+5$ V power connection. Battery power can be used with certain devices.		
BA1	BDCOK H	DC power $OK$ – power supply-generated signal that is asserted when there is sufficient dc voltage available to sustain reliable system operation.		
BB1	врок н	Power OK – asserted by the power supply 70 ms after BDCOK. Negated when ac power drops below the value required to sustain power (approximately 75% of nominal). When negated during processor operation, a power fail trap sequence is initiated.		
BH1	SSPARE8	Special spare – not assigned or bused in Digital cable and backplane assemblies; available for user interconnection.		

### Table 9-4Bus Pin Identifiers

Bus Pin	Mnemonic	Description			
BJ1	GND	Ground – system signal ground and dc return.			
BK1 BL1	MSPAREB MSPAREB	Maintenance spare – normally connected together on the backplane at each option location (not a bused connection).			
BM1	GND	Ground – system signal ground and dc return.			
BN1	BSACK L	This signal is asserted by a DMA device in response to the processor's BDMGO L signal, indicating that the DMA device is bus master.			
BR1	BEVNT L	External event interrupt request – when asserted, the processor re- sponds (if PS bit 7 is zero) by entering a service routine via vector address 100. A typical use of this signal is a line time-clock interrupt.			
BS1	PSPARE4	Power spare 4 – not assigned a function; not recommended for use.			
BT1	GND	Ground – system signal ground and dc return.			
BU1	PSPARE2	Power spare 2 – not assigned a function; not recommended for use. If a module is using $-12$ V (on pin AB2) and if the module is accidentally inserted upside down in the backplane, $-12$ Vdc appears on pin BU1.			
BV1	+5	+5 V power – normal $+5$ Vdc system power.			
AA2	+5	+5 V power – normal +5 Vdc system power.			
AB2*	-12	-12 V power $-12$ Vdc (optional) power for devices requiring this voltage.			
AC2	GND	Ground – system signal ground and dc return.			
AD2	+12	+12 V power – 12 Vdc system power.			
AE2	BDOUT L	Data output – BDOUT, when asserted, implies that valid data is available on $BDAL < 0:15 > L$ and that an output transfer, with respect to the bus master device, is taking place. BDOUT L is deskewed with respect to data on the bus. The slave device responding to the BDOUT L signal must assert BRPLY L to complete the transfer.			
AF2	BRPLY L	Reply – BRPLY L is asserted in response to BDIN L or BDOUT L and during IAK transactions. It is generated by a slave device to in- dicate that it has placed its data on the BDAL bus or that it has ac- cepted output data from the bus.			

### Table 9-4 Bus Pin Identifiers (Cont)

Bus Pin	Mnemonic	Description
AH2	BDIN L	<ol> <li>Data input – BDIN L is used for two types of bus operation:</li> <li>When asserted during BSYNC L time, BDIN L implies an input transfer with respect to the current bus master and requires a response (BRPLY L). BDIN L is asserted when the master device is ready to accept data from a slave device.</li> </ol>
		2. When asserted without BSYNC L, BDIN L indicates that an in- terrupt operation is occurring.
		The master device must deskew input data from BRPLY L.
AJ2	BSYNC L	Synchronize – BSYNC L is asserted by the bus master device to indicate that it has placed an address on $BDAL < 0:15 > L$ . The transfer is in process until BSYNC L is negated.
AK2	BWTBT L	Write/byte – BWTBT L is used in two ways to control a bus cycle:
		1. It is asserted at the leading edge of BSYNC L to indicate that an output sequence is to follow (DATO or DATO(B)), rather than an input sequence.
		2. It is asserted during BDOUT L, in a DATO(B) bus cycle, for byte addressing.
AL2	BIRQ4 L	Interrupt request priority level $4 - a$ level 4 device asserts this signal when its interrupt enable and interrupt request flips-flops are set. If the PSW bit 7 is zero, the processor responds by acknowledging the request by asserting BDIN L and BIAKO L.
AM2 AN2	BIAKI L BIAKO L	Interrupt acknowledge – in accordance with interrupt protocol, the processor asserts BIAKO L to acknowledge receipt of an interrupt. The bus transmits this to BIAKI L of the device electrically closest to the processor. This device accepts the interrupt acknowledge under two conditions:
		1. The device requested the bus by asserting BIRQ4 L.
		2. The device has the highest priority interrupt request on the bus at that time.
		If these conditions are not met, the device asserts BIAKO L to the next device on the bus. This process continues in a daisy chain fashion until the device with the highest interrupt priority receives the inter- rupt acknowledge signal.

# Table 9-4 Bus Pin Identifiers (Cont)

Table	9-4	Bus	Pin	Identifiers	(Cont)
-------	-----	-----	-----	-------------	--------

Bus Pin	Mnemonic	Description
AP2	BBS7 L	Bank 7 select – the bus master asserts this signal to reference the I/O page (including that portion of the I/O page reserved for nonexistent memory). The address in BDAL<0:12> L when BBS7 L is asserted is the address within the I/O page.
AR2 AS2	BDMGI L BDMBO L	Direct memory access grant – the bus arbitrator asserts this signal to grant bus mastership to a requesting device according to bus mastership protocol. The signal is passed in a daisy chain from the arbitrator (as BDMGO L) through the bus to BDMGI L of the next priority device (electrically closest device on the bus). This device accepts the grant only if it requested to be bus master (by a BDMR L). If not, the device passes the grant (asserts BDMGO L) to the next device on the bus. This process continues until the requesting device acknowledges the grant.
AT2	BINIT L	Initialize – this signal is used for system reset. All devices on the bus are to return to a known, initial state (i.e., registers are reset to zero, and logic is reset to state zero). Exceptions should be completely docu- mented in programming and engineering specifications for the device.
AU2 AV2	BDAL0 L BDAL1 L	Data/address lines – these two lines are part of the sixteen-line data/address bus over which address and data information are communicated. Address information is first placed on the bus by the bus master device. The same device then either receives input data from, or outputs data to, the addressed slave device or memory over the same bus lines.
BA2	+5	+5 V power – normal $+5$ Vdc system power.
BB2	-12	-12 V power $-12$ Vdc (optional) power for devices requiring this voltage.
BC2	GND	Ground – system signal ground and dc return.
BD2	+12	+12 V power $- +12$ V system power.

Bus Pin	Mnemonic	Description
BE2	BDAL2 L	Data /address lines – these fourteen lines are part of the sixteen-line
BF2	BDAL3 L	data/address bus previously described.
BH2	BDAL4 L	
BJ2	BDAL5 L	
BK2	BDAL6 L	
BL2	BDAL7 L	
BM2	BDAL8 L	
BN2	BDAL9 L	
BP2	BDAL10 L	
BR2	BDAL11 L	
BS2	BDAL12 L	
BT2	BDAL13 L	
BU2	BDAL14 L	
BV2	BDAL15 L	

\*LSI-11 modules that require negative voltages contain an inverter circuit (on each module) that generates the required voltage(s). Hence, -12 V power is not required with Digital-supplied options.

# APPENDIX A INSTRUCTION TIMING

The fetch and execute times listed in Table A-1 assume that the SBC-11/21 is transacting with local devices that do not require cycle slips when accessed.

Single Operand Instructions	Destination Mode	Fetch and Execute Time (µs)	Number of Bus Transactions	Number of Microcycles
CLR(B), COM(B),	0	2.44	1	4
INC(B), DEC(B),	ĩ	4.27	3	7
NEG(B), ROR(B),	2	4.27	3	, 7
ROL(B), ASR(B),	$\frac{2}{3}$	5.49	4	9
ASL(B), SWAP,	4	4.88	3	8
ADC(B), SBC(B),	5	6.10	4	10
SXT, MFPS,	6	6.10	4	10
XOR	7	7.32	5	12
	0	2.44	1	4
	1	3.66	2	6
	2	3.66	2	6
TST(B)	3	5.49	3	8
	4	4.27	2	7
	5	5.49	3	9
	6	5.49	3	9
	7	6.71	4	11
	0	4.88	1	8
	1	6.10	2	10
	2	6.10	2	10
MTPS	3	7.32	3	12
	4	6.71	2	11
	5	7.93	3	13
	6	7.93	3	13
	7	9.16	4	15

### Table A-1 Instruction Timing

Double Operand Instructions	Source Mode	Source Mode Time (µs) Includes Fetch	Number of Bus Transactions	Number of Microcycles
MOV(B), CMP(B),	0	1.83	1	3
ADD, SUB,	1	3.05		5
BIT(B), BIC(B),	2	3.05	2	5
BIS(B)	3	4.27	2 2 3 2 3	5 7
BIS(D)	4	3.66	2	6
	5	4.88	2	8
	6	4.88	3	8
	7			
	/	6.10	4	10
		Destination	Number of	
Double Operand Instructions	Destination Mode	Mode Time (µs)	Bus Transactions	Number of Microcycles
MOV(B), CMP(B),	0	0.61	0	1
ADD, SÜB,	1	2.44		4
BIT(B), BIC(B),	2	2.44	$\frac{1}{2}$	4
BIS(B)	3	3.66	2 2 3 2	6
	4	3.05	2	5
	5	4.27	3	7
	6	4.27	3	7
	7	5.49	4	9
	0	0.61	0	1
	1	1.83	1	3
	2	1.83	1	3
CMP(B), BIT(B)	3	3.05	2	5
	4	2.44	1	4
	5	3.66	2	6
	6	3.66	$\frac{2}{2}$	6
	7	4.88	3	8
Jump and		Fetch and	Number of	
Subroutine	Destination	Execute	Bus	Number of
Instructions	Mode	Time (µs)	Transactions	Microcycles
	1	3.05	2	5
	1		2	5
	2	3.66	2	6
JMP	3	3.66	3	6
	4	3.66	2	6
	5	4.27	3	7
	6	4.27	3	7
	7	5.49	4	9

Table A-1	Instruction	Timing	(Cont)
-----------	-------------	--------	--------

Jump and Subroutine Instructions	Destination Mode	Fetch and Execute Time (µs)	Number of Bus Transactions	Number of Microcycles
	1	5.49	4	9
	2 3	6.10	4	10
JSR	3	6.10	5	10
	4	6.10	4	10
	5	6.71	5	11
	6	6.71	5	11
	7	7.90	6	13
RTS	NA	4.27	2	7
SOB	NA	3.66	1	6
Branch, Trap, and Interrupt Instructions	Destination Mode	Fetch and Execute Time (µs)	Number of Bus Transactions	Number of Microcycles
BR, BNE, BEQ, BPL, BMI, BVC, BVS, BCC, BCS, BGE, BLT, BGT, BLE, BHI, BLOS, BHIS, BLO	NA	2.44	1	4
EMT, TRAP, BPT, IOT	NA	9.77	7	16
RTI	NA	4.88	3	8
RTT	NA	6.71	3	11
Miscellaneous and Condition Code Instructions	Destination Mode	Fetch and Execute Time (μs)	Number of Bus Transactions	Number of Microcycles
HALT	NA	8.54	5	14
WAIT	NA	2.44	1	4 then loop
RESET	NA	22.28	1	39

# Table A-1 Instruction Timing (Cont)

Miscellaneous and Condition Code Instructions	Destination Mode	Fetch and Execute Time (μs)	Number of Bus Transactions	Number of Microcycles
NOP	NA	3.66	1	6
CLC, CLV, CLZ, CLN, CCC, SEC, SEV, SEZ, SEN, SCC	NA	3.66	1	6
MFPT	NA	3.05	1	5

#### Table A-1 Instruction Timing (Cont)

The measure of LSI-11 bus interrupt latency is the time from the assertion of BIRQ until BIAKI is accepted by the interrupting device electrically closest to the processor on the LSI-11 bus.

The measure of local interrupt latency is the time from assertion of the request until the time the microprocessor is ready to fetch the first instruction in the interrupt service routine. This time is primarily comprised of the time to perform two pushes and a PC and PSW restore.

Interrupt Latency:	LOCAL	23.2 μs
•	LSI-11 BUS	9.3 μs

#### NOTE

Assume that the stack and vector memory reside on the SBC-11/21 and that the LSI-11 bus device can assert BRPLY and vector within 600 ns after receiving IAKI. The service latency (time from BIRQ until the time the microprocessor is ready to fetch the first instruction in the interrupt service routine) depends on the response time of the interrupting device (i.e., RDIN to TRPLY and negation of TRPLY).

DMA latency is the period of time between a device asserting its BDMR and receiving BDMGI when it resides on the LSI-11 bus as the electrically closest DMA device to the processor.

DMA latency:  $1.3 \,\mu s$  (minimum)  $11.0 \,\mu s$  (maximum)

WAIT instruction latencies:

Internal vector:	11.8 μs
External vector:	12.4 μs
DMA:	5.06 μs

# APPENDIX B PROGRAMMING DIFFERENCE LIST

### **DIFFERENCES BETWEEN THE SBC-11/21, LSI-11/2, AND LSI-11/23** Table B-1 presents a concise comparison of the SBC-11/21, LSI-11/2, and LSI-11/23 modules.

Activity	SBC-11/21	LSI-11/2	LSI-11/23
OPR $\%$ R,(R)+ or OPR $\%$ R,-(R) using the same register as both source and destination: contents of 'R' are incremented (decremented) by two before being used as the source operand.	X		X
OPR $\%$ R,@(R)+ or OPR $\%$ R,@-(R) using the same register as both source and destination: contents of 'R' are incremented (decremented) by two before being used as the source operand.	Х		X
In the previous two cases, initial contents of 'R' are used as the source operand.		X	
OPR PC,X(R); OPR PC, $@X(R)$ ; OPR PC, $@A$ ; or OPR PC,A: location A will contain the PC of OPR + 4.	Х		Х
In the previous case, location A will contain the PC of OPR $+$ 2.		Х	
JMP $(R)$ + or JSR reg, $(R)$ +: initial contents of 'R' are used as the new PC.	Х	Х	х
JMP %R or JSR reg,%R traps to 4 (illegal instruction).	x	X	Х

### Table B-1 SBC-11/21, LSI-11/2, and LSI-11/23 Comparisons

Activity	SBC-11/21	LSI-11/2	LSI-11/23
Only one LSI-11 bus interrupt level (BR4) exists.	X	X	
Four local interrupt levels exist.	X		
Four LSI-11 interrupt levels exist.			X
Stack overflow not implemented.	X	Х	
A stack overflow trap exists.			Х
The first instruction in an interrupt routine will not be executed if another interrupt occurs at a higher priority level than assumed by the first interrupt.	х	Х	X
Eight general-purpose registers.	Х	X	Х
PSW address 177776 not implemented. Must use MTPS and MFPS instructions.	Х	Х	
Only implicit references (RTI, RTT, traps, and interrupts) can load T-bit. Console cannot load T-bit.	X	X	Х
If an interrupt occurs during an instruction that has the T-bit set, the T-bit trap is acknowledged before the interrupt.	X	X	X
If RTI sets the T-bit, T-bit trap is acknowledged immediately following RTI.	X	Х	Х
T-bit trap will sequence out of WAIT instruction.	Х		Х
If RTT sets the T-bit, the T-bit trap occurs after the instruction following RTT.	X	X	Х
RESET instruction consists of 10 $\mu$ s of INIT followed by a 90 $\mu$ s pause. Power fail is not recognized until the instruction is complete.		X	Х

# Table B-1 SBC-11/21, LSI-11/2, and LSI-11/23 Comparisons (Cont)

Activity	SBC-11/21	LSI-11/2	LSI-11/23
RESET instruction consists of 17 $\mu$ s of INIT followed by a minimum 3.2 $\mu$ s pause. Power fail is not recognized until the instruction is complete.	Х		
Odd address references using the SP do not trap.	Х		
Nonexistent address references using the SP trap to the restart address.	X		
MOVB instruction does a read (DATI) and a write (DATO) bus sequence for last memory cycle.		х	
MOV instruction does a write (DATO) bus sequence for the last memory cycle.		Х	X
MOV instruction does a read (DATI) and a write (DATO) bus sequence for last memory cycle.	Х		
CLR(B) and SXT do a read (DATI) and a write (DATO) sequence for the last bus cycle.	Х		
CLR(B) and SXT do a read (DATI) and a write (DATO) bus sequence for the last bus cycle.		Х	
CLR(B) and SXT do a write (DATO) bus sequence for the last bus cycle.			Х
MARK instruction.		X	Х
SOB, RTT, SXT, XOR instructions.	Х	Х	Х
SWAB clears V.	X	X	X
ASH, ASHC, DIV, MUL instructions.		X	X

# Table B-1 SBC-11/21, LSI-11/2, and LSI-11/23 Comparisons (Cont)

Activity	SBC-11/21	LSI-11/2	LSI-11/23
Register addresses (177700– 177717) are handled as regular memory addresses. No internal registers are addressable from either the bus or the console.	Х		
Register addresses (177000– 177717) time-out when used as program addresses by the CPU.		X	Х
If PC contains a nonexistent memory address and a bus error occurs, PC will have been incremented.	X	Х	X
If register contains a nonexistent memory address in mode 2 and a bus error occurs, register will be incremented.	Х	X	Х
If register contains an odd value in mode 2 and a bus error occurs, register will be incremented.	Х	X	X
HALT in user mode traps to 10.			X
HALT instruction pushes PC and PSW on the stack and loads the PSW with 340 and the PC with the restart address.	Х		
Only power-up mode 2 implemented.	Х		
Resident ODT microcode.		X	Х
Instruction execution runs to completion regardless of bus error.	Х		
BEVNT line interrupt on level 6.	X		X
Bus error traps to restart address. Instruction runs to completion before trap.	X		

# Table B-1 SBC-11/21, LSI-11/2, and LSI-11/23 Comparisons (Cont)

Activity	SBC-11/21	LSI-11/2	LSI-11/23
Bus error during IAK vectors through 0 and traps to restart address. The first instruction of service routine is guaranteed to execute.	Х		
Only 16-bit addressing supported.	X	X	
The no-BSACK 18 µs time-out implemented. If time-out occurs BDMGO aborted.			Х
Bus halt line is a jumper configured nonmaskable interrupt. Acknowledgement causes PC and PSW to be stacked and the processor vectors through level 7 internal vector 140.	х		
Vector address accepted only on BDAL<7:2>. This limits vector address space to 374.	Х		
Certain vector addresses are reserved for local devices other than BEVNT.	Х		

### Table B-1 SBC-11/21, LSI-11/2, and LSI-11/23 Comparisons (Cont)

\*Maintenance instructions \*\*Response depends on processor options

.

From	Through	Response	11/21	LSI 11/2	11/23	
210	217	Trap to 10	X	*	X	Reserved instruction
210	227	Trap to 10	Х	X	X	Reserved instruction
70000	73777	Trap to 10	Х	**	**	Extended instruction set
75000	75037	Trap to 10	Х	X	* *	Floating point
75040	75777	Trap to 10	Х	* *	X	Reserved instruction
170000	177777	Trap to 10	Х	**	* *	Reserved instruction

 Table B-2
 Illegal Address Traps

### SBC-11/21 Priorities

Priority of DMA, system traps, external interrupts, internal interrupts, HALT trap, and WAIT:

DMA HALT trap (time-out request) Power fail trap Traps (illegal instruction, T-bit, EMT) Internal interrupt request External interrupt request WAIT instruction (highest priority)

(lowest priority)

# APPENDIX C SOFTWARE DEVELOPMENT

#### C.1 GENERAL

This appendix describes programming notes that may help application programmers to gain familiarity with the SBC-11/21. The following three topics are discussed:

- 1. Running stand-alone programs
- 2. The software development process
- 3. An application example

A method of creating, loading, and running stand-alone programs is explained. This is followed by a discussion of the software development process as it applies to a ROM based single-board computer. The last section of this appendix presents a practical example of a real-time program written to run on the SBC-11/21. The output selected for the program is deliberately simple, however, the methodology is applicable to more complex programs. The program has been tested, and studying it should be informative to first-time users of the SBC-11/21.

#### C.2 RUNNING STAND-ALONE PROGRAMS

The user can develop stand-alone programs, programs not needing an operating system, on a separate RT-11 based system. The .SAV image can then be loaded into the SBC-11/21 and run. The Macro-ODT option is needed to load the program and to run it.

If the stand-alone program is to be used with Macro-ODT, it must have the address of Macro-ODT BREAK service routine in location 140 and a PSW value of 300 in location 142. This will enable the program to transfer control to Macro-ODT when the BREAK key is pressed.

To load the stand-alone program from the mass storage device into the SBC-11/21, the device's boot block must be modified. This change extends to locations 0, 2, 4, and 6. Location 0, which normally contains 240, must be changed to 260. When the device is booted, this tells the Macro-ODT that the mass storage device contains a stand-alone program. Macro-ODT will then interpret the contents of locations 2, 4, and 6 as a RADIX-50 encoded six-character file name and search the directory of the volume for that file. The volume must have the RT-11 file structure. When the file is found, the complete file is loaded into contiguous memory starting at location 0. Then Macro-ODT loads register R0 with the number of the unit or drive and register R1 with the CSR address of the booted device.

The stack pointer (SP) is loaded with the contents of location 42, the program counter (PC) is loaded with the contents of location 40, and the program starts execution. A stand-alone program developed on an RT-11 based system will have had the correct values for PC and SP in locations 40 and 42. This information may be of use to the stand-alone program if it uses overlays.

The detailed procedure for performing these modifications in the boot block and the stand-alone program follows, and will be done on an RT-11 based system using the SIPP utility.

In the following examples, the program that is to be loaded and run from the stand-alone volume is named FOOBAR.SAV and resides on DK. The characters entered by the operator are underlined. '<CR>' is a carriage return and not the four characters '<', 'C', 'R', and '>'. The '^C' and '^Y' symbols are obtained by holding down the 'CTRL' key and typing 'C' or 'Y' before releasing 'CTRL'. 'XXXXXX' is a string of octal digits whose value can be anything but does nothing to the process.

First, modify the stand-alone program:

. <u>R SIPP -</u>	< <u>CR&gt;</u>	;Run the SIPP utility		
* <u>DK:FOC</u>	DBAR.SAV	;Name of file to be patched		
Base? $\leq C$	<u>R&gt;</u>			;Defaults to zero
Offset? <u>14</u>	0 < CR >			
Base	Offset	Old	New?	
000000	000140	XXXXXX	170000 <cr></cr>	Load address of BREAK; routine at BREAK vector
000000	000142	xxxxxx	<u>300 <cr></cr></u>	;PSW during BREAK routine
000000	000144	XXXXXX	$^{\wedge}$ Y <cr></cr>	;Exit patching
<u>*^C</u>				;Exit SIPP

#### NOTE

If you are using your own BREAK intercepting routine, put its address at location 140 in place of the value 170000.

Now modify the boot block:

. <u>R SIPP <cr></cr></u>							
*DK:/A <cr></cr>							
Base? $\leq C$	<u>R&gt;</u>						
Offset? < <u>CR&gt;</u>							
Base	Offset	Old	New?				
000000	000000	XXXXXX	000260				
000000	000002	XXXXXX	RFOO <cr></cr>				
000000	000004	xxxxxx	RBAR <cr></cr>				
000000	000006	XXXXXX	RSAV <cr></cr>				
000000	000010	XXXXXX	<u>^ Y <cr></cr></u>				
*^C							

#### C.3 THE SOFTWARE DEVELOPMENT PROCESS

Software development for the SBC-11/21 can be considered as four discrete steps. These steps are illustrated in Figure C-1.

- 1. Design the software and code the source tasks.
- 2. Enter, edit, and assemble the tasks that make up the application.
- 3. Build the application into a runnable memory image.
- 4. Load the program into the SBC-11/21 and execute the application program. This step includes the debugging of the application.




Figure C-1 Overview of Software Development

#### C.3.1 Design of the Software

An important consideration in the design of application software is the run-time memory configuration. Because the SBC-11/21 is a ROM/RAM system, the location of the ROM/RAM boundaries must be defined. All instructions and constants must be arranged separately for location in the ROM section of memory. Variable information must be arranged together for location in the RAM section of memory. During the development process, the separation of ROM and RAM information must be maintained. See the *MACRO-11 Language Reference Manual* for a description of the methods of data and code separation.

#### C.3.2 Editing and Assembly

The second step in the development cycle is the entry, editing, and assembly of the application software. Entering and creating the application software includes the use of an editor on the development system. Once the application software is entered and the designer is satisfied with the contents, it can be saved on a mass storage device. The assembler must then be used to convert the source code instructions into executable code. The result of the assembly process is an object file.

The assembler detects common assembly language coding errors and issues appropriate warnings. If errors are detected, corrections should be made by re-editing the source and reassembling. Once the application software has been translated error free into object form, it is ready for the next step.

#### C.3.3 Building Process

The third step in the development cycle is the building process to create a runnable memory image. The build process uses the linking of the tasks that make up the application software into a single memory image. The building process takes an object module or modules and assigns absolute memory references to the information contained in the object code. The user assigns these locations by the sectioning of the code that took place during design. The result of the build phase is an executable run-time memory image that can be loaded and tested.

#### C.3.4 Running and Debugging the Program

The fourth step in the development cycle is the loading of the runnable memory image into the SBC-11/21. Once loaded, the program can be run and debugged. There are three methods that can be used to transfer the software to the target.

- 1. ROM transfer. This method uses the programming of ROMS via a PROM blasting utility, such as PB-11, and places the PROMs into the target configuration. This simple loading method resembles the final target configuration because actual ROM storage is used.
- 2. Media transfer. When this method is used, the application program is loaded, in stand-alone form, into the target from a mass storage system. The directions on creating a stand-alone bootable program are provided in Paragraph C-2. The target configuration uses LSI-11 bus RAM memory in place of the SBC-11/21 on-board ROM during initial startup and debug. The SBC-11/21 configuration must contain the Macro-ODT ROMs described in Chapter 4. The ODT ROMs provide the means of loading the application program and are used during program debug. Media transfer does not reflect the final configuration, but execution from RAM makes debugging and testing easier. The speed of the program in this mode is approximately half that of the ROM based system.
- 3. Down-line loading. This method of loading allows transfer of the controller software from the development system to the target system via a serial communication link. The down-line loader must be a development system utility. The target configuration is similar to the media transfer configuration. In addition to the LSI-11 bus, RAM, and the Macro-ODT ROMs, one of the serial I/O lines on the SBC-11/21 must be dedicated to the communication with the development system.

When the correct loading method is implemented, the final phase of development is to debug and run. The loading method used defines the solution that will be taken during debug.

If the application is being loaded via the ROM transfer method, initial testing and debugging is difficult. When ROM transfer is used, there must be embedded code in the application that will report the state of the control system regularly. Another way to check the system is to note changes that occur in the external devices. If errors are found, a complete reprogramming of the PROMs is necessary. This type of testing and debugging can be difficult.

When the application is loaded via media transfer, the testing and debugging becomes easier than the ROM method. Once the application program is loaded into LSI-11 bus RAM or into on-board RAM, it can be run using the features of Macro-ODT. The designer can also include reporting tasks and halts in the application to examine the current state of the system. Executing out of LSI-11 bus RAM during debug is approximately twice as slow as running out of the SBC-11/21 on-board memory. If errors are found, minor changes can be made in the application code because testing is being done in RAM. This deletes the loop of making new run-time memory images for every change. Once the target system is running successfully with all of the tasks integrated, the run-time configuration can be set up. The last step is to load the application program to ROM and run in the SBC-11/21.

#### C.4 AN APPLICATION EXAMPLE

A sample application is illustrated in Figure C-2 and shows the development of a controller program using MACRO-11. The sample program will only light the LED used by port C of the SBC-11/21. The LED will light for 10 s when an input is detected on the console port (SLU1).




Figure C-2 Application Overview

The controller program for this simple system is best operated by using an interrupt driven environment. An interrupt service routine is used to monitor the console port. When an input is received, a routine is entered that will set the timer for 10 s and light the LED. A second interrupt service routine is used to count up to 10 s and then turn off the LED. This routine is serviced by the BEVNT interrupts. In addition to the application tasks, there are tasks to initialize the input/output devices and data structures. There are also diagnostic programs for the SBC-11/21 and programs used to handle any exceptions. The controller program is developed as individual tasks and then integrated into a complete final program.

The monitor program, shown in Figure C-3, consists of power-up programs, diagnostic programs, task programs, and exception programs. The power-up programs consist of POWRUP and RECOVR, which is started by POWRUP. The diagnostic programs consist of SLUTST, PIOTST, RAMTST, and ROMTST. The task programs consist of TIMER, REC, and BREAK. The exception programs consist of POWERF, RESTRT, and PRINT. All these programs with the constants and instruction data are stored in the ROM memory. The variable data for the application and the stack are stored in the RAM memory. Memory map 1 is assumed (Table 2-8), with the program in ROM socket set B, and data in battery backed RAM starting at 160000. The load map in Figure C-4 shows actual memory locations assigned to code and data.

.TITLE FALCON DEVELOPMENT EXAMPLE 1 2 .ENABL LC FOWERF, BREAK, REC, TIMER, RECOVR, SLUTST, PIOTST, RAMTST, ROMTST POWER1, POWER2, ERROR, STACK, RESTRT 3 GLOBI 4 5 GLOBL ,τ ; This is an example of a simple controller application for the KXT11-AA. 67 8 10 SBTTL Program section definitions 11 12 Define the three program sections that will be used 13 14 000000 ASECT ; Assign absolute memory locations 15 000000 .PSECT ROM ; For insructions and constant data ; that will be stored in rom memory 16 000000 .PSECT RAM.D F To define all RAM locations 17 18 19 20 .SBTTL Equates 21 22 F Constant definitions 23 24 176540 RCSR1 == 176540 ; Auxiliary SLU addresses 25 26 27 28 RCSRC 177560 == 177560 Console SLU addresses 000052 CONBR == 52 Frosrammable baud rate mask (9600) 29 30 176200 PPA == 176200 Farallel port A == 176206 176206 PCW Parallel control word 000261 I EDON == 261 ; Parallel CSW to light the LED == 17 ; Parallel CSW to turn off the LED 000017 LEDOFF ; Bottom of the user RAM ; Top of the user RAM RAMBGN == 160010 160010 167776 RAMTOP == 167776 106016 CSUM == 106016 F Checksum value for the system tasks .SBTTL Macro definitions Define macros that will be used by the application .MACRO PUSH ARG \$ stack push operation MOV ARG,-(SP) ; move the argument onto the stack .ENDM .MACRO POP ARG stack pop operation (SP)+,ARG ; move the argument from the stack MOV . ENDM SBTTL Entry points Define entry point, interrupt, and trap service routine addresses 56 57 000000 ASECT

Figure C-3 Monitor Program

58 59 000000 000000 +=0 000000' JMP POWRUP ; Jump to the power-up routine 60 000004 61 000167 000000G JMP RESTRT Jump to the restart routine .=24 000024 000000G 000340 .WORD POWERF, 340 Fower fail service routine 62 63 64 65 000060 000060 .=60 000000G 000300 .WORD REC,300 Console receiver service routine 66 000100 .=100 67 68 000100 000000G 000300 .WORD TIMER,300 Fimer service routine 69 70 71 .=140 000140 000000G 000300 .WORD 000140 BREAK,300 F Console break service routine 72 73 74 75 76 77 SBIT Power up routine 000000 PSECT ROM 000000 POWRUP:: 78 79 Come here first under all circumstances and decide if this is a normal 80 power up or recovery from a power fail 81 POWER1.#123456 82 000000 026727 0000006 123456 CMP ; Is this recovery from power failure ; is this recovers from power failu
; or is it a normal power-up ?
; Increase the chance to distinguish 001006 83 000006 BNE DIAG 84 000010 000000G 135724 CMP POWER2,#135724 85 000016 ; by checking against a 32 bit pattern 001002 BNE DIAG 86 87 000020 000167 0000006 JMP RECOVR This a recovery from power fail 88 89 90 .SBTTL Diagnostics 91 92 000024 DIAG:: 93 94 F Do the system diagnostics 95 J Initialize the stack
J Initialize the error flas
J Initialize the console SLU 96 000024 012706 000000G MOV #STACK, SP 97 000030 005067 ERROR #CONBR;@#RCSRC+4 00000G CLR 98 000034 000052 177564 BIS 99 100 000042 004767 CALL PRINT ; Tell the operator that the power-000074 up diadnostics are running Perform the KXT11 RAM memory test Perform the KXT11 ROM memory test 000174' 004767 101 000046 WORD DIAGM 102 000050 000000G CALL RAMIST 103 000054 004767 000000G CALL ROMTST 1 104 000060 004767 000000G CALL SLUTST Perform the KXT11 serial line test 105 000064 004767 000000G CALL PIOTST ; Perform the KXT11 parallel I/O test 106 107 000070 005767 0000006 TST FRROR ; Is the error flas zero 108 000074 001404 BEQ ; Yes, no errors proceed to init ; No, diagnostic failure 1\$ 109 000076 110 000102 PRINT 004767 000040 CALL 000332 .WORD EMESS 111 000104 112 000106 000777 BR CALL ; Wait until there is operator action
; Indicate that things are OK PRINT 000030 1\$: 113 000112 000253 .WORD HMESS and move on 114 115 116 .SBTTL Initialization completion, allow application tasks to run 117 118 000114 START:: 119 ;+ ; This 120 is the start of the main body of the application 121 122 à -105737 052737 106427 000114 TSTB @#RCSRC+2 Flush the receiver buffer 177562 123 000120 124 000126 BIS MTPS Enable interrupt on the receiver Allow interrupts to happen 000100 177560 \$100,@\*RCSRC . 000000 **ŧ**0 125 000132 004767 000004 CALL PRINT Tell the operator that the 126 000136 001015 .WORD GO application is up and running 127 128 000140 000777 BR # Sit and wait for interrupts 129 130 131 000142 PRINT:: 132 ; This subroutine prints the actual messages 133 134 135 ENABL LSB 136 000142 017604 000000 MOV @(SP),R4 ; Point to the besinning of the message Increment beyond messade address in the calling routine Move the next character to be printed Is this the end of messade marker ? No, output another character Transmitter ready Output the obsacter 137 000146 138 000150 005216 TNC (SP) 005216 INC (SP) 139 000152 112405 1\$: MOVE (R4)+,R5 140 000154 141 000156 001406 BEQ 3\$ @#RCSRC+4 105737 177564 2\$: TSTB 142 000162 143 000164 BPI 100375 2\$ R5,@#RCSRC+6 177566 MOVB Output the character Get another character 110537 : 144 000170 145 000172 000770 BR RETURN 000207 3\$: ; Go back 146 LSB .DSABL 148 .SBTTL Messages sent to the operator 149 150 .NLIST BEX

Figure C-3 Monitor Program (Cont)

151						
152	000174	015	012	040	DIAGM:: .ASCIZ	<15><12>/ The power-up diagnostics are running /<15><12>
153	000253	015	012	040	HMESS:: .ASCIZ	<15><12>/ System checked out; there were no faults /<15><12>
154	000332	015	012	040	EMESS:: .ASCIZ	<15><12>/ System did not pass initial power up test /<15><12>
155	000412	015	012	007	FMESS:: ,ASCIZ	<15><12><7><7><7><7><7><7><7><7><7><7><7><7><7>
156	000445	015	012	040	SLUE:: .ASCIZ	<15><12>/ Serial line unit dia⊴nostic failure /<15><12>
157	000517	015	012	040	SLGOOD::.ASCIZ	<15><12>/ Serial line unit passed diagnostics /<15><12>
158	000571	015	012	040	MESRA1::.ASCIZ	<15><12>/ RAM failure /<15><12>
159	000613	015	012	040	RAGOOD::.ASCIZ	<13><12>/ RAM passed diagnostics /<13><12>
160	000650	015	012	040	MESRO1::.ASCIZ	<15><12>/ ROM checksum error /<15><12>
161	000701	015	012	040	ROGOOD::.ASCIZ	<15><12>/ ROM passed diagnostics /<15><12>
162	000736	015	012	040	PGOOD:: .ASCIZ	<15><12>? Parallel input/output passed diagnostics ?<15><12>
163	001015	015	012	040	GO:: .ASCII	<15><12>/ The application is running / <15><12>
164	001061	040	040	040	ASCIZ.	/ Type any key to light the KXT11-AA LED for 10 secs./
165					.EVEN	
166						
167		000001			.END	

Figure C-3 Monitor Program (Cont)

RT-11 LIN C .SA		01C Title:	Load Mar Falcon	Ident:	Mon 08-H	eb-82 04		
Section	Addr	Size	Global	Value	Global	Value	Global	Value
. ABS.	000000	000400	(RW, I,	BL,ABS,	JVR)			
			LEDOFF	000017	CONBR	000052	LEDON	000261
			CSUM	106016	RAMBGN	160010	RAMTOP	167776
			PPA	176200	FCW	176206	RCSR1	176540
			RCSRC	177560				
ROM	000400	157400	(RW,I,	.CL,REL,	CON)			
			POWRUP	000400	DIAG	000424	START	000514
			PRINT	000542	DIAGM	000574	HMESS	000653
			EMESS	000732	FMESS	001012	SLUE	001045
			SLGOOD	001117	MESRA1	001171	RAGOOD	001213
			MESR01	001250	ROGOOD	001301	PGOOD	001336
			GO	001415	RECOVR	001556	REC	001634
			TIMER	001656	BREAK	001702	LAST	001716
			POWERF	001720	RESTRT	001764	SLUTST	001774
			RAMIST	002132	ROMIST	002212	PIOTST	002262
RAM	160000	000332		.CL,REL,	(אס			
			POWER1	160010	POWER2	160012	SAVER6	160014
			ERROR	160016	TIME	160020	STACK	160332
<b>-</b> •								
Transfer	addres	5 = 0000	01, Hish	limit =	160330 :	= 28780.	words	

Figure C-4 Load Map

#### C.4.1 Power-Up Programs

The controller program starts when the system power is applied. The microprocessor accesses location 0, which is the jumper configured start address. This location contains a jump to the power-up routine POWRUP (see Figure C-5). This routine determines if this is a normal power-up or a recovery from a power failure. This is determined by checking the power fail flag in the RAM memory. If the flag is set to indicate that the system is recovering from a power fail condition, the program jumps to the RE-COVR program (see Figure C-6). This program restores the system to the conditions that existed before the power fail and continues program execution. If the flag is not set, an initial power-up program is executed and the program then branches to the diagnostic programs.

#### C.4.2 Diagnostic Programs

The diagnostic programs are entered via a diagnostic initialization routine. The SLUTST program (see Figure C-7) is the first diagnostic, and it tests the auxiliary serial line unit on the SBC-11/21. The diagnostic enables the SLU maintenance mode and transmits many test patterns. After a certain amount of time, the program checks to see that the test patterns were correctly received. The SLU maintenance mode allows data to be transmitted to the EIA port as well as through the internal loopback. Therefore, if a device is connected to the port, it will respond to this data.

1 2 000000		•ENABL •Pseci		
3		:	KH117 D	
4 5		; The variable	e data is	; assigned to the user RAM space on the KXT11-AA
6		•		
7 000000		.BLKW	4	Non existant KXT11-AA memory
8 000010	000000	POWER1::.WORD	0	Power failure 32-bit comparision
9 000012	000000	POWER2::.WORD	0	; flag
10 000014	000000	SAVER6::.WORD	0	; Stack pointer area for power failure
11 000016 12	000000	ERROR:: .WORD	0	; Diagnostic error flag
13 000020	000000	TIME:: .WORD	0	↓ Time flas
14 000022		•BLKW	100.	<pre>f This is the stack</pre>
15 000332 16		STACK::		
17	000001	.END		

Figure C-5 Power-up Task

1 2 3 4 5	000000			•	ENABL GLOBL MCALL PSECT	LC SAVER6,TIME,RCSRC,CO POP ROM	NBR,LI	EDON, PCW
6	000000			RECOVR::				
7				; +				
8					itine is	s entered if a recove	ry fr	om a power failure is taking place
9				<b>;</b>				
10		016706	00000G		10V	SAVER6,SP	;	Restore the stack pointer
11					'0F'	TIME		Restore the any variable information
12				P	'0F'	R5	;	Restore the seneral purpose
	000012				POP	R4	;	registers
	000014			•	'OP	R3		
	000016				'OP	R2		
	000020				'OP	R1		
	000022				POP	RO		
	000024	052737	000100 000000		IS	\$100,@\$RCSRC		Re-initialize console SLU, enable
		052737	000000G 0000040		IS	\$CONBR,@\$RCSRC+4	-	interrupts and set-up baud rate
	000040	005767	000000G		ST	TIME	•	Is the LED timer set
	000044	001403		-	EQ	3\$	-	No, continue
	000046	012737	000000G 000000	; M	IOV	<b>‡LEDON,@≢FCW</b>		Yes turn the LED on for the rest
23							•	of the time prior to power-fail
	000054	000002		3\$: R	TI			Return from point of power-fail
25							;	interrupt
26								
27		000001		•	END			

Figure C-6 Power Fail Recovery

The second diagnostic, RAMTST (see Figure C-8), tests the RAM memory. The test is performed by writing known data into a RAM location and checking that the correct information is in that location.

The third diagnostic, ROMTST (see Figure C-9), checks the ROM memory. This test calculates a checksum on the actual control and monitoring tasks. If there is a checksum error, there is a potential failure at some ROM location.

The last diagnostic, PIOTST (see Figure C-10), checks the parallel I/O port on the SBC-11/21. This test verifies that the parallel I/O registers can be addressed. The send/receive capability cannot be checked unless there is a loopback connector installed on the J3 connector. When data is written into these registers and a device is connected to the port, the device can respond to the data.

When any of the above diagnostics detect a failure, the program will set an error flag. The diagnostic program will check the status of all error flags before it enters the task programs. If an error is found, the operator is informed that a diagnostic test failed, and the program enters a loop to wait for the operator to interrupt. Each diagnostic will print a message to the operator indicating success or failure. If there are no failures, a success message is printed and the program enters the task programs.

1						.ENABL	LC,LSB		
2						+GLOBL	RCSR1, ERROR, PRINT, SL	UE,SLO	SOOD
3	000000					PSECT	ROM		
4									
5	000000				SLUTST:	:			
6								<b>.</b>	
7					; This	routine	checks the auxiliary	s SLU s	ort on the KXIII-AA
9					<b>,</b> - · · ·				
	000000	012701	0000006			моч	#RCSR1,R1		Point to the address
	0000004	105761	0000002			TSTB	2(R1)		Flush the contents of RBUF
	000010	012761	000006	000004		MOV	\$6,4(R1)		Set the SLU for maintenance and
13									programmable baud rates
	000016	012702	000010		1	MOV	#8.,R2		Initialize the baud rate counter
	000022	012703	000132′		1\$:	MOV	#PATERN,R3		Point to the test patterns
	000026	005005			2\$:	CLR	R5		Initialize time out counter
	000030	105761	000004		3\$:	TSTB	4(R1)	-	Loop the pattern around
	000034	100402				BMI	4\$		Branch if ready to send
	000036	077504				SOB	R5,3\$		If not ready, bump time out counter
	000040	000422				BR	100\$	;	IF timed out then - ERROR -
	000042	111361	000006		4\$:	MOVB	(R3),6(R1)	÷	Send the information out
22	000046	005005				CLR	R5	;	Initialize the time out counter
23	000050	105711			5\$1	TSTB	(R1)	÷	Is the receiver ready ?
24	000052	100402				BMI	6\$	;	Yes it is and branch
25	000054	077503				SOB	R5,5\$	;	If not ready, bump time out counter
26	000056	000413				BR	100\$	;	If timed out then -ERROR-
27	000060	126113	000002		6\$:	CMPB	2(R1),(R3)	;	Was the information sent OK ?
	000064	001010				BNE	100\$		No it was not -ERRDR-
29	000066	105723				TSTB	(R3)+		All of the test paterns done ?
	000070	001356				BNE	2\$		No, so do another pattern
	000072	005302				DEC	R2		All of the baud rates tested ?
	000074	001412				BEQ	200\$		Yes, set out of this routine
	000076	062761	000010	000004		ADD	\$10,4(R1)		No, set-up the next baud rate
	000104	000746				BR	1\$		Do another loop, reinit patterns
35		000710				2.11		,	po another iddry reinit rooterns
	000106	005267	000000G		100\$:	INC	ERROR	1	Bump the error counter
	000112	004767	0000006			CALL	PRINT		Print the error message
	000112	0000006	0000000			.WORD	SLUE	,	11110 VICE E1101 WE5303E
	000110	000403				BR	150\$		Go back
	000120	000403	~~~~~		20041				
	000122		0000006		200\$:	CALL	PRINT	,	The test was successful
		0000006				WORD	SLGOOD		
	000130	000207			150\$:	RETURN		Ţ	Bse
43									
	000132	177	040	000	PATERNI		177,40,0	ĵ	Test patterns for SLU
45						• EVEN			
46									
47						.DSABL	LSB		
48		000001				.END			



1 2 3 4	000000				•	GLOBL	LC,LSB Rambgn,print,Ramtop Rom	MESRA	L,RAGODD,ERROR
5	000000			RAI	MTST::				
6				<b>\$</b> +					
7				;	This r	outine	checks the user RAM	f on the	₽ KXT11-AA
8				j -					
9									
10		011602				oν	(SP),R2		Save the return address
	000002	016703	0000006			OV	ERROR,R3		Save the contents of the ERROR flas
	000006	012700	0000006		м	OV	#RAMBGN,RO	;	Point to the start of the user RAM
13									
	000012	010010		1\$		ov	R0,(R0)		Write the address
	000014	020010				MP	R0,(R0)	;	Read it back
	000016	001405				EQ	2\$	;	Was the value read correctly
	000020	004767	000000G		С	ALL	PRINT	÷	No, report the failure,
	000024	000000G			•	WORD	MESRA1	÷	
19	000026	005203			I	NC	R3	÷	set the error flag,
20	000030	000407			в	R	3\$	ţ	and so back
21	000032	005720		2\$	: т	ST	(RO)+	;	Go onto the next location
22	000034	020027	0000026		C	MP	R0,#RAMTOP+2	;	Until there is no more to test
23	000040	103764			в	LO	1\$		
24	000042	004767	0000006		C	ALL	PRINT	;	Indicate RAM test success
25	000046	0000006				WORD	RAGOOD		
26									
27	000050	010216		3\$	: м	OV	R2,(SP)	;	Restore the return address
28	000052	010367	000000G		м	Oν	R3,ERROR	;	Restore the ERROR flag
29	000056	000207			R	ETURN		;	Test completed.
30									
31						DSABL	LSB		
32		000001				END			



1 2 3 4	000000				.ENABL .GLOBL .PSECT	REC,LAST,CSUM,PRINT,MES	RO1,ROGOOD,ERROR
5	000000			ROMTST:	:		
6				;+			
7							he KXT11-AA, this test checks
8				; the	portion	of the ROM that contains	the actual control/monitor tasks
9				<b>;</b>			
10							
11	000000	012700	000000G		MOV	#REC,RO	; Point to the control task address
12	000004	005001			CLR	R1	; Initialize checksum value
13	000006	062001		1\$:	ADD	(RO)+,R1	; Update value
14	000010	022700	000002G		CMP	#LAST+2,R0	; Until there are no values to sum
15	000014	001374			BNE	1\$	; If there are still some so set them
16	000016	022701	000000G		CMP	#CSUM,R1	; Are the checksums equal ?
17	000022	001406			BEQ	2\$	; Yes, leave the test
18	000024	004767	000000G		CALL	PRINT	; No, report the
19	000030	000000G			.WORD	MESRO1	; failure
20	000032	005267	000000G		INC	ERROR	; Set the error flag
21	000036	000403			BR	3\$	; Leave the test
22	000040	004767	000000G	2\$:	CALL	PRINT	; Report the test passed
23	000044	000000G			.WORD	ROGOOD	
24	000046	000207		3\$:	RETURN		
25							
26					.DSABL	LSB	
27		000001			+ END		



1					.ENABL	LC,LSB		
2					GLOBL	PPA, PRINT, PGOOD		
3	000000				.PSECT	ROM		
4								
5	000000			PIOTST				
- 6				<b>;</b> +				
7					routine	checks the parallel port	ts on	the KXT11-AA this only
8						lity to address the port		
9				<b>;</b>				
10				-				
11	000000	012701	000003		NOV	#3,R1	; In	itialize loop counter
	000004	005000			CLR	RO	; In	itialize counting index
	000006		000000G	1\$;	TST	PPA(RO)	; At	tempt to address PIO port if the
14							; at	tempt fails a trap through the
15							; re	start will occur and report a run
16							) ti	me error
17	000012	005720			TST	(R0)+	; In	crement the index, this will not
18		000/20					; ti	me out since there is memory at
19							1 10	ocations 2-4
20	000014	077104			SOB	R1,1\$		the port
	000016		000000G		CALL	PRINT		dicate success
	000022	000000G	000000		WORD	PGOOD	/ 11	
23						10002		
	000024	000207			RETURN			
25	000024	000207			KE TOKK			
26					.DSABL	LSB		
27		000001			.END	200		
27		000001			+ E.R.D			

Figure C-10 Parallel I/O Diagnostic Task

#### C.4.3 Control Task Programs

The control task programs (see Figure C-11) complete the initialization of the system by clearing the receive buffer, enabling the interrupts, and lowering the microprocessor priority to accept interrupts. The operator is then informed that the system is running and waiting for interrupts. The TIMER receives a BEVNT input sixty times per second. The REC program is entered when an interrupt is received from the console. The program will then turn on the LED and load the 10 s counter. The BREAK program is entered when a BREAK is detected and performs the same task as REC. A TIMER program will decrement the 10 s counter, if it is enabled, every time BEVNT is received. When the 10 s counter is decremented to zero, the program will turn off the LED. If the LED is turned on and another BREAK or interrupt occurs, the 10 s counter is reset for 10 s. The program also allows any exception conditions.

1 2						SBTTL	CONTROL AND MONITORING	TASKS
3 4 5 6	000000					•ENABL •GLOBL •PSECT	TIME, LEDON, PCW, RCSRC, LE	EDOFF
7 8 9 10 11 12	000000							but from the console. When the input is bialized and the LED is turned on.
13 14 15		012767 012737 105737 000002	001130 000000G 000002G			MOV MOV TSTB RTI	\$<10.¥ 60.>,TIME \$LEDON,0≹PCW @\$RCSRC+2	<pre>\$ Set timer for ten seconds \$ Turn the LED on \$ Flush the receive buffer \$ Go back</pre>
	000022	х			; second		r and turn off the LED i	every clock tick will decrement the ten if the time is expired, otherwise it
25 26 27 28 29	000034	005767 001406 005367 001003 012737 000002	0000006 0000006 0000006	000000G	GOBACK:	TST BEQ DEC BNE MOV RTI	TIME GOBACK TIME Goback \$Ledoff,@\$PCW	i If the time is set update the ; counter otherwise ≤o back ; Yes, bump the counter and if it is ; The last tick then shut the LED off ; Otherwise ≤o back
	000046						t service routine will t a resular input on the	De entered if a break detected , this KXT11-AA console port.
38 39	000046 000054 000062	012767 012737 000002	001130 000000G		LAST::	MOV MOV RTI	<b>‡&lt;10. * 60.&gt;,TIME</b> <b>‡LEDON,@‡</b> PC₩	; Set the timer for ten seconds ; Turn the LED on ; Go back
42		000001				.END		

Figure C-11 Control Task


## C.4.4 Exception Programs

The system is now running and the exception programs are entered only when a power fail occurs or a bus time-out occurs. The print program is entered only to communicate with the operator.

A time-out will occur when an address does not respond or if a device does not respond to an interrupt acknowledge. When a time-out occurs, the SBC-11/21 will trap to location 4, the restart address. The start address is defined as location 0, and restart address is defined as location 4 by the factory configuration. The RSTRT program is entered via location 4; it informs the operator that a run-time error has occurred and waits for the operator to interrupt.

A power failure is detected when the system power is going down. This enables the power fail interrupt and causes a trap to location 24. The POWERF program (see Figure C-12) is entered via location 24, and the power fail flags are set in the RAM memory. The RAM memory includes the battery backup feature of the SBC-11/21 module. Program information contained in the general-purpose registers, the stack pointer, and other necessary data are stored in the nonvolatile RAM memory. The program then puts the bus into a known state with the RESET instruction and waits for the power loss to occur. When power is restored, the POWRUP routine is executed and data is recovered as the system restarts.

1 2 3 4 5	000000					•ENABL •GLOBL •MCALL •PSECT	LC Power1,Power2,Time,Save Push Rom	R6, FRINT, FMESS
6 7 8 9 10	000000					outine	is entered when a power ormation in non-volatile	fail is detected and saves the RAM
11	000000	012767	123456	0000006	,	MOV	#123456,POWER1	<pre>i Initialize the 32-bit power recovery</pre>
	000006	012767	135724	000000G		MOV	#135724,POWER2	; test pattern
	000014					PUSH	RO	Save the general purpose registers
	000016					PUSH	R1	; and any pertinent data in a non-
	000020					PUSH	R2	🕴 volatile RAM area
	000022					PUSH	R3	
	000024					PUSH	R4	(
	000026 000030					PUSH PUSH	R5 TIME	
	000030	010667	000000G			MOV	SP, SAVER6	; Save the stack pointer in the non-
21	000034	01000/	0000000			110 V	SFJSHVERB	<pre>volatile ram area</pre>
	000040	000005				RESET		<pre>Put the bus in a known state</pre>
	000042	000777				BR	•	; and wait for loss of power
24							•	
25 26	000044				RESTRT::	1		
27 28 29							ror occurs such as an in he restart takes place a	terrupt time-out or bus time-out nd comes here
32 33	000044 000050 000052	004767 000000G 000777	0000006			CALL .WORD BR	PRINT FMESS	; Indicate that a run-time error has ; occurred and wait for operator ; intervention
34 35 36		000001				•END		



# APPENDIX D MACRO-ODT ROM

Appendix D provides the user with the program listing of the Macro-ODT ROM firmware.

3		
3-	1	COPYRIGHT NOTICE
4-	1	KXT11-A2 EDIT HISTORY
5-	1	Equates
6-	1	General DLART Equates
8-	1	General PPI Equates
9-	1	Program-specific Equates
11-	1	MACRO DEFINITIONS
13-	1	RAM Definition
14-	3	TRAPS-Trap-handling routines
14-	4	TRAPS-LTC Trap-Killer
14-	5	TRAPS-BREAK handler
15-	1	RESTART-Introduction
19-	1	RESTART-Entry point
20-	1	RESTART-See if stack exists
20-	19	RESTART-Exit if in IN-ROM state
21-	1	RESTART-Cause determination
22-	1	RESTART-Exits
23-	1	POWERUP-Introduction
24-	1	POWERUP-Turn on LED
24-	22	POWERUP-Test console DLAKT
25-	1	POWERUP-Test and set up I/O-page RAM
26-	1	POWERUP-Turn off LED
26-	29	PUWERUP-Test for "low core"
27 <b>-</b>	1	POWERUP-Exit
27-	20	POWERUP-Subroutine to initialize vectors
28-	1	AUTOBAUD-Synchronize with Console
30-	1	macroODT-Introduction
32-	1	macroODT-Save status and print prompt
33-	1	macroODT-Get ODT command
35-	1	macroODT- Go and Proceed
36-	1	macroODT-Register and PS command
37-	1	macroODT-Examine and Deposit
39-	1	macroODT-Get and echo character
40-	1	macroODT-Type ASCII string
41-	1	macroODT-Get octal digits
42-	1	macroODT-OCTSTRtype binary in R0 as ASCII
43-	1	macroODT-Output messages
44-	1	DIAGNOSTICS-for SLU2 and PPI
45-	1	HARDWARE ENTRY POINT
46-	1	DIAGNOSTICS-Continued
47-	1	BOOTS-Description
48-	9	BUOTS-RX Controller Definitions
48-	56	BOOTS-TU58 Definitions and Protocol Equates
48- :	114	BOOTS-RT11 Definitions and Equates
49-	1	BOOTS-Program entry point
49-	42	> HALT AT PC=172234 INDICATES "Illegal device name"
49-	51	> HALT AT PC=172264 INDICATES "Illegal unit number"
49-	58	> HALT AT PC=172304 INDICATES "No low memory, can't boot"
49-	92	> HALT AT PC=172376 INDICATES "Unexpected timeout during boot"
50-	1	BOOTS-RX01/RX02 Bootstrap
51-	1	BOOTS-Distinguishing type of boot block
51-	23	> HALT AT PC=172454 INDICATES "No boot block on volume"
52-	1	BOOTS-TU58 Bootstrap
52 <b>-</b>	29	> HALT AT PC=172542 INDICATES "TU58 initialization error"
52-	37	> HALT AT PC=172562 INDICATES "TU58 block 0 read error"
53-	1	BOOTS-Stand-alone volume bootstrap
53 <b>-</b>	24	> HALT AT PC=172614 INDICATES "Directory read error"

KXT11-A2 1K FIRMWARE MACRO V04.00 5-UCT-81 22:56:27 TABLE OF CONTENTS

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 TABLE OF CONTENTS

53-	36	> HALT AT PC=172652 INDICATES "File not found"
54-	1	BOOTS-Load Stand-Alone Program File
54-	8	> HALT AT PC=172732 INDICATES "Stand-alone file read error"
54-	12	> HALT AT PC=172750 INDICATES "Illegal transfer address"
55-	1	173000G ENTRY POINT
56-	1	BOOTS-Continued
57-	1	BOOTS-RX01/RX02 Read routines
57-	36	> HALT AT PC=173070 INDICATES "Floppy drive not ready"
57-	114	> HALT AT PC=173262 INDICATES "Floppy read error"
60-	1	BOOTS-TU58 Read routines
61-	27	> HALT AT PC=173556 INDICATES "TU58 END packet missing"
61-	37	> HALT AT PC=173610 INDICATES "TU58 checksum error"
63-	1	END STATEMENT

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 2

1	.TITLE KXT11-A2 1K FIRMWARE
2	.IDENT /V1.00/
3	.ENABL LC
<b>4</b> 5	; Place identification number in last ROM location:
6 000000	ASECT
7 173776	.=173776
8 173776 000	•BYTE 0
9 173777 001	BYTL 1.

KXT11-A2 1K FIRMWARE Copyright notice	MACRO V04.00 5-0CT-81 22:56:27 PAGE 3
. 1	.SBTTL COPYRIGHT NOTICE
2	;
3	; CUPYRIGHT (C) 1980, 1981 BY
4	; DIGITAL EQUIPMENT CURPORATION, MAYNARD, MASS.
5	<b>1</b>
6	; THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
7	3 ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
8	; INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE, OR ANY OTHER
9	COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
10	; OTHER PERSON. NO TILLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
11	; TKANSFERRED.
12	
13	; THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NUTICE
14	; AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
15	CORPORATION.
16	
17	; DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
18	; SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
19	
20	: VERSION V1.00
21	
22	; EL 29-SEP-81

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 4 KXT11-A2 EDIT HISTORY

# SBTTL KXT11-A2 EDIT HISTORY

1 2 3

4

;EDIT HISTORY: ;

QUATES				
1				.SBTTL Equates
2				
3		; BIT EQUA	TES	
4				
5	000001	BITO =	1	
6	000002	BIT1 =	2	
7	000004	BIT2 =	4	
8	000010	BIT3 =	10	
9	000020	<b>BIT4</b> =	20	
10	000040	BIT5 =	40	
11	000100	BIT6 =	100	
12	000200	B1T7 =	200	
13	000400	ы118 =	400	
14	001000	BIT9 =	1000	
15	002000	BIT10 =	20 <b>0</b> 0	
16	004000	BI111 =	4000	
17	010000	BIT12 =	1000U	
18	020000	BIT13 =	20000	
19	0400ú0	BIT14 =	. 40000	
20	100000	<b>BIT15 =</b>	100000	
21				
22		; ASCII CH	HARACTER EQUAT	ES
23				
24	000012	LF =	12	
25	000015	CR =	15	
26	000040	SPACE =	40	
27				

KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 5 EQUATES

;Line feed ;Carriage return ;Space

	K FIRMWARE ART EQUATES	MACRO V04.00	5-0CT-81	22:56:27	PAGE 6			
1					.SBITL Gener	ral DLART E	quates	
2								
3			; DLARI	EQUATES				
- 5	177560		RCSR\$1	-	177560		• 61 11 1	Receive CSR
6	177562		RBUF\$1		177562			Receive buffer
7	177564		XCSR\$1		177564			Xmit CSR
8	177566		XBUFS1		177566			Xmit buffer
9	176540		RCSR\$2		176540			Receive CSR
10	176542		RBUF \$2		176542			Receive buffer
11	176544		XCSR\$2		176544			Xmit CSR
12	176546		XBUF\$2	2	176546		;SLU2	Xmit buffer
13								
14			; DLART	RECEIVE	CSR BITS			
15								1
16	004000		RC.ACT	2	BIT11			iver active (R/O). Set
17								le character is being
18								ceived.
19	000200		RC.DUN	=	BIT7			iver done (R/O). A
20 21								racter has been completely ceived and now resides
22								n RBUF.
23	000100	1	RC.IEN	=	BIT6			iver int. enable (R/w).
24	000100		NC . LEN	-	5110			n set, enables "keyboard"
25								terrupts, using vector
26								t 60.
27							, -	
28			; DLART	RECEIVE	BUFFER BITS	(R/O)		
29			• • • • • •					
30	100000		RB.ERR	I	BIT15		;Erro	r. Framing error or
31							; ove:	rrun has occurred.
32	040000		RB.OVR	=	BIT14			run error. Character was
33								eived before previous one
34								s read.
35	020000		RB.FRM	=	BIT13			ing error. No valid stop
36				_				was detected.
37	004000		RB.BRK	=	BIT11			k detect. Set when break
.38 39							; 1S (	detected, reset when next

	FIRMWARE MACR ART EQUATES	D V04.00 5-DCT-81	22:36	IZI PAGE I	
1 2		; DLAR	T TRAN	SMIT CSR BITS	
2 3 4 5 6	000200	XC.RDY	=	BIT7	;Transmitter ready (R/O). ; When set, indicates that the ; last character was completel ; sent and XBUF is ready for
7 8 9 10 11	000100	XC.IEN	=	BIT6	; a new one. ;Transmit int. enable (R/W). ;When set, enables "console ; printer" interrupts, using ; vector at 64.
12 13		: Prog	rammab	le baud rate bits	
14		,			
15	000010	PBRO	=	BIT3	
16	000020	PBR1	=	BIT4	
17	000040	PBR2	=	BIT5	
18					
19 20		; PBRU-	•2 set	baud rates as follows:	
21	000000	BD.003	=	0	;Baud rate = 300
22	000010	BD.003	=	PBRO	;Baud rate = 500 ;Baud rate = 600
23	000020	BD.012	-	PBR1	; Baud rate = $1200$
24	000030	BD.012 BD.024	=	PBR11PBR0	; Baud rate = $2400$
25	000040	BD.048	-	PBR2	;Baud rate = 4800
26	000050	BD.096	=	PBR21PBR0	;Baud rate = 9600
27	000060	BD.192		PBR21PBR1	;Baud rate = 19200
28	000070	BD.384	=	PBR21PBR11PBR0	;Baud rate = 38400
29	000070	DD.304	-	PDRZIPDRIIPDRU	;Baud Tale - 30400
30	000004	XC.MNT	-	<b>BIT2</b>	;Maintenance (R/W). When set,
31	000004	AC+MN1	-	D112	; creates an internal "loop-
32					; back" between the transmitte
33					; and receiver. Also dis-
34					; connects the external
35					; serial input.
36	000002	XC.PBE	2	BIT1	; Prog. baud rate enable. when
37					; set, the baud rate is deter-
38					; mined by bits 3-5 as
39					; tabulated above. WHEN
40					; CLEAR, BAUD RATE IS DETER
41					; MINED BY VOLTAGES APPLIE
42					; TO DLART IC PINS.
43	000001	XC.BRK	z	BIT0	;Transmit break (R/W). When
44				# *	; set, serial output is a
45					; continuous BREAK.

#### KXT11-A2 1K FIRNWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 8 General PPI Equates

1 2				.SBTTL General	L PPI Equates
2 3 4		; PROGR	AMMABI	LE PERIPHERAL INTER	RFACE (PPI) EQUATES
9 5	176206	PP.CWR	=	176206	;PPI Control Word Register
6	176200	PP.A	=	176200	PPI Port A Register
7	176202	PP.B	=	176202	PPI Port & Register
8	176204	PP.C	=	176204	;PPI Port C Register
9					
10		; PPI M	ODE-SI	ETTING BITS	
11					date and sounds all completendens of
12	,				does not permit all combinations of manual before using the PPI.
13 14		; the m		its. Consult the n	manual before using the PPI.
14	000200	PP.MOD	=	BIT7	;This MUST be or'd with other
16	000200	I F SHOD	-	5117	; bits to set mode.
17	000100	PP.MD2	=	BIT6	;Sets mode 2
18	000040	PP.MDA		BITS	;If bit 6 is low, determines
19	000040	11.004	-	5115	; mode of port A
20					; (hi=mode 1, lo=mode 0)
21	000020	PP.DRA	-	BIT4	;Direction of port A.
22	000020	11.000	-	0114	; H1=IN, 10=OUT.
23	000010	PP.CHI	z	BIT3	;Direction of port C upper half
24	000010		-	0110	; Hi=IN, lo=OUT.
25	000004	PP.MDB	=	BIT2	;Mode of port B.
26					; Hi=mode 1, lo=mode 0.
27	000002	PP.DRB	=	BIT1	;Direction of port B.
28					; HI=IN, lo=OUT.
29	000001	PP.CLO	=	BITU	;Direction of port C lower half
30					; HI=IN, lo=OUT.
31					
32		; PPI B	IT SE	T/RESET CONTROL BI	rs
33					
34		;			ting to the PPI CSR will set or reset
35		;			t C, depending on the mode and direction
36		;	of t	he port's bits, and	i on the combination of bits you write.
37					
38	000016	PP.BI7		BIT3!BIT2!BIT1	;Use ONE
39	000014	PP.BI6		BIT3!BIT2	; of these
40	000012	PP.BI5		BIT3!BIT1	;to select
41	000010	PP.BI4		BIT3	;which bit
42	000006	PP.BI3		BIT2!BIT1	;is desired
43	000004	PP.BI2		BIT2	;to be
44	000002	PP.BI1		BIT1	;SET or
45	000000	PP.810	-	0	;CLEARed
46 47	000001		-	BITO	SFT enerified bit
	000001	PP.BIS PP.BIC		0	;SET specified bit.
48	000000	PP.BIC	-	U	;CLEAR specified bit.

.

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 9 PROGRAM-SPECIFIC EQUATES

1 2			.SBTTL Program-specif	ic Equates
3		; EQUATES USED	TO TURN LED ON AND OFF	
5 6 7 8 9	000221	MODE =	PP.MOD!PP.DRA!PP.CLO	;Port A = Mode 0 IN ;Port B = Mode 0 OUT ;Port C upper nibble = OUT ;Port C lower nibble = IN
10 11	000017	LEDOFF =	PP.BIS!PP.BI7	;Set PC7
12		; EQUATES USED	TO SET UP DLARTS	
13 14 15 16 17	000032	BAUDR\$ ≃	BD.024!XC.PBE	;Initial console baud rate to ; be 2400, with prog. baud ; rates enabled.
18	000072	TUBAUD =	BD.384!XC.PBE	;TU58 Baud rate = 38,400
19 20 21		; MEMORY CONFI	GURATION EQUATES	
22 23 24	160010 167776	RAMBOT = Ramtop =	160010 167776	;Bottom address of RAM ;Top address of RAM
25 26		; SOFTWARE FLA	GS AND MASKS	
26 27 28 29	000300 000340	PRI6 = PRI7 =	300 340	;PS for priority of 6 ;PS for priority of 7
30 31		; USED BY ODT	MODULE	
32 33	000200	RFLAG =	BIT7	;Register flag bit- Indicates ; register is being examined
34	000020	T.BIT =	BIT4	; register is being examined ;Trace bit in PSW

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 10 PROGRAM-SPECIFIC EQUATES

1		; RESTART TYPE WORD BITS	
2			
3	100000	R.HALT = BIT15	;HALT or BREAK occurred
4	000200	R.NXM = BIT7	;Accessed non-existent memory
5	000001	R.STAK = BITO	;Double-bus error
6			
7		; BOUT CONTROL WORD BITS	
8			
9	100000	NO.LOW = BIT15	;No memory found at 000000-
10			; do not boot
11	000200	DEVBIT = BIT7	;1 = RX01/02 floppy
12			;0 = TU58 cassette
13	000001	DEVNUM = BITO	;Unit no. (0 or 1)
14			
15		; DIAGNOSTIC MESSAGES	
16			
17	000100	E.EXT = 100	;SLU2 loopback test failed
18	000010	E.INT = 10	SLU2 internal loopback failed
19	000001	E.PAK = 1	Parallel port loopback failed

KXT11-A2 1K FIRMWARE Macro definitions	MACRO V04.00 5-0CT-81 22:56:27 PAGE 11
1	.SBTTL MACRU DEFINITIONS
2	
3	;
4	; MACRO DEFINITIONS
5	;
6	
7	; +
8	;
9	; This macro will insert ABORTS into the code wh
10	; program, exit to ODT with the PC printed on the
11	; an entry in the table of contents which describ
12	
13	-
14	
15	-MACRO ABORT TEXT
16	HALT
17	.IRP PCS, \.
18	.SBTTL> HALT AT PC='PC\$ INDICATES "'TEXT"
19	.ENDR
20	BR .=2
21	.ENDM

;+ ; ; This macro will insert ABORTS into the code which will halt the ; program, exit to ODT with the PC printed on the console, and generate ; an entry in the table of contents which describes the error condition. ; ;- .MACRO ABORT TEXT
<pre>; program, exit to ODT with the PC printed on the console, and generate ; an entry in the table of contents which describes the error condition. ; ;-</pre>
.MACRO ABORT TEXT
HALT
.IRP PC\$, \.
.SBTTL> HALT AT PC='PC\$ INDICATES "'TEXT" .ENDR
BR2
.ENDM

KXT11-A2 1K FIRMWARE MACRO DEFINITIONS

#### MACRU V04.00 5-0CT-81 22:56:27 PAGE 12

1	;+					
2	; DELA	Y A, B, N				
3			A and B	are names of :	registers th	at are free (both will
4	•			through) and		
5						<b>, , , , , , , , , ,</b>
ě	: This	macro n	roduces	a dalav whose	duration (w	hen running in KXT11-AA
ž			9N secon		auracion (*	nen funning in Kkili-AA
				efficient to	uso the fel	lowing godet
°,	, when	N 4, 11	. is more	erricient to	use the for	Towing code:
-		<b>CI</b> 0	D -			0.44
10	i	CLR	Rn		;1W	2.44
11	;	SOB	Rn,.		71W	239861.76
12	;	(SOB	Rn,.		71W	239861.76]
13	;	[SOB	Rn,.		71W	239861.76]
14	j j					
15	; The I	nacro ge	nerates	code like the	following:	
16	;					
17	;	MOV	∦N,Ra		;2W	3.66
18	jn\$:	CLR	Rb		;1W	N*2.44
19	;	SOB	Rb,.		;1W	65536N*3.66
20	;	SCB	Ra,n\$		71W	N*3.66
21	;-					
22						
23		.MACRU	DELAY	A,B,N,?L		
24		MOV	#N,A			
25	L:	CLR	в			
26		SOB	В,.			
27		SOB	A,L			
28		.ENDM				
29						

#### KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 13 RAM DEFINITION

1				.SBTTL RAM Defin:	ition
2					
3		; SCRAT	CH RAM	AREA	
4					· · · · · · · · · · · · · · · · · · ·
5 6	167776	TRAP4	==	167776	;Enables trap-to-4 emulation
7	167774	ODTWHY	==	167774	; when non-zero
8	10///4	ODIWHI		16///4	;User-readable copy of R.TYPE. ; Restart cause. See R.TYPE
9					; table in RESTART routine.
10	167772	O.CNTL	==	167772	; CODT Control word. Set Bit 15
11	10///2	0.0011		10///2	; to disable T-Bit filter, set
12					; Bit 7 to disable Priority 7
13					; filter.
14	167770	B.CNTL	==	167770	;Boot control word.
15	167766	R.PC	= =	167766	;Where restart saves top of stack
16	167764	IN.USR	==	167764	;Enables user-caused restart
17					; and BREAK when non-zero
18	167762	R.TYPL	==	167762	;Restart cause. See table in
19					; RESTART routine.
20	167760	USERSP	==	167760	;Used by ODT to store the user's
21					; stack pointer.
22	167756	RPUINT	==	167756	;Used by ODT to point to the image
23					; of user's RO in its stack.
24	167754	SAVPS	==	167754	;Store halted PS here for ODT
25	167752	SAVPC	==	167752	;Store halted PC here for ODT
26	167750	ODTFLG	= 2	167750	;Used by ODT for internal flags.
27	167746	ODTLOC	==	167746	;Used by ODT to point to location
28					; currently open.
29	167744	ODTSTK	32	167744	;Bottom of ODT's stack
30	167644	SSTACK	==	ODTSTK-100	;Bottom of default user stack

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 14 RAM DEFINITION

1		170000				.=17000	0			
2										
3							.SBTTL TRAPS-T			
4							.SBTTL TRAPS-L			
5							.SBTTL TRAPS-B	REAK handl	er	
6										
7							,,,,,,,,,,,,,,,,,,,			
8 9						,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	,,,,,,,,,,,,,,,,,,,,	;;;;;
9					,,,,					1111
10					;;;;;		BREAK-HANDLI	NG ROUTINE		1111
11					;;;;	AND	LINE TIME CLOCK	INTERRUPT	KILLER	;;;;
12					1111					1111
13							,,,,,,,,,,,,,,,,,,,			
14							,,,,,,,,,,,,,,,,,,,,,			
15									••••••	
	170000				\$\$\$BRK:	:				
	170000	005767	177760			TST	IN.USR		;Are we in user	mode?
	170004	001001	111100			BNE	BRKNOO		:YES-GO to ODT	mede.
19	1/0004	001001					DIRIGO		,125 30 20 201	
	170006				SSSLTC:	•				
	170006	000002			9990IC.	RTI			;NO-Go back to	
	1/0006	000002				RII			; BREAKS are ig	
22										
23									; RESTART, POW	
24									,	. The BOOTS
25									; can be int	errupted, though.
	170010				BRKNDO:	-				
27	170010	012667	177736			MOV	(SP)+,SAVPC		;Save context	
28	170014	012667	177734			MOV	(SP)+,SAVPS		;for ODT.	
29	170020	012767	100000	177734		MOV	#R.HALT,R.TYPE	r	;Causes PC to b	e printed
30									; upon entry to	
	170026	005067	177732			CLR	IN.USR		;Get out of use	
	170032	000167	000544			JMP	ODT			
34										

MACRO V04.00 5-0CT-81 22:56:27 PAGE 15 KXT11-A2 1K FIRMWARE RESTART-INTRODUCTION

, , , , , , , , , , , , , , , , , , , ,
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
7777
;;;; RESTART MODULE ;;;;
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
3+
;The purpose of the RESTART routine is to restore the FALCON to a
;known state following those exceptions which cause a RESTART hard
;action. This action consists of stacking the current PSW and pro
;counter, then setting the PSW to 340 and jumping to the hardwired
RESTART location. This location is at the address START+4 where
START is jumper selectable as 000000, 010000, 020000, 040000, 100
;140000, 172000 or 173000 (all in octal). This program is designed
; for a START location of 172000, thus RESTARTs jump to 172004.
1
·

.SBTTL RESTART-Introduction

dware ogram d 0000, ned

;There are several different ways in which RESTART performs its ;function, depending on the value of IN.USR, TRAP4, the contents ; of the location the SP points to, and one bit (R.STAK) in R.TYPE. :

R.TYPE, the restart type word, is RESTART's output to ODT.

; ;-;+

;

;-

The goal is to maximize PDP-11 software compatibility and to provide ;useful debugging information to the program developer.

D-17

25

KXT11-A2 1K FIRMWARE RESTART-INTRODUCTION

1

2

3

4

5

67

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24 25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51 52

53

54

55

56

57

; --------| R.STRT | Enter via hardware mechanism, : -----with (PS)=340 1 | Is the stack | | flag set? | I N ΥI : ---------: 1 1 -Set R.NXM - 1 i. . . : | Set IN-ROM mode | 1 Go to ODT -----1 ; ; 1 Set stack pit 1 Read top of stack I<==Could time out and cause the</pre> : 1 Check if too close to "hole" <----exit to ODT shown above ; Clear stack bit ; 1 1 .................. . i ; -----| Did restart occur | | in user mode? | N YI ----..... ; 1 Ł ; -----1 : ; | Is top of |<----- A BREAK does this when ; | stack 000000? | | there's no memory in JIN YI the vector area. i. ; -----1 1 ; ; -........... | Pop stack |<-+--- Only a BREAK while in ODT can 2 1 | frame and | | get us here, so the RTI takes ; 1 l return 1 1 us back to ODT. -----1 -----------------| Set carry | | Leave user mode | : | in pushed PS | . | and return | 1 ----------I Is top of I I stack 000000? | ; A BREAK does this--->| Y NI ; when there's no ----. . . . . . ; memory in the 1 ; vector area ------1 | Pop stack |<---+This entry point is in frame and go | | the TRAPS module. It is where a BREAK in user mode I to BREAK'S I 1 I SAVE CONTEXT | goes when there IS memory 1 | entry point | 1 in the vector area. -----: :

# KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 17 RESTART-INTRODUCTION

1 2	;
2 3 4	;   Pop stack frame   ;   if 172004 on top.
5	;   Get pushed PC.
6 7	; I Set up ODT's PC   ;   and PS locations.
8	; failers for a construction of the constructi
9	· · · · · · · · · · · · · · · · · · ·
10 11	
11	; COULD>  Test word prior   ; TIME>  to where pushed
13	; OUT>  PC points
14	;
15 16	
17	;   Was the word
18	i a HALT I
19 20	;   or did PC>NXM?
20	7 I Y N I
22	
23	;
24 25	;   Set HALT flag
25	; Goto ODT
27	
28	;
29 30	;   Is trap-to-4   ;   emulation
31	i enabled?
32	7 IN YI
33 34	
35	
36	;   Set NXM flag
37 38	;   Go to ODT
39	
40	;
41	; Set user mode
42 43	;   Push @#6, @#4   ;   onto stack
44	i and RTI
45	;

KXT11-A2 1K FIRMWARE Restart-introduction

#### MACRO V04.00 5-0CT-81 22:56:27 PAGE 18

;+

;

;

; ;Exception-type word (R.TYPE) is passed to ODT and is RESTARTs "best guess" ;as to why a restart happened:

Note: A user-readable copy of this word is at ODTWHY.

EXIT	BIT	NAME I	CAUSE
ODT	15	R.HALT	HALT instruction in user code-RESTART PUPS STA
		1 1	Note-BREAK also sets this bit (see the TRAPS
			module). ODT uses this bit for PDP-11 UDT
		1 1	compatibility.
	i i	ı 1	
ODT	14	) I	Reserved
0ĸ	13	1 1	Reserved
TRAP	12	1 1	Reserved
TO	11		Reserved
FOUR	10	1 1	Reserved
	9	1 1	Reserved
	8	l i	Reserved
	17	R.NXM I	Timeout during user access of non-existant
			memory
	6		Reserved
	5	1 1	Reserved
	4	1 1	Reserved
	3	1 1	Reserved
	2	F. 1	Reserved
	1		Reserved
ODT	0	R.STAK	Indicates that a timeout was caused by RESTART
		1 1	itself accessing non-existant memory. This
		1 1	occurs in conjunction with testing for
	1	1 1	validity of the stack pointer.
			In PDP-11 parlance, this is a
		l: 1	"double-bus error"

KXT11-A2 1K FIRMWARE Restart-entry point MACRO V04.00 5-0CT-81 22:56:27 PAGE 19

1 2	.SBTTL RESTART-Entry poi	nt
2 3 4 5	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
6	;;;; RESTART ENTRY POINT	;;;;
7		
	1111	;;;;
8	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
9	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,
10		
11 170036	R.STRT::	
12		
13		,,,,,,,,,,,,,,,,,,,,,,,,,
14	***************************************	,,,,,,,,,,,,,,,,,,,,,,,,,
15	;;;;	1111
16	;;;; IF THE RESTART ROUTINE CAUSED TH	
17	GU TU UDT AND PRINT "?"	
18	1111	7777
19	;;;; THIS EXCEPTION CAN BE CAUSED BY	
20	;;;; STACK MANIPULATIONS	;;;;
21		
22	,,,,	;;;;
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
23	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,
24		
25	; R.TYPE will have been cleared prior to	
26	; any ODT command. So, if the stack bit	
27	; itself could have caused the trap. Si	
28	; valid in in-ROM mode, bad stack means	we are in in-USER mode.
29		
30	;State: X=don't care, U=user, R=in-ROM	
31	•	1
32 170036 005767 177720	TST R.TYPE	XIDid the stack test fail?
33 170042 001406		;XINO- go to next test
34 170044 052767 000200 177710		;UIYES- set R.NXM
35		;UI this forces "?" from ODT
36 170052 005067 177706		Rienter in-RUM mode
37 170056 000476	BR 85	
5/ 1/0000 0004/0	60 NG	;Rigo to ODT

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 20 RESTART-SEE 1F STACK EXISTS

1							.SBTTL RESTART-	See if s	stack exists	
23							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
4							· · · · · · · · · · · · · · · · · · ·			
5					;;;;					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
6					;;;;		STACK VALIDI	TY TEST		;;;;
7					;;;;					;;;;
8							* * * * * * * * * * * * * * * * * * * *			
, ě										
10										
	170060	052767	000001	177674	15:	BIS	<b>#R.STAK, R.TYPE</b>			ut, we want RESTART `were diddling SP
13	170066	005716				TST	(SP)		;Xisee if stac	k is valid
		000240				NOP			;X((in case ti	mes out)
15	170072	005766	000004			TST	4(SP)		;Xisee if too	close to top of
16	170076	000240				NOP			;X  valid memo	ry
	170100	005067	177656			CLR	R.TYPE		;XIstack is OK	
18 19							.SBTTL RESTART-E	xit if i	In IN-ROM state	
20										
21							***************			
22						,,,,,,,,,	********	,,,,,,,,,	*****	
23					;;;;					7777
24					;;;;;	RETUR	WITH CARRY SET I	F IN "IN	-ROM" MODE	7777
25					.;;;;				_	;;;;
26						OR, GO BI	CK TO ODT IF A BR	EAK WITH	I NO LOW MEMORY	
27					;;;;					;;;;
28							* * * * * * * * * * * * * * * * * * * *			
29					,,,,,,	;;;;;;;;;;	,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,	* ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	,,,,,,
30	170104	005767	177654			TST	IN.USR		;XIAre we in u	com modo?
		001007	177034			BNE	3\$		;UIYES-go to n	
	170112	001007				TST	(SP)		;RINO-see if B	
34		003/10				101	(Br)		;R  us here	REAK DIOUGHL
		001002				BNE	25		;R NO-Just a R	C C T X D T
	170114	022626				CMP	(SP)+,(SP)+			like a BREAK that
	170120	000002				RTI	(DEJT/(DEJT		;Ri happened w	
38		000002				K11			Avi nabbened w	ICH NAM
39	170122	005266	000002		2\$:	INC	2(SP)		;R Set carry i	
40									;RI UNLESS ALR	
41 42	170126	000002				RTI			<pre>;R and return ;R  caused tim</pre>	to ROM code that eout

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 21 Restart-cause determination

1 2							.SBTTL RESTART-Ca	ase determination			
3					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
4											
5					;;;;;			;;;;			
6					;;;;	D	ETERMINE HOW USER CA				
7					;;;;		Elekalite now ober ca	;;;;;			
								****			
9								* * * * * * * * * * * * * * * * * * * *			
10											
	170130	005067	177630		3\$:	CLR	IN.USR	;U We were in user mode,			
12						0.5.0		;R  but no longer.			
	170134	005716				TST	(SP)	RISEE IF BREAK brought			
14	1/0134	000710				10.	(8))	;R] us here without low "core".			
	170136	001003				BNE	45	;RINO-JUST A RESTART			
		022626				CMP	(SP)+,(SP)+	;RIYES-Behave like a BREAK that			
		000167	177642			JMP	BRKNOO	;R; nappened while in user prog.			
18		000107	177042			U. I.	DARNEO	, appened while in user prog.			
19											
20					;						
21					;	If the	CPH attempts to fet	ch an instruction from non-existent			
22					1			st from executing a HALT, the second			
23					;			ir, the result being that second			
24								dress and 340 on the stack.			
25					;			is and gets popped here.			
26					,	1015 10	niormation is usele.	and gets popped nere.			
	170146	021627	172004		45:	CMP	(SP),#RESTAR	;X Get rid of double stacking			
		001001	112004		14.	BNE	5s	XICAUSED by EXECUTION of NXM			
		022626				CMP	(SP)+,(SP)+	XI			
30		012020				0.11		/*1			
31					;	Note:	Because the contents	; of the stack is assumed to remain			
32					;			Irst instruction below, it is imperative			
33					;			ed during the next three instrutions.			
34					•	chief 1		a during the next three instructions.			
	170156	012667	177604		5\$:	MOV	(SP)+,R.PC	;RIGet pushed PC			
		011667				MOV	(SP), SAVPS	RIUDT would like			
		014667				MOV	-(SP),SAVPC	;Rito see these			
38							()))))))))				
	170172	162767	000002	177566		SUB	#2,R.PC	;RISet pointer to last word fetched			
40			•••••			200		;RI before restart occurred			
	170200	005777	177562			TST	@R.PC	Rils contents of pushed PC - 2			
42	1.0100							;k] a zero (eg a HALT)?			
	170204	000240				NOP		RIMake sure next instruction			
44	_ / • •							RI won't execute if we time out			
	170206	001005				BNE	6 <b>S</b>	;RINO- it was an NXM			
			100000	177544		BIS	#R.HALT,R.TYPE	;RIYES- Flag a HALT,			
		022626		27,014		CMP	(SP)+,(SP)+	Ripop the non-PDP-11 stack frame			
		000415				BR	85	Rland yo to ODT.			
49		000410				51		Friding do co obre			

.

KXT11-A2 1K FIRMWARE MACRO V04.00 5-UCT-81 22:56:27 PAGE 22 RESTART-EXITS

#### .SBTTL RESTART-Exits

						.SBTTL RESTART-EX	its
				;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,	, , , , , , , , , , , , , , , , , , , ,
				11111	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
				1111			;;;;
				;;;;		EXIT APPROPR	IATELY ;;;;
				;;;;			;;;;
				;;;;;	;;;;;;;;;;;	,,,,,,,,,,,,,,,,,,,,,,,	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
				;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
170222	005767	177550		6\$:	TST	TRAP4	<pre>;R Trap-to-4 emulation enabled?</pre>
170226	001407				BEQ	7\$	;RINO-go to ODT
170230	005167	177530			COM	IN.USR	;U YES-Set user mode
170234	013746	000006			MOV	@#6,-(SP)	;U Emulate a
170240	013746	000004			MOV	@# <b>4,-</b> (SP)	;Uitrap to
170244	000002				RTI		;Ulfour
170246	052767	000200	177506	7\$:	BIS	#R.NXM, R.TYPE	;R flag NXM error
170254	000167	000322		8\$:	JMP	ODT	RIGO TO ODT
	170226 170230 170234 170240 170244 170244	170226         001407           170230         005167           170234         013746           170240         013746           170244         000002           170246         052767	170226         001407           170230         005167         177530           170234         013746         000006           170240         013746         000004           170244         000002         170244           170245         052767         000200	170226       001407         170230       005167       177530         170234       013746       000006         170240       013746       000004         170244       000002       177506	;;;;;;           ;;;;;           ;;;;           ;;;;           ;;;;           ;;;;           ;;;;;           ;;;;;           ;;;;;;;           170222           005767         177550           170226         001407           170230         005167           170234         013746           000006         170240           170244         000002           170246         052767         000200           177506         7\$:	iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	170222       005767       177550       68:       TST       TRAP4         170226       001407       BEQ       78         170234       013746       000006       MOV       @#6,-(SP)         170240       013746       000004       RTI         170246       052767       00200       177506       7\$:       BIS       #R.NXM, R.TYPE

KXT11-A2 1K FIRMWARE Powerup-Introduction MACRO V04.00 5-0CT-81 22:56:27 PAGE 23

1	.SBTTL POWERUP-Introduction
2	
3	, , , , , , , , , , , , , , , , , , , ,
4	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5	,,,,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
6	IIII POWER-UP MODULE IIII
7	1111 1111
8	
9	
10	
11	; This module contains a series of routines which perform
12	; tests on the on-board RAM and the console DLART. These
13	; tests are preceded by the lighting of the LED on the
14	; KITI-A board, and followed by its extinguishing. Should
15	; the LED fail to either light or go out, there may be a
16	; defect in the board or its configuration.
17	
18	; Following these tests, the on-board RAM is written with the
19	; default values of certain control words, and, if there is
20	; memory in the vector region (i.e., near 000000), the BREAK
21	; and clock vectors are set up. If not, a bit is set in the
22	; boot control word to disable the bootstraps.
22	; boot control word to disable the bootstraps.

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 24 POWERUP-TURN ON LED

1						.SBTTL POWERUP-Turi	n on LED
2 3 4					,,,,,,,,,,,,,,,,,,,		
5					;;;;		1111
6					;;;;	TURN ON LEI	
7					;;;;		;;;;
8							* * * * * * * * * * * * * * * * * * * *
9						,,,,,,,,,,,,,,,,,,,,,,,	* * * * * * * * * * * * * * * * * * * *
10							
11							
	170260				PWR\$UP::		
	170260	012706	167644		MOV	#\$\$TACK,SP	;Initialize stack pointer
14							
15							itomatically clears all the internal
16							ng Port C Bit 7 turns on the LED, all
17							nich is port A and lo half of C as
18					; input, ports	B and hi half of C a	as output.
19							
20	170264	012737	000221	176206	MOV	#MODE,@#PP.CWR	;Set proper PPI mode
21							
22						.SBITL POWERUP-Tes	t console DLART
23							
24					,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
25					,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
26					;;;;		7777
27					;;;;	CHECK THE CONSULE	DLART ;;;;
28					;;;;		;;;;
29					,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
30					,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, , , , , , , , , , , , , , , , , , , ,
31							
32	170272	005037	177564		CLR	@#XCSK\$1	;Disable XMIT interrupts,
33							; BRK XMIT, maint. mode
34							<pre>; Set baud rate to default</pre>
35	170276	U05737	177562		TST	@#RBUF\$1	;Take out the trash.
	170302		000300	177560	BIT	# <rc.ien!rc.dun>,@</rc.ien!rc.dun>	RCSR\$1
37							Should be clear.
	170310	001377			BNE	•	; if not, drop dead.
	170312		177564	000200	CMP	W#XCSR\$1,#XC.RDY	Should be set
	170320				BNE		; If not, rest in peace.
						-	, peacer

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 25 POWERUP-TEST AND SET UP I/O-PAGE RAM

.

1		.SBTTL POWERUP-Test and	i set up I/O-page RAM
2			
3	,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	* * * * * * * * * * * * * * * * * * * *
4	,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	* * * * * * * * * * * * * * * * * * * *
5	;;;;		;;;;
6	,,,,	1/O PAGE RAM TEST	;;;;
7	;;;;	AND INITIALIZATION	N 7777
8	;;;;		;;;;
9	,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	* * * * * * * * * * * * * * * * * * * *
10	,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	* * * * * * * * * * * * * * * * * * * *
11			
12	; Write the la	ocation's address into the	e location and read it back.
13	; Do this for	all I/O page RAM location	n <b>s.</b>
14	; If it fails	, enter tight loop.	
15			
16		ess, clear all of this RAM	
17	; value of mo	st of the control and flag	) words is zero.
18			
19 170322 012700 160010	MOV	#RAMBOT,RO	;Lowest address of RAM
20 170326 010010	1s: MOV	R0,(R0)	;Write the address
21 170330 020010	CMP	R0,(R0)	;Read it back
22 170332 001377	25: BNE	2\$	;Tight failure loop
23 170334 005020	CLR	(R0)+	;Clear and go on to next location
24 170336 020027 170000	CMP	R0,#RAMTOP+2	;Until no more to test.
25 170342 103771	BLO	1\$	

	1 2						.SBTTL POWERUP-fur	n off LED
	3 4 5				;;;;;;; ;;;;	,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,	· · · · · · · · · · · · · · · · · · ·
	6					DELAY SO	THAT LED IS ON A VI	
	7 8				;;;;; ;::::::			;;;;
	9							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
-	10							
-	11 170344				<b></b>	CLR	RO	
	12 170346				3\$:	SOB	R0,3\$	This leaves a 0 in RO, which
	13 170350				4\$: 5\$:	SOB SOB	R0,45 R0,55	; is essential for testing for . ; the presence of memory at
	14 170352				55: 65:	SOB	R0,55 R0,65	; the presence of memory at ; zero below.
	15 170354 16	077001			05:	306	KU,0\$	; Zero berow.
1	17				; Unde	r no cir	cumstances can R0 be	altered until "low core" test below.
-	19				,,,,,,	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,	*****
	20							*****
2	21				;;;;			;;;;
1	22				;;;;		TURN OFF L	ED ;;;;
2	23				;;;;			;;;;
2	24				;;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	25				;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
2	26 27 170356	012737	000017	176206		мом	#LEDOFF,@#PP.CwR	
2	28 29						.SBTTL POWERUP-Tes	t for "low core"
	30							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
-								· · · · · · · · · · · · · · · · · · ·
	12						******************	
-	32					;;;;;;;;;	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
1	33				;;;;	;;;;;;;;;;		;;;;
	33				;;;; ;;;;	,,,,,,,,,,	TEST FOR MEMORY A	T 000000 ;;;;
	33				;;;; ;;;; ;;;;		TEST FOR MEMORY A	;;;;
	33 34 35 36 37				;;;;; ;;;;; ;;;;; ;;;;;;;	,,,,,,,,,	TEST FOR MEMORY A	7777 7000000 7777 7777
	33 34 35 36 37 38				;;;; ;;;; ;;;; ;;;;;;;;;;;;;;;;;;;;;;;	,,,,,,,,,, ,,,,,,,,,,	TEST FOR MEMORY A	T 000000 ;;;;; ;;;;;;;;;;;;;;;;;;;;;;;;;
	33 34 35 36 37 38 39 40				;;;; ;;;; ;;;;; ;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;; ;;;;;;; memory	TEST FOR MEMORY A	;;;; T 0000u0 ;;;; ;;;; ;;;;;
	33 34 35 36 37 38 39 40 41	005710			;;;; ;;;; ;;;;; ;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;; ;;;;;;; memory	TEST FOR MEMORY A	;;;; T 000000 ;;;;; ;;;;;;;;;;;;;;;;;;;;
	33 34 35 36 37 38 39 40 41 42 170364				;;;; ;;;; ;;;;; ;;;;;;;;;;;;;;;;;;;;;;	//////////////////////////////////////	TEST FOR MEMORY A	;;;; T 000000 ;;;;; ;;;;;;;;;;;;;;;;;;;;
	33 34 35 36 37 38 39 40 41				;;;; ;;;; ;;;;; ;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;; ;;;;;;; memory BAUD rat TST	TEST FOR MEMORY A	T 000000 ;;;; ;;;; ;;;;;;;;;;;;;;;;;;;
	33 34 35 36 37 38 39 40 40 41 42 170364 43 170366	000240			;;;; ;;;; ;;;;; ;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;; ;;;;;;; memory BAUD rat TST	TEST FOR MEMORY A	T 000000 ;;;; ;;;;;;;;;;;;;;;;;;;;;;;;;
	33 34 35 36 37 38 39 40 41 42 170364 43 170366 44	000240 103403	000042		;;;; ;;;; ;;;;; ;;;;;;;;;;;;;;;;;;;;;;	;;;;;;; ;;;;;;; memory BAUD rat TST NOP	TEST FOR MEMORY A	T 000000 ;;;; ;;;;;;;;;;;;;;;;;;;;;;;;;
	33 34 35 36 37 38 39 40 41 42 170364 43 170366 44 45 170370 46 170372 47 170376	000240 103403 004767	000042		;;;; ;;;; ;;;;; ;;;;;;;;;;;;;;;;;;;;;;	nemory BAUD rat TST NOP BCS	TEST FOR MEMORY A TEST FOR A TEST F	T 000000 ;;;; ;;;;;;;;;;;;;;;;;;;;;;;;;
	33 34 35 36 37 38 39 40 41 42 170364 43 170366 44 45 170370 45 170372	000240 103403 004767 000403		177362	;;;; ;;;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;	memory BAUD rat TST NOP BCS CALL	TEST FOR MEMORY A TEST FOR A TEST F	<pre>;;;; T 000000 ;;;; ;;;; ;;;;;;;;;;;;;;;;</pre>

KXT11-A2 1K FIRMWARE Powerup-exit	MACRO V04.00 5-0CT-81	22:56:27 PAGE 27	
1		.SBTIL POWERUP-Exit	
2 3			
4			
5	;;;;		1111
6	1111	EXIT FROM POWER-UP SE	QUENCE ;;;;
7	;;;;		;;;;
8	,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
9	;;;;;;	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10			
11 170406 012767		MOV #PRI6,SAVPS	; If P is typed in reponse to
12 170414 012767	170424 177330	MOV #FAKOUT,SAVPC	; DDT prompt before loading R7,
13 170422 000423		BR AUTOBA	; will force yet more ODT.
14 15 170424	FAKOUT:		
16 170424 005067		CLR IN.USK	; BUT IN THE RIGHT MODE!
17 170430 012706		MOV #\$\$TACK,SP	; And without running out of
18 170434 000167		JMP ODT	; stack, either.
19			,,
20		.SBTTL POWERUP-Subrou	tine to initialize vectors
21			
22	,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
23		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
24	;;;;		;;;;;
25	;;;;	INITIALIZE VECTOR	
26	;;;;		1111
27 28		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
28	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
30	. Note:	This subroutine is also used	by the bootstrap module to
31		re the vector area in the even	
32		ead into low memory.	e chat an invalid boot block
33	,		
34 170440	VECSET:	:	
35 170440 012737	170000 000140	MOV #\$\$\$BRK,@#140	;Set up the BREAK-detect
36 170446 012737		MOV #PR17,0#142	; vector.
37 170454 012737		MOV #\$\$\$LTC,@#100	;Set up the line time clock
38 170462 012737	000340 000102	MUV #PRI7,0#102	; vector.
39 170470 000207		RETURN	

٠

#### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 28 Autobaud-Synchronize with console

÷

1	.SBTTL	AUTOBAUD-Synchronize w	ith Console
2		-	
3		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
4		, , , , , , , , , , , , , , , , , , , ,	
5	1111		;;;;
6	;;;;	AUTOBAUD MODULE	;;;;
7		AUIOBAUD MODULE	
•	****		;;;;
8		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
9		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10			
11	; Description:		
12	;		
13			automatically synchronize its
14	; console	DLART to the baud rate	of the console terminal.
15	; On powe:	r-up, the user must typ	e a carriage return character.
16	; Upon sy	nchronization, AUTOBAUD	) will proceed to ODT where an '@'
17	; charact	er will be displayed or	the console.
18	;	·····	
19	autobau	à will loop indefinitel	y until synchronization is successful.
20	1		
21	: The alg	orithm requires that th	ne console terminal generates a
22			t in the carriage return. This
23			capable of sending eight-bit-
24		ty or seven-bit-odd-par	
24 25	i no-pari	cy of seven-bit-odd-par	ity characters.
	i Davida cara a		
26	; Environment:		
27	;		· · · · · · · · · · · · · · · · · · ·
28			or the algorithm to execute correctly
29			cal and delays due to long
30			RT overruns, which this routine
31	; ignores	but cannot tolerate.	
32	;		
33			
34			
35	; VT103/FALCON	configurations leave ga	rbage in the DLART long after the
36	; powerup seque	nce has begun. We must	delay a bit pefore clearing garbage
37			age would arrive after the clear
38			he "garbage" is an X-ON ( <cirl-g>)</cirl-g>
39			its power-up diagnostics have
40	; completed suc		to power ap aragnopered nave
40	; compieted suc	ccpprurty.	
	•		
42			
43 170472	AUTOBA::		10-1 0400 have
44 170472 012737 000032 177564	MOV	#BAUDRS,@#XCSR\$1	;Set 2400 baud
45 170500 005000	CLR	RO	;Delay
46 170502 077001	SCB	RO,.	; .5
47 170504 077001	SOB	R0,.	; seconds

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 29 Autobaud-Synchronize with console

1 2				; AUTOB	AUD prop	er:		
	170506	105737	177562	10\$:	TSTB	@#RBUF\$1	;	discard any garbage
5		105737	177560	20\$:	TSTB		;	wait for input
		100375			BPL	20\$		
	170520		177562		MOVB			R0 = input character
	170524		170550		MOV	#INBYTE, R1	;	R1 -> scrampled char table
	170530			30\$:	CMPB	RO, (R1)+	;	in the table?
	170532				BEQ	HVBAUD	;	yes
11	170534	020127	170556		CWF	R1, #1NBYTS	;	end of table reached?
12	170540	001373			BNE	30\$	;	not yet
13	170542	005000			CLR	RO	;	uh oh, wait for DLART to clear out
14	170544	077001		405:	SOB	RO, 40\$		wait for a while
15	170546	000757			ВR			and try for another character
16								
17				; Taple	of what	you would see if an octa	1	15 were sent at the following
18				; baud ;		•••••••••••••••••••••••••••••••••••••••	-	
19				,				
	170550			INBYTE:				
	170550	200		1	BYTE	200		300
	170551	170			BYTE	170		600
	170552	346			BYTE	346		1200
	170553	015				15		2400
	170554	362			.BYTE	362		4800
	170555	377				377		
	170555	377		THEVE	BYTE	311	i	9600, 19200, 38400
28	1/0556			INBYTS:				
29								10.20
30				; we have	veamato	ch. Set baud rate into D	111	ARI.
	170556		170551	HVBAUD:				
	170556		170551		SUB		;	turn pointer into bit mask
	170562				ASL	R1		
	170564				ASL	R1		
	170566				INC	R1		turn on XC.PBE
	170570				ASL	R1		set the baud rate
	170572		177564		MOV		;	into CSR
	170576				CLR	RÖ	;	delay .24 seconds for rest
39	170600	077001			SOB	R0,.	;	of char. at slo baud rates
40								
41				; Fall :	into ODT.	•		

KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 30 MACROODT-INTRODUCTION

1 2 З

4

5

6

1

8

9

10 11

12

13 14

15

16

17

18

19

20

21

22

23

24

25

26 27

28

29

30 31

#### .SBTTL macroODT-Introduction

;;;; ;;;; MACTOODT ;;;; 1111 1111 ;;;; ; macroODT is the user interface to the functions contained ; in the KXT11-A2 firmware product. It interprets commands ; entered via the console terminal keyboard (see tables pelow) ; to permit the user to load a program into memory, execute ; it and debug it. COMMAND : 1- Slash (/) : a-OPEN MEMORY LOCATION **D-OPEN GENERAL REGISTER** C-OPEN STATUS REGISTER 2- Carriage return (<CR>) . a-CHANGE AND CLOSE MEMORY LOCATION OR REGISTER : D-CLOSE WITHOUT CHANGE 3- Line feed (<LF>) a- CHANGE AND CLOSE MEMORY LOCATION AND OPEN NEXT **b- CLOSE MEMORY LOCATION WITHOUT CHANGING AND OPEN NEXT** 4- GO (G) 5- Proceed (P) 6- Execute I/D diagnostics (X)

; 7- Execute bootstraps (D)

D-32

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 31 MACROODT-INTRODUCTION

		DS LISTED ABOVE, SHO	
;DUI		THE TYPING OF THE CO	
;		octal integer typed	
;		st 6 digits significa	ant
;		single octal digit	
;		e digits 0 or 1	
;	all (	other characters are	literals
;			
;	BEFURE	DURING	AFTER
;			
;1a	6	@n∕	@n/xxxxxx
;1b	6	êRx∕	@Rx/xxxxxx
;1c	6	#RS/	ers/xxxxxx
:2a		en/xxxxxx n <cr></cr>	6
		@Rx/xxxxxx n <cr></cr>	6
		@Rx/xxxxxx n <cr></cr>	6
		XXXXXX/XXXXXX n <cr></cr>	•
		@n/xxxxxx <cr></cr>	è
:2b	GRX/XXXXXX	BRX/XXXXXX (CR)	ία.
:26	BRS/YYYYYY	@RX/XXXXXX <cr> @RS/XXXXXX <cr></cr></cr>	ē
		XXXXXX/XXXXXX <cr></cr>	
		@n/xxxxxx n <lf></lf>	
		XXXXXX/XXXXXX n <lf></lf>	
		@n/xxxxxx <lf></lf>	
		XXXXXX/XXXXXX <lf></lf>	
;4			******
;5		aP	
;5	6	• •	
	6	θX	****
;	•	0.0.0	e
;7		0DDu	
;7	•	eDXu	
;7	6	@DYu	
;7	•	@DD <cr></cr>	
;7	•	@DX <cr></cr>	
;7	e	@DY <cr></cr>	

,

D-33

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 32 MACRODDT-SAVE STATUS AND PRINT PROMPT

1						.SBTTL	macroODT-Save st	tatus and	print prompt
2 3 4 5					;;;;;;;				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
6					;;;; ;;;;	SAVE	CONIEXT, PRINT M	AESSAGES A	ND PROMPT ;;;;
7 8 9 10									;;;; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
11	170602 170602	105737	177562		ODT::	TSTB	@#RBUF\$1		;Clear out console garbage
14					; Copy	the rest	art type word in	nto user a	rea
15 16 17	170606	016767	177150	177160		MOV	R.TYPE, UDTWHY		· · · · · · · · · · · · · · · · · · ·
18					; Prote	ct again	ist stack timeout	ts, but sa	ve user's SP first
20	170614	010667	177140			MOV	SP, USERSP		;SAVE USERS STACK POINTER
21 22	170620	012706	167744			MOV	#ODTS1K,SP		;LOAD NEW SP
23					; Save	rest of	user program's o	context	
25	170624		177130			MOV	USERSP,(SP)		;RESERVE LOCATION FOR R6
	170630					MOV	R5,-(SP)		;SAVE
	170632					MOV	R4,-(SP)		; ALL
	170634	010346				MOV	R3,-(SP)		; OF
	170636	010246				MOV	R2,-(SP)		; USER'S
	170640	010146				MOV	R1,-(SP)		; GENERAL
	170642	010046				MOV	R0,-(SP)		; REGISTERS
32	170644	010667	177106			MOV	SP, RPOINT		;POINTER TO RO
34 35					; Deter	mine whe	ther "?" or PC m	nessage is	appropriate, and print it
36	170650	005767	177106			TST	R.TYPE		;Did we get a HALT or BREAK?
37 38		100004				BPL	QUDT		;NO-next question ;YES-PRINT PC
	170656	016700	177070			MOV	SAVPC,R0		;GET STOPPED PC
	170662	004767	000764			CALL	OCTSTO		;TYPE THE PC ON TERMINAL
	170666				QODT:				
42	170666	105767	177070			TSTB	R.TYPE		;SEE IF RESTART OCCURRED ;(NXM ONLY-BIT 7 SET)
		100003				BPL	KBD\$		;TYPE PROMPT
45 46 47					; Here'	s where	the prompt gets	printed,	with or without leading "?"
	170674				KBDQ:				
	170674	012700	171730			моу	#MSGQ, KO		; GET ? ADDRESS
	170700	000402				BR	PRINT		TYPE IN MESSAGE
	170702				KBD\$:				
	170702	012700	171731			MOV	#MSG\$,R0		;GET PROMPT MESSAGE ADDRESS
	170706	005067	177050		PRINT:	CLR	R.TYPE		;So reentry gives no error msg.
	170712	106427	000300			MTPS	#PRI6		;Allow BREAKs to happen
	170716	004767	000620			CALL	PUTSTR		TYPE THE PROMPT ALKEADY
	170722	005067	177022			CLR	ODTFLG		CLEAR FLAG FOR NEW ENTRY

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 33 MACROODT-GET ODT COMMAND

1 2				.SBTTL	macroODT-Get ODT comman	d
3					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
4					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
5			,,,,			;;;;
6			7777	INT	ERPRET FIRST CHARACTER O	
7			;;;;			;;;;
8			,,,,,,,	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
9			,,,,,,,	,,,,,,,,,	********************	,,,,,,,,,,,,,,,,,,,,,,,
10						
11			; Note:	Followi	ng CALL GETCHR, the char	acter (7 bit ASCII)
12				ars in R		
13						is clear, the octal integer
14					by a carriage return.	
15						ough to GD routine, R0 contains
16			; the	adoress	typed in.	
17		000557		<b></b>	40 <b>5</b> 400	
18 170726 19 170732				CALL	GETCHR	;INPUT CHARACTERS
		000104		CMPB	R2,# D	;BUOTSTRAPS?
20 170736		001000		BNE	15	;NO
21 170740 22	000167	001220		JMP	BUOTS	;YES
23 170744	100007	000130	15:	СМРВ	R2,# <sup>°</sup> X	;DIAGNOSTICS?
24 170750		000130	19.	BNE	25	ino
25 170752		000776		JMP	DIAGNO	YES
26	000107	000778		UMP	DIAGNU	,125
27 170756	120227	000120	25:	СМРЬ	R2,#"P	PROCEED?
28 170762		000120	200	BEQ	PCMD	; YES
29 170764		000122		CMPB	R2,# R	;REGISTER?
30 170770				BEQ	RCMD	YES
31 170772		000060		CMPB	R2,#*0	OCTAL DIGIT?
32 170776				BLO	KBDQ	;NO,ERRUR
33 171000		000070		CMPB	£2,#*8	;VALID DIGIT?
34 171004				BHIS	KBDQ	NO, ERROR
35 171006				CLR	RO	;ITS A DIGIT
36 171010		000576		CALL	GETNUM	GET REST OF THE DIGIT OR CMD
37 171014				BCC	KBDQ	CR WAS ISSUED, ERROR
38						,
39			; The l	ast char	acter at the end of the	number could be a valid command-
40			; Let's	check:		
41						
42 171016		000057		CMPB	R2,#*/	;EXAMINE LOCATION?
43 171022				BEQ	LCSET	;YES
44 171024		000107		CMPB	R2,#'G	;GO TO?
45 171030	001321			BNE	KBDQ	;NÛ, ERROR

-

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 34 MACROODT-GET ODT COMMAND

1	; TABLE O	F PERMISSABLE STATES			
3	; NO	. STATE	VALID INPUTS		COMMENT
4	; 1-	prompt @	0-7	>	digit.
5	;		P	>	proceed.
6	;		R	>	register designator.
7	;		X		execute diagnostic
8	;		D	>	boot from device
9	; 2-	0175620	0-7	>	another digit.
10	;	[input digit]	1	>	examine loc.
11	;		G	>	go from loc n.
12	; 3-	@176000/000002	0-7	>	input new value.
13	;		LF	>	display next loc.
14	<ul> <li><i>i</i></li> </ul>		CR	>	close loc go to prompt.
15	; 4-	@200/000023 12	0-7		input more digits.
16	;		LF	>	save data display next.
17	;		CR	>	save data go to prompt.
18	; 5-	@ R	0-7	>	register number.
19	;		S		PSW.
20	; 6-	@R5	/	>	examine.
21	; 7-	@R5/000024	0-7	>	input new value.
22	;		CR	>	close location.
23	; 8-	@R5/000024 16	0-7	>	more digits input
24	;		CR		save value go to prompt
25	;				

ø

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 35 MACROODT- GO AND PROCEED

171032       010067       176714       NOV       ROV       SPUCCED       OI CUMHANDS       1111         171032       010067       176714       NOV       ROV       SPUT SUPPLIED       PUT SUPPL	1					.SBTTL	macroubr- Go and Proc	eed
1111         PROCESS GU AND PROCEED OUT CUMMANDS         1111           1111         1111         PROCESS GU AND PROCEED OUT CUMMANDS         1111           1111         1111         1111         1111         1111           1111         1111         1111         1111         1111           1111         1111         1111         1111         1111           1111         1111         1111         1111         1111           1111         1111         1111         1111         1111           1111         1111         1111         1111         1111         1111           1111         1111         1111         1111         1111         1111           1111         1111         1111         1111         1111         1111           1111         1111         1111         1111         1111         11111           1111         1111         1111         11111         11111         11111           11111         11111         11111         11111         111111         111111           11111         11111         11111         111111         111111         111111           11111         11111	3							
171032         010067         176714         MOV         R0.SAVPC         ; PUT SUPPLIED PC IN MENORY LOCATION           11         171032         010067         176714         MOV         R0.SAVPC         ; PUT SUPPLIED PC IN MENORY LOCATION           13         171036         000005         RESET         ; PUS INTIALIZE           14         171040         005067         176710         RESET         ; FUS INTIALIZE           14         171040         005067         176710         CLR         SAVPS         ; CLEAR PSW           17         171040         005067         176710         RESET         ; FUS INTIALIZE           171044         016600         000014         TST         -(R0)         ; Fuerer SAVPS will go (see below)           171054         016400         TST         -(R0)         ; Fuerer SAVPS will go (see below)           171055         003403         ECS         15         ; No good.         Tide out.           171056         003040         TST         -(R0)         ; Winere SAVPS will go (see below)           171056         003040         ECS         15         ; No good.         Tide out.           171056         003040         ECS         15         ; Sufficient stack.     <	5							
initial         initial           10         171032         010067         176714         MOV         RO,SAVPC         ; PUT SUPPLIED PC IN MENORY LOCATION           11         171032         010067         176714         MOV         RO,SAVPC         ; PUT SUPPLIED PC IN MENORY LOCATION           12         if i						PH	CCESS GU AND PROCEED C	
9         First								
1       171032       010067       176714       MOV       K0,SAVPC       ;PUT SUPPLIED PC IN MEMORY LOCATION         1       171036       000005       ; Prepare the environment for the Go command       ; ;BUS INITIALIZE         1       171040       005067       176710       RESET CLF       ;BUS INITIALIZE         1       171040       005067       176710       RESET CLF       ;BUS INITIALIZE         1       171040       05067       176710       ;First, check for valid stack:         1       171044       016600       000014       MOV       14(SP),K0       ;Juser's stack pointer         1       171050       005740       TST       -(R0)       ;mere's SAVPC will go       ;eblow)         1       171050       005740       TST       -(R0)       ;immere SAVPC will go       ;eblow)         1       171050       005740       TST       -(R0)       ;immere SAVPC will go       ;eblow)         1       171050       005740       TST       -(R0)       ;immere SAVPC will go       ;eblow)         1       171064       012767       000201       176702       IS:       MOV       #RESTER is Stack is othere store user's context.         1       171072       000201								
iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	10							
13       ; Prepare the environment for the Go command         14       171030       000005         15       171040       005067       176710       RESET       ;BUS INITIALIZE         17       ;CLR       SAVPS       ;CLRA PSW         17       ;First, check for valid stack:       ;CLR       ;CLR       SAVPS         18       ;First, check for valid stack:       ;       ;         19       ;First, check for valid stack:       ;       ;         11       000014       MOV       14(SP),K0       ;User's stack pointer         11       11050       005740       MOP       ;       in case of time out         11       00004       MOP       ;       in case of time out       ;         11       00004       MOP       ;       in case of time out       ;         11       000040       MOP       ;       in case of time out       ;         11       000040       more stored in the ODT stack.       ;       ;       sturit in the user's context.         11       11072       0000700       BK       KBD0       ;       Ster's context.         11       11072       000700       Stack is UK, so restore user's context.       ; <td></td> <td>010067</td> <td>176714</td> <td></td> <td></td> <td>MOV</td> <td>RO, SAVPC</td> <td>;PUT SUPPLIED PC IN MEMORY LOCATION</td>		010067	176714			MOV	RO, SAVPC	;PUT SUPPLIED PC IN MEMORY LOCATION
14       171036       000005       RESET       ;BUS INITIALIZE         16       171040       005067       176710       RESET       ;CLEAK PSW         17       ;Entry point for the Proceed command       ;       ;First, check for valid stack:         18       ;First, check for valid stack:       ;         19       ;First, check for valid stack:         11       ?       ;First, check for valid stack:         12       171044       PCMD:         13       ?       ;First, check for valid stack:         14       PCMD:       ;Stack pointer         171044       016600       000014         171055       000240       NOP       ; (in case of time out).         171056       002740       TST - (R0)       ;where SAVPC will go         171056       000240       NOP       ;       ;restack.         30       171052       000201       176702       is:       NOV       #R.STAKIR.NXA.DDTWHY       ;Sneaky! (R.TYPE untouched-         31       ; J OR       Stack is UK, so restore user's context.       ; OIF       ; JUS       NOV       (SP)+,R1       ; ALL         32       ; OR       Stack is UK, so restore user's context.       ; OF       ; OIT <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>automatics (an the Co</td><td></td></td<>							automatics (an the Co	
15       171030       000005       RESET       FBUS INTIALIZE         16       171040       005067       176710       CLR       SAYPS       ;CLEAR PSW         17       ;Entry point for the Proceed command       ;       ;First, check for valid stack:         20       ;First, check for valid stack:       ;         21       171044       016600       000014       NOV       14(SP),R0       ;User's stack pointer         23       171040       016600       000014       NOV       14(SP),R0       ;User's stack pointer         24       171044       016600       000014       NOV       14(SP),R0       ;User's stack pointer         25       171050       005740       TST       -(R0)       ;Where SAVPS will go (see below)         26       171064       013403       BCS       15       NOP       ; Unace of time out).         27       171060       000240       NOP       ; Wilficient stack.       ;         27       171062       012767       000201       176702       18:       NOV       #K.STAK!R.NXM,ODTWHY       ;Sneaky! (R.TYPE untouched-         36       171064       012767       000201       16K       KBDO       ;Error prompt.         3					; Plepa	re the e	invironment for the Go	command
18       ; Entry point for the Proceed command         18       ; Entry point for the Proceed command         19       ; First, check for valid stack:         21       171044       PCMD:         23       171044       016600       000014       NOV       14(SP),R0       ; User's stack pointer         24       171054       016600       000014       NOV       14(SP),R0       ; User's stack pointer         25       171050       005740       TST       -(R0)       ; where SAVPS will go (see below)         27       171054       103403       BCS       15       NO good.       Timed out.         27       171054       103403       BCC       25       ; Sufficient stack.       100         29       171060       000240       NOP       ;       in case of time out)       1017         30       171062       103004       BCC       25       ; Sufficient stack.         31       :       EITHER Stack no good, so simulate a double bus trap without losing the       ; user's context as stored in the ODT stack.         34       :       :       USP ; RU       ; OR       tack is 0K, so restore user's context.         35       :       :       :       Stack is 0K, so restore use		000005				RESET		;BUS INITIALIZE
18       ; Entry point for the Proceed command         19       ; First, check for valid stack:         21       ; First, check for valid stack:         23       171044       PCMD:         23       171044       Discover (RO)         24       171050       05540         25       171050       05540         26       171052       000240         27       171054       035740         28       171055       055740         29       171056       055740         20       171052       000240         20       171054       01403         21       171055       002240         21       171052       103004         22       171054       012767         21       171050       103004         23       171050       012767         21       171072       1000201       176702         23       171050       012767       000201       176702         24       171070       000700       Bk       KBD0         25       WOY       KSD+,RU       j RESIGNE         26       j QR       Stack is UK, so restore user's context.		005067	176710			CLR	SAVPS	CLEAR PSW
ig       j First, check for valid stack:         if       if         if <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
20       ; First, check for valid stack:         21       171044       PCMD:         33       171044       016600       000014       MOV       14(SP),R0       ; User's stack pointer         34       171044       016600       000014       TST       -(R0)       ; maree SAVPS will go (see below)         35       171050       005740       TST       -(R0)       ; first, check for valid stack:         35       171056       005740       TST       -(R0)       ; first, check for valid stack:         36       171056       005740       TST       -(R0)       ; first, check for valid stack:         37       171052       103004       BCC       25       ; Sufficient stack.         37       171062       103004       BCC       25       ; Sufficient stack.         38       171064       012767       000201       176702       18:       MOV       #R.STAKIR.NXM.ODTWHY       ; Sneaky1 (R.TYPE untouched-         36       171072       000700       Bk       KBD0       ; ETTO Frompt.         37       171074       012601       25:       MOV       SP+,R1       ; AL         37       171074       012600       25:       MOV       SP+,R3					; Entry	point i	or the Proceed command	
PCMD:	-				: First	. check	for valid stack:	
23       Auge of the start of					,	,		
24       171044       016600       000014       MOW       14(5P),R0       ;User's stack pointer         25       171052       000240       TST       -(R0)       ;wnere SAVPS will go (see below)         26       171052       000240       NDP       ; (in case of time out)         27       171054       103403       BCS       15       ;wnore SAVPS will go (see below)         27       171054       103403       BCS       15       ;wnore SAVPS will go (see below)         29       171060       000240       TST       -(R0)       ;wnere SAVPC will go         29       171060       000240       NOP       ;       Sufficient stack.         31       10160       012767       000201       176702       Is:       MOV       #K.STAK!R.NXM.DDTWHY       ;Sneakyl (R.TYPE untouched-         36       171064       012767       000201       176702       Is:       MOV       \$KBDQ       ;ETTO prompt.         39       ; UR       Stack is UK, so restore user's context.       ;etror prompt.       ;etror prompt.         39       ; UR       Stack is UK, so restore user's context.       ;etro prompt.       ;etro prompt.         31       171074       012600       25:       MOV (SP					PCMD:			
25 171050       005740       TST       -(R0)       immere sAVPS will go (see below)         26 171052       000240       NOP       ; (in case of time out)         27 171054       103403       BCS       1S       ; No good. Time out)         29 171060       000240       TST       -(R0)       ; where SAVPC will go         29 171060       000240       NOP       ;         30 171062       103004       BCC       2S       ; Sufficient stack.         31       ; EITHER Stack no good, so simulate a double bus trap without losing the user's context as stored in the ODT stack.         34       1171064       012767       000201       176702       1s:       MOV       #R.STAK!R.NXM.DDTWHY       ; Sneaky! (R.TYPE untouched-; only the user Image of it)         36       171074       012601       DK       KBDO       ; ETOR prompt.         38       ; UR       Stack is UK, so restore user's context.          41       171074       012601       MOV       (SP)+, RU       ; RESIORE         41       171070       012602       MOV       (SP)+, RU       ; USER'S         37       171072       12603       MOV       (SP)+, RU       ; USER'S         38       ; UR       Stack is UK,		04 ( ( 00				NOV		
26       171052       000240       NOP       ; (in case of time out)         27       171054       103403       BCS       15       ; No good. Timed out.         29       171050       000240       NOP       ;       ;         30       171052       103004       BCC       25       ; Sufficient stack.         31          ;       EITHER       Stack no good, so simulate a double bus trap without losing the user's context as stored in the ODT stack.         33               34               35       171064       012767       000201       176702       1s:       MOV       #R.STAKIR.NXM.ODTWHY       ;Sneakyl (R.TYPE untouched-; only the user image of it)         36       171074       012600             37       171074       012600             37       171074       012601             38            <			000014			-		
27       171054       103403       BCS       18       No good. Timed out.         28       171056       005740       TST       -(RO)       ; where SAVPC will go         30       171060       00240       NOP       ;         31       ; EITHER Stack no good, so simulate a double bus trap without losing the         32       ; EITHER Stack no good, so simulate a double bus trap without losing the         33       ; User's context as stored in the ODT stack.         34       ; User's context as stored in the ODT stack.         34       ; User's context as stored in the ODT stack.         35       171064       012767       000201       176702         36       ; UR       Stack is UK, so restore user's context.         40       ; UR       Stack is UK, so restore user's context.         41       171074       012600       2s:       MOV       (SP)+,RU       ; RESIORE         42       171000       012602       MOV       (SP)+,RL       ; UF       GENERAL         43       171102       012603       MOV       (SP)+,RS       ; REGISTERS         44       17100       012605       MOV       (SP)+,RS       ; DF         45       171100       106427       000340<							-(R0)	
29       171060       000240       NOP       , Sufficient stack,         30       171062       103004       BCC       25       ; Sufficient stack,         31       ; EITHER Stack no good, so simulate a double bus trap without losing the user's context as stored in the ODT stack.         34       ; User's context as stored in the ODT stack.         34       ; ON200       IS:       MOV       #R.STAKIR.NXM,ODTWHY       ; Sneakyl (R.TYPE untouched-; only the user image of it)         36       ; ON       Stack is UK, so restore user's context.       ; only the user image of it)         37       171072       000700       Bk       KBDO       ; EITHER Stack no good, so simulate a double bus trap without losing the prompt.         38       ; ON       Stack is UK, so restore user's context.       ; only the user image of it)         39       ; OR       Stack is UK, so restore user's context.       ; of         41       171074       012600       25:       MOV       ; PP+,RU       ; RESIORE         42       171076       012601       MOV       (SP)+,RI       ; ALL       ; of         43       171100       012602       MOV       (SP)+,RI       ; OF       ;         44       171102       012603       MOV       (SP)+,RS <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>15</td><td></td></t<>							15	
30       171062       103004       BCC       25       ;Sufficient stack.         31       ;EITHER Stack no good, so simulate a double bus trap without losing the user's context as stored in the ODT stack.         33       ;User's context as stored in the ODT stack.         34       ;Sufficient stack.         35       171064       012767       000201       176702       1s:       MOV       #R.STAKIR.NXM,ODTWHY       ;Sneaky! (R.TYPE untouched-;only the user image of it)         36       ;OR       Stack is UK, so restore user's context.       ;EITHER Stack is UK, so restore user's context.         36       ;OR       Stack is UK, so restore user's context.       ;EITHER Stack is UK, so restore user's context.         40       ;OR       Stack is UK, so restore user's context.       ;EITHER Stack is UK, so restore user's context.         40       ;OR       Stack is UK, so restore user's context.       ;EITHER Stack is UK, so restore user's context.         41       171074       012601       25:       MOV (SP)+,RU       ;RESTORE         41       17100       012601       MOV (SP)+,R2       ;OF       OER SAL         43       171104       012604       MOV (SP)+,R4       ;GENERAL       ;GENERAL         46       171104       012605       MOV (SP),SP       ;RESTORE SP							-(R0)	;Where SAVPC will go
31       ; EITHER Stack no good, so simulate a double bus trap without losing the         32       ; EITHER Stack no good, so simulate a double bus trap without losing the         33       ; User's context as stored in the ODT stack.         34          35       171064       012767       000201       176702       1s:         36              36              37       171072       000700       BK       KBDQ          38              39              41       171074       012600            41       17106       012602       MOV       (SP)+,RU           41       17102       012603       MOV       (SP)+,RU           41       17102       012603       MOV       (SP)+,RL           42       171076       012603       MOV       (SP)+,RL           4171102							0.4	
32       ; EITHER Stack no good, so simulate a double bus trap without losing the         33       ; user's context as stored in the ODT stack.         34       ; user's context as stored in the ODT stack.         35       171064       012767       000201       176702       1s: MOV #R.STAK!R.NXM.ODTWHY ;Sneaky! (R.TYPE untouched- ; only the user image of it)         36       171072       000700       Bk       KBDQ       ;EITOT prompt.         38       ; OR       Stack is UK, so restore user's context.       ;         40       ; OR       Stack is UK, so restore user's context.         40       ; OR       Stack is UK, so restore user's context.         40       ; OR       Stack is UK, so restore user's context.         41       171074       012600       2\$:       MOV (SP)+,RU       ; RESIGRE         42       17100       012601       MOV (SP)+,R3       ; USER'S       ;         43       171104       012604       MOV (SP)+,R4       ; GENERAL         44       171104       012605       MOV (SP)+,R5       ; REGISTERS         47       ;       10106427       000340       MTPS #PRI7       ;No BREAKS allowed until out of ; ODT!         50       17114       042716       000001       BIC #BITO,(SP)		103004				BCC	25	;Sufficient stack.
33       ; user's context as stored in the ODT stack.         34       35 171064 012767 000201 176702 1S:       MOV #R.STAKIR.NXM,ODTWHY ;Sneaky1 (R.TYPE untouched- ; only the user image of it)         36       j7 171072 000700       Bk KBDQ ;Error prompt.         38       j0 R       Stack is UK, so restore user's context.         40       0       25:       MOV (SP)+,R0 ;RESIORE         41 171074 012600       25:       MOV (SP)+,R1 ; ALL         41 171070 012602       MOV (SP)+,R2 ; OF         44 171102 012603       MOV (SP)+,R2 ; GENERAL         45 171104 012604       MOV (SP)+,R4 ; GENERAL         46 171106 012605       MOV (SP)+,R5 ; REGISTERS         47       48 171110 106427 000340       MTPS #PRI7 ;NO BREAKS allowed until out of ; OT1         50 171114 042716 000001       BIC #BIT0,(SP) ;Odd stacks are too odd for T-11         51 171122 015167 176636       COM IN.USR ;FESTORE USER SP         52 171122 015167 176636       COM IN.USR ;FESTORE PC AND PS T0         53 171126 016746 176614       RTU       ;AUC SAVPC,-(SP) ;STACK WHERE RIT WILL LOOK         55 171136 000006       RTT       ;REDQ ;HELP IN BR					; EITHE	R Stack	no good, so simulate a	double bus trap without losing the
35       171064       012767       000201       176702       18:       MOV       #R.STAK!R.NXM,ODTWHY       ;Sneaky! (R.TYPE untouched- ; only the user image of it)         36       37       171072       000700       BK       KBDQ       ;Error prompt.         38       ;OR       Stack is UK, so restore user's       context.         40       ;OR       Stack is UK, so restore user's       context.         41       171074       012600       26:       MOV       (SP)+,R0       ;RESTORE         42       171076       012601       MOV       (SP)+,R1       ; ALL         43       171100       012602       MOV       (SP)+,R3       ; USER'S         44       171102       012604       MOV       (SP)+,R4       ; GENERAL         45       171104       012605       MOV       (SP)+,R5       ; REGISTERS         47        106427       000340       MTPS       #PRI7       ;No BREAKS allowed until out of ; ODT!         50       171114       042716       000001       BIC       #BIT0,(SP)       ;Odd stacks are too odd for T-11         51       171120       011606       MOV       (SP),SP       ;RESTORE USER SP         52       1711	33							
36       ; only the user image of it)         37       171072       000700         38       ; UR         39       ; UR         41       171074       012600         42       171076       012600         43       171076       012601         44       171076       012602         45       171100       012602         44       171002       012603         45       171104       012604         46       171106       012605         47       48       171100         106427       000340       MTPS         #PRI7       ; No BREAKS allowed until out of         ; ODT1       106427       000001         BIC       #BIT0,(SP)       ; Odd stacks are too odd for T-11         51       171120       005167       176636         61       171126       016746       176636         71122       016746       176636       COM         53       171126       016746       176636         54       171132       016746       176614         MOV       SAVPS,-(SP)       ; RESTORE PC AND PS TO         54       17113			000000	474700				
37       171072       000700       BK       KBDQ       FError prompt.         38       39       ; UR       Stack is UK, so restore user's context.         40       41       171074       012600       2s:       MOV       (SP)+,RU       ; RESTORE         42       171076       012601       MOV       (SP)+,R1       ; ALL         43       171100       012602       MOV       (SP)+,R2       ; OF         44       171102       012603       MOV       (SP)+,R3       ; USER'S         45       171104       012604       MOV       (SP)+,R4       ; GENERAL         46       171106       012605       MOV       (SP)+,R5       ; REGISTERS         47       48       171110       106427       000340       MTPS       #PRI7       ; NO BREAKS allowed until out of         49       50       171114       042716       000001       BIC       #BIT0,(SP)       ; Odd stacks are too odd for T-11         51       171120       01606       MOV       SAVPS,-(SP)       ; RESTORE USER SP         52       171122       05167       176536       COM       IA.USR       ; Set user mode         53       171126       016746		012/6/	000201	1/6/02	15:	MUV	#R.STAK:R.NXM,UDTWHI	
38       39       ; OR       Stack is UK, so restore user's context.         40       41 171074       012600       25:       MOV       (SP)+,RU       ;RESIORE         42       171076       012601       MOV       (SP)+,R1       ; ALL         43       171100       012602       MOV       (SP)+,k2       ; OF         44       171102       012603       MOV       (SP)+,k3       ; USER*S         45       171104       012604       MOV       (SP)+,R3       ; GENERAL         46       171106       012605       MOV       (SP)+,R5       ; REGISTERS         47       48       171110       106427       000340       MTPS       #PRI7       ; No BREAKS allowed until out of         49               50       171114       042716       000001       BIC       #BIT0,(SP)       ; Odd stacks are too odd for T-11         51       71120       011606       MOV       (SP),SP       ; RESTORE       SET         52       171122       005167       176636       COM       IN.USR       ; Set user mode         53       171120       016746       176614		000700				BR	KBDQ	
40         41       171074       012600       2\$:       MOV       (SP)+,RU       ;RESIORE         42       171076       012601       MOV       (SP)+,R1       ;ALL         43       171100       012602       MOV       (SP)+,R2       ;OF         44       171102       012603       MOV       (SP)+,R3       ;USER*S         45       171104       012604       MOV       (SP)+,R4       ;GENERAL         46       171106       012605       MOV       (SP)+,R5       ;REGISTERS         47       48       171110       106427       000340       MTPS       #PRI7       ;No BREAKS allowed until out of         49       5       171114       042716       000001       BIC       #BIT0,(SP)       ;Ddd stacks are too odd for T-11         51       171120       01606       MOV       (SP),SP       ;RESTORE USER SP         52       171122       005167       176636       COM       IN.USR       ;Set user mode         53       171126       016746       176614       MOV       SAVPS,-(SP)       ;RESTORE PC AND PS TO         54       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK	38							
41       171074       012600       2\$:       MOV       (SP)+,RU       ;RESTORE         42       171076       012601       MOV       (SP)+,R1       ;ALL         43       171100       012602       MOV       (SP)+,k2       ;OF         44       171102       012603       MOV       (SP)+,k3       ;USER*S         45       171104       012604       MOV       (SP)+,R4       ;GENERAL         46       171106       012605       MOV       (SP)+,R5       ;REGISTERS         47       48       171110       106427       000340       MTPS       #PRI7       ;No BREAKS allowed until out of         50       171114       042716       000001       BIC       #BIT0,(SP)       ;Odd stacks are too odd for T=11         51       171120       011606       MOV       (SP),SP       ;RESTORE USER SP         52       171122       05167       176636       COM       IN.USR       ;Set user mode         53       171126       016746       176614       MOV       SAVPS,-(SP)       ;STACK WHERE RIT WILL LOOK         54       171140       000655       HKBDQ:       BR       KBDQ       ;HELP IN BR					; OR	Stack	is UK, so restore user	's context.
42       171076       012601       MOV       (SP)+,R1       ; ALL         43       171100       012602       MOV       (SP)+,R2       ; OF         44       171102       012603       MOV       (SP)+,R3       ; USER*S         45       171104       012604       MOV       (SP)+,R4       ; GENERAL         46       171106       012605       MOV       (SP)+,R5       ; REGISTERS         47       48       171110       106427       000340       MTPS       #PRI7       ; No BREAKS allowed until out of         49       ; 0D11       106427       000001       BIC       #BIT0,(SP)       ; Odd stacks are too odd for T-11         50       171120       01606       MOV       (SP),SP       ; RESTORE USER SP         52       171122       005167       176636       COM       IN.USR       ; Set user mode         53       171126       016746       176614       MOV       SAVPS,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171140       000655       HKBDQ:       BR       KBDQ       ; HELP IN BR		012600			26.	MON	(CD) + BU	
43       171100       012602       MOV       (SP)+,R2       ; OF         44       171102       012603       MOV       (SP)+,R3       ; USER*S         45       171104       012604       MOV       (SP)+,R4       ; GENERAL         46       171106       012605       MOV       (SP)+,R5       ; REGISTERS         47       48       171110       106427       000340       MTPS       #PRI7       ;No BREAKS allowed until out of         49               50       171114       042716       000001       BIC       #BIT0,(SP)       ;Odd stacks are too odd for T-11         51       171120       011606       MOV       (SP),SP       ;RESTORE USER SP         52       171122       005167       176636       COM       IN.USR       ;Set user mode         53       171120       016746       176614       MOV       SAVPS,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171140       000655       HKBDQ:       BR       KBDQ       ;HELP IN BR					20:			
44       171102       012603       MOV       (SP)+,R3       ; USER*S         45       171104       012604       MOV       (SP)+,R4       ; GENERAL         46       171106       012605       MOV       (SP)+,R4       ; GENERAL         46       171106       012605       MOV       (SP)+,R5       ; REGISTERS         47								
46       171106       012605       MOV       (SP)+,R5       ; REGISTERS         47       48       171110       106427       000340       MTPS       #PRI7       ; No BREAKS allowed until out of         49       ; ODT!       ; ODT!       ; ODT!       ; ODT!       ; Odd stacks are too odd for T-11         50       171114       042716       000001       BIC       #BITO,(SP)       ; Odd stacks are too odd for T-11         51       171120       011606       MOV       (SP),SP       ; RESTORE USER SP         52       171122       005167       176636       COM       IN.USR       ; Set user mode         53       171126       016746       176622       MOV       SAVPS,-(SP)       ; RESTORE PC AND PS TO         54       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171136       000066       RT       ; RETURN TO USERS PROGRAM       ; RETURN TO USERS PROGRAM         56       17140       000655       HKBDQ:       BR       KBDQ       ; HELP IN BR	44 171102	012603				NON		
47         48       171110       106427       000340       MTPS       #PRI7       ;No BREAKS allowed until out of         49       ; DDT!         50       171114       042716       000001       BIC       #BIT0,(SP)       ;Odd stacks are too odd for T-11         51       171120       01606       MOV       (SP),SP       ;RESTORE USER SP         52       171122       005167       176636       COM       IN.USR       ;Set user mode         53       171126       016746       176612       MOV       SAVPS,-(SP)       ;RESTORE PC AND PS TO         54       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171140       000655       HKBDQ: BR       KBDQ       ;HELP IN BR								
48       171110       106427       000340       MTPS       #PRI7       ;No BREAKS allowed until out of         49       ;ODT!         50       171114       042716       000001       BIC       #BIT0,(SP)       ;Ddd stacks are too odd for T-11         51       171120       01606       MOV       (SP),SP       ;RESTORE USER SP         52       171122       005167       176636       COM       IN.USR       ;set user mode         53       171126       016746       176614       MOV       SAVPS,-(SP)       ;RESTORE PC AND PS TO         54       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171140       000655       HKBDQ:       BR       KBDQ       ;HELP IN BR		012605				MOV	(SP)+,R5	; REGISTERS
49       ; ODT!         50 171114 042716 000001       BIC #BIT0,(SP)       ; Odd stacks are too odd for T-11         51 171120 011606       MOV (SP),SP       ; RESTORE USER SP         52 171122 005167 176636       COM IN.USR       ; Set user mode         53 171126 016746 176622       MOV SAVPS,-(SP)       ; RESTORE PC AND PS TO         54 171132 016746 176614       MOV SAVPS,-(SP)       ; RESTORE RIT WILL LOOK         55 171136 000006       RTT       ; RETURN TO USERS PROGRAM         56 171140 000655       HKBDQ: BR       KBDQ       ; HELP IN BR		106427	000340			MTPS	#PR17	No BREAKS allowed until out of
51       171120       011606       MOV       (SP),SP       ;RESTORE USER SP         52       171122       005167       176636       COM       IN.USR       ;Set user mode         53       171126       016746       176622       MOV       SAVPS,-(SP)       ;RESTORE PC AND PS TO         54       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171136       000066       RTT       ;RETURN TO USERS PROGRAM         56       171140       000655       HKBDQ: BR       KBDQ       ;HELP IN BR								
52       171122       005167       176636       COM       IN.USR       ; Set user mode         53       171126       016746       176622       MOV       SAVPS,-(SP)       ; RESTORE PC AND PS TO         54       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171136       000066       RTT       ; RETURN TO USERS PROGRAM         56       171140       000655       HKBDQ: BR       KBDQ       ; HELP IN BR			000001					
53       171126       016746       176622       MOV       SAVPS,-(SP)       ;RESTORE PC AND PS TO         54       171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55       171136       000006       RTT       ;RETURN TO USERS PROGRAM         56       171140       000655       HKBDQ:       BR       KBDQ       ;HELP IN BR			496634					•
54 171132       016746       176614       MOV       SAVPC,-(SP)       ;STACK WHERE RIT WILL LOOK         55 171136       000006       RTT       ;RETURN TO USERS PROGRAM         56 171140       000655       HKBDQ:       BR       KBDQ       ;HELP IN BR								
55 171136         000006         RTT         ;RETURN TO USERS PROGRAM           56 171140         000655         HKBDQ:         BR         KBDQ         ;HELP IN BR							· · · · ·	
57 171142 000657 HKBDS: BR KBDS ;HELP IN BR								
	57 171142	000657			HKBD\$:	BR	KBD\$	;HELP IN BR

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 36 MACROODT-REGISTER AND PS COMMAND

1					.SBTTL	macroODT-Register and	PS command
2				• • • • • • • • •			****
4							
4 5				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
6				;;;;		PROCESS ODT REGISTER C	
7				;;;;			·····
8							****
9							* * * * * * * * * * * * * * * * * * * *
10							
11				; Entry	point f	or Rx and RS commands	
12							
13 171144				RCMD:			
14 171144		000200	176576		BIS	#RFLAG,ODTFLG	;SET REGISTER FLAG
15 171152		000420			CALL	ONENUM	;GET REGISTER NUMBER
16 171156	103246				BCC	KBDQ	;A VALID CMD DID NOT FOLLOW
17 171160	120227	000123			СМРВ	R2,#*S	;IS IT THE RS?
18 171164	001412				BEQ	SWCMD	;YES,BRANCH
19 171166	120227	000057			CMPB	k2,#*/	;EXAMINE?
20 171172					BNE	KBDQ	;NO,ERROR
21 171174		000007			CMP	R0,#7	;>7?
22 171200					BHI	KBDQ	;YES,ERROR
23 171202					BNE	RCMD1	;IS IT EXACTLY SEVEN
24 171204		167752			MuV	#SAVPC,RO	;YES,GET PC ADDRESS
25 171210	000413				ЬR	REGOUT	;DISPLAY
26							
27				; Statu	s regist	er (PS) selected:	
28							
29 171212				SWCMD:			
30 171212		000272			CALL	GEICHR	;WHAT YOU WANT TO DO WITH RS?
31 171216	120227	000057			CMPB	R2,#*/	;EXAMINE?
32 171222					BNE	KBDQ	;NO,ERRUR
33 171224	012700	167754			MOV	#SAVPS,RU	;GET ADDRESS WHERE PS IS
34 171230	000403				BR	REGOUT	;GO AND DISPLAY
35							
36 171232				RCMD1:	ASL	RO	;SHIFT FOR OFFSET IN MEMORY
37 171234		176516			ADD	RPOINT, RO	;GET EXACT ADDRESS OF REG.
38 171240	010067	176502		REGOUT:		R0, ODTLUC	STURE LUCATION
39 171244	000402				BR	LOCDSP	;DISPLAY

,

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 37 MACROODT-EXAMINE AND DEPOSIT

1 2					.SBTTL	macroODT-Examine a	nd Deposit
3 4 5 6 7 8 9 10 11 12				;;;;;; ;;;; P ;;;; P ;;;; ;;;;;;; ;;;;;;;;	IIIIII ROCESS IIIIIII IIIIIII C point: Wing CA	UDT MEMORY AND REGI	is clear, CR followed digit.
13 14							icates register is being examined
15 16				;ENTRY	FROM CM	D ROUTINE AFTER LOC	. VALUE IS GIVEN
17 171246 18 171252 19 171254 20 21 171256 22 171260 23 171264 24 171270 25 171274 26 171300 27 171304 28 171306 29 171312 30 171314	011000 000240 103730 004767 112702 004767 120227 004767 120227 001716 120227 103450	000 <b>372</b> 000040 000226		LCSET: LUCDSP:		R0,ODTLOC (R0),R0 HKBDQ OCTSTR #SPACE,K2 PUTCHR GETCHR R2,#CR HKBDS R2,#°0 4s R2,#°8	<pre>;SAVE NEW LOCATION ;GET DATA ;So next inst. does not execute ;if we time out. ;Print "?" if we timed out ;PRINT IT ;Print a space after the data ;GET NEXT CHARACTER ;FINISH ;YES,CLOSE LOCATION ;DEPOSIT? ;NO,CHECK LF ;MAYBE!</pre>
31 171320 32 171322 33 171324 34 171330	005000 004707	000262			BHIS CLR CALL BCC	HKBDQ Ro Getnum 1s	;NO,FORGET IT ;YES ;GET REST OF NUMBER ;CR FOUND, STORE NEW VALUE
35 36 171332 37 171336 38 171340 39 171344	120227 001300 105767				CMPB BNE TSTB BMI	R2,#LF MKBDQ Odtflg HkBDQ	;Not CR, must be LF ;Print error message ;If LF, cannot be register ;(Error exit)
40 41 42 43 44				;This c	an eith	er be useful for de	set from the keyboard via ODT. bugging or disastrous. So, you can .T in O.CNTL (BIT 15).
44 45 171346 46 171354 47 171356 48 171366 49 171366 50 171370 51	001021 042700 005767 100402	177400 176404	176372	1\$:	CMP BNE BIC TST BMI BIC	#SAVPS,0DTLOC 35 #^C<377>,R0 0.CNTL 2\$ #T.BIT,K0	;Are we diddling the PS? ;No, we're not. ;PS is not a word. ;IS BIT 15 (FILT.T) SET? ;Yes, the filter's disabled ;KILL THE T-BIT
52 53				;2\$:			;Fall thru to Priority 7 ; Filter

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 38 MACROODT-EXAMINE AND DEPOSIT

1 2 3					;actua	lly set		T.7 (BIT 7) in O.CNTL is set, you cannot ty 7 using ODT from the keyboard. This
5	171374	105767	176372		2\$:	TSTB	0.CNTL	;ODT control word
6	171400	100407				BMI	3\$	;Do nothing-filter disabled
7	171402	105700				TSTB	RU	;Intended new PS
8	171404	100005				BPL	3\$	;Do nothing-Priority < 4
9	171406	032700	000100			BIT	#BIT6,R0	;Check again
10	171412	001402				BEQ	3\$	;Do nothing-Priority < 6
11	171414	042700	000040			BIC	#BIT5,R0	LOWER THE BOOM
12	171420	010077	176322		3\$:	MOV	R0,@ODTLOC	STORE NEW VALUE
13	171424	120227	000012			CMPB	R2,#LF	;Go on to next location?
14	171430	001407				BEQ	5\$	;Sure, why not.
15	171432	000643				BR	HKBDS	;GO TO PROMPT
16								
17	171434	120227	000012		45:	CMPB	R2,#LF	; IS A LF ISSUED
18	171440	001237				BNE	HKBDQ	;NO,ERROR
19	171442	105767	176302			TSTB	ODTFLG	;IS REGISTER FLAG SET
		100634				BMI	нквро	;YES, LF NOT PERMITTED
21	171450	112702	000015		5\$:	MOVB	#CR,R2	;TO LINE UP CURSOR
	171454	004767	000042			CALL	PUTCHR	;SEND IT
23	171460	062767	000002	176260		ADD	#2,ODTLOC	GET ADDRESS OF NEXT LOC.
	171466	016700	176254			MOV	ODTLOC,R0	;GET NEXT ADDRESS VALUE
	171472	004767	000160			CALL	OCTSTR	;AND PRINT IT
	171476	112702	000057			MOVB	# /,R2	;SEND A SLASH BEFORE
	171502	004767	000014			CALL	PUICHR	;SHOWING THE CONTENTS
28	171506	000661				BR	LOCDSP	;OF THE LOCATION

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 39 MACROODT-GET AND ECHO CHARACTER

1 2	.SBTTL macroODT-Get ar	nd echo character
3	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
4	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
5	3111	;;;;
6	;;;; CHARACTER INPUT ANI	DECHO SUBROUTINE ;;;;
7	;;;;	;;;;
8	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	* * * * * * * * * * * * * * * * * * * *
9	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10		
11	; Get a character from the cons	
12		g parity pits if any. Return with
13	; character in R2, eighth bit (	(and high byte) zero.
14		
15 171510	GETCHR:	
16 171510 105737 177560	TSTB @#RCSR\$1	;CHARACTER READY?
17 171514 100375	BPL GETCHR	BRANCH IF NUT AND KEEP TRYING
18 171516 113702 177562	MOVB @#RBUF\$1,R2	TRANSFER CHARACTER
19 171522	PUTCHR:	
20 171522 105737 177564	TSTB @#XCSR\$1	PRINTER READY
21 171526 100375	BPL PUTCHR	;NO, TRY AGAIN
22 171530 110237 177566	MOVB R2,@#XBUF\$1	YES, XMIT CHARACTER
23 171534 042702 177600	BIC #^C<177>,R2	CLEAR PARITY
24 171540 000207	RETURN	;CONTINUE

D-41

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 40 MACROODT-TYPE ASCII STRING

1 2			•	SBTTL	macroODT-Type	ASCII stri	ng	
3			;;;;;;;;;;;	,,,,,,,,	,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,		, , , , , , , , , , , , , , , , , , , ,
4					,,,,,,,,,,,,,,,,,,,,,,			
5			;;;;					1111
			;;;;		MESSAGE PRIN	T SUBROUTIN	2	;;;;
7			;;;;					7777
6 7 8 9			,,,,,,,,,,	; <b>; ; ; ; ; ; ;</b>	,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,	,,,,,,,,,,,,	,,,,,,,,,,,
			;;;;;;;;;	;;;;;;;;	,,,,,,,,,,,,,,,,,,,	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	,,,,,,,,,,,,	,,,,,,,,,,
10								
11					starting with			
12						with eighti	h b <b>it set</b>	(this character
13			; is not	printe	a).			
14 15 171542			PUTSTR:					
16 171542				IOVB	(K0)+,R2		GET ASCII	CHYD
17 171542				SMI	DONE			END MARK?
		177750		CALL	PUTCHR		NO, PRINT	
19 171552				BR	PUTSTR		MORE	••
20			-					
21			;ENTRY FO	JR CARR	IAGE RETURN			
22								
23 171554			PUTCLF:					
24 171554				NOVB	#CR,R2		PRINT CR	
25 171560	004767	177736	(	CALL	PUTCHR		FALL THRU	AND PRINT LF
26								
27			;ENTRY FO	JR LF				
28								4
29 171564		000012		NOVB	#LF,R2		PRINT LF	
30 171570		177726		CALL	PUTCHR			
31 171574	000207		DONE: F	RETURN				

D-42

### KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 41 MACROODT-GET UCTAL DIGITS

1					.SBTTL	macroODT-Get d	octal digits	
23							; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	
4								
5				;;;;;				;;;;
6						NUMERIC INF		
7				7777		NUMERIC INF	UI ROUTINE	,,,,
8				7777				;;;;
							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
9				,,,,,,,	;;;;;;;	,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,
10								
11							ary representation of	the number entered
12							<pre><cr> followed number</cr></pre>	
13							e other character foll	owed the number,
14				; possin	oly a c	ommand.		
15								
	171576			ONENUM:				
	171576	005000			CLR	RÜ	CLEAR ACCUM	JLATOR
	171600			NEXNUM:				
		004767			CALL	GETCHR	;GET DIGIT O	R TERMINATOR
20	171604	120227	000015		CMPB	R2,#CR	CLEAR CARRY	AND RETURN
		001412			BEQ	SRET	;IF <cr> WAS</cr>	TYPED
22	171612			GETNUM:				
23	171612	162702	000070		SUB	# 8,R2	CONVERT TO I	BINARY
24	171616	062702	000010		ADD	#*8-*0,R2	;AND TEST	IF OCTAL OR NOT
25	171622	103007			BCC	NOCT	;NUT VALID D	IGIT.
26	171624	006300			ASL	RÙ	MAKE ROOM F	DR NEW DIGIT
27	171626	006300			ASL	RÚ	;DITTO	
28	171630	006300			ASL	R0	; DITTO	
29	171632	050200			BIS	K2,R0	PUT IT IN P	LACE
30	171634	000761			BR	NEXNUM	GET NEXT	
31							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	171636	000241		SRET:	CLC		CLEAR CARRY	
	171640				RETURN		CONTINUE	
34							/CONTINUE	
	171642	062702	000060	NOCT:	ADD	# 0,R2	PESTORE ASC	II BECAUSE
	171646				SEC		;PUSSIBLE	
	171650	000207			RETURN		CONTINUE	COMMAND
57	111000	000207			VETOKN		, CONTINUE	

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 42 MACROODT-OCTSTR--TYPE BINARY IN KO AS ASCII

1 2					.SBTTL	macroODT-OCTSTRtype b	inary in RO as ASCII
3 4 5				;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;		, , , , , , , , , , , , , , , , , , ,	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
6				;;;;		NUMERIC OUTPUT ROUTINE	
7				;;;;			;;;;
8 9						,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
10				,,,,,,,,	;;;;;;;;	,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10 11 12 13					s, as a ( r in R0.	6-digit octal integer, t	he value of the binary
14	171652 171656	004767	177676	OCTSTO: OCTSTR:	CALL	PUTCLF	;NEED CRLF AT ODT ENTRY
	171656	010046			MOV .	R0,-(SP)	SAVE VALUE
17	171660	012746	000006		MOV	#6,-(SP)	NO. OF CHARACTERS
18	171664	005002			CLR	R2	JOUTPUT HOLD
19	171666	006100		5\$:	ROL	RO	SHIFT MSB INTO LSB
20	171670	006102			ROL	R2	,
21	171672	062702	000060		ADD	#~0,£2	;MAKE A DIGIT
22	171670	004767	177620		CALL	PUTCHR	;OUTPUT A CHARACTER
23	171702	005316			DEC	(SP)	; CUUNT
24	171704	001406			BEQ	10\$	; DONE
25	171706	005002			CLR	R2	;NEXT
26	171710	006100			ROL	RO	GET NEXT DIGIT INTO
27	171712	006102			ROL	R2	;R2
28	171714	006100			ROL	RO	FIRST TWO BITS
29	171716	006102			ROL	R2	2 <sup>66</sup> 8 8 8 8 8 8
30	171720	000762			BR	5\$	CONTINUE
31	171722	005726		10\$:	TST	(SP)+	CLEAR COUNT
32	171724	012600			MOV	(SP)+,R0	ORIGINAL VALUE
33	171726	000207			RETURN		;

# KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 43 MACROODT-OUTPUT MESSAGES

1					.SBTTL	macroODT-Outpu	ut messages	
2								
٤				;;;;;;	,,,,,,,,,,,	,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,
4				;;;;;;	;;;;;;;;;;;	* * * 7 * * * * * * * * * * * * *	,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,
5				;;;;				,,,,
6				;;;;		MESS	SAGES	;;;;
7				;;;;				;;;;
8				;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,
9				;;;;;;	,,,,,,,,,,,	,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,
10								
11					.NLIST	BEX		
12 171730	07 <b>7</b>			MSGQ:	.ASCII	<b>.</b> ? <b>.</b>	;	ERROR MESSAGE
13 171731	015	012	100	MSG <b>s:</b>	.ASCII	<cr><lf>"@"&lt;20</lf></cr>	00> ;	PROMPT
14					.EVEN			
15					.LIST	BEX		

		SLUZ AN						
1							.SBTIL DIAGNOSTICS-f	or SLU2 and PPI
2								
3		-			;;;;;;;;;	,,,,,,,,,,	*****	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
4					******	,,,,,,,,,	******************	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5					,,,,			3733
6					;;;;		DIAGNOSTIC MODU	
ĩ					1111		DIAGNODIIC MODO	
								1111 -
8								,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
9					;;;;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10								
11								ck connectors installed.
12					; Diagn	ose SLU2	internal circuitry (	maintenance mode) and
13					; SLU2	drivers/	receivers (with exter	nal loopback connector).
14								
15					: List	of error	bit definitions to r	eturn to user.
16					,			
	171736	000100				WORD	E.EXT	
		000010				WORD	E.INT	
	171742	000010					C. INI	
	1/1/42				ERRBIT:			
20								
21								erform internal loopback
22					; test :	first, t	hen external loopback	test.
23								
24	171742	000000				.WURD	0	
25	171744	000002				.WORD	XC.PBE	; 300 baud
	171746	000006				WORD	XC.PBE ! XC.MNT	: 300 baud and maintenance
	171750				INITS:			, ove sada and meshconanee
28	1/1/50				10110.			
							we writed to loop anou	n.d.
29							ern bytes to loop arou	
30							alternating bits, all	DITS OFF.
31					; Note:	last by	te must be 0.	
32								
33	171750	377	252	000	PATERN:	.BYTE	377, 252, 0	
34						.EVEN		
35								
36		•				.ENABL	LSB	
	171754				DIAGNO:	• = • • = =		
		012737	000221	176206	DINGHUI	MOV	#MODE,@#PP.CwR	; set proper PPI mode- LED
		012737	000017	176206		MOV	#LEDOFF,@#PP.CWR	; must immediately be turned
	1/1/02	012/3/	000017	1/0200		MUV	#PEDALL'A#ALL'CAK	
40								; off as a consequence.
41								
42	171770	005000				CLR	RO	; assume success
43								
44					; Perfo:	rm paral	lel port diagnostic	
						-		
45								
	171772	005001				CLR	R1	; R1 = loop pattern

KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 45 HARDWARE ENTRY POINT

1						.SBTTL	HARDWARE	ENTRY	POINT
3		172000			.=1720	000			
4	172000			START::					
5	172000	000167	176254		JMP	PWRSUP			
6	172004			RESTAR::					
7	172004	000167	176026		JMP	R.STRT			
					••••				

KXT11-A2 1K FIRMWARE MACRO V04.00 DIAGNOSTICS-CONTINUED

1							.SBTTL DIAGNOST		uad
	172010				AROUN2:		DETTE DIAGNOSI	Co-concin	ued
		110137	176202		15:	MOVB	R1, @#PP.B		cond it out mont D
		123701	176202		10.	CMPB	@#PP.A, R1		send it out port B
		001402	1/0200			BEQ			check input in port A
							2\$		branch if same
		052700	000001			BIS	#E.PAR, RO		else set error flag
	172026	0//110			2\$:	SUB	R1, 1\$	;	loop for all values
8									
9					; Perio	rm SLU Z	diagnostic		
10	470030		171740				400000CT 00		
		012702				MOV	#ERRBIT, R2		R2->error flags
		012701	176540			MOV	#RCSR\$2, R1		$R1 \rightarrow SLU2$
		016146	000002			MOV	2(R1), -(SP)		ignore garbage, make temp
	172044		171750			MOV	#INITS, R4	•	R4->initial XCSR value
		014461	000004		3\$:	MOV	-(R4), 4(R1)		init XCSR
		001436				BEQ	11\$		branch if done
17	172056	005742				TST	-(R2)		R2->next error flag
		012716	000010			MOV	#8., (SP)	;	(SP)=baud rate counter
		012703	171750		4\$:	MOV	#PATERN, R3	;	R3->patterns
20	172070	005005			5\$:	CLR	R5	;	init timeout counter
21	172072	105761	000004		6\$:	TSTB	4(R1)	;	loop pattern around
22	172076	100402				BMI	7\$	;	branch it ready
23	172100	077504				SOB	K5, 6\$	;	else bump timeout counter
	172102	000422				BR	105		branch if timeout
25									
26	172104	111361	000006		75:	MOVB	(R3), 6(R1)		
		005005				CLR	к5	:	initialize timeout counter
	172112				85:	TSTB	(R1)	•	initialize timeout counter
		100402				BMI	95		branch if ready
	172116					SOB	R5, 8\$		else pump timeout counter
	172120					BR	105		branch if timeout
32		000413				51	100	,	branch II clmeout
	172122	126113	000002		95:	CMPB	2(R1), (R3)		come back UK?
		001010	000002		<i>,</i> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	BNE	10s		no, set error bit & exit
		105723				TSTB	(R3)+		
		001356				BNE	5\$		done all bit patterns?
							5\$ (SP)		
		005316				DEC	• • • •		yes, done all bauds?
		001744				BEQ	3\$		yes
		062761	000010	000004		ADD	#10, 4(K1)	;	no, to next baud rate
	172146	000746				BR	45		
41									
	172150				10\$:	BIS	(R2),R0		set error bit
	172152				11\$:	TST	(SP)+		rid of temp
		004767	177472			CALL	OCTST0	;	print error flags
45	172160	000167	176516			JMP	KBD\$	;	and just get out.
46						.DSABL	LSB		

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 47 BOOTS-DESCRIPTION

#### .SBTTL BOOTS-Description

	, , , , , , , , , , , , , , , , , , , ,
	;;;; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
	;;;; BUOTSTRAP MODULE ;;;;
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
000000	.REPT 0
	This is a short bootstrap program designed to handle floppy disks or TU58 tape cassettes in either our standard bootable format or in the stand-alone volume format (RT-11 ".SAV"-structured files).

The bootstrap sequence is as follows:

- Since entry is effected by typing D in response to ODT prompt, get next character (D, X or Y). Get optional device number next (default is 0).
- 2. If floppy boot is selected:
  - a. Attempt to read 512 bytes from specified unit of the floppy disk, starting from logical block zero, into memory locations starting at 0 at the density of the medium present in the drive at the time.
  - b. If the drive is not ready or does not contain a bootable medium, go back to ODT.
- 3. If TU58 boot is selected, read the first block from the selected arive into locations starting at 0.
- 4. If the first byte read into RAM is 240 octal, jump to it. If the first byte is 260 octal, execute the stand-alone volume loader, using the selected device as input.

.ENDR

 KXT11-A2 1K FIRMWARE MACRO V04.00 5-0 Boots-description

1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1						
3              ////             ////	1					
4         ifii         EQUATES USED OWLY BY BOOTSTRAPS         ifii           1         ifii         ifii           1			;;;;;;;;;	. , , , , , , , , , , , , , , , , , , ,	*****	;;;;;;;;;;;;
5       ;;;;       ;;;;       ;;;;       ;;;;       ;;;;       ;;;;;       ;;;;;       ;;;;;       ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	3		;;;;;			;;;;
6         ////////////////////////////////////	4		1777	EQUATES USED O	NLY BY BOOTSTRAPS	;;;;
.SBTIL BOOTS-RX Controller Definitions         .SBTIL BOOTS-RX Controller Definitions         .SBTIL BOOTS-RX Controller Definitions         .SBTIL BOOTS-RX Controller Definitions         .RX01/KX02 (RXV11,RXV21) Register Definitions         .RX01/KX02 (RXV11,RXV21) Register Definitions         .RX01/KX02 (RXV11,RXV21) Register Definitions	5		,,,,			;;;;
.SBTL BOUTS-RX Controller Definitions         .RXGS= 177170       .Control and Status         .RXGS= 177170       .Control and Status         .RXGS= 100000       .FError         .RXGS= 040000       .FError         .RXGS= 040000       .FError         .STL 00000       RXSSIX= 040000         .RXSSIX= 000000       .FError         .STL 00000       RXSSIX= 040000         .STL 00000       RXSSIX= 04000         .STL 00000       RXSSIX= 00000         .STL 000000       RXSSIX= 000000         .STL 000000       RXSSIX= 000000         .STL 000000       RXSSIX= 000000         .STL 000000       RXSSIX= 000000         .STL 000001	6		;;;;;;;;;	* * * * * * * * * * * * * * * * * * * *	,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,
	7					
10       ; RX01/KX02 (RXV11,RXV21) Register Definitions         11       177170       RXCS= 177170       ;Control and Status         14       177172       RXCS= RXCS+2       ;Data Buffer         15       ;RX Control and Status Bits       ;         16       ;RX Control and Status Bits         17       ;RX Control and Status Bits         18       100000       RXSSER= 100000       ;Error         19       040000       RXSSER= 00000       ;Error         20       030000       RXSSXR= 03000       ;Extended address bits         21       003000       RXSSXR= 030000       ;Error         22       003000       RXSSXR= 03000       ;Unused bits         23       000400       RXSSXR= 03000       ;Unused bits         24       000200       RXSSXR= 03000       ;Interrupt enable         25       000040       RXSSNR= 000040       ;Unut select         26       000040       RXSSNR= 000040       ;Function select         27       000010       RXSSNR= 000040       ;Function select         28       000011       RXSSNR= 000040       ;Function select         29       00001       RXSSNR= 000040       ;Funt select         34       <	8					
11       ; RX01/KX02 (RXV11,RXV21) Register Definitions         12       177170       RXCS= 177170       ;Control and Status         13       177172       RXCS= 177170       ;Data Buffer         15				.SBTTL BOOTS	S-RX Controller Defin	itions
13       177170       RXCS= 177170       ;Control and Status         14       177172       RXCS= 177170       ;Data Buffer         15       ;RX Control and Status Bits       ;Data Buffer         16       ;RX Control and Status Bits       ;Error         17       (00000       RXSSR= 03000       ;Error         18       100000       RXSSR= 03000       ;Error         19       040000       RXSSR= 03000       ;Error         20       030000       RXSSR= 03000       ;Error         21       003000       RXSSR= 03000       ;Density (i=duple,0=single)         22       003000       RXSSR= 000400       ;Density (i=duple,0=single)         23       000400       RXSSR= 000000       ;Density (i=duple,0=single)         24       000200       RXSSR= 000000       ;Density (i=duple,0=single)         25       000010       RXSSR= 000000       ;Density (i=duple,0=single)         26       000000       RXSSR= 000000       ;Density (i=duple,0=single)         27       000010       RXSSR= 000000       ;Density (i=duple,0=single)         28       000016       RXSSR= 000000       ;Fill Duffer         29       000011       RXSFIL= 073+RXSSGO       ;Fill Duffer <td>-</td> <td></td> <td>; RX01/6</td> <td>X02 (RXV11,RXV21) Re</td> <td>gister Definitions</td> <td></td>	-		; RX01/6	X02 (RXV11,RXV21) Re	gister Definitions	
14       171172       RXDB=       RXCS+2       jData Buffer         15       ; RX Control and Status Bits       ;       ;         16       ; RX Control and Status Bits       ;       ;         17       ; RX Control and Status Bits       ;       ;       ;         18       100000       RXSSR=       00000       ;       ;       ;         19       040000       RXSSR=       00000       ;       ;       ;       number of the status bits         20       030000       RXSSR=       03000       ;       ;       number of the status bits         21       003000       RXSSR=       03000       ;       ;       number of the status bits         22       003000       RXSSR=       03000       ;       ;       number of the status bits         23       000400       RXSSR=       000000       ;       ;       number of the status bits         24       000200       RXSSR=       000010       ;       ;       number of the status         25       00001       RXSSGD=       000010       ;       ;       number of the status         26       00001       RXSSGD=       ;       ;       number of the status	12				-	
15       ; RX Control and Status Bits         17       ; RX Control and Status Bits         18       100000       ; RXSSEME 100000       ; Error         19       040000       RXSSIME 040000       ; Error         20       030000       RXSSIME 040000       ; Extended address bits         21       004000       RXSSIME 040000       ; Unused address bits         23       000400       RXSSIME 000200       ; Unused bits         24       000200       RXSSIME 000200       ; Transfer function         25       000100       RXSSIME 000200       ; Unused bits         26       000040       RXSSIME 000000       ; Done         27       000020       RXSSIME 000000       ; Junit select         28       000016       RXSSIME 000001       ; GO         30       000001       RXSFILE 0*2*RXSSGD       ; Fill buffer         34       000005       RXSMET 2*2*RXSSGD       ; Fill buffer         35       000005       RXSMET 2*2*RXSSGD       ; Fill buffer         36       000011       RXSSFIE 3*2*RXSSGD       ; Fill buffer         37       000011       RXSSFIE 3*2*RXSSGD       ; Fill buffer         38       0000013       RXSSFIE 3*2*RXSSGD	13	177170	RXCS=	177170	;Control	and Status
16       ; RX Control and Status Bits         17       18       100000       KXSEK= 100000       ; Frror         18       100000       RXSEXH= 040000       ; Initialize controller         20       030000       RXSEXH= 040000       ; Fitneded address bits         21       003000       RXSEXH= 040000       ; I fr RX02; 01 fr RX01         22       033000       RXSEXH= 040000       ; I fr RX02; 01 fr RX01         23       000400       RXSEXH= 000200       ; J fransfer function         24       000200       RXSEXH= 000200       ; J fransfer function         25       000400       RXSENH= 000200       ; J funt select         26       000400       RXSENH= 000200       ; J funt select         27       000400       RXSENH= 000200       ; J funt select         28       00001       RXSENH= 000200       ; J funt select         29       00001       RXSENH= 000200       ; Fill buffer         30       000001       RXSENH= 142+RXSEG0       ; Fill buffer         31       ; RX Error Codes       ; Read error Code       ; RX Error Codes         32       000013       RXSETH= 42+RXSEG0       ; Fill buffer         34       0000013       RXSETH= 42+RXSEG0	14	177172	RXDB=	RXCS+2	;Data Bu	ffer
17       Image: Constraint of the sector of th						
18       100000       KXSSER= 100000       ;Error         19       040000       KXSSIN= 040000       ;Extended address bits         21       004000       KXSSX= 03000       ;Extended address bits         22       004000       KXSSX= 03000       ;Extended address bits         23       00400       KXSSX= 003000       ;Density (1=double,0=single)         24       000200       KXSSIN= 000200       ;Tansfer function         25       00100       RXSSIN= 000040       ;Done         27       000020       KXSSUN= 000040       ;Done         28       000016       KXSSIN= 000016       ;Function select         29       000001       RXSFIL= 0*2+RXSSG0       ;Enpty buffer         30       100001       RXSFIL= 0*2+RXSSG0       ;Fill buffer         34       000005       KXSKIE 2*2+RXSSG0       ;Fill buffer         35       000001       RXSFIL= 2*2+RXSSG0       ;Fill buffer         36       000001       RXSKIE 2*2+RXSSG0       ;Fill buffer         37       00001       RXSKIE 2*2+RXSSG0       ;Fill buffer         38       00001       RXSKIE 2*2+RXSSG0       ;Fill buffer         39       00001       RXSKIE 2*2+RXSSG0       ;Fill buffer			; RX Coi	itrol and Status Bits	5	
19       040000       FX551F       040000       ;Entitialize controller         20       030000       FX551F       04000       ;Etended address bits         21       004000       FX552F       04000       ;InftXalize controller         22       003000       FX551F       000400       ;InftXalize controller         23       000400       FX551F       000200       ;Density (1=double,0=single)         24       000200       FX551F       000200       ;Density (1=double,0=single)         25       000100       FX551F       000200       ;Density (1=double,0=single)         26       000400       FX551F       000400       ;Density (1=double,0=single)         26       000400       FX551F       00040       ;Density (1=double,0=single)         27       00020       FX551F       00040       ;Density (1=double,0=single)         28       000016       FX551F       00040       ;Density (1=double,0=single)         29       000001       FX551F       00001       ;Density (1=double,0=single)         30       000001       FX551F       000001       ;Dittselect         31       FX       FX551F       000001       ;Etent         34       000001		100000	DVCCED-	100000	t Emmon	
20         030000         FXSSXA 03000         FExtended address bits           21         004000         KSSVA 04000         (1 if RX02) 0 if RX01           22         003000         FXSSXA 003000         ;Density (1=double;0=single)           23         000400         FXSSXA 00300         ;Density (1=double;0=single)           24         000200         FXSSXA 00200         ;Tinsfer function           25         00100         RXSSIN= 000040         ;Done           27         000020         FXSSUN= 000016         ;Function select           28         000016         KXSSIN= 000016         ;Function select           29         000001         RXSSIN= 000016         ;Function select           29         000001         RXSSIN= 000016         ;Function select           20         000001         RXSSIN= 00016         ;Function select           21         000001         RXSSIN= 00016         ;Function select           23         000001         RXSSIN= 00016         ;Function select           24         000003         RXSSIN= 242+RXSSG0         ;Function select           25         000001         RXSSIN= 242+RXSSG0         ;Function select           26         000001         RXSSIN= 442+RXSSG0						(=)
21       004000       RXSSU2=004000       i1 if RX02; 0 if RX01         22       003000       RXSSU2=004000       ;Density (1=double,0=single)         23       000400       RXSSUE=000400       ;Density (1=double,0=single)         24       000200       RXSSUE=000100       ;Interrupt enable         25       000100       RXSSUE=000100       ;Interrupt enable         26       000010       RXSSUE=000010       ;Done         27       000020       RXSSUE=000010       ;Done         28       000016       RXSSG=000001       ;Done         29       000001       RXSSG=000001       ;GO         30       000001       RXSSE       ;Function Codes (in RXSSFN) with GD bit preset         32       000001       RXSSEM= 142+RXSSG0       ;Fill Duffer         34       000003       RXSSEM=242+RXSSG0       ;Fead sector         36       000017       RXSSET=242+RXSSG0       ;Kead status         39       000015       RXSND=42+RXSSG0       ;Kead status         39       000017       RXSND=52+RXSSG0       ;Write sector with deleted data         40       000017       RXSND=52+RXSSG0       ;Write sector with deleted data         41       ;RX Error Codes       ;Drive r						
22       03000       RXSSXX= 003000       jUnised bits         23       000400       RXSSDE= 000400       ;Density (i=double,0=single)         24       000200       RXSSTE= 000100       ;Interrupt enable         25       00100       RXSSDE= 000040       ;Done         27       000020       RXSSDE= 000010       ;Done         28       000016       RXSSF=000016       ;Function select         29       000001       RXSSF=000001       ;GO         30       :RX Function Codes (in RXSSFN) with GO bit preset         32       :RX Function Codes (in RXSSFN) with GO bit preset         34       :RXSFL= 0*2+RXSSGO       ;Fill buffer         34       :RXSFT= 1*2+RXSSGO       ;Fempty buffer         35       :RXSFT= 3*2+RXSSGO       ;Read sector         37       :RXSFT= 5*2+RXSSGO       ;Kead status         38       :RXSFT= 5*2+RXSSGO       ;Kead status         39       :RXSFT= 000400       ;Unit selected         41       :RXSFT= 000400       ;Unit selected         42       :RX Error Codes       :RXSFT= 1*2*RXSSGO         43       :RXSFT= 000400       ;Unit selected         44       :RXSFT= 000400       ;Unit selected         45					• • •	
23       00400       RXSDE= 000400       Density (1=double,0=single)         24       000200       RXSTR= 000200       ;Transfer function         25       600100       RXSSL= 000100       ;Interrupt enable         26       000040       RXSSU= 000020       ;Junt select         28       000016       RXSSU= 000016       ;Function select         29       000001       RXSSU= 000001       ;GU         30       000001       RXSSU= 000001       ;GU         31       ;RX Function Codes (in RXSSFN) with GD bit preset         32       000001       RXSSU= 22+RXSSGD       ;Fill buffer         34       000003       RXSEN= 22+RXSSGD       ;read ector         35       000001       RXSRD= 24+RXSSGD       ;read ector         36       000013       RXSRD= 24+RXSSGD       ;kead etatus         39       000015       RXSMD= 6+2+RXSGD       ;kead error code         41       000017       RXSRD= 24+RXSSGD       ;Unit selected         42       ;RXEUT 742+RXSGD       ;Unit selected       ;Hit         44       000017       RXSRD= 6+2+RXSGD       ;Unit selected       ;Hit         45       000200       RXEND= 002200       ;Unit selected       ;Hit						
24       000200       RXsSTR= 000200       'Transfer function'         25       600100       RXsSIE=000100       'Interrupt enable'         26       000040       RXsSUM= 000040       'jone         27       000020       RXsSUM= 000016       'junt select         28       000016       RXsSVM= 000016       'function select         29       000001       RXSFN=000016       'function select         30       1       'function Codes (in RXSSFN) with GD bit preset         31       'function Codes (in RXSSVM) vith GD bit preset         32       000001       RXSFN=24*RXSSG0       'fill buffer         34       000005       RXSKM=24*RXSSG0       'jentie sector         35       000005       RXSKV=24*RXSSG0       'jendia density         36       000007       RXSKD=3*2*RXSG0       'jendia density         37       000011       RXSKD=7*2*RXSG0       'jendia density         38       000013       RXSKD=7*2*RXSG0       'jendia density         39       000015       RXSKD=7*2*RXSG0       'jendia density         40       000017       RXSKD=7*2*RXSG0       'jendia density         41       'fill buffer       'jendia density         42       'jendia d						
25       G00100       RXsSIE= 000100       Interrupt enable         26       000040       RXsSDN= 000040       ;Done         27       000020       RXsSUN= 000016       ;Unit select         28       000016       KXsSGG= 00001       ;GO         30       ;RX Function Codes (in RXSSFN) with GD bit preset         31       ;RX Function Codes (in RXSSFN) with GD bit preset         32       :STIL = 0*2+RXSSGO       ;Fill buffer         34       000001       RXSSID= 4*2+RXSSGO       ;write sector         35       000005       KXsWHT = 2*2+RXSSGO       ;write sector         36       000011       RXSSID = 4*2+RXSSGO       ;kead sector         37       000011       RXSSID = 4*2+RXSSGO       ;kead sector         38       000013       RXSRIE = 7*2+RXSGO       ;kead sector         39       000015       RXSND = 6*2+RXSSGO       ;kead error code         41       :       :       ;RX Error Codes       :         42       :       ;RX Error Codes       :       :         43       :       :       :       :       :         44       :       :       :       :       :         45       :       : <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
26       000040       RXSSDN= 000040       ;Done         27       000020       RXSSUN= 600020       ;Unit select         28       000016       RXSSTN= 000016       ;Function select         29       000001       RXSSTN= 00001       ;GO         30       ;RX Function Codes (in RXSSFN) with GD bit preset         32       ;RX Function Codes (in RXSSFN) with GD bit preset         34       000003       RXSENF= 1*2+RXSSGO       ;Fill buffer         34       000005       RXSWE = 3*2+RXSSGO       ;Fead sector         35       000001       RXSSTD = 4*2+RXSSGO       ;Fead sector         36       000011       RXSSTD = 5*2+RXSSGO       ;Read sector         37       000013       RXSRD = 5*2+RXSSGO       ;Write sector with deleted data         40       000017       RXSRD = 5*2+RXSSGO       ;Write sector with deleted data         41	-					
27       000020       RX\$SUN= 000010       ;Function select         28       000016       RX\$SFN= 000010       ;Function select         29       000001       RX\$SGD= 000001       ;GO         30       ;RX Function Codes (in RX\$SFN) with GD bit preset         32       ;RX Function Codes (in RX\$SFN) with GD bit preset         33       00001       RX\$FIL= 0*2*RX\$SGD       ;Fill buffer         34       00003       RX\$SHW= 1*2*RX\$SGD       ;Fill sector         35       000005       KX\$KHT= 2*2*RX\$SGD       ;kmets sector         36       000007       KX\$SHD= 3*2*RX\$SGD       ;kmed sector         37       000011       RX\$STD= 4*2*RX\$SGD       ;kead sector         38       000013       RX\$SHD= 6*2*kX\$SGD       ;kead sector         39       000015       RX\$HD= 6*2*kX\$SGD       ;kead error code         41        ;RX Error Codes       ;         42       ;RX Error Codes       ;       ;         43       000000       RX\$ESD= 000200       ;Drive ready         44       000400       RX\$ESD= 000020       ;Density error         45       000200       RX\$ESD= 000020       ;Drive density         46       000000       RX\$ESD= 000020						pt enable
28       000016       HXSSFN= 000016       ;Function select         29       000001       HXSSG0= 000001       ;GO         31       ;RX Function Codes (in RXSSFN) with GD bit preset         32       000001       RXSFIL= 0*2+RXSSG0       ;Fill buffer         34       000005       RXSFT= 2*2+RXSSG0       ;Fill buffer         35       000001       RXSST= 2*2+RXSSG0       ;Read sector         36       00001       RXSST= 4*2+RXSSG0       ;Read sector         37       000011       RXSST= 5*2+RXSSG0       ;Read sector         39       000015       RXSRT= 5*2+RXSSG0       ;Write sector with deleted data         40       000017       RXSEC 7*2+RXSSG0       ;Write sector with deleted data         41       ;RX Error Codes       ;Kead status       ;Kead status         42       ;RX Error Codes       ;Drive ready       ;Drive ready         44       000400       RXESD= 000100       ;Drive density       ;Drive density         45       000200       RXESD= 000100       ;Drive density       ;Drive density         48       000000       RXESD= 000100       ;Drive density       ;Drive density         49       000004       RXESD= 000020       ;Density error       ;Drive density </td <td></td> <td></td> <td></td> <td></td> <td>•</td> <td></td>					•	
29       000001       RX\$SGD= 000001       ;GO         30       ;RX Function Codes (in RX\$SFN) with GD bit preset         32       ;RX Function Codes (in RX\$SFN) with GD bit preset         32       ;SETL B042+RX\$SGD       ;Fill buffer         33       000001       RX\$FIL= 0*2+RX\$SGD       ;Fill buffer         34       000003       RX\$FW= 1*2+RX\$SGD       ;Fill buffer         35       000005       RX\$WRT= 2*2+RX\$SGD       ;write sector         36       000001       RX\$STD= 4*2+RX\$SGD       ;Read sector         37       000011       RX\$STD= 4*2+RX\$SGD       ;Set media density         38       000013       RX\$SRJ= 5*2+RX\$SGD       ;Kead status         39       000015       RX\$KEC= 7*2+RX\$SGD       ;Write sector with deleted data         40       000017       RX\$ENC= 7*2+RX\$SGD       ;Write sector with deleted data         41       ;RX Error Codes       ;Unit selected         42       ;RX Estum= 000400       ;Unit selected         44       000400       RXESD= 000100       ;Drive ready         46       000100       RXESD= 000020       ;Drive density         47       000040       RXESD= 000020       ;Drive density         48       000020       RXE					•	
30       ; RX Function Codes (in RXSSFN) with GD bit preset         31       ; RX Function Codes (in RXSSFN) with GD bit preset         32       000001       RXSFIL= 0*2+RXSSG0       ; Fill buffer         34       000003       RXSEME 1*2+RXSSG0       ; Empty buffer         35       000005       RXSWRT= 2*2+RXSSG0       ; Empty buffer         36       000007       RXSWRT= 2*2+RXSSG0       ; Feed sector         37       000011       RXSRD= 4*2+RXSSG0       ; Feed sector         38       000013       RXSRD= 4*2+RXSSG0       ; Feed status         39       000015       RXSWDD= 6*2+RXSSG0       ; keed error code         41         ; RX Error Codes         42       ; RX Error Codes       ;       ; Drive ready         44       000400       RXESUN= 000400       ; Unit selected         44       000400       RXESD= 000100       ; Drive ready         45       000200       RXESD= 000100       ; Drive density         46       00010       RXESD= 000200       ; Drive density         47       00040       RXESD= 000020       ; Drive density         48       000020       RXESD= 000020       ; Drive density         50       000001<					-	n select
31       ; RX Function Codes (in RXSSFN) with GO bit preset         32		000001	RX\$\$GU=	000001	; GU	
32       000001       RXSFIL= 0*2+RXSSG0       ;Fill Duffer         33       000003       RXSEMF= 1*2+RXSSG0       ;Empty buffer         35       000005       RXSRMT= 2*2+RXSSG0       ;write sector         36       000007       RXSRD= 3*2+RXSSG0       ;Read sector         37       000011       RXSRD= 3*2+RXSSG0       ;Set media density         38       000013       RXSRD= 4*2+RXSG0       ;Set media density         39       000015       RXSRD= 6*2+RXSSG0       ;Write sector with deleted data         40       000017       RXSRD= 6*2+RXSSG0       ;Write sector with deleted data         41						
33       000001       RXSFIL= 0*2+RXSSG0       ;Fill buffer         34       000003       RXSEMF= 1*2+RXSSG0       ;Empty buffer         35       000005       RXSKHT= 2*2+RXSSG0       ;wite sector         36       000007       RXSKHT= 2*2+RXSSG0       ;Read sector         37       000011       RXSSTD= 4*2+RXSSG0       ;Set media density         38       000013       RXSRT= 5*2+RXSG0       ;Set media density         39       000015       RXSWDD= 6*2+RXSG0       ;Write sector with deleted data         40       000017       RXSRC= 7*2+RXSG0       ;Write sector with deleted data         40       000017       RXSRUE 000400       ;Unit selected         41			; RX Fui	iction Codes (in RX\$\$	FN) with GU bit pres	et
34       000003       RXSEMP= 1*2+RXSSG0       ;Empty buffer         35       000005       RXSWRT= 2*2+RXSSG0       ;write sector         36       000007       RXSKED= 3*2+RXSSG0       ;Read sector         37       000011       RXSSTD= 4*2+RXSSG0       ;Set media density         38       000013       RXSRT= 5*2+RXSSG0       ;Kead status         39       000015       RXSWDD= 6*2+RXSSG0       ;Write sector with deleted data         40       000017       RXSWLC= 7*2+RXSG0       ;Write sector with deleted data         41		000001	DVecti -	0+2+BXCCCO		<u> </u>
35       000005       KX\$WRT= 2*2+RX\$\$GD       ;write sector         36       000007       KX\$KEL= 3*2+RX\$\$GD       ;Read sector         37       000011       RX\$STD= 4*2+RX\$\$GD       ;Set media density         38       000013       RX\$RST= 5*2+RX\$\$GD       ;Kead status         39       000015       RX\$WDD= 6*2+RX\$\$GD       ;Kead error code         40       000017       RX\$KEC= 7*2+RX\$\$GD       ;Kead error code         41					•	
36       000007       KX\$KED= 3*2+RX\$\$G0       jRead sector         37       000011       RX\$STD= 4#2+RX\$\$G0       jSet media density         38       000013       RX\$RST= 5*2+RX\$\$G0       jKead status         39       000015       RX\$RD= 6*2+KX\$\$G0       jkrite sector with deleted data         40       000017       RX\$RD= 6*2+KX\$\$G0       jkrite sector with deleted data         40       000017       RX\$RD= 6*2+KX\$\$G0       jkrite sector with deleted data         40       000017       RX\$RD= 6*2+KX\$\$G0       jkrite sector with deleted data         41	-					
37       000011       RXSSTD= 4*2+RX\$\$GD       ;Set media density         38       000013       RXSRST= 5*2+RX\$GO       ;Kead status         39       000015       RX\$WDD= 6*2+RX\$GO       ;Write sector with deleted data         40       000017       RX\$RC= 7*2+RX\$GO       ;Write sector with deleted data         41					• • • •	-
38       000013       RXSRST= 5*2+RXSSGD       ; kead status         39       000015       RXSWDD= 6*2+RXSSGD       ; write sector with deleted data         40       000017       RXSREC= 7*2+RXSSGD       ; kead error code         41						
39       000015       RX\$wDD= 6*2+kX\$\$GO       ;write sector with deleted data         40       000017       RX\$kEC= 7*2+RX\$\$GO       ;kead error code         41						
40       000017       RXSKEC= 7*2+RXSSGD       ; kead error code         41       ; RX Error Codes       ;         42       ; RX Error Codes       ;         44       000400       ; Wnit selected         45       000200       ; XE\$DR= 000200       ; Drive ready         46       000100       RXE\$DD= 000100       ; Deleted data         47       000040       RXE\$DN= 000040       ; Drive density         48       00020       RXE\$DN= 000004       ; Density error         49       000004       RXE\$ID= 000004       ; Initialize done         50       000001       RXESCR= 000001       ; CRC error         51       ;       iscellaneous Definitions       ;         53       ;       SBTTL BOUTS-TU58 Definitions and Protocol Equates					-	
41       ; RX Error Codes         43       ; Unit selected         44       000400       ; Unit selected         45       000200       ; Drive ready         46       000100       RXE\$DP=000100       ; Deleted data         47       000400       RXE\$DP=000020       ; Density error         48       000020       RXE\$DP=000020       ; Density error         49       000004       KL\$ID=000004       ; Initialize done         50       00001       RXE\$CR= 000001       ; CRC error         51       ;       ; Miscellaneous Definitions       ;         53       ; Miscellaneous Definitions       ;       ;         54       000010       RETRY= %.       ;Number of retries         55       .SBTTL BOUTS-TU58 Definitions and Protocol Equates						
42       ; RX Error Codes         43		000017	RASREC-	/+2+KX\$\$GU	;Read er	for code
43         44       000400       RXESUN= 000400       ;Unit selected         45       000200       RXESDR= 000200       ;Drive ready         46       000100       RXESDD= 000100       ;Deleted data         47       00040       RXESDN= 000040       ;Drive density         48       00020       RXESDE= 000020       ;Density error         49       000004       RXESCR= 000004       ;Initialize done         50       000001       RXESCR= 000001       ;CRC error         51       .       .       .         52       .       .       .         53       .       .       .         54       000010       RETRY= %.       .       .         55       .       .       .       .         56       .       .       .       .			• DY 5+	or Codes		
44       000400       RXESUN= 000400       ;Unit selected         45       000200       RXESUN= 000200       ;Drive ready         46       000100       RXESDN= 000100       ;Deleted data         47       000040       RXESDN= 000040       ;Drive density         48       000020       RXESDE= 000020       ;Density error         49       000004       RXESCR= 000001       ;CRC error         50       000001       RXESCR= 000001       ;CRC error         51       .       .       .         52       .       .       .         53       .       .       .         54       000010       RETRY= %.       .       .         55       .       .       .       .         56       .       .       .       .			, RA ELL	of codes		
45       000200       kXE\$DR= 000200       ;Drive ready         46       000100       RXE\$DD= 000100       ;Deleted data         47       000040       RXE\$DN= 000040       ;Drive density         48       000020       RXE\$DE= 000020       ;Density error         49       00004       RXE\$DE= 000004       ;Initialize done         50       000001       RXE\$CR= 000001       ;CRC error         51       .       .       .         52       ; Miscellaneous Definitions       .         53       .       .       .         54       000010       RETRY= %.       ;Number of retries         55       .       .       .         56       .       .       .		000400	RYFCUN=	000400	· linit ea	lected
46       000100       RXE\$DD= 000100       ;Deleted data         47       000040       RXE\$DN= 000040       ;Drive density         48       000020       RXE\$DE= 000020       ;Density error         49       000004       RXE\$DD= 000004       ;Initialize done         50       000001       RXE\$CR= 000001       ;CRC error         51       .       .       .         52       .       .       .         53       .       .       .         54       000010       RETRY= %.       ;Number of retries         55       .       .       .         56       .       .       .						
47       000040       RXE\$DN= 000040       ;Drive density         48       00020       RXE\$DE= 000020       ;Density error         49       000004       RXE\$D= 000004       ;Initialize done         50       000001       RXE\$CR= 000001       ;CRC error         51       .       .       .         52       .       .       .         53       .       .       .         54       000010       RETRY= %.       .       .         55       .       .       .       .         56       .       .       .       .					-	-
48       000020       RXE\$DE= 000020       ;Density error         49       000004       RXL\$ID= 000004       ;Initialize done         50       000001       RXE\$CR= 000001       ;CRC error         51       .       .       .         52       .       .       .         53       .       .       .         54       000010       RETRY= 8.       .         55       .       .       .         56       .       .       .		-			• • • • • •	
49         000004         KXE\$ID= 000004         ; Initialize done           50         000001         RXE\$CR= 000001         ; CRC error           51         ;         Miscellaneous Definitions         ;           52         ; Miscellaneous Definitions         ;           53         ;         Number of retries           54         000010         RETRY= %.         ;Number of retries           56         .SBTTL BOUTS-TU58 Definitions and Protocol Equates						
50         000001         RXESCR= 000001         ;CRC error           51         ;         Miscellaneous Definitions           52         ;         Miscellaneous Definitions           53         ;         Number of retries           54         000010         RETRY= %.         ;           55         .SBTTL BOUTS-TU58 Definitions and Protocol Equates						
51       ; Miscellaneous Definitions         52       ; Miscellaneous Definitions         53       ; Number of retries         54       000010       RETRY= %.       ; Number of retries         55       .SBTTL BOUTS=TU58 Definitions and Protocol Equates						
52       ; Miscellaneous Definitions         53       ; Miscellaneous Definitions         54       000010       RETRY= %.       ; Number of retries         55       .       .       .       .         56       .SBTTL BOUTS-TU58 Definitions and Protocol Equates		000001	RAESCR-		, CRC err	01
53     54     000010     RETRY= %.     ;Number of retries       55     .SBTTL BOUTS-TU58 Definitions and Protocol Equates			: Miero	laneous Definitions		
54     000010     RETRY= 8.     ;Number of retries       55     .SBTTL BOUTS-TU58 Definitions and Protocol Equates			, midte.	Lancous sermicions		
55 56 .SBTTL BOUTS-TU58 Definitions and Protocol Equates		000010	RETRV=	8.	Number	of retries
56 .SBTTL BOUTS-TU58 Definitions and Protocol Equates		000010	NEIRI-	~.	, Number	AT TCCITC3
				-SBTTL BOOTS-TUSP De	finitions and Protoc	ol Fquates
				100111 00010 1000 De		or synates

# KXT11-A21KFIRMWAREMACRUV04.005-OCT-8122:56:27PAGE48-1BOUTS-TU58DEFINITIONSANDPROTOCOLEQUATES

58 59		; Absolute add	iress definitions	
60 61	000002	FILNAM = 000	002	;Address of RAD50 filename for ; stand-alone program loading
62 63 64 65	001000	DIRBUF = 001	000	<pre>; Start of 512. word buffer used ; for RT-11 directory operations ; in stand-alone loading</pre>
66 67		; TU58 Addres	s definitions	
68	176540	TISCSR = RCS		DI perciver control and status
69	176542			;DL receiver control and status
70		TISBER = RBU		;DL receiver data buffer
70	176544	TOSCSR = XCS		;DL transmitter control and status
72	176546	TOSBFR = XBU	· 5 Z	;DL transmitter data buffer
73				
74		; TUS8 Kadial	Serial Protocol codes	
75			· · · · · · · · · · · · · · · · · · ·	
76 77		; Flag Byte D	efinitions:	
78	000001		0.004.5	Debe weeken (1
79		R\$\$DAT = °B<		;Data message flag
80	000002 000004	R\$\$CTL = ^B<		;Control message flag
		R\$\$INT = ^B<		;Initialize flag
81 82	000020	R\$\$CUN = ^B<		;Continue flag
82	000023	$R$ \$\$XOF = $^B$ <		;XOFF
84				
85		; control paci	<pre>ket operation codes:</pre>	
86	000000	RSNOP = 0.		;No-operation
87	000001	$\frac{1}{R$INIT} = 1.$		
88	000002	$\frac{RSINII}{RSREAD} = 2.$		;Initialize ;Read operation
89	000003	$\frac{RSWRIT}{RSWRIT} = 3.$		;write operation
90	000004	RSCOMP = 4.		;Compare (NOP on TU58)
91 91	000005	$\frac{RCOMP}{RSPOSI} = 5.$		;Position operation
92	000006	$\frac{1}{1}$		;Abort (NOP on TU58)
93	000007	RSDIAG = 7.		;Diagnose
94	000010	RSGETS = 8.		;Get status
95	000011	RSSETS = 9.		;Set status (NOP on TU58)
96	000012	RSGETC = 10.		;Get characteristics
97	000013	RSSETC = 11.		Set characteristics (NOP on TU58)
98	000100	· · · · · · ·	01000000>	;*END message
99				, 200 00000
100		; END packet :	success codes:	
101				
102	000000	S\$NORM = 0.		;Normal success
103	000001	S\$KETR = 1.		;Success but with retries
104	177776	S\$PART = -2.		;Partial operation (end of medium)
105	177770	SSUNIT = -8.		;Invalid unit number
106	177767	S\$CART = -9.		;No cartridge
107	177765	S\$WPRT = -11		;Cartridge write protected
108	177757	SSDCHK = -17	-	;Data check error
109	177740	S\$SEEK = -32		;Seek error (block not found)
110	177737	SSMOTR = -33		;Motor stopped
111	177720	SSOPCD = -48	•	;Invalid operation code
112	177711	SSRECN = -55	•	;Invalid record number
113				
114		.SBTT	L BOOTS-RT11 Definitio	ns and Equates

1.1

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 48-2 BOOTS-RT11 DEFINITIONS AND EQUATES

115			
116		; RT-11 Directory Structure Def	Einitions
117			
118	001000	SEGALO = DIRBUF	;Number of segments allocated
119	001002	NXTSEG = DIRBUF+2	;Number of next logical segment
120	001004	HGHSEG = DIRBUF+4	;Highest segment in use
121	001006	XTRBYT = DIRBUF+6	;Number of extra bytes per entry
122	001010	STRBLK = DIRBUF+10	;Starting block# for files
123			; in this segment
124	000016	ENTSIZ = 7 * 2	;Size of a directory entry
125	000010	D.FLEN = 10	;Offset to file length in entry
126	000400	TENTAS = $000400$	;Flag for tentative file entry
127	001000	EMPTYS = 001000	;Flag for empty area entry
128	002000	PERMFS = 002000	;Flag for permanent file
129	004000	ENDSGS = 004000	;Flag for end of segment
130			
131		; RT-11 System Communications /	Area Definitions
132		· ·	
133	000040	RI\$STA = 000040	;Start address for program
134	000042	<b>RT\$ISP = 000042</b>	;Initial stack pointer
135	000044	RT\$JSW = 000044	;Job status word
136	000046	RT\$USR = 000046	;USR load address
137	000050	RT\$HGH = 000050	;Job high memory limit
138	000052	RT\$EMT = 000052	;(Byte) EMT error code
139	000053	RT\$UER = 000053	;(Byte) User error code
140	000054	RT\$RMN = 000054	;Base address of resident monitor
141	000056	RT\$FCH = 000056	;(Byte) Console fill character
142	000057	RT\$FCT = 000057	;(Byte) Console fill count

### KXT11-A2 1K FIRMWARE MACRO VO4.00 5-0CT-81 22:56:27 PAGE 49 BOOTS-PROGRAM ENTRY POINT

1 2						.SBTTL BOOTS-Progr	am entry point
3 4 5 6				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
7				1111			1111
8							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
9 10				,,,,,,,,,	;;;;;;;	• • • • • • • • • • • • • • • • • • • •	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10 11 12 13 14				; here a	ind expe		the ODT prompt, so we get ext, followed by a CR or a B.CNTL as follows:
15				; 811	7:0	= TU58	
16				;		= RX01/02	
17 18 19				; ; ; BII	re	sed by stand-alone v ead routine. evice number	olume loader to select proper
20				;			
21 22 23				; call			000000, bit 15 of B.CNTL, d the bootstraps will be
24							
25 172164 26 172164 27	012737	000072	176544	BOOTS::	MOV	#TUBAUD,@#TO\$CSR	;Set TU58 Baud Rate
28 29				; Jump h	ere wit	th ODT if booting TU	58's at other than default baud rate
30 172172				STTUBD::			
31 172172 32	010667	175566			MOV	SP, IN. USR	;Permit HALTs and BREAKS ; by making IN.USR non-zero
33 172176					CLR	R4	Assemble new B.CNTL here
34 172200		177304			CALL	GETCHR	;Keyboard character in R2
35 172204		000104			CMPB	R2,# D	;DD = TU58 cassette
36 172210 37 172212		000200			BEQ Mov		;R4 is clear for DD
38 172216		000130			CMP	#DEVBIT,R4 R2,# <sup>*</sup> X	;R4 bit 7 is set for DX, DY ;DX = KX01 or RX02
39 172222		000100			BEQ	1\$	;DX = RX01  or  RX02, the code's
40 172224		000131			CMP	R2,#*¥	; the same- it knows both den-
41 172230	001402				BEQ	1\$	; sities, DMA, non-DMA
42 172232					ABORT	<illegal device="" na<="" td=""><td>me&gt;</td></illegal>	me>
43 44 172236	004767	177246		15:	CALL	GETCHR	;Get device number or CR
45 172242				- • •	CMP	#15,K2	; is it CR?
46 172246					BEQ	3\$	;CR means drive 0
47 172250	162702	000060			SUB	#*0,R2	;Drive 0?
48 172254					BEQ	3\$	;Yup.
49 172256					DEC	R2	;Drive 1?
50 172260					BEQ	2\$	;Yes, skip the ABORT
51 172262 52					ABORT	<illegal numb<="" td="" unit=""><td>er&gt;</td></illegal>	er>
53 172266	005204			25:	INC	R4	;For unit 1.
54 172270		175474		35:	MOVB	R4,B.CNIL	;Set device, unit information.
55 172274		175470			TST	B.CNTL	;Test NO.LOW
56 172300					BPL	45	;we have low memory
57							;We don't, so go to UD1

KXT11-A2 1K FIRMWARE MACRO V04.00 5-DCT-81 22:56:27 PAGE 49-1 -----> HALT AT PC=172264 INDICATES "ILLEGAL UNIT NUMBER"

	172302					ABORT	<no can<="" low="" memory,="" th=""><th>'t boot&gt;</th></no>	't boot>
59 60 61 62 63 64 65					; trap ; expla ; devic	to 4 em nation e prima:	ulation and reset the below) and set up the	ous timeout trap vector, enable bus. we do a delay (see stack so the stand-alone booter and the information they need passed below).
66 67	172306 172314 172322	012737	172370 000300	00000 <b>4</b> 000006	45:	MOV MOV Reset	#BADBUT,@#4 #PRI6,@#6	;If we time out, we want to re- ;initialize everything. ;For now, init. the bus.
70 71 72 73 74					; ; ; ;	which which is nec	perform a long initia. do an automatic boot :	lon also screws up some devices lization sequence, such as RX02°s, from drive 0. The long delay below sure drive 1 is ready if a boot
77 78 79	172324 172336 172342		175430			DELAY Mov Mov	R0,R1,9. #\$\$TACK,SP SP,TRAP4	;Delay 2 seconds ;Initialize the stack. ;Set up trap-to-4 emulation ;by making TRAP4 non-zero
81 82 83 84	172352 172354 172360	042702	037776 177776			MOV MUV BIC MUV	#37776,(SP) R4,R2 #^C <devnum>,R2 R2,-(SP)</devnum>	;Some boots need a memory-top ; address here, so 8k will do ;Boot control word here ;Want only unit no. in R2 ;And we'll save it too.
87	172362 172364 172366					TSTB BMI BR	R4 RXBOOT Tuboot	;Bit 7 set for RX01/02 ;Go to floppy boot ;Go to TU58 boot
90 91	172370 172370 172374	012706	167644		BADBOT:	MOV Abort	#\$\$TACK,SP <unexpected td="" timeout<=""><td>;Restore the stack during boot&gt;</td></unexpected>	;Restore the stack during boot>

/

# KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 50 BOOTS-RX01/RX02 BOOTSTRAP

1	.SBTTL BOOT	S-RX01/RX02 Bootstrap
2		
3		; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
4	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5	;;;;	,,,,
6	;;;; FLOPPY	BUOTSTRAP ;;;;
7	;;;;	;;;;
8	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
9	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10		
11	; This routine will bootstr	ap either floppy drive, at the density of the
12	; media mounted in that dri	ve.
13		
14 172400	RXBOOT:	
15 172400 012746 177170	MOV #RXCS,-(SP)	;Need floppy CSR for CHK240
16 172404 005737 177170	TST @#RXCS	;If not there, time out via 4
17 172410 000240	NOP	;to ST173 and reset the world
18 172412 012701 001000	MOV #512.,R1	;Byte count
19 172416 005000	CLR RO	;Starting block number
20 172420 005004	CLR R4	;RAM buffer address = 000000
21 172422 004767 000402	CALL DREAD	;LOAD IT ALL IN

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 51 BOUTS-DISTINGUISHING TYPE OF BOOT BLOCK

1						.SETTL BOOTS-	Distinguishing type of	boot block
23					,,,,,,,,,,,,,,,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;;;;;;;;;
4					,,,,,,,,,,,,,,	* ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;;;;;;;;;;
5					;;;;			1111
6					;;;; DIS	TINGUISH STANDARD	FROM STAND-ALONE FROM	1111
7					,,,,	NUN-BOOTA	BLE VOLUMES.	;;;;
8					1111			7777
9						*****	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	111111111
10							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
11								
12					; The CHK240	) routine will rep	eat powerup sequence i	f location 0 does not
13							ootstrap (i.e., does n	
14					; in it). 1	it starts executio	n of the booted progra	m if there's a 240,
15					; and goes t	to the stand-alone	program loader if the	re's a 260.
16					· •		• • •	
17	172426				CHK240:			
18	172426	022737	000240	000000	CMP	#240,@#0	;Did we rea	d a valid bootstrap?
19	172434	001410			BEQ	15		•
20	172436	022737	000260	000000	CMP	#260,@#0		
21	172444	001447			BEQ	STANDB	;Stand-alon	e volumes start with 260
22	172446	004767	175766		CALI	VECSET	;Kestore wi	ped-out vectors
23	172452				ABOR	T <no bloc<="" doot="" td=""><td>k on volume&gt;</td><td>-</td></no>	k on volume>	-
24								
25	172456	012601			1s: MOV	(SP)+,R1	;Unit CSR a	ddress
26	172460	012600			MOV	(SP)+,R0	junit numbe	r

KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE 52 BOOTS-TU58 BOOTSTRAP

1						.SBTTL BOOTS-TU58 Boots	trap			
2										
3				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
4					,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
5				,,,,			1111			
6				;;;;		TU58 TAPE CASSETTE BOOTS				
7				;;;;			;;;;			
8						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
9				;;;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
10										
11					.ENABL	LSB				
12 172				TUBUOT:						
		012746			MOV	#TI\$CSR,-(SP)	;CHK240 wants TU58 CSR			
		012701	176544		MOV	#TOSCSR,R1	;R1 -> output CSR for TU58 serial line			
15 172					CLR	R3	;Set R3 = 0 (Two NULLs)			
16 172		005211			INC	eR1	;Start transmitting BREAK to TU58			
		004767	001132		CALL	CHSOUT	;Send eight NULLS			
18 172				15:	TSTB	@K1	;Is transmitter ready again yet?			
19 172					BPL	15	;If PL no - wait			
		042711	000001		BIC	#XC.BRK,@R1	;Else stop sending BREAK now			
		012703			MOV	(PC)+,R3	;Get two INIT commands for TU58			
22 172		004	004		.BYTE	RSSINT, RSS1NT				
23 172					CALL	@R5	;And transmit them			
		005741			TST	-(R1)	;Dump any garbage char in TISBUF			
		105737	176540	2\$:	TSTB	@#TI\$CSR	;Is character available from the TU58?			
		100375			BPL	2\$	;If PL, no - wait in loop			
		121127	000020		CMPB	@R1,#R\$\$CON	;If so, was it a CONTINUE flag?			
28 172		001402			BEQ	3\$	;If EQ, yes- go anead			
29 172	2540				ABORT	<tu58 er<="" initialization="" td=""><td>ror&gt;</td></tu58>	ror>			
30										
31				; TU58	is now i	nitialized. Prepare to	read block #0.			
32										
33 172	2544	005000		3\$:	CLR	RO	;Block number = 0			
34 172	2546	012701	001000		MOV	#512.,R1	;Byte count = one block			
35 172	2552	004767	000212		CALL	READZU	Attempt to read the block			
36 172	2556	100323			BPL	Снк240	; If PL, read was successful			
37 172	2560				ABURT	<tu58 0="" block="" erro<="" read="" td=""><td><pre>&gt;</pre></td></tu58>	<pre>&gt;</pre>			
38					.DSABL	LSB				

.

.

### KXT11-A2 1K FIRMWARE MACRU V04.00 5-0CT-81 22:56:27 PAGE 53 BOOTS-STAND-ALONE VULUME BOOTSTRAP

1						.SBTTL BOOIS-Stand-alo	ne volume bootstrap
2 3				;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
. 4				;;;;;;	,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5				;;;;;			;;;;
6				;;;;		STAND-ALONE-VOLUME BOO	TSTRAP ;;;;
7				. ;;;;			;;;;
8				;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
9				;;;;;;	,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	**************
10							
11							ams (assumed to be in RT-11 .SAV
12							ctured TU58 cartridge. It is
13				; invo	ked if t	he first word in block O	of the cartridge is a 260.
14							
	172564		00000	STANDB		+ 4 - 10 0	
		012700	000001		MOV	#1,R0	;Set directory segment #1
		006300		1\$:	ASL	RO	;Two blocks per segment
19	172572				CMP	(R0)+,(R0)+	;Add 4 to R0, as directory starts ; in block#6
		012701			MOV	#1024.,R1	;Prepare to read two blocks
		012704			MOV	#DIRBUF,R4	;Into the directory buffer
		004767	000162		CALL	READU	;Read the segment
		100002			BPL	2\$	;If PL, read was successful
	172612				ABORT	<pre><directory error="" read=""></directory></pre>	
	172616	012704	001010	2\$:	MOV	#STRBLK,R4	;Else prepare to pick up
26							; starting block
	172622				MOV	(R4)+,RU	;R0 = starting block for files
	172624			3\$:	MOV	R4,R3	;Save pointer to current entry
		032724	002000		BIT	<pre>#PERMF\$,(R4)+</pre>	;Is this a permanent file?
	172632				BNE	4\$	; If bit set, yes - check if it matches
31 32	172634	022744	004000		CMP	#ENDSGS,-(R4)	;Else is this the end-of-segment ; marker?
33	172640	001015			BNE	5\$	;If NE, no - go skip this entry
		013700	001002		MOV	@#NXTSEG,RO	;Else get number of next segment
- 35	172646	001350			BNE	1\$	;If NE, there is one - go read it
36 37	172650				ABORT	<file found="" not=""></file>	
	172654	012705	000002	45:	MOV	#FILNAM,R5	;Point to RAD50 name of desired file
	172660				CMP	(R4)+, (R5)+	;Check file name, first word
	172662				BNE	5\$	; If NE not desired file
	172664				CMP	(R4)+,(R5)+	;Check second word of filename
	172666				BNE	5\$	; If NE not desired one
	172670				CMP	(R4)+,(R5)+	;Finally, check extension
44	172672	001410			BEQ	LOAD	; If EQ, got it - go load this
45				<b></b>			; one into memory
	172674			5\$:	MOV	R3,R4	;Get entry pointer back
		062704	000010		ADD	#D.FLEN,R4	;Advance to file size of entry
	172702				ADD	(R4)+,R0	;Update current file base
	172704				CMP	(R4)+,(R4)+	;And skip to next file entry
	172706	063704	001006		ADD	@#XTRBYT,R4	;Plus any extra bytes in each entry
51	172712	000744			BR	3\$	;Continue file search

KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 54 BOUTS-LOAD STAND-ALONE PROGRAM FILE

1						.SBTTL BOOTS-Load	Stand-Alone Program File
2							-
3	172714	011401		LOAD:	MOV	@R4,R1	;R1 = size of file in blocks
4	172716	000301			SWAB	R1	; * 256. = word count
5	172720	006301			ASL	R1	; * 2 = byte count
6	172722	004767	000042		CALL	READZU	;Read the program file into memory
7	172726	100002			BPL	15	;1f MI, error in read-ABORT
8	172730				ABORT	<stand-alone file<="" td=""><td>read error&gt;</td></stand-alone>	read error>
9	172734	013705	000040	1\$:	MOV	@#RT\$STA,R5	;Get program start adrs
10	172740	032705	000001		BIT	#1,R5	;Is adrs even?
11	172744	001402			BEQ	STARTS	;If EQ yes - okay
12	172746				ABORT	<lliegal td="" transfer<=""><td>address&gt;</td></lliegal>	address>
13							
14	172752			STARTS:			
	172752	012601			MOV	(SP)+,R1	;Pass the CSR address
16	172754	112600			MOVB	(SP)+,R0	;Get unit number booted
17	172756	013706	000042		MOV	e#RT\$ISP,SP	;Load program's stack pointer
	172762	005067	175010		CLR	TRAP4	;Disable trap to 4 feature
-	172766	000115			JMP	@R5	;Go start program execution
20							
	172770			READZU:			
	172770	005004			CLR	R4	;Load at O
	172772	016602	000004	READU:	MOV	4(SP),R2	;Get unit number
24	172776	000407			BR	AROUN3	; SKIP OVER THE ENTRY POINT

-

### KXT11-A2 1K FIRMWARE 173000g Entry Point MACRO V04.00 5-0CT-81 22:56:27 PAGE 55

### .SBTTL 173000G ENTRY POINT

1	1					.SBTTL 173	000G ENTRY PO	INT
2		173000			.=17300	00		
4	173000			ST173::				
5	173000	106427	000340		MTPS	#PRI7		;Can't assume anything here.
6	173004	000005			RESET			;But PWR\$UP usually does.
7	173006	005000			CLR	RO		;DELAY for the sake of DLART.
8	173010	077001			SOB	RÚ,.		;(Maint. bit cleared by RESET
9								;just a little too long).
10	173012	000167	175242		JMP	PWR\$UP		

KXT11-A2 1K FIRMWARE MACRU V04.00 5-OCT-81 22:56:27 PAGE 56 BOOTS-CONTINUED

1			.SBTTL BUOTS-Continued	
2 173016	AROUN3	:		
3 173016 105767	174746	TSTB	B.CNTL	
4 173022 100402		BMI	DREAD	;Bit 7 set for RX01/RX02
5 173024 000167	000370	JMP	TREAD	;Read from tape

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 57 BOOTS-RX01/RX02 READ ROUTINES

1					.SBTTL BOOTS-RXO	01/RX02 Read routines
2 3						
4						
5			,,,,		ч. М	;;;;
6			7777		FLUPPY DISK READ	
7			;;;;;			;;;;;
8						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
ğ ·						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10						
11			: with	registe	rs set up as below	, read the appropriate number of
12						at either density, with either
13					RXV11 Programmed	
14			:		initia programmed	
15			: R0:	Starting	block number for	transfer.
16					nt for transfer	
17				Unit num		
18					of buffer to recei	ve data
19			•			
20			.ENABL	LSB		
21 173030	010446		DREAD:	MOV	R4,-(SP)	;Save buffer address
22 173032	010046			NOV	R0,-(SP)	;Save starting LBN
23 173034	010146			MOV	R1,-(SP)	Save byte count
24						
25			; Chec	k status	and media density	y of selected drive
26					-	
27 173036	012701	177172		MOV	#RXDB,R1	;Set up R1 for benefit of RXGO
28 173042	005000			CLR	RO	;Initialize current unit/density word
29 173044	006002			ROR	R2	;Bit 0 set = unit 1
30 173046	103002			BCC	1\$	
31 173050	052700	000020		BIS	#RX\$\$UN,RO	;Set unit 1
32 173054	004567	000312	1\$:	JSR	R5,RXGO	;Start a read status operation
33 173060	000013			.WORD	RX\$RST	; to determine status and density
34 173062				MOVB	@R1,R2	;Pick up low byte of status
35 173064	100402			BMI	2\$	;If PL, drive not ready
36 173066				ABORT		
37 173072		000040	2\$:	BIT	#RXE\$DN,K2	;Check media density
38 173076	001411			BEQ	3\$	;If EQ, single density
39						
40				le densi		
41						al block number * 2
42			; Sect	or count	= byte count/256.	•
43						
44 173100		000400		BIS	#RX\$\$DE,RO	;Set double density in command
45 173104				MOV	(SP)+,R2	;Byte count
46 173106				SWAB	R2	;Divide by 256
47 173110				MOV	(SP)+,R3	;LBN
48 173112				ASL	R3	;Multiply by 2
49 173114		000200		MOV	#128.,R4	;Words per sector
50 173120	000410			BR	4\$	
51					•	
52				le densi		1 blank success # A
53						al block number * 4
54			; sect	or count	= byte count/128.	•
55	012602			NOV	((0)+ 62	tPute count
56 173122			3\$:	MOV	(SP)+,R2	;Byte count
57 173124	000302			SWAB	R2	;Divide by 256

# KXT11-A2 1K FIRMWAREMACRO V04.005-OCT-8122:56:27PAGE 57-1----> HALT AT PC=173070INDICATES "FLOPPY DRIVE NOT READY"

58 173126 006302 ASL R2 ;And multiply by 2 59 173130 012603 MOV (SP)+,R3 ;LBN 60 173132 006303 ASL R3 61 173134 006303 ASL ;Multiply by 4 R.3 62 173136 012704 000100 MOV #64.,R4 ;words per sector 63 64 ; Set up stack as follows: ; O(SP) = Logical Sector Number 65 2(SP) = Sector count66 ; 67 ; 4(SP) = words per sector68 6(SP) = Buffer address ; 69 70 173142 010446 45: MOV R4,-(SP) ;words per sector 71 173144 010246 MOV R2,-(SP) ;Sector count 72 173146 010346 MOV R3,-(SP) ;Logical Sector Number 73 74 ; Start the read operation. 75 ; This is the top of the loop. 76 77 173150 004567 000216 5\$: JSR R5,RXGO ;Start a sector read 78 173154 000007 .WORD RX\$RED 79 80 ; Convert Logical Sector Numbers to Physical tracks and sectors. 81 82 173156 011603 MOV @SP,R3 ;Get Logical Sector Number 83 173160 012702 000010 MOV #8.,R2 ;Loop count 84 173164 022703 006400 6\$: CMP #26.\*200,R3 ;Does 26 go into dividend? 85 173170 101002 BHI ;Branch if not, C clear (BHI => BCC) 75 86 173172 062703 #-26.\*200,R3 ;Suptract 26 from dividend (C set) 171400 ADD 87 173176 006103 7\$: ROL R3 ;Shift dividend and guotient 88 173200 005302 DEC R2 ;Decrement loop count 89 173202 003370 BGT ;Branch till divide done 6\$ 90 173204 110302 MOVB Copy track number R3,R2 91 173206 105003 CLRB R3 ;Remove track number from remainder 92 173210 000303 SWAB R 3 ;Get remainder 93 173212 022703 000014 CMP #12.,R3 ;C=1 if 13<=R3<=25, else C=0 94 173216 006103 ROL ;Sector\*2 (2:1 interleave) R3 95 ;[+1 (C) if sector 13-25] 96 173220 006302 ASL R2 ;Double the track number 97 173222 060203 ADD R2.R3 Skew the sector 98 173224 060203 ADD K2,R3 ; by adding in 99 173226 060203 ADD ; 6 \* track number R2,R3 100 173230 006202 ASR ;Undouble the track number R2 101 173232 005202 INC 82 ; and make it 1-76 (Skip track 0 102 ; for ANSI) 103 173234 162703 000032 85: SUB #26.,R3 ;Put sector 104 173240 002375 BGE 8\$ ; into range 105 173242 062703 000033 ADD #27.,R3 ; 1-20 106 107 ; Read the sector 108 109 173246 010311 MOV R3,@R1 ;Set sector number 110 173250 004514 JSR R5,@R4 111 173252 010211 MOV k2,0k1 ;Set track number 112 173254 004514 JSR R5,0R4 :Perform a sector read 113 173256 100002 BPL 95 ; If MI, error 114 173260 ABORT <Floppy read error>

1					; Empty	RXV11/1	RXV21 buffer into RA	м
	173264	004567	000102		95:	JSK	R5,RXG0	;Start empty buffer function
-	173270	000063				.WORD	RXSEMP	; and wait for TR
-		032737	004000	177170		BIT	#RX\$\$02,@#RXCS	;IS DMA available?
	173300	001407				BEQ	10\$	; If EQ no - handle as RX01
ž		••••						
8					; RX02	DMA Oper	ration	
9					•	• • •		
10	173302	016611	000004			MOV	4(SP),0R1	;Else load word count
11	173306	004514				JSR	R5,0R4	;Wait for TR
		016611	000006			MOV	6(SP),@R1	And load current bus address
	173314		•••••			JSR	R5,@R4	;wait for DONE
		000410				БR	125	
15								
16					; RX01	Program	med I/O Operation	
17						-	-	
	173320	016603	000004		10\$:	MOV	4(SP),R3	;Get word count
19	173324	006303				ASL	R3	;Turn word count into byte count
20	173326	016602	000006			MUV	6(SP),R2	;Get starting bus address
21	173332	111122			115:	MOVB	@R1,(R2)+	;Move one byte from buffer to memory
	173334					JSK	R5, eR4	;Wait for TR or DONE
	173336					SOB	R3,115	;Loop for all bytes in first sector
24								
25					; Loop	back if	not yet finished	
26								
27	173340	016603	000004		125:	MOV	4(SP),R3	;Get word count
28	173344	006303				ASL	R3	Turn into byte count
29	173346	060366	000006			ADD	R3,6(SP)	;Update bus address
30	173352	005216				INC	esp	Update Logical Sector Number
31	173354	005366	000002			DEC	2(SP)	;Decrement Sector Count
32	173360	001273				BNE	5\$	;Read another sector
33	173362	062706	000010			ADD	#8.,SP	;Pop the stack
		000257				ccc	•	;Clear condition codes
35								; to show success.
	173370	000207				RETURN		;All done
37					.DSABL	LSB		

KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 58 -----> HALT AT PC=173262 INDICATES "FLOPPY READ ERROR"

### KXT11-A2 1K FIRMWARE MACRO V04.00 5-UCT-81 22:56:27 PAGE 59 -----> HALT AT PC=173262 INDICATES "FLOPPY READ ERRUR"

1 2 3				•	ain subr complet		commands and waiting for
2				, Danda			
4				; Regis	ter usag	-	
5				;	R0 = de	ensity bit ! unit select	bit (proto for commands)
6				;	R1 = R)	(DB address	
7				;	R4 = R	GO TR/DONE test routine	pointer
8				;			
9				•			
10	173372	012504		RXGO:	MOV	(R5)+,R4	;Copy command word to use
11	173374	050004			BIS	RÛ,R4	;Set unit # and density
12	173376	010437	177170		MOV	R4,@#KXCS	;Start operation
13	173402	010704			MOV	PC,R4	;Copy adrs for later calls
14	173404	005741			TST	-(R1)	;R1 -> RXCS
15	173406	032711	000240	1\$:	BIT	#RXssTR!RX\$\$DN,@R1	;wait for TR or DONE
16	173412	001775			BEQ	1\$	;If EQ, neither are true yet
17	173414	005721			TST	(R1)+	;Reset R1 => RXDB and cneck for errors
18 19	173416	000205			RTS	R5	;Return to caller

## KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 60 BOOTS-TU58 READ ROUTINES

1	.SBTTL BOOTS-TU58 Read	i routines
2 3		
4	, , , , , , , , , , , , , , , , , , ,	
* 5	;;;;	;;;;;
6	;;;; TU58 DECtape II READ R(	
7		;;;;;
8	, , , , , , , , , , , , , , , , , , , ,	
9	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
10		
11	; Starts a read operation on the TU58	by transmitting a command packet
12	;	
13	; Inputs:	
14	; R0 = starting block # for tran	nsfer
15	<pre>R1 = byte count for transfer</pre>	
16	; R2 = unit number	
17	; R4 = address of buffer to rec	eive data
18	; Outputs:	
19	; R0, R1, R2 unchanged	
20	; Destroys:	
21	; R3, R4, R5	
22		
23	.ENABL LSB	
24 173420 010446	TREAD: MOV R4,-(SP)	;Save buffer address
25 173422 005004	CLR K4	;Init checksum
26 173424 012703 005002	MOV #10.*400+R\$\$CTL,R3	;Set command flag and length
27 173430 004767 000206	CALL CH2OUT	;Output two chars and set R5
28 173434 012703 000002	MOV #R\$READ,R3	;Send read command and modifier=0
29 173440 004715	CALL OR5	amban unde number and suderhamm
30 173442 010203	MOV R2,R3	;Then unit number and switches=U
31 173444 004715	CALL @R5	
32 173446 005003	CLR R3	;Plus a zero sequence number
33 173450 004715	CALL @R5	acallowed by the bute count
34 173452 010103	MOV R1,R3	;Followed by the byte count
35 173454 004715	CALL @R5 Mov r0,r3	;And the block number
36 173456 010003	CALL @R5	JANG LNE DIOCK NUMBER
37 173460 004715 38 173462 010403	MOV R4,R3	;Finally, transmit the checksum
	CALL MR5	Fringry, cransmit the checksum
39 173464 004715	CADD 6K2	

.

KXT11-A2 1K FIRMWARE MACRO VO4.00 5-OCT-81 22:56:27 PAGE 61 BOOTS-TU58 READ KOUTINES

1 2			; Now r	eady to	accept data messages fro	m the TU58
	012600			MOV	(CD), DA	ADO -> data buffan
3 173466	012600		-	MOV	(SP)+,R0	;R0 -> data buffer
4			;	CLC	54	;(CH2DUT leaves C clear)
5 173470				ROR	R1	;k1 = word count for transfer
6 173472			1\$:	CALL	75	;Get first word of packet
7 173476		000001		CMPB		;Is this indeed a data message?
8 173502				BNE		;If NE no - may be END message
	105003			CLRB		;Else clear flags
10 173506				SWAB		;Move packet byte count to low byte
	106003			ROKB		;And convert to word count
12 173512				SUB	R3,R1	;Remove from transfer count
	010305			MOV	R3,R5	;And copy for loop counter
14 173516		000102	2\$:	CALL	95	;Get next two words
	010320			MOV	R3,(R0)+	;Store in buffer
16 173524				S08	R5,2\$	;Loop for entire data message
	004767	000044		CALL	5\$	;Get checksum and compare
18 173532	005701			TST	R1	;Have all data records been
19						; transferred?
20 173534	001356			BNE	1\$	;If NE no
21 173536	004767	000052		CALL	7\$	;And get prospective
22						; END packet start
23 173542	004767	000056	3\$:	CALL	95	;Get opcode/success bytes
24						; of END packet
25 173546	122703	000100		CMPB	#R\$END,R3	;Is this an END packet?
26 173552	001402			BEQ	45	; If NE no - ABORT
27 173554				ABORT	<tu58 end="" missin<="" packet="" td=""><td>a&gt;</td></tu58>	a>
28 173560	010300		45:	MOV	R3,R0	;Save success code in R0
29 173562		000032		CALL	8\$	;Read remainder of END packet
30 173566				CALL	5\$	And check its checksum
31 173572				SWAB	RO	;Set CC's on success code of transfer
	000207			RETURN		Return to caller
33						
	004767	000064	5\$:	CALL	CH2IN	;Get two checksum bytes
35 173602				CMP	R4,R3	;Does it match calculated value?
36 173604	001402			BEQ	6\$	JIÉ NE no - ERROR
37 173606				ABORT	<tu58 checksum="" error=""></tu58>	yii de do Endon
38				ACCAL	(1000 Checkbulk Ellor)	
39 173612	000207		65:	RETURN		Else return with success
40	000207		0.0.	REIORN		,Lise letuin with success
	005004		75:	CLR	R4	;Init checksum
42 173616				BR	9\$	;And get the first word
43	000402			DK	5 <b>5</b>	, And get the first word
44 173620	004717		85:	CALL	epc	;Read 4 words
45 173622			000	CALL	ePC	FUEDU T HOIDS
46 173624		000036	95:	CALL		Pood port two butor
	060304	000030	79.	ADD	-	;Read next two bytes ;Add into checksum
48 173632					•	
	000207			ADC	R4	; with end-around carry
49 1/3634 50	000207		DEADT	RETURN		;And back to caller
50			.DSABL	198		

#### KXT11-A2 1K FIRMWARL MACRO V04.00 5-0CT-81 22:56:27 PAGE 62 -----> HALT AT PC=173610 INDICATES "TU58 CHECKSUM ERROR"

1				· CH200	r Wrf	to two butos to the	T115.0					
2				, CH200.	; CH2OUT Write two bytes to the TU58							
3				; Writes two bytes to interface and updates checksum.								
4				, willer		tes to interface and	apastes checksum.					
5				: Inputs	; Inputs:							
6				i input	; $R3 = two bytes to be output; low byte first$							
7				, , , , , , , , , , , , , , , , , , ,		rrent checksum word	, tow blee title					
8				; Output								
9					R3 unch	anged						
10				;		ted to new checksum						
11							ne for easier future CALLs					
12				•								
	173636			CH8OUT:								
14	173636	004717			CALL	@PC	;Entry point to output 8 characters					
15	173640	004717			CALL	@PC						
16	173642			CH2OUT:								
17	173642	010705			MOV	PC,R5	;Set R5 to following routine adrs					
18	173644	060304			ADD	R3,R4	;Update checksum word					
	173646				ADC	R4	; with end-around carry					
20	173650	004717			CALL	0PC	;Repeat for both characters					
21	173652	105737	176544	15:	TSTB	@#TO\$CSR	;Is interface ready for output?					
22	173656	100375			BPL	1\$	;If PL no - wait					
23	173660	110337	176546		MOVB	R3,@#TO\$BFR	;Else transmit character to TU58					
24	173664	000407			BR	CHRET	;Merge with other routine to return					
25												
26						two bytes from the						
27				; CHIN	Read	a single byte from	the TU58					
28				;								
29				; Inputs	5 <b>:</b>							
30				;	none.							
31				; Output								
32				;	R3 = ch	aracter(s) read						
33												
	173666			CH2IN:		@PC	;Read two, not one					
	173670			CHIN:	CLRB	R3	;And zero out space for new one					
		105737	176540	15:	TSTB	@#TI\$CSR	;Is a character available?					
	173676				BPL	1\$	;If PL no					
		153703	176542		BISB	@#TI\$BFR,R3	;Else set into register					
		000303		CHRET:	SWAB	K3	;Move current character over					
40	173706	000207			RETURN		;And return to caller					

KXT11-A2 1K FIRMWARE MACRU V04.00 5-OCT-81 22:56:27 PAGE 63 END STATEMENT

1 2 000001 .END

.SBTTL END STATEMENT

.

KXT11-A2 1K FIRMWARE MACRU V04.00 5-0CT-81 22:56:27 PAGE 63-1 SYMBOL TABLE

AROUN2 172010	E.PAR = 000001	PP.BI6= 000014	RT\$USR= 000046	R.PC = 167766 G
ARDUN3 173016	FAKOUT 170424	PP.BI7= 000016	<b>RXBOOT 172400</b>	R.STAK= 000001
AUTOBA 170472 G	FILNAM= 000002	PP.C = 176204	RXCS = 177170	R.1YPE= 167762 G
BADBOT 172370	GETCHR 171510	PP.CHI= 000010	RXDB = 177172	R.STRT 170036 G
BAUDR\$= 000032	GETNUM 171612	PP.CLO= 000001	RXE\$CR= 000001	SAVPC = 167752 G
BD_003= 000000	HGHSEG= $001004$	PP.CWR= 176206	RXESCR= 000001	SAVPC = 167752 G SAVPS = 167754 G
BD.006= 000010	HKBDQ 171140	PP.DRA= 000020		
			RXESDE= 000020	SEGALO= 001000
BD.012= 000020	HKBD\$ 171142	PP.DRB= 000002	RXESDN= 000040	SPACE = 000040
BD.024= 000030	HVBAUD 170556	PP.MDA= 000040	RXE\$DR= 000200	SRET 171636
BD.048= 000040	INBYTE 170550	PP.MDB= 000004	RXE\$ID= 000004	STANDB 172564
BD.096= 000050	INBYT\$ 170556	PP.MD2= 000100	RXE\$UN= 000400	START 172000 G
BD.192= 000060	INITS 171750	PP.MOD= 000200	RXGO 173372	START\$ 172752
BD.384= 000070	IN.USR= 167764 G	PRINT 170706	RX\$EMP= 000003	STR6LK= 001010
BIT0 = 000001	KBDQ 170674	PRI6 = 000300	RX\$FIL= 000001	STTUBD 172172 G
BIT1 = 000002	KBD\$ 170702	PRI7 = 000340	RX\$REC= 000017	ST173 173000 G
BIT10 = 002000	LCSET 171246	PUTCHR 171522	RX\$RED= 000007	SWCMD 171212
BIT11 = 004000	LEDOFF= 000017	PUTCLF 171554	RX\$RST= 000013	S\$CART= 177767
BIT12 = 010000	LF = 000012	PUTLF 171564	RX\$STD= 000011	S\$DCHK= 177757
BIT13 = 020000	LOAD 172714	PUTSTR 171542	RX\$WDD= 000015	S\$MOTR= 177737
BIT14 = 040000	LOCDSP 171252	PWR\$UP 170260 G	RX\$WRT= 000005	S\$NORM= 000000
BIT15 = 100000	MODE = $000221$	QODT 170666	RX\$\$DE= 000400	S\$OPCD= 177720
BIT2 = 000004	MSGQ 171730	RAMBOT= 160010	RX\$\$DN= 000040	S\$PART= 177776
BIT3 = 000010	MSG\$ 171731	RAMTOP= 167776	RX\$\$ER= 100000	S\$RECN= 177711
BIT4 = 000020	NEXNUM 171600	RBUF\$1= 177562	RX\$\$FN= 000016	S\$RETR= 000001
BIT5 = 000040	NOCT 171642	RBUF\$2= 176542	RX\$\$GD= 000001	S\$SEEK= 177740
BIT6 = 000100	NO.LUW= 100000	RB.BRK= 004000	RX\$\$IE= 000100	S\$UN1T= 177770
BIT7 = 000200	NXTSEG= 001002	RB.ERR= 100000	RX\$\$IN= 040000	S\$WPRT= 177765
BIT8 = 000400	OCTSTR 171656	RB.FRM= 020000	RX\$\$TR= 000200	<b>TENTAS= 000400</b>
BIT9 = 001000	OCTST0 171652	RB.OVR= 040000	RX\$\$UN= 000020	TISBFR= 176542
BOOTS 172164 G	ODT 170602 G	RCMD 171144	RX\$\$XA= 030000	TI\$CSR= 176540
BRKNU0 170010 G	ODTFLG= 167750 G	RCMD1 171232	RX\$\$XX= 003000	TO\$BFR= 176546
B.CNTL= 167770 G	ODTLOC= 167746 G	RCSR\$1= 177560	RX\$\$02= 004000	TU\$CSR= 176544
CHIN 173670	ODTSIK= 167744 G	RC5R\$2= 176540	R\$ABRT= 000006	TRAP4 = 167776 G
CHK240 172426	ODTWHY= 167774 G	RC.ACT= 004000	R\$COMP= 000004	TREAD 173420
CHRET 173704	ONENUM 171576	RC.DUN= 000200	R\$DIAG= 000007	TUBAUD= $000072$
CH2IN 173666	0.CNTL= 167772 G	RC.1EN= 000100	RSEND = 000100	TUBOOT 172464
CH20UT 173642	PATERN 171750	READU 172772	RSGETC = 000012	T.BIT = 000020
CH80UT 173636	PBR0 = 000010	READZU 172770	R\$GETC= 000012 R\$GETS= 000010	USERSP= 167760 G
CR = 000015	PBR1 = 000020	REGOUT 171240	RSINIT= 000001	VECSET 170440 G
DEVBIT = 000200	PBR2 = 000040	RESTAR 172004 G	$R_{SNOP} = 000000$	XBUF\$1= 177566
DEVNUM= 000001	PCMD 171044	RETRY = 000010	R\$POSI= 000005	XBUF\$2= 176546
DIAGNO 171754	PERMF\$= 002000	RFLAG = 000200	R\$READ= 000002	XCSR\$1= 177564
DIRBUF= 001000	PP.A = 176200	RPOINT= 167756 G	R\$SETC= 000013	XCSR\$2= 176544
DONE 171574	PP.B = 176202	RT\$EMT= 000052	R\$SETS= 000011	XC.BRK= 000001
DREAD 173030	PP.BIC= 000000	RT\$FCH= 000056	R\$WRIT= 000003	XC.IEN= 000100
D.FLEN= 000010	PP.BIS= 000001	RT\$FCT= 000057	R\$\$CON= 000020	XC.MNT= 000004
EMPTYS= 001000	PP.BI0= 000000	RT\$HGH= 000050	R\$\$CTL= 000002	XC.PBE= 000002
ENDSGS = 004000	PP.811= 000002	RT\$ISP= 000042	R\$\$DAT= 000001	XC.RDY= 000200
ENTSIZ = 000016	PP.BI2= 000004	RT\$JSw= 000044	<b>R\$\$INT= 000004</b>	XTRBIT= 001006
ERRBIT 171742	PP.BI3= 000006	RT\$RMN= 000054	R\$\$XOF= 000023	\$\$TACK= 167644 G
E.EXT = 000100	PP.BI4= 000010	RT\$STA= 000040	R.HALT= 100000	\$\$\$BRK 170000 G
E.INT = 000010	PP.BI5= 000012	RT\$UER= 000053	$R_{NXM} = 000200$	SSSLTC 170006 G

001

000

ERRORS DETECTED: 0

KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE 63-2 SYMBOL TABLE

VIRTUAL MEMORY USED: 9216 WORDS ( 36 PAGES) DYNAMIC MEMORY AVAILABLE FOR 46 PAGES ,FALCUN/C=FALCON

\$ \$ \$ BRK	14-16#	27-35					
SSSLTC	14-20#	27-37					
SSTACK	13-30#	24-13	27-17	49-77	49-91		
AROUN2	44-47	46-2#					
AROUN3	54-24	56-2#					
AUTOBA	27-13	28-43#					
B.CNTL	13-14#	20-49*	49-54*	49-55	56-3		
BADBOT	49-66	49-90#	47 54.	49 55	50 5		
BAUDRS	9-14#	28-44					
BD.003	7-21#	20-11					
BD.006	7-22#						
BD.012	7-23#						
BD.024	7-24#	9-14					
BD.048	7-25#						
BD.096	7-26#						
BD.192	7-27#						
BD.384	7-28#	9-18					
BITO	5-5#	7-43	8-29	8-47	10-5	10-13	35-50
BIT1	5-6#	7-36	8-27	6-38	8-40	8-42	8-44
BIT10	5-15#		• •	• • • •	• • •		
BIT11	5-16#	6-10	6-37				
BIT12	5-17#	0 10	• • •				
BIT13	5-18#	6-35					
BIT14	5-19#	6-32					
BIT15	5-20#	6-30	10-3	10-9			
BIT2	5-7#	7-30	8-25	8-38	8-39	8-42	8-43
BIT3	5-8#	7-15	8-23	8-38	8-39	8-40	8-41
BIT4	5-9#	7-16	8-21	9-34		• • • •	
BIT5	5-10#	7-17	8-18	38-11			
BIT6	5-11#	6-23	7-8	8-17	38-9		
BIT7	5-12#	6-19	7-3	8-15	9-32	10-4	10-11
BIT8	5-13#						
BIT9	5-14#						
BUOTS	33-21	49-25#					
BRKNOU	14-18	14-26#	21-17				
CH2IN	61-34	01-40	62-34#				
CH2OUT	60-27	62-16#					
CHBOUT	52-17	62-13#					
CHIN	62-35#						
CHK240	51-17#	52-36					
CHRET	62-24	62-39#					
CR	5-25#	37-26	38-21	40-24	41-20	43-13	
D.FLEN	48-125#	53-47					
DEVBIT	10-11#	49-37					
DEVNUM	10-13#	49-83					
DIAGNO	33-25	44-37#					
DIRBUF	48-62#	48-118	48-119	48-120	48-121	48-122	53-21
DONE	40-17	40-31#					
DREAD	50-21	56-4	57 <b>-</b> 21#				
E.EXT	10-17#	44-17					
E.INT	10-18#	44-18					
E.PAR	10-19#	46-6					
EMPTYS	48-127#						
ENDSG\$	48~129#	53-31					
ENTSIZ	48-124#						
ERRBIT	44-19#	46-11					

KXT11-A2 1K FIRMWARE MACRU V04.00 5-OCT-81 22:56:27 PAGE S-1 CROSS REFERENCE TABLE (CREF V04.00 )

CROSS REFERENCE TABLE (CREF V04.00 ) FAKOUT 27-12 27-15# FILNAM 48-60# 53-38 GETCHR 33-18 36-30 37-25 39-15# 39-17 41-19 49-34 49-44 GETNUM 33-36 37-33 41-22# HGHSEG 48-120# HKBD\$ 35-57# 37-27 38-15 HKBDQ 35-56# 37-21 37-31 37-37 37-39 38-18 38-20 HVBAUD 29-10 29-31# IN.USR 13-16# 14-17 14-31\* 19-36\* 20-31 21-11\* 22-13\* 27-16\* 35-52\* 49-31\* INBYT\$ 29-11 29-27# INBYTE 29-8 29-20# 29-32 INITS 44-27# 46-14 KBD\$ 32-44 32-51# 35-57 46-45 KBDQ 32-48# 33-32 33-34 33-37 33-45 35-37 35-56 36-16 36-20 36-22 36-32 LCSET 33-43 37-17# LEDOFF 9-10# 26-27 44-39 ĹF 5-24# 37-36 38-13 38-17 40-29 43-13 LOAD 53-44 54-3# 37-18# LOCDSP 36-39 38-28 9-5# 24-20 44-38 MODE 32-52 MSG\$ 43-13# MSGQ 32-49 43-12# NEXNUM 41-18# 41-30 NO.LOW 10-9# 26-49 NOCT 41-25 41-35# NXTSEG 48-119# 53-34 0.CNTL 13-10# 37-46 38-5 OCTST0 32-40 42-14# 46-44 OCTSTR 37-22 38-25 42-15# ODT 14-32 22-19 27-18 32-11# ODTFLG 13-26# 32-57\* 36-14\* 37-38 38-19 ODTLOC 13-27# 36-38\* 37-17\* 37-45 38-12\* 38-23\* 38-24 ODTSTK 13-29# 13-30 32-21 ODTWHY 13-7# 32-16\* 35-35\* ONENUM 36-15 41-16# PA1ERN 44-33# 46-19 PBR0 7-15# 7-22 7-24 7-26 7-28 PBR1 7-16# 7-23 7-24 7-27 7-28 PBR2 7-17# 7-25 7-26 7-27 7-28 PCMD 35-22# 33-28 PERMF\$ 48-128# 53-29 PP.A 8-6# 46-4 PP.B 8-7# 46-3\* PP.BI0 8-45# PP.BI1 8-44# PP.BI2 8-43# PP.BI3 8-42# PP.BI4 8-41# PP.BI5 8-40# PP.BI6 8=39# PP.BI7 8-38# 9-10 PP.BIC 8-48# PP.B1S 8-47# 9-10 PP.C 8-8# PP.CHI 8-23# 8-29# PP.CLO 9-5

KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE S-2

D-73

PP.CWR 8-5# 24-20\* 26-27\* 44-38\* 44-39\* PP.DRA 8-21# 9-5 PP.DRB 8-27# PP.MD2 8-17# 8-18# PP.MDA PP.MDB 8-25# PP.MOD 8-15# 9-5 PRI6 9-27# 27-11 32-55 49-67 PRI7 9-28# -27-36 27-38 35-48 55-5 PRINT 32-50 32-54# 37-24 38-27 PUTCHR 38-22 39-19# 39-21 40-18 40-25 40-30 42-22 PUTCLF 40-23# 42-14 40-29# PUTLF PUTSTR 32-56 40-15# 40-19 PWR\$UP 24-12# 45-5 55-10 QODT 32-37 32-41# R\$\$CUN 48-81# 52-27 RSSCTL 48-79# 60-26 RSSDAT 48-78# 61-7 R\$\$INT 48-80# 52-22 52-22 R\$\$X0F 48-82# R\$ABRT 48-92# R\$COMP 48-90# R\$DIAG 48-93# R\$END 48-98# 61-25 R\$GETC 48-96# R\$GETS 48-94# R\$INIT 48-87# R\$NOP 48-86# R\$PUSI 48-91# R\$READ 48-85# 60-28 R\$SETC 48-97# **RSSETS 48-95#** RSWRIT 48-89# R.STRT 19-11# 45-7 14-29 21-46 R.HALT 10-3# 19-34 22-18 35-35 R.NXM 10-4# R.PC 13-15# 21-35\* 21-39\* 21-41 R.STAK 10-5# 20-11 35-35 R.TYPE 13-18# 14-29\* 19-32 19-34\* 20-11\* 20-17\* 21-46\* 22-18\* 32-16 32-36 32-42 32-54\* RAMBOT 9-22# 25-19 RAMTOP 9-23# 25-24 RB.BRK 6=37# 6-30# RB.ERR RB.FRM 6=35# RB.OVR 6-32# RBUF\$1 6-6# 24-35 29-3 29-7 32-12 39-18 RBUF\$2 6-10# 48-69 RC.ACT 6-16# 6-19# RC.DUN 24-36 RC.IEN 6-23# 24-36 RCMD 33-30 36-13# RCMD1 36-23 36-36# 29-5 RCSR\$1 6-5# 24-36 39-16 6-9# RCSR\$2 46-12 48-68 READU 53-22 54-23#

MACRO V04.00 5-0CT-81 22:56:27 PAGE S-3

D-74

KXT11-A2 1K FIRMWARE

CROSS REFERENCE TABLE (CREF V04.00 )

CROSS R	EFERENCE	TABLE (C	REF V04.0	0)					
READZU	52-35	54-6	54-21#						
REGOUT	36-25	36-34	36-38#						
RESTAR	21-27	45-6#							
RETRY	48-54#	10 0#							
RFLAG	9-32#	36-14							
RPOINT	13-22#	32-32*	36-37						
		52-52+	30-37						
RTSEMT	48-138#								
RTSFCH	48-141#								
RTSFCT	48-142#								
RT\$HGH	48-137#								
RTSISP	48-134#	54-17							
RT\$JSW	48-135#								
RT\$RMN	48-140#								
RT\$STA	48-133#	54-9							
RT\$UER	48-139#								
RT\$USR	48-136#								
RX\$\$02	48-21#	58-5							
RX\$\$DE	48-23#	57-44							
RX\$\$DN	48-26#	59-15							
RXSSER	48-18#								
RXSSFN	48-28#								
RX\$\$GD	48-29#	48-33	48-34	48-35	48-36	48-37	48-38	48-39	48-40
RX\$\$IE	48-25#								
RXSSIN	48-19#								
RXSSTR	48-24#	59-15							
RX\$\$UN	48-27#	57-31							
RX\$\$XA	48-20#								
RX\$\$XX	48-22#								
RX\$EMP	48-34#	58-4							
RXSFIL	48-33#	30 4							
RXSREC	48-40#								
RXSRED	48-36#	57-78							
RXSRST	48-38#	57-33							
RX\$STD	48-37#	57-55							
RX\$WDD									
	48-39#								
RX\$WRT	48-35#								
RXBOOT	49-87	50-14#	50 45	F0 4/	50 F	<b>FO</b> 40+			
RXCS	48-13#	48-14	50-15	50-16	58-5	59-12*			
RXDB	48-14#	57-27							
RXE\$CR	48-50#								
RXESDD	48-46#								
RXESDE	48-48#								
RXE\$DN	48-47#	57 <b>-</b> 37							
RXE\$DR	48-45#								
RXESID	48-49#								
RXESUN	48-44#								
RXGO	57-32	57-77	58-3	59-10#					
S\$CART	48-106#								
S\$DCHK	48-108#								
S\$MOTR	48-110#								
S\$NORM	48-102#								
SSOPCD	48-111#								
SSPART	48-104#								
SSRECN	48-112#								
SSRETR	48-103#								
SSSEEK	48-109#								

KXT11-A2 1K FIRMWARE MACRO V04.00 5-0CT-81 22:56:27 PAGE S-4

D-75

	S\$UNIT	48-105#							
	SSWPRT	48-107#							
	SAVPC	13-25#	14-27*	21-37*	27-12*	32-39	35-11*	35-54	36-24
	SAVPS	13-24#	14-28*	21-36*	27-11*	35-16*	35-53	36-33	37-45
	SEGALO	48-118#							
	SPACE	5-26#	37-23						
	SRET	41-21	41-32#						
	ST173	55-4#							
	STANDB	51-21	53-15#						
	START	45-4#				·			
	START\$	54-11	54-14#						
	STRBLK	48-122#	53-25						
	STTUBD	49-30#							
	SWCMD	36-18	36-29#						
	T.BIT	9-34#	37-50						
	TENTAŞ	48-126#							
	TISBFR	48-69#	62-38						
	TI\$CSR	48-68#	52-13	52-25	62-36				
	TOSBFR	48-71#	62 <b>-2</b> 3*						
	TOSCSR	48-70#	49-26*	52-14	62-21				
	TRAP4	13-5#	22-11	49-78*	54-18*				
	TREAD	56-5	60-24#						
	TUBAUD	9-18#	49-26						
	TUBOOT	49-88	52-12#						
	USERSP	13-20#	32-20*	32 <b>-</b> 25					
	VECSET	26-46	27-34#	51-22					
	XBUF\$1	6-8#	39-22*						
	XBUF\$2	6-12#	48-71						
	XC.BRK	7-43#	52-20						
	XC.IEN	7-8#							
	XC.MNT	7 - 3.0 #	44-26						
	XC.PBE	7-36#	9-14	9-18	44-25	44-26			
-	XC.RDY	7-3*	24-39						
	XCSR\$1	6-7#	24-32*	24-39	28-44*	29-37*	39-20		
	XCSR\$2	6-11#	48-70						
	XTRBYT	48-121#	53-50						


KXT11-A2 1K FIRMWARE MACRO V04.00 5-OCT-81 22:56:27 PAGE S-5 CROSS REFERENCE TABLE (CREF V04.00 ) KXT11-A2 1K FIRMWARE MACRU V04.00 5-0CT-81 22:56:27 PAGE M-1 CROSS REFERENCE TABLE (CREF V04.00 )

ABORT	11-15#	49-42	49-51	49-58	49-92	51-23	52-29	52-37	53-24	53-36	54-8	54-12	57-36	57-114
	61-27	61-37												
DELAY	12-23#	49-76												

# APPENDIX E SBC-11/21 SCHEMATICS


Appendix E provides the user with the electrical schematics for the SBC-11/21 module.







SHEET 1 OF 7

E-3



SHEET 2 OF 7






8881 E1


- BDMGO L (AS2)

KXT2 DMRQ H


KXT2 TDMG0 H

КХТ2 ТЫТВТ Н






SHEET 3 OF 7




KXT4 READ L -3074LS14


KXT4 READ


SHEET 4 OF 7






SHEET 5 OF 7





#### SHEET 6 OF 7



SHEET 7 OF 7

# APPENDIX F GLOSSARY

AD01-AD15 - A 15-bit on-board address bus used to address memory and peripheral devices. Generated by two 8-bit latches that are loaded from the TDAL bus. See also BBS7.

AIO-AI7 – Input lines used by the microprocessor for interrupts and DMA requests.

**ASPI** – Microprocessor transaction that allows the microprocessor to recognize and accept pending interrupts or DMA requests.

Autobaud – Self-adjusting baud rates for SLU1 only. Implemented by firmware in the optional Macro-ODT ROM.

**BBS7** – LSI-11 bus signal indicating that the device addressed is in the I/O page.

**BDAL 0–15** – Multiplexed data and address lines of the LSI-11 bus connected through the backplane.

**BDCOK** – LSI-11 bus signal that goes high 3 ms after dc power is applied and goes low 4 ms after ac power is removed.

BDIN – LSI-11 bus data input strobe.

**BDMGI** – LSI-11 bus signal from the BDMGO bus pin. It enters each module on the BDMGI pin and exits on the BDMGO pin. It represents the bus grant for a DMA transaction.

**BDMGO** – See BDMGI.

**BDMR** – DMA request signal from the LSI-11 bus.

**BDOUT** – LSI-11 bus data output strobe.

**BEVNT** – LSI-11 bus signal used to generate REVNT. Can be used to initiate an interrupt.

BHALT – LSI-11 bus halt signal used for a priority 7 interrupt that vectors through location 140.

BINIT - LSI-11 bus signal used to initialize all the devices on the bus.

BIRQ4 – LSI-11 bus, level 4 priority interrupt request that is used to initiate the internal IRQ4 signal.

**BKRQ** – Internal control signal initiated by BHALT or BREAK detect from terminal.

BPOK – LSI-11 bus signal that goes high 70 ms after BDCOK and goes low when ac power is lost.

**BREAK** – Initiated by pressing the BREAK key. Causes the transmission line to the SLU to be forced to the space state (logical zero). This condition is sensed by SLU1 and causes the SBC-11/21 to generate BKRQ that can be used for interrupts.

**BRPLY** – Slave's acknowledge of an LSI-11 bus cycle.

BSACK – Acknowledges receipt of a DMA grant signal.

**BSYNC** – LSI-11 bus cycle control signal.

**BWTBT** – LSI-11 bus write byte control signal.

CAS – An output from the microprocessor that acts as data strobe. Used for the read/write, DMA, and ASPI transactions.

**Condition codes** – The least significant four bits of the processor status word that monitor the results of the last instruction executed.

Configuration – Allows the user to select optional features of the module by inserting jumper wires.

Control and status register (CSR) – Internal register in an I/O interface that allows the program to control and monitor the operation of that interface.

**Control word** – The data contained in the control register of the parallel I/O chip that determines the configuration of the parallel I/O interface.

**COUT** – An output from the microprocessor clock that is asserted once during each microcycle.

CSKTA – The RAM/ROM socket set A chip select strobe.

**CSKTB** – The RAM/ROM socket set B chip select strobe.

CTMER – Time-out interrupt that has the same effect as HALT.

Cycle slip – This condition exists when the READY input is pulsed while RAS is asserted. It causes the microprocessor to be idle, and no transactions occur.

**DATI** – LSI-11 bus transaction that transfers sixteen bits of data from the slave to the master.

**DATO** – LSI-11 bus transaction that transfers sixteen bits of data from the master to the slave.

**DATO(B)** – LSI-11 bus transaction that transfers eight bits of data from the master to the slave.

**DMA** – Direct memory access for transferring blocks of data without program intervention.

**DMA transaction** – A microprocessor transaction during which the microprocessor gives up bus mastership to another device for direct transfer of memory data.

EIA RS-232C – Electronics Industries Association serial line interface standard.

EIA RS-423 – Electronics Industries Association serial line interface standard.

Fetch/read – Microprocessor transaction that transfers data from memory or I/O into the microprocessor. The data may be an instruction (fetch) or an operand (read).

Firmware – The programs that reside in the PROM or ROM hardware.

FPLA – Field programmable logic array. Used to decode memory addresses.

**HALT** – The highest priority interrupt. Causes the microprocessor to go to the restart address and loads the PSW with 340.

Handshaking protocol – The series of events used to establish data transfers.

IAK – Microprocessor transaction to acknowledge an interrupt and secure a vector from an on-board location or from the LSI-11 bus.

Interrupts – Interruption of the normal program execution to service an external request.

Interrupt protocol – Signal sequence required to initiate and service interrupts.

Interrupt vector – The location in which the address of the interrupt service routine is stored.

**IRQ4** – See BIRQ4

KXT11-A2 – See Macro-ODT.

LSI-11 bus – An asynchronous bus that provides interconnections for LSI-11 type modules.

**Macro-ODT** – The KXT11-A2 optional firmware for the SBC-11/21.

Maskable – A priority level that can be inhibited by loading the PSW with a higher priority code.

**Memory mapping** – Creating regions of memory via jumper configurations to determine the on-board portions and the LSI-11 bus portions of memory.

**Microcycle** – The time necessary to execute one microinstruction. A transaction may use three or four microcycles.

Mode register - An internal microprocessor register used to define the start and restart addresses.

Nibble – The upper or lower half of a byte that consists of four bits.

**Nonmaskable** – A priority level that is higher than the level selectable by the PSW.

NOP - A transaction that produces no useful output. It is used to introduce a delay or wait period.

**Parallel I/O** – Parallel data interface.

**Parallel I/O handshaking** – Control signals used to establish parallel data transfers.

**PARQST** – Parallel I/O port A interrupt request.

**PBRQST** – Parallel I/O port B interrupt request.

**PI (priority in)** – A microprocessor output signal used to strobe interrupt and DMA requests into the microprocessor.

**Power fail (PFAIL)** – A nonmaskable interrupt caused by a power failure that causes the microprocessor to vector through location 24 to the power fail routine.

**Priority** – Bits 5–7 of the PSW. Used to define the priority level of the microprocessor.

**PSW register** – A microprocessor register that contains the processor status word (PSW).

**PUP** – An input to the microprocessor that controls the power-up sequence. When it is switched from high to low, the microprocessor power-up sequence is initiated.

**RAM** – Random access memory defined as read/write memory.

**RAS** – Microprocessor output used as an address strobe in read/write, IAK, and DMA transactions.

**RCSR** – Serial line receiver control status register.

**RDBR** – Serial line receiver data buffer register.

**RDL1** – Serial line receiver number 1 interrupt signal.

**RDL2** – Serial line receiver number 2 interrupt signal.

**READY** – Input to the microprocessor that causes cycle slips when pulsed.

**Restart address** – Jumper-selectable address that the microprocessor jumps to when executing a HALT interrupt.

**REVNT** – See BEVNT.

**ROM** – Read only memory that cannot be written into.

 $\mathbf{R}$ /-WHB - A microprocessor output that is low for high byte write transactions and high for read transactions.

 $\mathbf{R}$ /-WLB - A microprocessor output that is low for low byte write transactions and high for read transactions.

**RTI** – Return from interrupt instruction.

SEL0/SEL1 – Microprocessor outputs used to define the transaction being performed.

Serial I/O – Asynchronous serial line units for the transfer of serial data. SLU1 and SLU2 are two such units used in the SBC-11/21.

Slew rate resistor – A resistor installed on the module that is compatible with the baud rate selected.

Split speed – A process that sends data at one baud rate and receives data at a different baud rate. SBC-11/21 does not support split speed operation.

**Spurious halts** – Halt conditions that are not programmed or introduced from an error condition.

Stack pointer – The register that contains the address of the last word stored on the stack.

Start address – A jumper-selectable address that the microprocessor goes to during power-up.

TCSR – Serial line transmitter control status register.

TDAL 0-15 - Internal on-board bus used for multiplexed data and address lines. See BDAL 0-15.

TDBR – Serial line transmitter data buffer register.

Trace bit – Bit 4 of the PSW that causes a trap to location 14.

**Transaction** – A sequence of microcycles used to complete a designated microprocessor function such as read, write, ASPI, or IAK.

**Tri-state** – A high impedance condition of the bus lines.

**Vector address** – Memory location the microprocessor accesses for the address of the interrupt service routine during an interrupt.

**Wait state** – A condition during which the microprocessor performs no useful transactions while waiting for a response or data.

Wake up circuit – Holds BDCOK negated for 70 ms after dc power has been applied.

# **INDEX**

## A

AD01-AD15, 8-23 Addressing modes, 7-1 AI0-07, 8-15 Architecture, 5-1 ASPI, 8-8 Autobaud, 6-1

#### B

Backplane, 2-22 BBS7, 9-4, 9-20 BCLR, 8-6, 8-28 BDCOK, 8-30, 9-17 BDIN, 8-32, 9-19 BDMGI, 9-8, 9-20 BDMGO, 9-8, 9-20 BDMR, 8-32, 9-17 BDOUT, 8-37, 9-18 BEVNT, 2-9, 5-5, 9-18 BHALT, 2-9, 5-5, 9-17 **BINIT**, 9-20 BIRQ4, 2-11, 5-5, 9-19 BKRQ, 2-9, 5-5 Bootstrap, 4-6 BPOK, 8-30, 9-17 BREAK, 6-1 **BRPLY**, 9-18 **BSACK**, 9-18 **BSYNC**, 9-19 Bus control, 8-37 Bus cycle, 9-3 Bus signals, 9-1, 9-3 BWTBT, 8-35, 9-19 Byte, 7-25, 8-26, 8-35

## С

CAS, 8-5 Clock, 8-30 Clock control, 8-30 Condition codes, 7-28 Configuration, 2-3, 2-7 Control register, 6-22 Control word, 6-22, 6-23 COUT, 8-6 CSKTA, 8-25, 8-26 CSKTB, 8-25, 8-26 CTMER, 2-9, 5-5 Cycle slip, 8-37

## D

Data transfer, 9-3 DATI, 9-5 DATO, 9-8 DATOB, 9-8 Deferred addressing, 7-14 Direct addressing, 7-5 DMA, 5-4, 8-32, 9-8 DMA bus master, 9-8 DMA transaction, 9-8 Double operand address, 7-41

#### Е

EIA RS-232C, 2-25 EIA RS-423, 2-25

## F

Fetch/read, 8-6 Firmware, 4-1 FPLA, 8-23 Framing error, 6-4 Functional block diagram, 8-2, 8-3

#### Η

HALT, 5-5, 8-19 Handshaking protocol, 6-25 Hardware memory stack, 5-2

### INDEX-1

#### I

IAK, 8-8 Initialization, 8-1, 9-14 Instruction set, 7-22 Instruction set list, 7-26 Interrupts, 2-8, 8-14 Interrupt protocol, 9-12 Interrupt set/reset, 8-8, 8-15 Interrupt vector, 5-2, 8-16 Interrupt vector initialization, 5-2 IRQ4, 8-15

## J

Jumper wire, 2-1

## K

KXT11-A2, 4-1

#### L

Loopback connector, 2-28 LSI-11 bus, 9-1

#### Μ

Macro-ODT, 4-1 Macro-ODT commands, 4-2 Maskable, 5-2 Memory maps, 2-16, 5-6 Microcycle, 8-6 Microcycle slip, 8-17 Microprocessor, 8-1 Mode 0, 6-10 Mode 1, 6-11 Mode 2, 6-18 Mode selection, 6-22

## N

Nibble, 6-11 Nonmaskable, 5-5 NOP, 8-8

#### 0

Overrun error, 6-4

# P

Parallel I/O. 6-7 Parallel I/O flowchart, 6-9 Parallel I/O handshaking, 6-25 Parallel I/O initialization, 6-25 PARQST, 5-5, 8-16 PBRQST, 5-5, 8-16 PC addressing, 7-17 PI (priority in), 8-5 Power fail (PFAIL), 8-22 Power fail routine, 8-22 Power-up/down protocol, 5-5, 8-30, 9-15 Ports A, B, C, 6-7 PPI programming priority, 6-7 Priority, 5-3 Program counter (PC), 7-17, 8-1 Programmable baud rates, 6-1 Programmable baud rates enable, 6-5 PSW register, 5-1 **PUP. 8-4** 

#### R

RAM, 2-16, 8-23 RAS, 8-5 RCSR, 6-3 RDBR, 6-3 RDL1, 5-5, 8-15, 8-26 RDL2, 5-5, 8-15, 8-26 Read, 8-6 Read/write, 8-5, 8-35 READY, 8-5 Reply time-outs, 8-19 Restart address, 8-13 REVNT, 8-14, 8-16 ROM, 2-16, 8-25 R/-WHB, 8-5 R/-WLB, 8-5 RTI, 7-64

## S

SEL0/SEL1, 8-5 Serial I/O, 2-12, 6-1, 8-26 Single operand address, 7-3 Slew rate resistor, 2-26 SLU1/SLU2, 6-1, 8-26 SLU programming, 6-1

#### **INDEX-2**

Split speed, 6-1 Spurious halts, 4-8 Stack pointer, 5-1 Standard factory configuration, 2-7 Start address, 2-8 Status register, 5-1

## Т

TCSR, 6-1 TDAL, 8-1, 8-38 TDBR, 6-1 Terminal problems, 4-8 TMER, 8-37 TSYNC, 8-35 Transactions, 8-6 Transmitter interrupt enable, 6-5 Tristate, 8-8

## U

Unsupported options, 3-4

#### V

Vector address, 5-4 Verification procedure, 2-28

### W

Wait state, 8-37 Wake up circuit, 8-31 Write transaction, 8-8

## X

XDL1, 5-5, 8-15, 8-26 XDL2, 5-5, 8-15, 8-26 XTL0/XTL1, 8-30

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use?


What features are most useful?	
	in the manual?
Does this manual satisfy the need you	think it was intended to satisfy?
	Why?
Please send me the current copy of the remainder of DIGITAL's technology	the <i>Technical Documentation Catalog</i> , which contains information on nical documentation.
Name	Street
	City
	State/Country

Department \_\_\_\_\_ Zip \_\_\_\_

Additional copies of this document are available from:

Digital Equipment Corporation 444 Whitney Street Northboro, MA 01532 Attention: Printing and Circulating Service (NR2/M15) Customer Services Section

Order No. \_\_\_\_\_EK-SBC01-UG-001



Digital Equipment Corporation • Bedford, MA 01730