

DEC-L8-DSS0-D

SUPER DIAGNOSTIC SYSTEM (SUDSY II) VOLUME I OPERATOR'S MANUAL

DIGITAL EQUIPMENT CORPORATION . MAYNARD, MASSACHUSETTS

First Edition September 1967 Second Edition April 1968 Third Edition August 1968

Copyright ©1967 by Digital Equipment Corporation

ACKNOWLEDGEMENT

This programming system represents the combined efforts of many people both at Digital Equipment Corporation and in the field. We feel that it is a substantial addition to the LINC-8 program library and suggest that all users take full advantage of it.

Particular note is made of J. Martin Graetz, who did most of the programming and virtually all writing of this manual.

Finally, a note of thanks for the patience of the many people involved in LINC-8 Production. The many hours spent using the evolving versions of this program were invaluable in producing this final working system.

LINC-8 Engineering

g marine

ουργ ΙΙ

CONTENTS

х •		
	VOLOME 1	
	$\mathcal{L}_{\mathcal{D}}$, where $\mathcal{L}_{\mathcal{D}}$ is the second	Page
1		1-1
1.1	Physical Organization	1-1
1.2	Logical Organization	1-1
1.3	Storage Allocation	1-2
1.4	Organization of the Manual	1-2
2	THE SUDSY TEST PROGRAMS	2-1
3	THE MONITOR	3-1
4		4-1
4.1	Write-Up Format	4-1
4.1.1	Notes on the Write-Up Format	4-1
4.1.2	Organization of the Write-Up	4-2
4.2	Symbol Conventions	4-2
5	GENERAL OPERATING PROCEDURES	5-1
5.1	Loading The Monitor	5-1
5.1.1	From the LINC-8 Maintenance Tape	5-1
5.1.2	From Punched Tape	5-1
5.1.3	From GUIDE	5-2
5.2	Running An Individual Test	5-2
5.2.1	Loaded from LINCtape	5-2
5.2.2	Loaded from Punched Tape	5-2
5.3	Running A Continuous Test	5-2
5.3.1	Run Through Once, Stop After Epilog	5-2
5.3.2	Continuous Cycle	5 -2
5.4	Loading An Individual Test	5-3
5.4.1	From LINCtape	5-3
5.4.2	From Punched Tape	5-3
5.5	Program Control Options	5-3

30037 II

CONTENTS (continued)

		•

	Page
Cycle Repeats and Scoping	5-4
Cycle-Ignore Function	5-4
Error Processing Options	5-4
The Error Printout	5-5
The Error Heading	5-5 ,
Error Data	5-6
Types of Data	5-6
Other Error Messages	5-6
Spurious Interrupt Diagnostic	5 -6
The Sudsy Philosophy	5-6
	Cycle Repeats and Scoping Cycle-Ignore Function Error Processing Options The Error Printout The Error Heading Error Data Types of Data Other Error Messages Spurious Interrupt Diagnostic The Sudsy Philosophy

TEST DESCRIPTIONS

Test	
0	Prolog
1	Go-Control
2	MSC Class
3	JMP and JMP 0 T3-1
4	Skip Class
5	ADD and FLO
6	Rotate Class
7	LDA
10	STA, SAE, BCO, BSE, BCL T10-1
11	ADA and FLO T11-1
12	ADM and FLO T12-1
13	LAM
14	SET, XSK
15	SRO
16	MUL
17	LDH
20	STH, SHD
21	DIS, DSC
22	Memory Bank Selectors
23	Extended Memory Address
24	Extended Memory Timing

CONTENTS (continued)

Test		Page
25	EXT S01 Using SET and DSC	T25- 1
26	LINCtape A	T26-1
27	LINCtape B	T27-1
30	LINCtape C	T30-1
31	LINCtape D	T31-1
32	LINCtape E	T32-1
33	LINCtape F	T33-1
50	Epilog	T50-1

TABLES

Table		
5-1	Program Control Options	5-3
5-2	Error Processing Options	5 - 5

SUMMARY OF OPERATING PROCEDURES

LOADING (The Monitor must be in memory)

Put 0100 in RIGHT SWITCHES Press PDP-8 LOAD ADD

From LINCtape

RS 1 down RS 2 up RS 6/11 (test number)

From Punched Tape

RS 0 up ASR reader down high-speed reader RS 1 up Other RS have no effect

Press PDP-8 START

After a previous normal halt (C(PC)=0114)

From LINCtape: set RS as above and press PDP-8 CONT. From Punched Tape (except after Tests 7, 22, 23, 24, and 25): Place new tape in reader, set RS, and press PDP-8 CONT. Tests noted above destroy RIM and BIN Loaders.

STARTING

Loaded from LINCtape

Set LEFT SWITCHES (see below) Press PDP-8 CONT

Loaded from Punched Tape

and the second second

Set LEFT SWITCHES Put 1000 in RIGHT SWITCHES Press PDP-8 LOAD ADD, then START

SWITCH SETTINGS (All switches up for effect, down for no effect)

Program Control		Error Processing		
LS 11	Repeat this cycle	LS O	Don't ring the bell	
LS 10	Repeat entire test*	LS 1	Don't print data	
LS 9	Special repeat*	LS 2	Don't halt on error	
		LS 3	Don't print INTS	

*See test write-up for special use of LS 10 and LS 9; these may be used to repeat sections of a test, rather than the entire test.

PROGRAMMED HALTS AND RECOVERY

Errors

C(PC)=0257 C(AC)=Error Ident.No.

Normal Final Halt

C(PC)=0114

See test write-up for special programmed stops.

Recovery

Press PDP-8 CONT

Recovery

See STARTING, above

LOADING THE MONITOR

From LINCtape

Lift LOAD Put 0700 in LEFT SWITCHES Put 0013 in RIGHT SWITCHES Lift DO Put 4030 in RIGHT SWITCHES Press PDP-8 LOAD ADD, then START From Punched Tape

Put 7777 in RIGHT SWITCHES Press PDP-8 LOAD ADD Put RS 0 up for ASR, down for high-speed reader Press PDP-8 START

From GUIDE

"EXECUTE THE PROGRAM DECTST"

LOADING AND RUNNING A CONTINUOUS TEST

Load the Monitor (see above) Put 0100 in RIGHT SWITCHES Press PDP-8 LOAD ADD Set LEFT SWITCHES (see above) Set LS 6 or 8 for number of <u>additional</u> memory fields attached. Set RS 3 up for SNS test and grand final halt (in epilog) down to skip SNS test and recycle through test sequence Press PDP-8 START.

LINC INTERRUPT STATUS BIT ASSIGNMENT

PDP-8 AC bit = 1 when condition exists



CHAPTER 1

The LINC-8 Super Diagnostic System (SUDSY) exhaustively tests the functioning of the LINC processor subsystem of the LINC-8 computer. SUDSY consists of a series of PDP-8 programs, each testing one or more parts of the LINC processor logic, the LINC-8 interface, the LINC processor operating mode and interrupt functions, and the LINC console.

A typical test program governs the actions of one or more LINC instructions. Using the LINC-8 interface IOTs, the program sets up all pertinent LINC registers; it then passes control to the LINC to execute a short LINC program sequence which includes the instruction being tested. At the end of this sequence, control returns to the PDP-8 program, which examines the pertinent registers for errors. The test continues until the data are exhausted or until certain control parameters reach terminating values. Various program control and error processing options are available to the operator through settings of the LEFT and RIGHT SWITCHES.

1.1 PHYSICAL ORGANIZATION

The entire set of SUDSY programs, along with a Monitor which performs housekeeping, error processing, and tape reading functions, is kept on the LINC-8 maintenance tape. With the Monitor in memory, each test may be called either individually by the operator (useful for checkout and for hunting specific errors) or in automatic sequence by the Monitor (useful for daily maintenance), passing once through the entire series. The entire test sequence may also be cycled indefinitely (useful for acceptance testing).

In addition to the maintenance tape, each test of SUDSY is also available as a binary program on punched tape. This allows its use even when the LINCtape is not functioning; checkout engineers, for example, can begin to debug parts of the LINC processor before the LINCtapes have been installed.

1.2 LOGICAL ORGANIZATION

The tests are mutually independent, but each one operates with a Monitor program which remains in memory at all times. The Monitor provides the necessary facilities for processing errors, communicating with the operator, handling LINCtape, and controlling the operation of the LINC processor. The Monitor also provides a number of useful housekeeping subroutines for clearing memory, testing and clearing certain I/O flags, and setting memory bank limits.

A section of page 0 is reserved for common storage of error data, indexing parameters, pointers, and other variables which must be shared by the Monitor and the test program.

1-1

1.3 STORAGE ALLOCATION

SUDSY occupies the first quarter of LINC-8 memory (registers 0000-1777); this section is not accessible to the LINC processor. The Monitor, which includes the LINCtape handling routines, occupies registers 0100-0777. Common storage and workspace extends from 0000-0077. Each test begins in register 1000 and extends toward 1777.

During operation, the system does not encroach on any area of memory available to the LINC processor; therefore, any arrangement of the memory bank selectors is acceptable to SUDSY II, as long as it is in the same field with the LINC memory banks. (Except for the Extended Memory tests themselves, SUDSY is not able to operate across memory fields, i.e., with the test system in one field and the LINC memory banks in another.)

CHAPTER 2 THE SUDSY TEST PROGRAMS

The executable portion of each test extends from register 1000 toward 1577. In general, registers 1600-1777 (page 7) are reserved for error messages and other printed matter, though space limitations sometimes require error data to be stored elsewhere. Executable routines are never kept on page 7.

Test	Functions Tested	Description
Prolog	LINC-8 interface,	This test is the first to be executed.
(Test 0)	LINC console,	It has four parts, the first two requiring operator
	LINC active registers.	intervention. Part 1 tests the LINC Left Switches
		and the active registers, using the IOT instructions to read
		the switches and display them.Part 2 tests the LINC con-
		sole switches in the same manner. Part 3 tests the Auto Re-
		start Delay.Part 4 is an exhaustive test of the interface
		IOT instructions and their corresponding active registers .
1	"Go-Control":	Tests the operation of the ICON instruction (6141) in
	Interrupts, 8 Exec	clearing the LINC interrupt status and MOTN bits,and
	Class, HLT, STC,	in selecting, starting, and deselecting the LINC pro-
	and memory address.	cessor. Test 0 checks the program interrupt from the
		LINC on execution of HLT (interrupt disabled), and
		EXC, OPR, and MTP (interrupt enabled). The STC
		instruction is tested for accurate storage of data, and
		is then used to test the LINC lower memory bank ad-
		dressing.
2	MSC Class	Tests NOP, CLR, COM, ZTA, ATR, and RTA
3	JMP, JMP 0	Tests the operation of these instructions for selected
		settings of P and for every state of S.
4	Skip Class	Tests ZZZ, APO, AZE. Other skips are tested later.
5	ADD (FLO)	Tests ADD, first for selected operands, then for
		random numbers. A special repeat option allows one

to remain in the random number test alone. The FLO FF and the FLO skip instruction are tested.

Test	Functions Tested	Description
6	Rotate Class	Tests ROR, ROL, and SCR, each with selected values and with random numbers in the LINC accumulator. LZE and the Z-register are tested. Numbers are "vibrated" in the A-register, by executing a string of ROL-ROR pairs in rapid succession.
7	LDA. Full memory address test.	Tests LDA for correct transfer of data. Exhaustively tests the addressing of LDA, using all combinations of i and β , thus providing a rigorous address test of both memory banks.
10	1. STA 2. SAE 3. Logic	Addressing of these instructions is not exhaustively tested, but is chosen to provide worst-case conditions. Section 3 tests BCO, BCL, and BSE for selected com- binations of bits.
11	ADA	This is nearly identical to Test 4 (ADD); it also checks for accurate addressing. The operation of FLO and its flip-flop is also tested.
12	ADM	Similar to Test 11, this also checks for accurate storing of the sum.
13	LAM	Similar to the preceding tests, this also checks for correct addition and setting of the Link.
14	SET, XSK	Tests for correct transfer of data (SET) and correct indexing and skip (XSK), for worst-case addressing conditions.
15	SRO	This instruction is tested for all β-registers, using worst-case addressing conditions.
16	MUL	Logically, this test is similar to the four addition tests, in that a table of operands is used, once each as mul- tiplicand and multiplier, against all numbers as the second operand. The arithmetic is simulated, then the operation is tested. Two addressing schemes are used, both providing worst-case conditions: MUL i 0, and MUL i 16.

2-2

Test	Functions Tested	Description
17	LDH	In addition to checking for proper manipulation of data, this program also does another complete mem- ory address test, similar to Test 7 (LDA).
20	STH, SHD	These tests are essentially similar to their full-word counterparts, STA and SAE. Worst-case addressing is used, and both halves of the storage word are tested.
21	DIS, DSC	Both display channels are used, with worst-case ad- dressing, to display two horizontal lines (using DIS) with the legend "TEST 21:DISPLAY!" (using DSC) between them.
22	Memory Bank Selectors	The Memory Bank Selectors and their associated LINC instructions, LMB and UMB, are tested for setting all possible values from all other possible values. Boundary protection is tested for bank 0 and all banks above the upper limit of memory, including extensions.
23	Extended Memory Addressing	Address indexing around the end of each memory bank is tested using LDH i 17. A full memory address test using LDA 0 is performed for all settings of the selectors.
24	Extended Memory Timing	Using all possible values of C(A) and C(L), the in- struction ROR i 17 is executed to test the critical timing at the end of this instruction, when the next instruc- tion is fetched.
25	EXT SO1	The special case of SET and DSC, where a second lower memory bank reference is required after normal i-β address setup, is tested using critical addresses.
Epilog (Test 50)	KST, SNS Z and L.	KST is tested for skip and no-skip conditions, using IACF to set the KST FF. SNS requires operator in- tervention to actuate the SENSE SWITCHES whose states are continuously displayed in the RELAY lights. During a continuous run, the SNS test may be omitted.

The Z– and L–registers are checked for all possible C(Z) and

Functions Tested

Test

Description

both states of L, to see that they are not disturbed by any instruction which is not supposed to involve them.

In the SUDSY II system, there are 23 tests, numbered in octal from 0 through 25, plus the Epilog (Test 50). In addition, there are five tests (numbered 26–32) comprising the LINCtape Diagnostic Program (see separate manual). Ample space is provided on the Maintenance Tape for additions to SUDSY II.

CHAPTER 3 THE MONITOR

The Monitor performs all necessary operating housework: it processes the switch options, performs all input and output functions, and controls test program sequencing. The Monitor contains subroutines to clear a specified section of memory, set memory bank pointers, test flags, and test and clear the LINC interrupts and control flip-flops.

The Monitor occupies all of the first four pages (registers 0020-0777) of memory, except for registers 0000-0017, which are reserved for the use of the test programs. Registers 0020-0077 contain common storage, the Monitor subroutine dispatch table, and several constants shared by the Monitor and the test programs.

The functions of the programs in the Monitor are described below:

Program		Function
TED	• • • • • •	The Test Director This is the main control program. TED examines the Right Switches and calls each new test into memory, using the LINCtape routines or the BIN Loader as required. Before starting the test, TED initializes all pertinent registers and pointers and clears the LINC interrupts. When the test is finished, control returns to TED.
CLIFF	х	Clear LINC interrupts, flip-flops, and flags. This subroutine is called by TED, before each test starts, and by SPIN, after the LINC program sequence has been executed in each test cycle, so that spurious interrupts are not left hanging.
SLIME	1.	Set LINC memory bank pointers. This subroutine, called by TED, sets two pointers, LMB and UMB, which are used by the test programs to determine the absolute octal addresses of locations in the two LINC memory banks.
KEFT		Keyboard Flag Test. Immediately before a LINC program sequence is executed and again at the end of each test cycle, the keyboard flag is sensed and, if it is up, a signal register (KSIG) is set. The signal is used by CYCRO (see below) to determine whether or not the test cycle should be repeated. The KBD flag is cleared.

Program	- <u>Function</u>
LINGO	LINC Go-Control This program sets the P-register to the starting location of the LINC program sequence, selects the LINC, and starts the LINC processor. On return from the LINC, LINGO tests the KBD flag; if it was up during LINC operation, the AC is set to 7777, and control returns to the test program. This signal causes the entire test cycle to be ignored. If the flag was down, the AC contains 0 on return.
CYCRO	Cycle Repeat Option This subroutine tests LS 11 at the end of a test cycle. If the switch is up, the cycle is repeated; if not, the test continues. If the KBD flag is raised, however, the repeat is suppressed until the next occurrence of an error.
TESRO	Test Repeat Option When a test is completed, TESRO examines LS 10; if the switch is up, the entire test (or major section thereof; see each test write-up for details) is repeated. If the switch is down, control returns immediately to TED.
CLEM	Clear Memory This subroutine clears the section of memory specified by the two arguments of the 'CLEAR' macro, which calls CLEM. The first argument is the address of the first register to be cleared; the second specifies the length, in registers, of the section of memory affected.
EROS	Error Option Selector EROS examines Left Switches 0, 1, and 2 to determine which of the three error processing options are to be executed; if a given switch is up, the operation it con- trols is not performed. LS 0 controls the ringing of the bell, LS 1 the error printout, and LS 2 the error halt.
BOOK	Error Printout Control This routine is used by EROS and SPIN (see below) to print error information, in– cluding all diagnostic messages, test identification headings, and error data.
SPIN	Spurious Interrupt Test After the LINC sequence is executed, SPIN examines the LINC interrupt status; if any bit is set, a diagnostic, including the state of the interrupts as read into the AC, is printed. The interrupt status is cleared. The printout is suppressed if LS 3 is raised. The test does not stop after the diagnostic print.

Program

Function	

Output Package	A set of five subroutines controls all printout. These are:			
	OTY	Basic character-printing subroutine.		
	CARL	Types a carriage return and a line feed.		
	ТАВ	Spaces to the next tab stop.		
	PRIM	Prints all messages and headings.		
	POC	Octal print routine. Types error data; suppresses leading		
		zeros with spaces.		
LOLITA	Load LINCtape			
	This program examines the Right Switches, reading in the specified test (or			
	reading tests in sequence) from LINCtape . Each test is loaded, relocated into its			
	operating area, and if running continuously, begun. The tape reading routines are			
	taken almost intact from PROGOFOP.			

All subroutines of the Monitor are called via a dispatch table, stored on page 0, which contains the addresses of every subroutine.

The functions of all option switches are described in Chapter 5. The Monitor is described in detail in Volume 2, Chapter 3.

CHAPTER 4

DOCUMENTATION

For ease in reference, complete operating instructions are provided in tabular form at the front of this manual.

Following Chapter 5 of this manual is a set of write-ups, each consisting of a description of one SUDSY test, and including a tabular presentation of all test data: special switch settings, printouts, error stops, and LINC program sequences.

4.1 WRITE-UP FORMAT

Each test write-up is organized according to the following outline:

- 1. Description
- 2. Special Switch Settings
- 3. Printout Headings
- 4. Non-Error Messages
- 5. Special Halts
- 6. LINC Program Sequences
- 7. Execution Time
- 8. Error Stops

4.1.1 Notes On The Write-Up Format

4.1.1.1 <u>Description</u> - Is a short explanation of how the test program works. Whenever required, this includes instructions for operator intervention, as, for example, in the Prolog (Test 0).

4.1.1.2 <u>Special Switch Settings</u> – Are any which differ from, or are in addition to, those given in the Operating Procedures.

4.1.1.3 <u>Printout Headings</u> – Are shown exactly as they appear on the teleprinter when an error occurs. Each heading is surrounded by a box to set it off from the rest of the matter. An explanation of the column heads is given below the heading.

4.1.1.4 Non-Error Messages - Are shown exactly as they appear on the teleprinter.

4.1.1.5 <u>Special Halts</u> - Are any which are not included in the normal error-detection and final halt routines.

4.1.1.6 <u>LINC Program Sequences</u> - Are given with their LINC memory bank octal locations; to find the absolute addresses, add the appropriate constant, according to the setting of the Memory Bank Selectors. For the standard settings, the Lower Bank will be set at 2; the constant is thus 4000. Locations of all LINC-accessed data are also given.

4.1.1.7 <u>Execution Time</u> - Is for one complete pass through the test program. Where a number of repetitions are written into the program (as, for example, Test 21), the execution time includes the repetitions.

4.1.1.8 <u>Error Stops</u> – Are presented in tabular form. The first column shows each error message as it appears when printed. The second column gives the error identification number as it appears in the PDP-8 AC at the time of the halt. The third column lists the pertinent column heads associated with that error. Column four gives the program tag as it appears in the argument of the 'ERROR' macro in the program listing. Below each error listing, a description of probable causes and test criteria is given.

4.1.2 Organization of the Write-Up

The description begins on page 1 of the write-up, and continues after the tabular listings, when necessary. Items 2 through 7 appear in tabular form on page 2 of each write-up. Item 8 appears on page 3 of the write-up (continuing to page 4 when necessary), so that all pertinent test information is presented on facing pages.

4.2 SYMBOL CONVENTIONS

Throughout this manual, the following symbol conventions apply:

Symbol	Definition
R	Any register of the computer
C(R) • • • • •	The contents of register R.
C(R.)	The contents of bit j of register R.
C(Rk)	The contents of bits j through k, inclusive, of register R.
C(R)	The complement of the contents of register R.
ICON-n	Indicates the execution of an ICON instruction (PDP–8 IOT code 6141) with <u>n</u> in the AC.
Desister Designations	

Register Designators:

AC	The PDP-8 accumulator
PC and the second	The PDP-8 program counter
МА	The PDP-8 memory address register
MB	The PDP-8 memory buffer

Register Designators (continued) Definition				
A, B, S, P, Z	Respectively, the LINC accumulator, memory buffer, address register, program counter, and Z-register.			
L	The LINC Link			
LS-n	Left Switch n			
RS-n	Right Switch n			
LMBS, UMBS	Lower Memory Bank Selectors, Upper Memory Bank Selectors			
CSW1	Console switches 1 (see drawing LINC8-0-L7)			
CSW2	Console switches 2 (see drawing LINC8-0-L7)			
Lnnnn	A memory register whose LINC address is <u>nnnn</u> . For example, register 20 in LINC lower memory is designated L20 (or L0020). The highest location of LINC upper memory is L3777. The absolute octal address, of course, depends upon the setting of the Memory Bank Selectors.			

CHAPTER 5

GENERAL OPERATING PROCEDURES

This chapter describes the procedures for loading the SUDSY II system, loading and running a single test, and running a continuous test. All switch options are described. A summary of SUDSY II operations will be found in appendix 1. For the operator's convenience, a summary of operating procedures is presented in tabular form at the front of this manual.

5.1 LOADING THE MONITOR

5.1.1 From the LINC-8 Maintenance Tape

Mount the LINC-8 Maintenance Tape on unit 0.

Press LOAD

Set the Left Switches to 0700.

Set the Right Switches to 0013.

Press DO.

Set the Right Switches to 4030.

Press PDP-8 LOAD ADD, then START. The Monitor is now ready to operate.

When loading from LINCtape, pressing LOAD brings in PROGOFOP. The next steps read the contents of block 13 into quarter 0 of LINC memory. Block 13 contains a PDP-8 program which, when executed, reads the Monitor into its operating area, pages 0-3 of PDP-8 memory.

5.1.2 From Punched Tape

The BIN and RIM Loaders must be in memory.

Put the Monitor binary tape in the reader, and turn the reader on.

Set the Right Switches to 7777.

Press PDP-8 LOAD ADD.

If reading from the ASR 33 or ASR 35, press PDP-8 START.

If reading from a high-speed reader (type 750 or PC01), put RS 0 down, then press PDP-8

START.

5-1

5.1.3 From GUIDE Call for the program "DECTST".

5.2 RUNNING AN INDIVIDUAL TEST

5.2.1 Loaded from LINCtape

If the test was loaded from LINCtape, or if a previous test has reached normal SUDSY II halt, Set Left Switches for program control and error options. Press PDP-8 CONT

5.2.2 <u>Loaded from Punched Tape</u> If the test was loaded from punched tape, Set the Left Switches for desired options. Set the Right Switches to 1000. Press PDP-8 LOAD ADD, then START.

5.3 RUNNING A CONTINUOUS TEST

5.3.1 Run Through Once, Stop After Epilog

To run through the entire SUDSY II test sequence once, stopping at the end of Epilog: Load the Monitor.

Set the Right Switches to 0100.

Press PDP-8 LOAD ADD.

Set the Left Switches as desired for options.

Put RS 3 up, RS 1 and RS 2 down.

Press PDP-8 START.

The test sequence will run up to the last section of Epilog, which is the SNS test and requires operator intervention. At this point, striking any key on the ASR keyboard (except those which do not generate flag pulses) will cause the program to stop with the word END displayed in the LINC lights. Then, pressing PDP-8 CONT will cause the entire sequence to begin again.

5.3.2 Continuous Cycle

To cycle continuously through the test sequence without stopping; Load the Monitor. Set the Right Switches to 0100. Set the Left Switches for desired options. Press PDP-8 LOAD ADD, then START.

5.4 LOADING AN INDIVIDUAL TEST

Set the Right Switches to 0100 (the Monitor must be in memory). Press PDP-8 LOAD ADD.

5.4.1 From LINCtape

Set the Right Switches as follows:

RS 1 down

RS 2 up

RS 6-11: Octal number of the test desired.

Press PDP-8 START

5.4.2 From Punched Tape

Set the Right Switches as follows:

RS 0 down for high-speed reader (Type 750 or PC01)

up for ASR 33 or ASR 35.

RS 1 up

Other switches have no effect.

Press PDP-8 START

RS 1 controls the source of the input; down for LINCtape and up for punched tape. RS 0 is used by the standard BIN Loader to determine its input source. RS 2 tells the LINCtape loading routines to look for the test corresponding to the number in Right Switches 6–11.

5.5 PROGRAM CONTROL OPTIONS

In normal operation, an individual test proceeds to the end and then returns to TED for the normal halt or to read in the next test. The operator may alter the program flow by means of the LEFT SWITCHES, as shown in table 5–1.

Switch Position		Function	
LS 11	down	Normal operation. Proceed to the next test cycle.	
	up	Repeat the last cycle executed. In general, this means that as long as the switch is up the test cycle is repeated with the same data. (See section 5.6)	
LS 10	down	Normal operation. When the test is finished, return control to TED.	
	up	Repeat the entire test from the beginning. Note that for certain tests, this switch is effective only for part of the program; see each write-up for details.	

TABLE 5-1 PROGRAM CONTROL OPTIONS

Switch	Position	Function
LS 9	down	Normal operation.
	up	For certain tests, this switch is used as an additional test repeat control for sections of the program. It functions the same way as LS 10, except that it does not return control to TED.

TABLE 5-1 PROGRAM CONTROL OPTIONS (continued)

5.6 CYCLE REPEATS AND SCOPING

It is often useful to be able to execute a short program loop indefinitely, in order to synchronize an oscilloscope with one or more pulses or levels in the computer. SUDSY provides the cycle repeat option, controlled by LS 11, for this purpose. No repeat occurs until the first error is detected; thereafter, the test repeats the cycle causing the error as long as LS 11 is up, regardless of how often the error occurs. This allows the operator to detect intermittent as well as gross failures of the logic.

Because many errors are data-dependent, a provision has been made to allow the operator to proceed from one error-causing cycle to another without manipulating LS 11. If, while a cycle is being repeated (LS 11 up), the operator strikes any signal-generating key on the ASR keyboard, the test program resumes normal operation, ignoring the repeat switch until another error occurs, when the repeat option again takes effect. In this way, the operator can step from error to error.

5.7 CYCLE-IGNORE FUNCTION

If an external device flag is raised when the LINC processor is running, the current LINC instruction is completed and control returns to the PDP-8, with the LINC RUN flip-flop still on. Because it is possible that a key may be struck during LINC-mode operation, a provision has been made to ignore the cycle in which this has occurred, therefore, spurious errors resulting from the incomplete execution of a LINC program sequence will not be processed.

5.8 ERROR PROCESSING OPTIONS

When an error occurs, the operator can be informed in three ways. First, the bell rings; next, an error printout consisting of diagnostic messages and error data is typed on the Teleprinter; finally, the program halts with the error identification number in the AC lights. Each of these error processing options is controlled by one of the Left Switches, as shown in table 5-2.

5-4

Switch	Position	Function
LS O	down	Ring the bell when an error occurs.
	up	Don't ring the bell.
LS 1	down	Print error messages, identification, and data.
	. up	Don't print anything.
LS 2	down	Halt, with error number displayed. C(PC)=0257.
	up	Don't stop.
LS 3	down	Process interrupt error and print diagnostic.
	up	Ignore LINC interrupt errors.

TABLE 5-2 ERROR PROCESSING OPTIONS

The following are examples of how the error option switches can be used:

a. When scoping on a repeated cycle, the operator would normally suppress all three processing functions (all switches up).

b. When collecting data to make informed guesses about the nature of an error, the operator can suppress the bell and the halt, so that the program will print error data without interruption.

5.9 THE ERROR PRINTOUT

Printout of error messages and data is in standard tabular form, described below. Examples of all texts and messages are given in the write-up for each test.

5.9.1 The Error Heading

Error data is printed in several columns across the page. These columns are identified by headings printed when the first error occurs in the test being executed. The heading consists of a title line identifying the test or test section and short column heads identifying the data. The heading is printed only once during the execution of a given test or test section; however, if the test is restarted at memory location 1000, the heading will be printed again.

Certain tests (Test 10 is a good example) contain several logically distinct parts; for each subsection, then, a separate heading is provided. In each case, the heading is printed only once for that subsection, but if the test is repeated, the headings will appear again.

5-5

5.9.2 Error Data

For most errors, the pertinent data is printed in two rows, with a short message at the left margin to indicate the particular instruction or function being tested. The two rows themselves are identified by the letters A (actual) and C (correct) respectively, referring to the first and second rows of data. The actual data result from the operation of the LINC instruction; the correct data are determined in advance by the test program.

5.9.3 Types of Data

The information printed usually compares erroneous data with that provided for proper evaluation of the results. Data in error are identifiable by the fact that both <u>actual</u> and <u>correct</u> values are printed. Other data appear as single entries on the second (correct) line of print. Columns with no entries refer to items which are not tested or are not pertinent and are not in error.

5.9.4 Other Error Messages

In addition to the data print-out, some tests provide special messages to call the operator's attention to a particular item in the subsequent print, or to inform him of troubles not associated with the data. Test 16, MUL, has two examples of this type of message. One states simply, FLO FF SET, noting the fact that the overflow flip-flop, which should not have been disturbed by the action of MUL, was changed. The other, BETA ERROR, warns the operator to check the C(BETA) column on the forth-coming printout. The test program does not stop after such a message is printed, but continues to the next data printout.*

5.9.5 Spurious Interrupt Diagnostic

During each test, a running check is kept on the status of the LINC interrupts. After the LINC program sequence is executed, the SPIN subroutine examines the interrupts; if any INT status bit is set, the diagnostic message

INTS

is printed, followed by an octal number which represents the contents of the AC after the LINC Interrupt status has been read into it. If LS3 is up, the message is suppressed. The interrupt error diagnostic is not affected by the settings of LS0, 1 or 2.

5.10 THE SUDSY PHILOSOPHY

The Super Diagnostic System was designed to make use of the peculiar two-processor structure of the LINC-8. By using one processor, the PDP-8, to check out the other, no prior assumptions need be made about the proper working condition of any part of the LINC.

^{*}If printout is suppressed (LS1 up), the program does halt, with the error identification number displayed in the PDP-8 AC. The message is not printed.

Because SUDSY is designed for use both as a checkout tool and as a running maintenance diagnostic routine, certain compromises were made in order to make it useful for the two purposes. The system is built around a set of subroutines, the Monitor, which control all operations; each test uses these subroutines liberally. In addition, the tests themselves are often divided into subroutines, so that no test exceeds the memory space allowed for the system. For checkout engineers, this sacrifice of clear straight-line programming is compensated for by a detailed diagnostic printout which provides all the necessary checkout information for most problems. The following suggestions are offered for instances when a single-step approach is useful.

a. Don't try to follow the program listing, instruction by instruction, unless you are a very competent programmer. Macros are liberally used and there is a lot of jumping back and forth between subroutines.

b. If you want to single-step through a test cycle, do the following:

1. Start the test (RS 1000, press PDP-8 LOAD ADD, then START) and wait until the first error halt.

2. To go through the cycle again, raise LS 11.

3. Now single-step. Ignore what happens until the number 0012 appears in the PDP-8 accumulator. This is the signal that the LINC processor is about to start operation.

4. From this point, watch the LINC processor console. The LINC program may be a single instruction or a short sequence, but in every case (except parts of the Go-Control test) the sequence ends with a HLT, and control returns to the PDP-8.

5. If you suspect a LINC interrupt failure, continue single-stepping until the PDP-8 PC contains the address 354. At this point the PDP-8 AC will contain the LINC interrupt status.

6. After this point, control returns to the test for error processing. The best procedure is to return to continuous operation until the next halt. Suppressing the printout will speed this up, unless the error data are of interest.

c. Often the cycle-repeat option (scope mode) operates over too long a program sequence to allow reliable scope synchronization. If this happens while testing a LINC instruction that does not destroy the data (examples of instructions that do are LAM, MUL, STC, LDH, STH), the engineer can make a much tighter scoping loop that does not go through the error testing program. A special register in the LINC Go-Control subroutine (LINGO) is provided for this purpose.

5-7

1. Examine register 0170. It should contain a NOP (7000). Replace this with a JMP 157 (5157). This creates a tight loop that does no more than set the LINC P-register, select and start the LINC processor. As long as no LINC instructions or data are destroyed, this will provide a very tight scoping loop.

2. Be sure to restore the NOP to register 0170 when you are finished.

NOTE: If the working data are not relevant to what you are testing for, any LINC instruction sequence can be cycled through in the above manner.

WARNING

Don't try a tight loop with DIS; you are likely to burn out a phosphor.

TEST 0 - PROLOG

Tests LINC console, switches, and flip-flops; also AUTO RESTART delay, and PDP-8/LINC interface IOTs.

ant at the second second

NOTE: To execute tests A and B, manually start this test in location 1001. These tests require the participation of the operator. See description below for directions.

1. DESCRIPTION

1.1 Test 0A: LINC Left Switches Test

The MEMORY BANK SELECTORS are read into the AC, using IMBS (PDP-8 IOT instruction 6155). If the selectors are set to the standard values, i.e., if C(AC)=0142, the test proceeds. The contents of the Left Switches are read into the AC, using ILES (6145). From there, using the appropriate IOTs, the C(AC) are transferred to the P-, S-, A-, and B-registers. A delay of about 160 msec follows. then the switches are sensed and displayed again.

1.1.1 <u>Operator</u> - To test the functioning of the Left Switches and of the PDP-8 IOT instructions ILES, ISSP, IACS, IACA, and IACB, actuate the switches singly and in groups. Observe the following effects:

a. When a switch is up, the corresponding bit in each of the registers (A, B, S, P, and AC) should be lit. When the switch is lowered, these lights should go out. There is a barely detectable delay before the light changes state after the switch is moved. This allows an intermittent error to appear as a flashing or dimly flickering light.

b. If the lights do not function as described, the trouble can come from one of the following sources:

1. If, when a switch is up, <u>none</u> of the corresponding lights are lit, or if they all remain lit when the switch is down, the trouble is probably in the switch itself, its associated hardware, or in the ILES instruction.

2. If a bit failure occurs only in the A-, S-, or P-registers, and in none of the others (except, possibly, the B-register), the fault is probably in the affected register or in the corresponding interface IOT (IACA, IACS, ISSP).

3. If a bit failure appears <u>only</u> in the B-register, the trouble lies in the operation of IACB (6161).

4. If a bit failure appears in all the LINC registers, but <u>not</u> in the PDP-8 AC, the fault is in the B-register itself, the IACB instruction, or both.

Description continued on page T0-4

2. <u>SPECIAL SWITCH SETTINGS</u>

None

3. PRINTOUT HEADING (Test D only)

PROLOG: INTERFACE IOT TEST CONTENTS OF A, B, Z, OR OLD P NEW P In the first column, the contents of the tested register are printed.

- OLD P Previous C(P) as read from B after ISSP.
- NEW P C(P) transferred to P by ISSP. Printed for information only; tested on following cycle.

4. NON-ERROR MESSAGES

Test C, when Monitor is freshly loaded (no previous tests executed):

SET DELAY KNOBS: COARSE ON 4, FINE AT FULL RIGHT. PRESS PDP-8 CONT.

5. SPECIAL HALTS

Test C, after message: C(AC)=0000 C(PC) = 1212

6. LINC PROGRAM SEQUENCES

None

7. EXECUTION TIME

Test C: 4-8 sec. Test D: 2 sec.



Figure TO-1 LINC Console Switch Bit Assignments (Test B)

8. ERROR STOPS AND INFORMATION

Error Message	C(AC	:) Data Printed	Program Tag
None	MBS status	None	PEM
		If the Memory Bank Selectors are not set to the star values ($C(AC)=0142$), the program stops with the a displayed in the AC. Pressing CONT causes the t again; it will not proceed until the selector status	indard ictual status est to begin is correct.
FAST DELAY	0020	None	E20
		The AUTO INT FF was set before 458 msec had eld the DELAY START trigger was fired. Check to be delay knobs are at their full right positions. If the delay is firing too soon.	apsed since sure that <u>both</u> ey are, the
NOISY RESTART	0021	None	E21
		After the AUTO INT FF was set, noise generated be states of bits in the A-, B-, S-, and P-registers co START to fire again. This is the type of error whice than one LINC instruction to be executed when op INST X INST mode.	by the changing aused DELAY ch causes more berating in
SLOW DELAY	0022	None	E22
		The AUTO INT FF was still not set 7.5 seconds after the DELAY START trigger was fired. Check for mis-wiring or bad enabling gates. The AUTO FF is checked during Test B; try running the Console Switch test again.	
B REG	0010	В	E10
	0011	A EII The number transferred to the indicated register using IACB or IACA did not match that returned to the AC using IBAC or IAAC. Check the register in question and both the associated IOTs.	
P REG	0012	OLD P, NEW P	E12
		Using ISSP, the P-register was set from the AC. The previous C(P), read into the AC from B, is compared with the correct value; if the two do not match, the data are printed under "OLD P". The new C(P) is also printed; this value is tested on the following cycle.	
ZREG	0013	Z	E13
		 a. ICON-14 may have failed to clear Z. b. ICON-15 may have failed to transfer C(B) to Z correctl c. IZSA may have failed to jam-transfer C(Z) to A correct d. A Z-register flip-flop may be defective. 	
Description continued from page T0-1

To continue to Test B, strike any signal generating key on the keyboard (see NOTE at the end of this section).

1.2 Test OB: LINC Console Switch Test

The LINC console switch states are read into the PDP-8 AC using the two IOTs, ICS1 and ICS2. The first set of switches is displayed in the A-register, the second set in the B-register (see figure T0-1 for bit assignments).

When any of the switches labeled AUTO RESTART, INST X INST, E STOP, F STOP, or CLEAR is actuated, the corresponding Flip-Flop light, immediately to the right of the switch, is turned on using the IOT instruction IACF. The MARK FF is not set, so that information on a mounted tape will not risk being destroyed. The MARK switch light (B_0) operates normally.

With one exception, the light corresponding to a switch is on until the switch is actuated, at which time it goes out. As in Test A, a 160 msec delay between changes of state allows an intermittent error to become apparent. The single exception is the AUTO FF bit (B₅), which goes on when the AUTO RESTART switch is raised; at the same time, the AUTO RESTART switch light (B₁) goes out, and the AUTO RESTART flip-flop light goes on.

1.2.1 <u>Operator</u> - Actuate the console switches one by one, examining the corresponding light in the A- or B-register for an indication of correct operation.

WARNING

DO NOT ACTUATE THE LOAD SWITCH

To continue to Test C, press any signal-generating key on the keyboard.

1.3 Test OC: DELAY RESTART Test

1.3.1 <u>Operator</u> – Action is required only when the Monitor has been freshly loaded into memory. At that time, the following message is printed:

SET DELAY KNOBS: COARSE ON 4, FINE AT FULL RIGHT. PRESS PDP-8 CONT

The program halts. Set the delay knobs as directed, and press CONT. On subsequent passes through the Prolog, this message and halt do not occur. When the test resumes, the AUTO FF is set, the LINC interrupts are cleared, and the DELAY RESTART is triggered. The program then waits for 458.5 msec. If the AUTO INT FF is set within that time, the diagnostic message

FAST DELAY

is printed. If the flip-flop is set during the 0.5 to 7.5 sec interval after the delay is triggered, it is considered a normal delay. If the flip-flop is not set by the end of the 7.5 sec interval, the diagnostic message

SLOW DELAY

is printed.

As soon as the AUTO INT FF is set, the program tests the noise rejection ability of the delay trigger. The flip-flop is cleared, and every bit of the LINC-, A-, B-, S-, and P-registers changes state. If the AUTO INT FF is set as a result of noise generated by the bit-changing pulses, the message

NOISY RESTART

is printed.

The test is performed eight times; if the delay is operating normally and the knobs are set correctly, the test should take between 4 and 8 sec.

The cycle repeat option (LS 11) causes all of Test C to be repeated.

1.4 Test 0D: PDP-8/LINC Interface Test

Each LINC active register (except S) and its associated IOT instruction are tested for accurate transmission of data to and from the PDP-8 AC. All possible values of C(AC) are used for each register. The registers are tested in the following order:

> B-Register (IACB, IBAC) A-Register (IACA, IAAC) P-Register (ISSP) Z-Register (ICON-14, ICON-15, IZSA)

1.5 General

Any of the IOT instructions tested can be the focus of a tight loop of no more than three or four PDP-8 instructions, to allow scope synchronizing. Scattered throughout the test program (see listing in Volume 2) are NOP instructions which can be replaced by JMPs when a scope loop is desired. The locations are identified by the instruction mnemonic 'Q'; the associated comment gives a suggested JMP to use in making the loop.

NOTE: All keys on the ASR 33 keyboard generate keyboard flag signals except CTRL, SHIFT, REPT, and BREAK.

TEST 1 - GO-CONTROL

Tests HLT, 8EXEC class, STC, and lower memory bank addressing.

1. DESCRIPTION

Test 1 has two logically distinct parts. The first part tests the LINC processor operating mode (Go-Control); the second tests the STC instruction, then uses that to perform an address test of the LINC lower memory bank.

1.1 Test 1A: Go-Control

When the test begins, the LINC interrupts are cleared, using the PDP-8 IOT, ICON-7. The interrupt status is then read into the AC, using INTS, and tested to see if the LINC interrupts were in fact cleared by ICON-7. (The 8EXEC indicator bits are masked out for this test.) If the interrupts are not clear, the error message,

LINC INTS NOT CLEAR

is printed, followed by an octal number which represents the C(AC) after the LINC interrupt status has been read into it.

Next, the Go-Control is tested with interrupt disabled. The LINC is selected (ICON-10) and started (ICON-12). A HLT instruction in register L1 is executed and control returns directly to the PDP-8. The C(P) are tested; if the LINC processor did start, the occurrence of a GNI pulse will have incremented P. The HLT test is performed 4096 times.

After the HLT test, the LINC Deselect is tested. First, the LINC flip-flops are set, using IACF with 7773 in the AC (the MARK FF is not set). Next, the LINC is deselected (ICON-11). The LINC AUTO FF is then tested (ICS2 to read the status) to see if the PWR CLR pulse was generated at the time of the deselect. If the bit is still set, the message,

PWR CLR FAILED

is printed. If the bit is not set, an attempt is made to restart the LINC with the processor deselected. The test is made by examining the C(P); if the P-register was indexed (indicating that a GNI pulse occurred), the program assumes that the LINC processor started, and the error message,

DESELECT FAILED

is printed. The Deselect test is also performed 4096 times.

Finally, the LINC Go-Control is tested with the interrupt enabled. Each of the three 8EXEC class instructions, EXC, OPR, and MTP, is tested to see that each one causes an interrupt request, followed by a program break to register 0000. The indicator corresponding to each instruction is tested to see that it is set correctly. Each 8EXEC class instruction is tested 4096 times.

Description continued on page T1-5

2.	SPECIAL SWITCH SETTINGS
	LS 10 up repeat STC and Memory Address tests only LS 9 up repeat Go-Control test only
3.	PRINTOUT HEADINGS
3.1	Go-Control Test
	GO-CONTROL TESTC(P)Contents of PC(P)INDICINTSC(P)INDICINDICState of the 8EXEC indicators and 8EXEC INT flip-flop.INTSState of LINC interrupts
3.2	STC and Memory Address Tests
	STC AND LOWER MEMORY ADDRESS TEST C(Y) Contents of Y C(Y) Y C(A) Y Address of operand C(A) C(A) C(A) Contents of A after execution of STC
4.	NON-ERROR MESSAGES None
5.	SPECIAL HALTS None
6.	LINC PROGRAM SEQUENCES
6.1	Go-Control Test L1, * /*In succession: HLT, EXC, OPR, MTP L2, HLT
6.2	STC and Address Tests L1 or L1775, STC Y L2 or L1776, HLT
7.	EXECUTION TIME 4 sec

8.

ERROR STOPS AND INFORMATION

Error Message	C(AC)	Data Printed	Program Tag	
INTS nnnn an a	No halt	INTS status	None	
	A s res at The	A spurious LINC interrupt occurred. The octal number nnnn represents the interrupt status as read into the PDP-8 AC. See table at the front of this manual to determine the cause of the interrupt.		
LINC INTS NOT CLEAR	0101	INTS status	E101	
	An at t cau	An attempt to clear the LINC interrupt status failed. See table at the front of this manual to determine which interrupts are causing trouble.		
HLT	0110	C(P)	E110	
in ningstationalean na 1 Okj€S	a. b.	 a. If the actual C(P)=0001, the LINC processor probably not start. b. If the execution of HLT fails to stop the LINC and car 		
an a		interrupt request, the LINC RUN light will r the string of HLTs cycles endlessly.	emain on, while	
PWR CLR FAILED	No hait (0111)	None	E111	
n ^a n an <mark>an Anna an Anna Anna an Anna an</mark>	After the LINC deselect, the PWR CLR pulse should have cleared the LINC flip-flops. If not, the AUTO FF will remain on; it was preset before the test. No data is printed and the test does not			
DESELECT FAILED	sto No halt (0112)	None	E112	
	An attempt to restart the LINC processor after DESELECT was successful. The error is detected by testing for an indexed P- register, which indicates that a GNI pulse has occurred.			

(continued)

T1-3

|--|

Error Message	C(AC)	Data Printed		
EXC OPR MTP	0120 0121 0122	C(P), INDIC, INTS	EGC	
 Each of these 8EXEC class instructions is tested enabled. a. The RUN flip-flop was cleared (it should rebreak). The INTS status is printed. b. More than one instruction was executed. Tasecond GNI occurred; C(P) are printed. c. Wrong 8EXEC indicator bit set, or 8EXEC cAC₂) not set. INDIC printed. 			d with the interrupt remain set after the This indicates that class status bit	
TRAP FAILED	No halt (0123)	See preceding error	E123	
	The processor 8EXEC class ir	failed to trap to PDP-8 location astruction was executed.	0001 when an	
STC	0130	C(Y), C(A)	E130	
	Data was store cleared, or bo	d incorrectly in register L0003, th.	or C(A) was not	
ADRS	0140	C(Y), Y, C(A)	E140	
and the second sec	The register de or the wrong r	The register designated by Y contained the wrong information, <u>or</u> the wrong register was addressed, or both.		

Description continued from page T1-1

1.2 Test 1B: STC and Memory Address Test

The STC instruction is tested for its ability to store all possible numbers in a given location. The instruction is placed in register L1, followed by HLT. The instruction stores data in L3. The Aregister is tested to see if it is cleared by STC.

The Memory Address test determines whether STC can store a given datum in every register of LINC lower memory. The instruction is executed first from L1, storing information in registers L3 through L1777. Next, STC is executed from L1775, storing data in L0 through L1774.

In each cycle of the test, the number stored in a register is equal to the absolute octal address of that register. For standard settings of the selectors, the absolute address of any LINC register is 4000+LINC address. Thus, the number 4003 is stored in L0003, 5003 is stored in L1003, 5774 in L1774, and so on.

The two sections of Test 1 are repeatable separately. Switch 9 causes the Go-Control test to be repeated; if this switch is down, the test proceeds to Test 1B. Switch 10 controls the repetition of the Memory Address test, including the STC 3 test.

TEST 2 - MSC CLASS

Tests NOP, CLR, COM, ZTA, ATR and RTA.

1. DESCRIPTION

1.1 NOP Test

A string of 15 NOP instructions, terminated by HLT, is stored in locations L1-L20. To determine that NOP has no effect on the A-register, the string is executed once for every possible number placed in A. The program counter is also tested for possible anomalies; the HLT is in L20, therefore, C(P) after execution should equal 0021.

1.2 CLR Test

The instruction is tested once for all possible numbers in A. Each time, the Z-register is set to 7777; after execution, both the A- and Z-registers should be clear.

1.3 COM Test

This test has two parts.

First, COM is tested once for every possible number in the A-register.

Second, a string of 63 COM instructions, terminated by HLT, is stored in registers L1-L100. The number 5252 is placed in A, and the string is executed. Because there are an odd number of COMs in the string, the resulting C(A) should be the complement of the original value, or 2525. The string is executed only once, but the cycle repeat option will causes the String test to be repeated.

1.4 ZTA Test

The Z-register is loaded consecutively with all possible even numbers, and ZTA is tested for each. The C(Z) should be placed in the A-register, shifted right one place. Since the low-order bit is lost each time, only even numbers need be tested.

1.5 ATR-RTA Test

The A-register is loaded with one of a sequence of numbers selected to turn on the relays in succession, starting with the rightmost relay. Each relay is added until all are lit, then, starting again at the right, each relay is turned off.

The LINC program sequence is ATR, CLR, RTA. The number returned to the A-register should match that placed there at the start of the test. Each number is used 2000 times, so that the operator can watch the relay lights to observe the progress of the test. The impression, when the instructions operate correctly, is that of a train of lights traveling slowly in from the right and out at the left.

T2-1

2.	SPECIAL SWITCH SETTINGS		
	None		
3.	PRINTOUT HEADING		· .
	TEST 2: NOP, CLR, COM, ZTA, ATR/RTA.	(CA) C(P)	Contents of LINC accumulator
	C(A) C(P) C(Z)		
		C(Z)	Contents of LINC Z-register
4.	NON-ERROR MESSAGES		
	None		
5.	SPECIAL HALTS		
	None		
6.	LINC PROGRAM SEQUENCES		
6.1	NOP Test		
	L1-L17, NOP L20, HLT		
6.2	CLR and COM Tests		
	L1, CLR COM L2, HLT HLT		
6.3	COM String Test		
	L1-L77, COM L100. HLT		
6 1	ZTA Tost		
0.4	L1. ZTA		
	L2, HLT		
6.5	Relays Test		
	LI, ATR		
	L3, RTA		
	L4, HLT		
7.	EXECUTION TIME		
	7.5 sec		

•

Error Message	C(AC)	Data Printed	Program Tag	
INTS nnnn	No halt	INTS status	None	
	A spurious LINC inter resents the interrupt s at the front of this mo The program does not	A spurious LINC interrupt occurred. The octal number <u>nnnn</u> rep- resents the interrupt status as read into the PDP-8 AC. See table at the front of this manual to determine the cause of the interrupt. The program does not stop.		
NOP	0200	C(A)	E200	
	The contents of A wer of 15 NOPs.	e disturbed during the executi	on of a string	
Р	0201	C(P)	E201	
	The LINC processor si the NOP string. Cor	topped in the wrong place whi rect C(P)=0021.	le executing	
CLR	0210	C(A), C(Z)	E210	
	CLR failed to clear th	ne A-register or the Z-register	, or both.	
СОМ	0220	C(A)	E220	
	C(A) was not compler	C(A) was not complemented correctly.		
strng	0221	C(A)	E221	
	C(A) not correct after starting value of C(A)	C(A) not correct after a string of 63 COMs was executed. The starting value of C(A) was 5252; the resulting C(A) should be 2525.		
ZTA	0230	C(A), C(Z)	E230	
	C(Z) was not transfer operation of the jam– ASHR PLS at T3, afte	C(Z) was not transferred correctly to the A-register. Check for operation of the jam-transfer from Z to A, and for correct ASHR PLS at T3, after the transfer.		
RELAY	0240	C(A)	E240	
	Either ATR or RTA, or that the contents of the original C(A). The for relay lights. If the lift failed. If C(relays) of the relays is defect	Either ATR or RTA, or both, failed to transfer data correctly, so that the contents of the relays as read into A do not match the original C(A). The failure can be identified by examining the relay lights. If the lights match the correct C(A), then RTA failed. If C(relays) are not correct, then ATR failed, or one of the relays is defective.		

TEST 3 - JMP AND JMP 0

1. DESCRIPTION

The JMP test is in two parts.

1.1 JMP X, Where $X \neq 0000$

During this part of the test, the JMP is executed to every location in memory between L0001 and L1775, inclusive, from each of a selected set of origins. The target location, to which control is transferred, contains NOP; the next location contains HLT. All other registers in memory are clear. The origin registers are shown in section 1.1.1 below.

To prevent infinite loops resulting from a JMP situation, the program forces the target to leapfrog over the JMP, so that for any given origin, the JMP is not tested for the register immediately preceding the JMP or, obviously, for the JMP location itself. Because there is a two instruction sequence (NOP followed by HLT) at the target, the JMP cannot be tested for a target in L1777, since register L0 is involved.

1.1.1 Origin Locations For JMP - Each of the addresses is a LINC location, not an absolute octal address.

0001	0020	0200
0002	0036	0376
0003	0037	0377
0004	0040	0400
0006	0076	0776
0007	0077	0777
0010	0100	1000
0016	0176	1776
0017	0177	1777

After the JMP is executed, the P-register is tested for correct addressing, L0 is checked to see that the return address was stored properly (as a JMP to the location following the origin), and the A-register is examined to see if it was disturbed during JMP.

1.2 JMP 0 Test

The instruction 'JMP 0' is executed from every location. As in the preceding test, the target location (L0) contains NOP, the following location HLT. L0 is tested to see that it was not changed, P is tested for proper addressing, and A is tested for possible disturbance.

Description continued on page T3-4

2. SPECIAL SWITCH SETTINGS

None

3. PRINTOUT HEADING

TEST 3: JMP, JMP 0. C(P) C(L0) ORIGIN C(A) C(P) Contents of P after the jump C(L0) Contents of L0 after the jump ORIGIN Location of the JMP instruction C(A) Contents of A

4. NON-ERROR MESSAGES

None

5. <u>SPECIAL HALTS</u>

None

- 6. LINC PROGRAM SEQUENCES
- 6.1 JMP Test

Target register,NOPTarget + 1,HLT

JMP is stored in each of the selected registers listed in section 1.1.1, and is executed to every register from L1 through L1776, inclusive.

6.2 JMP 0 Test

For origin L1:

LO,	JMP 10
L1,	JMP 0
L10,	NOP
L11,	HLT
For all other	origins:
LO,	NOP
Ľ1,	HLT

7. EXECUTION TIME

Error Message	C(AC	:)	Data Printed	Program Tag
INTS nnnn	No h	alt	INTS status	None
		A spurious LINC int resents the interrupt at the front of this n The program does no	errupt occurred. The oc status as read into the P nanual to determine the o nt stop.	tal number <u>nnnn</u> rep- DP-8 AC. See table cause of the interrupt.
JWb	0300		C(P), C(L0), ORIGIN, C(A)	E300
		A JMP to a locatior following errors:	n other than LO caused on	e or more of the
		 a. The target address was incorrect. If JMP failed to transfer control to the correct register, or if NOP in the target location was not executed properly, C(P) will be incorrect. b. The return address was incorrect. If, on execution of JMP, the return JMP was not stored correctly, C(L0) will be in error. L0 should contain a JMP to the register immediately following ORIGIN, which is printed for comparison. c. The LINC accumulator was disturbed during the test. The correct C(A) = 2634; the A-register is set before the test. 		P failed to transfer P in the target lo- will be incorrect. execution of JMP, C(L0) will be in egister immediately comparison. ing the test. The before the test.
JMP 0	0310		All entries	E310
		JMP to LO caused one or both of errors (a) and (c), described above. In addition, C(LO) might have been disturbed; for ob- vious reasons, JMP 0 should not change C(LO). Because NOP is stored in L0 for this test, C(LO) should always be 0016, ex- cept for the special case of an origin of L1. For this case, C(LO) should be 6010.		nd (c), described disturbed; for ob-)). Because NOP rays be 0016, ex- For this case,

T3-3

The special case of JMP 0 from location L1 is treated as follows:

JMP 0 is stored in L1. JMP 10 is stored in L0. NOP is stored in L10, and HLT in L11.

The final contents of L0 should be 6001, after executing the JMP to register L10. The

final C(P) should be 0012 after executing the HLT in register L11.

Tests ZZZ, APO, AZE

1. DESCRIPTION

Each of these instructions is tested using a worst-case configuration for the P-register. The skip instruction is in L1775, followed by two HLTs. This is designed to catch timing troubles whenever a skip actually occurs, because the skip is effected by $p + 1 \longrightarrow P$ at t_3 (GNI), followed immediately by another one at t_L (GO). In forcing the longest possible carry chain at t_L (from 1777 to 0000), a severe test of the timing is accomplished.

1.1 ZZZ, ZZZ I

For these instructions, the Z-register is loaded consecutively with all possible numbers; the instruction is executed, and the results tested. For ZZZ, the skip should occur whenever C(Z) is even; never when C(Z) is odd. The converse is true for ZZZ I.

1.2 APO, APO I

Again, all possible numbers are tested in sequence. The LINC accumulator is loaded, the instruction is executed, and the results are tested. For APO, the skip should occur as long as C(A) is positive, that is, while $C(A_0)=0$. While $C(A_0)=1$, there should be no skip. Conversely for APO I.

1.3 AZE, AZE I

For each of these instructions, two tests are performed. First, C(A) is alternated between 0000 and 7777, and the result tested. For each of these values, AZE should skip, AZE I should not. The alternation is performed and tested 4096 times. Next, the A-register is loaded with all values in succession from 7776 through 0001; for these values, AZE should not skip, AZE I should.

2. SPECIAL SWITCH SETTINGS None

3. PRINTOUT HEADING

TEST 4:	ZZZ,	APO,	AZE.
C(A)	C(P)	C(Z)

4. NON-ERROR MESSAGES

None

SPECIAL HALTS 5.

None

LINC PROGRAM SEQUENCES 6.

L1775,	(ZZZ, APO, or AZE)
L1776,	HLT
L1777,	HLT

7. EXECUTION TIME

- C(A) Contents of LINC accumulator Contents of LINC program counter
- C(P)
- Contents of the Z-register C(Z)

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A spurious LIN represents the table at the fi interrupt. Th	NC interrupt occurred. The oc interrupt status as read into the ont of this manual to determine e program does not stop.	tal number nnnn e PDP-8 AC. See e the cause of the
ZZZ ZZZ I	0400 0401	C(A), C(P), C(Z) C(A), C(P), C(Z)	ZER ZER
APO APO I	0410 0411	C(A), C(P) C(A), C(P)	E410 E411
AZE AZE I	0420 0421	C(A), C(P) C(A), C(P)	E420 E421
	Each of these being tested, if a skip is ex a skip is not e	Each of these errors is caused by a failure of the instruction being tested, or of the register bits sensed. In every case, if a skip is expected, the 'C' entry under <u>C(P)</u> will be 1; if a skip is not expected, the entry will be 0.	
	C(A) are teste under <u>C(A)</u> .	$C(A)$ are tested for all cases; if disturbed, the data are printed under $\underline{C(A)}$.	
	For ZZZ and	For ZZZ and ZZZ I tests, C(Z) are tested.	
	If any instruct under C(P) wi the entry will	If any instruction fails to skip when it should, the 'A' entry under C(P) will be 0; if a skip occurred at the wrong time, the entry will be 1.	
	If either HLT (as for instand the LINC prod 1777.	If either HLT following the skip instruction is not executed (as for instance, if an interrupt request is waiting at the time the LINC processor is started), C(P) will be either 1776 or 1777.	

T4-3

TEST 5 - ADD AND FLO

1. DESCRIPTION

The ADD instruction is tested using, first, a selected set of operands (see section 1.1.1), then a sequence of pseudo-random numbers. Each number is used as the A operand, with all possible numbers added to it, then as the Y operand, adding it to all possible numbers in A. Before the LINC sequence is executed, the PDP-8 simulates the 1's complement addition and the action of FLO. The operands are placed in Y and in A, and the LINC program is executed. Depending upon the action of FLO, the LINC program will halt with C(P)=4 or 5.

The Random Number test uses operands generated separately by the following PDP-8 program sequence:

revious random operand
-
tore new operand

A similar sequence generates a new operand in CV+1, for use as the Y OP.

The A operand is seeded with the number 5326; the Y operand with 2203. The algorithm implemented by the program sequence described above is as follows:

I: Intermediate Number

RN₁: New Random Number

1.1.1 Add Test Operands

0000	4000	5 2 52	7700
7777	3777	2525	0077

2. SPECIAL SWITCH SETTINGS

LS 9 Continue the Random Number Test υp

PRINTOUT HEADING 3.

TEST 5: ADD Y, FLO. A OP Y OP SUM FLO C(P)

- A OP Operand in A before execution Y OP Operand in Y SUM
 - Sum left in A after execution
 - State of the FLO flip-flop after execution

C(P) Contents of P after execution

FLO

NON-ERROR MESSAGES 4.

None

5. SPECIAL HALTS

None

LINC PROGRAM SEQUENCE 6.

L1,	ADD 50	/Add C(Y) to C(A)
L2,	FLO	/Is FLO FF set?
L3,	HLT	/No-stop here; C(P) = 0004
L4,	HLT	/Yes—stop here; C(P) =0005
L50,	Y operand	

7. EXECUTION TIME

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A spurious LIN represents the table at the fro interrupt. The	IC interrupt occurred. The octal interrupt status as read into the F ont of this manual to determine the program does not stop.	number <u>nnnn</u> PDP-8 AC. See he cause of the
FLO ERROR	No halt (0510)	None	E510
	If the state of instruction skip the operator's data printout,	the FLO flip-flop is not correct, oped improperly, this message is attention to the FLO and C(P) co which follows immediately.	or if the FLO printed to call plumns of the
ADD	0500	All entries	E500
	If the SUM is i the correspond A OP is printe	incorrect, or if th <mark>e operand in</mark> Y ing data are printed. In addition d for information.	is disturbed, n, the original
	If a FLO ERRC contain the fol	PR has occurred, the <u>FLO</u> and <u>C(</u> llowing entries:	P) columns will
	a. If the FLO instruction entries are	FF was not set at the proper time failed to skip when the FLO FF	e, <u>or</u> if the FLO was set, the
	(A (C	FLO C(P)) 0 4) 1 5	
	b. If the FLO skipped err	FF was set incorrectly, <u>or</u> if the oneously, the entries are	FLO instruction
	(A (C	FLO C(P)) 1 5) 0 4	

T5-3

TEST 7 - LDA

Tests full memory address.

NOTE: Because this test uses all of LINC memory, the BIN and RIM Loaders are destroyed. They must be read back into memory before the next test can be read from punched tape. The LINCtape routines are not affected.

1. DESCRIPTION

1.1

The program tests the action of LDA in loading the LINC accumulator accurately. It is also a rigorous test of LINC memory addressing, using all possible combinations of I and β, for all memory locations. The test falls logically into four parts.

Test 7A: LDA I 0

This addressing combination causes the contents of the location immediately following the LDA instruction to be placed in the accumulator. The LDA is located at L1771; the operand in L1772. The instruction is tested for loading all possible numbers into the A-register. The result in A is tested, and the contents of memory are tested to see that they were not changed.

For the following test, the instruction is stored in L1771, and the effective address in L1772. All other LINC memory registers are set to contain their own addresses. Thus, for the standard memory bank settings, L0000 contains 4000, L0100 contains 4100, etc. All memory registers from L0000 through L1770 and L2000 through L3777, are tested.

1.2 Test 7B: LDA 0

With this addressing combination, the location immediately following the LDA contains the effective address of the operation. For each memory location, C(A) and C(Y) are tested for accurate transfer. In addition, the contents of L1772 are examined for accurate addressing. An indirect test for correct BETA reference is performed if C(A) = 0; this assumes that the wrong β -register was referenced; each β not being used contains 0, referencing register 0, which also contains 0.

For the remaining tests, LINC memory is set up as before, except that the LINC program is kept in registers L20–123. All β-registers not being tested contain 0000. All memory registers from L0030 through L37777 are tested.

1.3 Test 7C: LDA β . $1 \le \beta \le 17$.

This test is the same as the preceding one except that each β -register is tested in turn for indirect addressing. Those not being used contain 0.

Description continued on page T7-4

2. SPECIAL SWITCH SETTINGS

None

3. PRINTOUT HEADING

TEST 7:	LDA.	FULL N	NEMORY .	ADDRESS	TEST.
C(A) BE	TA C	C(BETA)	C(Y)	

Contents of A

C(A)

BETA

Octal address of β-register being tested

- C(BETA) Contents of β-register. Same as the LINC address of Y, except during LDA I 0 test, when C(BETA) and C(Y) are the same.
- C(Y) Contents of the addressed register; should be identical to C(A).

4. <u>NON-ERROR MESSAGES</u> None

5. SPECIAL HALTS None

6. LINC PROGRAM SEQUENCES

6.1 Tests 7A and 7B

	Test 7A	<u>Test 7</u> B
L1771,	LDA I 0	LDA 0
L1772,	operand	Y
L1773,	HLT	HLT

6.2 <u>Tests 7C and 7D</u> L20,

L20,	(LDA β or LDA I β)
L21,	HLT
L22,	HLT

7. EXECUTION TIME

Error Message		Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A spurious represents table at th interrupt.	LINC interrupt occurred. The of the interrupt status as read into he front of this manual to determin The program does not stop.	octal number nnnn the PDP-8 AC. See ine the cause of the
LDA I	0700	All entries	E700
LDA	0701	All entries	E701
	a. C(A) i B to A b. C(Y) v c. C(BET) the LD failure	s incorrect. This could result fro transfer, or from accessing the v vas disturbed. A) was incorrect. This is more DA I β test, and will probably ap & (NDXB).	om a failure in the wrong Y-register. likely to occur during pear as an indexing
WRONG BETA?	No halt (0710) If C(A)=0 the operat register ho	None 000 after execution, this messag or's attention to the possibility t as been accessed.	E710 e is printed to call hat the wrong β-

Description continued from page T7-1

1.4 Test 7D: LDA I β . $1 \le \beta \le 17$

In this configuration, the contents of the β -register are incremented by 1 before being used as the effective address. Indexing is done only over 10 bits, however; for example, when C(BETA)=1777, the result of the indexing is 0000. Similarly, when C(BETA)=3777, the result of indexing is 2000. The program makes a special test for the case of the 10-bit index; register L0 is preset with its own octal address so that the test will be correct.

TEST 10 - STA, SAE, BCO, BSE, BCL

1. DESCRIPTION

This test examines five of the full-index class instructions: STA, SAE, and the three logic operations, BCO, BSE, and BCL.

1.1 Test 10A: STA

This instruction is tested for correct transfer of data from A to memory, using the addressing scheme, STA 0. The instruction is located in L20, so that L21 contains the effective address, which is 0000. Thus the operand is always stored in L0. In addition, this insures that the instruction immediately following the STA is equivalent to HLT, so that if the P-register fails to index properly in order to skip L21, the LINC will stop with C(P)=0022. Since C(P) is tested, the indexing failure will be caught, and C(P) value printed. STA is tested for the ability to store every possible number from the accumulator, for leaving C(A) unchanged, and for correct addressing. C(Y) is preset to 7777 before each cycle.

1.2 Test 10B: SAE

This instruction also uses L21 as the β -register, so that the P-register is required to work as hard as possible during the execution of the instruction. Both skip and non-skip situations are tested.

First, the skip situation, C(A)=C(Y), is tested for all possible numbers in both A and memory. If the skip fails, the skip indicators in the printout column labeled "SKIP?" will be 0 and 1, respectively, for the A and C entries.

Next, the non-skip situation is tested in two ways, as follows:

a. The number N is compared with N+1, first with N in the A-register, then with the operands switched, so that N is in memory. All values of N are tested.

b. C(A) is made to differ from C(Y) by a single bit. This is done by the "sliding 1s and 0s" method. A value of all 0s is compared with a number which contains all 0s execept one bit, which is 1. The comparison is performed with the differing bit in each position, and for each position with the operands in both A and Y. The complementary case, with all 1s compared against all 1s except a single bit=0, is tested the same way.

In every case, the SAE instruction should not skip. If it does, the entries in the "SKIP?" column will be 1 and 0, when the error data is printed.

1.3 Test 10C: Logic Operations

The three instructions, BCO, BSE, and BCL, are tested in turn; each uses the same addressing scheme as 7A and 7B: effective address of 0000 in L21, and Y operand in L0. For each instruction, the A and Y operands are the same, 4631 and 6314, respectively. Description continued on page T10-4

2.	SPECIAL SWITCH SE	TTINGS			
	None				
3.	PRINTOUT HEADING	GS			
3.1	Test 10A: STA				
	TEST 10A: STA 0. C(Y) C(A)	C(P)		C(Y) C(A) C(P)	Contents of memory register Contents of A Contents of P
3.2	Test 10B: SAE				
ſ	TEST 10B: SAE 0.			SKIP?	Indicates whether or not a
	SKIP? C(P)	C(A) C(Y)		C(P),C(A), C(Y)	skip occurred Same as Test 10A.
3.3	Test 10C: Logical C	perations			
	TEST 10C: BCO, BS RESULT A OI	E, BCL. PYOP		RESULT A OP Y OP	C(A) after operation Operand in A before execution Operand in memory
4.	NON-ERROR MESSA	AGES			
	None				
5.	SPECIAL HALTS				
	None				
6.	LINC PROGRAM SEC	QUENCES			
	L0021,	(STA 0, SAE 0, I	BCO 0, BSI /Each ins	E 0, BCL 0) struction indir	ectly addresses L0000
	L0022,	0000	/through /Points to /checkin	L0022 o L0000, and o g operation of	acts as a HLT for f P.
	L0023,	HLT	Require	- ' d for testing S	ΔF
	L0000,	operand	/	ees.mg o	· · - •

7. EXECUTION TIME

 $= \frac{1}{2} \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) + \frac{1}{2} \left(\frac{1}{2} + \frac{1}{2}$

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
national and a state of the state	A re ta in	spurious LINC interrupt occurred. The octor presents the interrupt status as read into the ble at the front of this manual to determine terrupt. The program does not stop.	al number nnnn PDP-8 AC. See the cause of the
STA	1000	All entries (10A)	E1000
	T۲	is error occurs if any of the following failu	es are detected:
	a. b. c.	C(A) not stored correctly C(A) altered during execution C(P) not indexed properly.	
SAE	1010	All entries (10B)	E1010
	a. b. c.	C(A) altered during execution C(Y) altered during execution Skip failed to operate correctly. If the sk and did not occur, the A and C entries un 0 and 1, respectively. If an unexpected entries will be 1 and 0.	kip was expected, ader <u>SKIP?</u> will be skip occurred, the
BCO BSE BCL	1020 1021 1022	All entries (10C) All entries (10C) All entries (10C)	E1020 E1021 E1022
	Fc th co in	r each of these logic operations, an error w e RESULT of the logical comparison is incor ntents of Y are altered. The original A OP formation.	ill be detected if rect, or if the is printed for

8. ERROR STOPS AND INFORMATION

The test makes the following comparisons using the two operands:

C(A) with C(Y) $\overline{C(A)}$ with C(Y) $\overline{C(A)}$ with $\overline{C(Y)}$ C(A) with $\overline{C(Y)}$

In this way, all possible states of each bit of A and of Y are compared with all possible states of the corresponding bit in the other register. Each comparison is performed 4096 times.

TEST 11 - ADA AND FLO

DESCRIPTION

1.

NOTE: This test is used as the example for detailed discussion in Vol. 2, chapter 2.

The arithmetic properties of ADA are identical to those of ADD, and the methods used in this test are identical, even to the coding, to those used in Test 5, ADD. For details, please refer to the write-up for that test.

Because ADA is a full-index class instruction, Test 11 also checks for correct addressing. In the course of executing the instruction, the contents of the S-register are changed three times: once when the instruction is fetched from memory, again when the address of the β -register is extracted, and finally when the effective address is obtained from the β -register. In this test, as in most of the other tests of full-index class instructions, the LINC program and data locations have been chosen to insure that most of the bits of S, and especially S8-11, change state three times. To achieve this worst-case addressing situation, the ADA instruction is stored in L20; the β -register is L17, and the effective address, Y, is L1760, where the Y operand is stored.

When the data is tested, the contents of the β -register are examined to see that they have not be changed.

2. SPECIAL SWITCH SETTINGS

LS 9 up Continue the Random Number Test

3. PRINTOUT HEADING

TEST 11: ADA 17. A OP YOP SUM FLO C(BETA)

A OP	Operand in A before execution
Y OP	Operand in memory
SUM	Sum left in A
FLO	State of the FLO flip–flop
C(BETA)	Contents of β-register 17

4. NON-ERROR MESSAGES

None

5. SPECIAL HALTS

None

6. LINC PROGRAM SEQUENCE

L0020,	ADA 17	/L17 is the β -register
L0021,	FLO	/Is FLO set?
L0022,	HLT	/No. $C(P) = 0023$.
L0023,	HLT	/Yes. C(P) = 0024
L0017,	1760	/Effective address of Y
L1760,	Y operand	

7. EXECUTION TIME

Error Message	C(AC)	Data Printed	Program Tag	
INTS nnnn	No halt	INTS status	None	
	A spurious represents table at th interrupt.	A spurious LINC interrupt occurred. The octal number nnnn represents the interrupt status as read into the PDP-8 AC. See table at the front of this manual to determine the cause of the interrupt. The program does not stop.		
FLO ERROR	No halt (1110)	None	E1110	
	If the FLC the operat printout.	If the FLO FF is not correct, this message is printed to call the operator's attention to the FLO column of the subsequent printout.		
ADA	1100	All entries	E1100	
	The corres	The corresponding error data are printed if		
a. The S b. The S c. A FL		The SUM is incorrect, The Y OP or the contents of β are disturbed, A FLO error has occurred.		
	FLO Errors	FLO Errors:		
	If FLO FF under <u>FLC</u>	If FLO FF is not set when it should be, the A and C entries under <u>FLO</u> will be 0 and 1, respectively. If the flip-flop is set incorrectly, the entries are 1 and 0, respectively.		
	If the flip respective			
TEST 12 - ADM AND FLO

1. DESCRIPTION

Please refer to Test 5, ADD, for a discussion of the methods used to test the arithmetic functions of ADM.

The addressing of ADM is designed for worst-case conditions, that is, for maximum bit change of the S-register when the instruction is executed. To achieve this, the ADM instruction is stored in L20, the β -register is L17, and the Y operand is stored in L2760, which is in the LINC upper memory bank.

Although C(BETA) is not examined, C(Y) is checked to determine whether the sum was stored properly or not.

2. SPECIAL SWITCH SETTINGS

LS 9 up Continue the Random Number Test

3. PRINTOUT HEADING

TEST 12: ADM 17. A OP Y OP SUM(A) SUM (Y) FLO

- A OP Y OP SUM(A) SUM(Y)
- FLO
- Operand in A before execution
- Operand in Y before execution
-) Sum left in A
- A(Y) Sum left in memory
 - State of the FLO flip-flop after execution

4. NON-ERROR MESSAGES

None

5. SPECIAL HALTS

None

6. LINC PROGRAM SEQUENCE

L0020,	ADM 17
L0021,	FLO
L0022,	HLT
L0023,	HIT
L0017,	2760
L2760,	*

/Here if FLO not set /Here if FLO set

/Effective address of Y /*Y Operand before execution, /SUM(Y) after execution

7. EXECUTION TIME

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt A spurious L represents th table at the interrupt.	INTS status INC interrupt occurred. The a ne interrupt status as read into t front of this manual to determi The proaram does not stop.	None ctal number nnnn he PDP-8 AC. See ne the cause of the
FLO ERROR	No halt (1210)	None	E1210
	If the state printed to c the subseque	of the FLO flip-flop is not corr all the operator's attention to t ent printout.	ect, this message is he FLO column of
ADM	1 200	All entries	E1200
	The pertine	nt data are printed if	
	a. Either sum,in A or in Y,is incorrect,or b. A FLO error occurs.		or
	A OP and Y	OP are also printed.	
	FLO errors:		
	If the FLO under <u>FLO</u>	If the FLO FF is not set when it should be, the A and C under <u>FLO</u> will be 0 and 1, respectively.	
	If the FLO respectively	FF is set incorrectly, the entrie	s will be 1 and 0,

TEST 13 – LAM

Also tests FLO I and LZE I.

1. DESCRIPTION

The methods used for this test are similar to those used for ADD, ADA, and ADM. However, because the Link is involved in the addition (and also because the addition is now 2's complement), the simulation is much more complicated. The LINC operands require some setting up, so that a longer LINC sequence is required for this test than for the others mentioned. This sequence is given in section 6.

The combination of FLO I, LZE I, and HLT instructions provides four distinct stopping places, and thus four possible values for C(P). Each value of C(P) corresponds to one of the four possible combinations of overflow and carry conditions that can exist after executing LAM.

2.	SPECIAL SWITCH SE	H SETTINGS			
	LS 9 up	Continue the Ran	idom Number Test	t	
3.	PRINTOUT HEADIN	G			
	TEST 13: LAM 17. SUM(A) A OP	Y OP LINK S B A	SUM(Y) FLO	SUM(A) A OP Y OP LINK B A SUM(Y) FLO	Sum left in A Operand in A before execution Operand in memory before execution State of the Link before (B) and after (A) execution Sum left in memory State of the FLO flip-flop after execution
4.	NON-ERROR MESS	AGES			
5.	SPECIAL HALTS None				
6.	LINC PROGRAM SE L20, L21, L22, L23, L24, L25, L26, L27, L30, L31, L32, L33, L34, L35, L00, L17, L1760,	QUENCE CLR ADD 0 ROR I 1 ADD 35 LAM 17 FLO I JMP 32 LZE I HLT HLT LZE I HLT HLT (A-operand before (State of Link, to 1760 *	/Clear A, Z, L /Put Link state /Set Link from /Put A operand /Did overflow of /Yes. /No. Did carr /No. C(P)=00 /Yes. C(P)=00 /Yes. C(P)=00 /Yes. C(P)=00 etest) be set before exer /Effective addr /*Y-operand be	• in A (0 or A 11 in A occur? y occur? 31 032 Was there 34 035 cution) ess of Y fore test, 2	1) e carry also? SUM(Y) after.

7. EXECUTION TIME

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A spurious LINC in represents the inte table at the front o interrupt. The pro	nterrupt occurred. The octal rrupt status as read into the P of this manual to determine th ogram does not stop.	number <u>nnnn</u> DP–8 AC .See e cause of the
FLO ERROR	No halt (1310)	None	E1310
	If the state of FLO call the operator's	FF is not correct, this message attention to the FLO column	ge is printed to of the printout.
CARRY ERROR	No halt (1320)	None	E1320
	If the state of the operator's attentio	Link is not correct, this messo n to the LINK column of the	age calls the printout.
LAM	1300	All entries	E1300
	If either sum is inc	orrect, the pertinent data are	e printed.
	If a CARRY out of left clear when no under <u>LINK</u> . The the first digit of th state of the Link a correct final state column heads <u>B</u> and respectively.	A_0 fails to set the Link, or if carry occurs, the pertinent d state of the Link before addit e C entry, unless the state is fter addition is printed as the appears as the last digit of th d <u>A</u> identify the Link states be	the Link is not ata are printed ion is printed as 0. The actual A entry; the e C entry. The efore and after,
	FLO Errors:		
	a. If the FLO FF and C entries b. If the flip-flop entries are 1 a	was not set, and should have vill be 0 and 1, respectively. was set and should not have nd 0, respectively.	been, the A been, the

1. DESCRIPTION

This test examines SET and XSK, two of the four ALPHA-class instructions.

1.1 Test 14A SET and SET I

First, the instruction SET I is tested for every α -register. The instruction is stored in register L1760, with the operand in L1761. This provides a worst-case addressing situation for the Sregister, with most of its bits changing state between the reading of Y and the storing of C(Y) in the α -register. SET I is tested for the transfer of all possible numbers from L1761 to each of the α -registers (L0-L17). During the transfer of data, the LINC accumulator contains the number 2634. C(A) are tested after execution to see if they have been disturbed during the transfer of data.

The test of SET provides another worst-case addressing situation. This time the instruction is in L36; L37 contains the effective address of the operand, which is in L1740. The instruction is tested for all values of C(Y) from 1777 through 7777, for each α -register. The previous C(ALF) are not cleared.

1.2 Test 14B XSK

XSK is tested for correct operation of the skip. All possible values of C(ALF) are tested; whenever the low-order 10 bits of ALPHA contain 1777, the instruction should skip, otherwise it should not.

XSK I is tested for correct indexing of C(ALF). Since the indexing is performed modulo 2¹⁰, a special testing scheme is used to investigate the action of XSK I whenever the low-order 10 bits of ALPHA contain 1777.

2.	SPECIAL	SWITCH	SETTINGS

None

3. PRINTOUT HEADINGS

3.1 Test 14A SET

TEST 14A: SET, SET I. C(ALF) ALFA C(Y) Y C(A) C(P+1)

- C(ALF) Contents of the α -register (L0-L17)
- ALFA Address of the α-register being tested
- C(Y) Contents of Y, i.e., the operand being moved

Y Octal address of Y

C(A) Contents of A

C(P+1) Contents of L0037, i.e., the effective address of Y

C(ALF)	Contents of a-regi	ster
- /- >		

- C(P) Contents of P
- C(A) Contents of A

3.2	Test	14B	XSK
		~~~~	

TEST 14B:	XSK 17,	XSK I 17.
C(ALF	;) C(P)	C(A)

# 4. <u>NON-ERROR MESSAGES</u> None

5. SPECIAL HALTS None

# 6. LINC PROGRAM SEQUENCES

6.1 SET I Test

	L1760, L1761, L1762,	SET I Y operand HLT	/All $\alpha$ -registers tested
6.2	SET Test		
	L0036, L0037, L0040,	SET 1 <i>74</i> 0 HLT	/Effective address of operand
	L1740,	Y operand	
6.3	XSK, XSK I Te	est. α-register is L17	
	L0020, L0021, L0023,	(XSK 17 or XS HLT HLT	SK I 17)
	L0017,	α <b>-</b> register	

7. EXECUTION TIME

Error Message	C (AC	2)	Data Printed	Program Tag
INTS nnnn	No h	alt	INTS status	None
		A spurious LINC int represents the interr table at the front of interrupt. The prog	errupt occurred. The octal r rupt status as read into the P this manual to determine th ram does not stop.	number <u>nnnn</u> DP–8 AC. See ne cause of the
SET I	1400		All except C(P+1)	E1400
		The corresponding e	rror data are printed if	
		a. Information is no ALFA, C(Y), Y b. C(Y) altered du c. C(A) disturbed c	ot transferred correctly. C( printed for information. ring execution. during transfer.	ALF) in error.
SET	1410		All entries	E1410
		All errors listed abo is changed, C(P+1)	ve apply. In addition if eff are printed.	ective address
ХЅК	1420	i	All entries (14B)	E1420
		If the contents of A data are printed.	LFA or of A are disturbed, t	he pertinent
		If a skip error occur follows:	rs, the data under C(P) are in	nterpreted as
-		If the skip occurred entries are 23 and 2	when it was not expected, 2, respectively.	the A and C
		If the skip failed to 22 and 23, respectiv	occur at the proper time, th vely.	ne entries are
XSK I	1430		C(ALF), C(A)	E1430
		The skip is not teste data are printed. V difference of 1 betw	d. If C(ALF) or C(A) are in Vatch for indexing errors, in veen the A and C entries of (	correct, the dicated by a C(ALF).

#### 1. DESCRIPTION

The SRO instruction is tested for accurate functioning, using all  $\beta$ -registers, with L2760 as Y, the location of the operand. The number 2634 is placed in Y and the instruction is executed 4096 times, the number being rotated right each time. After each execution, the contents of Y and A are tested for correct values, and C(P) is tested to detect a skip error, if any. Before each execution, the LINC A-register is loaded with the number 2634, and afterwards tested to see that it was not changed.

# 2. SPECIAL SWITCH SETTINGS

None

# 3. PRINTOUT HEADING

TEST 15: SRO. ALL BETAS; Y=L2760 C(Y) C(P) BETA C(A)

C(Y)	Contents of Y (operand)
	after execution
C(P)	Contents of P
BETA	Octal address of β–register
	being used
C(A)	Contents of A

4. NON-ERROR MESSAGES

None

5. SPECIAL HALTS

None

# 6. LINC PROGRAM SEQUENCE

L0020,	SRO β	/All β-registers used
L0021,	HLT	/Here if no skip
L0022,	HLT	/Here if skip
L2760,	(operand)	

7. EXECUTION TIME

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A spurious represents table at th interrupt.	LINC interrupt occurred. The o the interrupt status as read into e front of this manual to determi The program does not stop.	octal number <u>nnnn</u> the PDP–8 AC. See ine the cause of the
SRO	1 500	All entries	E1500
	a. Rotate proper b. Skip er the A c spectiv entries c. C(A) d	failure. The operand in Y was y. C(Y) in error. ror. If the skip failed to occur w and C entries under C(P) will be ely. If the skip occurred when C will be 23 and 22, respectively isturbed. Corresponding data an	not rotated right when C(Y ₁₁ )=0, 22 and 23, re- C(Y ₁₁ )=1, the re printed.
	In every co use is print	ase, the absolute octal address o ed for information.	f the β-register in

TEST 16 - MUL

#### 1. DESCRIPTION

Logically, the MUL test is similar to the Addition tests, in that a table of operands is tested, each against all possible numbers. The table is the same as that for the Add tests, there being eight selected numbers including 0000. For this test, however, the table is split into two parts: the numbers 0000, 7777, 4000, and 3777 are tested using the addressing scheme MUL I 0; the numbers 5252, 2525, 7700, 0077 are tested using the scheme MUL I 16. Each number is used as a multiplicand for all possible multipliers, then as a multiplier for all possible multiplicands.

A random number test is also performed, using the MUL I 16 addressing scheme. The random number generator is the same as for ADD, ADA, ADM, and LAM, but the seeds are 5163 and 0666.

A test cycle proceeds as follows:

The FLO FF is cleared, by executing ADD 1761 to a cleared A-register. The operands are each tested for sign, and the absolute values are stored in intermediate registers. The state of the Link, representing the sign of the product, is stored. Each absolute value is then tested for magnitude; if either value is 0, the multiplication is not simulated. The product registers are cleared, unless the Link indicator is 1, in which case APROD is set to 7777.

If neither operand is 0, the multiplication is simulated, using a subroutine which follows the LINC hardware algorithm rather closely. In fact, the simulator resembles the standard PDP-8 Multiply Subroutine, with the necessary changes to conform to 1's complement rather than 2's complement arithmetic.

After the simulation, the LINC program sequence is executed. This sequence is given in Sect.6.

After execution, the results are compared with the results of the simulation, and errors are identified and printed. The tests are performed in the following order:

BETA (when applicable)

FLO Link Product (A and Z)

Y operand

The locations of the LINC program and the Y operand are designed to provide worst-case conditions for the MUL I 16 addressing scheme. For this test, the MUL instruction is in L1760, the  $\beta$ -register is L16, and the Y operand is in L2761. This results in a maximum bit change in S when the addressing is set up.

# 2. SPECIAL SWITCH SETTINGS

None

4.

5.

6.

# 3. PRINTOUT HEADING

TEST 16: MUL.						
ADDR APRO	D ZPROD	A OP	Y OP	Н	L	C(BETA)
<ul> <li>ADDR Addressing scheme being used. This constitutes the error message for a printout (see facing page).</li> <li>APROD That part of the product in A after execution</li> <li>ZPROD That part of the product in Z after execution</li> <li>A OP The multiplicand</li> <li>Y OP The multiplier</li> <li>H The state of the H-bit before execution</li> <li>L The state of the Link after execution</li> <li>C(BETA) The contents of the β-register during MUL I 16 test.</li> </ul>						
NON-ERROR MES	SAGES					
None						
SPECIAL HALTS						
None						
LINC PROGRAM S	EQUENCE					
11760.	(MULIO or MUL	I 16)				
L1761.	*	/*Operane	d for MULI(	) . N	OP f	or MULI16
L1762,	STC 1771	/Store pro	duct and clea	ir A		
L1763,	LZE	/Is Link se	et?			
L1764,	ADD 1770	/Yes. Put	t indicator in	Α.		
L1765,	FLO	/Is FLO F	F set?			
L1766,	HLT	/No. C(F	P)=1767			
L1/6/,	HLT	/Yes. C(	P)=1770			
L1770,	0001	/Link set i	indicator			
L1771		/Holds pro	oduct after ex	ecuti	on	
L0016,	2761	/β-registe	r for MUL I 1	6		
L2761,	operand for MUL	I 16				

7. EXECUTION TIME

8.

Error Message	C(AC)		Data Printed	Program Tag
INTS nnnn	No ha	lt	INTS status	None
	1	A spurious LINC represents the ir table at the from interrupt. The p	interrupt occurred. The o terrupt status as read into t t of this manual to determi program does not stop.	octal number <u>nnnn</u> he PDP-8 AC. See ne the cause of the
BETA ERROR	No ha (1630)	lt	None	E1630
		This message is p perly, or contai Check C(BETA)	printed if the β-register wa ned the wrong effective ad entries of printout.	s not indexed pro- dress for any reason.
FLO FF SET	No hal (1620)	lt	None	E1620
		The MUL instruct which is cleared the flip-flop is s other errors, the be printed repect operator stops the section 6.8).	tion should not disturb the leach cycle before the test set, this message is printed are will be no data printout itedly until the condition is ne program manually (see C	FLO flip-flop, is performed. If Unless there are the message will corrected or the hapter 5,
IO	1600		All except C(BETA)	E1600
		The instruction i only integer arit	s MUL i 0. No β-register hmetic may be performed.	is involved, and Causes of error:
		<ul> <li>a. Either or bot are APROD respectively</li> <li>b. C(Link) is ir</li> <li>c. Multiplier w</li> </ul>	h halves of the product are and ZPROD, which are C( acorrect. L entry printed. vas altered. (Y OP)	e incorrect. These A) and C(Z),
I 16	1610		All entries	E1610
		The instruction addition:	is MUL i 16. All errors not	ed above apply; in
		If the effective are printed unde BETA ERROR.	address of the multiplier wa er C(BETA). This is also sig	as changed, the data naled by the message
		Fractional arith	netic may be specified; the formation.	e state of the H-bit

#### TEST 17 - LDH

Includes full memory address test.

#### 1. DESCRIPTION

The basic approach of this test is similar to that for Test 7, LDA, which also tests the entire memory addressing scheme. All possible combinations of I and β are used to access all except the last 200_g registers of the upper bank of LINC memory (this is to insure that the BIN Loader is not destroyed).

#### 1.1 Test A LDH I 0

This addressing scheme causes the contents of the left half of the register immediately following the instruction to be placed in the right half of the accumulator. The test performs this operation for every possible value of  $C(Y_L)$ ; the right half of Y is set to 77 to catch possible half-index errors.

#### 1.2 Test B LDH 0. Right Half-Word Test

This test uses the register following the instruction as an indirect address register. All possible values of the contents of the right half of Y are loaded into the accumulator. The instruction is stored in L21; the effective address is in L22, and the operand is in L30. Register L31 is set to 7777, to provide a check on half-indexing errors.

#### 1.3 Test C LDH 0. All registers.

This and the next two tests use all except the last 200₈ registers of the upper bank of LINC memory. For every register, the contents of Y are 4422, and the instruction is tested for loading each half of the register into the AC. For this test, L22 contains the effective address, and the first Y-register tested is L30. In every case, half-index errors are checked for.

#### 1.4 Test D LDH β

Every register from L30 through L3577 is tested, using each  $\beta$ -register in turn. At any time, all unused  $\beta$ -registers are cleared. C(Y) is always 4422, and half-index errors are tested for by setting the next succeeding register (Y+1) to 7777.

#### 1.5 Test E LDH I β

All β-registers and all LINC memory registers from L30 through L3577 are tested, using 4422 as the operand. In this test, the β-register is automatically half-indexed, so failures are detected by presetting the register preceding Y with 7777.

2.	SPECIAL SWITCH	I SETTINGS			
	None				
3.	PRINTOUT HEAD	DING			
	TEST 17: LDH. F C(A) C(Y)	FULL MEMORY ADE C(BETA) BETA	DRESS TEST.	C(A) C(Y) C(BETA)	Contents of A after execution Contents of Y after execution Contents of β-register after execution
				BETA	Number of $\beta$ -registers in use
4.	NON-ERROR ME	SSAGES			
	None				
5.	SPECIAL HALTS				
	None				
6.	LINC PROGRAM	SEQUENCES			
6.1	Test A				
	L21, L22, L23,	LDH I 0 (operand) HLT			
6.2	Test B				
	L21, L22, L23,	LDH 0 0030 HLT	/effective	e address of	operand
	L30,	(operand)			
6.3	Test C				
	L21, L22, L23,	LDH 0 Y HLT	/effective	e address var	ies
	L30-L3577		/registers	tested	
6.4	Tests D and E				
	L21, L22,	LDH (I) β HLT	/Test E us	es 'I' bit	
	All β-registers, a	nd all addresses from	n L30-L3577,	inclusive.	
7.	EXECUTION TIM	E			

Error Message	C(AC	2)	Data Printed	Program Tag
INTS nnnn	No h	nalt	INTS status	None
		A spurious LINC in represents the inter table at the front o interrupt. The prog	terrupt occurred. The octal rupt status as read into the Pl f this manual to determine th gram does not stop.	number <u>nnnn</u> DP–8 AC. See e cause of the
hndx b	No h (1760	alt ))	None	E1760
		During Tests A through D, this error occurs if the LINC B- register is half-indexed incorrectly. The error is inferred from the contents of A; if C(A) match the contents of the next succes- sive half-word, an HNDX B error is assumed. Check C(A) entries of the printout.		
		During Test E, this fails to occur when parison should be m word (see description	message is printed if the half executing LDH Iβ. In this ade between C(A) and the pr on of numerical values used).	f-index of B case, the com- eceding half-
hndx mb	No ł (1770	nalt ))	None	E1770
		A half-index error of inferred from the ev A through D, the N be. Check C(BETA	occurred in the PDP-8 MB. vidence that C(BETA) is incor NB should not be indexed; in .) entries of the printout.	The error is rect. In tests test E, it should
In each of the following diagnostics, C(A), C(Y), and C(BETA) are all possible sources of trouble. C(Y) should never be altered during execution. In test E, C(BETA) should be indexed according to the LINC half-indexing scheme. In Tests D and E, the octal address of the β-register is printed for information				
TST A	1700		All entries	E1700
		LDHIO. Loads all	values from left half of L22	
TST B	1710		All entries	E1710
		LDH 0. Loads all v	values from right half of L30.	
TST C	1720		All entries	E1720
		LDH 0. Loads A fro	om L30-L3577, inclusive.	
TST D	1730		All entries	E1730
		LDH. Loads A from	n L30-L3577; all β's.	
TST E	1740		All entries	E1740
		LDH Iβ. Allβ's; l	_30-L3577.	

#### 1. DESCRIPTION

The tests of STH and SHD are similar to their full-word counterparts, STA and SAE.

#### 1.1 Test A STH 17

The instruction is tested for the ability to store any number from the right half of the AC into the left and then right halves of a memory register. To insure that addressing conditions are as rigorous as possible, the instruction is stored in register L1761, the effective address in  $\beta$ -register L0017, and the operand, Y, in L1760. For each half of Y, the instruction is executed for all values of C(A), so that half-word values of 00 through 77 are stored for each value of the other half-word of the A-register. Before each cycle is executed, the Y-register is loaded with the number 6633, to provide a check on what should remain the undisturbed half of the word. For example, in storing the number 56 in the right half of Y, the resulting C(Y) should be 6656, since the left half should remain undisturbed.

For each cycle of the test, C(A) and C(BETA) are tested to see that they have been left unchanged during the execution of STH.

#### 1.2 Test B SHD 17, halves equal

The addressing scheme for this test is the same as for Test A. The comparison is made for all values of C(Y) and C(A), with the tested halves equal. At no time are  $C(A_L)$  equal to the contents of the untested half of Y.

#### 1.3 Test C SHD 17, halves unequal

Again, the addressing scheme is the same as that of the preceding tests. For each value of the content of the tested half of Y, all possible unequal values of  $C(A_L)$  are used. The untested halves of both registers are preloaded with the number 66, so that these halves are always equal to each other.

After each cycle of Tests B and C, the contents of A, Y, and BETA are tested for possible disturbance.

2.	SPECIAL	SWITCH	SETTINGS

None

- 3. PRINTOUT HEADINGS
- 3.1 Test A STH

TEST 20A:	STH 17.	Y=L2760.
C(Y)	C(A)	C(BETA)

3.2 Test B and C SHD

TEST 20, B AND C: SHD 17. SKIP? C(P) C(A) C(Y) C(BETA)

- C(Y) Contents of Y C(A) Contents of A C(BETA) Effective address: contents
  - of β-register.
- SKIP? Indicates occurrence or nonoccurrence of a skip.
- C(P) Contents of P
- C(A) Contents of A
- C(Y) Contents of Y
- C(BETA) Effective address: contents of β-register.

# 4. NON-ERROR MESSAGES

None

- 5. <u>SPECIAL HALTS</u> None
- 6. LINC PROGRAM SEQUENCES
- 6.1 Test A

L1761, L1762,	STH 1 <i>7</i> HLT
L0017,	*
L2760,	operand

/*2760 for left half, 6760 for right.

6.2 <u>Tests B and C</u> L1761, SHD 17 L1762, HLT L1763, HLT L0017, * L2760, operand

/*2760 for left half, 6760 for right.

7. EXECUTION TIME

Error Message	C(AC	2)	Data Printed	Program Tag
INTS nnnn	No h	alt	INTS status	None
		A spurious LINC int represents the interr table at the front of interrupt. The prog	rerrupt occurred. The octal rupt status as read into the Pl f this manual to determine th gram does not stop.	number nnnn DP-8 AC. See e cause of the
LEFT RIGHT	2000 2010		C(Y), C(A), C(BETA) C(Y), C(A), C(BETA)	E2000 E2010
		STH into LEFT or RI Probable causes:	GHT half of memory register	failed.
		<ul> <li>a. C(A) disturbed</li> <li>b. Datum stored in</li> <li>c. Effective addres</li> </ul>	correctly. C(Y) printed. s incorrect. C(BETA) printe	d.
L EQ R EQ	2020 2030		All entries All entries	E2020 E2030
		One or more of the SHD with left (L EG equal to C(A _R ):	following errors occurred du Q) or right (R EQ) half of mer	ring a test of nory word
		<ul> <li>a. The instruction solution of 1 and 0 as A</li> <li>b. C(A), C(Y), or data are printed</li> </ul>	skipped. C(P) printed, alon and C entries under SKIP? C(BETA) were disturbed. Th •	g with indicators e pertinent
L NEQ R NEQ	2040 2050		All entries All entries	E2040 E2050
		One or more of the SHD with the desigr memory word not eq	following errors occurred du nated half (left: L NEQ; righ ual to C(A _R ):	ring a test of t: R NEQ) of
		<ul> <li>a. The instruction a dicators of 0 and SKIP?</li> <li>b. C(A), C(Y), or</li> </ul>	failed to skip. C(P) printed, d 1, respectively, for A and C(BETA) disturbed. Pertiner	and skip in– C entries under ht data are
		printed.		

T20-3

8.

#### TEST 21 - DIS, DSC

#### 1. DESCRIPTION

#### 1.1 DIS 1 and DIS I 1

The non-indexing instruction, DIS 1, displays a horizontal line from the left edge of the screen to the right, at vertical coordinate V=050. This line is displayed on channel 0.

The indexing instruction, DIS I 1, displays a horizontal line from left to right at V=010, on channel 1.

After each point is displayed, the pertinent registers are tested.

#### 1.2 DSC and DSC I 17

DSC displays the characters "TEST 21" on channel 0 between the horizontal lines displayed by DIS. Starting co-ordinates are H = 154, V = 030.

DSC I 17 displays the characters "DISPLAY!" on channel 1, between the lines. Starting co-ordinates are H = 414, V = 030.

After each half-character is displayed, the pertinent registers are tested.

When operating correctly, the display should appear as in figure T21-1.

The entire pattern is displayed 16 times.

## 2. SPECIAL SWITCH SETTINGS

None

# 3. PRINTOUT HEADING

TEST 21: DIS, DSC.

HORIZ VERT C(Z) PATRN C(BETA)

- HORIZHorizontal coordinate: C(L1)VERTVertical coordinate: C(A)
- C(Z) Contents of Z (should be clear after DSC)
- PATRN Pattern word for DSC
- C(BETA) Effective address for DSC

#### 4. NON-ERROR MESSAGES

None

#### 5. SPECIAL HALTS

None

#### 6. LINC PROGRAM SEQUENCE

L1756, L1757, L1760, L1761,	CLR ADD 1762 (DIS 1, DIS i 1; D HLT	/Clear A, Z, L /V-coordinate to A )SC 17, DSC i 17)
L0001, L0017, L2760, L1762,	H–coordinate Effective address Pattern word for D V–coordinate store	of pattern for DSC DSC age

## 7. EXECUTION TIME

5 sec



Figure T21-1 Display Pattern

Error Message	C(AC	2)	Data Printed	Program Tag
INTS nnnn	No h	alt A spurious LINC inte represents the interru table at the front of	INTS status errupt occurred. The octoupt status as read into the this manual to determine	None I number <u>nnnn</u> PDP-8 AC. See the cause of the
DIS DIS I	2100 2101	interrupt. The progr	ram does not stop. HORIZ, VERT, C(Z) HORIZ, VERT, C(Z)	E2100 E2101
		<ul> <li>a. Either co-ordina</li> <li>C(L1); VERT repr</li> <li>b. Z-register may n</li> <li>c. An indexing faile</li> <li>in a difference o</li> <li>This may also be</li> <li>horizontal lines</li> </ul>	te may be incorrect. HC resents C(A). not be clear. ure may have occurred, w if 1 between A and C entr visible as a blank spot in displayed.	es: RIZ represents which would result ies under HORIZ. one of the two
DSC DSC I	2110 2111	Internal operation er a. The coordinates	All entries All entries ror in DSC. Possible sou may be left incorrect. H	E2110 E2111 rces: ORIZ and VERT
		<ul> <li>c. The coordinates</li> <li>represent C(L1) of</li> <li>b. The Z-register, execution, was r</li> <li>c. The effective ad</li> <li>for possible index</li> </ul>	and C(A), respectively. which contains the patter not left clear. dress, C(BETA), was inco xing failures of DSC i 17.	n word during
		The pattern word for for information.	the displayed half-chara	cter is printed

## TEST 22 - MEMORY BANK SELECTORS

## 1. DESCRIPTION

The functions of the Memory Bank Selectors and their associated LINC instructions, LMB and UMB, are tested.

Before the test starts, Left Switches 6, 7, and 8 must be set to the number of additional memory fields (4096 words each), if any, that are attached to the computer. The program reads the switches, and prints the following message:

UPPER LIMIT: BANK nn

where <u>nn</u> is the number of the highest memory bank available to the LINC processor. Table T22-1 gives the value of <u>nn</u> for each configuration of memory.

No. of Additional Fields	Number of Highest Bank
0	3
1	7
2	13
3	17
4	23
5	27
6	33
7	37

TABLE T22-1 MEMORY BANK LIMITS FOR EXTENDED MEMORY

The two sets of selectors are tested separately, the UMBS being examined first. For each set, the following test sequence is performed:

a. From the existing setting, the selectors are set to 01.

b. An attempt is made to set the selectors to 00.

c. The selectors are set to each legitimate value, from 01 through the limit specified

by <u>nn</u>. After each setting, the selectors are returned to the original value.

d. An attempt is made to set the selectors to each of the illegal values from nn+1 through 37.

e. Steps b, c, and d are repeated using successive legitimate settings of the selectors as a starting point.

f. The selectors are reset to their standard value.

Table T22-2 illustrates this testing sequence.

Description continued on page T22-4

#### 2. SPECIAL SWITCH SETTINGS

LS 6, 7, 8 Number of additional PDP-8 memory fields

#### 3. PRINTOUT HEADING

TEST 22: MEMORY BA	NK SELECTORS	BEFORE	C(Sele
SELECTORS		AFTER	C(Sele
BEFORE AFTER	JMP TO	JMPTO	whic

C(Selectors) before test C(Selectors) after test Number of memory bank to which control was transferred after setting LMBS.

## 4. NON-ERROR MESSAGE

At beginning of test, LS 6, 7, and 8 are read and the number of LINC banks is calculated. The following message is then printed:

UPPER LIMIT: BANK nn

where <u>nn</u> is the octal number of the highest memory bank available.

## 5. SPECIAL HALT

For Error E2230 (see next page): C(PC) = 1140.

Recovery: Set RS to 1000 (restart test), or 0100 (return to Monitor) Press PDP-8 START

#### 6. LINC PROGRAM SEQUENCES

6.1 UMBS Test

L1,	UMB n					
L2,	HLT					

6.2 LMBS Test

Part 1		
L1, L2,	LMB m HLT	
Part 2		
L1,	JMP 3	/This effects the change of selectors
L2, L3,	(HLT) ADD 5	/Puts bank number in A
L4,	HLT	
L5,	bank number m	

#### 7. EXECUTION TIME

Varies with number of added fields.

Error Message	C (AC	2)	Data Printed	Program Tag	
INTS nnnn	No h	alt	INTS status	None	
		A spurious LINC interrupt occurred. The octal number nnnn represents the interrupt status as read into the PDP-8 AC. See table at the front of this manual to determine the cause of the interrupt. The program does not stop.			
out of bounds	No h (2201	alt 1)	None	E2201	
		The selectors were s limit.	set to 00 or to a value beyon	d the upper	
too soon! No JMP	No h (221 1	alt 1)	None	E2211	
		LMBS were set to no before JMP.	ew value after execution of	LMB, but	
JMP WRONG No ha		alt 2)	None	E2212	
		Program control was were set. See JMP	s transferred to the wrong bai TO column in subsequent pr	nk when LMBS intout.	
UMBS	2200		AFTER	E2200	
		The UMBS were set BEFORE the test is	UMBS were set incorrectly. The state of the selectors ORE the test is printed for information.		
LMBS	2210		AFTER, JMP TO	E2210	
1 † i		The LMBS were set incorrectly, or control was transferred to the wrong bank. The state of the selectors BEFORE the test is printed for information.			
MANUAL START, PLEASE	0000		None	E2230	
		This message is printed at the end of the test if:			
		<ul><li>a. LMBS or UMBS are set to 00.</li><li>b. LMBS or UMBS are set beyond the upper limit.</li><li>c. LMBS and UMBS are set to same bank.</li></ul>			
		The operator must manually restart the PDP-8 (see preceding page, section 5), so that the selectors are reset to the standard values.			
#### Description continued from page T22-1

#### 1.1 LMBS Test

Each cycle of the LMBS test is in two parts.

First, the LMB instruction is set up and executed. The selectors are checked to see if any change has occurred. If it has, the diagnostic message

TOO SOON: NO JMP

is printed.

If the LMBS are unchanged, LMB n is replaced by JMP 3 in the LINC program, and the sequence is executed. At the end of the LINC program, the A-register contains the number of the bank to which control was actually transferred when the JMP was executed. If this is incorrect, the message

#### WRONG BANK

is printed. The data column, JMP TO, shows the actual and correct bank numbers.

		Original Setting: 03	
	State of UMBS Before Test	Attempted Setting	
a.	03	01	
b.	01	00	
с.	01 01 01	01 01 02	(return)
	02 01	01 03	(return)
	03  01 nn	nn 01	(return)
. d.	01 01	nn+1 nn+2	
	01	37	
е.	01	02	(new starting value)
(b)	02	00	
(c)	02 01	01 02	(return)
(d)	nn	37	
f.	nn	03	(standard setting)

#### TABLE T22-2 UMBS TEST SEQUENCE

# 1.2 Cycle Repeats

If an error occurs at any point in the test sequence, the cycle repeat option can be put into effect in the usual manner. If it is not in effect, or upon continuation, the remainder of that part of the test is bypassed. Thus, if an error occurs during the UMBS test, the program proceeds directly to the LMBS test.

## 1.3 Exit Sequence

At the end of the entire test (which is repeated 30 times if there are no errors), the selectors are examined. If they are set to the standard values (LMBS=02, UMBS=03), no error has occurred, and the diagnostic proceeds to the next test in sequence.

If either set of selectors is set to 00, to a bank beyond memory field 0 (including illegal settings), or to the same bank as the other set of selectors, the following message is printed:

#### MANUAL START, PLEASE.

and the program stops with C(PC) = 1140, C(AC) = 0000. The operator may restart the test or return control to the Monitor, but he must do so by pressing PDP-8 START, in order to return the selectors to the standard values.

If these fatal-error conditions do not apply, but if the selectors are not set to standard values, the manual start is not required, and testing continues. However, in case of any error, fatal or not, the tests of extended memory (Tests 23-25) are not executed.

#### TEST 23 - EXTENDED MEMORY ADDRESS

#### 1. DESCRIPTION

The i- $\beta$  class addressing is tested for all possible combinations of Memory Bank Selector settings. The test is in two parts.

#### 1.1 Auto-Indexing

Using the LINC instruction, LDH i 17, a worst-case addressing scheme provides a test of half-word indexing when operating across memory field boundaries. All legal combinations of UMBS and LMBS settings are used, except those when C(UMBS)=C(LMBS). The addressing scheme is as follows:

L20,	LDH I 17	
L17,	7777	/address of right half of L3777
L3777,	0001	/provides HNDX B error check
L2000,	nn77	/datum. nn varies from 00-77.

When the LINC sequence is executed, C(BETA) is incremented by 1, using LINC halfindexing. If the indexing is correct, the resulting effective address is 2000, thus pointing to the left half of the first word in the LINC upper memory bank. If HNDX B fails, the contents of the right half of L3777 will be loaded in the A-register. If HNDX MB fails, C(BETA) will be incorrect.

#### 1.2 Addressing

This test is similar to its counterpart in Test 7. Access to every possible address is tested, from both lower and higher addresses in the lower bank. The instruction used is LDA 0. The test attempts to load the LINC accumulator from every register in the upper memory bank. The test is performed with LDA 0 first in L20, then in L1770.

During the test, each register of the lower memory bank (except those containing the program sequence) contains its own LINC address, augmented by 2000. Thus, L0000 contains 2000, L0001 contains 2001, and so on. The upper memory bank registers each contain the address augmented by 4000, so that L2000 contains 6000, L2001 contains 6001, and so on. All other memory registers are cleared.

After the execution of the LINC sequence, the pertinent data are checked: C(A) and C(Y) for correct data handling, C(BETA) for correct effective address. If the lower bank is accessed, the message

#### LOWER BANK

is printed. Otherwise, the data printout provides all necessary information.

Description continued on page T23-4

# 2. <u>SPECIAL SWITCH SETTINGS</u> LS 6, 7, 8 Number of additional PDP-8 memory fields attached 3. <u>PRINTOUT HEADINGS</u> 3.1 <u>Part 1 Indexing</u>

TEST 23A: INDEXING. LDH I 17	C (A)	Contents of LINC accumulator
C(A) C(Y) C(BETA)	C(Y) C(BETA)	Contents ot Y Effective address
Part 2 Addressing		

TEST 23B: ADDRESSING. LDA 0	FROM	Address of LDA 0
	C(A)	Contents of A
TROM $C(A) C(T) C(BETA)$	C(Y)	Contents of Y
	C(BETA)	Effective address

#### 4. NON-ERROR MESSAGES

None

3.2

# 5. SPECIAL HALTS

None

#### 6. LINC PROGRAM SEQUENCES

6.1 Part 1 Indexing

L0020, L0021,	LDH I 17 HLT
L0017,	7777
L3777,	0001
L2000,	nn77

6.2 Part 2 Addressing

L20 or L1770, LDA 0 L21 or L1771, Y L22 or L1772, HLT

/Effective address

/HNDX B error detector

/Points to L3777; half-indexed to 2000.

/Datum. nn varies from 00 through 77.

7. EXECUTION TIME

Varies with size of memory extension. With one extension: 40 sec

Error Message	C(AC)	Data Printed	Program Tag	
INTS nnnn	No ha	INTS status	None	
		A spurious LINC interrupt occurred. The octal number nnnn represents the interrupt status as read into the PDP-8 AC. See table at the front of this manual to determine the cause of the interrupt. The program does not stop.		
HNDX B	No ha (2301)	t None	E2301	
	•	INDX B failed to occur during execution vrong register was accessed, and the LINC robably contains 0001, this being C(L377)	of LDH i 17. The Caccumulator 7).	
hndx mb	No ha (2302)	t		
		HNDX MB failed to occur during execution of LDH i 17. The contents of L17, which is the $\beta$ -register, are incorrect.		
LDH I	2300	All entries, 23A	E2300	
	,	C(A) was not correct, C(Y) was altered, o see above) occurred.	r an HNDX error	
Lower bank	No ha (2303)	t None	E2303	
		This message is printed if the LDA 0 instruction accesses a register in the lower memory bank.		
L20 L1770	2310 2320	All entries, 23B All entries, 23B	E2310 E2320	
	· · · · ·	An addressing error occurred during execution of LDA 0. The error message gives the LINC address in which the LDA is stored. C(A), C(Y), and C(BETA) are all possible sources of error.		
		f C(A)=0000, the wrong bank was address	sed.	

T23-3

#### Description continued from page T23-1

The test proceeds through all combinations of UMBS and LMBS (except when they are equal) with the program sequence stored in L20-122. It then repeats the test with the LINC sequence in L1770-L1772.

At the completion of the test, the Memory Bank Selectors are reset to their standard values.

Although this is primarily a test of addressing across data fields, the test is performed even if no extensions are attached. Before the test begins, Left Switches 6, 7, and 8 must be set to the number of additional memory fields provided.

#### TEST 24 - EXTENDED MEMORY TIMING

#### DESCRIPTION

1.

NOTE: This test is performed only if a memory extension is provided. The operator must set Left Switches 6, 7, and 8 before the test begins.

This test examines the critical timing conditions at GNI and GO following a Rotate-class instruction, when that instruction is executed in an extended memory field. To provide the tightest possible timing situation, the instruction ROR i 17 is executed, for each of all possible values of C(A). C(L) and C(Z) are clear before execution. After execution, C(A), C(L), and C(Z) are tested.

The test is performed from the first bank of each added field; thus, in field 1, bank 4 is used, in field 2, bank 10, and so on. If no additional fields are attached (that is, if LS 6, 7, 8=0), the test is not executed, but returns control immediately to the Monitor.

The entire test is executed eight times.

# 2. SPECIAL SWITCH SETTINGS

LS 6, 7, 8 number of additional memory fields

# 3. PRINTOUT HEADING

TEST 24: EXT. MEM. TIMING.	C(A)	Contents of A after rotation
C(A) C(Z) LINK A ORIG	C(Z) LINK	Contents of Z after rotation Contents of Link after rotation
· · · · · · · · · · · · · · · · · · ·	A ORIG	Contents of A before rotation

#### 4. NON-ERROR MESSAGES

None

5. SPECIAL HALTS

None

# 6. LINC PROGRAM SEQUENCE

L0,	datum	
L20,	CLR	/Clear L, Z, A
L21,	ADD 0	/Put data in A
L22,	ROR I 17	/Rotate 17 (octal) places
L23,	LZE	/Is Link set?
L24,	HLT	/Yes. C(P) = 0025
L25,	HLT	/No. C(P)=0026

### 7. EXECUTION TIME

Varies with number of added memory fields. With 1 field: 11 sec

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A spu repre table interr	rious LINC interrupt occurred. The oc sents the interrupt status as read into th at the front of this manual to determin rupt. The program does not stop.	tal number <u>nnnn</u> ne PDP-8 AC. See e the cause of the
ROR I	2400	All entries	E2400
	If any corre are a	y of the three registers involved in the ct, the pertinent data are printed. The lso provided.	rotation are in– e original C(A)

#### TEST 25 - EXT SO1 USING SET AND DSC

NOTE: The operator must set Left Switches 6, 7, and 8 befo  $\exists$  this test begins. The test is not performed if no memory extension is attached.

#### 1. DESCRIPTION

When an extended memory is provided, more time is required for setting up LINC address gates than when only one memory field is available. In particular, knowledge of which memory bank is being accessed must be available at T3 in order to set up the proper address selectors. For this purpose, a special flip-flop, EXT S01, is provided. When the state of this flip-flop is 0, the LINC lower memory bank will be accessed; when the state is 1, the upper bank will be accessed. For most i- $\beta$  class instructions, EXT S01 can be switched only once during the execution of the instruction, when the operand is addressed. For two instructions, however, a subsequent access to lower bank is required. These instructions are SET, in which an operand is transferred from an upper memory register to one of the  $\alpha$ -registers in lower memory, and DSC, in which the addressing gates must return to L1 after the pattern word has been read.

For both of these instructions, then, it is possible to make EXT S01 change from 0 (when the instruction itself is read and the indirect address register is determined) to 1 (when the operand is fetched from upper memory), and back to 0 (when the operand is stored or when the horizontal co-ordinate is accessed).

The conditions just described are tested using worst-case addressing schemes to provide the most rigorous conditions possible. The two instructions, SET and DSC, are tested separately.

#### 1.1 Part 1 SET

Using the instruction, SET 1, data is transferred from upper memory bank register L3756 to the a-register L1. All combinations of memory fields are used; in every field, the lower bank is the third one, and the upper bank is the fourth (see table T25-1). All possible values of the operand are used. The instruction is executed from L21. L22 contains the effective address (3756) of the operand. After the LINC program is executed, C(Y), C(ALPHA), and C(L22) are tested.

#### 1.2 Part 2 DSC

Using the instruction, DSC i 17, the same bank combinations as for Part 1 are tested. In every case, the pattern word is kept in upper memory register L3760; the  $\beta$ -register is L17. During the test, a bar is displayed across the middle of the scope on channel 0. This bar consists of the repeated display of the pattern 7777, starting at co-ordinates H=000, V=000. The vertical co-ordinate remains

Description continued on page T25-4

2.	SPECIAL SWITCH S	ETTINGS				
	LS 6, 7, 8	Number of add	itional PDP-8 memor	y fields		
3.	PRINTOUT HEADIN	IGS				
3.1	Part 1 TEST 25A: EXT S01	(SET).	C(ALF)	Conter	nts of L1 after ex	ecution
	C(ALF) C(Y)	C(L22)	C(Y) C(L22)	Conter Effecti	its of L3760 ve address	
3.2	Part 2					
	TEST 25B: EXT SO1 HORIZ VERT	(DSC). PATRN C(BET/	A) HORIZ VERT PATRN C(BETA	C(L1) a C(A) a C(Y) a ) Effecti	after display fter display fter display ve address	
4.	NON-ERROR MESS	AGES				
	None					
5.	SPECIAL HALTS					
	None					
6.	LINC PROGRAM SE	QUENCES				
6.1	Part 1 SET					
	L21, L22, L23,	SET 1 3 <i>75</i> 6 HLT	/Points to operan	nds		
	L0001, L3756,	n n	/a-register holds /Operand stored	operand afte here	r test	
6.2	Part 2 DSC					
	L1760, L1761,	DSC i 17 HLT				
	L0001, L0017,	H–coordinate 3757	/Effective addres	s before inde	xing becomes 376	50
	L3760,	7777	/Display pattern			
7.	EXECUTION TIME					

Varies with number of additional fields. With 1 field, 4 sec

•

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A re ta in	spurious LINC interrupt occurred. The oc presents the interrupt status as read into the ble at the front of this manual to determin terrupt. The program does not stop.	tal number nnnn ne PDP-8 AC. See e the cause of the
SET	2500	All entries, 25A	E2500
	Tł cc ei re mo	ne test looks for bad addressing, which can prrect transfer of data, or in failure to acco ther case, C(ALF) will be wrong. The usu ct effective address (C(L22)) and source re ade.	result in an in- ess the operand. In al checks for cor- gister (C(Y)) are
DSC 1	2510	All entries, 25B	E2510
	Tł th co	ne same data are tested here as in Test 21, poroughly examines the DSC instruction. In an have several effects:	part B, which correct addressing
	a. b.	<ul> <li>Wrong memory register accessed. Since gisters not containing program or data c will probably result in a pattern of 0000 which will appear very briefly as a drop the displayed bar.</li> <li>Wrong H-co-ordinate accessed. This w a value of 0000, thus causing an extrato appear at the left of the screen.</li> </ul>	e all memory re- ontain 0000, this D being displayed, oped character in ill also result in bright character
	Be at th	ecause the tested items are all detectable i tempt has been made to make them easily he scope face.	internally, no discernible on

T25-3

#### Description continued from page T25-1

the same; the horizontal co-ordinate continues to be incremented. For each combination of memory banks, 128 half-character patterns are displayed (this is equivalent to two sweeps across the face of the scope). The entire DSC test is performed eight times.

After each execution of the LINC program, the contents of L1 (HORIZ), L17 (C(BETA)), L3760 (PATRN), and A (VERT), are examined.

Lower	Bank Upper B	ank
02	03	
06	07	
12	13	
16	17	
22	23	
26	27	
32	33	
36	37	

TABLE T25-1 MEMORY BANKS USED IN TEST 25

#### TEST 26 - LINCTAPE A

Motion Flip-Flops and Mark Window

#### 1. <u>DESCRIPTION</u>

At each point in the program where a new LINCtape IOT is executed, a Q loop is provided for tight scoping. The Q represents a NOP which can be replaced by a JMP to a point just before the ICON is executed, thus providing a very short program loop.

#### 1.1 MOTN Flip-Flops

An attempt is made to clear the MOTN flip-flops by executing the PDP-8 IOT instruction, ICON-0. The states of MOTN1 and MOTN0 are then read into the AC using INTS (IOT 6147), and tested to see that both have been set to zero.

Each MOTN flip-flop is now tested to see if it can be set to 1, using ICON-1. Each flip-flop is tested individually; then both are set to 1, using ICON-1 twice in succession (first with  $AC_0^{=0}$ , then with  $AC_0^{=1}$ ), to see if the turn-around configuration can be set properly.

Next, the program attempts to clear the MOTN bits by deselecting the LINC processor, thus generating a PWR CLR pulse. Again, the MOTN flip-flops are read and examined using INTS.

Finally, the action of ICON-2 in changing the state of the unit flip-flop, U0, is tested. The flip-flop is set, then MOTN1 and MOTN0 are both set to 1. Then U0 is changed, and the MOTN bits are tested to see that they have been cleared by the execution of ICON-2. The same test of the MOTN bits is performed, this time with U0 changing from 0 to 1.

#### 1.2 Mark Window Movement Test

This test is intended to ascertain only that the window moves when the tape is in motion; except for detecting the End Mark, no attempt is made to see that the window shifts correctly.

The LINC is deselected to clear the tape control. After waiting until the tape drive has had a chance to come to a full stop, the program sets the tape into motion, moving forward. The End Mark status bit, Mark Window, and MOTN flip-flops are now monitored continuously. If at any time both MOTN bits become 0, the message

#### MOTN CLEARED

is printed.

The window is examined for the first occurrence of a shift left. The time of this shift is checked. If it is less than 80 msec, the message

ACIP

is printed.

Description continued on page T26-4

# 2. <u>SPECIAL SWITCH SETTINGS</u> None

# 3. PRINTOUT HEADINGS

3.1 Motion Bits Test

TEST 26A: LIN	ICTAPE MOT	N	ΜΟΤΝΙ	State of the LINCtape motion
ΜΟΤΝΙ	MOTN0	MOTNO UO MOTNO	flip-flops	
			U0	State of the tape unit selector flip-flop

3.2 Mark Window Test

TEST 26B: MARK WINDOW	TIME	Time in msec between AC>MOTN
TIME WNDO		and first movement of the Mark Window
· · · · · · · · · · · · · · · · · · ·	J WNDO	Contents of the Mark Window flip-flops

# 4. NON-ERROR MESSAGES

None

- 5. <u>SPECIAL HALTS</u> For errors 2611 and 2612, C(PC)=1524. Press PDP-8 CONT to recover.
- 6. <u>LINC PROGRAM SEQUENCES</u> None
- 7. EXECUTION TIME

about 6 seconds.

Error Message	C(AC	)	Data Printed	Program Tag
INTS nnnn	No h	alt	INTS status	None
		A spurious L represents th table at the interrupt.	INC interrupt occurred. The octal ne interrupt status as read into the F front of this manual to determine the The program does not stop.	number <u>nnnn</u> 'DP-8 AC. See ne cause of the
ZERO	2601		MOTNI, MOTNO	
		An attempt ICON-0 fai printed.	to clear the LINCtape MOTN flip- led. Actual and correct states of k	flops by executing both flip-flops are
AC	2602		MOTNI, MOTNO	
		An attempt ICON-1 fai	to set the LINCtape MOTN flip-flo led.	ps by executing
PWRCL	2603		MOTNI, MOTNO	
		An attempt PWR CLR pu	to clear the MOTN flip-flops by ge Ise failed.	enerating a
UO	2604		MOTNI, MOTNO, UO	
		Changing th the MOTN 1 to 0, ther	e state of the unit flip-flop, U0, fo bits. The test is performed with U0 n from 0 to 1.	ailed to clear changing from
endmk	2610		WNDO	
		The End Ma was decoded	rk status bit was set, indicating that d incorrectly. The contents of the	t the Mark Window window are printed.
WINDOW DIDN'T MOVE	2611		None	
		After setting contents of	g the tape in motion, no change wa the Mark Window within 500 msec.	s detected in the
MOTN CLEARED	2612		None	
		After execu the MOTN to start mov	ting a command to start the tape dr bits remained clear, indicating tha ing.	ive (ICON-1), t the drive failed
ACIP	2620		TIME	
		The timing change app cycle repea	between the starting of the LINCtap earing in the Mark Window was not t and synchronize on ACIP to adjus	be and the first correct. Use t the timing.

#### Description continued from page T26-1

#### If the contents of the Mark Window do not change within about 500 msec, the message

WINDOW DIDN'T MOVE

is printed.

If, while the tape is moving, the End Mark status bit becomes set to 1, the message

ENDMK

is printed, followed by the contents of the Mark Window. This is an indication of false decoding of the window.

After testing in the forward direction, the program reverses the tape and performs the same tests in the reverse direction.

#### TEST 27 - LINCTAPE B

The Mark Window

#### 1. DESCRIPTION

#### 1.1 Test 27A: CLOSE Pulse

This test checks to see that PWR CLR and AC  $\longrightarrow$  MOTN inputs each generate a CLOSE pulse, which should clear the Window Shade (WSHD) flip-flop, preset the Mark Window to the state 1110, and clear the Key Mark decoder outputs.

With tape stopped, a PWR CLR pulse is generated by deselecting the LINC (ICON-11). The Mark Window, shade, and Key Marks are read into the AC using ITAC. (The WRITE flip-flop, having been disabled by the PWR CLR, should be represented by a 1 in AC3.) The contents of the AC are masked to isolate the pertinent bits, and examined for correct state. The bit correspondence is shown in table T27-1.



TABLE T27-1 LINCTAPE CONTROL BIT ASSIGNMENTS

The states of these bits are read into the PDP-8 AC using the interface IOT instruction ITAC, operation code 6157.

The tape is then set in motion forward. The window is monitored, and after 200 changes of its contents (indicating that the tape is up to speed) a second ICON-1 is given. The window and status bits are examined, to see if the AC--> MOTN pulse generated by ICON-1 also generated a CLOSE pulse.

Description continued on page T27-4

# 2. <u>SPECIAL SWITCH SETTINGS</u> None

# 3. PRINTOUT HEADINGS

3.1 CLOSE Pulse Test

TEST 27A: CLOSING THE WINDOW WNDO PWR CLR AC>MOTN

WNDO PWR CLR	Contents of the Mark Window Indicates whether this pulse
AC>MOTN	was given Indicates whether this pulse was given

3.2 Window, Shade, and Key Marks

TEST 27B:	WNDO,	WSHD,	KEY MARKS
WND	O EM	IM	BM

WNDO	Contents of the Mark Window
EM, IM, BM	Respectively, the states of end mark, interblock mark, and block number mark status bits.

- 4. <u>NON-ERROR MESSAGES</u> None
- 5. <u>SPECIAL HALTS</u> None
- 6. <u>LINC PROGRAM SEQUENCES</u> None
- 7. EXECUTION TIME

about 45 seconds.

8.

# ERROR STOPS AND INFORMATION

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No hal	t INTS status	None
		A spurious LINC interrupt occurred. The occurres represents the interrupt status as read into the table at the front of this manual to determine interrupt. The program does not stop.	tal number <u>nnnn</u> e PDP-8 AC. See e the cause of the
TTOK FAILED	No hal [.] (2701)	None	
		After executing 0— $\rightarrow$ MOTN, the Mark Win to the state 1110 within 500 msec. Check $\overline{T}$ CLOSE pulse generator.	dow was not preset TOK input to the
TT1'S CONTINUE	No hal [.] (2702)	None	
		After executing 0 —> MOTN, the contents c continue to shift, indicating that TT1 pulses hibited. Check the MOTN gates on the TT1	of the Mark Window have not been in- enabler.
CLOSE	2700	WNDO, PWR CLR, AC	>MOTN
		An attempt was made to close the Mark Wind dow was not correctly preset to the state 111 of the Window, Shade, and Key Marks are p table T27-1 for PDP-8 AC bit assignments.) CLOSE was attempted by means of PWR CLR, der PWR CLR will be 1. Similarly, if the att executing AC→MOTN, that column's "C"	low, but the win- 0. The contents rinted. (See If the the "C" entry un- tempt was made by entry will be 1.
SHADE	2711	WNDO	
		The tape is set into motion. After the Mark chance to shift contents 200 times, the SHAD tested to see if it remained set during the cha dow. If the shade failed to be set, or if it w the tape was in motion, this message is printe printed.	Window has had a DE flip-flop is anges of the win- vas cleared while ed. C(Window)
SHIFT	2712	WNDO	
		The window was read, the next succeeding v of the window was computed, and the next o If the calculated and actual values failed to is printed.	alue of the contents contents were read. match, this message
КЕҮМК	2710	All entries, 27B	
		The window was read, but the corresponding bit was not set. The contents of the Mark W of the particular Key Mark being tested are p	Key Mark status indow and the state printed.

#### Description continued from page T27-1

With tape in motion, PWR CLR is generated again by deselecting the LINC, and the action of CLOSE is examined once more. Thus, the action of CLOSE is tested under three conditions, as follows:

- a. Tape stopped, PWR CLR given
- b. Tape stopped, AC---> MOTN given
- c. Tape moving, PWR CLR given

During the third part of the test, after the PWR CLR has been given, but while the drive is still in motion, the contents of the Mark Window are continuously monitored. If the bits continue to shift, it is assumed that the TT1 pulse was not inhibited, perhaps because the MOTN flip-flops were not cleared. In this case, the error message

#### TTI'S CONTINUE

#### is printed.

If the Mark Window is not preset to the state 1110 within 500 msec of the time when PWR CLR was given, it is assumed that the  $\overline{\text{TTOK}}$  level (which exists whenever the tape drive is not at the proper speed) has failed to trigger the CLOSE pulse generator. The error message

TTOK FAILED

#### is printed.

1.2 Test 27B: Mark Window, Shade, and Key Marks

As the tape passes over the read head, bits from the mark track are transferred to the least significant bit of the Mark Window (WND00). At the same time, the previous contents of the four window bits are shifted left one place to make room for the new bit. A bit shifted out of WND03 will cause the Window Shade (WSHD) flip-flop to be set to one. Once WSHD has been set, it should remain in the 1-state until cleared by a CLOSE pulse.

For this test, the tape is set in motion. The Mark Window is monitored, and after 200 shifts (to insure that the tape is fully up to speed), the shade is examined to see if it has been set. From this point, the window and shade are monitored continuously.

If at any point, the contents of WSHD become zero, the error diagnostic "SHADE" is printed, with the contents of the Mark Window at that point.

At the same time that WSHD is checked, the contents of the window are examined to see that the shift is working properly. C(WND) are read, the value shifted left once, and stored. At the next window change, C(WND) are read again. The value of the new low-order bit, that is, C(WND00), is added to the (shifted) previous C(WND). The resulting value is then compared with the new C(WND); if they do not match, the diagnostic, "SHIFT", is printed, followed by the actual and correct values of C(WND).

The contents of the Mark Window are continuously compared with the states of the Key Mark status bits (EM, IM, and BM) to see that the window decoders are working properly. The decoding is as follows:

Key Mark	Window
EM	0000
IM	1111
вм	1110

#### TEST 30 - LINCTAPE C

Motion Control and Tape Interrupt

#### 1. DESCRIPTION

#### 1.1 Motion Control Test

With all modes disabled (no mode), the tape is set into motion going backwards. When the Mark Window indicates that the end zone has been reached (at the front of the tape), the MOTN flipflops are tested to see that they have been cleared.

With both MOTN bits set to 1, that is, with the tape in turn-around mode, the window is monitored until an interblock mark is encountered, at which time the MOTN flip-flops are examined to see if they have been cleared. This provides a check on the condition, IM·TT2·SRCH(0).

Next, the tape is set into motion backwards in search mode. When the end zone at the front of tape is encountered, the MOTN flip-flops are tested to see if they have been complemented, thus reversing the motion of the tape.

#### 1.2 Tape Interrupt Test

With all modes disabled, the tape is set into motion. As the window changes, the tape interrupt status is monitored; there should be no interrupts while tape is operating in this manner.

Next, the tape is placed in search mode, and the interrupt status checked to see that a tape interrupt occurs once at each block mark, and at no time between block marks.

Finally, the tape is placed in block mode, and the interrupts examined to see that one occurs every time a data word is assembled, and at each block mark. For any block, there should be 414₈ interrupts from block mark to block mark, inclusive.

#### 1.3 Interrupt Flip-Flop Test

When the last interrupt is received while counting interrupts, PWR CLR is generated, and the interrupt flip-flop checked to see if it was cleared.

# 2. <u>SPECIAL SWITCH SETTINGS</u> None

# 3. PRINTOUT HEADINGS

3.1 <u>Motion Control</u>

TEST 30A: MOTION CONTROL SRCH IM EM MOTNI MOTNO

SRCHContents of the SRCH flip-flopIM, EMKey mark status bits (see sec-<br/>tion 3.2)MOTN1,Contents of the tape motion flip-<br/>flops

3.2 Interrupt Check

TEST 30B:	INTERRU	РТ СНЕСК	ВМ	Block mark status bit
BM	SRCH	INTRPTS	SRCH INTRPTS	Contents of the SRCH flip-flop Number of interrupts between
		· · · · · · · · · · · · · · · · · · ·		block marks.

3.3 Interrupt Clear

TEST 30C: INTERRUPT CLEAR PWR CLR

- 4. <u>NON-ERROR MESSAGES</u> None
- 5. <u>SPECIAL HALTS</u>

None

- 6. <u>LINC PROGRAM SEQUENCES</u> None
- 7. <u>EXECUTION TIME</u>

about 45 seconds.

`

Error Message	C(AC)	Data Printed Program Tag
INTS nnnn	No hal	t INTS status None
		A spurious LINC interrupt occurred. The octal number nnnn represents the interrupt status as read into the PDP-8 AC. See table at the front of this manual to determine the cause of the interrupt. The program does not stop.
CTRL	3000	All entries, 30A
		Motion Control is failing in one of the following ways:
		<ul> <li>With tape moving backwards and SRCH not set, the MOTN flip-flops were not cleared when the front end zone was encountered.</li> </ul>
		b) With tape moving backwards, and SRCH set to 1, the MOTN flip-flops were not complemented (thus re- versing the tape direction) when the front end zone was encountered.
		In both cases, the states of the SRCH flip-flop and EM and IM key marks are tested.
TPINT	3010	All entries, 30B
		The number of tape interrupts occurring between the two block marks of a given block is in error. Three conditions are tested.
		a) With no mode, the tape is started. No interrupts should occur between block marks.
		<ul> <li>b) In search mode, there should be two interrupts between block marks.</li> </ul>
		c) In block mode (Read), there should be 414 ₈ interrupts.
		In every case, the block mark status and the contents of SRCH are printed.
PWR CLR	3011	PWR CLR
		Power clear doesn't reset the interrupt flip-flop.

#### TEST 31 - LINCTAPE D

Search and Block Modes

#### 1. DESCRIPTION

The SRCH and BLOCK flip-flops are tested for their ability to clear (after being set) when the appropriate pulses are generated.

#### 1.1 Search Mode

After the tape is set in motion, the search mode is established by executing ICON-2 (SET SEARCH). Immediately after this, an attempt is made to clear the SRCH flip-flop by generating an OFFSRCH pulse, using ICON-4. The effectiveness of the pulse is tested by waiting for tape interrupts; if the SRCH flip-flop was cleared successfully, there will be no interrupts as the tape continues to move. If an interrupt does occur, the error message

SRCH

is printed, followed by the state of the SRCH flip-flop. The "C" entry under OFFSRCH will be 1.

Next, the ability of ONBLK to clear SRCH is tested. This can only be done indirectly, as follows:

SET SRCH is given (ICON-2) ON BLOCK is given (ICON-3) OFF WRITE is given (ICON-6)

If the control is working properly, SET SRCH will have set the SRCH flip-flop, and placed the tape in a condition whereby an interrupt would be caused by the appearance of a block number. ON BLOCK will have cleared the SRCH flip-flop, and set up the condition for a tape interrupt every word. Finally, OFF WRITE will have cleared the BLOCK flip-flop, thus leaving tape in motion, but now with no interrupts to be expected. The program tests for this last condition; if an interrupt does occur, the program infers that the SRCH flip-flop was not in fact cleared.

If an error occurs, the diagnostic message is the same as for OFF-SRCH but the ONBLK column will have 1 as the "C" entry.

#### 1.2 Block Mode

The BLOCK flip-flop is tested in a similar fashion. It is set (after tape has been started) using ICON-3; the program then attempts to clear the flip-flop using, successively, SETSRCH and

Description continued on page T31-4

- 2. SPECIAL SWITCH SETTINGS None
- 3. PRINTOUT HEADINGS
- 3.1 Search Mode Test

TEST 31A: SEARCH MODE ONBLK OFFSRCH

3.2 Block Mode Test

TEST 31B: BLOCK MODE OFFWRT SETSRCH

3.3 Block Number Reading Test

TEST 31C: BLOCK NUMBERS

- 4. <u>NON-ERROR MESSAGES</u> None
- 5. <u>SPECIAL HALTS</u> None
- 6. <u>LINC PROGRAM SEQUENCES</u> None
- 7. EXECUTION TIME

about 35 seconds.

ONBLK, OFFSRCH

Pulses used in test

OFFWRT, SETSRCH

Pulses used in test

The six columns contain six consecutive block numbers from tape.

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No ha	It INTS status	None
		A spurious LINC interrupt occurred. The octa represents the interrupt status as read into the See table at the front of this manual to determ of the interrupt. The program does not stop.	l number <u>nnnn</u> PDP-8 AC. ine the cause
SRCH	3100	All entries, 31A	
		An attempt to clear the SRCH flip-flop by med or ONBLK pulses failed. A "C" entry of 1 is the pulse used. The error is inferred from the tape interrupt when a block mark is read.	ns of OFFSRCH printed under occurrence of a
BLOCK	3110	All entries, 31B	
		An attempt to clear the BLOCK flip-flop faile of 1 is printed under the pulse used (in this ca SETSRCH or OFFWRT) to clear the flip-flop. ferred from the occurrence of tape interrupts w track is passing the tape heads.	d. A "C" entry se, either The error is in- hile the data
BLKNO	3120	All columns, 31C	
		An error occurred while reading block numbers blocks. Six numbers, including those in error	from consecutive , are printed.

#### Description continued from page T31-1

OFFWRT pulses, which are generated by executing ICON-2 and ICON-6, respectively. In case of an error, the diagnostic message

#### BLOCK

is printed, with 1 as the "C" entry under the pertinent pulse.

#### 1.3 Block Number Reading Test

With tape moving forward in search mode, six consecutive block numbers are read and compared with correct values calculated in advance. If an error in reading occurs for any given set of six, the six correct numbers are printed, along with the actual values of the block or blocks in error. The diagnostic is identified by the message

#### BLKNO

Approximately 100 block numbers are read.

The same test is then performed with the tape moving backwards, to check the ability of the processor to read reverse block numbers. The diagnostic and printout are the same, except that numbers will appear in decreasing value.

.. ..

#### TEST 32 - LINCTAPE E

#### Write Mode

#### 1. <u>DESCRIPTION</u>

The WRITE flip-flop is tested for its ability to be set and then cleared by various pulses. The entire test is conducted in the block number and check mark area of the first block on tape. This is block 0010(-10), one of the ten blocks which precede the first usable block on tape.

The tape is put in motion in search mode, and the program attempts to position the tape at the beginning of block -10. If the block number cannot be found, the error message

#### BLOCK 0010 MISSING

is printed. The remainder of the test is bypassed, and control returns directly to the Monitor. (If either repeat option is in effect, the position test is repeated.)

If the tape is positioned successfully, it is set moving forward, still in search mode. When the block number is once again assembled in the buffer, a tape interrupt should occur, at which time the write mode is enabled by executing ICON-5. The WRITE flip-flop is examined (using ITAC to read its status into the AC). If it has not been set, the error message

#### WRITE NOT SET

is printed. As before, the remainder of the test is bypassed, and control returns to the Monitor unless one of the repeat options is in effect.

If the WRITE flip-flop is set successfully, attempts are made to clear it using various pulses. After each successful attempt, the flip-flop is set again (and tested) and a new pulse is tested. In order, the following pulses are checked for their ability to clear the WRITE flip-flop:

PWR CLR	(using ICON-11, DESELECT LINC)
OFFWRT	(using ICON-6, OFF WRITE)
SEARCH	(using ICON-2, SET SEARCH)
0 <b></b> ►MOTN	(using ICON-0)
CLOSE	(using ICON-1, AC→MOTN)

Finally, the check mark is tested to see if it will clear the WRITE flip-flop when the mark appears in the window. With the tape moving forward in write mode, the window is monitored until the check mark appears. For insurance, the mark is read twice to be sure that it is really there; the WRITE flip-flop status is then examined to see if the flip-flop was cleared.

If any of the above pulses fail to clear the WRITE flip-flop, the error message

NTCLR

is printed; the "C" entry under the pertinent pulse will be 1.

# 2. SPECIAL SWITCH SETTINGS

None

# 3. PRINTOUT HEADING

TEST 32: WRITE FLIP-FLOP PWR CLR OFFWRT SEARCH 0 MOTN CLOSE

Each column head identifies a pulse used to clear the WRITE flip-flop

СКМК

4. <u>NON-ERROR MESSAGES</u>

None

5. SPECIAL HALTS

None

- 6. <u>LINC PROGRAM SEQUENCES</u> None
- 7. EXECUTION TIME

Execution time of test 32 = 25 seconds.

Error Message	C(AC)	Data Printed	Program Tag	
INTS nnnn	No ha	t INTS status	None	
		A spurious LINC interrupt occurred. The octal nerepresents the interrupt status as read into the PDI See table at the front of this manual to determine of the interrupt. The program does not stop.	umber <u>nnnn</u> 2–8 AC . the cause	
BLOCK 0010 MISSING	No ha (3201)	lt None		
		If the program cannot position the tape at the beginning of block 0010, this message is printed. There is no halt; con- trol returns to the Monitor.		
WRITE NOT SET	No ha (3202)	lt None		
		If the WRITE flip-flop cannot be set, this message There is no halt; control returns to the Monitor.	is printed.	
NTCLR	3200	All entries		
		If a given pulse does not clear the WRITE flip-flo the "C" entry under the column head identifying that pulse will be 1.	p,	

Ż
#### TEST 33 - LINCTAPE F

#### Read/Write and Timing

#### DESCRIPTION

1.

A data pattern is generated in a block-sized buffer. The program then searches for a free tape block; while doing so, it also monitors tape speed by measuring the time it takes to pass from the front block mark to the reverse one, and examines consecutive block marks to be certain that they are in the correct sequence.

When the desired block is found, the buffer of data is written, then read into a second buffer. The contents of the original and final buffers are compared word by word, and errors are accumulated in the Monitor's data tables. When six errors have been detected, the data are printed, identified by the diagnostic message

#### CMPAR

When the test resumes, the buffer examination continues until the end of the block is reached. If fewer than six errors are detected, the data will be printed when the buffer comparison is completed.

If the cycle repeat option is in effect, the same data pattern will be written and compared. Otherwise, the program will generate a new pattern. In all, four data patterns are used for testing:

- a. All zeros
- b. All ones
- c. An incrementing pattern, in which the successive words of the block are 0101, 0202, 0303, 0404, etc.

In one complete block, the pattern is repeated four times.

d. A random sequence of numbers.

The generated (correct) data may be found in a block starting in PDP-8 register 2000. The data read from tape (actual) may be found in a block starting in PDP-8 register 3000.

If, while searching for a block, the tape requires longer than 250 msec to travel from the front to the reverse block mark, the error message

#### TOO SLOW

is printed. There is no halt, and no data is printed.

If, while searching for a block, two consecutive block numbers are not in the correct sequence, the diagnostic message

#### BNSEQ

is printed, followed by the two numbers in question.

# 2. <u>SPECIAL SWITCH SETTINGS</u> None

# 3. PRINTOUT HEADINGS

TEST 33: BLOCK MODE 1ST 2ND 3RD 4TH 5TH 6TH

- 1ST Previous block number, or first data word
- 2ND This block number, or second data word
- 3RD, Successive data words in error

4TH,

5TH, 6TH

4. <u>NON-ERROR MESSAGES</u> None

- 5. <u>SPECIAL HALTS</u> None
- 6. LINC PROGRAM SEQUENCES None
- 7. EXECUTION TIME

5-25 seconds.

# 8. ERROR STOPS AND INFORMATION

Error Message	C(AC)		Data Printed	Program Tag
INTS nnnn	No ha	lt	INTS status	None
		A spurious LINC in represents the inter See table at the fro of the interrupt. T	terrupt occurred. The octa rupt status as read into the nt of this manual to determ he program does not stop.	l number <u>nnnn</u> PDP-8 AC . ine the cause
TOO SLOW	No ha (3301)	lt	None	
		The tape slowed do The diagnostic is pr than 250 msec passe at the other end of	wn or stopped during the re inted if, after reading a bl es before the appearance of the block.	ading of a block. ock number, more the same number
BNSEQ	3300		1ST, 2ND	
		Two consecutive bl were out of sequence	ock numbers were read, but ce.	the numbers
CMPAR	3310		Six data items	
		Six words from tape words in memory.	are compared with the cor Those values which do not r	responding six match are printed.

#### TEST 50 - EPILOG

Tests KST, Z-L non-disturbance, and SNS.

NOTE: The participation of the operator is required for the SNS test. See description for instructions. RS 3 must be up for this test to be executed.

#### 1. DESCRIPTION

#### 1.1 KST Test

The KST instruction is tested 4096 times for correct skipping when the KST flip-flop is not set. Using the IACF instruction, the flip-flop is then set, and KST is tested another 4096 times. In all cases, the P-register is examined after each execution to determine the state of the skip indicators; if an error occurs, actual and correct values of P are printed along with the skip indicators as described in section 6.

#### 1.2 Z-L Non-Disturbance Test

This is a general test designed to pick up random errors in the operation of those LINC instructions which should not disturb the Z-register or Link during execution. Each instruction is tested for all possible values of C(Z) and both possible states of the Link. To set the Link, C(Z) are placed in A before execution. The first instruction in the LINC sequence is ROL i 1, which puts  $C(A_0)$  in the Link. Then a string of eight identical LINC instructions is executed; this is the instruction being tested. Finally, another ROL i 1 puts the C(L) into  $A_{11}$ , where it is accessible from the PDP-8. A list of the instructions tested, with their octal codes, is given in table T50-1.

#### 1.3 SNS Test

This test is executed only when RS 3 is up. There is no data printout, and no internal checking by a PDP-8 program; the test is entirely visual. A self-contained LINC program in registers L20-L67 (see page T50-4) examines the states of the Sense Switches and sets the Relay Lights accordingly. The light above each switch in the <u>up</u> position is lit; all others are not. Between each pass, there is a delay of about 160 msec, so that if any switch is failing intermittently, the trouble will appear as a flashing light.

1.3.1 <u>Operator</u> - Actuate the Sense Switches and observe the behavior of the Relay Lights. To return to the main test program for the grand final halt, strike any signal-generating key on the ASR keyboard.

Description continued on page T50-4

2.	SPECIAL SWITCH S	ettings			
	RS 3	down	Skip SN Monitor	NS test and gro for normal ho	and final halt. Return to alt or continuation.
		up	Do SNS	i test; on retur	n, stop at grand final halt.
3.	PRINTOUT HEADIN	<u>1GS</u>			
3.1	KST Test				
	TEST 50A: KST C(P) SKIP?			C(P) SKIP?	Contents of P Indicates the occurrence (or none) of a skip.
3.2	Z-L Non-Disturban	ce Test			
	TEST 50B: Z-LINC	n-disturbance		INSTR	Octal code of LINC instruc-
	INSTR C(Z)	C(L)		C(Z),C(L)	fion being tested Contents of Z and L, respectively
4.	NON-ERROR MESS	AGES			
	None				
5.	SPECIAL HALT				
	Grand Final Halt (u	pon return from SN	IS test)		
,	C(PC)=1412	C(AC)=7777	C(A), (	C(B), C(S): "E	-N-D"
	Recovery: Press P	DP-8 CONT to retu	urn to Mo	nitor.	
6.	LINC PROGRAM SI	EQUENCES			
6.1	KST Test				
	L1,	K ST			
	L2, L3,	HLT			
6.2	Z-L Non-Disturban	ce Test			
÷.,	L1, L2-L11, L12, L13,	ROL I 1 (*) ROL I 1 HLT	/Put C(/ /*String /Put C(	A ₀ ) in Link g of 8 identica L) in A ₁₁ .	I LINC instructions being tested
6.3	SNS Test				
<del></del> ,					
1.	38 sec (excluding S	NS test).			

Error Message	C (AC	) Do	ata Printed	Program Tag
INTS nnnn	No ha	alt IN	ITS status	None
		A spurious LINC interrupt represents the interrupt table at the front of thi interrupt. The program	pt occurred. The status as read into s manual to detern does not stop.	octal number nnnn the PDP-8 AC. See nine the cause of the
KST	5000	C	(P), SKIP?	E5000
		Skip error. If KST skipp C entries under SKIP? a to skip when the flip-flo C(P) are also printed.	bed when KST FF v re 1 and 0, respect op was set, the ent	vas clear, the A and tively. If KST failed ries are 0 and 1.
Z-L	5010	AI	l entries, 50B	E5010
		If either the Z-register or of an instruction that she data are printed. The o tested is printed under I list of the LINC instruct	Link was disturbed ould have left it a octal code of the L NSTR for informati ions and their octo	during the execution lone, the pertinent INC instruction being ion. Table 50–1 is a al codes.

# 8. ERROR STOPS AND INFORMATION

TABLE T50-1 LINC INSTRUCTIONS AND OPERATION CODES, TEST 508

Instr.	Code	Instr.	Code	Instr.	Code
ZTA	0005	ROL 14	0254	STH 15	1355
ATR	0014	ROR 14	0314	SHD 15	1415
RTA	0015	SKP	0467	SAE 15	1455
NOP	0016	LDA i 15	1035	SRO 15	1515
СОМ	0017	<b>STA</b> 15	1055	BCL 15	1555
SET 15	0055	ADA 15	1115	BSE 15	1615
DIS 15	0155	ADM 15	1155	BCO 15	1655
XSK 15	0215	LDH 15	1315	ADD 0	2000
				STC 0	4000
				JMP 12	6012

# Description continued from page T50-1

L20	),	CLR	/Clear A, Z, L
L21	<b>/</b> · ·	SNS i O	/Is Switch 0 set?
L22	) • /	ADD 50	/Yes. Get pattern bit
L23	³ ,	SNS i 1	/Each switch is tested the same way
L24	<b>6</b>	ADD 51	
L25	5,	SNS i 2	
L26	),	ADD 52	
L27	, ,	SNS i 3	
L30	), .	ADD 53	
L31	1	SNS i 4	
L32	) - /	ADD 54	
L33	³ ,	SNS i 5	
L34	,	ADD 55	
L35	5,	ATR	/Relay light pattern to lights.
L36	),	CLR	
L37	, ,	LDA i O	/Slow counter for time delay
L40	),	7760	/Slow count of ten cycles.
L41	,	STC 2	/Store count in L2.
L42	)	STC 1	/Start fast count at 0000.
L43	3,	XSK i 1	/Index fast counter. Cycle finished
L44	,	JMP1	/No.
L45	5,	XSK i 2	/Yes. Finished ten cycles?
L46	),	JMP4	/No.
L47	7	JMP 20	/Yes. Go round again.
L50	),	0040	/Pattern bit for Relay Light 0 (SW 0)
L51	1	0020	/Pattern bit for SW1
L52	) - 7	0010	/SW2 pattern bit
L53	s,	0004	/SW3
L54	,	0002	/SW4
L55	,	0001	/SW5
L01	,	fast count	
1.02	)	slow count	

1.3.2 SINS lest (This is entirely self-contained
--------------------------------------------------

#### TEST 6 - ROTATE CLASS

Tests ROL, ROR, SCR and LZE

#### 1. DESCRIPTION

For each of the six possible rotate class instructions (ROL, ROL I, ROR, ROR I, SCR, and SCR I), both selected numbers and random numbers are used. Each number is placed in the A-register and rotated N places, where N varies from 0 to  $17_8$ . The selected numbers are shown in section 1.1.1. The random numbers are generated by the same sequence used for the ADD test (q.v.), starting with a seed of 5470.

Before the LINC sequence is executed, the L- and Z-registers are cleared. Afterward, the Aand Z-registers are tested for correct contents. The L-register is tested indirectly, by executing an LZE; if the Link is set, 0001 is placed in the A-register. This provides a check of either the LZE instruction or the Link register.

For ROL and ROL I, the Z-register should be clear after execution. For ROL, ROR, and SCR, the Link should be clear after execution.

The LINC sequence for these tests is given in section 6.1.

For the "Vibrating A" test, a string of instructions, alternating ROL I 17 with ROR I 17, with an extra ROL I 17 at the end, is stored in memory. Each of the selected and random numbers is tested; the test is designed primarily to detect marginal failures in the shift gates.

After the preceding tests, ROL and ROR are tested once more, this time with the Link set before execution (all of the previous tests begin with a cleared Link). This test uses a cleared LINC accumulator. The instructions are ROL 17 and ROR 17; in neither case should the Link be cleared. Each instruction is tested 4096 times. The LINC sequence is shown in section 6.3.

Selected Operan	ds Used For Ro	tate Test -		
0000	7777	5252	7070	2634
Sliding 1s				
0001	0010	0100	1000	
0002	0020	0200	2000	
0004	0040	0400	4000	
Sliding Os				
7776	7767	7677	6777	
7775	7757	7577	5777	
7773	7737	7377	3777	
	<u>Selected Operand</u> 0000 <u>Sliding 1s</u> 0001 0002 0004 <u>Sliding 0s</u> 7776 7775 7773	Selected Operands Used For Ro   0000 7777   Sliding 1s 0001 0010   0002 0020 0040   Sliding 0s 7776 7767   7775 7757 7737	Selected Operands Used For Rotate Test -   0000 7777 5252   Sliding 1s -   0001 0010 0100   0002 0020 0200   0004 0040 0400   Sliding 0s - -   7775 7757 7577   7773 7737 7377	Selected Operands Used For Rotate Test -   0000 7777 5252 7070   Sliding 1s 0001 0010 1000 1000   0002 0020 0200 2000 0000   0004 0040 0400 4000   Sliding 0s   7776 7767 7677 6777   7775 7757 7577 5777   7773 7737 7377 3777

2.	SPECIAL S	WITCH SE	TTINGS				
	None						
3.	PRINTOUT	F HEADING	3				
	TEST 6: R	OTATE CL	ASS INSTRU	JCTIONS.		A1, A2	Contents of A before and after
	A1	A2 LI	NK C(Z)	Ν		LINK	rotation, respectively. Contents of LINC Link after
						C(Z) N	rotation Contents of Z after rotation Number of places rotated
4.	NON-ERR	OR MESSA	GES				
	None	G. 440 (1997), 1					
5.	SPECIAL H	IALTS					
	None						
6.	LINC PRO	GRAM SEC	QUENCES				
6.1	ROL, ROR	, SCR Test	S				
	L0001, L0002, L0003, L0004, L0005, L0006, L0007, L0010, L0011,	CLR ADD 11 (Rotate) STC 11 LZE ADD 10 HLT 0001 (result)		/Clear A /Put ope /Execute /Store th /Is Link /Yes. P /Return t /Link Se /Contain	a, Z rand the re set? to PI t inc s op	, L in A rotate inst sult ndicator in DP-8 dicator erand befo	truction A re rotation, result afterward.
6.2	VIB Test						
	Same as for	r preceding	g tests, exce	ept			
	L0003,	JMP 20		/Jump to	o ∨ie	3 string	
	L0020, L0021, L0076, L0077, L0100, L0101,	ROL I 17 ROR I 17 ROL I 17 ROL I 17 ROL I 17 JMP 4		/Odd-nu /Return t	umbe to te	red ROL st sequence	e
6.3	Link-Set T	est					
	Same as for	r VIB, exc	ept				
	L0020, L0021, L0022,	ROL I 1 (ROL 17 JMP 4	or ROR 17)	/Set Link /Return t	< fro rote	m A ₀ st sequence	e
7.	EXECUTIO	N TIME				•	
	45 sec						
				T6-2			

Error Message	C(AC)	Data Printed	Program Tag
INTS nnnn	No halt	INTS status	None
	A s rep tab inte	purious LINC interrupt occurred. The oc resents the interrupt status as read into the le at the front of this manual to determine errupt. The program does not stop.	tal number nnnn e PDP-8 AC. See e the cause of the
ROL ROL I	0600 0601	All entries All entries	R ERR R ERR
ROR ROR I	0610 0611	All entries All entries	RERR RERR
SCR SCR I	0620 0621	All entries All entries	RERR RERR
	In e reg app A1	each case, the result of the rotation was i isters are checked, and erroneous data is olicable; the correct values of data not in , and of N, are printed for information.	ncorrect. All printed where error, of
	NC	DTE: If C(L) is incorrect, the error may a execution of LZE.	lso lie in the
VIB	0630	All entries	RERR
	A s was	equence of ROL-ROR pairs was executed, s incorrect. The same criteria for the pre	, and the result ceding tests apply.
L ROL L ROR	0640 0641	A2, LINK A2, LINK	RERR RERR
	a. b.	The set Link was cleared during the exec or ROR 17 with C(A)=0000. The A-register was not clear after execu- instruction.	ution of ROL 17

## 8. ERROR STOPS AND INFORMATION

## APPENDIX 1 SUMMARY OF SUDSY II SWITCH OPTIONS AND OPERATING PROCEDURES

#### LOADING THE MONITOR

#### From LINCtape

Lift LOAD Put 0700 in LS Put 0013 in RS Lift DO Put 4030 in RS Press PDP-8 LOAD ADD, then START

From Punched Tape Put 7777 in RS Press PDP-8 LOAD ADD Put RS 0 up for ASR, down for high-speed reader Press PDP-8 START

#### LOADING AN INDIVIDUAL TEST

#### From LINCtape

Put 0100 in RS Press POP-8 LOAD ADD Put RS 0 down Put RS down Put RS 2 up Put test number in RS 6-11 Press PDP-8 START From Punched Tape Put 0100 in RS Press PDP-8 LOAD ADD Put RS 0 up for ASR, down for high-speed reader Put RS 1 up Press PDP-8 START

#### STARTING AN INDIVIDUAL TEST

Loading from LINCtape

Set Left Switches Press PDP-8 CONT Loaded from Punched Tape Set Left Switches Put 1000 in RS Press PDP-8 LOAD ADD, then START

#### Loading and Running a Continuous Test (From LINCtape Only)

Load the Monitor (see above) Put 0100 in RS Press PDP-8 LOAD ADD Set Left Switches Put RS 3 up to do SNS test and stop down to skip SNS test and recycle through test sequence Press PDP-8 START

A1-1

## SUMMARY OF SUDSY II SWITCH OPTIONS

## MONITOR CONTROL (LOADING AND OPERATING OPTIONS)

Switch	Position	Function
RS 0*	up	Read test from ASR
	down	Read test from High-Speed Reader (750 or PC01)
RS 1	up	Read test from punched tape.
	down	Read test from LINCtape.
RS 2**	up	Read test whose number appears in RS 6–11
	down	Read tests in sequence
RS 3	up	Do SNS test (in Epilog); stop at grand final halt.
	down	Skip SNS test; do not stop. (Returns to Monitor.)
RS 6-11	(Test No.)	Octal number of test to be read in (sensed only when RS 2 is up).

*RS 0 is sensed only when RS 1 is up. **RS 2 is sensed only when RS 1 is down.

PROGRAM CONTROL		
LS 11	up	Repeat the current cycle of the test.
	down	Do not repeat; proceed to next cycle
LS 10	up	Repeat the entire test
	down	Return to Monitor
LS 9	υp	Repeat a section of a test (certain tests only)
	down	Do not repeat the section
ERROR PROCESSING OPT	IIONS	
LS O	up	Do not ring the bell.

LSO	up	Do not ring the bell.
LS 1	up	Do not print error messages and data
LS 2	up	Do not stop after an error
LS 3	up	Ignore LINC interrupt errors
	down	Print LINC interrupt diagnostic and data.

# digital

DIGITAL EQUIPMENT CORPORATION . MAYNARD, MASSACHUSETTS