

# EV3 AND EV4 SPECIFICATION DC227 and DC228

**Revision/Update Information:** Version 2.0 May 3, 1991

The EV3 and EV4 chips are the first in a family of microprocessors that implement the ALPHA architecture.

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may occur in this document.

This specification does not describe any program or product which is currently available from Digital Equipment Corporation. Nor does Digital Equipment Corporation commit to implement this specification in any product or program. Digital Equipment Corporation makes no commitment that this document accurately describes any product it might ever make.

Copyright (C) 1991 by Digital Equipment Corporation

*Digital Restricted Distribution*

**Digital Equipment Corporation**

# Contents

---

## Chapter 1 Introduction

---

1.1	Scope .....	1-1
1.2	EV4 Chip Features .....	1-1
1.3	EV3 Chip Features .....	1-2
1.4	Definitions .....	1-2
1.5	Terminology and Conventions .....	1-3
1.5.1	Numbering .....	1-3
1.5.2	UNPREDICTABLE And UNDEFINED .....	1-3
1.5.3	Ranges And Extents .....	1-4
1.5.4	Must be Zero (MBZ) .....	1-4
1.5.5	Should be Zero (SBZ) .....	1-4
1.5.6	Read As Zero (RAZ) .....	1-4
1.5.7	Ignore (IGN) .....	1-4
1.5.8	Register Format Notation .....	1-4

## Chapter 2 EVx Micro-architecture

---

2.1	Introduction .....	2-1
2.2	Overview .....	2-1
2.3	Ibox .....	2-2
2.3.1	Branch Prediction Logic .....	2-2
2.3.2	ITB .....	2-2
2.3.3	Interrupt Logic .....	2-3
2.3.4	Performance Counters .....	2-4
2.4	Ebox .....	2-4
2.5	Abox .....	2-4
2.5.1	DTB .....	2-4
2.5.2	BIU .....	2-5
2.5.3	Load Silos .....	2-5

2.5.4	Write Buffer	2-6
2.5.4.1	EV3 Write Buffer	2-6
2.5.4.2	EV4 Write Buffer	2-7
2.6	Fbox	2-7
2.7	Cache Organization	2-8
2.7.1	Data Cache	2-8
2.7.2	Instruction Cache	2-8
2.8	Pipeline Organization	2-9
2.9	Scheduling and Issuing Rules	2-11
2.9.1	Instruction Class Definition	2-11
2.9.2	Producer-Consumer Latency Matrix	2-12
2.9.3	Producer-Producer Latency	2-13
2.9.4	EVx Issue Rules	2-14
2.9.4.1	EV3 Specific Issue Rules	2-14
2.9.4.2	EV4 Specific Issue Rules	2-14
2.9.5	Dual Issue Rules	2-15

## Chapter 3 Privileged Architecture Library Code

---

3.1	Introduction	3-1
3.2	PAL Environment	3-1
3.3	Special PAL Instructions	3-2
3.3.1	HW_MFPR and HW_MTPR	3-3
3.3.2	HW_LD and HW_ST	3-6
3.3.3	HW_REI	3-7
3.4	PAL Entry Points	3-7
3.5	General PALmode Restrictions	3-9
3.5.1	EVx PAL Restrictions	3-9
3.5.2	EV3 Specific PALmode Restrictions	3-12
3.5.3	EV4 Specific PALmode Restrictions	3-13
3.6	Power Up	3-13
3.7	TB Miss Flows	3-16
3.7.1	ITB Miss	3-16
3.7.2	DTB Miss	3-16
3.8	Ibox IPRs	3-17
3.8.1	TB_TAG	3-17
3.8.2	ITB_PTE	3-18
3.8.3	ICCSR	3-18
3.8.3.1	Performance Counters	3-20
3.8.4	ITB_PTE_TEMP	3-22
3.8.5	EXC_ADDR	3-22
3.8.6	SL_CLR	3-23

3.8.7	SL_RCV .....	3-23
3.8.8	ITBZAP .....	3-24
3.8.9	ITBASM .....	3-24
3.8.10	ITBIS .....	3-24
3.8.11	PS .....	3-24
3.8.12	EXC_SUM .....	3-25
3.8.13	PAL_BASE .....	3-26
3.8.14	HIRR .....	3-26
3.8.15	SIRR .....	3-27
3.8.16	ASTRR .....	3-28
3.8.17	HIER .....	3-28
3.8.18	SIER .....	3-29
3.8.19	ASTER .....	3-30
3.8.20	SL_XMIT .....	3-30
3.9	Abox IPRs .....	3-31
3.9.1	DTB_CTL .....	3-31
3.9.2	DTB_PTE .....	3-31
3.9.3	DTB_PTE_TEMP .....	3-32
3.9.4	MM_CSR .....	3-32
3.9.5	VA .....	3-33
3.9.6	DTBZAP .....	3-33
3.9.7	DTBASM .....	3-33
3.9.8	DTBIS .....	3-33
3.9.9	FLUSH_IC .....	3-33
3.9.10	FLUSH_IC_ASM .....	3-33
3.9.11	ABOX_CTL .....	3-34
3.9.12	ALT_MODE .....	3-35
3.9.13	CC .....	3-35
3.9.14	CC_CTL .....	3-35
3.9.15	BIU_CTL .....	3-36
3.10	PAL_TEMP_s .....	3-38
3.10.1	DC_STAT .....	3-39
3.10.2	DC_ADDR .....	3-40
3.10.3	BIU_STAT .....	3-41
3.10.4	BIU_ADDR .....	3-42
3.10.5	FILL_ADDR .....	3-43
3.10.6	FILL_SYNDROME .....	3-44
3.10.7	BC_TAG .....	3-45
3.11	ECC Error Correction .....	3-47
3.12	Error Flows .....	3-48

3.12.1	EV3 Error Flows	3-48
3.12.1.1	I-stream ECC error	3-48
3.12.1.2	D-stream ECC error	3-48
3.12.1.3	BIU: tag address parity error	3-48
3.12.1.4	BIU: tag control parity error	3-49
3.12.1.5	BIU: system transaction terminated with CACK_SERR	3-49
3.12.1.6	BIU: system transaction terminated with CACK_HERR	3-49
3.12.1.7	BIU: I-stream parity error (parity mode only)	3-49
3.12.1.8	BIU: D-stream parity error (parity mode only)	3-50
3.12.2	EV4 Error Flows	3-51
3.12.2.1	I-stream ECC error	3-51
3.12.2.2	D-stream ECC error	3-51
3.12.2.3	BIU: tag address parity error	3-51
3.12.2.4	BIU: tag control parity error	3-52
3.12.2.5	BIU: system external transaction terminated with CACK_SERR	3-52
3.12.2.6	BIU: system transaction terminated with CACK_HERR	3-52
3.12.2.7	BIU: I-stream parity error (parity mode only)	3-52
3.12.2.8	BIU: D-stream parity error (parity mode only)	3-52

## Chapter 4 External Interface

---

4.1	Overview	4-1
4.2	Signals	4-1
4.2.1	Clocks	4-3
4.2.2	DC_OK and Reset	4-4
4.2.3	Initialization and Diagnostic Interface	4-5
4.2.4	Address Bus	4-7
4.2.5	Data Bus	4-7
4.2.6	External Cache Control	4-8
4.2.6.1	The TagAdr RAM	4-9
4.2.6.2	The TagCtl RAM	4-9
4.2.6.3	The Data RAM	4-10
4.2.6.4	Backmap	4-10
4.2.6.5	External Cache Access	4-11
4.2.6.5.1	HoldReq and HoldAck	4-11
4.2.6.5.2	TagOk	4-12
4.2.7	External Cycle Control	4-12
4.2.8	Primary Cache Invalidate	4-16
4.2.9	Interrupts	4-16
4.2.10	Electrical Level Configuration	4-17
4.2.11	Performance Monitoring	4-17
4.2.12	Tristate	4-17

4.2.13	Continuity .....	4-17
4.3	64-Bit Mode .....	4-17
4.4	Transactions .....	4-18
4.4.1	Reset .....	4-18
4.4.2	Fast External Cache Read Hit .....	4-20
4.4.3	Fast External Cache Write Hit .....	4-20
4.4.4	READ_BLOCK Transaction .....	4-21
4.4.5	Write Block .....	4-22
4.4.6	LDxL Transaction .....	4-23
4.4.7	STxC Transaction .....	4-23
4.4.8	BARRIER Transaction .....	4-23
4.4.9	FETCH Transaction .....	4-24
4.4.10	FETCHM Transaction .....	4-24

## Chapter 5 DC Characteristics

---

5.1	Overview .....	5-1
5.1.1	Power Supply .....	5-1
5.1.2	Reference Supply .....	5-1
5.1.3	Input Clocks .....	5-1
5.1.4	Signal pins .....	5-2
5.2	ECL 100K Mode .....	5-3
5.2.1	Power Supply .....	5-3
5.2.2	Reference Supply .....	5-3
5.2.3	Inputs .....	5-3
5.2.4	Outputs .....	5-3
5.2.5	Bidirectionals .....	5-3
5.3	Power Dissipation .....	5-4

## Chapter 6 AC Characteristics

---

6.1	vRef .....	6-1
6.2	Input Clocks .....	6-1
6.3	cpuClkOut_h .....	6-2
6.4	Test Configuration .....	6-3
6.5	Fast Cycles on External Cache .....	6-3
6.5.1	Fast Read Cycles .....	6-3
6.5.2	Fast Write Cycles .....	6-4
6.6	External Cycles .....	6-4
6.7	tagEq .....	6-5
6.8	tagOk .....	6-6
6.9	Tester Considerations .....	6-6

6.9.1	Asynchronous Inputs	6-6
6.9.2	Signals Timed from Cpu Clock	6-7
6.10	Scaling for EV3	6-7

## Chapter 7 Package

---

## Chapter 8 Pinout

---

8.1	Overview	8-1
8.2	Change History	8-1
8.3	EV4 Pinout	8-2
8.4	EV4/NVAX+ Pinout Differences	8-11

## Appendix A EV3 and EV4 Chip Summary

---

### Figures

---

7-1	PGA Cavity Up View	7-2
-----	--------------------	-----

### Tables

---

1	REVISION History	1
1-1	Register Field Type Notation	1-5
1-2	Register Field Notation	1-5
2-1	Producer-Consumer Classes	2-11
2-2	Dual Issue Rules	2-15
3-1	HW_MFPR and HW_MTPR Format Description	3-3
3-2	IPR Access	3-3
3-3	HW_LD and HW_ST Format Description	3-6
3-4	The HW_REI Format Description	3-7
3-5	PAL Entry Points	3-8
3-6	D-stream Error PAL Entry Points	3-9
3-7	EV3 IPR Conflicts	3-12
3-8	IPR Reset State	3-13
3-9	ICCSR	3-19
3-10	BHE,BPE Branch Prediction Selection	3-20
3-11	Performance Counter 0 Input Selection	3-21
3-12	Performance Counter 1 Input Selection	3-22
3-13	SL_CLR	3-23
3-14	EXC_SUM	3-26
3-15	HIRR	3-27

3-16	MM_CSR .....	3-33
3-17	Abox Control Register .....	3-34
3-18	ALT Mode .....	3-35
3-19	BIU Control Register .....	3-36
3-20	BC_SIZE .....	3-38
3-21	BC_PA_DIS .....	3-38
3-22	Dcache Status Register .....	3-39
3-23	Dcache STAT Error Modifiers .....	3-40
3-24	BIU STAT .....	3-41
3-25	Syndromes for Single-Bit Errors .....	3-44
4-1	EVx Signals .....	4-1
4-2	System Clock Divisor .....	4-5
4-3	System Clock Delay .....	4-5
4-4	Icache Test Modes .....	4-5
4-5	Tag Control Encodings .....	4-9
4-6	Cycle Types .....	4-13
4-7	Acknowledgment Types .....	4-14
4-8	Read Data Acknowledgment Types .....	4-15
4-9	dWSel_h .....	4-18
4-10	Reset State .....	4-19
5-1	CMOS DC Characteristics .....	5-2
5-2	EV4 Power Dissipation @Vdd=3.45V .....	5-4
6-1	Input Clock Timing .....	6-2
6-2	External Cycles .....	6-5
6-3	tagEq .....	6-6
6-4	Asynchronous Signals on a Tester .....	6-7
A-1	EV3 Chip Summary and Micro-architecture .....	A-2
A-2	EV4 Chip Summary and Micro-architecture .....	A-3

**Table 1: REVISION History**

<b>Revision</b>	<b>Date</b>	<b>Description</b>
1.0	19-May-1990	Initial Release
2.0	May 3, 1991	All EV3 and EV4 issues are closed



# Chapter 1

---

## Introduction

### 1.1 Scope

This document describes the EV3 and EV4 chips, a family of microprocessors that implement the ALPHA architecture. This specification describes the external interface and programming information specific to the actual implementation. It does not describe the detailed implementation of the chip nor the ALPHA architecture. The reader is referred to the ALPHA system reference manual for the architectural specification.

### 1.2 EV4 Chip Features

The EV4 microprocessor is a CMOS-4 (.75 micron) super-scalar super-pipelined implementation of the ALPHA architecture. It will become the basis of the first family of ALPHA products. The EV4 chip is designed to meet the requirements of a wide variety of systems, ranging from uni-processor workstations to midrange multiprocessors. To achieve this goal, EV4 enforces as little policy as possible, e.g. it does not enforce a particular cache coherence scheme. EV4 attempts to spread fairly the design compromises over the range of customers' requirements. The design balances the cost goals of the low-end workstation with performance goals of the mid-range multiprocessors.

EV4 features:

- ALPHA instructions to support byte, word, longword, quadword, DEC F\_floating, G\_floating and IEEE S\_floating and T\_floating data types. Limited support is provided for DEC D\_floating operations. It implements the architecturally optional instructions: FETCH and FETCH\_M.
- Demand paged memory management unit which in conjunction with properly written PALcode fully implements the ALPHA memory management architecture. The translation buffer can be used with alternative PALcode to implement a different page table structure.
- On-chip 8-entry I-stream TB and 32-entry D-stream TB which each map 8Kbyte pages, and a four-entry D-stream TB which maps aligned groups of 512 8Kbyte pages.
- World class performance. At its nominal frequency EV4 achieves a 6.6ns cycle time. Cycle times of 5ns are possible by binning the parts.

- Low average cycles per instructions (CPI). The EV4 chip can issue two ALPHA instructions in a single cycle, thereby minimizing the average CPI. Branch history tables are also used to minimize the branch latency, further reducing the average CPI.
- On-chip high-throughput floating point unit, capable of executing both DEC and IEEE floating point data types.
- On-chip 8Kbyte data cache and an 8Kbyte physical instruction cache with ASN support.
- On-chip write buffer with four 32-byte entries.
- On-chip performance counters to measure and analyze cpu and system performance.
- Bus interface unit, which contains logic to directly access external cache RAMs without CPU module action. The size and access time of the external cache is programmable.
- An instruction cache diagnostic interface to support chip and module level testing.
- An internal clock generator which generates both a high-speed clock needed by the chip itself, and a pair of system clocks for use by the CPU module.
- The EV4 chip is packaged in 431 pin (24 x 24, 100 mil pin pitch) PGA packages. The heat sinks are seperable and application specific.

### 1.3 EV3 Chip Features

The EV3 microprocessor is an early variant of EV4 fabricated in CMOS-3 (1 micron). It is intended to be used during system-level debug of the first ALPHA products and will be used by the ALPHA Demonstration Unit. It is pin compatible with EV4, so no significant system-level changes are needed to transition from EV3 to EV4. Because it is fabricated in less dense technology, it has less functionality and a slower cycle time than EV4.

The primary differences between EV3 and EV4 are:

- The nominal cycle time for EV3 is extended from to 6.6ns to 10ns. The external interface is designed such that running the CPU with a reduced cycle time does not require that all of the logic surrounding the CPU run at reduced speed.
- EV3 does not provide an on-chip floating point unit. Floating point instructions may be trapped for emulation if desired.
- EV3 primary caches are smaller. The Icache and Dcache are both 1Kbytes.
- EV3 uses a simpler branch prediction algorithm, no branch history table.
- Performance counters are not included in EV3.

### 1.4 Definitions

This document is the specification for both the EV3 and EV4 chips. Because the bulk of the functionality is the same for both chips, the remainder of the spec will use the term EVx to represent both EV3 and EV4 in discussions of features which are common to both chips. Discussions of features which are unique to a particular chip will use the name of that chip (EV3 or EV4).

## 1.5 Terminology and Conventions

### 1.5.1 Numbering

All numbers are decimal unless otherwise indicated. Where there is ambiguity, numbers other than decimal are indicated with the name of the base following the number in parentheses, e.g., FF(hex).

### 1.5.2 UNPREDICTABLE And UNDEFINED

Throughout this specification, the terms UNPREDICTABLE and UNDEFINED are used. Their meanings are quite different and must be carefully distinguished. One key difference is that only privileged software (that is, software running in kernel mode) may trigger UNDEFINED operations, whereas either privileged or unprivileged software may trigger UNPREDICTABLE results or occurrences. A second key difference is that UNPREDICTABLE results and occurrences do not disrupt the basic operation of the processor; the processor continues to execute instructions in its normal manner. In contrast, UNDEFINED operation may halt the processor or cause it to lose information.

A result specified as UNPREDICTABLE may acquire an arbitrary value subject to a few constraints. Such a result may be an arbitrary function of the input operands or of any state information that is accessible to the process in its current access mode. UNPREDICTABLE results may be unchanged from their previous values. UNPREDICTABLE results must not be security holes. Specifically, UNPREDICTABLE results must not do any of the following:

- Depend on or be a function of the contents of memory locations or registers which are inaccessible to the current process in the current access mode.
- Write or modify the contents of memory locations or registers to which the current process in the current access mode does not have access.
- Halt or hang the system or any of its components.

For example, a security hole would exist if some UNPREDICTABLE result depended on the value of a register in another process, on the contents of processor temporary registers left behind by some previously running process, or on a sequence of actions of different processes.

An occurrence specified as UNPREDICTABLE may happen or not based on an arbitrary choice function. The choice function is subject to the same constraints as are UNPREDICTABLE results and, in particular, must not constitute a security hole.

Results or occurrences specified as UNPREDICTABLE may vary from moment to moment, implementation to implementation, and instruction to instruction within implementations. Software can never depend on results specified as UNPREDICTABLE.

Operations specified as UNDEFINED may vary from moment to moment, implementation to implementation, and instruction to instruction within implementations. The operation may vary in effect from nothing, to stopping system operation. UNDEFINED operations must not cause the processor to hang, i.e., reach an unhalted state from which there is no transition to a normal state in which the machine executes instructions. Only privileged software (that is, software running in kernel mode) may trigger UNDEFINED operations.

### **1.5.3 Ranges And Extents**

Ranges are specified by a pair of numbers separated by a ".." and are inclusive, e.g., a range of integers 0..4 includes the integers 0, 1, 2, 3, and 4.

Extents are specified by a pair of numbers in angle brackets separated by a colon and are inclusive, e.g., bits <7:3> specify an extent of bits including bits 7, 6, 5, 4, and 3.

### **1.5.4 Must be Zero (MBZ)**

Fields specified as Must Be Zero (MBZ) must never be filled by software with a non-zero value. If the processor encounters a non-zero value in a field specified as MBZ, a Reserved Operand exception occurs.

### **1.5.5 Should be Zero (SBZ)**

Fields specified as Should Be Zero (SBZ) should be filled by software with a zero value. These fields may be used at some future time. Non-zero values in SBZ fields produce UNPREDICTABLE results.

### **1.5.6 Read As Zero (RAZ)**

Fields specified as Read As Zero (RAZ) return a zero when read.

### **1.5.7 Ignore (IGN)**

Fields specified as Ignore (IGN) are ignored when written.

### **1.5.8 Register Format Notation**

This specification contains a number of figures that show the format of various registers, followed by a description of each field. In general, the fields on the register are labeled with either a name or a mnemonic. The description of each field includes the name or mnemonic, the bit extent, and the type.

The "Type" column in the field description includes both the actual type of the field, and an optional initialized value, separated from the type by a comma. The type denotes the functional operation of the field, and may be one of the values shown in Table 1-1. If present, the initialized value indicates that the field is initialized by hardware to the specified value at powerup. If the initialized value is not present, the field is not initialized at powerup.

**Table 1–1: Register Field Type Notation**

<b>Notation</b>	<b>Description</b>
RW	A read-write bit or field. The value may be read and written by software.
RO	A read-only bit or field. The value may be read by software. It is written by hardware; software writes are ignored.
WO	A write-only bit or field. The value may be written by software. It is used by hardware and reads by software return an UNPREDICTABLE result.
WZ	A write bit or field. The value may be written by software. It is used by hardware and reads by software return a 0.
W1C	A write-one-to-clear bit. If reads are allowed to the register then the value may be read by software. If it is a write-only register then a read by software returns an UNPREDICTABLE result. Software writes of a 1 cause the bit to be cleared by hardware. Software writes of a 0 do not modify the state of the bit.
W0C	A write-zero-to-clear bit. If reads are allowed to the register then the value may be read by software. If it is a write-only register then a read by software returns an UNPREDICTABLE result. Software writes of a 0 cause the bit to be cleared by hardware. Software writes of a 1 do not modify the state of the bit.
WA	A write-anything-to-the-register-to-clear bit. If reads are allowed to the register then the value may be read by software. If it is a write-only register then a read by software returns an UNPREDICTABLE result. Software write of any value to the register cause the bit to be cleared by hardware.
RC	A read-to-clear field. The value is written by hardware and remains unchanged until read. The value may be read by software at which point, hardware may write a new value into the field.

In addition to named fields in registers, other bits of the register may be labeled with one of the three symbols listed in Table 1–2. These symbols denote the type of the unnamed fields in the register.

**Table 1–2: Register Field Notation**

<b>Notation</b>	<b>Description</b>
RAZ	Denotes a register bit(s) that is read as a 0.
IGN	Denotes a register bit(s) that is ignored on write and UNPREDICTABLE when read if not otherwise specified.



## Chapter 2

---

# EVx Micro-architecture

### 2.1 Introduction

This chapter gives a programmer and system designer view of the EVx micro-architecture. It is not intended to be a detailed hardware description of chip. The reader is referred to the behavioral model for an accurate and highly detailed specification of the chip. Describing the micro-architecture of a heavily pipelined machine is always problematic. To understand the hardware you need to understand the pipeline, but it is very difficult to describe the pipeline without a hardware description. This spec first describes the hardware with only minimal forward references to the pipeline and then presents the pipeline. EVx can issue two instructions in a single cycle - the scheduling and dual issue rules are defined at the end of the chapter.

It is important to realize that the combination of EVx and PALcode implements the ALPHA architecture. Many hardware design decisions were based on specific PAL functionality. These PAL assumptions and restrictions are detailed in the next chapter. The important point to keep in mind is that if a certain piece of hardware appears to be "architecturally incomplete", the missing functionality is implemented in PALcode.

### 2.2 Overview

The EV4 microprocessor consists of three independent execution units: integer execution unit (Ebox), floating point unit (Fbox), and the address generation, memory management, write buffer and bus interface unit (Abox). EV3 does not contain a floating point unit. Each unit can accept at most one instruction per cycle, however if code is properly scheduled, EVx can issue two instructions to two independent units in a single cycle. A fourth unit, the Ibox, is the central control unit. It issues instructions, maintains the pipeline and performs all of the PC calculations. EVx also has on-chip instruction and data caches (Icache and Dcache). The major functional difference between EV4 and EV3 is that EV3 does not include a floating point unit.

## 2.3 Ibox

The primary function of the Ibox is to issue instructions to the Ebox, Abox and Fbox. In order to provide those instructions, the Ibox also contains the prefetcher, PC pipeline, ITB, abort logic, register conflict or dirty logic, and exception logic. The Ibox decodes two instructions in parallel and checks that the required resources are available for both instructions. If resources are available and dual issue is possible then both instructions may be issued. The section on Dual Issue Rules details which instructions can be dual issued. If the resources are available for only the first instruction or the instructions cannot be dual issued then the Ibox issues only the first instruction. The Ibox does NOT issue instructions out of order, even if the resources are available for the second instruction and not for the first instruction. The Ibox does not issue instructions until the resources for the first instruction become available. If only the first of a pair of instructions issues, the Ibox does not advance another instruction to attempt to dual issue again. Dual issue is only attempted on aligned quadword pairs.

### 2.3.1 Branch Prediction Logic

The Ibox contains the branch prediction logic. EV4 offers a choice of branch prediction strategies selectable through the ICCSR IPR. The Icache records the outcome of branch instructions in a single history bit provided for each instruction location in the cache. This information can be used as the prediction for the next execution of the branch instruction. The prediction for the first execution of a branch instruction is based on the sign of the displacement field within the branch instruction itself. If the sign bit is negative, conditional branches are predicted to be taken. If the sign is positive, conditional branches are predicted to be not taken. Alternatively, if the history table is disabled, branches can be predicted based on the sign of the displacement field at all times.

The EV3 chip provides only sign of the displacement branch prediction.

Both chips provide a 4-entry subroutine return stack which is controlled by the hint bits in the BSR, HW\_REI, and jump to subroutine instructions (JMP, JSR, RET, or JSR\_COROUTINE). Both chips also provide a means of disabling all branch prediction hardware.

### 2.3.2 ITB

The Ibox contains an 8-entry fully associative translation buffer to cache recently used instruction-stream address translations and protection information for 8Kbyte pages. The ITB uses a not-last-used replacement algorithm. The ITB is filled and maintained by PALcode. Unlike the DTB, it is not possible to write to the ITB in native(non-PAL) mode. The chapter on PALcode details the ITB miss flow.

While not executing in PAL mode, the 43-bit virtual program counter (VPC) is presented each cycle to the ITB. If the PTE associated with the VPC is cached in the ITB then the PFN and protection bits for the page which contains the VPC are used by the Ibox to complete the address translation and access checks.

The EVx ITB supports one ASN, the PTE[ASM] bit. PALcode which supports writes to the architecturally-defined TBIAP register does so by using the hardware-specific HW\_MTPR instruction to write to the hardware-specific ITBASM register. This has the effect of invalidating ITB entries which do not have their corresponding ASM bits set.

### 2.3.3 Interrupt Logic

The EVx chip supports three sources of interrupts; hardware, software and asynchronous system trap (AST). There are six level-sensitive hardware interrupts sourced by pins, 15 software interrupts sourced by an on-chip IPR (SIRR), and 4 AST interrupts sourced by a second internal IPR (ASTRR). All interrupts are independently maskable via on-chip enable registers to support a software controlled mechanism for prioritization. In addition, AST interrupts are qualified by the current processor mode. The EV4 chip further qualifies AST interrupts with the current state of SIER[2]. EV3 supports this function in PAL code. All interrupts are disabled when the processor is executing PALcode.

By providing distinct enable bits for each independent interrupt source, a software controlled interrupt priority scheme can be implemented with maximum flexibility. For example, a six level interrupt priority scheme can be supported for the six hardware interrupt request pins by defining a distinct state of the corresponding hardware interrupt enable register for each IPL. The current interrupt priority is determined by the state of the interrupt enable register. The lowest interrupt priority level is produced by enabling all 6 interrupts, e.g bits 6-1. The next is produced by enabling bits 6-2 and so on to the highest interrupt priority level which is produced by enabling only bit 6 and disabling bits 5 through 1. When all interrupt enable bits are cleared, the processor can not be interrupted from the hardware interrupt request register. Each state, 6-1,6-2,6-3,6-4,6-5,6 represents an individual interrupt priority level (IPL). If these states are the only states allowed in the interrupt enable register, a six level hardware interrupt priority scheme can be controlled entirely by software.

The scheme is extendible to provide multiple interrupt sources at the same interrupt priority level by grouping enable bits. Groups of enable bits must be set and cleared together to support multiple interrupts of equal priority level. Of course, this method reduces the total available number of distinct levels.

Since enable bits are provided for all hardware, software and AST interrupt requests, a priority scheme can span all sources of processor interrupts. The only exception to this rule regards the restriction on AST interrupt requests as described below.

Four AST interrupts are provided; one for each processor mode. AST interrupt requests are qualified such that AST requests corresponding to a given mode are blocked whenever the processor is in a higher mode regardless of the state of the AST interrupt enable register. In addition, all AST interrupt requests are qualified in EV4 with SIER[2] to disable AST requests when IPL is higher than 2. This function is provided in PALcode for EV3.

When the processor receives an interrupt request and that request is enabled, an interrupt is reported or delivered to the exception logic if the processor is not currently executing PALcode. Before vectoring to the interrupt service PAL dispatch address, the pipeline is completely drained and all outstanding load instructions are completed. The restart address is saved in the Exception Address IPR (EXC\_ADDR) and the processor enters PALmode. The cause of the interrupt may be determined by examining the state of any of the interrupt request registers.

Note that hardware interrupt requests are level sensitive and therefore may be removed before an interrupt is serviced. If they are removed before the interrupt request register is read, the register will return a zero value.

### 2.3.4 Performance Counters

The EV4 chip contains a performance recording feature. The implementation of this feature provides a mechanism to count various hardware events and cause an interrupt upon counter overflow. Interrupts are triggered six cycles after the event, and therefore, the exception PC may not reflect the exact instruction causing counter overflow. Two counters are provided to allow accurate comparison of two variables under a potentially non-repeatable experimental condition. Counter inputs include issues, non-issues, total cycles, pipe dry, pipe freeze, mispredicts and cache misses as well as counts for various instruction classifications. In addition, one chip pin input to each counter is provided to measure external events at a rate determined by the selected system clock speed. Performance counters are not present in EV3.

## 2.4 Ebox

The Ebox contains the 64-bit integer execution datapath: adder, logic box, barrel shifter, byte zapper, bypassers and integer multiplier. The integer multiplier retires 4 bits per cycle. The Ebox also contains the 32-entry 64-bit integer register file. The register file has four read ports and two write ports which allow the sourcing (sinking) of operands (results) to both the integer execution datapath and the Abox.

## 2.5 Abox

The Abox contains six major sections: address translation datapath, load silo, write buffer, Dcache interface, IPRs and the external bus interface unit (BIU). The address translation datapath has a displacement adder which generates the effective virtual address for load and store instructions, and a pair of translation buffers which generate the corresponding physical address.

### 2.5.1 DTB

EVx contains a 32-entry fully associative translation buffer which caches recently used data-stream page table entries for 8Kbyte pages, and a four-entry fully associative translation buffer which supports the largest granularity hint option (512\*8Kbyte pages) as described in the ALPHA SRM. Both translation buffers use a not-last-used replacement algorithm. They are hereafter referred to as the small-page and large-page DTBs, respectively. PALcode is responsible for insuring that a particular PTE is never contained in both the small- and large-page DTBs at the same time.

EVx supports a single address space number via the PTE[ASM] bit. PALcode which supports writes to the architecturally-defined TBIAP register does so by using the hardware-specific HW\_MTPR instruction to write to the hardware-specific DTBASM register. This has the effect of invalidating DTB entries which do not have their corresponding ASM bit set.

For load and store instructions, the effective 43-bit virtual address is presented to the DTBs. If the PTE of the supplied virtual address is cached in either DTB, the PFN and protection bits for the page which contains the address are used by the Abox to complete the address translation and access checks.

The DTBs are filled and maintained by PALcode. The chapter on PALcode details the DTB miss flow. Note that the DTBs can be filled in kernel mode by setting the HWE bit in the ICCSR IPR.

## 2.5.2 BIU

The BIU controls the interface to the EVx pin bus. It responds to three classes of CPU-generated requests: Dcache fills, Icache fills and write buffer-sourced commands. The BIU resolves simultaneous internal requests using a fixed priority scheme in which Dcache fill requests are given highest priority, followed by Icache fill requests. Write buffer requests have the lowest priority. The external interface chapter of this specification describes the EVx pin bus.

The BIU contains logic to directly access an external cache to service internal cache fill requests and writes from the write buffer. The BIU services reads and writes which do not hit in the external cache with help from external logic.

Internal data transfers between the CPU and the BIU are made via a 64-bit bidirectional bus. Since the internal cache fill block size is 32 bytes, cache fill operations result in four data transfers across this bus from the BIU to the appropriate cache. Also, since each write buffer entry is 32 bytes wide, write transactions may result in four data transfers from the write buffer to the BIU.

## 2.5.3 Load Silos

The Abox contains a fully folded memory reference pipeline which may accept a new load or store instruction every cycle until a Dcache fill is required. Since the Dcache lines are only allocated on load misses, the Abox may accept a new instruction every cycle until a load miss occurs. When a load miss occurs the Ibox stops issuing all instructions that use the load port of the register file or are otherwise handled by the Abox (LDx, STx, MFPR, JSR, RCC, RS, RC), MB and SYNC instructions. A JSR with a destination of R31 may be issued.

Since the result of each Dcache lookup is known late in the pipeline (stage [6]) and instructions are issued in pipe stage [3], there may be two instructions in the Abox pipeline behind a load instruction which misses the Dcache. These two instructions are handled as follows:

- Loads which hit the Dcache are allowed to complete - hit under miss.
- Load misses are placed in a silo and replayed in order after the first load miss completes.
- Store instructions are presented to the Dcache at their normal time with respect to the pipeline. They are silo'ed and presented to the write buffer in order with respect to load misses.

When a load miss occurs in EV3 the Ibox stops issuing Abox-directed instructions until all pending Dcache fills are complete. This insures that no conflicts for the Dcache will occur.

In order to improve performance in EV4, the Ibox is allowed to restart the execution of Abox-directed instructions before the last pending Dcache fill is complete. Dcache fill transactions result in four data transfers from the BIU to the Dcache. These transfers may each be separated by one or more cycles depending on the characteristics of the external cache and memory subsystems. The BIU attempts to send the quadword of the fill block which the CPU originally requested in the first of these four transfers (it is always able to accomplish this for reads which hit in the external cache). Therefore the pending load instruction which requested the Dcache fill can complete before the Dcache fill finishes. In EV4, Dcache fill data is not written into the cache array as it is received from the BIU. Rather, it accumulates one quadword at a time into a "pending fill" latch. When the load miss silo is empty and the requested quadword for the last outstanding load miss is received, the Ibox resumes execution of Abox-directed instructions despite the still-pending Dcache fill. When the entire cache line has been received from the BIU, it is written into the Dcache data array whenever the array isn't otherwise busy with a load or a store.

## 2.5.4 Write Buffer

The Abox contains a write buffer for two purposes:

1. To minimize the number of CPU stall cycles by providing a high bandwidth (but finite) resource for receiving store data. This is required since EVx can generate store data at the peak rate of one quadword every CPU cycle which is greater than the rate at which the external cache subsystem can accept the data.
2. To attempt to aggregate store data into aligned 32-byte cache blocks for the purpose of maximizing the rate at which data may be written from EVx into the external cache.

In addition to store instructions, MB, STQ/C, STL/C, FETCH and FETCH\_M instructions are also written into the write buffer and sent off-chip. Unlike stores, however, these write buffer-directed instructions are never merged into a write buffer entry with other instructions.

Each write buffer entry contains a CAM for holding physical address bits <33:5>, four quadwords of data, eight longword mask bits which indicate which of the associated eight longwords in the entry contain valid data, and miscellaneous control bits.

To facilitate the discussion, the following two states are defined: invalid and valid. A write buffer entry is invalid if it does not contain one of the above-listed write buffer-directed commands. A write buffer entry is valid if it contains one of the above-listed write buffer-directed commands.

The write buffer contains two pointers: the head pointer and the tail pointer. The head pointer points to the valid write buffer entry which has been valid the longest period of time. The tail pointer points to the invalid write buffer entry slot which will next be validated. If the write buffer is completely full (empty) the head and tail pointers point to the same valid (invalid) entry.

Each time the write buffer is presented with a store instruction the physical address generated by the instruction is compared to the address in each valid write buffer entry. If the address is in the same aligned 32-byte block as an address in a valid write buffer entry which also contains a store then the new store data is merged into that entry, and the entry's longword mask bits are updated. If no matching address is found in the write buffer, then the store data is written into the entry designated by the tail pointer, the entry is validated, and the tail pointer is incremented to the next entry. Note this scheme does not maintain write-ordering.

The EV3 and EV4 write buffers differ in the number of entries they contain, in the flow control mechanism used to prevent buffer overflow, and in the mechanism which controls when entries are written off-chip.

### 2.5.4.1 EV3 Write Buffer

The EV3 write buffer has eight entries and employs a rather simple flow control mechanism to prevent the buffer from overflowing. The physical address of each store instruction is presented to the write buffer CAM array in the second half of pipe stage [6], and the decision as to whether the store data can be merged with an existing entry or whether a new entry will be required is made in the first half of pipe stage [7]. Write buffer overflow is prevented by causing the Ibox to stall the execution of store instructions if necessary. Since the write buffer merge decision is made in pipe stage [7], and instructions are issued from pipe stage [3], there may be as many as three store instructions in the Abox pipeline behind a store instruction which causes a new buffer entry to be consumed. Therefore, in order to prevent overflow the Ibox stops issuing store instructions whenever there are three or fewer invalid write buffer entries available.

In EV3, the write buffer attempts to unload the head entry whenever it is valid. Store data may get merged into this entry up to the time the entry starts getting sent to the BIU.

#### 2.5.4.2 EV4 Write Buffer

The EV4 write buffer contains four entries but employs a more complicated flow control mechanism which allows its entries to be better utilized than in EV3. In EV4 the Ibox issues store instructions irrespective of whether the write buffer is full. If a store instruction enters pipe stage [6] of the Abox and the write buffer is full, the Ibox is forced to stop issuing both loads and stores by the same mechanism which is used for handling load misses. In effect, the store instruction gets treated as if it were a load miss. Any valid instructions in pipe stages [4] or [5] get handled exactly as if they had followed a load miss - loads which hit the Dcache are allowed to complete, stores are presented to the Dcache, placed into the Abox silo and presented to the write buffer in order with respect to other silo'ed instructions. The Abox silo control logic insures that no stores are lost when the write buffer is full by retrying silo'ed stores until they are accepted by the write buffer.

In EV4, the write buffer attempts to send its head entry off-chip by requesting the BIU when one of the following conditions are met:

1. The write buffer contains at least two valid entries.
2. The write buffer contains one valid entry and at least 256 CPU cycles have elapsed since the execution of the last write buffer-directed instruction.
3. The write buffer contains an MB instruction.
4. The write buffer contains a STQ/C or STL/C instruction.
5. A load miss is pending which requires the write buffer to be flushed before an external read is launched to service the load miss.

When the write buffer is requesting the BIU no stores are allowed to merge into the write buffer's head entry.

## 2.6 Fbox

EV4 has an on-chip pipelined Fbox capable of executing both DEC and IEEE floating point instructions. IEEE floating point datatypes S and T are supported with all rounding modes except round to +/- infinity which is provided in PALcode. DEC floating point datatypes F and G are fully supported with limited support for D floating format. The Fbox contains a 32-entry 64-bit floating point register file and a user accessible control register, FP\_CTL, containing round mode controls, trap enables, and exception flag information. The Fbox can accept an instruction every cycle, with the exception of floating point divide instructions. The latency for data dependent, non divide instructions is six cycles. Bypassers are provided to allow issue of instructions which are dependent on prior results while those results are written to the register file. For detailed information on instruction timing, refer to Section 2.9.

For divide instructions, the Fbox does not compute the inexact flag. Consequently, the INE exception flag in the FP\_CTL register is never updated for any DIV instructions. This is a known incompatibility in the EV4 chip.

The EV3 chip contains no on-chip floating point hardware. Floating point instructions can be emulated in PALcode for EV3.

## 2.7 Cache Organization

EV3 and EV4 each include two on-chip caches. All memory cells are fully static CMOS 6T structures.

### 2.7.1 Data Cache

The EV4 data cache, Dcache, contains 8Kbytes. It is a write-through, direct mapped, read-allocate physical cache and has 32-byte blocks. System components may keep the Dcache coherent with memory by using the invalidate bus described in the pin bus section of this specification.

The EV3 data cache contains 1Kbytes.

### 2.7.2 Instruction Cache

The EV4 instruction cache, Icache, is an 8Kbyte physical direct-mapped cache. Icache blocks, or lines, contain 32-bytes of instruction stream data with associated tag as well as a six-bit ASN field, a one-bit ASM field and an eight-bit branch history field per block. It does not contain hardware for maintaining coherency with memory and is unaffected by the invalidate bus.

EV4 also contains a single-entry Icache stream buffer which together with its supporting logic reduces the performance penalty due to Icache misses incurred during in-line instruction processing. The stream buffer physically consists of latches for one Icache block's data and tag bits which are adjacent to the fill-side of the cache array, and a comparator, 13-bit incrementer and associated datapath hardware and control in the Abox.

When an Icache miss occurs, the Ibox sends an Icache fill request to the Abox, which simultaneously requests the BIU and checks the stream buffer for the requested block. If the block is present in the stream buffer the Abox aborts the original Icache fill request, writes the requested block into the Icache and launches a prefetch request to the BIU for the next consecutive Icache block. The Ibox does not interact with the stream buffer - from the Ibox's perspective Icache misses which hit the stream buffer are the same as any other Icache miss except that the Icache fill finishes sooner.

When an Icache miss also misses the stream buffer the Abox launches a request for the required fill block and subsequently launches a prefetch request for the next consecutive fill block, thus getting the stream buffer started down the next I-stream path. Stream buffer prefetch requests never cross physical page boundaries, but instead wrap around to first block of the current page.

The EV3 instruction cache contains 1Kbytes. It is a physical direct-mapped cache and has 32-byte blocks. The EV3 chip contains no hardware for keeping the Icache coherent with memory. Further, it is unaffected by the invalidate bus. It does not contain ASN,ASM or branch history information.

A physical, incoherent Icache has the following implications:


1. Software which creates or modifies the instruction stream must execute an IMB PAL call before trying to execute the new instructions. The PAL IMB routine must explicitly flush the Icache by writing to the FLUSH\_IC register.

- As virtual pages migrate from one physical page frame to another, the Icache may become incoherent with memory. A sufficient means of keeping the Icache coherent for this case is for the PALcode which implements the TBIA, and TBIAP PAL calls to explicitly flush the Icache as described above. The ASN field and supporting PAL code in EV4 provide functionality to conform to the ALPHA SRM requirements regarding instruction caches while reducing the need to flush the Icache.

## 2.8 Pipeline Organization


EV4 has a seven stage pipeline for integer operate and memory reference instructions. Floating point operate instructions progress through a ten stage pipeline. The Ibox maintains state for all pipeline stages to track outstanding register writes, and determine Icache hit/miss. The pipeline diagrams below show the Ebox, Ibox, Abox and Fbox pipelines. The first four cycles are executed in the Ibox and the last stages are box specific. There are bypassers in all of the boxes that allow the results of one instruction to be used as operands of a following instruction without having to be written to the register file. The following section describes the pipeline scheduling rules.

Integer Operate Pipeline:




- IF - Instruction Fetch.
- SWAP - Swap Dual Issue Instruction /Branch Prediction.
- I0 - Decode.
- I1 - Register file(s) access / Issue check.
- A1 - Computation cycle 1 / Ibox computes new PC.
- A2 - Computation cycle 2 / ITB look-up
- WR - Integer register file write / Icache Hit/Miss

Memory Reference Pipeline:



- AC - Abox calculates the effective D-stream address.
- TB - DTB look-up.
- HM - Dcache Hit/Miss and load data register file write

## Floating Point Operate Pipeline:



- F1-F5 - Floating point calculate pipeline
- FWR - Floating point register file write

The EV4 integer pipeline divides instruction processing into four static and three dynamic stages of execution. The EV4 floating point pipeline maintains the first four static stages and adds six dynamic stages of execution. The first four stages consist of the instruction fetch, swap, decode and issue logic. These stages are static in that instructions may remain valid in the same pipeline stage for multiple cycles while waiting for a resource or stalling for other reasons. Dynamic stages always advance state and are unaffected by any stall in the pipeline. Pipeline stalls are also referred to as pipeline freezes. A pipeline freeze may occur while zero instructions issue, or while one instruction of a pair issues and the second is held at the issue stage. A pipeline freeze implies that a valid instruction or instructions is (are) presented to be issued but can not proceed.

Upon satisfying all issue requirements, instructions are allowed to continue through any pipeline toward completion. After issuing, instructions cannot be held in a given pipe stage. It is up to the issue stage to insure that all resource conflicts are resolved before an instruction is allowed to continue. The only means of stopping instructions after the issue stage is an abort condition. Note that the term abort as used here is different from its use in the ALPHA SRM.

Aborts may result from a number of causes. In general, they may be grouped into two classes, namely exceptions (including interrupts) and non exceptions. The basic difference between the two is that exceptions require that the pipeline be drained of all outstanding instructions before restarting the pipeline at a redirected address. In either case, the pipeline must be flushed of all instructions which were fetched subsequent to the instruction which caused the abort condition. This includes stopping one instruction of a dual issued pair in the case of an abort condition on the first instruction of the pair. The non exception case, however, does not need to drain the pipeline of all outstanding instructions ahead of the aborting instruction. The pipeline can be immediately restarted at a redirected address. Examples of non exception abort conditions are branch mispredictions, subroutine call/return mispredictions and instruction cache misses. Data cache misses do not produce abort conditions but can cause pipeline freezes.

In the event of an exception, the processor aborts all instructions issued after the excepting instruction as described above. Due to the nature of some error conditions, this may occur as late as the write cycle. Next, the address of the excepting instruction is latched in the EXC\_ADDR IPR. When the pipeline is fully drained, the processor begins instruction execution at the address given by the PALcode dispatch. The pipeline is drained when all outstanding writes to both the integer and floating point register file have completed and all outstanding instructions have passed the point in the pipeline such that all instructions are guaranteed to complete without an exception in the absence of a machine check.

It should be noted that there are two basic reasons for non-issue conditions. The first is a pipeline freeze wherein a valid instruction or pair of instructions are prepared to issue but cannot due to a resource conflict. These type of non-issue cycles can be minimized through code scheduling. The second type of non-issue conditions consist of pipeline bubbles where there is no valid instruction in the pipeline to issue. Pipeline bubbles exist due to abort

conditions as described above. In addition, a single pipeline bubble is produced whenever a branch type instruction is predicted to be taken, including subroutine calls and returns. Pipeline bubbles are reduced directly by the hardware through bubble squashing, but can also be effectively minimized through careful coding practices. Bubble squashing involves the ability of the first four pipeline stages to advance whenever a bubble is detected in the pipeline stage immediately ahead of it while the pipeline is otherwise frozen.

## 2.9 Scheduling and Issuing Rules

### 2.9.1 Instruction Class Definition

It is important to note that the following scheduling and dual issue rules are only performance related. There are no functional dependencies related to scheduling or dual issuing. The scheduling and issuing rules are defined in terms of instruction classes. The table below specifies all of the instruction classes and the box which executes the particular class.

**Table 2-1: Producer-Consumer Classes**

Class Name	Box	Instruction List
LD	Abox	all loads, (MFPR, RCC, RS, RC, STC producers only), (FETCH consumer only)
ST	Abox	all stores, MTPR
IBR	Ebox	integer conditional branches
FBR	Fbox	floating point conditional branches
JSR	Ebox	jump to subroutine instructions JMP, JSR, RET, or JSR_COROUTINE, (BSR, BR producer only)
IADDLOG	Ebox	ADDL ADDL/V ADDQ ADDQ/V SUBL SUBL/V SUBQ SUBQ/V S4ADDL S4ADDQ S8ADDL S8ADDQ S4SUBL S4SUBQ S8SUBL S8SUBQ LDA LDAH AND BIS XOR BIC ORNOT EQV
SHIFTCM	Ebox	SLL SRL SRA EXTQL EXTLL EXTWL EXTBL EXTQH EXTLH EXTWH MSKQL MSKLL MSKWL MSKBL MSKQH MSKLH MSKWH INSQL INSL INSWL INSBL INSQH INSLH INSWH ZAP ZAPNOT CMOVEQ CMOVNE CMOVL T CMOVL E CMOVGT CMOVGE CMOVLBS CMOVLBC
ICMP	Ebox	CMPEQ CMPLT CMPL E CMPULT CMPUL E CMPBGE
IMULL	Ebox	MULL MULL/V
IMULQ	Ebox	MULQ MULQ/V UMULH
FPOP	Fbox	floating point operates except divide
FDIV	Fbox	floating point divide

## 2.9.2 Producer-Consumer Latency Matrix

EV3 and EV4 enforce the same issue rules regarding producer/consumer latencies in all cases except FPOP-FST in which EV4 is two cycles faster. In fact, floating point code will produce almost identical timing, although no floating point data, between EV3 and EV4 when run with the FPE bit of the ICCSR set. FDIV instructions, however, should never be issued on EV3 because they will not be signaled as complete and therefore prevent any dependent instruction from issuing.

The scheduling rules are described as a producer-consumer matrix. Each row and column in the matrix is a class of ALPHA instructions. A '1' in the Producer-Consumer Latency Matrix indicates one cycle of latency. A one cycle latency means that if instruction B uses the results of instruction A, then instruction B may be issued ONE cycle after instruction A is issued.

The first thing to do when determining latency for a given instruction sequence is to identify the classes of all the instructions. The example below has the classes listed in the comment field.

```
ADDQ    R1, R2, R3    ! IADDLOG class
SRA     R3, R4, R5    ! SHIFT class
SUBQ    R5, R6, R7    ! IADDLOG class
STQ     R7, D(R10)   ! ST class
```

The SRA instruction consumes the result (R3) produced by the ADDQ instruction. The latency associated with an iadd-shift producer-consumer pair as specified by the matrix is one. That means that if the ADDQ was issued in cycle 'n' the SRA could be issued in cycle 'n+1'. The SUBQ instruction consumes the result (R5) produced by the SRA instruction. The latency associated with a shift-iadd producer-consumer pair as specified by the matrix is two. That means that if the SRA was issued in cycle 'n' the SUBQ could be issued in cycle 'n+2'. The Ibox injects one nop cycle in the pipeline for this case.

The final case has the STQ instruction consuming the result (R7) produced by the SUBQ instruction. The latency associated with an iadd-st producer-consumer pair where the result of the iadd is the store data is zero. This means that the SUBQ and STQ instruction pair can be dual-issued.

Producer Class

Consumer Class	L	J	I	S	I	I	I	F	F	F
	D	S	A	H	C	M	M	P	D	D
	(1)	R	D	I	M	U	U	O	I	I
			D	F	P	L	L	P	V	V
			L	T		L	Q		F/S	G/T
			O	C						
Class			G	M		(3)	(3)		(4)	(4)
LD	3	3	2	2	2	21	23	X	X	X
ST (2)	3	3	2/0	2/0	2/0	21/20	23/22	X/4	X/32	X/61
IBR	3	3	1	2	1	21	23	X	X	X
JSR	3	3	2	2	2	"	"	X	X	X
IADDLOG	3	3	1	2	2	"	"	X	X	X
SHIFTCM	3	3	1	2	2	"	"	X	X	X
ICMP	3	3	1	2	2	"	"	X	X	X
IMUL	3	3	1	2	2	21/19	23/21	X	X	X
FBR	3	X	X	X	X	X	X	6	34	63
FPOP	3	X	X	X	X	X	X	6	34	63
FDIV	3	X	X	X	X	X	X	6	34/30	63/59

Notes:

1. For loads, Dcache hit is assumed. The latency for a Dcache miss and an external cache hit is dependent on the system configuration. The latency is determined as the register file write time less 1 cycle.
2. For some producer classes, two latencies, X/Y, are given with the ST consumer class. X represents the latency for base address of store and Y represents the latency for store data. FDIV results cannot be used as the base address for store operations.
3. For IMUL followed by IMUL, there are two latencies given. The first represents the latency with data dependency, i.e. the second IMUL uses the result from the first. The second is the multiply latency without data dependencies.
4. For FDIV followed by FDIV, there are two latencies given. The first represents the latency with data dependency, i.e. the second FDIV uses the result from the first. The second is the division latency without data dependencies.

### 2.9.3 Producer-Producer Latency

Producer-producer latency, also known as write after write conflicts, are restricted only by the register write order. For most instructions, this is dictated by issue order, however IMUL, FDIV and LD instructions may require more time than other instructions to complete and therefore must stall following instructions that write the same destination register to preserve write ordering. In general, only cases involving an intervening producer-consumer conflict are of interest. They can occur commonly in a dual issue situation when a register is reused. In these cases, producer-consumer latencies are equal to or greater than the required producer-producer latency as determined by write ordering and therefore dictate the overall latency.

An example of this case is shown in the code:

```
LDQ R2,D(R0) ; R2 destination
ADDQ R2,R3,R4 ; wr-rd conflict stalls execution waiting for R2
LDQ R2,D(R1) ; wr-wr conflict may dual issue when addq issues
```

## 2.9.4 EVx Issue Rules

The following is a list of conditions that prevent both EV3 and EV4 from issuing an instruction.

1. No instruction can be issued until all of its source and destination registers are clean, i.e. all outstanding writes to the destination register are guaranteed to complete in issue order and there are no outstanding writes to the source registers or those writes can be bypassed.
2. No LD, ST, FETCH, MB, RCC, RS, RC, DRAINT, HW\_MXPR or BSR,BR,JSR(with destination other than R31) can be issued after a MB instruction until the MB has been acknowledged on the external pin bus.
3. No IMUL instructions can be issued if the integer multiplier is busy.
4. No SHIFT, IADDLOG, ICMP or ICMOV instruction can be issued exactly three cycles before an integer multiplication completes.
5. No integer or floating point conditional branch instruction can be issued in the cycle immediately following a JSR,JMP,RET,JSR\_COROUTINE or HW\_REI instruction.
6. No DRAINT instruction can be issued as the second instruction of a dual issue pair.

### 2.9.4.1 EV3 Specific Issue Rules

The following rules are specific to EV3.

1. No LD instructions can be issued in the two cycles immediately following any store instruction.
2. No LD, ST, FETCH, MB, RCC, RS, RC, DRAINT, HW\_MXPR or BSR,BR,JSR(with destination other than R31) instruction can be issued after a load miss until all pending D-stream fills have been completed.
3. No ST, MB, FETCH or FETCH\_M instruction can be issued when the write buffer is full.
4. EV3 does not contain an on-chip floating point unit, therefore if the FPE bit of the ICCSR is set, any instruction that attempts to use the results of an FDIV instruction will not issue. Ever. Only reset will clear this condition.

### 2.9.4.2 EV4 Specific Issue Rules

The following rules are specific to EV4.

1. No LD instructions can be issued in the two cycles immediately following a STC.
2. No LD, ST, FETCH, MB, RCC, RS, RC, DRAINT, HW\_MXPR or BSR,BR,JSR(with destination other than R31) instruction can be issued when the Abox is busy due to a load miss or write buffer overflow. For more information see section 2.5.3.
3. No FDIV instruction can be issued if the floating pointer divider is busy.

4. No floating point operate instruction can be issued exactly five or exactly six cycles before the floating point divide completes.

### 2.9.5 Dual Issue Rules

The table below lists the classes of instruction pairs that can be issued in a single cycle. An instruction from a class in the first column below may be issued in the same cycle as an instruction from a class in the second column, in the absence of data dependencies and if the two instructions occupy the same aligned quadword in memory.

**Table 2–2: Dual Issue Rules**

<b>Instruction 1</b>	<b>Instruction 2</b>
LD integer	LD floating pt
LD floating pt	LD integer
ST floating pt	ST integer
FBR	IBR
IADDLOG	FPOP
SHIFT	FDIV
ICMP	JSR
ICMOV	BSR
IMUL	BR
	HW_x
	CALL_PAL

**Exceptions:**

- No more than one of LD, ST, HW\_MXPR, FETCH, RCC, RS, RC, MB, DRAIN, HW\_REI, BSR, BR or JSR can be issued in the same cycle.
- No more than one of JSR, IBR, BSR, HW\_REI, BR or FBR can be issued in the same cycle.



## Chapter 3

---

# Privileged Architecture Library Code

### 3.1 Introduction

In a family of machines both users and operating system implementers require functions to be implemented consistently. When functions are implemented to a common interface, the code that uses those functions can be used on several different implementations without modification.

These functions range from the binary encoding of the instructions and data, to the exception mechanisms and synchronization primitives. Some of these functions can be cost effectively implemented in hardware, but several are impractical to implement directly in hardware. These functions include low-level hardware support functions such as translation buffer fill routines, interrupt acknowledge, and exception dispatch. Also included is support for privileged and atomic operations that require long instruction sequences such as Return from Exception or Interrupt (REI).

In the VAX architecture, these functions are generally provided by microcode. In EVx, there is no microcode. However an architected interface to these functions that will be consistent with other members of ALPHA family of machines is still required. The Privileged Architecture Library Code (PALcode) is used to implement these functions without resorting to a microcoded machine. The EVx hardware development group will provide and maintain a version of the PALcode for EVx. Module development groups will have to provide and maintain module specific modifications to the PALcode.

### 3.2 PAL Environment

PALcode runs in an environment with privileges enabled, instruction stream mapping disabled, and interrupts disabled. The enabling of privileges allows all functions of the machine to be controlled. Disabling of instruction stream mapping allows PALcode to be used to support the memory management functions (e.g., translation buffer miss routines can not be run via mapped memory). PALcode can perform both virtual and physical data stream references. The disabling of interrupts allows the system to provide multi-instruction sequences as atomic operations. The PALcode environment in EVx also includes 32 PAL temp registers which are accessible only by PAL reserved move to/from processor register instructions.

### 3.3 Special PAL Instructions


PALcode uses the ALPHA instruction set for most of its operations. EVx maps the architecturally reserved PALcode opcodes (PALRES0 - PALRES4) to a special load and store (HW\_LD, HW\_ST), a move to and move from processor register (HW\_MTPR, HW\_MFPR), and a return from PALmode exception (HW\_REI). These instructions produce a Reserved Opcode fault if executed while not in the PALcode environment unless the HWE bit of the ICCSR IPR is set, in which case these instructions can be executed in kernel mode.

Register checking and bypassing logic is provided for PALcode instructions as it is for non-PALcode instructions when using general purpose registers. Explicit software timing is required for accessing the hardware specific IPRs and the PAL\_TEMP. These constraints are described in the PALmode restriction and IPR sections.

### 3.3.1 HW\_MFPR and HW\_MTPR

The internal processor register specified by the PAL, ABX, IBX, and index field is written/read with the data from the specified integer register. Processor registers may have side effects that happen as the result of writing/reading them. Coding restrictions are associated with accessing various registers. Separate bits are used to access Abox IPRs, Ibox IPRs, and PAL\_TEMP, therefore it is possible for an MTPR instructions to write multiple registers in parallel if they both have the same index.

The HW\_MFPR and HW\_MTPR instructions have the following format:



**Table 3–1: HW\_MFPR and HW\_MTPR Format Description**

Field	Description
OPCODE	Is either 25 (HW_MFPR) or 29 (HW_MTPR).
RA/RB	Contain the source,HW_MTPR or destination,HW_MFPR, register number. The RA and RB fields must always be identical.
PAL	If set this HW_MFPR or HW_MTPR instruction is referencing a PAL temporary register, PAL_TEMP.
ABX	If set this HW_MFPR or HW_MTPR instruction is referencing a register in the Abox.
IBX	If set this HW_MFPR or HW_MTPR instruction is referencing a register in the Ibox.
INDEX	Specifies hardware specific register as shown in Table 3–2

The following table indicates how the PAL, ABX, IBX, and INDEX fields are set to access the internal processor registers. Setting the PAL, ABX, and IBX fields to zero generates a NOP.

**Table 3–2: IPR Access**

Mnemonic	PAL	ABX	IBX	INDEX	Access	Comments
TB_TAG	x	x	1	0	W	PAL mode only
ITB_PTE	x	x	1	1	R/W	PAL mode only
ICCSR	x	x	1	2	R/W	
ITB_PTE_TEMP	x	x	1	3	R	PAL mode only
EXC_ADDR	x	x	1	4	R/W	

**Table 3-2 (Cont.): IPR Access**

<b>Mnemonic</b>	<b>PAL</b>	<b>ABX</b>	<b>IBX</b>	<b>INDEX</b>	<b>Access</b>	<b>Comments</b>
SL_RCV	x	x	1	5	R	
ITBZAP	x	x	1	6	W	PAL mode only
ITBASM	x	x	1	7	W	PAL mode only
ITBIS	x	x	1	8	W	PAL mode only
PS	x	x	1	9	R/W	
EXC_SUM	x	x	1	10	R/W	
PAL_BASE	x	x	1	11	R/W	
HIRR	x	x	1	12	R	
SIRR	x	x	1	13	R/W	
ASTRR	x	x	1	14	R/W	
HIER	x	x	1	16	R/W	
SIER	x	x	1	17	R/W	
ASTER	x	x	1	18	R/W	
SL_CLR	x	x	1	19	W	
SL_XMIT	x	x	1	22	W	
DTB_CTL	x	1	x	0	W	
DTB_PTE	x	1	x	2	R/W	
DTB_PTE_TEMP	x	1	x	3	R	
MMCSR	x	1	x	4	R	
VA	x	1	x	5	R	
DTBZAP	x	1	x	6	W	
DTASM	x	1	x	7	W	
DTBIS	x	1	x	8	W	
BIU_ADDR	x	1	x	9	R	
BIU_STAT	x	1	x	10	R	
DC_ADDR	x	1	x	11	R	
DC_STAT	x	1	x	12	R	
FILL_ADDR	x	1	x	13	R	
ABOX_CTL	x	1	x	14	W	


**Table 3-2 (Cont.): IPR Access**

<b>Mnemonic</b>	<b>PAL</b>	<b>ABX</b>	<b>IBX</b>	<b>INDEX</b>	<b>Access</b>	<b>Comments</b>
ALT_MODE	x	1	x	15	W	
CC	x	1	x	16	W	
CC_CTL	x	1	x	17	W	
BIU_CTL	x	1	x	18	W	
FILL_SYNDROME	x	1	x	19	R	
BC_TAG	x	1	x	20	R	
FLUSH_IC	x	1	x	21	W	
FLUSH_IC_ASM	x	1	x	23	W	EV4 Only
PAL_TEMP[31..0]	1	x	x	31-00	R/W	



### 3.3.3 HW\_REI

The HW\_REI instruction uses the address in the Ibox EXC\_ADDR IPR to determine the new virtual program counter (VPC). Bit zero of the EXC\_ADDR indicates the state of the PALmode bit on the completion of the HW\_REI. If EXC\_ADDR bit[0] is set then the processor remains in PALmode. This allows PALcode to transition from PALmode to non-PALmode. The HW\_REI instruction can also be used to jump from PALmode to PALmode. This allows PAL instruction flows to take advantage of the D-stream mapping hardware in EVx, including traps. The HW\_REI instruction has the following format:



Note that bits[15..14] contain the branch prediction hint bits. EVx pushes the contents of the EXC\_ADDR register on the JSR prediction stack. Bit[15] must be set to pop the stack to avoid misalignment. The next address and PALmode bit are calculated as follows:

```
VPC <- EXC_ADDR AND {NOT 3}
PALmode <- EXC_ADDR[0]
```

**Table 3-4: The HW\_REI Format Description**

Field	Description
OPCODE	The OPCODE field contains 30.
RA/RB	Contain register numbers which should be R31 or a stall may occur.

### 3.4 PAL Entry Points

When an exception or interrupt occurs on EVx the chip first drains the pipeline, loads the PC into the EXC\_ADDR IPR and then dispatches to one of the exception routines. The pipeline is drained when all instructions that update either register file have completed, and all instructions that do not update the register files are guaranteed to complete without an exception in the absence of a machine check. In addition, EV4 requires that all pending Dcache fill operations have completed before dispatch to one of the exception routines. If multiple exceptions occur, EVx dispatches to the highest priority PAL entry point. The table below prioritizes entry points from highest to lowest priority, i.e. the first row in the table (reset) has the highest priority.

The table below defines only the entry point offset, bits [13..0]. The high-order bits of the new PC (bits [33..14]) come from the PAL\_BASE IPR.

Note that PALcode at PAL entry points of higher priority than DTBMISS must unlock possible MMCSR IPR and VA IPR locks.

**Table 3-5: PAL Entry Points**

Entry Name	Time	Offset(Hex)	Cause
RESET	anytime	0000	
MCHK	pipe_stage[7]	0020	Uncorrected hardware error.
ARITH	anytime	0060	Arithmetic exception.
INTERRUPT	anytime	00E0	Includes corrected hardware error.
D-stream errors	pipe_stage[6]	01E0, 08E0, 09E0, 11E0	See Table 3-6.
ITB_MISS	pipe_stage[5]	03E0	ITB miss.
ITB_ACV	pipe_stage[5]	07E0	I-stream access violation.
CALLPAL	pipe_stage[5]	2000,40,60 thru 3FE0	256 locations based on instruction[7..0]. If bit[7] equals zero and CM does not equal kernel mode then an OPDEC exception occurs.
OPDEC	pipe_stage[5]	13E0	Reserved or privileged opcode.
FEN	pipe_stage[5]	17E0	FP op attempted with :  FP instructions disabled via ICCSR FPE bit  FP IEEE round to +/- infinity  FP IEEE with datatype field other than S,T,QW

The PAL entry points assigned to D-stream errors require a bit more explanation. The hardware recognizes four classes of D-stream memory management errors: bad virtual address (improper sign extension), DTB miss, alignment error and everything else (ACV, FOR, FOW). These errors get mapped into four PAL entry points: UNALIGN, DTB\_MISS PAL mode, DTB\_MISS Native mode and D\_FAULT. Table 3-5 lists the priority of these entry points as a group with respect to each of the other entry points. Since a particular D-stream memory reference may generate errors which fall into more than one of the four error classes which the hardware recognizes, we also must define the priority of each of the D-stream PAL entry points with respect to the others in the D-stream PAL entry group. Table 3-6 gives this priority. The PAL entry point 8E0 for Native mode DTB\_MISS is only available in EV4. EV3 provides only one DTB\_MISS PAL entry point at address offset 9E0.

**Table 3–6: D-stream Error PAL Entry Points**

BAD_VA	DTB_MISS	UNALIGN	PAL	Other	Offset(Hex)
1	x	0	x	x	01E0 D_FAULT
1	x	1	x	x	11E0 UNALIGN
0	1	x	0	x	08E0 DTB_MISS Native
0	1	x	1	x	09E0 DTB_MISS PAL
0	0	1	x	x	11E0 UNALIGN
0	0	0	x	1	01E0 D_FAULT

### 3.5 General PALmode Restrictions

Many of the restrictions involve waiting 'n' cycles before using the results of PAL instructions. Inserting 'n' instructions between the two time-sensitive instructions is the typical method of waiting for 'n' cycles. Because EVx can dual issue instructions it is possible to write code that requires  $2*n+1$  instructions to wait 'n' cycles. Due to the resource requirements of individual instructions, and the EVx hardware design, multiple copies of the same instruction can not be dual issued. This fact is used in some of the code examples below.

#### 3.5.1 EVx PAL Restrictions

1. As a general rule, HW\_MTPR instructions require at least 4 cycles to update the selected IPR. Therefore, at least three cycles of delay must be inserted before using the result of the register update.

Note that only the write followed by read operation requires this software timing. Multiple reads, multiple writes, or read followed by write will pipeline properly and do not require software timing except for accesses of the TB registers.

These cycles can be guaranteed by either including 7 instructions which do not use the IPR in transition or proving through the dual issue rules and/or state of the machine, that at least 3 cycles of delay will occur. As a special case, multiple copies of a HW\_MTPR instruction, used as a NOP instruction, can be used to pad cycles after the original HW\_MTPR. Since multiple copies of the same instruction will never dual issue, the maximum number of instructions necessary to insure at least 3 cycles of delay is 3.

An example of this is :

```

HW_MTPR Rx, HIER      ; Write to HIER
HW_MFPR R31, 0        ; NOP mxpr instruction
HW_MFPR R31, 0        ; NOP mxpr instruction
HW_MFPR R31, 0        ; NOP mxpr instruction
HW_MFPR Ry, HIER      ; Read from HIER

```

The HW\_REI instruction uses the ITB if the EXC\_ADDR register contains a non PAL mode VPC, VPC<0> = 0. By the rule above, this implies that at least 3 cycles of delay must be included after writing the ITB before executing a HW\_REI instruction to exit PAL mode.

Exceptions:

- The PAL\_TEMP register file is treated as a single register under this rule. However, PAL\_TEMP registers may be read after 3 cycles of delay, not 4. This translates to code of the form:

```
HW_MTPR Rx, PAL_R0      ; Write PAL temp 0
HW_MFPR R31, 0         ; NOP mxpr instruction
HW_MFPR R31, 0         ; NOP mxpr instruction
HW_MFPR Ry, PAL_R1     ; Read PAL temp 1
```

- The EXC\_ADDR register may be read by a HW\_REI instruction only 2 cycles after the HW\_MTPR. This is equivalent to one intervening cycle of delay. This translates to code of the form:

```
HW_MTPR Rx, EXC_ADDR    ; Write EXC_ADDR
HW_MFPR R31, 0         ; NOP cannot dual issue with either
HW_REI                  ; Return
```

2. An MTPR operation to the DTBIS register cannot be bypassed into. In other words, all data being moved to the DTBIS register must be sourced directly from the register file. One way to insure this is to provide at least 3 cycles of delay before using the result of any integer operation (except MUL) as the source of an MTPR DTBIS. Do not use a MUL as the source of DTBIS data. Sample code for this operation is :

```
ADDQ R1,R2,R3          ; source for DTBIS address
ADDQ R31,R31,R31      ; cannot dual issue with above, 1st cycle of delay
ADDQ R31,R31,R31      ; 2nd cycle of delay
ADDQ R31,R31,R31      ; 3rd cycle of delay
ADDQ R31,R31,R31      ; may dual issue with below, else 4th cycle of delay
HW_MTPR R3,DTBIS      ; R3 must be in register file, no bypass possible
```

3. When loading the CC register, bits <3:0> must be loaded with zero. Loading non-zero values in these bits may cause the count to be inaccurate.
4. An MTPR DTBIS cannot be combined with an MTPR ITBIS instruction. The hardware will not clear the ITB if both the Ibox and Abox IPRs are simultaneously selected. Instead, two instructions are needed to clear each TB individually. Code example:

```
HW_MTPR Rx, ITBIS
HW_MTPR Ry, DTBIS
```

5. An MXPR ITB\_TAG, ITB\_PTE, ITB\_PTE\_TEMP cannot follow a HW\_REI that remains in PAL mode. (Address bit<0> of the EXC\_ADDR is set) This rule implies that it is not a good idea to ever allow exceptions while updating the ITB. If an exception interrupts flow of the ITB miss routine and attempts to REI back, and the return address begins with a HW\_MxPR instruction to an ITB register, and the REI is predicted correctly to avoid any delay between the two instructions, then the ITB register will not be written. Code example:

```
HW_REI                  ; return from interrupt
HW_MTPR R1, ITB_TAG     ; attempts to execute very next cycle, instr ignored
```

6. The ITB\_TAG, ITB\_PTE and ITB\_PTE\_TEMP registers can only be accessed in PAL mode. If the instructions HW\_MTPR or HW\_MFPR to/from the above registers are attempted while not in PAL mode by setting the HWE (hardware enable) bit of the ICCSR, the instructions will be ignored.
7. Machine check exceptions taken while in PAL mode may load the EXC\_ADDR register with a restart address one instruction earlier than the proper restart address. Some HW\_MxPR instructions may have already completed execution even though the restart address indicates the HW\_MxPR as the return instruction. Re-execution of some HW\_MxPR instructions can alter machine state. (e.g. TB pointers, EXC\_ADDR register mask)

The mechanism used to stop instruction flow during machine check exceptions causes the machine check exception to appear as a D-stream fault on the following instruction in the hardware pipeline. In the event that the following instruction is a HW\_MxPR, a D-stream fault will not abort execution in all cases. Although the EXC\_ADDR will be loaded with the address of the HW\_MxPR instruction as if it were aborted, a HW\_REI to this restart address will incorrectly re-execute this instruction.

Machine check service routines should check for MXPR instructions at the return address before continuing.

8. When writing the PAL\_BASE register, exceptions may not occur. An exception occurring simultaneously with a write to the PAL\_BASE may leave the register in a metastable state. All asynchronous exceptions but reset can be avoided under the following conditions:

```
PAL mode ..... blocks all interrupts
machine checks disabled ..... blocks I/O error exceptions
                                   (via ABOX_CTL reg or MB isolation)
Not under trap shadow ..... avoids arithmetic traps
```

The trap shadow is defined as :

```
less than 3 cycles after a non-mul integer operate that may overflow
less than 22 cycles after a MULL/V instruction
less than 24 cycles after a MULQ/V instruction
less than 6 cycles after a non-div fp operation that may cause a trap
less than 34 cycles after a DIVF or DIVS that may cause a trap
less than 63 cycles after a DIVG or DIVT that may cause a trap
```

9. The sequence MTPR PTE, MTPR TAG is NOT allowed. At least one cycle must be allowed after an MTPR PTE before the corresponding MTPR TAG instruction.
10. The AMCHK exception service routine must check the EXC\_SUM register for simultaneous arithmetic errors. Arithmetic traps will not trigger exceptions a second time after returning from exception service for the machine check.
11. Three cycles of delay must be inserted between HW\_MFPR DTB\_PTE and HW\_MFPR DTB\_PTE\_TEMP. Code example:

```
HW_MFPR Rx,DTB_PTE      ; reads DTB_PTE into DTB_PTE_TEMP register
HW_MFPR R31,0          ; 1st cycle of delay
HW_MFPR R31,0          ; 2nd cycle of delay
HW_MFPR Ry,DTB_PTE_TEMP ; read DTB_PTE_TEMP into register file Ry
```

12. Three cycles of delay must be inserted between HW\_MFPR IPTE and HW\_MFPR ITB\_PTE\_TEMP. Code example:

```

HW_MFPR Rx,DTB_PTE      ; reads DTB_PTE into DTB_PTE_TEMP register
HW_MFPR R31,0           ; 1st cycle of delay
HW_MFPR R31,0           ; 2nd cycle of delay
HW_MFPR Ry,DTB_PTE_TEMP ; read DTB_PTE_TEMP into register file Ry

```

13. The content of the destination register for HW\_MFPR Rx,DTB\_PTE or HW\_MFPR Rx,ITB\_PTE is UNPREDICTABLE.
14. Two HW\_MFPR DTB\_PTE instructions cannot be issued in consecutive cycles. This implies that more than one instruction may be necessary between the HW\_MFPR instructions if dual issue is possible. Similar restrictions apply to the ITB\_PTE register.
15. Reading the EXC\_SUM and BC\_TAG registers require special timing. Refer to Section 3.8.12 and Section 3.10.7 for specific information.
16. DMM errors occurring one cycle before HW\_MxPR instructions to the IPTE will NOT stop the TB pointer from incrementing to the next TB entry even though the mxpr instruction will be aborted by the DMM error. This restriction only affects performance and not functionality.

### 3.5.2 EV3 Specific PALmode Restrictions

1. HW\_MTPR instructions writing the IPRs listed in the first column of Table 3-7 must guarantee that HW\_MFPR instructions reading the corresponding IPRs in the second column cannot be decoded, even if invalid, exactly three cycles following the first HW\_MTPR.

**Table 3-7: EV3 IPR Conflicts**

<b>MTPR-Write</b>	<b>MFPR-read</b>
ITB_PTE	ITB_PTE_TEMP
ICCSR	ICCSR
EXCSUM	EXCSUM
PS	PS
xIER	HIER
xIER	SIER
xIER	ASTER
xIRR	SLCLR
xIRR	SIRR
xIRR	ASTRR

In other words, it must be insured that at least 3 cycles of deterministic I-stream will always follow the first HW\_MTPR. A check of this restriction requires knowledge of placement within a cache block. Random cache miss data following the HW\_MTPR by 3 cycles could cause metastable conditions on the read bus.

EV3 PAL code avoids this problem by substituting a macro for the HW\_MTPR instruction. The macro adds NOPs before the HW\_MTPR, if necessary, to push the HW\_MTPR into the top of a cache block and pads NOPs after the HW\_MTPR to insure 3 cycles of deterministic I-stream.

In addition to the above restrictions, an HW\_MFPR ITB\_PTE which 'reads' the ITB\_PTE cannot be followed three cycles later with the decode, even if invalid, of a HW\_MFPR ITB\_PTE\_TEMP which attempts to 'read' the ITB\_PTE\_TEMP.

2. The contents of the EXC\_ADDR register must be written before execution of a HW\_REI. If the EXC\_ADDR is not explicitly written after an exception is taken, the register is not guaranteed to be properly sign extended. This can cause the HW\_REI to result in an ACV fault. Note that the register will appear to be sign extended after a read (HW\_MFPR EXC\_ADDR) but is not. A subsequent HW\_MTPR is still required.

Code example:

```
exception entry
.
.
HW_MFPR R1,EXC_ADDR ; read exc addr will appear to be sign extended
HW_MTPR R1,EXC_ADDR ; write exc_addr to insure sign extend in hardware
HW_MTPR R31,0      ; NOP delay for one cycle before REI
HW_REI             ; return without worry of surprise ACV
```

### 3.5.3 EV4 Specific PALmode Restrictions

1. HW\_STC instructions cannot be followed, for two cycles, by any load instruction that may miss in the Dcache.
2. Updates to the ASN field of the ICCSR IPR require at least 10 cycles of delay before entering native mode that may reference the ASN during Icache access. If the ASN field is updated in Kernel mode via the HWE bit of the ICCSR IPR, it is sufficient that all I-stream references during this time be made to pages with the ASM bit set to avoid use of the ASN.

## 3.6 Power Up

The table below lists the state of all the IPRs immediately following reset. The table also specifies which IPRs need to be initialized by power-up PALcode.

**Table 3-8: IPR Reset State**

IPR	Reset State	Comments
ITB_TAG	undefined	
ITB_PTE	undefined	

**Table 3–8 (Cont.): IPR Reset State**

<b>IPR</b>	<b>Reset State</b>	<b>Comments</b>
ICCSR	cleared	Floating point disabled, single issue mode, VAX mode enabled, ASN = 0, jsr predictions disabled, branch predictions disabled, branch history table disabled, performance counters reset to zero, Perf Cnt0(16b) : Total Issues/2, Perf Cnt1(12b) : Dcache Misses
ITB_PTE_TEMP	undefined	
EXC_ADDR	undefined	
SL_RCV	undefined	
ITBZAP	n/a	PALcode must do a itbzap on reset.
ITBASM	n/a	
ITBIS	n/a	
PS	undefined	PALcode must set processor status.
EXC_SUM	undefined	Palcode must clear exception summary and exception register write mask by doing 64 reads.
PAL_BASE	cleared	Cleared on reset.
HIRR	n/a	
SIRR	undefined	PALcode must initialize.
ASTRR	undefined	PALcode must initialize.
HIER	undefined	PALcode must initialize.
SIER	undefined	PALcode must initialize.
ASTER	undefined	PALcode must initialize.
SL_XMIT	undefined	PALcode must initialize. Appears on external pin.
DTB_CTL	undefined	Palcode must select between SP/LP dtb prior to any TB fill.
DTB_PTE	undefined	
DTB_PTE_TEMP	undefined	
MMCSR	undefined	Unlocked on reset.
VA	undefined	Unlocked on reset.
DTBZAP	n/a	PALcode must do a dtbzap on reset.
DTBASM	n/a	
DTBIS	n/a	
BIU_ADDR	undefined	Potentially locked.

**Table 3–8 (Cont.): IPR Reset State**

<b>IPR</b>	<b>Reset State</b>	<b>Comments</b>
BIU_STAT	undefined	Potentially locked.
SL_CLR	undefined	PALcode must initialize.
DC_ADDR	undefined	Potentially locked.
DC_STAT	undefined	Potentially locked.
FILL_ADDR	undefined	Potentially locked.
ABOX_CTL	see comments	[11..0] <- ^x0100 Write buffer enabled, machine checks disabled, correctable read interrupts disabled, Icache stream buffer disabled, Dcache disabled, forced hit mode off.
ALT_MODE	undefined	
CC	undefined	Cycle counter is disabled on reset.
CC_CTL	undefined	
BIU_CTL	see comments	Bcache disabled, parity mode undefined, chip enable asserts during RAM write cycles, Bcache forced-hit mode disabled. BC_PA_DIS field cleared. BAD_TCP cleared. BAD_DP undefined.  Note: The Bcache parameters BC RAM read speed, BC RAM write speed, BC write enable control, and BC size are all undetermined on reset and must be initialized before enabling the Bcache.
FILL_SYNDROME	undefined	Potentially locked.
BC_TAG	undefined	Potentially locked.
PAL_TEMP[31..0]	undefined	

PALcode should execute four jsr call instructions to initialize the jsr stack. This is necessary to insure deterministic behavior for testers. The following code will initialize the stack once the ICCSR [JSE] bit is set.

```

                BSR    r1,stk_1      ; push RET PC
stk_1:
                BSR    r2,stk_2      ; push RET PC
stk_2:
                BSR    r3,stk_3      ; push RET PC
stk_3:
                BSR    r4,stk_4      ; push RET PC
stk_4:
    
```

## 3.7 TB Miss Flows

This section describes hardware specific details to aid the PALcode programmer in writing ITB and DTB fill routines. These flows were included to highlight trade-offs and restrictions between PAL and hardware. The PALcode source that is released with EVx should be consulted before any new flows are written. A working knowledge of the ALPHA memory management architecture is assumed.

### 3.7.1 ITB Miss

When the Ibox encounters an ITB miss it latches the VPC of the target instruction-stream reference in the EXC\_ADDR IPR, flushes the pipeline of any instructions following the instruction which caused the ITB miss, waits for any other instructions which may be in progress to complete, enters PALmode, and jumps to the ITB miss PAL entry point. The recommended PALcode sequence for translating the address and filling the ITB is described below.

1. Create some scratch area in the integer register file by writing the contents of a few integer registers to the PAL\_TEMP register file.
2. Read the target virtual address from the EXC\_ADDR IPR.
3. Fetch the PTE (this may take multiple reads) using a physical-mode HW\_LD instruction. If this PTE's valid bit is clear report TNV or ACV as appropriate.
4. Since the ALPHA SRM states that translation buffers may not contain invalid PTEs, the PTE's valid bit must be explicitly checked by PALcode. Further, since the ITB's PTE RAM does not hold the FOE bit, the PALcode must also explicitly check this condition. If the PTE's valid bit is set and FOE bit is clear, PALcode may fill an ITB entry.
5. Write the original virtual address to the TB\_TAG register using HW\_MTPR. This writes the TAG into a temp register and not the actual tag field in the ITB.
6. Write the PTE to the ITB\_PTE register using HW\_MTPR. This HW\_MTPR causes both the TAG and PTE fields in the ITB to be written. Note it is not necessary to delay issuing the HW\_MTPR to the ITB\_PTE after the MTPR to the ITB\_TAG is issued.
7. Restore the contents of any modified integer registers to their original state using the HW\_MFPR instruction.
8. Restart the instruction stream using the HW\_REI instruction.

### 3.7.2 DTB Miss

When the Abox encounters a DTB miss it latches the referenced virtual address in the VA IPR and other information about the reference in the MMCSR IPR, and locks these registers against further modifications. The Ibox latches the PC of the instruction which generated the reference in the EXC\_ADDR register, drains the machine as described above for ITB misses, and jumps to the DTB miss PALcode entry point. Unlike ITB misses, DTB misses may occur while the CPU is executing in PALmode. The recommended PALcode sequence for translating the address and filling the DTB is described below.

1. Create some scratch area in the integer register file by writing the contents of a few integer registers to the PAL\_TEMP register file.

2. Read the requested virtual address from the VA IPR. Although the act of reading this register unlocks the VA and MMCSR registers, the MMCSR register only updates when D-stream memory management errors occur. It therefore will retain information about the instruction which generated this DTB miss. This may be useful later.
3. Fetch the PTE (may require multiple reads). If the valid bit of the PTE is clear, a TNV or ACV must be reported unless the instruction which caused the DTB miss was FETCH or FETCH/M. This can be checked via the opcode field of the MMCSR register. If the value in this field is 18 (hex), then a FETCH or FETCH/M instruction caused this DTB miss, and as mandated by the ALPHA SRM, the subsequent TNV or ACV should NOT be reported. Therefore PALcode should read the value in EXC\_ADDR, increment it by four, write this value back to EXC\_ADDR, and do a HW\_REI. } remove from PAL flow?
4. Write the register which holds the contents of the PTE to the DTB\_CTL IPR. This has the effect of selecting either the small or large page DTB for subsequent DTB fill operations, based on the value contained in the granularity hint field of the PTE.
5. Write the original virtual address to the TB\_TAG register. This writes the TAG into a temp register and not the actual tag field in the DTB
6. Write the PTE to the DTB\_PTE register. This HW\_MTPR causes both the TAG and PTE fields in the DTB to be written. Note it is not necessary to delay issuing the HW\_MTPR to the DTB\_PTE after the MTPR to the DTB\_TAG is issued.
7. Restore the contents of any modified integer registers.
8. Restart the instruction stream using the HW\_REI instruction.

### 3.8 Ibox IPRs

#### 3.8.1 TB\_TAG


The TB\_TAG register is a write-only register which holds the tag for the next TB update operation in either the ITB or DTB. To insure the integrity of the TB, the tag is actually written to a temporary register and not transferred to the ITB or DTB until the ITB\_PTE or DTB\_PTE register is written. The entry to be written is chosen at the time of the ITB\_PTE or DTB\_PTE write operation by a not-last-used algorithm implemented in hardware.

Writing the ITB\_TAG register is only performed while in PALmode regardless of the state of the HWE bit in the ICCSR IPR.

Small Page Format:

6	4 4	1 1	0
3	3 2	3 2	0
	IGN		VA [42..13]
			IGN

GH = 11(bin) Format (DTB only):




### 3.8.2 ITB\_PTE

The ITB PTE register is a read/write register representing the eight ITB page table entries. The entry to be written is chosen by a not-last-used algorithm implemented in hardware. Writes to the ITB\_PTE use the memory format bit positions as described in the ALPHA SRM with the exception that some fields are ignored.


To insure the integrity of the ITB, the ITB's tag array is updated simultaneously from the internal tag register when the ITB\_PTE register is written. Reads of the ITB\_PTE require two instructions. First, a read from the ITB\_PTE sends the PTE data to the ITB\_PTE\_TEMP register, then a second instruction reading from the ITB\_PTE\_TEMP register returns the PTE entry to the register file. Reading or writing the ITB\_PTE register increments the TB entry pointer which allows reading the entire set of eight ITB PTE entries.

Reading and writing the ITB\_PTE register is only performed while in PALmode regardless of the state of the HWE bit in the ICCSR IPR.

Write Format:



Read Format:




### 3.8.3 ICCSR


The ICCSR register contains various Ibox hardware enables. The only architecturally defined bit in this register is the FPE, floating point enable, which enables floating point instruction execution. When clear, all floating point instructions generate FEN exceptions. This register is cleared by hardware at reset. The HWE bit allows the special PAL instructions to execute in kernel model. This bit is intended for diagnostics or operating system alternative PAL routines only. It does not allow access to the ITB registers while not running in PALmode. Therefore, some PALcode flows may require the PALmode environment to execute properly (e.g. ITB fill).

EV4 implements all of the ICCSR functionality described below. EV3 does not contain performance counters, a branch history table, or ASN support. It does, however, maintain register state for the performance counter control bits, the BHE bit, and the ASN field. These register bits may be read and written but otherwise do not affect any hardware function.

**Write Format:**



**Read Format:**



*serious problem for FPE, ASN updates*

**Table 3-9: ICCSR**

Field	Type	Description
FPE	RW,0	If set, floating point instructions can be issued. If clear, floating point instructions cause FEN exceptions.
HWE	RW,0	If set allows the five PALRES instructions to be issued in kernel mode.
DI	RW,0	If set enables dual issue.
BHE	RW,0	Used in conjunction with BPE. See table Table 3-10 for programming information. This bit is ignored in EV3.
JSE	RW,0	If set enables the JSR stack to push return addresses.
BPE	RW,0	Used in conjunction with BHE. See table Table 3-10 for programming information.
VAX	RW,0	If clear causes all hardware interlocked instructions to drain the machine and waits for the write buffer to empty before issuing the next instruction. Examples of instructions that do not cause the pipe to drain include HW_MTPR, HW_REI, conditional branches, and instructions that have a destination register of R31.
PCMUX1	RW,0	See table Table 3-12 for programming information. Performance counters are present only in EV4.

**Table 3-9 (Cont.): ICCSR**

<b>Field</b>	<b>Type</b>	<b>Description</b>
PCMUX0	RW,0	See table Table 3-11 for programming information. Performance counters are present only in EV4.
PC1	RW,0	If clear enables performance counter 1 interrupt request after 2**12 events counted. If set enables performance counter 1 interrupt request after 2**8 events counted.
PC0	RW,0	If clear enables performance counter 0 interrupt request after 2**16 events counted. If set enables performance counter 0 interrupt request after 2**12 events counted.
ASN	RW,0	The Address Space Number field is used in conjunction with the Icache in EV4 to further qualify cache entries and avoid some cache flushes. The ASN is written to the Icache during fill operations and compared with the I-stream data on fetch operations. Mismatches invalidate the fetch without affecting the Icache. This function is only present in EV4.
IC	RW,0	The IC state bits are unused by hardware.

**Table 3-10: BHE,BPE Branch Prediction Selection**

<b>BPE</b>	<b>BHE</b>	<b>Prediction</b>
0	X	Not Taken
1	0	Sign of Displacement
1	1	Branch History Table, (Not available in EV3)

### 3.8.3.1 Performance Counters

Performance counters are only available in EV4. They are reset to zero upon powerup, but are otherwise never cleared. They are intended as a means of counting events over a long period of time relative to the event frequency and therefore provide no means of extracting intermediate counter values. Since the counters continuously accumulate selected events despite interrupts being enabled, the first interrupt after selecting a new counter input has an error bound as large as the selected overflow range. In addition, some inputs may overcount events occurring simultaneously with D-stream errors which abort the actual event very late in the pipeline. For example, when counting load instructions, attempts to execute a load resulting in a DTB miss exception will increment the performance counter after the first aborted execution attempt and again after the TB fill routine when the load instruction reissues and completes.

Performance counter interrupts are reported six cycles after the event that caused the counter to overflow. Additional delay may occur before an interrupt is serviced if the processor is executing PALcode which always disables interrupts. In either case, events occurring during the interval between counter overflow and interrupt service are counted toward the next

interrupt. Only in the case of a complete counter wraparound while interrupts are disabled will an interrupt be missed.

The six cycles before an interrupt is triggered implies that a maximum of 12 instructions may have completed before the start of the interrupt service routine. In most cases, by examining the possible intervening instructions and the issue rules presented in section 2.9, it is possible to further isolate trigger events. Two cases always provide a more accurate exception PC. When counting Icache misses, no intervening instructions can complete and the exception PC contains the address of the last Icache miss. Branch mispredictions allow a maximum of only 2 instructions to complete before start of the interrupt service routine.

**Table 3–11: Performance Counter 0 Input Selection**

<b>MUX0[3:0]</b>	<b>Input</b>	<b>Comment</b>
000X	Total Issues / 2	Counts total issues divided by 2, e.g dual issue increments count by 1
001X	Pipeline Dry	Counts cycles where nothing issued due to lack of valid I-stream data. Causes include Icache fill, misprediction, branch delay slots and pipeline drain for exception
010X	Load Instructions	Counts all Load instructions
011X	Pipeline Frozen	Counts cycles where nothing issued due to resource conflict. Refer to section 2.9 for information regarding scheduling and issue rules.
100X	Branch Instructions	Counts all Branch instructions, conditional, unconditional, any JSR, HW_REI
1010	PALmode	Counts cycles while executing in PAL mode
1011	Total cycles	Counts total cycles
110X	Total Non-issues / 2	Counts total non_issues divided by 2, e.g no issue increments count by 1
111X	PERF_CNT_H<0>	Counts external event supplied by pin at selected system clock cycle interval

**Table 3-12: Performance Counter 1 Input Selection**

MUX1[2:0]	Input	Comment
000	Dcache miss	Counts total Dcache misses
001	Icache miss	Counts total Icache misses
010	Dual issues	Counts cycles of Dual issue
011	Branch Mispredicts	Counts both conditional branch mispredictions and JSR or HW_REI mispredictions. Conditional branch mispredictions cost 4 cycles and others cost 5 cycles of dry pipeline delay.
100	FP Instructions	Counts total floating point operate instructions, i.e no FP branch, load, store
101	Integer Operate	Counts integer operate instructions including LDA,LDAH with destination other than R31
110	Store Instructions	Counts total store instructions
111	PERF_CNT_H<1>	Counts external event supplied by pin at selected system clock cycle interval

### 3.8.4 ITB\_PTE\_TEMP

The ITB\_PTE\_TEMP register is a read-only holding register for ITB\_PTE read data. Reads of the ITB\_PTE require two instructions to return the data to the register file. The first reads the ITB\_PTE register to the ITB\_PTE\_TEMP register. The second returns the ITB\_PTE\_TEMP register to the integer register file. The ITB\_PTE\_TEMP register is updated on all ITB accesses, both read and write. A read of the ITB\_PTE to the ITB\_PTE\_TEMP should be followed closely by a read of the ITB\_PTE\_TEMP to the register file.

Reading the ITB\_PTE\_TEMP register is only performed while in PALmode regardless of the state of the HWE bit in the ICCSR IPR.

6	3 3 3	1 1 1 1 0 0	0
3	5 4 3	3 2 1 0 9 8	0
+-----+			
	A	U S E K	
RAZ	S  PFN[33..13]	R R R R	RAZ
	M	E E E E	
+-----+			


### 3.8.5 EXC\_ADDR

The EXC\_ADDR register is a read/write register used to restart the machine after exceptions or interrupts. It is written by hardware with the PC of the excepting instruction, or the currently executing instruction at the time of an interrupt or trap. The instruction pointed to by the EXC\_ADDR register did not complete execution. The EXC\_ADDR register can also be read and written directly by PALcode. The HW\_REI instruction executes a jump to the address contained in the EXC\_ADDR register. Since the PC must be longword aligned, the lsb of the EXC\_ADDR register is used to indicate PALmode to the hardware.

Note that bit[1] is undefined when the EXC\_ADDR is read. The actual hardware ignores this bit, however PALcode must explicitly clear this bit before it pushes the exception address on the stack.


EV3 requires that the EXC\_ADDR register be written before executing a HW\_REI. This restriction applies because the register may not be sign extended despite a read of the same register indicating so. This restriction does not apply for the EV4 chip.

IPR Format:



### 3.8.6 SL\_CLR

This write-only register clears the serial line interrupt request, the performance counter interrupt request and the CRD interrupt request. EV3 does not contain performance counters and cannot initiate CRD interrupt requests. Therefore, the write of any data to the SL\_CLR register will clear the remaining serial line interrupt request. EV4 requires that the indicated bit be written with a zero to clear the selected interrupt source.



**Table 3-13: SL\_CLR**

Field	Type	Description
CRD	W0C	Clears the correctable read error interrupt request.
PC1	W0C	Clears the performance counter 1 interrupt request.
PC0	W0C	Clears the performance counter 0 interrupt request.
SLC	W0C	Clears the serial line interrupt request.

### 3.8.7 SL\_RCV

The serial line receive register contains a single read-only bit used with the interrupt control registers and the sRomD\_h and sRomClk\_h pins to provide an on-chip serial line function. The RCV bit is functionally connected to the sRomD\_h pin after the Icache is loaded from the external serial ROM. Reading the RCV bit can be used to receive external data one bit at a time under a software timing loop. A serial line interrupt is requested on detection of any transition on the receive line which sets the SL\_REQ bit in the HIRR. Using a software

timing loop, the RCV bit can be read to receive data one bit at a time. The serial line interrupt can be disabled by clearing the HIER register SL\_ENA bit.

#### EV4 IPR

6		0	0	0	0
3		4	3	2	0
	RAZ		R		
			C	RAZ	
			V		

#### EV3 IPR

6		0	0	0	0
3		5	4	3	0
	RAZ		R		
			C	RAZ	
			V		

### 3.8.8 ITBZAP

A write of any value to this IPR invalidates all eight ITB entries. It also resets the NLU pointer to its initial state. The ITBZAP register should only be written in PAL mode.

### 3.8.9 ITBASM

A write of any value to this IPR invalidates all ITB entries in which the ASM bit is equal to zero. The ITBASM register should only be written in PAL mode.

### 3.8.10 ITBIS

A write of any value to this IPR invalidates all eight ITB entries. It also resets the NLU pointer to its initial state. The ITBIS register should only be written in PAL mode.

### 3.8.11 PS

The processor status register is a read/write register containing only the current mode bits of the architecturally defined PS.

Write Format:

6		0	0	0	0
3		5	4	3	2
	IGN		C C		
			M M	IGN	
			1 0		

Read Format:

6		3 3 3		0 0 0
3		5 4 3		2 1 0
+-----+-----+-----+-----+				
	RAZ	C	RAZ	C R
		M		M A
		1		O Z
+-----+-----+-----+-----+				

*Bad...*

**3.8.12 EXC\_SUM**

The exception summary register records the various types of arithmetic traps that have occurred since the last time the EXC\_SUM was written (cleared). When the result of an arithmetic operation produces an arithmetic trap, the corresponding EXC\_SUM bit is set.

In addition, the register containing the result of that operation is recorded in the exception register write mask IPR, as a single bit in a 64-bit field specifying registers F31-F0 and I31-I0. This IPR is visible only through the EXC\_SUM register. The EXC\_SUM register provides a one-bit window to the exception register write mask. Each read to the EXC\_SUM shifts one bit in order F31-F0 then I31-I0. The read also clears the corresponding bit. Therefore, the EXC\_SUM must be read 64 times to extract the complete mask and clear the entire register.

Any write to EXC\_SUM clears bits [8..2] and does not affect the write mask.

The write mask register bit clears three cycles after a read. Therefore, code intended to read the register must allow at least three cycles between reads to allow the clear and shift operation to complete in order to insure reading successive bits.

6		3 3 3		9 8 7 6 5 4 3 2 1 0
3		4 3 2		
+-----+-----+-----+-----+				
	RAZ	M	RAZ	I I U F D I S  R
		S		O N N O Z N W  A
		K		V E F V E V C  Z
+-----+-----+-----+-----+				


**Table 3-14: EXC\_SUM**

Field	Type	Description
SWC	WA	Indicates Software Completion possible. The bit is set after a floating point instruction containing the /S modifier completes with an arithmetic trap and all previous floating point instructions that trapped since the last MTPR EXC_SUM also contained the /S modifier. The SWC bit is cleared whenever a floating point instruction without the /S modifier completes with an arithmetic trap. The bit remains cleared regardless of additional arithmetic traps until the register is written via an MTPR instruction. The bit is always cleared upon any MTPR write to the EXC_SUM register.
INV	WA	Indicates Invalid Operation.
DZE	WA	Indicates Divide by Zero.
FOV	WA	Indicates Floating Point Overflow.
UNF	WA	Indicates Floating Point Underflow.
INE	WA	Indicates Floating Inexact Error.
IOV	WA	Indicates Fbox Convert to Integer Overflow or Integer Arithmetic Overflow.
MSK	RC	Exception Register Write Mask IPR Window.

### 3.8.13 PAL\_BASE

The PAL base register is a read/write register containing the base address for PALcode. This register is cleared by hardware at reset.

PAL base register format:



### 3.8.14 HIRR

The Hardware Interrupt Request Register is a read-only register providing a record of all currently outstanding interrupt requests and summary bits at the time of the read. For each bit of the HIRR [5:0] there is a corresponding bit of the HIER (Hardware Interrupt Enable Register) that must be set to request an interrupt. In addition to returning the status of the hardware interrupt requests, a read of the HIRR returns the state of the software interrupt and AST requests. Note that a read of the HIRR may return a value of zero if the hardware interrupt was released before the read (passive release). The register guarantees that the HWR bit reflects the status as shown by the HIRR bits. All interrupt requests are blocked while executing in PALmode.

Read Format:

6	3 3	2 2	1 1 1	0 0 0 0	0 0 0 0 0 0
3	3 2	9 8	4 3 2	0 9 8 7	5 4 3 2 1 0
+-----+-----+-----+-----+-----+-----+					
	U S E K	S	P   P	C   A   S   H   R	
RAZ	ASTRR	SIRR	L   HIRR	C   C   HIRR	R   T   W   W   A
	[3..0]	[15..1]	R   [2..0]	0   1   [5..3]	R   R   R   R   Z
+-----+-----+-----+-----+-----+-----+					

Table 3-15: HIRR

*clear by*

Field	Type	Description
HWR	RO	Is set if any hardware interrupt request and corresponding enable is set
SWR	RO	Is set if any software interrupt request and corresponding enable is set
ATR	RO	Is set if any AST request and corresponding enable is set. This bit also requires that the processor mode be equal to or higher than the request mode. In EV4 chips, a further requirement is that SIER[2] must be set to allow AST interrupt requests.
HIRR[5..0]	RO	Corresponds to pins Irq_h[5..0].
SIRR[15..1]	RO	Corresponds to software interrupt request 15 thru 1
ASTRR[3..0]	RO	Corresponds to AST request three thru zero (USEK).
PC1	RO	Performance counter 1 interrupt request. Performance counters are only present in EV4.
PC0	RO	Performance counter 0 interrupt request. Performance counters are only present in EV4.
SLR	RO	Serial line interrupt request.
CRR	RO	CRD correctable read error interrupt request. This bit is only present in EV4 chips and read as zero in EV3.

*request registers*  
*through*  
*SL CLR*

3.8.15 SIRR

The Software Interrupt Request Register is a read/write register used to control software interrupt requests. For each bit of the SIRR there is a corresponding bit of the SIER (Software Interrupt Enable Register) that must be set to request an interrupt. Reads of the SIRR return the complete set of interrupt request registers and summary bits, see the HIRR Table 3-15 for details. All interrupt requests are blocked while executing in PALmode.

Write Format:

6	4 4	3 3	0
3	8 7	3 2	0
+-----+-----+-----+-----+			
IGN	SIRR[15..1]	IGN	
+-----+-----+-----+-----+			

**Read Format:**

6	3 3	2 2	1 1 1	0 0 0 0	0 0 0 0 0 0	
3	3 2	9 8	4 3 2	0 9 8 7	5 4 3 2 1 0	
-----						
	U S E K		S	P P	C A S H R	
RAZ	ASTRR	SIRR	L	HIRR	C C HIRR	R T W W A
	[3..0]	[15..1]	R [2..0]	0 1	[5..3]	R R R R Z
-----						

**3.8.16 ASTRR**

The Asynchronous Trap Request Register is a read/write register. It contains bits to request AST interrupts in each of the processor modes. In order to generate an AST interrupt, the corresponding enable bit in the ASTER must be set and the processor must be in the selected processor mode or higher privilege as described by the current value of the PS CM bits. In addition, AST interrupts are only enabled in EV4 if the SIER[2] is set. This provides a mechanism to lock out AST requests over certain IPL levels. In EV3, this function is provided in PAL code. All interrupt requests are blocked while executing in PALmode. Reads of the ASTRR return the complete set of interrupt request registers and summary bits, see the HIRR Table 3-15 for details.

**Write Format:**

6	5 5 5 4 4 4	0
3	2 1 0 9 8 7	0
-----		
	U S E K	
IGN	A A A A	IGN
	R R R R	
-----		

**Read Format:**

6	3 3	2 2	1 1 1	0 0 0 0	0 0 0 0 0 0	
3	3 2	9 8	4 3 2	0 9 8 7	5 4 3 2 1 0	
-----						
	U S E K		S	P P	C A S H R	
RAZ	ASTRR	SIRR	L	HIRR	C C HIRR	R T W W A
	[3..0]	[15..1]	R [2..0]	0 1	[5..3]	R R R R Z
-----						

**3.8.17 HIER**

The Hardware Interrupt Enable Register is a read/write register. It is used to enable corresponding bits of the HIRR requesting interrupt. The PC0, PC1, SLE and CRE bits of this register enable the performance counters, serial line and correctable read interrupts. There is a one-to-one correspondence between the interrupt requests and enable bits, as with the reads of the interrupt request IPRs, reads of the HIER return the complete set of interrupt enable registers, see the HIRR Table 3-15 for details.

Since the CRD interrupt request is not supported in EV3, the CRE bit is not present in the EV3 register. It is ignored on writes and read back as zero.

Write Format:

6		3 3 3	1 1 1	0 0 0	0 0
3		3 2 1	6 5 4	9 8 7	2 0
	IGN	S	P	P	C
		L  IGN	C  HIER[5..0]	C  IGN	R
		E	1	0	E

Read Format:

6	3 3 3 3 2 2	1 1 1	1 0 0 0	0 0 0	0
3	3 2 1 0 9 8	4 3 2	0 9 8 7	5 4 3	0
	U S E K	S	P P	C	
RAZ	A A A A	SIER[15..1]	L  HIER	C C  HIER	R  RAZ
	E E E E		E [2..0] 0 1 [5..3] E		

### 3.8.18 SIER

The Software Interrupt Enable Register is a read/write register. It is used to enable corresponding bits of the SIRR requesting interrupts. There is a one-to-one correspondence between the interrupt requests and enable bits, as with the reads of the interrupt request IPRs, reads of the SIER return the complete set of interrupt enable registers, see the HIRR Table 3-15 for details.

The CRE bit is only supported in EV4. Reads of this register will always return zero on the CRE bit in EV3.

Write Format:

6	4 4	3 3		0
3	8 7	3 2		0
	IGN	SIER[15..1]	IGN	

Read Format:

6	3 3 3 3 2 2	1 1 1	1 0 0 0	0 0 0	0
3	3 2 1 0 9 8	4 3 2	0 9 8 7	5 4 3	0
	U S E K	S	P P	C	
RAZ	A A A A	SIER[15..1]	L  HIER	C C  HIER	R  RAZ
	E E E E		E [2..0] 0 1 [5..3] E		

### 3.8.19 ASTER

The AST Interrupt Enable Register is a read/write register. It is used to enable corresponding bits of the ASTRR requesting interrupts. There is a one-to-one correspondence between the interrupt requests and enable bits, as with the reads of the interrupt request IPRs, reads of the ASTER return the complete set of interrupt enable registers, see the HIRR Table 3-15 for details.

The CRE bit is only supported in EV4. Reads of this register will always return zero on the CRE bit in EV3.

Write Format:

6	5 5 5 4 4 4				0
3	2 1 0 9 8 7				0
	U S E K				
IGN	A A A A		IGN		
	E E E E				

Read Format:

6	3 3 3 3 2 2	1 1 1	1 0 0 0	0 0 0	0
3	3 2 1 0 9 8	4 3 2	0 9 8 7	5 4 3	0
	U S E K	S	P P	C	
RAZ	A A A A	S IER[15..1]	L	HIER C C	HIER R
	E E E E	E [2..0]	0 1	[5..3]	E

### 3.8.20 SL\_XMIT


The serial line transmit register contains a single write-only bit used with the interrupt control registers and the sRomD\_h and sRomClk\_h pins to provide an on-chip serial line function. The TMT bit is functionally connected to the sRomClk\_h pin after the Icache is loaded from the external serial ROM. Writing the TMT bit can be used to transmit data off chip one bit at a time under a software timing loop.

6		0 0 0	0
3		5 4 3	0
		T	
	IGN	M	IGN
		T	

## 3.9 Abox IPRs

### 3.9.1 DTB\_CTL

The large-page-select (GH=11(bin)) field selects between the EVx small-page and large-page DTBs for DTB fills. If GH=11(bin) then the large page DTB is chosen for DTB\_PTE writes and reads. If GH is anything else then the small page DTB is chosen for DTB\_PTE writes and reads. The GH field is write only.




### 3.9.2 DTB\_PTE


The DTB PTE register is a read/write register representing the 32-entry small-page and 4-entry large-page DTB page table entries. The entry to be written is chosen by a not-last-used algorithm implemented in hardware and the value in the DTB\_CTL register. Writes to the DTB\_PTE use the memory format bit positions as described in the ALPHA SRM with the exception that some fields are ignored. In particular the valid bit is not represented in hardware.

To insure the integrity of the DTBs, the DTB's tag array is updated simultaneously from the internal tag register when the DTB\_PTE register is written. Reads of the DTB\_PTE require two instructions. First, a read from the DTB\_PTE sends the PTE data to the DTB\_PTE\_TEMP register, then a second instruction reading from the DTB\_PTE\_TEMP register returns the PTE entry to the register file. Reading or writing the DTB\_PTE register increments the TB entry pointer of the DTB indicated by the DTB\_CTL IPR which allows reading the entire set of DTB PTE entries.

Small Page Format:



Large Page Format:



### 3.9.3 DTB\_PTE\_TEMP

The DTB\_PTE\_TEMP register is a read-only holding register for DTB\_PTE read data. Reads of the DTB\_PTE require two instructions to return the data to the register file. The first reads the DTB\_PTE register to the DTB\_PTE\_TEMP register. The second returns the DTB\_PTE\_TEMP register to the integer register file.

Small Page Format:

6	3 3 3	1 1 1 1 0 0 0 0 0 0 0 0
3	5 4 3	3 2 1 0 9 8 7 6 5 4 3 2 0
-----		
	A	U S E K U S E K F F  R
	RAZ  S  PFN[33..13]	R R R R W W W W O O  A
	M	E E E E E E E E W R  Z
-----		

Large Page Format:

6	3 3 3	2 2 1 1 1 1 0 0 0 0 0 0 0 0
3	5 4 3	2 2 3 2 1 0 9 8 7 6 5 4 3 2 0
-----		
	A	I  U S E K U S E K F F  R
	RAZ  S  PFN[33..22]	G  R R R R W W W W O O  A
	M	N  E E E E E E E E W R  Z
-----		

### 3.9.4 MM\_CSR

When D-stream faults occur the information about the fault is latched and saved in the MM\_CSR register. The VA and MMCSR registers are locked against further updates until software reads the VA register. Palcode must explicitly unlock this register whenever its entry point was higher in priority than a DTB miss. MM\_CSR bits are only modified by hardware when the register is not locked and a memory management error or a DTB miss occurs. The MM\_CSR is unlocked after reset.

6	1 1	0 0	0 0 0 0 0
3	5 4	9 8	4 3 2 1 0
-----			
			F F A W
	RAZ	OP CODE	RA  O O C R
			W R V
-----			

**Table 3–16: MM\_CSR**

<b>Field</b>	<b>Type</b>	<b>Description</b>
WR	RO	Set if reference which caused error was a write.
ACV	RO	Set if reference caused an access violation.
FOR	RO	Set if reference was a read and the PTE's FOR bit was set.
FOW	RO	Set if reference was a write and the PTE's FOW bit was set.
RA	RO	Ra field of the faulting instruction.
OPCODE	RO	Opcode field of the faulting instruction.

### 3.9.5 VA

When D-stream faults or DTB misses occur the effective virtual address associated with the fault or miss is latched in the read-only VA register. The VA and MMCSR registers are locked against further updates until software reads the VA register. The VA IPR is unlocked after reset. Palcode must explicitly unlock this register whenever its entry point was higher in priority than a DTB miss.

### 3.9.6 DTBZAP

A write of any value to this IPR invalidates all 32 small-page and four large-page DTB entries. It also resets the NLU pointer to its initial state.

### 3.9.7 DTBASM

A write of any value to this IPR invalidates all 32 small-page and 4 large-page DTB entries in which the ASM bit is equal to zero.

### 3.9.8 DTBIS

If the virtual address in the RB field is mapped in either the small-page or large-page DTB then those entries are invalidated.


### 3.9.9 FLUSH\_IC

A write of any value to this pseudo-IPR flushes the entire instruction cache.

### 3.9.10 FLUSH\_IC\_ASM

In EV4, a write of any value to this pseudo-IPR invalidates all Icache blocks in which the ASM bit is clear. In EV3, a write to this pseudo-register is equivalent to a NOP.

### 3.9.11 ABOX\_CTL




**Table 3-17: Abox Control Register**

Field	Type	Description
WB_DIS	WO,0	Write Buffer unload Disable. When set, this bit prevents the write buffer from sending write data to the BIU. It should be set for diagnostics only.
MCHK_EN	WO,0	Machine Check Enable. When this bit is set the Abox generates a machine check when errors which are not correctable by the hardware are encountered. When this bit is cleared, uncorrectable errors do not cause a machine check, but the BIU_STAT, DC_STAT, BIU_ADDR, FILL_ADDR and DC_ADDR registers are updated and locked when the errors occur.
CRD_EN - EV4 only	WO,0	Corrected read data interrupt enable. When this bit is set the Abox generates an interrupt request whenever a pin bus transaction is terminated with a cAck_h code of SOFT_ERROR.
IC_SBUF_EN - EV4 only	WO,0	Icache stream buffer enable. When set, this bit enables operation of a single entry Icache stream buffer.
DC_EN	WO,0	Dcache enable. When clear, this bit disables and flushes the Dcache. When set, this bit enables the Dcache.
DC_FHIT	WO,0	Dcache force hit. When set, this bit forces all D-stream references to hit in the Dcache. This bit takes precedence over DC_EN, i.e. when DC_FHIT is set and DC_EN is clear all D-stream references hit in the Dcache.

### 3.9.12 ALT\_MODE

ALT\_MODE is a write-only IPR. The AM field specifies the alternate processor mode used by HW\_LD and HW\_ST instructions which have their ALT bit (bit 14) set.



**Table 3-18: ALT Mode**

ALT_MODE[4..3]	Mode
0 0	Kernel
0 1	Executive
1 0	Supervisor
1 1	User

### 3.9.13 CC

EVx supports a cycle counter as described in the ALPHA SRM. This counter, when enabled, increments once each CPU cycle. HW\_MTPR Rn,CC writes CC[63..32] with the value held in Rn[63..32], and CC[31..0] are not changed. This register is read by the RCC instruction defined in the ALPHA SRM.

### 3.9.14 CC\_CTL

HW\_MTPR Rn,CC\_CTL writes CC[31..0] with the value held in Rn[31..0], and CC[63..32] are not changed. CC[3..0] must be written with zero. If Rn[32] is set then the counter is enabled, otherwise the counter is disabled. CC\_CTL is a write-only IPR.



**Table 3-19 (Cont.): BIU Control Register**

Field	Type	Description
BC_WR_SPD	WO	<p>External cache write speed. This field indicates to the BIU the write cycle time of the RAMs used to implement the off-chip external cache, measured in CPU cycles. It should be written with a value equal to one less the write cycle time of the external cache RAMs.</p> <p>Access times for writes must be in the range 16..2 CPU cycles, which means the values for the BC_RD_SPD field are in the range of 15..1.</p> <p>BC_WR_SPD are not initialized on reset and must be explicitly written before enabling the external cache.</p>
BC_WE_CTL	WO	<p>External cache write enable control. This field is used to control the timing of the write enable and chip enable pins during writes into the data and tag control RAMs. It consists of 15 bits, where each bit determines the value placed on the write enable and chip enable pins during a given CPU cycle of the RAM write access. When a given bit of BC_WE_CTL is set, the write enable and chip enable pins are asserted during the corresponding CPU cycle of the RAM access. BC_WE_CTL[0] (bit 13 in BIU_CTL) corresponds to the second cycle of the write access, BC_WE_CTL[1] (bit 14 in BIU_CTL) to the third CPU cycle, and so on. The write enable pins will never be asserted in the first CPU cycle of a RAM write access.</p> <p>Unused bits in the BC_WE_CTL field must be written with zeros.</p> <p>BC_WE_CTL is not initialized on reset and must be explicitly written before enabling the external cache.</p>
BC_SIZE	WO	<p>This field is used to indicate the size of the external cache. BC_SIZE is not initialized on reset and must be explicitly written before enabling the external cache. See Table 3-20 for the encodings.</p>
BAD_TCP - EV4 only	WO,0	<p>When set, BAD_TCP causes EV4 to write bad parity into the tag control RAM whenever it does a fast external RAM write.</p>
BC_PA_DIS	WO	<p>This 4-bit field may be used to prevent the CPU chip from using the external cache to service reads and writes based upon the quadrant of physical address space which they reference. The correspondence between this bit field and the physical address space is shown in Table 3-21.</p> <p>When a read or write reference is presented to the BIU the values of BC_PA_DIS, BC_ENA and physical address bits [33:32] together determine whether to attempt to use the external cache to satisfy the reference. If the external cache is not to be used for a given reference the BIU does not probe the tag store, and makes the appropriate system request immediately. The value of BC_PA_DIS has NO impact on which portions of the physical address space may be cached in the primary caches. System components control this via the RDACK field of the pin bus.</p> <p>BC_PA_DIS are not initialized by reset.</p>
BAD_DP - EV4 only	WO	<p>When set, BAD_DP causes EV4 to invert the value placed on bits [0],[7],[14] and [21] of the check_h[27..0] field during off-chip writes. This produces bad parity when EV4 is in parity mode, and bad check bit codes when EV4 is in ECC mode.</p>

**Table 3-20: BC\_SIZE**

<b>BC_SIZE</b>	<b>Size</b>
0 0 0	128 Kbytes
0 0 1	256 Kbytes
0 1 0	512 Kbytes
0 1 1	1 Mbytes
1 0 0	2 Mbytes
1 0 1	4 Mbytes
1 1 0	8 Mbytes

**Table 3-21: BC\_PA\_DIS**

<b>BIU_CTL bits</b>	<b>Physical Address</b>
[32]	PA[33..32] = 0
[33]	PA[33..32] = 1
[34]	PA[33..32] = 2
[35]	PA[33..32] = 3

### 3.10 PAL\_TEMP


The CPU chip contains 32 registers which are accessible via HW\_MXPR instructions. These registers provide temporary storage for PALcode.

### 3.10.1 DC\_STAT

The DC\_STAT is a read-only IPR.

Overview:

When an external ECC or parity error is recognized during a primary cache fill operation, the DC\_STAT register is locked against further updates. In the event that the cache fill was due to D-stream activity the contents of this register may be used by PAL code in conjunction with information latched elsewhere (see Section 3.12) to recover from some single-bit ECC errors. DC\_STAT is unlocked when DC\_ADDR is read.



**Table 3-22: Dcache Status Register**

Field	Type	Description
DC_HIT	RO	This bit indicates whether the last load or store instruction processed by the Abox hit, (DC_HIT set) or missed, (DC_HIT clear) the Dcache. In EV4, loads that miss the Dcache may be completed without requiring external reads. e.g. pending fill or pending store hits.
SEO	RO	Second Error Occurred. Set when an error which would normally lock the DC_STAT register occurs while the DC_STAT register is already locked.

The following bits are only meaningful if the FILL\_ECC or FILL\_DPERR bit in the BIU\_STAT register is set.

**Table 3–23: Dcache STAT Error Modifiers**

Field	Type	Description
RA	RO	The Ra field of the instruction which resulted in the error.
INT	RO	When set, indicates an integer load or store.
LW	RO	When set, indicates that the data length of the load or store was longword.
VAX_FP	RO	When INT is clear, this bit is set to indicate that a VAX floating point format load or store caused the error.
LOCK	RO	This bit is set to indicate that the error stemmed from a LDLL, LDQL, STLC, or STQC instruction.
STORE	RO	This bit is set to indicate that the error stemmed from a store instruction.

### 3.10.2 DC\_ADDR

In EV3, this is a read-only register which contains bits [33..2] of the physical address generated by the load instruction associated with errors reported by the FILL\_ECC or FILL\_DPERR bits in the BIU\_STAT register.

In EV4, this is a pseudo-register used for unlocking DC\_STAT.

In both EV3 and EV4, DC\_STAT and DC\_ADDR are unlocked when DC\_ADDR is read.

### 3.10.3 BIU\_STAT

BIU\_STAT is a read-only IPR.

When one of BIU\_HERR, BIU\_SERR, BC\_TPERR or BC\_TCPERR is set, BIU\_STAT[6..0] are locked against further updates, and the address associated with the error is latched and locked in the BIU\_ADDR register. BIU\_STAT[6..0] and BIU\_ADDR are also spuriously locked when FILL\_ECC or BIU\_DPERR is set. BIU\_STAT[7..0] and BIU\_ADDR are unlocked when the BIU\_ADDR register is read.

When FILL\_ECC or BIU\_DPERR is set, BIU\_STAT[13..8] are locked against further updates, and the address associated with the error is latched and locked in the FILL\_ADDR register. BIU\_STAT[14..8] and FILL\_ADDR are unlocked when the FILL\_ADDR register is read.

This register is not unlocked or cleared by reset and needs to be explicitly cleared by PALcode.




Table 3-24: BIU\_STAT

Field	Type	Description
BIU_HERR	RO	This bit, when set, indicates that an external cycle was terminated with the cAck_h pins indicating HARD_ERROR.
BIU_SERR	RO	This bit, when set, indicates that an external cycle was terminated with the cAck_h pins indicating SOFT_ERROR.
BC_TPERR	RO	This bit, when set, indicates that a external cache tag probe encountered bad parity in the tag address RAM.
BC_TCPERR	RO	This bit, when set, indicates that a external cache tag probe encountered bad parity in the tag control RAM.
BIU_CMD	RO	This field latches the cycle type on the cReq_h pins when a BIU_HERR, BIU_SERR, BC_TPERR, or BC_TCPERR error occurs.

**Table 3–24 (Cont.): BIU STAT**

Field	Type	Description
BIU_SEO	RO	This bit, when set, indicates that an external cycle was terminated with the cAck_h pins indicating HARD_ERROR or that a an external cache tag probe encountered bad parity in the tag address RAM or the tag control RAM while one of BIU_HERR, BIU_SERR, BC_TPERR, or BC_TCPERR was already set.
FILL_ECC	RO	ECC error. This bit, when set, indicates that primary cache fill data received from outside the CPU chip contained an ECC error.
FILL_DPERR	RO	Fill Parity Error. This bit when set, indicates that the BIU received data with a parity error from outside the CPU chip while performing either a Dcache or Icache fill. FILL_DPERR is only meaningful when the CPU chip is in parity mode, as opposed to ECC mode.
FILL_IRD	RO	This bit is only meaningful when either FILL_ECC or FILL_DPERR is set. FILL_IRD is set to indicate that the error which caused FILL_ECC or FILL_DPERR to set occurred during an Icache fill and clear to indicate that the error occurred during a Dcache fill.
FILL_QW	RO	This field is only meaningful when either FILL_ECC or FILL_DPERR is set. FILL_QW identifies the quadword within the hexaword primary cache fill block which caused the error. It can be used together with FILL_ADDR[33..5] to get the complete physical address of the bad quadword.
FILL_SEO	RO	This bit, when set, indicates that a primary cache fill operation resulted in either an uncorrectable ECC error or in a parity error while FILL_ECC or FILL_DPERR was already set.

### 3.10.4 BIU\_ADDR

This read-only register contains the physical address associated with errors reported by BIU\_STAT[7..0]. Its contents are meaningful only when one of BIU\_HERR, BIU\_SERR, BC\_TPERR, or BC\_TCPERR are set. Reads of BIU\_ADDR unlock both BIU\_ADDR and BIU\_STAT[7..0].

In both EV3 and EV4, BIU\_ADDR[33..5] contain the values of adr\_h[33..5] associated with the pin bus transaction which resulted in the error indicated in BIU\_STAT[7..0].

In EV3, if the BIU\_CMD field of the BIU\_STAT register indicates that the transaction which received the error was READ\_BLOCK or LDx/L, then BIU\_STAT[4..3] identify which quadword within the 32-byte cache block the CPU was attempting to read when the primary cache miss occurred. This applies to both I-stream and D-stream reads. If the BIU\_CMD field of the BIU\_STAT register encodes any pin bus command other than READ\_BLOCK or LDx/L, then BIU\_ADDR[4..3] will contain zeros. BIU\_ADDR[63..34] and BIU\_ADDR[2..0] always read as zero.

In EV4, if the BIU\_CMD field of the BIU\_STAT register indicates that the transaction which received the error was READ\_BLOCK or LDx/L, then BIU\_STAT[4..2] are UNPREDICTABLE. If the BIU\_CMD field of the BIU\_STAT register encodes any pin bus command other than READ\_BLOCK or LDx/L, then BIU\_ADDR[4..2] will contain zeros. BIU\_ADDR[63..34] and BIU\_ADDR[1..0] always read as zero.

### 3.10.5 FILL\_ADDR

This read-only register contains the physical address associated with errors reported by BIU\_STAT[14..8]. Its contents are meaningful only when FILL\_ECC or FILL\_DPERR is set. Reads of FILL\_ADDR unlock FILL\_ADDR, BIU\_STAT[14..8] and FILL\_SYNDROME.

In both EV3 and EV4, FILL\_ADDR[33..5] identify the 32-byte cache block which the CPU was attempting to read when the error occurred.

In EV3, FILL\_ADDR[4..3] identify the quadword within the cache block which the CPU was attempting to read when the primary cache fill request was generated. FILL\_ADDR[63..34] and FILL\_ADDR[2..0] read as zero.

In EV4, if the FILL\_IRD bit of the BIU\_STAT register is clear, indicating that the error occurred during a D-stream cache fill, then FILL\_ADDR[4..2] contain bits [4..2] of the physical address generated by the load instruction which triggered the cache fill. If FILL\_IRD is set, then FILL\_ADDR[4..2] are UNPREDICTABLE. FILL\_ADDR[63..34] and FILL\_ADDR[1..0] read as zero.

### 3.10.6 FILL\_SYNDROME

The FILL\_SYNDROME register is a 14-bit read-only register.

If the chip is in ECC mode and an ECC error is recognized during a primary cache fill operation, the syndrome bits associated with the bad quadword are locked in the FILL\_SYNDROME register. FILL\_SYNDROME[6..0] contain the syndrome associated with the lower longword of the quadword, and FILL\_SYNDROME[13..7] contain the syndrome associated with the higher longword of the quadword. A syndrome value of zero means that no errors were found in the associated longword. See Table 3-25 for a list of syndromes associated with correctable single-bit errors. The FILL\_SYNDROME register is unlocked when the FILL\_ADDR register is read.

If the chip is in parity mode and a parity error is recognized during a primary cache fill operation, the FILL\_SYNDROME register indicates which of the longwords in the quadword got bad parity. FILL\_SYNDROME[0] is set to indicate that the low longword was corrupted, and FILL\_SYNDROME[7] is set to indicate that the high longword was corrupted. FILL\_SYNDROME[13..8] and [6..1] are RAZ in parity mode.



**Table 3-25: Syndromes for Single-Bit Errors**

Data Bit	Syndrome(Hex)	Check Bit	Syndrome(Hex)
00	4F	00	01
01	4A	01	02
02	52	02	04
03	54	03	08
04	57	04	10
05	58	05	20
06	5B	06	40
07	5D		
08	23		
09	25		
10	26		
11	29		
12	2A		

**Table 3–25 (Cont.): Syndromes for Single-Bit Errors**

<b>Data Bit</b>	<b>Syndrome(Hex)</b>	<b>Check Bit</b>	<b>Syndrome(Hex)</b>
13	2C		
14	31		
15	34		
16	0E		
17	0B		
18	13		
19	15		
20	16		
21	19		
22	1A		
23	1C		
24	62		
25	64		
26	67		
27	68		
28	6B		
29	6D		
30	70		
31	75		

### **3.10.7 BC\_TAG**

BC\_TAG is a read-only IPR. Unless locked, the BC\_TAG register is loaded with the results of every backup cache tag probe. When a tag or tag control parity error or primary fill data error (parity or ECC) occurs this register is locked against further updates. Software may read the LSB of this register by using the HW\_MFPR instruction. Each time an HW\_MFPR from BC\_TAG completes the contents of BC\_TAG are shifted one bit position to the right, so that the entire register may be read using a sequence of HW\_MFPRs. Software may unlock the BC\_TAG register using a HW\_MTPR to BC\_TAG.

Successive HW\_MFPRs from the BC\_TAG register must be separated by at least one null cycle.



### 3.11 ECC Error Correction

When in ECC mode EVx generates longword ECC on writes, and checks ECC on reads. EVx does not include hardware to correct single-bit errors, however.

When an ECC error is recognized during a Dcache fill the BIU places the affected fill block into the Dcache unchanged, validates the block and posts a machine check. The load instruction which triggered the Dcache fill is completed by writing the requested longword(s) into the register file. The longword(s) read by the load instruction may or not have been the cause of the error, but a machine check is posted either way. The Ibox will react to the machine check by aborting instruction execution before any instruction issued subsequent to the load could overwrite the register containing the load data, and vectoring to the PAL code machine check handler. Sufficient state is retained in various status registers (see Section 3.12) for PAL code to determine whether the error affects the longword(s) read by the load instruction, and whether the error is correctable. In any event, PAL code must explicitly flush the Dcache. If the longword containing the error was written into the register file, PAL code must either correct it and restart the machine, or report an uncorrectable hardware error to the operating system. Independent of whether the failing longword was read by the load instruction, PAL may scrub memory by explicitly reading the longword with the physical/lock variant of the HW\_LD instruction, flipping the necessary bit, and writing the longword with the physical/conditional variant of the HW\_ST instruction. Note that when PAL rereads the affected longword the hardware may report no errors, indicating that the longword has been overwritten.

When an ECC error occurs during an Icache fill the BIU places the affected fill block into the Icache unchanged, validates the block and posts a machine check. The Ibox will vector to the PAL code machine check handler before it executes any of the instructions in the bad block. PAL code may then flush the Icache and scrub memory as described above.

As compared with hardware error correction, this approach is vulnerable to single-bit errors which may occur during I-stream reads of the PAL code machine check handler, to single-bit errors which occur in multiple quadwords of a cache fill block, and to single-bit errors which occur as a result of multiple silo'ed load misses.

## 3.12 Error Flows

The following sections give a summary of the hardware flows for various error conditions for both EV3 and EV4.

### 3.12.1 EV3 Error Flows

#### 3.12.1.1 I-stream ECC error

- data put into Icache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_ECC, FILL\_IRD set, FILL\_SEO set if multiple errors occurred
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address
- FILL\_SYNDROME contains syndrome bits associated with failing quadword
- BIU\_ADDR, BIU\_STAT[6..0] locked - contents are UNPREDICTABLE
- DC\_STAT, DC\_ADDR locked - contents are UNPREDICTABLE
- BC\_TAG holds results of external cache tag probe if external cache was enabled for this transaction

#### 3.12.1.2 D-stream ECC error

- data put into Dcache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_ECC set, FILL\_IRD clear, FILL\_SEO set if multiple errors occurred
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address
- FILL\_SYNDROME contains syndrome bits associated with failing quadword
- BIU\_ADDR, BIU\_STAT[6..0] locked - contents are UNPREDICTABLE
- DC\_ADDR: contains PA bits [33:2] of location which the failing load instruction attempted to read
- DC\_STAT: RA identifies register which holds the bad data. LW,LOCK,INT,VAX\_FP identify type of load instruction
- BC\_TAG holds results of external cache tag probe if external cache was enabled for this transaction

#### 3.12.1.3 BIU: tag address parity error

- recognized at end of tag probe sequence
- lookup uses predicted parity so transaction misses the external cache
- BC\_TAG holds results of external cache tag probe
- machine check

- BIU\_STAT: BC\_TPERR set
- BIU\_ADDR holds address

#### **3.12.1.4 BIU: tag control parity error**

- recognized at end of tag probe sequence
- transaction forced to miss external cache
- BC\_TAG holds results of external cache tag probe
- machine check
- BIU\_STAT: BC\_TCPERR set
- BIU\_ADDR holds address

#### **3.12.1.5 BIU: system transaction terminated with CACK\_SERR**

- CRD interrupt: NOT SUPPORTED BY EV3
- BIU\_STAT: BIU\_SERR set, BIU\_CMD holds cReq\_h[2..0]
- BIU\_ADDR holds address

#### **3.12.1.6 BIU: system transaction terminated with CACK\_HERR**

- machine check
- BIU\_STAT: BIU\_HERR set, BIU\_CMD holds cReq\_h[2..0]
- BIU\_ADDR holds address

#### **3.12.1.7 BIU: I-stream parity error (parity mode only)**

- data put into Icache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_DPERR set, FILL\_IRD set
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address
- FILL\_SYNDROME identifies failing longword(s)
- BIU\_ADDR, BIU\_STAT[6..0] locked - contents are UNPREDICTABLE
- DC\_STAT, DC\_ADDR locked - contents are UNPREDICTABLE
- BC\_TAG holds results of external cache tag probe if external cache was enabled for this transaction

### 3.12.1.8 BIU: D-stream parity error (parity mode only)

- data put into Dcache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_DPERR set, FILL\_IRD clear
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address
- FILL\_SYNDROME identifies failing longword(s)
- BIU\_ADDR, BIU\_STAT[6..0] locked - contents are UNPREDICTABLE
- DC\_ADDR: contains PA bits [33:2] of location which the failing load instruction attempted to read
- DC\_STAT: RA identifies register which holds the bad data. LW,LOCK,INT,VAX\_FP identify type of load instruction
- BC\_TAG holds results of external cache tag probe if external cache was enabled for this transaction

## 3.12.2 EV4 Error Flows

### 3.12.2.1 I-stream ECC error

- data put into Icache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_ECC, FILL\_IRD set, FILL\_SEO set if multiple errors occurred
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address
- FILL\_SYNDROME contains syndrome bits associated with failing quadword
- BIU\_ADDR, BIU\_STAT[6..0] locked - contents are UNPREDICTABLE
- DC\_STAT locked - contents are UNPREDICTABLE
- BC\_TAG holds results of external cache tag probe if external cache was enabled for this transaction

### 3.12.2.2 D-stream ECC error

- data put into Dcache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_ECC set, FILL\_IRD clear, FILL\_SEO set if multiple errors occurred
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address
- FILL\_ADDR[4..2] contain PA bits [4..2] of location which the failing load instruction attempted to read
- FILL\_SYNDROME contains syndrome bits associated with failing quadword
- BIU\_ADDR, BIU\_STAT[6..0] locked - contents are UNPREDICTABLE
- DC\_STAT: RA identifies register which holds the bad data. LW,LOCK,INT,VAX\_FP identify type of load instruction
- BC\_TAG holds results of external cache tag probe if external cache was enabled for this transaction

### 3.12.2.3 BIU: tag address parity error

- recognized at end of tag probe sequence
- lookup uses predicted parity so transaction misses the external cache
- BC\_TAG holds results of external cache tag probe
- machine check
- BIU\_STAT: BC\_TPERR set
- BIU\_ADDR holds address

#### **3.12.2.4 BIU: tag control parity error**

- recognized at end of tag probe sequence
- transaction forced to miss external cache
- BC\_TAG holds results of external cache tag probe
- machine check
- BIU\_STAT: BC\_TCPERR set
- BIU\_ADDR holds address

#### **3.12.2.5 BIU: system external transaction terminated with CACK\_SERR**

- CRD interrupt.
- BIU\_STAT: BIU\_SERR set, BIU\_CMD holds cReq\_h[2..0].
- BIU\_ADDR holds address.

#### **3.12.2.6 BIU: system transaction terminated with CACK\_HERR**

- machine check
- BIU\_STAT: BIU\_HERR set, BIU\_CMD holds cReq\_h[2..0]
- BIU\_ADDR holds address

#### **3.12.2.7 BIU: I-stream parity error (parity mode only)**

- data put into Icache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_DPERR set, FILL\_IRD set
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address
- FILL\_SYNDROME identifies failing longword(s)
- BIU\_ADDR, BIU\_STAT[6..0] locked - contents are UNPREDICTABLE
- DC\_STAT locked - contents are UNPREDICTABLE
- BC\_TAG holds results of external cache tag probe if external cache was enabled for this transaction

#### **3.12.2.8 BIU: D-stream parity error (parity mode only)**

- data put into Dcache unchanged, block gets validated
- machine check
- BIU\_STAT: FILL\_DPERR set, FILL\_IRD clear
- FILL\_ADDR[33..5] & BIU\_STAT[FILL\_QW] give bad QW's address

- **FILL\_ADDR[4..2]** contain PA bits [4..2] of location which the failing load instruction attempted to read
- **FILL\_SYNDROME** identifies failing longword(s)
- **BIU\_ADDR, BIU\_STAT[6..0]** locked - contents are UNPREDICTABLE
- **DC\_STAT: RA** identifies register which holds the bad data. **LW,LOCK,INT,VAX\_FP** identify type of load instruction
- **BC\_TAG** holds results of external cache tag probe if external cache was enabled for this transaction



# Chapter 4

## External Interface

### 4.1 Overview

The EVx chip connects directly to an external cache built from off-the-shelf static RAMs. Because building high-speed logic is very difficult in low-end systems, the chip controls the RAMs directly. The chip contains a programmable external cache interface, so that each system can make its own external cache speed and configuration tradeoffs.

The clocks used by the external interface are generated by the chip, but the speed of the clocks is programmable, and is determined during chip reset. This allows each system to make its own external interface speed tradeoffs. EVx is also configured during reset to use either a 64-bit or 128-bit wide external data bus. The bulk of this chapter describes the chip's operation in 128-bit mode, and Section 4.3 of this chapter describes details specific to 64-bit mode operation.

### 4.2 Signals

The following table lists all of the signals on the EVx chip. In the "type" column, an "I" means a pin is an input, an "O" means the pin is an output, and a "B" means the pin is tristate and bidirectional.

**Table 4-1: EVx Signals**

Signal Name	Count	Type	Function
clkIn_h, _l	2	I	Clock input
testClkIn_h, _l	2	I	Clock input for testing
cpuClkOut_h	1	O	CPU clock output
sysClkOut1_h, _l	2	O	System clock output, normal
sysClkOut2_h, _l	2	O	System clock output, delayed
dcOk_h	1	I	Power and clocks ok

**Table 4-1 (Cont.): EVx Signals**

Signal Name	Count	Type	Function
reset_l	1	I	Reset
icMode_h[1..0]	2	I	Icache Test Mode Selection
sRomOE_l	1	O	Serial ROM output enable
sRomD_h	1	I	Serial ROM data/Rx data
sRomClk_h	1	O	Serial ROM clock/Tx data
adr_h[33..5]	29	B	Address bus
data_h[127..0]	128	B	Data bus
check_h[27..0]	28	B	Check bit bus
dOE_l	1	I	Data bus output enable
dWSEL_h[1..0]	2	I	Data bus write data select
dRAck_h[2..0]	3	I	Data bus read data acknowledge
tagCEOE_h	1	O	tagCtl and tagAdr CE/OE
tagCtlWE_h	1	O	tagCtl WE
tagCtlV_h	1	B	Tag valid
tagCtlS_h	1	B	Tag shared
tagCtlD_h	1	B	Tag dirty
tagCtlP_h	1	B	Tag V/S/D parity
tagAdr_h[33..17]	17	I	Tag address
tagAdrP_h	1	I	Tag address parity
tagOk_h, _l	2	I	Tag access from CPU is ok
tagEq_l	1	O	Tag compare output
dataCEOE_h[3..0]	4	O	data CE/OE, longword
dataWE_h[3..0]	4	O	data WE, longword
dataA_h[4..3]	2	O	data A[4..3]
holdReq_h	1	I	Hold request
holdAck_h	1	O	Hold acknowledge
cReq_h[2..0]	3	O	Cycle request
cWMask_h[7..0]	8	O	Cycle write mask
cAck_h[2..0]	3	I	Cycle acknowledge

**4-2 External Interface**

**Table 4-1 (Cont.): EVx Signals**

Signal Name	Count	Type	Function
iAdr_h[12..5]	8	I	Invalidate address
dInvReq_h	1	I	Invalidate request, Dcache
dMapWE_h	1	O	Backmap WE, Dcache
irq_h[5..0]	6	I	Interrupt requests
vRef	1	I	Input reference
eclOut_h	1	I	Output mode selection
perf_cnt_h[1..0]	2	I	Performance counter inputs
tristate_l	1	I	Tristate for testing
cont_l	1	I	Continuity for testing

Systems using EVx in 128-bit mode should ignore dataA\_h[3] and tie dWSel\_h[0] false. See Section 4.3 for 64-bit mode details.

### 4.2.1 Clocks

External logic supplies EVx with a differential clock at twice the desired internal clock frequency via the clkIn\_h and clkIn\_l pins. EVx divides this clock by two to generate the internal chip clock.

The internal chip clock is supplied to the external interface via the cpuClkOut\_h pin. The false-to-true transition of cpuClkOut\_h is the "CPU clock" used in the timing specification for the tagOk\_h, \_l signals.

The CPU clock is divided by a programmable value between 2 and 8 to generate a system clock, which is supplied to the external interface via the sysClkOut1\_h and sysClkOut1\_l pins. The system clock is delayed by a programmable number of CPU clock cycles between 0 and 3 to generate a delayed system clock, which is supplied to the external interface via the sysClkOut2\_h and sysClkOut2\_l pins.

The clock generator runs, generating cpuClkOut\_h and correctly timed and positioned sysClkOut1 and sysClkOut2, while the chip is held in reset.

The output of the programmable divider is symmetric if the divisor is even, and asymmetric with sysClkOut1\_h TRUE for one extra CPU cycle if the divisor is odd.

The false-to-true transition of sysClkOut1\_h is the "system clock" used as a timing reference throughout this specification.

Almost all transactions on the external interface run synchronously to the CPU clock and phase aligned to the system clock, so the external interface appears to be running synchronously to the system clock (most setup and hold times are referenced to the system clock). The exceptions to this are the fast, EVx controlled transactions on the external caches and the sample of the tagOk\_h, \_l inputs, which are synchronous to the CPU clock, but independent of the system clock.

## 4.2.2 DC\_OK and Reset

EVx contains a ring oscillator which is switched into service during power up to provide an internal chip clock. The dcOk\_h signal switches clock sources between an on-chip ring oscillator and the external clock oscillator. If dcOk\_h is false then the on-chip ring oscillator feeds the clock generator, and EVx is held in reset independent of the state of the reset\_l signal. If dcOk\_h is true then the external clock oscillator feeds the clock generator. When dcOk\_h is true the vRef input must be valid so that inputs can be sensed. The dcOk\_h signal is special in that it does not require that vRef be stable to be sensed. It is important to emphasize the importance of driving dcOk\_h false until the voltage on vRef has stabilized. Because chip testers can apply clocks and power to the chip at the same time, the chip tester can always drive dcOk\_h true, but the tester must drive reset\_l true for a period longer than the minimum hold time of vRef.

When EVx is running off the internal ring oscillator the clock outputs follow it, just like they would when real clocks are applied. The frequency of the ring oscillator varies from chip to chip within a range of 10MHz to 100MHz, which corresponds to an internal CPU clock frequency of between 5 MHz and 50 MHz. Also, when the dcOk\_h signal is false, the system clock divisor is forced to eight, and the sysClkOut2\_h, \_l delay is forced to three.

Note if the dcOk\_h signal is generated by an RC delay, there is no check that the input clocks are really running. This means that if a board is powered up in manufacturing with a missing, defective, or mis-soldered clock oscillator then EVx will enter a possibly destructive high-current state. Furthermore, if a clock oscillator fails in stage 1 burn-in then EVx may also enter this state. The frequency and duration of such events need to be understood by the module designer to decide if this is really a problem.

The reset\_l signal forces the CPU into a known state - see Table 3-8. The reset\_l signal may be asynchronous, and need not be asserted beyond the assertion of dcOk\_h to guarantee that the EVx chip is properly reset.

In order to bring the chip out of internal reset at a deterministic time, the reset\_l pin may be deasserted synchronously with respect to the system clock. See chapter Chapter 6 for the setup and hold requirements of the reset\_l pin when used in this way.

The EV3 and EV4 CPU chips use a 3.3V power supply. This 3.3V supply must be stable before any input goes above 4V.

While in reset, EVx reads sysClkOut and external bus configuration information off the irq\_h pins - external logic should drive the configuration information onto the irq\_h pins any time reset\_l is true.

The irq\_h[5] bit is used to select 128-bit or 64-bit mode. If irq\_h[5] is true then 128-bit mode is selected.

The irq\_h[2..0] bits encode the value of the divisor used to generate the system clock from the CPU clock.

**Table 4-2: System Clock Divisor**

irq_h[2]	irq_h[1]	irq_h[0]	Ratio
F	F	F	2
F	F	T	3
F	T	F	4
F	T	T	5
T	F	F	6
T	F	T	7
T	T	F	8
T	T	T	8

The irq\_h[4..3] bits encode the delay, in CPU clock cycles, from sysClkOut1 to sysClkOut2.

**Table 4-3: System Clock Delay**

irq_h[4]	irq_h[3]	Delay
F	F	0
F	T	1
T	F	2
T	T	3

When the tristate\_l pin is asserted the chip is internally forced into the reset state, without resampling the interrupt pins.

### 4.2.3 Initialization and Diagnostic Interface

EV4 implements three Icache initialization modes to support chip and module level testing. The value placed on icMode\_h[1..0] determines which of these modes is used after EV4 is reset. Unlike the value placed on irq\_h[5..0] during reset, the value placed on icMode\_h[1..0] must be retained after reset\_l is deasserted.

**Table 4-4: Icache Test Modes**

icMode_h[1]	icMode_h[0]	Mode
F	F	Serial Rom
F	T	Disabled
T	F	Icache Test - Write
T	T	Icache Test - Read

If the value on `icMode_h[1..0]` selects Serial ROM Mode, EV4 will load the contents of its internal Icache from an external serial ROM (such as an AMD Am1736) before executing its first instruction. The serial ROM could contain enough ALPHA code to complete the configuration of the external interface, e.g. setting the timing on the external cache RAMs; and diagnose the path between the CPU chip and the real ROM. EV4 is in PALmode following the deassertion of `reset_l` - this gives the code loaded into the Icache access to all of the visible state within the chip.


Three signals are used to interface to the serial ROM. The `sRomOE_l` output signal supplies the output enable to the ROM, serving both as an output enable and as a reset (refer to the serial ROM specifications for details). The `sRomClk_h` output signal supplies the clock to the ROM that causes it to advance to the next bit. The ROM data is read by EVx via the `sRomD_h` input signal.

Once the data in the serial ROM has been loaded into the Icache, the three special signals become simple parallel I/O pins that can be used to drive a diagnostic terminal. When the serial ROM is not being read, the `sRomOE_l` output signal is false. If this pin is wired to the active high enable of an RS422 receiver driving onto `sRomD_h` (the 26LS32 will work) and to the active high enable of an RS422 driver driving from `sRomClk_h` (the 26LS31 will work). The CPU allows `sRomD_h` to be read and `sRomClk_h` to be written by PALcode; this is sufficient hardware support to implement a bit-banged serial interface.

Using the `icMode_h[1..0]` pins, the Icache diagnostic interface may be disabled altogether. In this case, since the Icache valid bits are cleared by reset, the first instruction fetch will miss the Icache.

In addition to Serial ROM mode, EV4 includes two test modes which together allow chip tester hardware full read and write access to the Icache. Icache Test/Write Mode works exactly like Serial ROM mode except that bits are loaded into the Icache at a higher rate. Icache Test/Read Mode allows the contents of the Icache to be read in a bit-serial manner from the `sRomOE_l` pin. These two modes are available only to chip test hardware. Systems using EV4 must tie `icMode_h[1]` to FALSE.

In EV4, all Icache bits are loaded from the diagnostic interface, including each blocks' tag, ASN, ASM, valid and branch history bits. The Icache blocks are loaded in sequential order starting with block zero and ending with block 255. The order in which bits within each block are serially loaded is shown below:



Bits within each field are arranged such that high-order bits are on the left. The serial chain shifts to the right.

EV3 does not implement the Icache Test/Write and Icache Test/Read modes described above. Further, the `icMode_h[1]` pin does not connect to the EV3 die. Also, for EV3 the serial ROM should contain only the bits of the instructions which are to be loaded into the Icache. When the Icache is loaded the valid bit in each cache block is set, and the tag is cleared. Conceptually, the data bits from the serial ROM are shifted into a 64-bit wide holding register and then written into the Icache 64 bits at a time. The bits from the serial ROM are shifted

into this holding register from the least significant bit to the most significant bit. Quadwords are written into the Icache in increasing order starting with the quadword at byte address zero.

#### 4.2.4 Address Bus

The tristate, bidirectional `adr_h` pins provide a path for addresses to flow between EVx and the rest of the system. The `adr_h` pins are connected to the buffers that drive the address pins of the external cache RAMs, and to the transceivers that are located between the EVx local address bus and the CPU module address bus.

The address bus is normally driven by EVx. EVx stops driving the address bus during reset and during external cache hold. In the external cache hold state the address bus acts like an input, and the `tagEq_l` output is the result of an equality compare between `adr_h` and `tagAdr_h`. Only bits that are part of the cache tag, as specified by the `BC_SIZE` field of the `BIU_CTL` IPR, participate in the compare. The `tagEq_l` pin is asserted during external cache hold only if the result of the tag comparison is true, and the parity calculated across the appropriate bits of `tagAdr_h` matches the value on `tagAdrP_h`. Even parity is used. `tagEq_l` is deasserted when the address bus is not in the external cache hold state.

#### 4.2.5 Data Bus

The tristate, bidirectional `data_h` pins provide a path for data to flow between EVx and the rest of the system. The `data_h` pins connect directly to the I/O pins of the external cache data RAMs and to the transceivers that are located between the EVx local data bus and the CPU module data bus.

The tristate, bidirectional `check_h` pins provide a path for check bits to flow between the CPU and the rest of the system. The `check_h` pins connect directly to the I/O pins of the external cache data RAMs and to the transceivers that are located between the EVx local check bus and the CPU module check bus.

The data bus is driven by EVx when it is running a fast write cycle on the external caches, or when some type of write cycle has been presented to the external interface and external logic has enabled the data bus drivers (via `DOE_l`).

If EVx is in ECC mode then the `check_h` pins carry 7 check bits for each longword on the data bus. Bits `check_h[6..0]` are the check bits for `data_h[31..0]`. Bits `check_h[13..7]` are the check bits for `data_h[63..32]`. Bits `check_h[20..14]` are the check bits for `data_h[95..64]`. Bits `check_h[17..21]` are the check bits for `data_h[127..96]`.

The following ECC code is used. This code is the same one used by the IDT49C460 and AMD29C660 32-bit ECC generator/checker chips.

```

          ddddddddddddddddddddddddddddddd
          332222222221111111110000000000
          10987654321098765432109876543210
c6  XOR xxxxxxxx          xxxxxxxx
c5  XOR xxxxxxxx          xxxxxxxx
c4  XOR xx          xxxxxx  xx          xxxxxx
c3  XNOR   xxx   xxx   xx   xxx   xxx   xx
c2  XNOR  x x  xx x  xx  xx x  xx x  xx  x
c1  XOR   x x x x x xxx  x x x x x xxx
c0  XOR  x xx x   x xxx  x  x xxxx x  x

```

By arranging the data and check bits correctly, it is possible to arrange that any number of errors restricted to a 4-bit group can be detected. One such arrangement is as follows:

```

d[00], d[01], d[03], d[25]
d[02], d[04], d[06], c[06]
d[05], d[07], d[12], c[03]
d[08], d[09], d[11], d[14]
d[10], d[13], d[15], d[19]
d[16], d[17], d[22], d[28]
d[18], d[23], d[30], c[05]
d[20], d[27], c[04], c[00]
d[21], d[26], c[02], c[01]
d[24], d[29], d[31]

```

If EVx is in PARITY mode then 4 of the check\_h pins carry EVEN parity for each longword on the data bus, and the rest of the bits are unused. Bit check\_h[0] is the parity bit for data\_h[31..0]. Bit check\_h[7] is the parity bit for data\_h[63..32]. Bit check\_h[14] is the parity bit for data\_h[95..64]. Bit check\_h[21] is the parity bit for data\_h[127..96].

The ECC bit in the BIU\_CTL IPR determines if EVx is in ECC mode or in PARITY mode.

#### 4.2.6 External Cache Control

The external cache is a direct-mapped, write-back cache. EVx always views the external cache as having a tag for each 32-byte block (the same as the on-chip Icache and Dcache).

The external cache tag RAMs are located between EVx's local address bus and EVx's tag inputs. The external cache data RAMs are located between the CPU's local address bus and the CPU's local data bus. EVx reads the external cache tag RAMs to determine if it can complete a cycle without any module level action, and EVx reads or writes the external cache data RAMs if, in fact, this is the case.

A cycle requires no module level action if it is a non-LDxL read hit to a valid block, or a non-STxC write hit to a valid but not shared block. All other cycles require module level action. All cycles require module level action if the external cache is disabled (the BC\_EN bit in the BIU\_CTL IPR is cleared) or the physical address of the reference is in a quadrant in memory that is not cached, i.e. the appropriate bit in the BC\_PA\_DIS field in the BIU\_CTL IPR is set for the quadrant of the reference.

All EVx controlled cycles on the external cache have fixed timing, described in terms of EVx's internal clock. The actual timing of the cycle is programmable (via the BC\_RD\_SPD, BC\_WR\_SPD, and BC\_WE\_CTL fields in the BIU\_CTL IPR), allowing for much flexibility in the choice of CPU clock frequencies and cache RAM speeds.

The external cache RAMs can be partitioned into three sections; the tagAdr RAM, the tagCtl RAM, and the data RAM. Sections do not straddle physical RAM chips.

#### 4.2.6.1 The TagAdr RAM

The tagAdr RAM contains the high order address bits associated with the external cache block, along with a parity bit. The contents of the tagAdr RAM is fed to the on-chip address comparator and parity checker via the tagAdr\_h and tagAdrP\_h inputs.

EVx verifies that tagAdrP\_h is an EVEN parity bit over tagAdr\_h when it reads the tagAdr RAM. If the parity is wrong, the tag probe results in a miss, and an external transaction is initiated. If machine checks are enabled (the MCHK\_EN bit in the Abox\_CTL IPR is set) EVx traps to PALcode.

The number of bits of tagAdr\_h that participate in the address compare and the parity check is controlled by the BC\_SIZE field in the BIU\_CTL IPR. The tagAdr\_h signals go all the way down to address bit 17, allowing for a 128Kbyte cache built out of RAMs that are 8K deep.

The chip enable or output enable for the tagAdr RAM is normally driven by a two input NOR gate (such as the 74AS805B). One input of the two input NOR gate is driven by tagCEOE\_h, and the other input is driven by external logic. EVx drives tagCEOE\_h false during reset, during external cache hold, and during any external cycle. The OE bit in the BIU\_CTL IPR determines if tagCEOE\_h has chip enable timing or output enable timing.

#### 4.2.6.2 The TagCtl RAM

The tagCtl RAM contains control bits associated with the external cache block, along with a parity bit. EVx reads the tagCtl RAM via the three tagCtl signals to determine the state of the block. EVx writes the tagCtl RAM via the three tagCtl signals to make blocks dirty.

EVx verifies that tagCtlP\_h is an EVEN parity bit over tagCtlV\_h, tagCtlS\_h, and tagCtlD\_h when it reads the tagCtl RAM. If the parity is wrong, the tag probe results in a miss, and an external transaction is initiated. If machine checks are enabled (the MCHK\_EN bit in the Abox\_CTL IPR is set) EVx traps to PALcode. EVx computes EVEN parity across the tagCtlV\_h, tagCtlS\_h, and tagCtlD\_h bits, and drives the result onto the tagCtlP\_h pin, when it writes the tagCtl RAM.

The following combinations of the tagCtl RAM bits are allowed. Note that the bias toward conditional write-through coherence is really only in name; the tagCtlS\_h bit can be viewed simply as a write protect bit.

**Table 4-5: Tag Control Encodings**

tagCtlV_h	tagCtlS_h	tagCtlD_h	Meaning
F	X	X	Invalid
T	F	F	Valid, private
T	F	T	Valid, private, dirty
T	T	F	Valid, shared
T	T	T	Valid, shared, dirty

EVx can satisfy a read probe if the tagCtl bits indicate the entry is valid (tagCtlV\_h = T). EVx can satisfy a write probe if the tagCtl bits indicate the entry is valid and not shared (tagCtlV\_h = T, tagCtlS\_h = F).

The chip enable or output enable for the tagCtl RAM is normally driven by a two input NOR gate (such as the 74AS805B). One input of the two input NOR gate is driven by tagCEOE\_h, and the other input is driven by external logic. EVx drives tagCEOE\_h false during reset, during external cache hold, and during any external cycle. The OE bit in the BIU\_CTL IPR determines if tagCEOE\_h has chip enable timing or output enable timing.

The write enable for the tagCtl RAM is normally driven by a two input NOR gate (such as the 74AS805B). One input of the two input NOR gate is driven by tagCtlWE\_h, and the other input is driven by external logic. EVx drives tagCtlWE\_h false during reset, during external cache hold, and during any external cycle. The BC\_WE\_CTL field in the BIU\_CTL IPR determines the width of the write enable, and its position within the write cycle.

#### 4.2.6.3 The Data RAM

The data RAM contains the actual cache data, along with any ECC or parity bits.

The most significant bits of the data RAM address are driven, via buffers, from the address bus. The least significant bit of the data RAM address is driven by a two input NOR gate (such as the 74AS805B). One of the inputs of the two input NOR gate is driven by dataA\_h[4], and the other input is driven by external logic. EVx drives dataA\_h[4] false during reset, during external cache hold, and during any external cycle.

The chip enables or output enables for the data RAM are driven by a two input NOR gate (such as the 74AS805B). One input of the two input NOR gate is driven by dataCEOE\_h[3..0], and the other input is driven by external logic. EVx drives dataCEOE\_h[3..0] false during reset, during external cache hold, and during external cycles. The OE bit in the BIU\_CTL IPR determines if dataCEOE\_h[3..0] has chip enable timing or output enable timing.

The write enables for the data RAM are normally driven by a two input NOR gate (such as the 74AS805B). One input of the two input NOR gate is driven by dataWE\_h[3..0], and the other input is driven by external logic. EVx drives dataWE\_h[3..0] false during reset, during external cache hold, and during any external cycle. The BC\_WE\_CTL field in the BIU\_CTL IPR determines the width of the write enable, and its position within the write cycle.

#### 4.2.6.4 Backmap

Some systems may wish to maintain a backmap of the contents of the primary data cache to improve the quality of their invalidate filtering. EVx must maintain the backmap for external cache read hits, since external cache read hits are controlled totally by EVx. External logic maintains the backmaps for external cycles (read misses, invalidates, and so on).

The backmap is only consulted by external logic, so that its format, or, for that matter, its existence, is of no concern to EVx. All EVx does is generate a backmap write pulse at the right time. Simple systems will not bother to maintain a backmap, will not connect the backmap write pulse to anything, and will generate extra invalidates.

The write enable input of the data cache backmap RAM is driven by a two input NOR gate (such as the 74AS805B). One side of the two input NOR gate is driven by dMapWE\_h, and the other input is driven by external logic. The CPU drives a write pulse onto dMapWE\_h whenever it fills the on-chip data cache from the external cache.

In 128-bit mode the dMapWE\_h and iMapWE\_h[1..0] signals assert one CPU cycle into the second (last) data read cycle, and negate one CPU cycle from the end of that cycle. If read cycles are 3 CPU cycles long, then dMapWE\_h is one CPU cycle long. See Section 4.3 for 64-bit mode operations.

[Implementation Note: This anomaly is caused by the fact that the backmap write overlaps a cycle whose length is specified by BC\_RD\_SPD. If we used the standard write pulse timing mechanism, and BC\_WR\_SPD were longer than BC\_RD\_SPD, the address would go away in the middle of the write cycle.]

#### 4.2.6.5 External Cache Access

The external caches are normally controlled by EVx. Two methods exist for gaining access to the external cache RAMs.

##### 4.2.6.5.1 HoldReq and HoldAck

The simple method for external logic to access the external caches is to assert the holdReq\_h signal. When holdReq\_h is asserted, EVx finishes any external cache cycle which may be in progress, tristates adr\_h, data\_h, check\_h, tagCtlV\_h, tagCtlD\_h, tagCtlS\_h and tagCtlP\_h, drives tagCEOE\_h, tagCtlWE\_h, dataCEOE\_h, data\_WE\_h and dataA\_h false, and asserts holdAck\_h - the cReq\_h and cWMask\_h signals are not modified in any way. When external logic is finished with the external caches it deasserts holdReq\_h. When EVx detects the deassertion of holdReq\_h it deasserts holdAck\_h and re-enables its outputs.

The holdReq\_h signal is synchronous, and external logic must guarantee setup and hold requirements with respect to the system clock. The holdAck\_h signal is synchronous to the CPU clock but phase aligned to the system clock, so it can be used as an input to state machines running off the system clock.

EVx generates the holdAck\_h signal such that it may be tied directly to the enable-inputs of external tristate drivers which connect to the bidirectional pin bus signals. EVx will turn off its tristate drivers on or before the system clock edge at which it asserts holdAck\_h, and will turn on its tristate drivers two CPU cycles after the system clock edge at which it deasserts holdAck\_h.

The delay from holdReq\_h assertion to holdAck\_h assertion depends on the programming of the external interface, and on exactly how the system clock is aligned with a pending external cache cycle. In the best case the external cache is idle or is just about to start a cycle, in which case holdAck\_h asserts one system clock cycle after the system clock edge at which EVx samples the holdReq\_h assertion. In the worst case the system clock edge at which EVx samples the holdReq\_h assertion happens one CPU clock cycle into an external cache write probe that hits on a non shared line and requires two RAM data cycles to complete. In this case holdAck\_h asserts at the first system clock edge that is at least  $((BC\_RD\_SPD + 1) - 1) + 2 * (BC\_WR\_SPD + 1) + 1$  CPU cycles after the system clock edge at which EVx sampled the holdReq\_h assertion.

HoldAck\_h deasserts in the system clock cycle immediately following the system clock edge at which EVx samples the deassertion of holdReq\_h.

A holdReq\_h/holdAck\_h sequence can happen at any time, even in the middle of an external transaction. In this case all of the acknowledge-like signals (dOE\_l dWSel\_h, dRAck\_h, cAck\_h) work normally, although since EVx has forced most of its outputs to either tristate or false, doing anything useful with them is difficult.

The assertion of holdReq\_h prevents EVx's BIU sequencer from starting new CPU requests. However, if the BIU sequencer has already started an external cache tag probe when holdReq\_h is asserted, and the result of the tag probe is such that an external transaction is required to complete the CPU's request, the BIU sequencer will initiate the external transaction by driving the cReq\_h signals to the appropriate value despite holdReq\_h's assertion. HoldAck\_h will assert at the next system clock edge after the tag probe completes.

Note that since EVx doesn't turn on its tristate drivers until two CPU cycles after it deasserts holdAck\_h care must be taken as to when external logic begins processing new external transactions at the tail end of a holdReq\_h/holdAck\_h sequence.

#### 4.2.6.5.2 TagOk

The fastest way for external logic to gain access to the external caches is to use the tagOk\_h, \_l signals. TagOk\_h, \_l are EVx bus interface control signals which allow external logic to stall a CPU cycle on the external cache RAMs at the last possible instant. All tradeoffs surrounding these signals have been made in favor of high-performance systems making them next to impossible to use in low-end systems.

The tagOk\_h and tagOk\_l signals are synchronous, and external logic must guarantee setup and hold requirements with respect to the CPU clock. This implies very fast logic, since the CPU clock may run at 200 MHz for the binned parts.

Furthermore, the only thing that tagOk does is stall a sequencer in the EVx bus interface unit. EVx does not tri-state the busses that run between EVx and the external cache RAMs. External logic must supply the necessary multiplexing functions in the address and data path.

If the tagOk is true at a CPU clock edge, the external logic is guaranteeing that the tagCtl and tagAdr RAMs were owned by EVx in the previous BC\_RD\_SPD+1 CPU cycles, that the tagCtl RAMs will be owned by EVx in the next BC\_WR\_SPD+1 cycles, that the data RAMs were owned by EVx in the previous BC\_RD\_SPD+1 cycles, and that the data RAMs will be owned by EVx in the next BC\_RD\_SPD+1 CPU cycles or in the next 2\*(BC\_WR\_SPD+1) CPU cycles, whichever is longer.

The bus interface unit samples tagOk in the last two cycles of each tag probe, and only proceeds if tagOk was asserted in both of these cycles. Two cycles of tagOk assertion rather than one was chosen to alleviate a tight circuit path inside the chip. This choice in no way impacts the above stated use of tagOk by external logic. If EVx samples tagOk as false in either of the last two CPU cycles of a tag probe then it stalls until it samples tagOk true in consecutive cycles (at which time all of the above assertions are true, which means, in particular, that any address EVx has been holding on the address bus all this time has made it through the external cache RAMs), and then it proceeds normally.

#### 4.2.7 External Cycle Control

EVx requests an external cycle when it determines that the cycle it wants to run requires module level action.

An external cycle begins when EVx puts a cycle type onto the cReq\_h outputs. Some cycles put an address on the adr\_h outputs, and additional information (low-order address bits, I/D stream indication, write masks) on the cWMask\_h outputs. All of these outputs are synchronous, and EVx meets setup and hold requirements with respect to the system clock.

The cycle types are as follows.

**Table 4-6: Cycle Types**

cReq_h[2]	cReq_h[1]	cReq_h[0]	Type
F	F	F	IDLE
F	F	T	BARRIER
F	T	F	FETCH
F	T	T	FETCHM
T	F	F	READ_BLOCK
T	F	T	WRITE_BLOCK
T	T	F	LDxL
T	T	T	STxC

A BARRIER cycle is generated by the MB instruction. Normally all the module does with this cycle is acknowledge it. Modules which have write buffers between EVx and the memory system must drain these buffers before the cycle is acknowledged to guarantee that machine checks caused by transport and/or memory system errors get posted on the correct side of the MB instruction.

The FETCH and FETCHM cycles are generated by the FETCH and FETCHM instructions, respectively. The address bus contains the effective address of the FETCH or FETCHM instruction. These addresses can be used by module level prefetching logic. Simple systems simply acknowledge the cycles.

The READ\_BLOCK cycle is generated on read misses. External logic reads the addressed block from memory and supplies it, 128 bits at a time, to EVx via the data bus. External logic may also write the data into the external cache, after perhaps writing a victim.

The WRITE\_BLOCK cycle is generated on write misses, and on writes to shared blocks. External logic pulls the write data, 128 bits at a time, from EVx via the data bus, and writes the valid longwords to memory. External logic may also write the data into the external cache, after perhaps writing a victim.

The LDxL cycle is generated by the interlocked load instructions. The cycle works just like a READ\_BLOCK, although the external cache has not been probed (so the external logic needs to check for hits), and the address has to be latched into a locked address register.

The STxC cycle is generated by the conditional store instructions. The cycle works just like a WRITE\_BLOCK, although the external cache has not been probed (so that external logic needs to check for hits), and the cycle can be acknowledged with a failure status.

On WRITE\_BLOCK and STxC cycles the cWMask\_h pins supply longword write masks to the external logic, indicating which longwords in the 32-byte block are, in fact, valid. A cWMask\_h bit is true if the longword is valid. WRITE\_BLOCK commands can have any combination of mask bits set. STxC cycles can only have combinations that correspond to a single longword or quadword.

Address bits [4..2]

On READ\_BLOCK and LDxL cycles the cWMask\_h pins have additional information about the miss overloaded onto them. The cWMask\_h[1..0] pins contain miss address bits [4..3] (indicating the address of the quadword that actually missed), which is needed to implement quadword read granularity to I/O devices. The cWMask\_h[2] pin is true if the miss is a D-stream reference, and false if the miss is an I-stream reference.

The cycle remains on the external interface until external logic acknowledges it, by placing an acknowledgment type on the cAck\_h pins. The cAck\_h inputs are synchronous, and external logic must guarantee setup and hold requirements with respect to the system clock.

The acknowledgment types are as follows.

**Table 4-7: Acknowledgment Types**

cAck_h[2]	cAck_h[1]	cAck_h[0]	Type
F	F	F	IDLE
F	F	T	HARD_ERROR
F	T	F	SOFT_ERROR
F	T	T	STxC_FAIL
T	F	F	OK

EVx behavior in response to cAck\_h encodings others than those listed above is UNDEFINED.

The HARD\_ERROR type indicates that the cycle has failed in some catastrophic manner. EVx latches sufficient state to determine the cause of the error, and initiates a machine check.

The SOFT\_ERROR type indicates that a failure occurred during the cycle, but the failure was corrected. EVx latches sufficient state to determine the cause of the error, and initiates a corrected error interrupt.

The STxC\_FAIL type indicates that a STxC cycle has failed. It is UNDEFINED what happens if this type is used on anything but an STxC cycle.

The OK type indicates success.

The dRAck\_h pins inform EVx that read data is valid on the data bus, if the data should be cached, and if ECC checking and correction or parity checking should be attempted. The dRAck\_h inputs are synchronous, and external logic must guarantee setup and hold requirements with respect to the system clock. If dRAck\_h is sampled IDLE at a system clock then the data bus is ignored. If dRAck\_h is sampled non IDLE at a system clock then the data bus is latched at that system clock, and external logic must guarantee that the data meets setup and hold with respect to the system clock.

The acknowledgment types are as follows.

**Table 4–8: Read Data Acknowledgment Types**

dRAck_h[2]	dRAck_h[1]	dRAck_h[0]	Type
F	F	F	IDLE
T	F	F	OK_NCACHE_NCHK
T	F	T	OK_NCACHE
T	T	F	OK_NCHK
T	T	T	OK

EVx behavior in response to dRAck\_h encoding others than those listed above is UNDEFINED.

The first non IDLE sample of dRAck\_h tells EVx to sample data bytes [15..0], and the second non IDLE sample of dRAck\_h tells EVx to sample data bytes [31..16]. External logic may drive the second dRAck\_h and the cAck\_h during the same system clock.

READ\_BLOCK and LDxL transactions may be terminated with HARD\_ERROR status before all expected dRAck\_h cycles are received. Here the behavior of EV3 and EV4 differ slightly. In EV3 the affected primary cache block is invalidated, and its data contents are UNPREDICTABLE. In EV4 the contents of the entire cache block, including its tag and valid bit, are UNPREDICTABLE. In both EV3 and EV4 a machine check is posted.

EVx may use D-stream primary cache fill data as soon as it is received, including data received in the first half of a READ\_BLOCK transaction which is later terminated with HARD\_ERROR. EVx does not use any I-stream primary cache fill data until it successfully receives the entire cache block.

EVx does not change its interpretation of dRAck\_h[1..0] based on cAck\_h if all expected dRAck's are received, so external logic must avoid caching and/or ECC/parity checking data which is known to be garbage if it cares.

EVx behavior is UNDEFINED if dRAck\_h is asserted in a non-read cycle.

EVx checks dRAck\_h[0] (the bit that determines if the block is ECC/parity checked) during both halves of the 32-byte block. It is legal, but probably not useful, to check only one half of the block.

EV3 checks dRAck\_h[1] (the bit that determines if the block is cached or not) during the second half of the 32-byte block. EV4 checks dRAck\_h[1] during the first half of the 32-byte block.

The dOE\_1 inputs tells EVx if it should drive the data bus. It is a synchronous input, so external logic must guarantee setup and hold with respect to the system clock. If dOE\_1 is sampled true at a system clock then EVx drives the data bus at the system clock if it has a WRITE\_BLOCK or STxC request pending (the request may already be on the cReq pins, or it may appear on the cReq pins at the same system clock edge as the data appears). If dOE\_1 is sampled false at the system clock then EVx tri-states the data bus on the next system clock cycle. The cycle type is factored into the enable so that systems can leave dOE\_1 asserted unless it is necessary to write a victim.

The dWSel\_h inputs tells EVx which half of the 32-byte block of write data should be driven onto the data bus (dOE\_l permitting). They are synchronous inputs, so external logic must guarantee setup and hold with respect to the system clock. If dWSel\_h[1] is sampled false at the end of a system clock cycle then bytes [15..0] are driven onto the data bus in the next system clock cycle. If dWSel\_h[1] is sampled true at the end of a system clock cycle then bytes [31..16] are driven onto the data bus in the next system clock cycle. Once dWSel\_h[1] has been sampled true bytes [15..0] are lost; there is no backing up.

#### 4.2.8 Primary Cache Invalidate

External logic needs to be able to invalidate primary data cache blocks to maintain coherence. EVx provides a mechanism to perform the necessary invalidates, but enforces no policy as to when invalidates are needed. Simple systems may choose to invalidate more or less blindly, and complex systems may choose to implement elaborate invalidate filters.

There are two situations where entries in the on-chip Dcache may need to be invalidated.

The first situation is the obvious one. Any time an external agent updates a block in memory (for example, an I/O device does a DMA transfer into memory), and that block has been loaded into the external cache, then the external cache block must be either invalidated or updated. If that external cache block has been loaded into the Dcache then that Dcache block must be invalidated.

The second situation is more subtle. If a system is maintaining the Dcache as a subset of the external cache, and an Icache miss results in an external cache block being replaced, and that external cache block has been loaded into Dcache, then an invalidate is needed.

External logic invalidates an entry in the Dcache by asserting the dInvReq\_h signal. EVx samples dInvReq\_h at every system clock. When EVx detects dInvReq\_h asserted, it invalidates the block in the Dcache whose index is on the iAdr\_h pins.

EVx can accept an invalidate at every system clock.

The dInvReq\_h input is synchronous, and external logic must guarantee setup and hold with respect to the system clock. The iAdr\_h inputs are also synchronous, and external logic must guarantee setup and hold with respect to the system clock in any cycle in which dInvReq\_h is true.

#### 4.2.9 Interrupts

External interrupts are fed to EVx via the irq\_h bus. The 6 interrupts are identical; they may be asynchronous; they are level sensitive; and they can be individually masked by PALcode.

It is expected that on most ALPHA systems the combination of hardware and PALcode will use these 6 inputs as a power fail interrupt, a halt interrupt, and as 4 external interrupts (with the timer interrupt, the interprocessor interrupt, and the corrected read data interrupt wired to their normal IPL) but this is not enforced by EVx. Low-end systems could, for example, use all of them as device interrupts, and arrange that its PALcode treated them all as IPL20 interrupts, using fixed vectors. See Section 2.3.3 for more details on interrupts.

To aid pattern-driven chip testers, the irq\_h pins may be driven synchronously with respect to the system clock. See chapter Chapter 6 for the setup and hold requirements of the irq\_h pins with respect to the system clock for this case.

#### 4.2.10 Electrical Level Configuration

EVx can drive and receive either CMOS levels or 100K ECL levels (with assistance from resistors on the module).

The vRef input supplies a reference voltage to the input sense circuits. If external logic ties this to VSS + 1.4V then all inputs sense TTL levels. If external logic ties this to VDD-1.3V (which can be obtained, for example, from the VBB output of an MC100E111) then all inputs sense ECL 100K levels.

The eclOut\_h input selects the output levels. If external logic ties this false then all outputs generate CMOS levels. If external logic ties this true then all outputs are switched into a mode in which external resistors can be used to generate ECL 100K compatible levels.

#### 4.2.11 Performance Monitoring

The perf\_cnt\_h[1..0] pins provide a means of giving EV4's internal performance monitoring hardware access to off-chip events. These pins are system clock synchronous inputs which may be selected via the ICCSR IPR to be inputs to the performance counters inside the EV4 chip. If in a given system clock cycle a perf\_cnt\_h pin is sampled TRUE, and the pin is selected as the source of its respective performance counter, then the counter will increment.

The perf\_cnt\_h[1..0] signals are unused in EV3.

#### 4.2.12 Tristate

The tristate\_l signal, if asserted, causes EV4 to float all of its output and bidirectional pins with the exception of cpuClkOut\_h, and causes EV3 to float all of its output and bidirectional pins with the exception of cpuClkOut\_h, sysClkOut1\_h, sysClkOut1\_l, sysClkOut2\_h and sysClkOut2\_l. When tristate\_l is asserted, EVx is forced into the reset state, but the irq\_h pins are not resampled.

#### 4.2.13 Continuity

The cont\_l signal, if asserted, causes EVx to connect all of its pins to VSS, with the exception of clkIn\_h, clkIn\_l, testClkIn\_h, testClkIn\_l, cpuClkOut\_h, sysClkOut1\_h, sysClkOut1\_l, sysClkOut2\_h, sysClkOut2\_l, VREF and cont\_l.

### 4.3 64-Bit Mode

EVx may be configured at reset to use a 64-bit wide external data bus, in which case data\_h[127..64] and check\_h[27..14] are not used. In EV4 these pins are internally pulled to VSS, while in EV3 they are left floating.

The dataA\_h[3] pin is used as an additional address line for the external cache data RAMs. Like the dataA\_h[4] pin, it should drive a two input NOR gate, with the other input being driven by external logic. EVx drives dataA\_h[3] false during reset, during external cache hold, and during any external cycle.

The dWSel\_h[0] pin should be used by external logic along with the dWSel\_h[1] pin to select which quadword of a 32-byte block is driven onto data\_h[63..0] during each system clock cycle of an external WRITE\_BLOCK or STxC transaction. The relationship between dWSel\_h[1..0] and the selected bytes of the 32-block block is as follows:

**Table 4–9: dWSEL\_h**

dWSEL_h[1..0]	Selected Bytes
00	[07..00]
01	[15..08]
10	[23..16]
11	[31..24]

External logic must select quadwords in increasing order within the 32-byte block, but is free to skip over any quadword which does not have corresponding longword mask bits TRUE in `cWMask_h[7..0]`.

Systems should ignore `dataCEOE_h[3..2]` and `dataWE_h[3..2]`.

External cache read hit transactions are extended to consist of four cache read cycles in 64-bit mode, where each cache read cycle is  $(BC\_RD\_SPD + 1)$  CPU cycles in duration. The first cache read cycle consists of a tag probe and data read, while the subsequent three cache read cycles consist of data reads. The EVx bus interface optimizes the external cache read hit transaction by wrapping cache read cycles around the quadword which EVx originally requested. The `dMapWE_h` pin asserts 1 CPU cycle into the second cache read cycle and remains asserted until one CPU cycle before the end of the fourth cache read cycle.

External cache write hit transactions consist of one cache tag probe cycle which is  $(BC\_RD\_SPD + 1)$  CPU cycles long, followed by one, two, three or four external cache write cycles which are each  $(BC\_WR\_SPD + 1)$  cycles long. The EVx bus interface uses the minimum number of cache write cycles required to write the necessary longwords within the 32-byte block.

Note that the maximum latency from `holdReq_h` assertion to `holdAck_h` assertion in 64-bit mode is longer than in 128-bit mode. Also, the guarantee which external logic must make as to the availability of the external cache data RAMs when asserting `tagOk` is different for 64-bit mode than for 128-bit mode.

For external `READ_BLOCK` and `LDxL` transactions the EVx chip normally expects four distinct `dRAck_h` acknowledgment cycles. The first non-IDLE `dRAck_h` sample informs EVx to sample data bytes [7..0], the second to sample data bytes [15..8], and so on. Each quadword is parity/ECC checked based on the `dRAck_h` code supplied with that quadword. In EV3 the `dRAck_h` code supplied with the fourth quadword determines whether the 32-byte block is cached, while in EV4 the `dRAck_h` code supplied with the first quadword performs this function.

## 4.4 Transactions

### 4.4.1 Reset


External logic resets EVx by asserting `reset_l`. When EVx detects the assertion of `reset_l` it terminates all external activity, and places the output signals on the external interface into the following state. Note that all of the control signals have been placed in the state that allows external access to the external cache.

**Table 4-10: Reset State**

Pin	State
sRomOE_l	F
sRomClk_h	T
adr_h	Z
data_h	Z
check_h	Z
tagCEOE_h	F
tagCtlWE_h	F
tagCtlV_h	Z
tagCtlS_h	Z
tagCtlD_h	Z
tagCtlP_h	Z
dataCEOE_h	F
dataWE_h	F
dataA_h	F
holdAck_h	F
cReq_h<2:0>	FFF

After asserting reset\_l for long enough to reset the serial ROM (100 ns), external logic negates reset\_l.

When EVx detects reset\_l negate it may load bits from an external serial ROM into its internal Icache, based on the value placed on icMode\_h[1..0]. The timing is shown below (assuming EVx only read 3 bits from the serial ROM):




Each half-tick of the sRomClk\_h signal is 63 CPU cycles long, which guarantees the 200ns clock high and clock low specifications and the 400ns clock to data specification of the serial ROM with 5ns CPU cycles.

Recall that it is possible to disable the serial ROM mechanism altogether - see Section 4.2.3.

#### 4.4.2 Fast External Cache Read Hit

A fast external cache read consists of a probe read (overlapped with the first data read), followed by the second data read if the probe hits.

The following diagram assumes that the external cache is using 4 cycle reads (BC\_RD\_SPD = 3), 4 cycle writes (BC\_WR\_SPD = 3), chip enable control OE = L).




If the probe misses then the cycle aborts at the end of clock 3.

If the probe hits and the miss address had bit 4 set then the two data reads would have been swapped (dataA\_h[4] would have been true in cycles 0, 1, 2, 3, and would have been false in cycles 4, 5, 6, 7).

#### 4.4.3 Fast External Cache Write Hit

A fast external cache write consists of a probe read, followed by 1 or 2 data writes.

The following diagram assumes that the external cache is using 4 cycle reads (BC\_RD\_SPD = 3), 4 cycle writes (BC\_WR\_SPD = 3), chip enable control (OE = L), and a 2 cycle write pulse centered in the 4 cycle write (BC\_WE\_CTL[15..1] = LLLLLLLLLLLLLLHH).




Note that EVx drives the tagCtl\_h pins one CPU cycle later than it drives the data\_h and check\_h pins relative to the start of the write cycle. This is because, unlike data\_h and check\_h, the tagCtl\_h field must be read during the tag probe which proceeds the write cycle. Since EVx can switch its pins to a low impedance state much more quickly than most RAMs can switch their pins to a high impedance state, EVx waits one CPU cycle before driving the tagCtl\_h pins in order to minimize tristate driver overlap.

If the probe misses then the cycle aborts at the end of clock 3.

#### 4.4.4 READ\_BLOCK Transaction

A READ\_BLOCK transaction appears at the external interface on external cache read misses, either because it really was a miss, or because the external cache has not been enabled.




0. The cReq\_h pins are always idle in the system clock cycle immediately before the beginning of an external transaction. The adr\_h pins always change to their final value (with respect to a particular external transaction) at least one CPU cycle before the start of the transaction.
1. The READ\_BLOCK transaction begins. EVx has already placed the address of the block containing the miss on adr\_h. EVx places the quadword-within-block and the I/D indication on cWMask\_h. EVx places a READ\_BLOCK command code on cReq\_h. EVx will clear the RAM control pins (dataA\_h[4..3], dataCEOE\_h[3..0] and tagCEOE\_h) no later than one CPU cycle after the system clock edge at which the transaction begins.
2. The external logic obtains the first 16 bytes of data. Although a single stall cycle has been shown here, there could be no stall cycles, or many stall cycles.
3. The external logic has the first 16 bytes of data. It places it on the data\_h and check\_h busses. It asserts dRAck\_h to tell EVx that the data and check bit busses are valid. EVx detects dRAck\_h at the end of this cycle, and reads in the first 16 bytes of data at the same time.
4. The external logic obtains the second 16 bytes of data. Although a single stall cycle has been shown here, there could be no stall cycles, or many stall cycles.
5. The external logic has the second 16 bytes of data. It places it on the data\_h and check\_h busses. It asserts dRAck\_h to tell EVx that the data and check bit busses are valid. EVx detects dRAck\_h at the end of this cycle, and reads in the second 16 bytes of data at the same time. In addition, the external logic places an acknowledge code on cAck\_h to tell EVx that the READ\_BLOCK cycle is completed. EVx detects the acknowledge at the end of this cycle, and may change the address.
6. Everything is idle. EVx could start a new external cache cycle at this time.

Since external logic owns the RAMs by virtue of EVx having deasserted its RAM control signals at the beginning of the transaction, external logic may cache the data by asserting its write pulses on the external cache during cycles 3 and 5.

EVx performs ECC checking and correction (or parity checking) on the data supplied to it via the data and check busses if so requested by the acknowledge code. It is not necessary to place data into the external cache to get checking and correction.

## 4.4.5 Write Block

A WRITE\_BLOCK transaction appears at the external interface on external cache write misses (either because it really was a miss, or because the external cache has not been enabled), or on external cache write hits to shared blocks.



0. The cReq\_h pins are always idle in the system clock cycle immediately before the beginning of an external transaction. The adr\_h pins always change to their final value (with respect to a particular external transaction) at least one CPU cycle before the start of the transaction.
1. The WRITE\_BLOCK cycle begins. EVx has already placed the address of the block on adr\_h. EVx places the longword valid masks on cWMask\_h. EVx places a WRITE\_BLOCK command code on cReq\_h. EVx will clear the RAM control pins (dataA\_h[4..3], dataCEOE\_h[3..0] and tagCEOE\_h) no later than one CPU cycle after the system clock edge at which the transaction begins.
2. The external logic detects the command and asserts dOE\_l to tell EVx to drive the first 16 bytes of the block onto the data bus. The timing shown for dOE\_l is chosen for discussion purposes - external logic may in fact assert dOE\_l by default and only deassert when it needs to read the data RAMs, such as when writing back a victim block.
3. EVx drives the first 16 bytes of write data onto the data\_h and check\_h busses, and the external logic writes it into the destination. Although a single stall cycle has been shown here, there could be no stall cycles, or many stall cycles.
4. The external logic asserts dOE\_l and dWSel\_h to tell EVx to drive the second 16 bytes of data onto the data bus.
5. EVx drives the second 16 bytes of write data onto the data\_h and check\_h busses, and the external logic writes it into the destination. Although a single stall cycle has been shown here, there could be no stall cycles, or many stall cycles. In addition, the external logic places an acknowledge code on cAck\_h to tell EVx that the WRITE\_BLOCK cycle is completed. EVx detects the acknowledge at the end of this cycle, and changes the address and command to their next values.
6. Everything is idle. EVx may start a new external cache access at this time.

Since external logic owns the RAMs by virtue of EVx having deasserted its RAM control signals at the beginning of the transaction, external logic may cache the data by asserting its write pulses on the external cache during cycles 3 and 5.

EVx performs ECC generation (or parity generation) on data it drives onto the data bus.

Although in the above diagram external logic cycles through both 128-bit chunks of potential write data, this need not always be the case. External logic must pull from the EVx chip only those 128-bit chunks of data which contain valid longwords as specified by the cWMask\_h signals. The only requirement is that if both halves are pulled from EVx, then the lower half must be pulled before the upper half.

#### 4.4.6 LDxL Transaction

An LDxL transaction appears at the external interface when an interlocked load instruction is executed. The external cache is not probed. With the exception of the command code output on the cReq pins, the LDxL transaction is exactly the same as a READ\_BLOCK transaction. See section Section 4.4.4.

#### 4.4.7 STxC Transaction

An STxC transaction appears at the external interface when a conditional store instruction is executed. The external cache is not probed.


The STxC transaction is the same as the WRITE\_BLOCK transaction, with the following exceptions:

0. The code placed on the cReq pins is different.
1. The cWMask field will never validate more than a single longword or quadword of data.
2. External logic has the option of making the transaction fail by using the cAck code of STxC\_FAIL. It may do so without asserting either dOE\_l or dWSel\_h.

See section Section 4.4.5.

#### 4.4.8 BARRIER Transaction


A BARRIER transaction appears on the external interface as a result of an MB instruction. The acknowledgment of the BARRIER transaction tells EVx that all invalidates have been supplied to it, and that any external write buffers have been pushed out to the coherence point. Any errors detected during these operations can be reported to EVx when the BARRIER transaction is acknowledged.



0. The BARRIER transaction begins. EVx places the command code for BARRIER onto the cReq\_h outputs.
1. The external logic notices the BARRIER command, and since it has completed processing the command (it isn't going to do anything), it places an acknowledge code on the cAck\_h inputs.
2. EVx detects the acknowledge on cAck\_h, and removes the command. The external logic removes the acknowledge code from cAck\_h. The cycle is finished.

#### 4.4.9 FETCH Transaction

A FETCH transaction appears on the external interface as a result of a FETCH instruction. The transaction supplies an address to the external logic, which may choose to ignore it, or use it as a memory-to-cache prefetching hint.



0. The cReq\_h pins are always idle in the system clock cycle immediately before the beginning of an external transaction. The adr\_h pins always change to their final value (with respect to a particular external transaction) at least one CPU cycle before the start of the transaction.
1. The FETCH transaction begins. EVx has already placed the effective address of the FETCH on the address outputs. EVx places the command code for FETCH on the cReq\_h outputs. EVx will clear the RAM control pins (dataA\_h[4..3], dataCEOE\_h[3..0] and tagCEOE\_h) no later than one CPU cycle after the system clock edge at which the transaction begins.
2. The external logic notices the FETCH command, and since it has completed processing the command (it isn't going to do anything), it places an acknowledge code on the cAck\_h inputs.
3. EVx detects the acknowledge on cAck\_h, and removes the address and the command. The external logic removes the acknowledge code from cAck\_h. The cycle is finished.

#### 4.4.10 FETCHM Transaction

A FETCHM transaction appears on the external interface as a result of a FETCHM instruction. The transaction supplies an address to the external logic, which may choose to ignore it, or use it as a memory-to-cache prefetching hint. With the exception of the command code placed on cReq\_h, the FETCHM transaction is the same as the FETCH transaction. See section Section 4.4.9.

## Chapter 5

---

### DC Characteristics

#### 5.1 Overview

EV3 and EV4 are capable of running in a CMOS/TTL environment or an ECL environment. The chips will be tested and characterized in a CMOS environment. The specifications below assume a CMOS/TTL environment. Differences for an ECL environment are noted in Section 5.2.

##### 5.1.1 Power Supply

In CMOS mode the VSS pins are connected to 0.0V, and the VDD pins are connected to 3.3V, +/- 5%.

To prevent damage to EV4, it is important that the 3.3V power supply be stable before any of EV4's input or bidirectional pins be allowed to rise above 4.0V. System designers should note that this is exactly opposite to the rule used by 5.0V inputs in CMOS-3, so care should be taken when "borrowing" power supplies from CMOS-3 systems.

To help in meeting this requirement, the assertion levels of EV4's input pins have been arranged so that their default state is the electrical low state. This makes them active high, with the exception of tagOk\_l and dOE\_l, which are true by default.

##### 5.1.2 Reference Supply

The vRef analog input should be connected to a 1.4V +/-10% reference supply.

##### 5.1.3 Input Clocks

clkIn (\_h\_l) is expected to be a differential signal generated from an ECL oscillator circuit, although non-ECL circuits may also be used. It may be AC coupled, with a nominal DC bias of VDD/2 set by a high-impedance (i.e. >1K) resistive network on chip. It need not be AC coupled if VDD is used as the VCC supply to the ECL oscillator. See the AC Characteristics chapter for more detail.

## 5.1.4 Signal pins

Input pins are ordinary CMOS inputs with standard TTL levels, see Table 5–1. Once power has been applied and  $v_{Ref}$  has met its hold time, the majority of input pins can be driven by 5.0V (nominal) signals without harming EV4. There are some signals that are sampled before  $v_{Ref}$  is stable, and these signals can not be driven above the power supply. These signals are:

- dcOk\_h
- tristate\_l
- cont\_l
- eclOut\_h

Output pins are ordinary 3.3V CMOS outputs. Although output signals are rail-to-rail, timing is specified to standard TTL levels, see Table 5–1.

Bidirectional pins are ordinary 3.3V CMOS bidirectional. On input, they act like input pins. On output, they drive like output pins.

Once power has been applied, input (except noted above) and bidirectional pins can be driven to a maximum DC voltage of 5.5V without harming EV4 (it is not necessary to use static RAMS with 3.3V outputs).

**Table 5–1: CMOS DC Characteristics**

Parameter		Requirements			
Symbol	Description	Min	Max	Units	Test Conditions
<b>TTL Inputs/Outputs</b>					
Vih	High level input voltage	2.0		V	
Vil	Low level input voltage		0.8	V	
Voh	High level output voltage	2.4		V	Ioh = -100uA
Vol	Low level output voltage		0.4	V	Iol = 3.2mA
<b>Power/Leakage</b>					
Icin	Clock input Leakage	-50	50	uA	-0.5<Vin<5.5V
Iil	Input leakage current	10	10	uA	0<Vin<Vdd V
Iol	Output leakage current (three-state)	-10	-10	uA	



## 5.3 Power Dissipation

A comprehensive power dissipation analysis consisting of both analytic and empirical techniques was performed on EV3. Once a program that caused maximum EV3 dynamic power dissipation was identified, it was run on the logic simulator and using analysis tools, EV4 power dissipation was analytically predicted. The results from that analysis are shown in Table 5-2.

**Table 5-2: EV4 Power Dissipation @Vdd=3.45V**

Speed	Min	Typ	Max	Units
5.0ns	24	29.5	36	Watts
6.6ns	19	23	27.5	Watts

The minimum power occurs during reset, the Typ column is the worst case average program and the Max column is the worst case pathological program. An important observation is the fact that all normal programs observed to date (both stand-alone and under ULTRIX) run in a range between Min and Typ. So while the pathological case is theoretically possible, it is extremely unlikely in practice. The following approach is recommended for system designers:

- Design the EV4 heat sink and thermal environment to keep the die temperature to 85C for the Typ power case. This is certainly the limiting case for average power dissipation to be used for long term reliability assessment. With Typ designed for 85C, then in all cases, Max will result in die temperatures under the 100C design, test and process qual limits.
- Design the overall enclosure and the power supply to handle the Max power case.

As a further refinement, it is possible to account for applications where the maximum supply voltage is other than 3.45V and/or the operating frequency is not 150 or 200MHz. The formulae for calculating Idd under various conditions are as follows:

$$I_{dd} (\text{Min}) = 116\text{mA/V} + 9.6\text{mA/V*MHz}$$

$$I_{dd} (\text{Typ}) = 116\text{mA/V} + 11.7\text{mA/V*MHz}$$

$$I_{dd} (\text{Max}) = 116\text{mA/V} + 14.4\text{mA/V*MHz}$$

## Chapter 6

---

### AC Characteristics


This chapter contains the AC specification for EV4. Timing parameters are given for the nominal speed binned (6.6ns) parts.

#### 6.1 vRef

vRef is an analog reference voltage used by the input buffers of all signals except clkIn\_h\_l, testclkIn\_h\_l, tagOk\_h\_l, dcOk\_h, eclOut\_h, tristate\_l, and cont\_l. Note that upon power up, reset\_l cannot be sampled until vRef is stable. There is a large internal capacitance on vRef, and an RC delay between its pin and the input buffers. Therefore, systems must not assert dcOk\_h until a suitable interval following the stability of the vRef source. This interval is specified as the greater of 1 $\mu$ s and 10nF \* Zout, where Zout is the vRef source impedance.

#### 6.2 Input Clocks

The input clocks clkIn\_h\_l and testclkIn\_h\_l are received differentially, then XORed to provide the time-base for EV4 when dcOk\_h is asserted. We expect testclkIn\_h\_l to be used only by testers unable to drive clkIn\_h\_l at full speed. The terminations on these signals are designed to be compatible with system oscillators of arbitrary DC bias. Schematically, they look as follows:



This is designed to approximate a 50ohm termination for the purpose of impedance matching for those systems (if any) which drive input clocks across long traces. Furthermore, the high impedance bias driver allows a clock source of arbitrary DC bias to be AC coupled to EV4. The peak-to-peak amplitude of the clock source must be between 0.6V and 3.0V as seen by EV4. Either a "square-wave" or a sinusoidal source may be used. Note that full-rail clocks may be driven by testers.

The following table lists the input clock cycle times for the various EV4 bin speeds. Note that the these periods equal one-half the corresponding cpu cycle times.

**Table 6-1: Input Clock Timing**


Name	Fast Bin	Nominal Bin	Slow Bin	Unit
clkIn period min	2.5	3.3	5.0	nS
clkIn period max	tbd	tbd	tbd	nS
clkIn symmetry	50%+/-10%	50%+/-10%	50%+/-10%	percent

### 6.3 cpuClkOut\_h

The cpuClkOut\_h signal is expected to be used only by an ECL synchronizer in systems using the tagOk protocol. In order to accommodate ECL levels, the driver consists of only a PMOS pullup device. ECL 100K levels may be constructed with a 50ohm board resistor in series with the driver and a 100ohm board resistor between the load and (Vdd - 2V). CMOS Vdd must equal ECL Vcc in this scheme. Note that the trace must be short to insure good signal integrity if, as expected, the board impedance is not in the vicinity of 100ohm.

## 6.4 Test Configuration

All outputs and bidirectional signals including clocks but excluding `cpuClkOut_h` are specified with respect to a standard 40pF load as shown below. All timing is specified with respect to the crossing of standard TTL input levels at 0.8V and 2.0V.




## 6.5 Fast Cycles on External Cache

From a system standpoint, fast cycles on the external cache are completely unclocked. The two cases of read and write cycles require separate treatment.

### 6.5.1 Fast Read Cycles

External logic must meet the maximum flow-through delay, as defined with respect to the circuits below.



"Address" refers to `adr_h` and `dataA_h`. "Control" refers to `dataCEOE_h` and `tagCEOE_h`. "Data" refers to `data_h`, `check_h`, `tagAdr_h`, and `tagCtl_h`. Assume that address/control is driven from the same EV4 internal clock edge in the two cases above. External flow-through delay is defined as the delay between address/control valid to the 40pF standard load in the left-hand case and data valid to EV4 in the right-hand case. It may not exceed the fast read cycle time (i.e. `BC_RD_SPD+1` cpu cycles) less 5.0ns. EV4 guarantees that its address drivers are enabled at least one cpu cycle prior to a fast cache access, such that `adr_h` need never be pulled down from 5V during the cycle.

## 6.5.2 Fast Write Cycles

External logic must guarantee that fast writes complete. Data, address, and control (including dataWE\_h and tagCtlWE\_h) are driven by EV4 with identical timing from its internal clock. Actual pulse widths are at least the nominal width less 1.5ns, or 2.9ns on lines precharged to 5V (i.e. data lines following a probe read). The timing of dMapWE\_h during dcache read hits is specified in the same way.

## 6.6 External Cycles

All external cycle timing is referenced to the rising edge of sysClkOut1\_h. Input setup and hold times and output delay and enable times are referenced to the point at which sysClkOut1\_h crosses 0.8V. (Output enable time is defined as output delay time from a tri-stated state. It may differ from the nominal delay because it may entail pulling down from a 5V level.) Output hold times are referenced to the point at which sysClkOut1\_h crosses 2.0V. They denote the times beyond sysClkOut1\_h for which outputs hold their valid values from the previous cycle. Note that these times are negative, meaning that data may lose validity BEFORE sysClkOut1\_h becomes valid high. (This is possible because there is no cause-effect relationship between the system clock outputs and data. In fact, the system clock outputs are nothing more than data pins which happen to switch in a fixed pattern.) Address enable timing is relevant only for systems using the holdReq protocol with two cpu cycles per system cycle. All bidirectional lines may be considered enable or disabled simultaneously with the rising edge of sysClkOut1\_h.

**Table 6-2: External Cycles**

<b>Name</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
<b>Enable, sysClkOut1_h to</b>			
adr_h, data_h, check_h		2.9	nS
<b>Output Delay, sysClkOut1_h to</b>			
adr_h, data_h, check_h, cReq_h, cWMask_h, holdAck_h		1.5	nS
<b>Output hold, sysClkOut1_h to</b>			
adr_h, data_h, check_h, cReq_h, cWMask_h, holdAck_h	-1.5		nS
<b>Input Setup relative to sysClkOut1_h</b>			
dRack_h, dWSel_h, dOE_l	9.3		nS
cAck_h	$T_{cyc}/2 + 6.0$		nS
holdReq_h	4.8		nS
dInvReq_h, iAdr_h	4.5		nS
data_h, check_h	3.5		nS
<b>Input Hold relative to sysClkOut1_h</b>			
cAck_h, dRack_h, dWSel_h, dOE_l	0		nS
data_h, check_h	0		nS
holdReq_h, dInvReq_h, iAdr_h	0		nS

The cAck\_h input setup time is a function of the chip cycle time( $T_{cyc}$ ). At the nominal 6.6nS cycle time, required setup on the cAck\_h pin is 9.3nS.

## 6.7 tagEq


When active during external cache hold, the timing of tagEq\_l is specified from when its inputs become valid at the EV4 pins.

**Table 6-3: tagEq**

Name	Min	Max	Units
Delay, adr_h -> tagEq_l		17.0	nS
Delay, tagAdr_h -> tagEq_l		17.0	nS

## 6.8 tagOk

The tagOk\_h,\_l signals are expected to be driven to EV4 directly from the final stage of an ECL synchronizer clocked by cpuClkOut\_h. As in the case of fast external cache cycles, the system must meet a maximum flow-through delay. This delay is defined with respect to the circuits below.



Assume that cpuClkOut\_h is driven from the same EV4 internal clock edge in the two cases above. External flow-through delay is defined as the delay between cpuClkOut\_h valid to the 10pF ECL "standard" load in the left-hand case and tagOK\_h,\_l valid to EV4 in the right-hand case. It may not exceed the nominal cpu cycle time less 3.9ns. Note that board resistors must be part of "external logic" in the circuit on the right. For purposes of this specification, cpuClkOut\_h is considered valid when it crosses the ECL threshold "Vbb" (equal to roughly Vcc - 1.3V) and tagOk is considered valid when the differential lines cross each other.

## 6.9 Tester Considerations

### 6.9.1 Asynchronous Inputs

The signals reset\_l, irq\_h, and sRomD\_h (in serial port mode) are asynchronous during normal system operation. However, for test purposes they should be driven synchronously with sysClkOut1\_h with the timing given below. Note once again that these parameters are given with respect to the time at which the rising edge of sysClkOut1\_h crosses 0.8V.

**Table 6–4: Asynchronous Signals on a Tester**

<b>Name</b>	<b>Min</b>	<b>Max</b>	<b>Units</b>
Setup, reset_l -> sysClkOut1_h	5.0		nS
Setup, irq_h -> sysClkOut1_h	5.0		nS
Hold, irq_h -> sysClkOut1_h	0		nS
Setup, sRomD_h -> sysClkOut1_h	5.0		nS
Hold, sRomD_h -> sysClkOut1_h	0		nS

### 6.9.2 Signals Timed from Cpu Clock

Due to the speed of EV4, it is expected that at-speed testing will be done with tester cycle equal to system cycle (i.e. sysClkOut1\_h). However, fast external cache operation and serial ROM operation are timed from internal cpu clock. Therefore, input sampling and output enabling and switching may occur at different time points within a tester cycle from one cycle to the next. Fortunately, the number of such points is finite, equal to the number of cpu cycles per tester cycle. For any given transaction, each signal will have its standard external cycle timing with respect to the rising edge of sysClkOut1\_h OR to a "phantom" edge offset from sysClkOut1\_h by exactly an integer number of cpu cycles. (Note that dataA\_h, dataCEOE\_h, dataWE\_h, tagCEOE\_h, tagCtlWE\_h, and dMapWE\_h have the same delay timing as adr\_h.) Therefore, outputs may be sampled deterministically with appropriate placement of the tester strobe and inputs may be received deterministically with appropriate placement of the drive edge. Bidirectional signals present a different problem. Because the tester can enable or disable a given driver at just one point within its cycle, it must in the worst case drive an input beyond its EV4 sample point by at least (N-1) cpu cycles, where N is the number of cpu cycles per system cycle. However, in the worst case EV4 will enable its drivers just one cpu cycle after sampling (for example, tagCtl\_h following probe write). Therefore, the number of cpu cycles per system cycle must not exceed two to avoid driver conflict between EV4 and the tester.

The serial ROM outputs sRomOE\_l and sRomClk\_h may be strobed with the same timing as the data\_h pins when driven by EV4. The serial ROM input sRomD\_h may be switched with the same timing used in serial port mode.

### 6.10 Scaling for EV3

Prototype systems using EV3 must make allowance for the use of CMOS-3 technology by scaling all timing parameters (except those on vRef) by a factor of 1.5. Systems which use the holdReq protocol with 5V address drivers are further constrained to keep "flow-through delay" on fast cache read cycles less than the nominal fast read cycle time less 9.6ns. In addition, one-half a cpu cycle must be added to the maximum delay between tagAdr\_h and tagEq\_l due to an internal latch on the tagAdr\_h inputs to the tagEq\_l comparator.




## Chapter 7

---

### Package

EV3 and EV4 packages are pin compatible. Figure 7-1 shows pin locations for both EVx chips. Pin numbers are compatible with EVx bodies used in the Artemis/Lyre CAD system.

Figure 7-1: PGA Cavity Up View



# Chapter 8

## Pinout

---

### 8.1 Overview

This chapter contains the entire EV4 pinout ordered by PGA location. In addition, it contains a list of differences between the EV4 pinout and the NVAX+ pinout.

### 8.2 Change History

Name	Date	Comment																														
rrh	10-sep-90	First released this format																														
rrh	19-sep-90	Pin R23, tagAdr<17>, type was changed from B to I. The B was a typo and the change does not represent a functional change.																														
ejm	22-apr-91	The following is a list of changed signals:  <table><thead><tr><th>EV4 SIGNAL</th><th>EV3 SIGNAL</th><th>CHANGE</th></tr></thead><tbody><tr><td>icMode_h&lt;0&gt;</td><td>sromFast</td><td>name chango only</td></tr><tr><td>icMode_h&lt;1&gt;</td><td>scan_h&lt;2&gt;</td><td>new I formerly O</td></tr><tr><td>perf_cnt_h&lt;0&gt;</td><td>perf_h&lt;1&gt;</td><td>new I formerly O</td></tr><tr><td>perf_cnt_h&lt;1&gt;</td><td>perf_h&lt;2&gt;</td><td>new I formerly O</td></tr><tr><td>spare&lt;4&gt;</td><td>scan_h&lt;3&gt;</td><td>new N formerly O</td></tr><tr><td>spare&lt;5&gt;</td><td>scan_h&lt;0&gt;</td><td>new N formerly O</td></tr><tr><td>spare&lt;6&gt;</td><td>scan_h&lt;1&gt;</td><td>new N formerly O</td></tr><tr><td>spare&lt;7&gt;</td><td>perf_h&lt;3&gt;</td><td>new N formerly O</td></tr><tr><td>spare&lt;8&gt;</td><td>perf_h&lt;0&gt;</td><td>new N formerly O</td></tr></tbody></table>	EV4 SIGNAL	EV3 SIGNAL	CHANGE	icMode_h<0>	sromFast	name chango only	icMode_h<1>	scan_h<2>	new I formerly O	perf_cnt_h<0>	perf_h<1>	new I formerly O	perf_cnt_h<1>	perf_h<2>	new I formerly O	spare<4>	scan_h<3>	new N formerly O	spare<5>	scan_h<0>	new N formerly O	spare<6>	scan_h<1>	new N formerly O	spare<7>	perf_h<3>	new N formerly O	spare<8>	perf_h<0>	new N formerly O
EV4 SIGNAL	EV3 SIGNAL	CHANGE																														
icMode_h<0>	sromFast	name chango only																														
icMode_h<1>	scan_h<2>	new I formerly O																														
perf_cnt_h<0>	perf_h<1>	new I formerly O																														
perf_cnt_h<1>	perf_h<2>	new I formerly O																														
spare<4>	scan_h<3>	new N formerly O																														
spare<5>	scan_h<0>	new N formerly O																														
spare<6>	scan_h<1>	new N formerly O																														
spare<7>	perf_h<3>	new N formerly O																														
spare<8>	perf_h<0>	new N formerly O																														
ejm	30-apr-91	remove unused SIG No., replace with Pin No. compatible with Artemis/Lyre files.																														

### 8.3 EV4 Pinout

PGA LOC.	PAD No.	PIN No.	TYPE	NAME
A1	009	001	B	data_h<33>
A2	008	002	B	data_h<97>
A3	004	003	B	data_h<98>
A4	426	004	B	data_h<100>
A5	421	005	B	data_h<38>
A6	418	006	B	check_h<27>
A7	412	007	B	data_h<104>
A8	407	008	B	data_h<42>
A9	403	009	B	data_h<44>
A10	398	010	B	data_h<109>
A11	391	011	B	data_h<47>
A12	387	012	B	data_h<49>
A13	386	013	B	data_h<113>
A14	379	014	B	data_h<52>
A15	373	015	B	check_h<12>
A16	367	016	B	data_h<55>
A17	364	017	B	data_h<120>
A18	358	018	B	data_h<122>
A19	355	019	B	check_h<7>
A20	349	020	B	data_h<60>
A21	347	021	B	data_h<61>
A22	343	022	B	data_h<62>
A23	340	023	B	data_h<127>
A24	337	024	B	check_h<9>
B1	014	025	B	check_h<15>
B2	046	026	P	VDD plane
B3	003	027	B	data_h<35>
B4	039	028	P	VSS plane
B5	424	029	B	data_h<101>
B6	054	030	P	VDD plane
B7	413	031	B	data_h<40>
B8	047	032	P	VSS plane
B9	404	033	B	data_h<107>
B10	062	034	P	VDD plane
B11	394	035	B	data_h<110>
B12	055	036	P	VSS plane
B13	383	037	B	data_h<50>
B14	070	038	P	VDD plane
B15	372	039	B	check_h<26>
B16	063	040	P	VSS plane
B17	363	041	B	data_h<57>
B18	078	042	P	VDD plane
B19	354	043	B	check_h<21>
B20	071	044	P	VSS plane
B21	346	045	B	data_h<125>
B22	086	046	P	VDD plane
B23	079	047	P	VSS plane
B24	335	048	B	check_h<8>

C1	016	049	B	check_h<16>
C2	119	050	P	VSS plane
C3	010	051	B	data_h<96>
C4	002	052	B	data_h<99>
C5	425	053	B	data_h<37>
C6	419	054	B	check_h<13>
C7	414	055	B	data_h<103>
C8	410	056	B	data_h<105>
C9	405	057	B	data_h<43>
C10	399	058	B	data_h<45>
C11	395	059	B	data_h<46>
C12	388	060	B	data_h<112>
C13	382	061	B	data_h<114>
C14	378	062	B	data_h<116>
C15	371	063	B	data_h<54>
C16	366	064	B	data_h<119>
C17	362	065	B	data_h<121>
C18	357	066	B	check_h<11>
C19	351	067	B	data_h<59>
C20	348	068	B	data_h<124>
C21	342	069	B	data_h<126>
C22	336	070	B	check_h<23>
C23	330	071	I	dRAck_h<0>
C24	331	072	N	spare<3>
D1	022	073	B	data_h<94>
D2	017	074	B	check_h<2>
D3	015	075	B	check_h<1>
D4	005	076	B	data_h<34>
D5	427	077	B	data_h<36>
D6	420	078	B	data_h<102>
D7	415	079	B	data_h<39>
D8	411	080	B	data_h<41>
D9	406	081	B	data_h<106>
D10	402	082	B	data_h<108>
D11	396	083	B	check_h<24>
D12	389	084	B	data_h<48>
D13	381	085	B	data_h<51>
D14	375	086	B	data_h<53>
D15	370	087	B	data_h<118>
D16	365	088	B	data_h<56>
D17	359	089	B	data_h<58>
D18	356	090	B	check_h<25>
D19	350	091	B	data_h<123>
D20	341	092	B	data_h<63>
D21	334	093	B	check_h<22>
D22	328	094	I	dRAck_h<2>
D23	152	095	P	VDD plane
D24	325	096	I	dOE_l

E1	023	097	B	data_h<30>
E2	126	098	P	VDD plane
E3	021	099	B	data_h<31>
E4	011	100	B	data_h<32>
E5	226	101	P	VDD plane
E6	235	102	P	VSS plane
E7	234	103	P	VDD plane
E8	243	104	P	VSS plane
E9	242	105	P	VDD plane
E10	255	106	P	VSS plane
E11	397	107	B	check_h<10>
E12	390	108	B	data_h<111>
E13	380	109	B	data_h<115>
E14	374	110	B	data_h<117>
E15	266	111	P	VDD plane
E16	279	112	P	VSS plane
E17	278	113	P	VDD plane
E18	291	114	P	VSS plane
E19	290	115	P	VDD plane
E20	303	116	P	VSS plane
E21	329	117	I	dRAck_h<1>
E22	324	118	I	dWsel_h<0>
E23	323	119	I	dWsel_h<1>
E24	322	120	I	cAck_h<0>
F1	028	121	B	data_h<92>
F2	027	122	B	data_h<29>
F3	026	123	B	data_h<93>
F4	020	124	B	data_h<95>
F5	231	125	P	VSS plane
F6	230	126	P	VDD plane
F7	239	127	P	VSS plane
F8	238	128	P	VDD plane
F9	249	129	P	VSS plane
F10	248	130	P	VDD plane
F11	261	131	P	VSS plane
F12	254	132	P	VDD plane
F13	267	133	P	VSS plane
F14	260	134	P	VDD plane
F15	273	135	P	VSS plane
F16	272	136	P	VDD plane
F17	285	137	P	VSS plane
F18	284	138	P	VDD plane
F19	297	139	P	VSS plane
F20	296	140	P	VDD plane
F21	319	141	I	cAck_h<1>
F22	318	142	I	cAck_h<2>
F23	155	143	P	VSS plane
F24	317	144	I	holdReq_h

G1	033	145	B	data_h<27>
G2	111	146	P	VSS plane
G3	032	147	B	data_h<91>
G4	029	148	B	data_h<28>
G5	360	149	P	VDD plane
G6	369	150	P	VSS plane
G19	N/A	151	P	VDD plane
G20	N/A	152	P	VSS plane
G21	316	153	O	holdAck_h
G22	313	154	O	dataCEOE_h<0>
G23	312	155	O	dataCEOE_h<1>
G24	311	156	O	dataCEOE_h<2>
H1	037	157	B	check_h<4>
H2	036	158	B	check_h<18>
H3	035	159	B	check_h<0>
H4	034	160	B	check_h<14>
H5	361	161	P	VSS plane
H6	352	162	P	VDD plane
H19	N/A	163	P	VSS plane
H20	428	164	P	VDD plane
H21	310	165	O	dataCEOE_h<3>
H22	307	166	O	tagCtlWE_h
H23	142	167	P	VDD plane
H24	306	168	O	cWMask_h<0>
J1	042	169	B	data_h<89>
J2	118	170	P	VDD plane
J3	041	171	B	data_h<26>
J4	040	172	B	data_h<90>
J5	344	173	P	VDD plane
J6	353	174	P	VSS plane
J19	422	175	P	VDD plane
J20	N/A	176	P	VSS plane
J21	305	177	O	cWMask_h<1>
J22	304	178	O	cWMask_h<2>
J23	301	179	O	cWMask_h<3>
J24	300	180	O	cWMask_h<4>
K1	048	181	B	data_h<87>
K2	045	182	B	data_h<24>
K3	044	183	B	data_h<88>
K4	043	184	B	data_h<25>
K5	345	185	P	VSS plane
K6	338	186	P	VDD plane
K19	423	187	P	VSS plane
K20	416	188	P	VDD plane
K21	299	189	O	cWMask_h<5>
K22	298	190	O	cWMask_h<6>
K23	147	191	P	VSS plane
K24	295	192	O	cWMask_h<7>

L1	052	193	B	check_h<19>
L2	103	194	P	VSS plane
L3	051	195	B	data_h<22>
L4	050	196	B	data_h<86>
L5	049	197	B	data_h<23>
L6	339	198	P	VSS plane
L19	408	199	P	VDD plane
L20	294	200	O	dataWE_h<0>
L21	293	201	O	dataWE_h<1>
L22	292	202	O	dataWE_h<2>
L23	289	203	O	dataWE_h<3>
L24	288	204	O	dMapWE_h
M1	059	205	B	data_h<20>
M2	058	206	B	data_h<84>
M3	057	207	B	data_h<21>
M4	056	208	B	data_h<85>
M5	053	209	B	check_h<5>
M6	332	210	P	VDD plane
M19	417	211	P	VSS plane
M20	287	212	O	cReq_h<0>
M21	286	213	O	cReq_h<1>
M22	283	214	O	cReq_h<2>
M23	140	215	P	VDD plane
M24	282	216	N	spare<0>
N1	060	217	B	data_h<83>
N2	110	218	P	VDD plane
N3	061	219	B	data_h<19>
N4	064	220	B	data_h<82>
N5	065	221	B	data_h<18>
N6	333	222	P	VSS plane
N19	400	223	P	VDD plane
N20	275	224	I	tagOk_l
N21	276	225	I	tagOk_h
N22	277	226	O	dataA_h<4>
N23	280	227	O	dataA_h<3>
N24	281	228	O	tagCEOE_h
P1	066	229	B	data_h<81>
P2	067	230	B	data_h<17>
P3	068	231	B	data_h<80>
P4	069	232	B	data_h<16>
P5	072	233	B	data_h<79>
P6	326	234	P	VDD plane
P19	409	235	P	VSS plane
P20	269	236	B	tagCtlS_h
P21	270	237	B	tagCtlD_h
P22	271	238	B	tagCtlP_h
P23	145	239	P	VSS plane
P24	274	240	O	tagEq_l

R1	073	241	B	data_h<15>
R2	095	242	P	VSS plane
R3	074	243	B	data_h<78>
R4	075	244	B	data_h<14>
R5	320	245	P	VDD plane
R6	327	246	P	VSS plane
R19	392	247	P	VDD plane
R20	401	248	P	VSS plane
R21	263	249	I	tagadr_h<19>
R22	264	250	I	tagadr_h<18>
R23	265	251	I	tagadr_h<17>
R24	268	252	B	tagCtlV_h
T1	076	253	B	check_h<17>
T2	077	254	B	check_h<3>
T3	080	255	B	data_h<77>
T4	081	256	B	data_h<13>
T5	321	257	P	VSS plane
T6	314	258	P	VDD plane
T19	393	259	P	VSS plane
T20	384	260	P	VDD plane
T21	258	261	I	tagadr_h<22>
T22	259	262	I	tagadr_h<21>
T23	138	263	P	VDD plane
T24	262	264	I	tagadr_h<20>
U1	082	265	B	data_h<76>
U2	102	266	P	VDD plane
U3	083	267	B	data_h<12>
U4	084	268	B	data_h<75>
U5	308	269	P	VDD plane
U6	315	270	P	VSS plane
U19	376	271	P	VDD plane
U20	385	272	P	VSS plane
U21	252	273	I	tagadr_h<26>
U22	253	274	I	tagadr_h<25>
U23	256	275	I	tagadr_h<24>
U24	257	276	I	tagadr_h<23>
W1	085	277	B	data_h<11>
W2	088	278	B	data_h<74>
W3	089	279	B	data_h<10>
W4	090	280	B	data_h<73>
W5	309	281	P	VSS plane
W6	302	282	P	VDD plane
W19	377	283	P	VSS plane
W20	368	284	P	VDD plane
W21	247	285	I	tagadr_h<29>
W22	250	286	I	tagadr_h<28>
W23	143	287	P	VSS plane
W24	251	288	I	tagadr_h<27>

X1	091	289	B	data_h<9>
X2	087	290	P	VSS plane
X3	092	291	B	data_h<72>
X4	099	292	B	check_h<6>
X5	154	293	P	VDD plane
X6	163	294	P	VSS plane
X7	168	295	P	VDD plane
X8	175	296	P	VSS plane
X9	139	297	I	testClkIn_h
X10	141	298	I	testClkIn_l
X11	180	299	P	VDD plane
X12	167	300	I	clkIn_h
X13	169	301	I	clkIn_l
X14	199	302	P	VSS plane
X15	198	303	P	VDD plane
X16	211	304	P	VSS plane
X17	210	305	P	VDD plane
X18	219	306	P	VSS plane
X19	218	307	P	VDD plane
X20	227	308	P	VSS plane
X21	240	309	I	tagadrP_h
X22	244	310	I	tagadr_h<32>
X23	245	311	I	tagadr_h<31>
X24	246	312	I	tagadr_h<30>
Y1	093	313	B	data_h<8>
Y2	096	314	B	data_h<71>
Y3	097	315	B	data_h<7>
Y4	106	316	B	data_h<68>
Y5	161	317	P	VSS plane
Y6	166	318	P	VDD plane
Y7	165	319	P	VSS plane
Y8	170	320	P	VDD plane
Y9	181	321	P	VSS plane
Y10	174	322	P	VDD plane
Y11	187	323	P	VSS plane
Y12	186	324	P	VDD plane
Y13	193	325	P	VSS plane
Y14	192	326	P	VDD plane
Y15	205	327	P	VSS plane
Y16	204	328	P	VDD plane
Y17	215	329	P	VSS plane
Y18	214	330	P	VDD plane
Y19	223	331	P	VSS plane
Y20	222	332	P	VDD plane
Y21	232	333	B	adr_h<8>
Y22	237	334	B	adr_h<5>
Y23	132	335	P	VDD plane
Y24	241	336	I	tagadr_h<33>

AA1	098	337	B	check_h<20>
AA2	094	338	P	VDD plane
AA3	105	339	B	data_h<5>
AA4	112	340	B	data_h<66>
AA5	117	341	B	data_h<0>
AA6	121	342	I	iAdr_h<6>
AA7	125	343	I	iAdr_h<10>
AA8	136	344	I	vRef
AA9	144	345	O	sysClkOut2_h
AA10	146	346	O	sysClkOut2_l
AA11	157	347	N	spare<6>
AA12	162	348	O	sysClkOut1_h
AA13	164	349	O	sysClkOut1_l
AA14	171	350	I	cont_l
AA15	182	351	I	irq_h<5>
AA16	188	352	N	spare<8>
AA17	191	353	B	adr_h<31>
AA18	197	354	B	adr_h<27>
AA19	202	355	B	adr_h<24>
AA20	213	356	B	adr_h<17>
AA21	217	357	B	adr_h<15>
AA22	225	358	B	adr_h<11>
AA23	233	359	B	adr_h<7>
AA24	236	360	B	adr_h<6>
AB1	100	361	B	data_h<70>
AB2	104	362	B	data_h<69>
AB3	108	363	B	data_h<67>
AB4	113	364	B	data_h<2>
AB5	116	365	B	data_h<64>
AB6	122	366	I	iAdr_h<7>
AB7	129	367	I	iAdr_h<12>
AB8	137	368	I	reset_l
AB9	148	369	I	sRomD_h
AB10	149	370	O	sRomOE_l
AB11	153	371	O	cpuClkOut_h
AB12	159	372	I	dcOk_h
AB13	160	373	I	triState_l
AB14	172	374	I	icMode_h<0>
AB15	179	375	I	irq_h<4>
AB16	185	376	I	perf_cnt_h<0>
AB17	190	377	B	adr_h<32>
AB18	196	378	B	adr_h<28>
AB19	201	379	B	adr_h<25>
AB20	207	380	B	adr_h<21>
AB21	212	381	B	adr_h<18>
AB22	220	382	B	adr_h<14>
AB23	127	383	P	VSS plane
AB24	229	384	B	adr_h<9>

AC1	101	385	B	data_h<6>
AC2	001	386	P	VSS plane
AC3	006	387	P	VDD plane
AC4	114	388	B	data_h<65>
AC5	007	389	P	VSS plane
AC6	123	390	I	iAdr_h<8>
AC7	012	391	P	VDD plane
AC8	128	392	I	iAdr_h<11>
AC9	013	393	P	VSS plane
AC10	150	394	O	sRomClk_h
AC11	018	395	P	VDD plane
AC12	158	396	N	spare<5>
AC13	019	397	P	VSS plane
AC14	177	398	I	irq_h<2>
AC15	024	399	P	VDD plane
AC16	184	400	I	perf_cnt_h<1>
AC17	025	401	P	VSS plane
AC18	195	402	B	adr_h<29>
AC19	030	403	P	VDD plane
AC20	206	404	B	adr_h<22>
AC21	031	405	P	VSS plane
AC22	216	406	B	adr_h<16>
AC23	038	407	P	VDD plane
AC24	228	408	B	adr_h<10>
AD2	107	409	B	data_h<4>
AD3	109	410	B	data_h<3>
AD4	115	411	B	data_h<1>
AD5	120	412	I	iAdr_h<5>
AD6	124	413	I	iAdr_h<9>
AD7	131	414	N	spare<1>
AD8	135	415	I	ec1Out_h
AD9	130	416	I	dInvReq_h
AD10	134	417	N	spare<2>
AD11	151	418	N	spare<4>
AD12	156	419	I	icMode_h<1>
AD13	173	420	I	irq_h<0>
AD14	176	421	I	irq_h<1>
AD15	178	422	I	irq_h<3>
AD16	183	423	N	spare<7>
AD17	189	424	B	adr_h<33>
AD18	194	425	B	adr_h<30>
AD19	200	426	B	adr_h<26>
AD20	203	427	B	adr_h<23>
AD21	208	428	B	adr_h<20>
AD22	209	429	B	adr_h<19>
AD23	221	430	B	adr_h<13>
AD24	224	431	B	adr_h<12>

## 8.4 EV4/NVAX+ Pinout Differences

The following table shows the differences between the EV4 chip pinout and the NVAX+ chip pinout. The NVAX+ pins pp\_data\_h<7:6> and pp\_data\_h<4:3> are normally tristated. NVAX+ will only drive them during chip test.

PGA LOC.	PAD No.	PIN No.	EV4 TYPE	EV4 NAME	NVAX+ TYPE	NVAX+ NAME
E22	324	118	I	dWsel_h<0>	I	pp_cmd_h<0>
E23	323	119	I	dWsel_h<1>	I	pp_cmd_h<1>
E21	329	117	I	dRAck_h<1>	I	pp_cmd_h<2>
L24	288	204	O	dMapWE_h	O	pMapWE_h<0>
AD9	130	416	I	dInvReq_h	I	pInvReq_h<0>
M24	282	216	N	spare<0>	O	pMapWE_h<1>
AD7	131	414	N	spare<1>	I	clk_rst_h
AD10	134	417	N	spare<2>	O	pp_data_h<0>
C24	331	072	N	spare<3>	I	pInvReq_h<1>
AD11	151	418	N	spare<4>	O	pp_data_h<2>
AC12	158	396	N	spare<5>	I	osc16M_H
AA11	157	347	N	spare<6>	O	pp_data_h<1>
AD16	183	423	N	spare<7>	O	pp_data_h<5>
AA16	188	352	N	spare<8>	O	pp_data_h<11>
AB16	185	376	I	perf_cnt_h<0>	O	pp_data_h<3>
AC16	184	400	I	perf_cnt_h<1>	O	pp_data_h<4>
AD8	135	415	I	ec1Out_h	I	test_mode_h
R23	265	251	I	tagadr_h<17>	B	tagadr_h<17>
R22	264	250	I	tagadr_h<18>	B	tagadr_h<18>
R21	263	249	I	tagadr_h<19>	B	tagadr_h<19>
X22	244	310	I	tagadr_h<32>	O	pp_data_h<6>
Y24	241	336	I	tagadr_h<33>	O	pp_data_h<7>
Y22	237	334	B	adr_h<5>	O	adr_h<5>
AA24	236	360	B	adr_h<6>	O	adr_h<6>
AA23	233	359	B	adr_h<7>	O	adr_h<7>
Y21	232	333	B	adr_h<8>	O	adr_h<8>
AB24	229	384	B	adr_h<9>	O	adr_h<9>
AC24	228	408	B	adr_h<10>	O	adr_h<10>
AA22	225	358	B	adr_h<11>	O	adr_h<11>
AD24	224	431	B	adr_h<12>	O	adr_h<12>
AD23	221	430	B	adr_h<13>	O	adr_h<13>
AB22	220	382	B	adr_h<14>	O	adr_h<14>
AA21	217	357	B	adr_h<15>	O	adr_h<15>
AC22	216	406	B	adr_h<16>	O	adr_h<16>

64b mode  
no cache

8-12 *Pinout*

## **Appendix A**

---

### **EV3 and EV4 Chip Summary**

The following two pages are a quick summary of the EV3 and EV4 chip.

**Table A-1: EV3 Chip Summary and Micro-architecture**

<b>Feature</b>	<b>Description</b>
Cycle Time	10 ns
Process Technology	CMOS3 1.0u CMOS
Transistor count	550K
Die Size	14.1mm X 16.8mm; 559mils X 657mils
Package	431 pin PPGA; 24 X 24, 100 mil pin pitch
No. Chip Pads	428
No. Signal Pins	291
Typ Power Dissipation	10W @ 10ns cycles, Vdd=3.45V
Clocking input	200Mhz differential @ 10ns cycles
Virtual address size	43 bits
Physical address size	34 bits
Page size	8Kbytes
Issue rate	2 instructions per cycle
Pipeline	7 stage :fetch, swap, I0, I1, A1, A2, and write
On-chip Dcache	1Kbyte, physical, direct-mapped, write-thru, 32-byte line, 32-byte fill
On-chip Icache	1Kbyte, physical, direct-mapped, 32-byte line, 32-byte fill, No ASN
On-chip DTB	32-entry, fully-associative, NLU replacement, 8K pages, 1-bit ASM 4-entry, fully-associative, NLU replacement, 512 * 8K pages, 1-bit ASM
On-chip ITB	8-entry, fully-associative, NLU replacement, 1-bit ASM
FPU	No on-chip FPU
Bus	Separate data and address bus. 128-bit/64-bit Data Bus
Serial ROM Interface	Allows the chip to access a serial ROM

**Table A-2: EV4 Chip Summary and Micro-architecture**

<b>Feature</b>	<b>Description</b>
Cycle Time	6.6ns nominal; 5ns fast bin; 10ns slow bin
Process Technology	CMOS4 .75u CMOS
Transistor count	1.8 million
Die Size	14.1mm X 16.8mm; 555mils X 661mils
Package	431 pin PGA; 24 X 24, 100 mil pin pitch
No. Chip Pads	428
No. Signal Pins	291
Typ Power Dissipation	23W @ 6.6ns cycles, Vdd=3.45V
Typ Power Dissipation	29.5W @ 5ns cycles, Vdd=3.45V
Clocking input	300Mhz differential @ 6.6ns cycles
Clocking input	400Mhz differential @ 5ns cycles
Virtual address size	43 bits
Physical address size	34 bits
Page size	8Kbytes
Issue rate	2 instructions per cycle
Integer Pipeline	7 stage :fetch, swap, I0, I1, A1, A2, and IWR
Floating Pipeline	10 stage :fetch, swap, I0, I1, F1, F2, F3, F4, F5 and FWR
On-chip Dcache	8Kbyte, physical, direct-mapped, write-thru, 32-byte line, 32-byte fill
On-chip Icache	8Kbyte, physical, direct-mapped, 32-byte line, 32-byte fill, 64 ASNs
On-chip DTB	32-entry, fully-associative, NLU replacement, 8K pages, 1-bit ASM 4-entry, fully-associative, NLU replacement, 512 * 8K pages, 1-bit ASM
On-chip ITB	8-entry, fully-associative, NLU replacement, 1-bit ASM
FPU	On-chip FPU supports both IEEE and DEC floating point
Bus	Separate data and address bus. 128-bit/64-bit Data Bus
Serial ROM Interface	Allows the chip to access a serial ROM



*Fili. Alpha*

From: SEGAD2::MCLELLAN "Ed McLellan" DTN 225-4790 HLO2-3/J03 17-Oct-1991  
1507" 17-OCT-1991 15:09:16.67  
To: @OCT91\_SORTLOC.DIS  
CC: MCLELLAN  
Subj: Updates to EV3/4 Specification V2.0

Digital Equipment Corporation CONFIDENTIAL

+-----+ TM						
d	i	g	i	t	a	l
+-----+ I N T E R O F F I C E M E M O R A N D U M						

TO: Distribution

DATE: 17-Oct-91  
FROM: Ed McLellan  
DEPT: SEG/AD  
EXT : 225-4790  
L/MS: HLO2-3/J03  
ENET: AD::MCLELLAN

SUBJ: EV3/EV4 Specification 2.0 Updates


EV4 Pass 2 design is well under way, however, some of the design modifications will alter functionality as described in the EV3/EV4 Specification Version 2.0. This memo highlights those areas of change in order to most quickly disseminate the information. Since the design is not fully complete, additional modification, although unlikely, may be necessary.

1 PAGE 2-2 SECTION 2.3.2 ITB

CAUSE: increase maximum ITB translatable address space  
=> modify the first paragraph to begin with "The EV3 Ibox contains..."  
=> add the following text after the first paragraph

The EV4 Ibox contains an 8 entry fully associative translation buffer which caches recently used instruction-stream page table entries for 8Kbyte pages, and a 4 entry fully associative translation buffer which supports the largest granularity hint option (512\*8Kbyte pages) as described in Section 6.5 of the ALPHA SRM V4.0. Both translation buffers use a not-last-used replacement algorithm. They are hereafter referred to as the small-page and large-page ITBs, respectively.

In addition, EV4 provides an extension referred to as the super page, which can be enabled by the MAP bit in the ICCSR IPR. Super page mappings provide one-to-one virtual PC<33:13> to physical PC<33:13> translation when virtual address bits <42:41> = 2. This function essentially maps the entire physical address space multiple times over to one quadrant of the virtual address space defined by <42:41> = 2. When translating through the super page, the PTE[ASM] bit used in the Icache is always set. Access to the super page mapping is only allowed while executing in kernel mode.



The ITBs are filled and maintained by PALcode. The operating system via PALcode is responsible for insuring that virtual addresses can only be mapped through a single, large page, small page or super page ITB entry at the same time.

## 2 PAGE 2-4 SECTION 2.5.1 DTB

CAUSE: increase maximum DTB translatable address space  
 => modify the first paragraph to begin with "EV3 contains a ..."  
 => add the following text after the first paragraph

EV4 contains a 32-entry fully associative translation buffer which caches recently used data-stream page table entries and supports all four variants of the granularity hint option as described in Section 6.5 of the ALPHA SRM V4.0. The operating system via PALcode is responsible for insuring that translation buffer entries, including super page regions, do not map overlapping virtual address regions at the same time.

In addition, EV4 provides an extension referred to as the super page, which can be enabled via ABOX CTL<5:4>. Super page mappings provide virtual to physical address translation for two regions of the virtual address space. The first enables super page mapping when virtual address bits <42:41> = 2. In this mode, the entire physical address space is mapped multiple times over to one quadrant of the virtual address space defined by VA<42:41> = 2. The second super page mode maps a 30-bit region of the total physical address space defined by PA<33:30> = 0 into a single corresponding region of virtual space defined by VA<42:30> = 1FFE(Hex). Super page translation is only allowed in kernel mode.

## 3 PAGE 3-8 SECTION 3.4 PAL ENTRY POINTS

CAUSE: provide larger CALLPAL code regions and PC+4 return addresses  
 => replace Table 3-5 CALLPAL entry with the following

CALLPAL EV3	pipe_stage[5]	2000,20,40,thru 3FE0	256 locations based on instruction[7:0] see description below
-------------	---------------	-------------------------	---

=> add new Table 3-5 entry

CALLPAL EV4	pipe_stage[5]	2000,40,80,C0 thru 3FC0	128 locations based on instruction[7,5:0] see description below
-------------	---------------	----------------------------	---



=> add text describing CALL\_PAL instruction hardware dispatches

PALcode functions are implemented via the CALL\_PAL instruction. CALL\_PAL instructions cause exceptions in the hardware. As with all exceptions, the EXC\_ADDR register is loaded by hardware with a possible return address. EV3 always loads this register with the address of the instruction which caused the exception, or was executing, but not complete, at the time of the exception or trap. EV4 provides an improvement for CALL\_PAL exceptions. CALL\_PAL exceptions do not load the EXC\_ADDR register with the address of the CALL\_PAL instruction. Rather, they load the EXC\_ADDR register with the address of the instruction following the CALL\_PAL. For this reason, EV4 PALcode supporting the desired PAL mode function need not increment the EXC\_ADDR register before executing a HW\_REI instruction to return to native mode. This feature requires special handling in the arithmetic trap and machine check PALcode flows for EV4. See Section 3.8.5 EXC\_ADDR for more complete information.

To improve speed of execution, a limited number of CALL\_PAL instructions are directly supported in hardware with dispatches to specific address offsets. EV3 provides the first 128 privileged and 128 unprivileged CALL\_PAL instructions with hardware PAL entry points starting at address offset 2000(Hex) and continuing through 3FE0(Hex). Addresses are generated in the following manner. Note that <7> distinguishes privileged instruction encodings.

Offset(Hex) = 2000 + (Instruction<7:0> shift left 5)

EV3 CALL\_PAL instructions that do not fall within the range [00000000:000000FF] result in OPCDEC exceptions. In addition, CALL\_PAL instructions that fall within the range [00000000:0000007F] while EV3 is not executing in kernel mode result in OPCDEC exceptions.

EV4 provides the first 64 privileged and 64 unprivileged CALL\_PAL instructions with larger code regions than EV3; 64byte vs. 32byte. This produces hardware PAL entry points as described below.

Privileged CALL\_PAL Instructions [00000000:0000003F]

Offset(Hex) = 2000 + (<5:0> shift left 6)

Unprivileged CALL\_PAL Instructions [00000080:000000BF]

Offset(Hex) = 3000 + (<5:0> shift left 6)

EV4 CALL\_PAL instructions that do not fall within the ranges [00000000:0000003F] and [00000080:000000BF] result in an OPCDEC exception. In addition, CALL\_PAL instructions that fall within the range [00000000:0000003F] while EV4 is not executing in kernel mode will result in an OPCDEC exception.



## 4 PAGE 3-10 SECTION 3.5.1 EVX PAL RESTRICTIONS

CAUSE: respecify PALcode restriction regarding PAL\_TEMP use  
=> replace first bullet item with the following

- o HW\_MFPR instructions reading any PAL\_TEMP register can never occur exactly two cycles after a HW\_MTPR instruction writing any PAL\_TEMP register. The simple solution results in code of the form:

```
HW_MTPR Rx, PAL_R0      ; Write PAL temp 0
HW_MFPR R31, 0         ; NOP mxpr instruction
HW_MFPR R31, 0         ; NOP mxpr instruction
HW_MFPR Ry, PAL_R0     ; Read PAL temp 0
```

The above code guarantees 3 cycles of delay after the write before the read. It is also possible to make use of the cycle immediately following a HW\_MTPR to execute a HW\_MFPR instruction to the same (accomplishing a swap) or a different PAL\_TEMP register. The swap operation only occurs if the HW\_MFPR instruction immediately follows the HW\_MTPR. This timing requires great care and knowledge of the pipeline to insure that the second instruction does not stall for one or more cycles. Use of the slot to accomplish a read from a different PAL\_TEMP register requires that the second instruction not stall for exactly one cycle. This is much easier to insure. A HW\_MFPR instruction may stall for a single cycle as a result of a write after write conflict.

=> add new PAL Restriction 17.

- 17. PALcode that writes multiple ITB entries must write the entry that maps the address contained in the EXC\_ADDR register last.

## 5 PAGE 3-11 SECTION 3.5.1 EVX PAL RESTRICTIONS.

CAUSE: Spec correction  
=>Change restriction nine as follows:

The sequence HW\_MTPR PTE, HW\_MTPR TAG is NOT allowed. At least two null cycles must occur between HW\_MTPR PTE and HW\_MTPR TAG.

## 6 PAGE 3-13 SECTION 3.5.3 EV4 SPECIFIC PALMODE RESTRICTIONS

CAUSE: add new EV4 restrictions  
=> add new PAL Restrictions 3 thru 5.

- 3. At least one cycle of delay must occur after a HW\_MTPR TB\_CTL before either a HW\_MTPR ITB\_PTE or a HW\_MFPR ITB\_PTE to allow setup of the ITB large page/small page decode.
- 4. The first cycle (the first one or two instructions) at all



PALcode entry points may not execute a conditional branch instruction or any other instruction that uses the jsr stack hardware. This includes instructions JSR, JMP, RET, COROUTINE, BSR, HW\_REI and all Bxx opcodes except BR, which is allowed.

- The following table indicates the number of cycles required after a HW\_MTPR instruction before a subsequent HW\_REI instruction for the specified IPRs. These cycles can be insured by inserting one HW MFPR R31,0 instruction or other appropriate instruction(s) for each cycle of delay required after the HW\_MTPR.

IPR	Cycles between HW_MTPR and HW_REI
xTBIS, ASM, ZAP	0
xIER	2
xIRR	2
ICCSR<FPE>	3
ICCSR<ASN>	5
FLUSH_IC[ASM]	6

7 PAGE 3-12 SECTION 3.5.2 EV3 SPECIFIC PALMODE RESTRICTIONS

CAUSE: spec correction

=> replace Table 3-7 with the following

MTPR-Write	MFPR-Read
ITB PTE	ITB PTE_TEMP
ICCSR	ICCSR
EXCSUM	EXCSUM
PS	PS
HIER	xIER
SIER	xIER
ASTER	xIER
SLCLR	xIRR
SIRR	xIRR
ASTRR	xIRR

8 PAGE 3-14 TABLE 3-8 IPR RESET STATE

CAUSE: spec correction

=> replace first entry with the following

ICCSR      cleared except  
ASN, PC0, PC1



## 9 PAGE 3-19 SECTION 3.8.3 ICCSR

CAUSE: spec correction, add super page enable  
=> add text

EV3 can be distinguished from EV4 by writing a one to ICCSR<1> and reading back ICCSR<3>. EV3 returns ICCSR<3> equal to one and EV4 reads back zero.

=> modify Write format diagram

bit 41 - MAP

=> modify Read format diagram

bit 22 - MAP

=> add description to HWE Field

Use of the HW MTPR instruction to update the EXC\_ADDR IPR while in native mode is restricted to values with bit<0> equal to 0. The combination of native mode and EXC\_ADDR<0> equal to one causes UNDEFINED behavior.

=> add Field to Table 3-9 ICCSR (EV4 only)

MAP RW,0 If set allows super page I-stream memory mapping of VPC<33:13> directly to Physical PC<33:13> essentially bypassing ITB for VPC addresses containing VPC<42:41>= 2. Super page mapping is allowed in Kernel mode only. The ASM bit is always set. The MAP bit is available in EV4 only.

## 10 PAGE 3-22 SECTION 3.8.5 EXC\_ADDR

CAUSE: add support for CALL\_PAL automatic load of PC+4 return address  
=> replace the first two paragraphs with the following

The EXC\_ADDR register is a read/write register used to restart the machine after exceptions or interrupts. The EXC\_ADDR register can be read and written by software via the HW MTPR instruction as well as being written directly by hardware. The HW REI instruction executes a jump to the address contained in the EXC\_ADDR register. The EXC\_ADDR register is written by hardware after an exception to provide a return address for PALcode. The instruction pointed to by the EXC\_ADDR register did not complete execution. Since the PC is longword aligned, the lsb of the EXC\_ADDR register is used to indicate PALmode to the hardware. When the lsb is clear, the HW REI instruction executes a jump to native(non-PAL) mode, enabling address translation.

In EV3, the address written to the EXC\_ADDR register after an exception is always the PC of the instruction that caused the exception or the PC of the instruction that was currently executing,



but not complete, at the time of the exception or trap. As a special case in EV4 only, CALL PAL exceptions load the EXC\_ADDR with the PC of the instruction following the CALL PAL. This function allows CALL PAL service routines to return without needing to increment the value in the EXC\_ADDR register.

This feature, however, requires careful treatment in PALcode. Arithmetic traps and machine check exceptions can preempt CALL PAL exceptions resulting in an incorrect value being saved in the EXC\_ADDR register. In the cases of an arithmetic trap or machine check exception, and only in those cases, EXC\_ADDR<1> takes on special meaning. PALcode servicing these two exceptions should interpret a zero in EXC\_ADDR<1> as indicating that the PC in EXC\_ADDR<63:2> is too large by a value of 4bytes and subtract 4 before executing a HW\_REI from this address. PALcode should interpret a one in EXC\_ADDR<1> as indicating that the PC in EXC\_ADDR<63:2> is correct and clear the value of EXC\_ADDR<1>. All other PALcode entry points except reset can expect EXC\_ADDR<1> to be zero.

This logic allows the following code sequence to conditionally subtract 4 from the address in the EXC\_ADDR register without use of an additional register. This code sequence should be present in arithmetic trap and machine check flows only.

```

HW MFPR Rx, EXC_ADDR      ; read EXC_ADDR into GPR
SUBQ   Rx, #2, Rx        ; subtract 2 causing borrow if <1>=0
BIC    Rx, #2, Rx        ; clear <1>
HW_MTPR Rx, EXC_ADDR     ; write back to EXC_ADDR

```

EV3 does not provide an advanced EXC\_ADDR value after CALL PAL exceptions. It also does not guarantee a zero value in EXC\_ADDR<1> upon reads of that IPR. PALcode must explicitly clear this bit before pushing the exception address on the stack.

#### 11 PAGE 3-31 SECTION 3.9.1 DTB\_CTL

CAUSE: register now controls both ITB and DTB granularity hints  
=> Change header title to TB CTL  
=> Replace text with the following

The granularity hint (GH) field selects between the EVx TB page mapping sizes. EV3 provides two sizes in the DTB, selectable through this register and only the smallest size (8Kbytes) in the ITB. EV4 provides two sizes in the ITB and all four sizes in the DTB. When only two sizes are provided, the large-page-select (GH=11(bin)) field selects the largest mapping size (512 \* 8Kbytes) and all other values select the smallest (8Kbyte) size. The GH field affects both reads and writes to the ITB and DTB in EV4. It only affects use of the DTB in EV3. The TB\_CTL register itself is write only.



## 12 PAGE 4-22 SECTION 4.4.5 WRITE BLOCK

CAUSE: spec correction

=> Change the description for cycle one as follows:

1. The WRITE BLOCK cycle begins. EVx has already placed the address of the block on `adr_h`. EVx places the longword valid masks on `cWMask_h` and a WRITE\_BLOCK command code on `cReq_h`. EVx will clear `dataA_h[4..3]` and `tagCEOE_h` no later than one CPU cycle after the system clock edge at which the transaction begins. EVx clears `dataCEOE_H[3..0]` at least one CPU cycle before the system clock edge at which the transaction begins.

## 13 PAGE 3-34 SECTION 3.9.11 ABOX\_CTL

CAUSE: add big endian, super page options

=> add new bit<6> big endian enable (EV4 only)

EV4 provides limited hardware support for big endian data formats via bit <6> of the ABOX CTL register. This bit, when set, inverts physical address bit <2> for all D-stream references. It is intended that chip endian mode be selected during initialization PALcode only.

=> add new bit<5> VA<42:41> super page enable (EV4 only)

This bit, when set, enables one-to-one super page mapping of D-stream virtual addresses with VA<33:13> directly to physical addresses PA<33:13>, if virtual address bits VA<42:41> = 2. Virtual address bits VA<40:34> are ignored in this translation. Access is only allowed in kernel mode.

=> add new bit<4> VA<42:30> super page enable (EV4 only)

This bit, when set, enables one-to-one super page mapping of D-stream virtual addresses with VA<42:30> = 1FFE(Hex) to physical addresses with PA<33:30> = 0(Hex). Access is only allowed in kernel mode.

## 14 PAGE 4-14 SECTION 4.2.7 EXTERNAL CYCLE CONTROL

CAUSE: provide address [2] for I/O device longword read granularity

SPECIAL NOTE: Consideration for final inclusion is still pending.

=> replace the first paragraph with the following

On READ\_BLOCK and LDxL cycles, the `cWMask_h` pins have additional information about the cache miss overloded onto them. The `cWMask_h[1:0]` and `cWMask_h[3]` pins contain miss address bits [4:3] and [2] respectively. These additional address bits, which specify the longword that missed, are needed to implement longword granularity to



I/O devices.

15 PAGE 5-2 SECTION 5.1.4 SIGNAL PINS

CAUSE: Correct clock input leakage spec

=> replace first line of Power/Leakage section of table 5-1

Icin	Clock input Leakage	4	4	mA	-0.5 < Vin < 3.6V
------	---------------------	---	---	----	-------------------

16 PAGE 7-2 CHAPTER 7 PACKAGE

CAUSE: Correct PGA location grid to conform to JEDEC standard, that is required by the ceramic PGA vendors.

SPECIAL NOTE: This change in no way affects functionality. It simply updates pin labels to conform to JEDEC standards. All future references to PGA locations should use these labels.

=> replace row label X with new label W

=> replace row label W with new label V

17 PAGE 8-2 SECTION 8.2 CHANGE HISTORY

=> add line at bottom of table

ejm	17-oct-91	modify labels to conform to JEDEC standard
		replace row label X with new label W
		replace row label W with new label V

18 PAGES 8-7,8-8 SECTION 8.3 EV4 PINOUT

=> replace PGA loc W1 - W24 with corresponding V1 - V24 labels

=> replace PGA loc X1 - X24 with corresponding W1 - W24 labels

19 PAGE 8-5 SECTION 8.3 EV4 PINOUT

=> correct PAD no. at PGA loc H19 from N/A to 133

H19	133	163	P	VSS Plane
	---			



20 PAGE A-3

CAUSE: update table for pass 2 functionality  
=> replace corresponding lines with the following

Cycle Time	6.6ns nominal; 5ns fast bin; 8ns slow bin
On-chip DTB	32-entry, fully-associative, NLU replacement, full granularity hint support, 1-bit ASM
On-chip ITB	8-entry, fully-associative, NLU replacement, 8K pages, 1-bit ASM
	4-entry, fully-associative, NLU replacement, 512 * 8K pages, 1-bit ASM



Alpha

From: AD::MEYER "Dirk Meyer HLO2-3/J3 225-6325 09-Feb-1993 1611" 9-FEB-1993  
16:18:36.78  
To: @EV45  
CC:  
Subj: EV45 definition, rev 1.1

+-----+ TM  
| d | i | g | i | t | a | l | I N T E R O F F I C E M E M O R A N D U M  
+-----+

TO: Distribution

DATE: 9-Feb-93  
FROM: Dirk Meyer  
DEPT: SEG/AD  
EXT : 225-6325  
L/MS: HL02-3/J03  
ENET: AD::MEYER

SUBJ: EV45 Definition - Rev 1.1

OVERVIEW  
-----

This memo describes the electrical and functional differences between EV45 and EV4 pass 3. It replaces a previous memo dated 2-Nov-1992, and contains change bars to highlight changes and additions to that document. The substantive changes to EV45 from those previously described are:

1. EV45 will contain a mode bit which when set will have the effect of asserting dInvReq\_h<1> when dInvReq\_h<0> is asserted. This will allow EV4-based systems which do not contain a DCache backmap to upgrade to EV45 operating in 16KB DCache mode with no module-level changes. Such systems were previously required to externally tie dInvReq\_h<0> and dInvReq\_h<1> together.
2. EV45 will include a new operating mode which will enable LDx/L and STx/C instructions to be processed by EV45 using BCache-hit timing. This will result in better LDx/L and STx/C performance for systems which support this mode.
3. The tagAdr\_h<17> pin will be redefined to support the above operating mode, as a result EV45 will not support a 128 KB BCache.
4. The sRomClk\_h divisor when loading the module-level serial ROM will be changed from 126 in EV4 to 254 in EV45 in order to ensure that existing EV4 serial ROM designs will work with a higher frequency EV45.

## 1 ELECTRICAL CHARACTERISTICS

We expect the CMOS-5 technology to provide about a 1.5X clock frequency improvement over CMOS-4. Therefore, EV4's speed bin points of 150 and 180 MHz should move to about 225 and 270 MHz, respectively, for EV45. Our goal is to ensure reliable operation up to 300MHz so that we can take advantage of any additional performance which CMOS-5 may provide. At a given clock frequency EV45's power dissipation will be about 80 percent of EV4's. The typical and maximum supply currents for EV45 can be estimated from the following equations:

$$\begin{aligned} I_{dd}(\text{Typ}) &= [ 116 \text{ mA/V} + 9.56 \text{ mA}/(\text{V} * \text{MHz}) * f ] * V_{dd} \\ I_{dd}(\text{Max}) &= [ 116 \text{ mA/V} + 11.5 \text{ mA}/(\text{V} * \text{MHz}) * f ] * V_{dd} \end{aligned}$$

where:

$I_{dd}$  is the supply current in amperes  
 $f$  is the CPU frequency in MHz  
 $V_{dd}$  is the power supply voltage in volts  
 power dissipation is  $V_{dd} * I_{dd}$

### 1.1 AC Timings

This section describes the AC timing specifications for the nominal speed EV45 part, which as described above should provide a 225 MHz internal operating frequency. These timings are specified and measured in exactly the same way as were the AC timings for EV4. Refer to the DECchip 21064 Microprocessor Hardware Reference Manual for details.

### 1.2 BCache Read Loop

The external flow through delay of the BCache read loop, as defined in section 7.3.5 of the DECchip 21064 Hardware Reference Manual, must not exceed the overall BCache read time ( $BC\_RD\_SPD+1$  CPU cycles) less 4.0 ns.

### 1.3 External Cycles

NAME	MIN (ns)	MAX (ns)
-----		
Enable, sysClkOut1_h to		
adr_h	-1.0	2.0
data_h	-1.0	2.0
check_h	-1.0	2.0
-----		
Output Delay, sysClkOut1_h to		
adr_h	-1.0	1.0
data_h	-1.0	1.0
check_h	-1.0	1.0
cReq_h	-1.0	1.0
cWMask_h	-1.0	1.0
holdAck_h	-1.0	1.0
-----		
Input Setup relative to sysClkOut1_h		
dRack_h	7.0	
dWsel_h	7.0	
dOE_l	7.0	
cAck_h	7.0	
holdReq_h	3.8	
dInvReq_h	3.5	
iAdr_h	3.5	
perf_cnt_h	3.5	
data_h	2.5	
check_h	2.5	
-----		
Input Hold, relative to sysClkOut1_h		
dRack_h	0	
dWsel_h	0	
dOE_l	0	
cAck_h	0	
holdReq_h	0	
dInvReq_h	0	
iAdr_h	0	
perf_cnt_h	0	
data_h	0	
check_h	0	

## 2 ICACHE INCREASED TO 16KB

The instruction cache will be increased in size from 8 KB to 16 KB. It will be direct mapped, virtually addressed using VA<13>, and physically tagged. Since the ICache is never written and does not contain coherence hardware no extra logic will be required to manage virtual synonyms.

## 3 DCACHE INCREASED TO 16KB

The data cache will also be increased from 8 KB to 16 KB, remain physically tagged and direct mapped, and become virtually addressed using VA<13>. The DCache requires additional logic to manage virtual synonyms, however. In addition, the DCache coherence interface requires changes. As externally viewed the DCache appears to be two-way set associative, which implies that systems which employ a backmap to filter invalidates need more information to maintain the backmap.

- o For external read transactions, cWMask\_h<3> and cWMask\_h<4> will each carry virtual address bit <13>. This information is duplicated on these pins so that both slices of the Cobra bus interface ASICs will have access to it. NVAX+ places the set number on cWMask\_h<3>.
- o EV45 will include a second backmap write enable output pin. It will assert one of dMapWe\_h<1:0> during D-stream backup cache reads to indicate where the block is being allocated in the DCache. dMapWe\_h<0> will assert if VA<13> generated by the originating load instruction was zero, while dMapWe\_h<1> will assert if it was one. The new output, dMapWe\_h<1> will be placed on spare<0> (PGA location M24) in order to match NVAX+.
- o EV45 will include a second invalidate request input. External logic may assert one or both of dInvReq\_h<1:0> along with iAdr\_h<12:5> to invalidate DCache lines. The new input, dInvReq\_h<1>, will be placed on spare<3> (PGA location C24) in order to match NVAX+.

Systems which do not include a DCache backmap can simply tie dInvReq\_h<1:0> together. Alternatively, they can set ABOX\_CTL<15>. This bit, when set, has the effect of asserting dInvReq\_h<1> when dInvReq\_h<0> is asserted, and is intended for use by existing EV4-based systems which do not use dInvReq\_h<1>.

In order to provide compatibility with existing system designs which use a DCache backmap, EV45 will include a mode in which the DCache reverts to 8 KB. This mode will be controlled via ABOX\_CTL<12>. When ABOX\_CTL<12> is clear the DCache will operate in 8 KB mode, and when it's set the DCache will operate in 16 KB mode.

#### 4 NEW FLOATING POINT DIVIDER

EV45 will include new floating point divide hardware which implements a nonrestoring, normalizing, variable shift (maximum 4-bits/cycle) algorithm that retires 2.4 bits per cycle on average. The average overall divide latency including pipeline overhead will be 29 cycles for double precision and 19 cycles for single precision vs. 63 and 34 cycles in EV4.

The new divider will also address EV4's noncompliant IEEE divide behavior by calculating the inexact flag, setting FPCR<INE> if appropriate, and trapping on DIVx/SI instructions only when the result is really inexact.

#### 5 IMPROVED BRANCH PREDICTION

EV45 will include an improved branch prediction scheme which uses a 4K by 2-bit history table. The table will be indexed using the same bits used to index the ICache. Each 2-bit table entry behaves as a counter which increments on taken branches (stopping at binary 11) and decrements on not-taken branches (stopping at binary 00). If the upper bit of the counter is set, the branch is predicted taken. The contents of the table will not be disturbed by ICache fills. As in EV4, EV45 will also include a static branch prediction mode which uses the sign bit of the branch displacement.

#### 6 PARITY FOR ICACHE AND DCACHE.

The ICache and DCache will include parity protection. Each cache line will contain a tag parity bit and eight longword data parity bits. The ICache tag parity bit will be calculated across the ASN and ASM bits in addition to the tag address.

DCache and ICache parity errors will generate a machine check, if so enabled by ABOX\_CTL<MCHK\_EN>, and will set C\_STAT (formerly DC\_STAT) register bits <4> and <5>, respectively. These bits will be cleared when the C\_STAT register is read. ICache parity errors will be recoverable - the PAL machine check handler can flush the ICache and return. DCache parity errors will not be recoverable.

Primary cache parity checking can be disabled by setting ABOX\_CTL bit <14>.

In order to ease an on-chip circuit path, EV45 will derive primary cache fill data parity from the parity or ECC check bits received from off-chip. In longword parity mode, the externally supplied parity bit will be used. In byte parity mode (see below) the four externally supplied byte parity bits will be XOR'd to generate longword parity. In ECC mode the externally supplied check bits will be XOR'd to generate longword parity, and single-bit errors in the check bits will be corrected and reused to calculate longword

parity. External read transactions for which no parity or ECC bits are supplied with the response data represent a problem under this scheme. The solution will be to add a bit in each cache tag which when set overrides parity checking across the associated cache data. This bit will be set for fills from external reads which aren't accompanied by parity or check bits.

Since internal cache data parity is derived from the parity which accompanies the cache fill data, and since EV45 has a mechanism for creating bad parity in the backup cache, no explicit diagnostic hooks are required for the primary cache data parity function. Diagnostic code for systems which employ ECC need to briefly operate the chip in parity mode in order to use this diagnostic method. Internal cache tag parity diagnostics can be written using bit <13> of the ABOX\_CTL register. This bit, when set, will generate incorrect tag parity for both ICache and DCache fills.

#### 7 BYTE PARITY ON EXTERNAL DATA BUS

EV45 will include a mode for byte parity on the external data bus in order to allow it to more easily interface with industry standard peripherals which support byte parity. This mode will be controlled by BIU\_CTL<37>:

BIU_CTL<37> (BYTE_PARITY)	BIU_CTL<1> (ECC)	mode
0	0	LW parity
x	1	ECC
1	0	byte parity

BYTE\_PARITY and ECC are cleared by chip reset.

In byte parity mode the check\_h pins carry EVEN parity across the associated data\_h pins. The correspondence between data\_h and check\_h pins is shown below:

data_h	check_h
data_h<7:0>	check_h<0>
data_h<15:8>	check_h<1>
data_h<23:16>	check_h<2>
data_h<31:24>	check_h<3>
data_h<39:32>	check_h<7>
data_h<47:40>	check_h<8>
data_h<55:48>	check_h<9>
data_h<63:56>	check_h<10>
data_h<71:64>	check_h<14>
data_h<79:72>	check_h<15>
data_h<87:80>	check_h<16>
data_h<95:88>	check_h<17>
data_h<103:96>	check_h<21>
data_h<111:104>	check_h<22>
data_h<119:112>	check_h<23>
data_h<127:120>	check_h<24>

## 8 INTERNAL SYNCHRONIZERS FOR TAGOK\_H, TAGOK\_L

The tagOk function as currently defined does not scale well at higher clock rates and will be almost impossible to use for EV45 systems running below 4ns. In order to alleviate this inherent timing constraint the synchronizers currently implemented off-chip on the Laser and Cobra modules will be implemented on-chip in EV45. Three cycles of worst-case synchronizer delay will be added to the current internal tagOk path. The tagOk\_h and tagOk\_l inputs will become single ended inputs referenced to VREF. Either input can be used to control the tagOk function. Systems which use tagOk\_h should tie tagOk\_l to VSS, while systems which use tagOk\_l should tie tagOk\_h to VDD. Systems which don't use the tagOk function should tie tagOk\_h to VDD and tagOk\_l to VSS

## 9 NEW MODE FOR DMAPWE\_H PINS

At the Laser team's request, EV45 will include a mode in which the dMapWe\_h pins assert during both I-stream and D-stream backup cache reads. This makes it possible to build external hardware to track the frequency with which given BCache blocks are accessed, and to base BCache allocation on this information to improve overall performance. This mode will be controlled via BIU\_CTL<39>, IMAP\_EN. When IMAP\_EN is set, dMapWe\_h<1:0> will assert during both I-stream and D-stream backup cache reads. For D-stream reads one of dMapWe\_h<1:0> will assert based on which half of the DCache is being allocated. Which dMapWe\_h pin asserts for I-stream reads is UNPREDICTABLE.

## 10 TAGEQ\_L FUNCTION REMOVED

The tagEq\_l function was originally proposed by the Flamingo design team but is not used in the Flamingo design, and as currently defined is not useful for any existing design. This function will therefore be removed from EV45.

## 11 NEW MODE FOR LDX/L AND STX/C HANDLING.

EV45 will contain a new operating mode, fast lock, which will improve the performance of LDX/L and STX/C instructions in systems designed to support this mode. Fast lock mode is enabled by setting BIU\_CTL<44>, and can only be used with OE-mode BCache RAMs, i.e., when BIU\_CTL<2> is set.

When operating in fast lock mode, EV45 attempts to service LDX/L and STX/C instructions using BCache-hit timing. Two new pin functions will also be used to support this mode: lockWe\_h and lockFlag\_h. LockWe\_h will use the pin previously used by tagEq\_l, and lockFlag\_h will use the pin previously used by tagAdr\_h<17>.

For LDX/L, EV45 performs a 32-byte BCache read if the address hits a valid BCache block. In addition, it will assert lockWe\_h with the same timing as it asserts dMapWe\_h. It is intended that module level hardware use the assertion of lockWe\_h and dataCEOE\_h to set the lock flag and load the lock address register. Further, it is assumed that the module design uses the tagOk mechanism (or some other module-level means) to ensure that this operation does not conflict with module-level access to the lock hardware. If the probe does not hit a valid BCache block, EV45 will start a sysClkOut-timed LDX/L transaction on cReq\_h<2:0>.

For STX/C, EV45 will probe the BCache and sample lockFlag\_h. If the probe hits a valid nonshared BCache block and lockFlag\_h is asserted, EV45 will perform the BCache write and assert lockWE\_h with the same timing as tagCtlWE\_h. It is intended that module level hardware uses the assertion of tagWE\_H and the deassertion of dataCEOE\_h to clear the lock flag. If the probe doesn't hit a valid nonshared BCache block, or if lockFlag\_h is deasserted, then EV45 will start a sysClkOut-timed STX/C transaction on cReq\_h<2:0>. LockFlag\_h has the same timing requirements as tagAdr\_h<33:18>.

## 12 TWEAK TO WRITE BUFFER UNLOAD LOGIC.

The EV4 write buffer implementation does not fully comply with the Alpha SRM's requirement that writes not be buffered indefinitely. In EV4, the write buffer attempts to send a buffered write off-chip when one of the following conditions is met:

1. The write buffer contains at least two valid entries.
2. The write buffer contains one valid entry and 256 cycles have elapsed since the execution of the last write.
3. The buffer contains an MB or STx/C instruction.
4. A load miss hits an entry in the write buffer.

Condition 2 above is implemented using an 8-bit counter, and the overflow of this counter is used to kick the buffer. The counter is cleared when one of the following conditions is met:

1. The write buffer is empty.
2. The write buffer unloads an entry.
3. A write executes.

Condition 3 above will be removed from the counter's reset equation in EV45, since it permits a sadistic case to cause writes to be buffered indefinitely. This case would require an indefinite stream of writes which all merge into the same 32-byte buffer entry.

### 13 SUPPORT FOR 3-CYCLE EXTERNAL CACHE READ

EV4 has a design bug which prevents it from supporting 3 cycle external cache reads. This problem will be corrected in EV45.

### 14 SYSCLKOUT CHANGES

#### 14.1

EV45 will support sysClkOut divisor values between 2 and 17. The additional divisors will be encoded using a new input, sysClkDiv\_h, which will be placed on spare<8> (PGA location AA16). Systems may tie sysClkDiv\_h to VDD to have access to the additional clock ratios. As in EV4, the values placed on irq\_h<2:0> during reset will also be used to select the sysClkOut\_h ratio. The table below shows the ratio encodings.

sysClkDiv_h	irq_h<2>	irq_h<1>	irq_h<0>	sysClk Divisor
L	L	L	L	2
L	L	L	H	3
L	L	H	L	4
L	L	H	H	5
L	H	L	L	6
L	H	L	H	7
L	H	H	L	8
L	H	H	H	9
H	L	L	L	10
H	L	L	H	11
H	L	H	L	12
H	L	H	H	13
H	H	L	L	14
H	H	L	H	15
H	H	H	L	16
H	H	H	H	17


The sysClkOut2\_h delay options will be the same as in EV4 - zero, one, two or three CPU cycles. When dcOk\_h is deasserted, a sysClkOut divisor of nine will be applied to the internally generated CPU clock.

#### 14.2 SysClkOut Divider Initialization

EV45 will include a pin to initialize the sysClkOut divider for chip testing. The new pin, resetSclk\_h, will be placed on spare<6> (PGA location AA11). Appendix A describes the timing of this tester-controlled sequence.

### 15 CACHE REDUNDANCY

Each cache in EV45 is physically implemented as two separate arrays. Each array contains 66 rows, two of which are redundant and may be used for laser repair. As shown in the diagram below, each array consists of two subarrays separated by a central row-pair decoder. Each subarray has an independent set of fuses for laser programming. Rows within each subarray are manipulated as adjacent pairs - within a subarray only a single defective adjacent pair may be replaced. The subarray fuses can be programmed independently.



16 SERIAL ROM & ICACHE TESTING CHANGES

Each ICache block in EV45 will contain 18 new bits (eight data parity bits, one tag parity bit, one bit to disable data parity checks, and eight additional branch history bits), or 311 bits altogether. Systems which use serial boot ROMs must supply values for each of these bits. Odd parity is used. Only half of the ICache can be utilized by the serial boot code. This consists of 79,616 bits (256 blocks at 311 bits/block). The ICache blocks are loaded in sequential order starting with block zero and ending with block 255. The table below shows the bit shift order within each cache block. Bits are shifted from top to bottom and from left to right:

Name	Required Value
sRomD_h	
bht<15:0>	x
dp7	x
lw7<31:0>	x
lw5<31:0>	x
dp5	x
dp3	x
lw3<31:0>	x
lw1<31:0>	x
dp1	x
noDp	1
v	1
asm	1
asn<5:0>	x
tag<33:13>	0
tp	1
dp6	x
lw6<31:0>	x
lw4<31:0>	x
dp4	x
dp2	x
lw2<31:0>	x
lw0<31:0>	x
dp0	x

The table also shows the values which must be loaded into each cache block's tag and control bits.

The ICache will be implemented as two physically separate arrays. In ICache serial write mode the contents of both arrays will be written from the same serial input stream. In ICache serial read mode the contents of the two arrays will be shifted onto two pins - sRomOe\_1 and sRomClk\_h. Thus the overall test time for the 16 KB ICache in EV45 will be about the same as for the 8 KB ICache in EV4.

In order to fully test EV45 at wafer probe without having to first laser repair defective ICache rows, EV45 will include a "soft fuse" mode in which defective ICache rows can be electrically replaced. A new signal, icMode\_h<2>, will be placed on spare<1> (PGA location AD7). The table below shows the encoding of icMode\_h<2:0>.

icMode_h<2>	icMode_h<1>	icMode_h<0>	Mode
L	L	L	Serial ROM Mode Soft Fuses Disabled
L	L	H	Serial Interface Disabled Soft Fuses Disabled
L	H	L	ICache Test - Write Soft Fuses Disabled
L	H	H	ICache Test - Read Soft Fuses Disabled
H	L	L	Load Soft Fuses
H	L	H	Serial Interface Disabled Soft Fuses Enabled
H	H	L	ICache Test - Write Soft Fuses Enabled
H	H	H	ICache Test - Read Soft Fuses Enabled

The sRomClk\_h divisor in mode zero will change from 126 in EV4 to 254 in EV45. Modes one through three are identical to their EV4 counterparts.

Mode four allows the soft fuses to be written from a serial bit stream applied to sRomD\_h. Modes five through seven are the same as modes one through three, except that the soft fuses are enabled. The sequence for using the soft fuses is described below.

1. Test the ICache using modes two and three. Keep icMode\_h<1> asserted during this process to prevent the ICache tag valid bits from being cleared by chip reset. Determine which row-pairs are defective - one defective pair of rows can be replaced in each subarray of the ICache.
2. Program the soft fuses using ICache mode four. The value written into the soft fuses is retained as long as power is applied to the chip and icMode\_h<2> is asserted.
3. Test the ICache again using ICache modes six and seven.
4. Test the rest of the chip using ICache mode five.

Appendix B of this document describes the soft fuse modes in more detail.

## 17 SUMMARY OF IPR CHANGES

This section summarizes all IPR differences between EV45 and EV4 pass 3.

## 17.1 New Bits In ABOX\_CTL

Bit	Name	Function
12	DC_16K	Set to select 16 KB DCache, clear to select 8 KB DCache. Cleared by reset.
13	F_TAG_ERR	Set to generate bad primary cache tag parity on fills. Cleared by reset.
14	NOCHK_PAR	Set to disable checking of primary cache parity. Cleared by reset.
15	DOUBLE_INVAL	When set, dInvReq_h<0> assertions invalidate both DCache blocks addressed by iAdr_h<12:5>. Cleared by reset.

## 17.2 DC\_STAT Renamed To C\_STAT (Same Register Number)

Bit	Name	Function
2:0	N/A	Hardwired to 101 (bin) to allow PAL to identify EV45.
3	DC_HIT	Same as existing DC_HIT bit in EV4.
4	DC_ERR	Set by DCache parity error. Cleared by read of C_STAT register.
5	IC_ERR	Set by ICache parity error. Cleared by read of C_STAT register.

## 17.3 New Bit In BIU\_CTL

Bit	Name	Function
37	BYTE_PARITY	If set when BIU_CTL<ECC> is cleared, external byte parity is selected. When BIU_CTL<ECC> is set this bit is ignored. BYTE_PARITY is cleared by reset.
39	IMAP_EN	Set to allow dMapWe_h<1:0> to assert for I-stream backup cache reads. Cleared by reset.
44	FAST_LOCK	When set, FAST_LOCK mode operation is selected. This mode can only be used when BIU_CTL<2> is also set, indicating that OE-mode BCache RAMs are used. Cleared by reset.

## 18 SUMMARY OF EXTERNAL INTERFACE CHANGES

This section summarizes all external interface differences between EV45 and EV4 pass 3.

### 18.1 New Use For Former Spare Pins

Pin Type	New Name	Old Name	PGA Location
O	dMapWe_h<1>	spare<0>	M24
I	icMode_h<2>	spare<1>	AD7
I	dInvReq_h<1>	spare<3>	C24
I	resetSclk_h	spare<6>	AA11
I	sysClkDiv_h	spare<8>	AA16

The new inputs above will have internal pulldowns which will draw a maximum current of 200 uA at 2.4V.

### 18.2 Renamed Pins

Pin Type	New Name	Old Name	PGA Location
O	lockWE_h	tagEq_l	P24
I	lockFlag_h	tagAdr_h<17>	R23

### 18.3 Pins With New Functions For Other Differences

### 18.3.1 TagOk\_h, TagOk\_l -

EV45 will include an on-chip synchronizer circuit for tagOk\_h and tagOk\_l which will add a worst case delay of three CPU cycles to the path. tagOk\_h and tagOk\_l will both be single-ended inputs referenced to VREF. Systems which use tagOk\_h should tie tagOk\_l to VSS. Systems which use tagOk\_l should tie tagOk\_h to VDD. Systems which do not use the tagOk function should tie tagOk\_h to VDD and tagOk\_l to VSS.

### 18.3.2 Irq\_h<2:0> -

The value 111 (bin) placed on irq\_h<2:0> during reset will select a sysClkOut ratio of nine for EV45 vs. eight for EV4.

### 18.3.3 CWMask\_h<4:3> -


During READ\_BLOCK and LDx/L transactions these pins will contain virtual address bit <13>, which should be used as a "set number" when allocating backmap entries in 16 KB DCache mode.

18.3.4 Check\_h<27:0> - Some of these pins will be used to carry parity in byte parity mode.

APPENDIX A

SYSCLKOUT DIVIDER INITIALIZATION SEQUENCE

resetSclk\_h is a test pin used to place EV45's system clock divider into a known state. The sequence begins with resetSclk\_h being asserted for a minimum of ten CPU cycles. While resetSclk\_h is asserted the system clock outputs are deasserted. ResetSclk\_h should be deasserted synchronously to EV45's internal CLK signal. ResetSclk\_h is sampled by EV45 at the rising edge of CLK, and the first rising edge of sysClkOut1\_h will occur five CLK cycles after the point at which EV45 samples resetSclk\_h's deassertion. The figure below shows this sequence.







To disable a particular row-pair place a zero in its associated shift chain location. To enable a redundant row-pair place a zero in its shift chain location. Write true addresses into the redundant decoder shift chain locations, eg. to make a redundant row-pair replace row-pair zero, place all zeros in its associated shift chain locations.

The figure below shows the timing for loading the soft fuse latches. The bit rate for this sequence is one bit per two CPU cycles. The chip tester must assert icMode\_h<1> one CPU cycle before EV45 samples the last bit of the soft fuse shift chain. EV45 should sample this assertion of icMode\_h<1> in the same CPU cycle in which it samples the last soft fuse shift chain bit.

