

# **CRAY® COMPUTER SYSTEMS**

# CRAY X-MP COMPUTER SYSTEMS FUNCTIONAL DESCRIPTION MANUAL HR-3005

Copyright<sup>®</sup> 1987 by CRAY RESEARCH, INC. This manual or parts thereof may not be reproduced in any form without permission of CRAY RESEARCH, INC.



PUBLICATION NUMBER

HR-3005

Each time this manual is revised and reprinted, all changes issued against the previous version are incorporated into the new version and the new version is assigned an alphabetic level.

Every page changed by a reprint with revision has the revision level in the lower righthand corner. Changes to part of a page are noted by a change bar in the margin directly opposite the change. A change bar in the margin opposite the page number indicates that the entire page is new. If the manual is rewritten, the revision level changes but the manual does not contain change bars.

Requests for copies of Cray Research, Inc. publications should be directed to the Distribution Center and comments about these publications should be directed to:

CRAY RESEARCH, INC. 1345 Northland Drive Mendota Heights, Minnesota 55120

**RECORD OF REVISION** 

Revision Description

February 1987 - Original printing.

The UNICOS operating system is derived from the AT&T UNIX System V operating system. UNICOS is also based in part on the Fourth Berkeley Software Distribution under license from The Regents of the University of California.

CRAY, CRAY-1, SSD, and UNICOS are registered trademarks and APML, CFT, CFT77, CFT2, COS, CRAY-2, CRAY X-MP, CSIM, IOS, SEGLDR, SID, and SUPERLINK are trademarks of Cray Research, Inc.

# PREFACE

This manual describes the functions of all CRAY X-MP computer systems currently manufactured by Cray Research, Inc. (CRI). For information on earlier models of the CRAY X-MP computer system, contact your local Cray representative.

This manual is written for customers. It describes the overall design of the CRAY X-MP computer systems; provides basic information on the computation section, exchange mechanism, and functional units; and explains the symbolic machine instructions. A fact sheet for each CRAY X-MP model provides specific information pertaining to that model.

This manual contains the following sections:

#### Section Description

- 1 Contains the introduction to this manual
- 2 Describes the design of the CRAY X-MP CPU. The registers, functional units, and Exchange Package are described, and a block diagram is provided.
- 3 Provides detailed information on the instructions that operate on the CRAY X-MP computer system. Each machine instruction can be represented symbolically in Cray Assembly Language (CAL). The instructions are listed in octal form in a box format that provides the CAL syntax format, an operand if required, a brief description of each instruction, and the machine instruction.

A detailed description of the instruction and an example using the instruction follow the boxed information.

4 Specific information for each of the current CRAY X-MP models is given, along with a photo and a maximum configuration drawing for each model.

For the reader's convenience, a glossary is also included; it defines many of the commonly used Cray acronymns.

# CONTENTS

PREI	<u>FACE</u>	•	•	•	iii
1.	INTRODUCTION	•	•	•	1-1
	CRAY X-MP COMPUTER SYSTEM COMPONENTS	•	•	•	1-1
	Central processing units	•	•	•	1-3
	Interfaces	•	•	•	1-3
	I/O Subsystem	•	•	•	1-4
	Disk storage units	•	•	•	1-5
	Solid-state storage device	•	•	•	1-6
	Condensing units	•	•	•	1-7
	Power distribution units	•	•	•	1-8
	Motor-generator units	•		•	1-9
	CONVENTIONS	•	•	•	1-10
	Examples	•	•	•	1-10
2.	CRAY X-MP DESIGN DETAILS	•	•	•	2-1
	CPU COMPUTATION SECTION				2-1
	Programmable clock				2-3
	Registers				2-3
	Address registers				2-4
	Scalar registers				2-4
	Vector registers				2-4
	Functional units				2-4
	Address functional units				2-5
	Address Add functional unit				2-5
	Address Multiply functional unit				2-5
	Scalar functional units				2-5
	Scalar Add functional unit				2-6
	Scalar Shift functional unit				2 - 6
	Scalar Logical functional unit				2-6
	Scalar Population/Parity/Leading Zero	•	•	•	2-0
	functional unit	•	•	•	2-6
	Vector functional units	•	•	•	2-6
	Vector Add functional unit	•	•	•	2-7
	Vector Shift functional unit	•	•	•	2-7
	Full Vector Logical functional unit				2-7
	Second Vector Logical functional unit				2-7
	Vector Population/Parity functional unit		•		2-7

Functional units (continued)	
Floating-point functional units	2-7
Floating-point Add functional unit	2-7
Floating-point Multiply functional unit	2-8
Reciprocal Approximation functional unit	2-8
CPU control section	2-8
Instruction buffers	2-8
Program Address (P) register	2-8
Next Instruction Parcel (NIP) register	2-9
Current Instruction Parcel (CIP) and Lower	
Instruction Parcel (LIP) registers	2-9
Exchange sequence	2-9
Exchange Package	2-9
Processor number (PN)	2-10
Memory error data	2-10
Program Address (P) register	2-10
Instruction Base Address (IBA) register	2-11
Instruction Limit Address (ILA) register	2-11
Mode (M) register	2-11
Vector Not Used (VNU) position	2-12
Enable Second Vector Logical (ESVL) position	2-12
Flag (F) register	2-12
Exchange Address (XA) register	2-13
Vector Length (VL) register	2-13
Enhanced Addressing Mode (EAM) position	2-14
Data Base Address (DBA) register	2-14
Program State (PS) register	2-14
Cluster Number (CLN) register	2-14
Data Limit Address (DLA) register	2-14
A registers	2-15
S registers	2-15
CPU intercommunication	2-15
Real-time clock	2-15
Arithmetic operations	2-15
Integer arithmetic	2-16
Floating-point arithmetic	2-17
Normalized floating-point numbers	2-18
Floating-point range errors	2-19
Floating-point Add functional unit	2-19
Floating-point Multiply functional unit	2-20
Floating-point Reciprocal Approximation	
functional unit	2-22
Double-precision numbers	2-22
Addition algorithm	2-23
Multiplication algorithm	2-23
Division algorithm	2-24
Newton's method	2-25
Derivation of the division algorithm	2-25
LOGICAL OPERATIONS	2-29
Central MemOry	2-30
Input/output section	2-31

3.	CRAY X-MP SYMBOLIC MACHINE INSTRUCTIONS	3-1
	INSTRUCTION SYNTAX	3-1
	Instruction format	3-1
	1-parcel instruction format with discrete $j$ and	
	k fields	3-2
	1-parcel instruction format with combined $j$ and	
	$k$ fields $\ldots$	3-3
	2-parcel instruction format with combined $j$ , $k$ ,	5 5
	and $m$ fields $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$	3-3
	2-parcel instruction format with combined $i$ , $j$ , $k$ ,	5 5
	and $m$ fields $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$	3-5
	SPECIAL REGISTER VALUES	3-5
		3-6
	SYMBOLIC NOTATION	3-0 3-6
	General syntax	3-0 3-6
	Register designators	3-0
	Location field	•
	Result field	3-7
	Operand field	3-7
	Comment field	3-8
	Special syntax forms	3-8
	MONITOR MODE INSTRUCTIONS	3-9
	MACHINE INSTRUCTION DESCRIPTIONS	3-9
	SYMBOLIC INSTRUCTION SUMMARY	3-98
	Functional units	3-98
	CRAY X-MP symbolic machine instructions	3-99
	FUNCTIONAL INSTRUCTION SUMMARY	3-102
	Register entry instructions	3-102
	Entries into A registers	3-102
	Entries into S registers	3-102
	Entries into V registers	3-103
	Entries into Semaphore registers	3-104
	Inter-register transfer instructions	3-104
	Transfers to A registers	3-104
	Transfers to S registers	3-105
	Transfers to V registers	3-106
	Transfer to Vector Mask register	3-106
	Transfer to Vector Length register	3-106
	Transfer to Semaphore register	3-106
	Memory transfers	3-107
	Bidirectional memory transfers	3-107
	Memory references	3-107
	Stores	3-107
	Loads	3-108
	Integer arithmetic operations	3-109
	24-bit integer arithmetic	3-110
	64-bit integer arithmetic	3-110
	Floating-point arithmetic	3-111
	Floating-point range errors	3-111
	Floating-point addition and subtraction	3-111
	Floating-point multiplication	3-112

	Floating-point arithmetic (continued)						
	Reciprocal iteration	•	•	•			3-113
	Reciprocal approximation						3-113
	Logical operations						3-114
	Logical products						3-114
	Logical sums						3-115
	Logical differences						3-115
	Logical equivalence						3-116
	Vector mask						3-116
	Merge						3-117
	Shift instructions						3-117
	Bit count instructions						3-118
	Scalar population count						3-119
	Vector population count						3-119
	Scalar population count parity						3-119
	Scalar leading zero count						3-119
	Branch instructions						3-119
	Unconditional branch instructions						3-120
	Conditional branch instructions						3-120
	Return jump						3-120
	Normal exit						3-121
	Error exit						3-121
	Monitor mode instructions						3-121
	Channel control						3-121
	Set real-time clock	•	•	•	•	•	3-122
	Programmable clock interrupt instructions	•	•	•	•	•	3-122
	Interprocessor interrupt instructions	•	•	•	•	•	3-122
	Cluster number instructions	•	•	•		•	3-123
	Operand range error interrupt instructions		•	•		•	3-123
	Performance counters	•	•	•	•	•	3-123
CRAY	X-MP SYSTEM CONFIGURATIONS	•	•	•	•	•	4-1
<b>a b u</b>							4 2
	X-MP/14se Specification Sheet						4-3 4-7
	X-MP/14 Specification Sheet						
	X-MP/18 Specification Sheet	•	•	•	•	•	4-11
	X-MP/116 Specification Sheet	•	•	•	•	•	4-15
	X-MP/22 Specification Sheet	•	•	•	•	•	4-19
	X-MP/24 Specification Sheet	•	•	•	•	•	4-23
	X-MP/28 Specification Sheet	•	•	•	•	•	4-27
	X-MP/216 Specification Sheet	•	•	•	•	•	4-31
			•		•	•	4-35
	X-MP/48 Specification Sheet	•	•	•	•	•	4-39
CRAY	X-MP/416 Specification Sheet	•	•	٠	•	•	4-43

# FIGURES

4.

1-1	CRAY X-MP/4 12-column Mainfr	ame	•	•	•	••	•	• •	•	•	•	•	•	•	•	1-2
1-2	Typical Interface Cabinet .	•	• •	•	•	•••	•		•	•	•	•	•	•	•	1-3
1-3	I/O Subsystem Chassis	•	• •	•	•	•••	•	•••	•	•	•	•	•	•	•	1-5

**<u>FIGURES</u>** (continued)

1-4	Solid-state Storage Device Chassis	1-6
1-5	Condensing Unit	1-7
1-6	Power Distribution Units	1-8
1-7	Motor-generator Equipment	1-9
2-1	CRAY X-MP Block Diagram	2-2
2 – 2	Integer Data Formats	2-16
2-3	Floating-point Data Format	2-17
2-4	Internal Representation of Floating-point Number (Octal)	2-18
2-5	Exponent Matrix for Floating-point Multipy Unit	2-20
2-6	Integer Multiply in Floating-point Multiply Functional Unit .	2-22
2-7	49-bit Floating-point Addition	2-23
2-8	Newton's Method	2-25
3-1	General Form for Instructions	3-2
3-2	1-parcel Instruction Format with Discrete $j$ and $k$ Fields	3-3
3-3	1-parcel Instruction Format with Combined $j$ and $k$ Fields	3-3
3-4	2-parcel Instruction Format with Combined $j$ , $k$ , and $m$	
	Fields	3-4
3-5	2-parcel Instruction Format with Combined $i$ , $j$ , $k$ , and	
	<i>m</i> Fields	3-5
3-6	2-parcel Instruction Format for a 24-bit Immediate Constant	
	with Combined <i>i</i> , <i>j</i> , <i>k</i> , and <i>m</i> Fields	3-5
4-1	CRAY X-MP/14se Computer System	4-3
4-2	CRAY X-MP/14se Configuration (Maximum)	4-5
4-3	CRAY X-MP/14 Computer System	4-7
4-4	CRAY X-MP/14 Configuration (Maximum)	4-9
4-5	CRAY X-MP/18 Computer System	4-11
4-6	CRAY X-MP/18 Configuration (Maximum)	4-13
4-7	CRAY X-MP/116 Computer System	4-15
4-8	CRAY X-MP/116 Configuration (Maximum)	4-17
4-9	CRAY X-MP/22 Computer System	4-19
4-10	CRAY X-MP/22 Configuration (Maximum)	4-21
	CRAY X-MP/24 Computer System	4-23
	CRAY X-MP/24 Configuration (Maximum)	4-25
	CRAY X-MP/28 Computer System	4-27
	CRAY X-MP/28 Configuration (Maximum)	4-29
	CRAY X-MP/216 Computer System	4-31
	CRAY X-MP/216 Configuration (Maximum)	4-33
	CRAY X-MP/44 Computer System	4-35
	CRAY X-MP/44 Configuration (Maximum)	4-37
	CRAY CRAY X-MP/48 Computer System	4-39
	CRAY X-MP/48 Configuration (Maximum)	4-41
	CRAY X-MP/416 Computer System	4-43
4-22	CRAY X-MP/416 Configuration (Maximum)	4-45

# TABLES

1

3-1	Special Register Values	;	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	3-6
4-1	CRAY X-MP Computer Syst	.em	70	er	vie	ЭW	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4-2
4-2	CRAY X-MP/14se Features	;	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4-4
4-3	CRAY X-MP/14 Features	•		•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	4-8
4-4	CRAY X-MP/18 Features	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4-12

# GLOSSARY

INDEX

# CENTRAL PROCESSING UNITS

Each CPU has a computation section consisting of operating registers, functional units, and an instruction control network. The instruction control network makes all decisions related to instruction issue as well as coordinating the three types of processing (vector, scalar, or address). Each of the processing modes has its associated registers and functional units. In multiple-processor mainframes, the interprocessor section, which coordinates processing between CPUs and Central Memory, is shared.

Refer to section 2 for more information on the computation section.

#### INTERFACES

The Cray mainframe is designed for use with front-end computers in a computer network. A front-end computer system is self contained and executes under the control of its own operating system.

Standard interfaces connect the Cray mainframe's I/O channels to channels of front-end computers, providing input data to the Cray computer system and receiving output from it for distribution to peripheral equipment. An FEI compensates for differences in channel widths, machine word size, electrical logic levels, and control signals. The FEI is housed in a stand-alone cabinet (figure 1-2) located near the host computer. Its operation is transparent to both the front-end computer user and the Cray user. As an option, a 3-Mybte/s fiber-optic link (FOL-3) is available for any front-end interface to provide front-end connections of up to .621 mile (1 km) and complete electrical separation from the Cray computer system.

The High-speed External channel (HSX-1) is a 100-Mybte/s channel that connects a CRAY X-MP computer system to external equipment supplied by the customer. This channel can be used over distances of up to 70 ft (21.3 m) and can drive machines such as high-speed graphic devices. Refer to the specification sheets in section 4 for specific configuration information.



Figure 1-2. Typical Interface Cabinet

1-3

### I/O SUBSYSTEM

The IOS, shown in figure 1-3, can have multiple I/O Processors (IOPS), a Buffer Memory, and required interfaces. It is designed for fast data transfer between front-end computers, peripheral devices, storage devices, and the IOS's Buffer Memory or between its Buffer Memory and the Central Memory of a Cray mainframe. The IOS is usually housed in its own stand-alone cabinet. For the CRAY X-MP/14se, however, the IOS is housed in the mainframe chassis; refer to the specification sheets in section 4 for specific information.

Various types of IOPs may be configured in an IOS: a Master IOP (MIOP), a Buffer IOP (BIOP), a Disk IOP (DIOP), or an Auxiliary IOP (XIOP). Each IOP controls different portions of the system; the number of IOPs is site dependent.

Each IOP of the IOS has a memory section, a control section, a computation section, and an input/output (I/O) section. I/O sections are independent and handle some portion of the I/O requirements for the IOS. IOS hardware allows for simultaneous data transfers between the MIOP, BIOP, DIOP, or XIOP of the IOS and the mainframe's Central Memory.<sup>†</sup>

Each IOP controls a different portion of the system. The MIOP controls the FEIs and the standard group of station<sup>††</sup> peripherals. It is connected to the Peripheral Expander; the Peripheral Expander contains controllers for peripheral devices. The MIOP is also connected to Buffer Memory and to the mainframe over a 6-Mbyte/s channel pair. The MIOP can control other functions on some systems, such as the HSX-1 channel interface; refer to the specification sheets in section 4 for more information.

The BIOP is the main link between the mainframe's Central Memory and the mass storage devices. Data from mass storage is transferred through the BIOP's Local Memory to the mainframe's Central Memory through a 100-Mbyte/s channel pair. The BIOP can control other functions on some systems; refer to the specification sheets in section 4 for more information.

The DIOP is used for additional disk storage units (DSUs). The DIOP connects to Buffer Memory and to the mainframe Central Memory over a 100-Mbyte/s channel pair. The DIOP data transfer sequence is similar to the BIOP's sequence.

Software supporting the 100-Mbyte/s channel pair to the XIOP and MIOP is currently not available.

<sup>\*\*</sup> The term "station" means both hardware and software. The station is the link to the front end or can act as a limited front end (such as the MIOP).

The XIOP is used for block multiplexer channels and interfaces to the block multiplexer controllers (BMCs). In most CRAY X-MP computer systems, the XIOP also interfaces with the HSX channel; refer to the specification sheets in section 4 for more information.



Figure 1-3. I/O Subsystem Chassis

## DISK STORAGE UNITS

For mass storage, the system uses CRI disk storage units (DSUs). A disk controller unit (DCU) interfaces the DSUs to an IOP within the IOS.

The IOP and the disk controller unit can transfer data between the direct memory access (DMA) port of the IOP and multiple DSUs, without missing data or skipping revolutions, even when all DSUs are operating at full speed.

#### SOLID-STATE STORAGE DEVICE

The SSD shown in figure 1-4 is an optional, high-performance device used for temporary data storage. It transfers data between the mainframe's Central Memory and the SSD through one or two special Cray interface cables with a maximum speed of 1000-Mbyte/s each. The actual speed of these transfers depends on the SSD and CRAY X-MP memory size and system configuration. The SSD can also be connected directly to an IOP over a 100-Mbyte/s channel pair.

The SSD-3I is a special version of the SSD; it is housed within the IOS chassis. Refer to section 4 for all the current SSD configurations available.



Figure 1-4. Solid-state Storage Device Chassis

1-6

# CONDENSING UNITS

A condensing unit (figure 1-5) contains the major components of the refrigeration system used to cool the computer chassis. Heat is removed from the condensing unit by a second-level cooling system that is not part of the computer system.



Figure 1-5. Condensing Unit

#### POWER DISTRIBUTION UNITS

The mainframe, IOS, and SSD may have independent power distribution units (PDUs). Refer to section 4 for required number of PDU's needed for each model.

The PDU for the mainframe contains adjustable transformers for regulating the voltage to each column of the mainframe. The PDU also contains temperature and voltage monitoring equipment that checks temperatures at strategic locations on the mainframe chassis. Automatic warning and shutdown circuitry protects the mainframe in case of overheating or excessive cooling. Control switches for the motor-generators and the condensing unit are also mounted on the mainframe's power distribution unit.

A pair of PDUs perform similar functions for the IOS chassis and the SSD chassis.

Figure 1-6 shows the power distribution units for the CRAY X-MP/4 mainframe (left) and for the CRAY X-MP/1 and CRAY X-MP/2 mainframes, IOS, and SSD (right).



Figure 1-6. Power Distribution Units

# MOTOR-GENERATOR UNITS

A motor-generator unit (figure 1-7) converts primary power from commercial power mains to the 400-Hz power used by the system. This unit also isolates the system from transients and fluctuations on the commercial power mains. The equipment consists of three motor-generator units.



Figure 1-7. Motor-generator Equipment

# CONVENTIONS

This manual uses the following conventions:

<u>Convention</u>	Description
lowercase italic	Variable information
X or x or X	An ignored value
n	An unknown variable value
(XX)	The contents of a register designated by the XX value
Register bit designators	Numbered right to left as powers of 2, designators starting with $2^0$ . Exceptions are the Exchange Package and the Vector Mask register; Exchange Package bits are numbered from left to right and are numbered not as powers of 2 but as bits 0 through 63, with bit 0 as the most significant and bit 63 as the least significant. Vector Mask register bits correspond to a word element in a vector register. Bit $2^{63}$ corresponds to element 0, bit $2^0$ corresponds to element 63.

Unless otherwise indicated, numbers are decimal numbers. Octal numbers are indicated with an 8 subscript. Exceptions are register numbers, channel numbers, instruction parcels in instruction buffers, and instruction forms, which are given in octal without the subscript.

#### EXAMPLES

The following are examples of the preceding conventions.

Examples	Description
Transmit (A <b>k</b> ) to S <i>i</i>	Transmit the contents of the A register specified by the $k$ designator to the S register specified by the $i$ designator.
167 <i>ixk</i>	Machine instruction 167. The $j$ register designator is not used and is an ignored value.

Examples	Description
Read <i>n</i> words from memory	Read an unknown variable number of words from memory. You can read, within the stated restrictions, as few or many words from memory as you wish.
Bit 2 <sup>63</sup> of an S or element of a V register	The value represents the most significant bit.

# **CRAY X-MP DESIGN DETAILS**

The following subsections describe the major components of a CRAY X-MP central processing unit (CPU).

#### CPU COMPUTATION SECTION

Each CPU is an identical, independent computation section consisting of operating registers, functional units, and an instruction control network (refer to figure 2-1, a fold-out block diagram of a typical CRAY X-MP computation section). The computation section performs three types of processing: address, scalar, and vector. Address processing operates on internal control information, such as addresses and indexes, while scalar and vector processing are performed on data. The instruction control network makes all decisions related to instruction issue as well as coordinating the three types of processing. Each of the processing modes has its associated registers and functional units.

Address information flows from Central Memory, instruction values or from control registers to address registers. Information in the address registers is distributed to various parts of the control network for use in controlling the scalar, vector, and I/O operations. The address registers can also supply operands to two integer functional units. The units generate address and index information and return the result to the address registers. Address information can also be transmitted to Central Memory from the address registers.

Data flow in a computation section is from Central Memory to registers and from registers to functional units. Results flow from functional units to registers and from registers to Central Memory or back to functional units. Data flows along either the scalar or vector path, depending on the processing mode. An exception is that scalar registers can provide one required operand for some vector operations performed in the vector functional units.

The computation section performs integer or floating-point arithmetic operations. Integer arithmetic is performed in twos complement mode. Floating-point quantities have signed magnitude representation.

Floating-point instructions provide for addition, subtraction, multiplication, and reciprocal approximation. The reciprocal approximation instructions provide for a floating-point divide operation that uses a multiple instruction sequence.

Figure 2-1. CRAY X-MP Block Diagram

# CRAY X-MP BLOCK DIAGRAM



Integer or fixed-point operations are integer addition, integer subtraction, and integer multiplication. An integer multiply operation is done through a software algorithm using the floating-point multiply functional unit to generate multiple partial products. These partial products are then shifted and merged to form the full product. No integer divide instruction is provided; the operation is accomplished through a software algorithm using floating-point hardware.

The instruction set includes Boolean operations for OR, AND, equivalence, and exclusive OR, and for a mask-controlled merge operation. Shift operations allow the manipulation of either 64-bit or 128-bit operands to produce 64-bit results. With the exception of 24-bit integer arithmetic, most operations are implemented in vector and scalar instructions. The integer product is a scalar instruction designed for index calculation. Full indexing capability lets you index throughout memory in either scalar or vector modes. The index can be positive or negative in either mode. Indexing allows matrix operations in vector mode to be performed on rows or on the diagonal as well as allowing conventional column-oriented operations.

Population and parity counts are provided for both vector and scalar operations. An additional scalar operation is the leading zero count.

## PROGRAMMABLE CLOCK

A programmable clock is a standard feature of the CRAY X-MP computer systems. This clock allows the operating system to force interrupts to occur at a particular time or frequency. The clock frequency/intervals vary for different models of the CRAY X-MP computer systems.

# REGISTERS

A CPU has three primary and two intermediate sets of registers. The primary sets of registers are the address (A), scalar (S), and vector (V) registers. These registers are considered primary because functional units can access them directly.

For the A and S registers, an intermediate level of registers exists. These registers are not accessible to the functional units but act as a buffer for the primary registers. Block transfers of consecutive locations are possible between these registers and Central Memory so that the number of memory reference instructions required for scalar and address operands is greatly reduced. The intermediate registers that support the A registers are referred to as intermediate address (B) registers. The intermediate registers that support S registers are referred to as scalar-save (T) registers.

#### Address registers

The A registers serve a variety of applications but are primarily used as address registers for memory references and as index registers. They provide values for shift counts, loop control, and channel I/O operations and receive values of population count and leading zeros count. In address applications, A registers index the base address for scalar memory references and provide both a base address and an address increment for vector memory references.

The B registers are used as intermediate storage for the A registers. Typically, B registers contain data to be referenced repeatedly over a long span, making it unnecessary to retain the data in either A registers or Central Memory. Examples of uses are loop counts, variable array base addresses, and dimensions.

# Scalar registers

The S registers are the principal scalar registers for a CPU serving as the source and destination for operands executing scalar arithmetic and logical instructions. Scalar functional units perform both integer and floating-point arithmetic operations.

The T registers are used as intermediate storage for the S registers. Data is transferred between T and S registers and between T registers and Central Memory.

#### Vector registers

The V registers are used for vector operations. Successive elements from a V register enter a functional unit in successive clock periods (CPs). The effective length of a vector register for any operation is controlled by the program-selectable Vector Length (VL) register. The Vector Mask (VM) register allows for the logical selection of particular elements of a vector.

## FUNCTIONAL UNITS

Instructions other than simple transmits or control operations are performed by specialized hardware known as functional units. Each unit implements an algorithm or a portion of the instruction set. Most functional units can operate simultaneously. Functional units have independent logic except for the following:

• The Reciprocal Approximation and Vector Population Count units share some logic.

- The Floating-point Multiply and Second Vector Logical units share input and output paths.
- The Scalar Add and Scalar Shift units share output paths.

The preceding cases of shared logic can cause a hold issue condition.

All functional units perform algorithms in a fixed amount of time; delays are impossible once the operands have been delivered to the unit. Functional units are fully segmented. This means that a new set of operands for unrelated computation can enter a functional unit each CP, even though the functional unit time can be more than 1 CP.

The functional units identified are arbitrarily described in four groups: address, scalar, vector, and floating-point. Each of the first three groups function with one of the primary register types (A, S, and V) to support the address, scalar, and vector modes of processing available in the mainframe. The fourth group, floating-point, supports either scalar or vector operations and accepts operands from or delivers results to S or V registers. In addition, Central Memory can also act as a functional unit for vector operations.

A functional unit engaged in a vector operation remains busy until it is finished. In this state, the functional unit is reserved. Other instructions requiring the same functional unit are not issued until the previous operation is complete. Only one functional unit of each type is available to the vector instruction hardware (with the exception of the Second Vector Logical unit). When the vector operation completes, the reservation is dropped and the functional unit is then available for another operation.

## Address functional units

Address functional units perform integer arithmetic on operands obtained from A registers and deliver the results to an A register (refer to section 2 for an explanation of integer arithmetic). The arithmetic is twos complement.

Address Add functional unit - The Address Add functional unit performs integer addition and subtraction; addition and subtraction are performed in a similar manner. The unit detects no overflow.

Address Multiply functional unit - The Address Multiply functional unit forms an integer product from two operands. No rounding is performed.

#### Scalar functional units

Scalar functional units perform operations on operands obtained from S registers and usually deliver the results to an S register (refer to section 2 for an explanation of integer arithmetic). The exception is

the Population/Parity/Leading Zero Count functional unit, which delivers its result to an A register.

The Scalar Add, Scalar Shift, Scalar Logical, and Scalar Population/Parity/Leading Zero functional units are exclusively associated with scalar operations and are described here. Three additional functional units are used for both scalar and vector operations. They are described in the subsection on Floating-point Functional Units.

Scalar Add functional unit - The Scalar Add functional unit performs integer addition and subtraction; addition and subtraction are performed in a similar manner. The unit detects no overflow.

<u>Scalar Shift functional unit</u> - The Scalar Shift functional unit shifts the entire contents of an S register or shifts the contents of two concatenated S registers into a single resultant S register.

<u>Scalar Logical functional unit</u> - The Scalar Logical functional unit performs bit-by-bit manipulation of quantities obtained from S registers.

<u>Scalar Population/Parity/Leading Zero functional unit</u> - This functional unit can count the number of bits in an S register having a value of 1 in the operand and returns a 1-bit population parity count (even parity). It also can count the number of bits of 0 preceding a 1 bit in the operand from left to right; the operand is obtained from an S register and the result is delivered to an A register.

#### Vector functional units

Most vector functional units perform operations on operands obtained from one or two V registers or from a V register and an S register. The Reciprocal, Shift, and Population/Parity functional units, which require only one operand, are exceptions. Results from a vector functional unit are delivered to a V register.

Successive operand pairs are transmitted each CP to a functional unit. The corresponding result emerges from the functional unit n CPs later, where n is the functional unit time and is constant for a given functional unit. The VL register determines the number of operands or operand pairs to be processed by a functional unit.

The functional units described in this subsection are exclusively associated with vector operations. Three functional units are associated with both vector operations and scalar operations and are described in the Floating-point Functional Units subsection. When a floating-point functional unit is used for a vector operation, the general description of vector functional units given in the subsection applies. <u>Vector Add functional unit</u> - The Vector Add functional unit performs integer addition and subtraction for a vector operation and delivers the results to elements of a V register. Addition and subtraction are performed in a similar manner. The unit detects no overflow.

<u>Vector Shift functional unit</u> - The Vector Shift functional unit shifts the entire contents of a V register element or the value formed from two consecutive elements of a V register. Shift counts are obtained from an A register and are end off with zero fill.

<u>Full Vector Logical functional unit</u> - The Full Vector Logical functional unit performs a bit-by-bit manipulation of specified quantities for specific instructions. The Full Vector Logical functional unit also performs vector register merge, compressed index, and logical operations associated with the vector mask instruction.

Second Vector Logical functional unit - The Second Vector Logical functional unit performs a bit-by-bit manipulation of the specified quantities for specific instructions. A selection is made as to which of the two vector logical functional units to use: the Full Vector Logical functional unit or the Second Vector Logical functional unit. If the Second Vector Logical unit is enabled (through the Exchange Package), instructions are issued there first if possible. If the unit is busy, issue is then attempted to the Full Vector Logical unit. When both units are busy, the first unit to clear is selected for issue. Instructions are issued to the Full Vector Logical unit first, even though the Second Vector Logical unit is not busy, if another conflict is present for the Second Vector Logical unit (for example, a Floating-point Multiply functional unit reservation).

<u>Vector Population/Parity functional unit</u> - The Vector Population/Parity functional unit counts the 1 bits in each element of the source V register. The total number of 1 bits is the population count. This population count can be an odd or an even number, as shown by its low-order bit. The vector population count instruction delivers the total population count to elements of the destination V register while the vector population count parity instruction delivers the low-order bit of the count to the destination V register for even parity.

# Floating-point functional units

Three floating-point functional units perform floating-point arithmetic for scalar and vector operations. When a scalar instruction is executed, operands are obtained from S register(s) and results are delivered to an S register. For most vector instructions, operands are obtained from pairs of V registers, or from an S register and a V register. Results are delivered to a V register. An exception is the Reciprocal Approximation unit, which requires only one input operand.

<u>Floating-point Add functional unit</u> - The Floating-point Add functional unit performs addition or subtraction of operands in floating-point

HR-3005

format. The final result is normalized even when operands are unnormalized. Normalized numbers are explained later in this section.

<u>Floating-point Multiply functional unit</u> - The Floating-point Multiply functional unit executes instructions that provide for full- and half-precision multiplication of operands in floating-point format and for computing two minus a floating-point product for reciprocal iterations.

The half-precision product is rounded; the full-precision product can be rounded or not rounded.

Input operands are assumed to be normalized. The Floating-point Multiply functional unit delivers a normalized result only if both input operands are normalized. Normalized numbers are explained later in this section.

Out-of-range exponents are detected. If both operands have zero exponents, however, the result is considered as an integer product, is not normalized, and is not considered out of range.

<u>Reciprocal Approximation functional unit</u> - The Reciprocal Approximation functional unit finds the approximate reciprocal of an operand in floating-point format. The input operand is assumed to be normalized and, if so, the result is correct. The high-order bit of the coefficient is not tested but is assumed to be a 1. Out-of-range exponents are detected. Normalized numbers are explained later in this section.

## CPU CONTROL SECTION

The CPU's control section contains instruction buffers and registers for instruction issue and control. The following subsections describe the registers and buffers.

#### Instruction buffers

Each CPU has four instruction buffers; each holds 128 consecutive instruction parcels. Instruction parcels are held in the buffers before being delivered to the NIP or LIP registers.

#### Program Address (P) register

The P register indicates the next parcel of program code to enter the Next Instruction Parcel (NIP) register. New data enters the P register on an instruction branch or on an exchange sequence. The contents of P are then advanced sequentially until the next branch or exchange sequence.

### Next Instruction Parcel (NIP) register

The NIP register holds a parcel of program code before it enters the Current Instruction Parcel (CIP) register.

# Current Instruction Parcel (CIP) and Lower Instruction Parcel (LIP) registers

The CIP register holds the instruction waiting to be issued. If the instruction is a 2-parcel instruction, the CIP register holds the first parcel of the instruction and the LIP register holds the second parcel. Instruction formats are explained in section 3.

#### EXCHANGE SEQUENCE

A CPU uses an exchange mechanism for switching instruction execution from program to program. This exchange mechanism involves the use of blocks of program parameters known as Exchange Packages and a CPU operation referred to as an exchange sequence.

Instruction issue is terminated by the hardware upon detection of an interrupt condition. All memory bank and functional unit activity is allowed to finish. To switch execution in order to handle the interrupt, the CPU executes the exchange sequence. This causes program parameters for the next program to be exchanged with current information in the operating registers. Each program in the system has its associated 16-word Exchange Package, which contains the parameters used in its execution sequence. Only the A and S registers are saved in a program's Exchange Package; the contents of the B, T, V, VM, Shared Address (SB), Shared Scalar (ST), and Semaphore (SM) registers must be saved by software.

Exchange sequences may be initiated by a deadstart sequence or program exit, voluntarily by the software, or automatically upon occurrence of an interrupt condition.

### EXCHANGE PACKAGE

The Exchange Package is a block of sixteen 64-bit words in memory associated with a particular program. The Exchange Package contains the basic parameters necessary to provide continuity from one execution interval for the program to the next. The exchange sequence swaps data from memory to the operating registers and back to memory. This sequence exchanges data in an active Exchange Package residing in the operating registers with an inactive Exchange Package in memory. The Exchange Address (XA) register address of the active Exchange Package specifies the memory address to be used for the swap. Data is exchanged and a new program execution interval is initiated by the exchange sequence.

The following subsections define the contents of the Exchange Package.

#### Processor number (PN)

The state of the PN in the Exchange Package indicates in which CPU the Exchange Package executed. This value is not read into the CPU; it is a constant inserted only into a package being stored. In single-processor models, this value is always 0.

### Memory error data

Error data, consisting of four fields of information, appears in the Exchange Package if the interrupt on correctable memory error bit is set and a correctable memory error is encountered or if the interrupt on uncorrectable memory error bit is set and an uncorrectable memory error is detected.<sup>†</sup>

Memory error data fields are described below.

- Field Description
- Error type (E) The type of memory error encountered, correctable or uncorrectable, is indicated in this word of the Exchange Package.
- Syndrome (S) The S bits used in defining a memory data error are returned in this word of the Exchange Package.
- Read mode (R) The type of read mode in progress when a memory data error occurred is indicated in these bits of the Exchange Package.
- Read address (CSB) The chip select, bank, and section bits where a memory data error occurred are defined in this word.

#### Program Address (P) register

The P register contents (address of first program instruction not yet issued) are stored in this word of the Exchange Package. The instruction at this location is the first instruction to be issued when this program begins again.

For multiple-bit memory errors, the hardware always sets the Correctable Memory Error flag in the interrupted Exchange Package.

### Instruction Base Address (IBA) register

The IBA register holds the base address of the user's instruction field. A user instruction can be executed only by the CPU if the absolute address at which the instruction is located is greater than or equal to the contents of the current Exchange Package IBA register of the program executing. This determination is made at instruction buffer fetch time by the CPU.

### Instruction Limit Address (ILA) register

The ILA register holds the limit address of the user's instruction field. A user instruction can be executed only by the CPU if the absolute address at which the instruction is located is less than the contents of the current Exchange Package ILA register of the program executing. This determination is made at instruction buffer fetch time by the CPU.

# Mode (M) register

The M register contains part of the Exchange Package for a currently active program. The bits of the M register that are set selectively during an exchange sequence are defined as follows:

- Waiting for Semaphore (WS) flag; when set, the CPU exchanged when a test and set instruction was holding in the CIP register.
- Floating-point Error Status (FPS) flag; when set, a floating-point error has occurred regardless of the state of the Floating-point Error Mode flag.
- Bidirectional Memory Mode (BDM) flag; when set, block reads and writes can operate concurrently.
- Selected for External Interrupts (SEI) flag; when set, this CPU is preferred for I/O interrupts.<sup>†</sup>
- Interrupt Monitor Mode (IMM) flag; when set, it enables all interrupts in monitor mode except PC, MCU, I/O, NEX, and ICP.
- Operand Range Error Mode (IOR) flag; when set, it enables interrupts on operand address range errors.
- Correctable Memory Error Mode (ICM) flag; when set, it enables interrupts on correctable memory data errors.

<sup>\*</sup> Not available on single-processor systems

- Floating-point Error Mode (IFP) flag; when set, it enables interrupts on floating-point errors.
- Uncorrectable Memory Error Mode (IUM) flag; when set, it enables interrupts on uncorrectable memory data errors.
- Monitor Mode (MM) flag; when set, it inhibits all interrupts except memory errors, normal exit, and error exit.

#### Vector Not Used (VNU) position

The state of the VNU position in the Exchange Package indicates whether several specific vector instructions were issued during the execution intervals. If none of the instructions were issued, the bit is set. If one or more of the instructions were issued, the bit is not set.

# Enable Second Vector Logical (ESVL) position

The contents of the ESVL position in the Exchange Package indicate whether or not the Second Vector Logical unit can be used. If set, the Second Vector Logical unit may be used. If clear, the Second Vector Logical unit cannot be used; only the Full Vector Logical unit may be used.

# Flag (F) register

The F register contains part of the Exchange Package for the currently active program. This register contains flags individually identified within the Exchange Package. Setting any of these flags interrupts program execution. When one or more flags are set, a Request Interrupt signal is sent to initiate an exchange sequence. The F register contents are stored along with the rest of the Exchange Package. The monitor program can analyze the flags for the cause of the interruption. Before the monitor program exchanges back to the package, it must clear the flags in the F register area of the package. If any bit remains set, another exchange occurs immediately.

The F register contains the following flags:

- Interrupt from Internal CPU (ICP) flag; set when the other CPU issues instruction 0014j1.<sup>†</sup>
- Deadlock (DL) flag; set when all CPU(s) in a cluster are holding issue on a test and set instruction.

\* Not available on single-processor systems

- Programmable Clock Interrupt (PCI) flag; set when the interrupt countdown counter in the programmable clock equals 0.
- MCU Interrupt (MCU) flag; set when the MIOP sends this signal.
- Floating-point Error (FPE) flag; set when a floating-point range error occurs in any of the floating-point functional units and the Enable Floating-point Interrupt flag is set.
- Operand Range Error (ORE) flag; set when a data reference is made outside the boundaries of the DBA and DLA registers and the Enable Operand Range Interrupt flag is set.
- Program Range Error (PRE) flag; set when an instruction fetch is made outside the boundaries of the Instruction Base Address (IBA) and Instruction Limit Address (ILA) registers.
- Memory Error (ME) flag; set when a correctable or uncorrectable memory error occurs and the corresponding enable memory error mode bit is set in the M register.
- I/O Interrupt (IOI) flag; set when a 6-Mbyte/s channel or the 1000-Mbyte/s (100 Mbyte/s channel in single-procession models) channel completes a transfer.
- Error Exit (EEX) flag; if not in MM, set by an error exit instruction.
- Normal Exit (NEX) flag; if not in MM and IMM, set by a normal exit instruction.

#### Exchange Address (XA) register

The XA register specifies the first word address (FWA) of a 16-word Exchange Package loaded by an exchange operation. The register contains the high-order 8 bits of a 12-bit field specifying the address. The low-order bits of the field are always 0; an Exchange Package must begin on a 16-word boundary. The 12-bit limit requires that the absolute address be in the lower 4096 (10,000<sub>8</sub>) words of memory. When an execution interval terminates, the exchange sequence exchanges the contents of the registers with the contents of the Exchange Package at the beginning address (XA) in memory.

# Vector Length (VL) register

The VL register specifies the length of all vector operations performed by vector instructions and the length of the vectors held by the V registers.

# Enhanced Addressing Mode (EAM) position<sup>†</sup>

The contents of the EAM position in the Exchange Package indicates whether or not address extension occurs for address calculations.

# Data Base Address (DBA) register

The DBA register holds the base address of the user's data field. An operand can be fetched or stored only by the CPU if the absolute address at which the operand is located is greater than or equal to the contents of the current Exchange Package DBA register of the program executing. This determination is made each time an operand is fetched or stored by the CPU.

# Program State (PS) register

The state of the PS register is manipulated by the operating system to represent different program states in the CPUs concurrently processing a single program.

# Cluster Number (CLN) register

The CLN register determines the CPU's cluster. The CLN register contents are used to determine which set of SB, ST, and SM registers the CPU can access. If the CLN register is 0, the CPU does not have access to any SB, ST, or SM register. The CLN register's contents in all CPUs are also used to determine the condition necessary for a deadlock interrupt.

## Data Limit Address (DLA) register

The DLA register holds the upper limit address of the user's data field. An operand can be fetched or stored only by the CPU if the absolute address at which the operand is located is less than the contents of the current Exchange Package DLA register of the program executing. This determination is made each time an operand is fetched or stored by the CPU.

If the final absolute address of the operand as computed by the CPU does not fall between the range of addresses contained within the currently executing Exchange Package DBA and DLA registers, the CPU generates an operand (address) range error interrupt.

Not available on all systems

#### A registers

The current contents of all A registers are stored in a portion of the Exchange Package.

#### S registers

The current contents of all S registers are stored in a portion of the Exchange Package.

### CPU INTERCOMMUNICATION

The inter-CPU communication section of the mainframe contains clusters of shared registers for interprocessor communication and synchronization. Each cluster consists of Shared Address (SB), Shared Scalar (ST), and Semaphore (SM) registers.

In multiprocessor systems, the SB and ST registers are used for passing address and scalar information from one CPU to another, while the SM registers are used for control between CPUs. In single-processor systems, the CPU can use the SB and ST registers, while the SM registers can be used by the CPU for storage and control.

Each CPU's Cluster Number (CLN) register determines which set of shared registers is accessed by a CPU (clustering). The cluster may be accessed by any processor to which it is allocated in either user or system (monitor) mode. Any processor in monitor mode can interrupt any other and cause it to switch from user to monitor mode. Additionally, each processor in a cluster can asynchronously perform scalar or vector operations dictated by user programs. The hardware also provides built-in detection of system deadlock within the cluster.

# REAL-TIME CLOCK

In multiprocessor systems, the mainframe contains one real-time clock (RTC), which is shared by all the CPUs. This counter is 64-bits and advances one count each CP. Because the clock advances synchronously with program execution, it can be used to time the program to an exact number of CPs. In single-processor systems, the RTC is not shared but works the same way.

# ARITHMETIC OPERATIONS

Functional units in a CPU perform either twos complement integer arithmetic or floating-point arithmetic.
#### Integer arithmetic

All integer arithmetic, whether 24 bits or 64 bits, is twos complement and is represented in the registers as shown in figure 2-2. The Address Add and Address Multiply functional units perform 24-bit arithmetic. The Scalar Add and the Vector Add functional units perform 64-bit arithmetic.

Twos	Complement	Integer	(24	bits)			
223	····	20					
Sign							
Twos	Complement	Integer	(64	bits)			
263							20
Sign					 	- V. 1 <b>2.</b>	

Figure 2-2. Integer Data Formats

Multiplication of two scalar (64-bit) integer operands is accomplished by using the floating-point multiply instruction and one of the two methods that follow. The method used depends on the magnitude of the operands and the number of bits to contain the product.

If the operands are nonzero only in the 24 least significant bits, the two integer operands can be multiplied if each is shifted 24 bits to the left before the multiply operation. (The Floating-point Multiply functional unit recognizes the conditions in which both operands have zero exponents as a special case.) The Floating-point Multiply functional unit returns the high-order 48 bits of the product of the coefficients as the coefficient of the result and leaves the exponent field as 0. Refer to figure 2-6. If the operand coefficients were generated by a means other than shifting so the low-order 24 bits would be nonzero, the low-order 48 bits of the product could be nonzero, and the high-order 48 bits (the return part) could be one larger than expected because truncation compensation constant is always added during a multiply.

If the operands are greater than 24 bits, multiplication is done by software forming multiple partial products and then shifting and adding the partial products.

Division is done by algorithm; the particular algorithm used depends on the number of bits in the quotient. The quickest and most frequently used method is to convert the numbers to floating-point format and then use the floating-point functional units.

#### Floating-point arithmetic

Floating-point numbers are represented in a standard format throughout the CPU. This format is a packed representation of a binary coefficient and an exponent (power of 2). The coefficient is a 48-bit signed fraction. The sign of the coefficient is separated from the rest of the coefficient as shown in figure 2-3. Because the coefficient is of signed magnitude, it is not complemented for negative values.



Figure 2-3. Floating-point Data Format

The exponent portion of the floating-point format is represented as a biased integer in bits  $2^{62}$  through  $2^{48}$ . The bias that is added to the exponents is  $40000_8$ . The positive range of exponents is  $40000_8$  through  $57777_8$ . The negative range of exponents is  $37777_8$  through  $20000_8$ . Thus, the unbiased range of exponents is the following (the negative range is one larger):

2-200008 through 2+177778

In terms of decimal values, the floating-point format of the system allows the accurate expression of numbers to about 15 decimal digits in the approximate decimal range of  $10^{-2466}$  through  $10^{+2466}$ .

Figure 2-4 and the following steps show the relationship between the bias, exponent, and coefficient. To convert the number to its decimal equivalent:

1. Subtract the bias from the exponent to get the integer value of the exponent

-40000

1

2. Multiply 2 raised to the integer value of the exponent by the normalized coefficient, expressed as a fraction, to get the result

 $2^1 \times 0.4_8 = 1.0$ 



Figure 2-4. Internal Representation of Floating-point Number (Octal)

A O value or an underflow result is not biased and is represented as a word of all zeros.

A negative 0 is not generated by any floating-point functional unit, except in the case in which a negative 0 is one operand going into the Floating-point Multiply or Floating-point Add functional unit.

The remainder of this subsection describes normalized floating-point numbers, floating-point range errors, double-precision numbers, and the addition, multiplication, and division algorithms.

## Normalized floating-point numbers

A nonzero floating-point number is normalized if the most significant bit of the coefficient is nonzero. This condition implies that the coefficient has been shifted as far left as possible and that the exponent has been adjusted accordingly; therefore, the floating-point number has no leading zeros in the coefficient. The exception is that a normalized floating-point zero is all zeros.

When a floating-point number is created by inserting an exponent of  $40060_8$  and a 48-bit integer word into the coefficient the result should be normalized before being used in a floating-point operation. Normalization is accomplished by adding the unnormalized floating-point operand to 0. Since S0 provides a 64-bit zero when used in the Sj field of an instruction, an operand in Sk is normalized with the 062*i*0k instruction. S*i*, which can be Sk, contains the normalized result.

The 170i0k instruction normalizes Vk into Vi.

## Floating-point range errors

Overflow of the floating-point range is indicated by an exponent value of 600008 for Floating-point Add or Multiply and 600028 for Floating-point Reciprocal or greater in packed format. Detection of the overflow condition initiates an interrupt if the Floating-point Mode flag is set in the Mode register and monitor mode is not in effect. The Floating-point Mode flag can be set or cleared by a user mode program.

Cray operating system COS keeps a bit in a table to indicate the condition of the mode bit. System software manipulates the mode bit and uses the table bit to indicate how the mode should be left for the user. Therefore, the user usually needs to put the appropriate bit in the table if the user changes the mode.

Floating-point range error conditions are detected by the floating-point functional units, as described in the following paragraphs.

<u>Floating-point Add functional unit</u> - A floating-point add range error condition is generated for scalar operands when the larger incoming exponent is greater than or equal to  $60000_8$ . This condition sets the Floating-point Error flag, with an exponent of  $60000_8$  being sent to the result register along with the computed coefficient, as in the following example:

60000.4xxxxxxxxxx Range Error +57777.4xxxxxxxxxxx Result Register

#### NOTE

If a floating-point add or subtract generates an exponent of less than  $20000_8$  or a coefficient of 0, the condition is considered an underflow; no fault is generated, and the word returned from the functional unit is all 0 bits. If either operand is out of bounds (exponent of  $60000_8$  or greater) or if the final sum or difference is out of bounds (exponent of  $60000_8$  or greater), the exponent is set to  $60000_8$ , and a floating-point error is flagged. If floating-point faults are enabled, an interrupt occurs. Refer to the Floating-point Range Errors subsection for more information.

Floating-point Multiply functional unit - Whether or not out-of-range conditions occur the way they are handled can be determined by using the exponent matrix shown in figure 2-5. The exponent of the result, for any set of exponents, falls into one of seven unique zones. A description of each zone follows.

#### NOTE

Only zones 6 and 7 can generate floating-point faults.



Figure 2-5. Exponent Matrix for Floating-point Multiply Unit

HR-3005

2-20

Zone Description

- This indicates a simple integer multiply; no fault is possible.
- (2) These exponents would result in an underflow condition. It is flagged as such, and the result is set to +0. (Multiply by 0 is in this group.)
- (3) Underflow may occur on this boundary. When a normalize shift is required, the underflow is not detected, and the coefficient and the exponent are not zeroed out. The exponent used before the shift is 20000<sub>8</sub>; the exponent used after the shift is 1777<sub>8</sub>. Underflow detection is done on the exponent used for an unshifted product coefficient.
- (4) The use of an operand with an underflow exponent is allowed if the final result is within the range  $20000_8$  to  $57777_8$ .
- (5) This is the normal operand range, and normal results are produced.
- (6) Overflow is flagged on this boundary. If a normalized shift is required, the value should be within bounds with a 57777<sub>8</sub> exponent. Because overflow is detected, however, a 60000<sub>8</sub> is inserted in the product as the final exponent when the exponent for the unnormalized shift condition is used.
  - Within this zone, an overflow fault is flagged and the product exponent is set to 600008.

Out-of-range conditions are tested before normalizing in the Floating-point Multiply functional unit. As shown, if both incoming exponents are equal to 0, the operation is treated as an integer multiply. The result is treated normally with no normalization shift of the result allowed. The result is a 48-bit quantity starting with bit  $2^{47}$ . When using this feature, the operands should be considered as 24-bit integers in bits  $2^{47}$  through  $2^{24}$ . In figure 2-6, if operand 1 is 4 and operand 2 is 6, a 48-bit result of  $30_8$  is produced. Bit  $2^{63}$  obeys the usual rules for multiplying signs and the result is a sign and magnitude integer. The form of integers (refer to figure 2-2) accepted by the integer add and subtract and expected by the software is twos complement, not sign and magnitude; therefore, negative products must be converted.

(7)

If bits  $2^0$  through  $2^{23}$  in operands 1 and 2 of figure 2-6 have any 1 bits, the product might be 1 ( $2^0$ ) too large because a truncation compensation constant is added during the multiply process. (The following paragraphs discuss the truncation constant and its use.) The size of the shaded area in operands 1 and 2 (figure 2-6) does not need to be the same for both operands. To get a correct product, the only requirement is that the sum of the number of bits in the shaded area be 48 bits or more. If the sum is more than 48 bits, the binary point in the product is the number of places to the left that the sum is in excess of 48 (assuming that the operand binary points are at the left boundary of the shaded areas).



Figure 2-6. Integer Multiply in Floating-point Multiply Functional Unit

Floating-point Reciprocal Approximation functional unit – For the Floating-point Reciprocal Approximation functional unit, an incoming operand with an exponent less than or equal to  $20001_8$  or greater than or equal to  $60002_8$  causes a floating-point range error. The error flag is set and an exponent of  $60000_8$  and the computed coefficient with  $2^{47}$  set to 0 are sent to the result register.

## Double-precision numbers

The CPU does not provide special hardware for performing double- or multiple-precision operations. Double-precision computations with 95-bit accuracy are available through software routines provided by CRI.

#### Addition algorithm

Floating-point addition or subtraction is performed in a 49-bit register (figure 2-7). Trial subtraction of the exponents selects the operand to be shifted down for aligning the operands. The larger exponent operand carries the sign. The coefficient of the number with the smaller exponent is shifted right to align with the coefficient of the number with the larger exponent. Bits shifted out of the register are lost; no roundup occurs. If the sum carries into the high-order bit, the low-order bit is discarded and an appropriate exponent adjustment is made. All results are normalized and if the result is less than the machine minimum, the error is suppressed.



Figure 2-7. 49-bit Floating-point Addition

The Floating-point Add functional unit normalizes any floating-point number within the format of the mainframe's floating-point number system. The functional unit right shifts 1 or left shifts up to 48 per result to normalize the result.

One zero operand and one valid operand can be sent to the Floating-point Add functional unit, and the valid operand is sent through the unit normalized. Concurrently, the functional unit checks for overflow and/or underflow; underflow results are not flagged as errors.

# Multiplication algorithm

The Floating-point Multiply functional unit has the two 48-bit coefficients as input into the functional unit. If the coefficients are both normalized, a full product is either 95 bits or 96 bits, depending on the value of the coefficients. A 96-bit product is normalized as generated. A 95-bit product requires a left shift of one to generate the final coefficient. If the shift is done, the final exponent is reduced by 1 to reflect the shift.

The following discussion and the power of two designators used assumes that the product generated is in its final form; that is, no shift was required. On the system, the functional unit truncates part of the low-order bits of the 96-bit product. To adjust for this truncation, a constant is unconditionally added above the truncation. The average value of this truncation is 9.25 x  $2^{-56}$ , which was determined by adding all carries produced by all possible combinations that could be truncated and dividing the sum by the number of possible combinations. Nine carries are injected at the  $2^{-56}$  position to compensate for the truncated bits.

The effect of the truncation without compensation is at most a result coefficient 1 smaller than expected. With compensation, the results range from 1 too large to 1 too small in the  $2^{-48}$  bit position, with approximately 99 percent of the values having zero deviation from what would have been generated had a full 96-bit product been present. The multiplication is commutative; that is, A times B equals B times A.

Rounding is optional where truncation compensation is not used. The rounding method used adds a constant so that it is 50 percent high (0.25 x  $2^{-48}$ ; high) 38 percent of the time and 25 percent low (0.125 x  $2^{-48}$ ; low) 62 percent of the time, resulting in a near-zero average rounding error. In a full-precision rounded multiply, 2 round bits are entered into the functional unit at bit positions  $2^{-50}$  and  $2^{-51}$  and allowed to propagate.

For a half-precision multiply, round bits are entered into the functional unit at bit positions  $2^{-32}$  and  $2^{-31}$ . A carry resulting from this entry is allowed to propagate up and the 29 most significant bits of the normalized result are transmitted back.

The variations due to this truncation and rounding are in the following range:

 $-0.23 \times 2^{-48}$  to  $+0.57 \times 2^{-48}$ 

or

 $-8.17 \times 10^{-16}$  to  $+20.25 \times 10^{-16}$ 

With a full 96-bit product and rounding equal to one-half the least significant bit, the following variation would be expected:

 $-0.5 \times 2^{-48}$  to  $+0.5 \times 2^{-48}$ 

#### Division algorithm

The system performs floating-point division through reciprocal approximation, facilitating hardware implementation of a fully segmented functional unit. Because of this segmentation, operands enter the reciprocal unit during each CP. In vector mode, results are produced at a 1-CP rate and are used in other vector operations during chaining because all functional units in the system have the same result rate. The reciprocal approximation is based on Newton's method. <u>Newton's method</u> - The division algorithm is an application of Newton's method for approximating the real roots of an arbitrary equation, F(x) = 0, for which F(x) must be twice differentiable with a continuous second derivative. The method requires an initial approximation (guess),  $x_0$ , sufficiently close to the true root,  $x_t$ , being sought (refer to figure 2-8). For a better approximation, a tangent line is drawn to the graph of y = F(x) at the point  $(x_0, F(x_0))$ . The X intercept of this tangent line is the better approximation  $x_1$ . This can be repeated using  $x_1$  to find  $x_2$ , and so on.



Figure 2-8. Newton's Method

## Derivation of the division algorithm

A definition for the derivative F'(x) of a function F(x) at point  $x_t$  is

$$F'(x_t) = limit \qquad F(x) - F(x_t)$$
$$x \to x_t \qquad x - x_t$$

if this limit exists. If the limit does not exist, F(x) is not differentiable at point t.

For any point x<sub>i</sub> near x<sub>t</sub>,

$$F'(x_t) \approx \frac{F(x_i) - F(x_t)}{x_i - x_t}$$
 where  $\approx$  means approximately equal to.

This approximation improves as  $x_i$  approaches  $x_t$ . Let  $x_i$  stand for an approximate solution and let  $x_t$  stand for the true answer being sought. The exact answer is then the value of x that makes F(x) equal 0. This is the case when  $x=x_t$ , therefore  $F(x_t)$  in the equation above can be replaced by 0, giving the following approximation:

HR-3005

2-25

$$F'(x_t) \approx \frac{F(x_i)}{x_i - x_t}$$
 Approximation (1)

 $x_t - x_i$  is the correction applied to an approximate answer,  $x_i$ , to give the right answer because  $x_i + (x_t - x_i)$  equals  $x_t$ . Solving approximation (1) for  $(x_t - x_i)$  gives the following:

$$x_t - x_i = \text{correction } \approx -\frac{F(x_i)}{F'(x_t)},$$
  
that is,  $-\frac{F(x_i)}{F'(x_t)}$  is the approximate correction  
 $F'(x_t)$ 

If this quantity is substituted into the approximation, then:

 $x_t \approx (x_i + approximate correction) = x_{i+1}$ .

This gives the following equation:

$$\mathbf{x}_{i+1} = \mathbf{x}_{i} \frac{\mathbf{F}(\mathbf{x})_{i}}{\mathbf{F}'(\mathbf{x}_{i})} , \quad \text{Equation (1)}$$

where  $x_{i+1}$  is a better approximation than  $x_i$  to the true value,  $x_t$ , being sought. The exact answer is generally not obtained at once because the correction term is not generally exact. The operation is repeated until the answer becomes sufficiently close for practical use.

To make use of Newton's method to find the reciprocal of a number B, simply use F(x) = (1/x - B).

First calculating F'(x) where:

F'(x) = 
$$(\frac{1}{x} - B)' = (\frac{-1}{x^2})'$$
. For any point  $x_1 \neq 0$ ,  
F'(x<sub>1</sub>) =  $-\frac{1}{x_1^2}$ . Choosing for x, a value near  $\frac{1}{B}$ 

and applying equation (1),

$$x_{2} = x_{1} - \frac{\frac{1}{x_{1}} - B}{-\frac{1}{x_{1}^{2}}},$$
  

$$x_{2} = x_{1} + x_{1}^{2} (\frac{1}{x_{1}} - B),$$
  

$$x_{2} = x_{1} + x_{1} - x_{1}^{2}B,$$
  

$$x_{2} = 2x_{1} - x_{1}^{2}B = x_{1}(2 - x_{1}^{2}).$$

HR-3005

On the system,  $x_1$  times the quantity in parentheses is performed by a floating-point multiply.  $2-x_1B$  is performed by the reciprocal approximation instruction.  $x_1$  is the x near 1/B and is formed by the half-precision reciprocal approximation instruction.

This approximation technique using Newton's method is implemented in the system. A hardware table lookup provides an initial guess,  $x_0$ , to start the process.

$x_0(2 - x_0B)$	1st approximation, I1	
$x_1(2 - x_1B)$	2nd approximation, I2	Done in reciprocal unit
$x_2(2 - x_2B)$	3rd approximation, I3	
$x_3(2 - x_3B)$	4th approximation	Done with software

The system's Reciprocal Approximation functional unit performs three iterations: I1, I2, and I3. I1 is accurate to 8 bits and is found after a table lookup to choose the initial guess,  $x_0$ . I2 is the second iteration and is accurate to 16 bits. I3 is the final (third) iteration answer of the Reciprocal Approximation functional unit, and its result is accurate to 30 bits.

A fourth iteration uses a special instruction within the Floating-point Multiply functional unit to calculate the correction term. This iteration is used to increase accuracy of the reciprocal unit's answer to full precision. A fifth iteration should not be done.

The division algorithm that computes S1/S2 to full precision requires the following operations:

Operation	Performed By
S3 = 1/S2	Reciprocal Approximation functional unit
S4 = (2 - (S3 * S2))	Floating-point Multiply functional unit in iteration mode
S5 = S4 * S3	Floating-point Multiply functional unit using full-precision; S5 now equals 1/S2 to 48-bit accuracy.
S6 = S5 * S1	Floating-point Multiply functional unit using full-precision rounded

The reciprocal approximation at step 1 is correct to 30 bits. An additional Newton iteration (fourth iteration) at operations 2 and 3 increases this accuracy to 48 bits. This iteration answer is applied as an operand in a full-precision rounded multiply operation to obtain the quotient accurate to 48 bits. Additional iterations should not be attempted because erroneous results are possible.

#### \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

## CAUTION

The reciprocal iteration is designed for use once with each half-precision reciprocal generated. If the fourth iteration (the programmed iteration) results in an exact reciprocal or if an exact reciprocal is generated by some other method, performing another iteration results in an incorrect final reciprocal.

#### 

Where 29 bits of accuracy are sufficient, the reciprocal approximation instruction is used with the half-precision multiply to produce a half-precision quotient in only two operations.

Operation	Performed By
S3 = 1/S2	Reciprocal Approximation functional unit
S6 = S1 * S3	Floating-point Multiply functional unit in half-precision

The 19 low-order bits of the half-precision results are returned as zeros with a rounding applied to the low-order bit of the 29-bit result.

Another method of computing division is as follows:

Operation	Performed By
S3 = 1/S2	Reciprocal Approximation functional unit
S5 = S1 * S3	Floating-point Multiply functional unit
S4 = (2 - (S3 * S2))	Floating-point Multiply functional unit
S6 = S4 * S5	Floating-point Multiply functional unit

A scalar quotient is computed in a certain number of CPs because operations 2 and 3 issue in successive CPs. With this method, the correction to reach a full-precision reciprocal is applied after the numerator is multiplied times the half-precision reciprocal rather than before.

2-28

A vector quotient using this procedure requires less than four vector times because operations 1 and 2 are chained together. This overlaps one of the multiply operations. (A vector time is 1 CP for each element in the vector.)

#### \*

## CAUTION

The coefficient of the reciprocal produced by the alternative method can be different by as much as 2 x  $2^{-48}$  from the first method described for generating full-precision reciprocals. This difference can occur because one method can round up as much as twice while the other method may not round at all. One round can occur while the correction is generated and the second round can occur when producing the final quotient.

Therefore, if the reciprocals are to be compared, the same method should be used each time the reciprocals are generated. Cray Fortran CFT uses a consistent method and ensures that the reciprocals of numbers are always the same.

## LOGICAL OPERATIONS

Scalar and vector logical units perform bit-by-bit manipulation of 64-bit quantities. Operations provide for forming logical products, differences, sums, and merges.

A logical product is the AND function:

Operand	1	1	0	1	0
Operand	2	1	1	0	0
Result				0	

A logical sum is the inclusive OR function:

Operand	1	1	0	1	0	
Operand	2	1	1	0	0	
Result		1	1	1	0	

A logical difference is the exclusive OR function:

 Operand 1
 1
 0
 1
 0

 Operand 2
 1
 1
 0
 0
 1
 1
 0

 Result
 0
 1
 1
 0
 1
 1
 0

A logical equivalence is the exclusive NOR function:

 Operand 1
 1
 0
 1
 0

 Operand 2
 1
 1
 0
 0

 Result
 1
 0
 0
 1

The merge uses two operands and a mask to produce results as follows:

Operand	1	1	0	1	0	1	0	1	0
Operand	2	1	1	0	0	1	1	0	0
Mask		1	1	1	1	0	0	0	0
Result		1	0	1	0	1	1	0	0

The bits of operand 1 pass where the mask bit is 1. The bits of operand 2 pass where the mask bit is 0.

#### CENTRAL MEMORY

The CRAY X-MP Central Memory is shared by the CPUs on multiprocessor systems and is arranged in interleaved banks. The interleaved memory banks enable extremely high transfer rates through the I/O section and provide low read/write times for vector processing. All banks can be accessed independently and in parallel during each machine clock period.

Each CRAY X-MP processor has four parallel memory ports: three for vector and scalar operations and one for I/O. The multiport memory has built-in conflict resolution hardware to minimize delays and maintain the integrity of all memory references to the same bank at the same time.

All CRAY X-MP models provide a flexible hardware chaining mechanism for vector processing. This feature enables a result vector to be used at any time as an operand in a succeeding operation. Also, vector chaining to and from memory is possible.

In addition, the CRAY X-MP computer system provides hardware support for vector conditionals. Gather/scatter operations (chainable from other vector memory fetches and stores) and compressed-index generation facilitate and speed execution of various conditional vector operations realized from ordinary user programs. All models allow execution of two vector logical operations of the same type at the same time.

Central Memory comes in various sizes; refer to section 4 for the different memory configurations.

# INPUT/OUTPUT SECTION

The I/O section is shared by the CPUs in multiprocessor systems and may be equipped with a variety of high-performance channels for communicating with the mainframe, the IOS, and the SSD. The latter two devices are high-speed data transfer devices designed to support CRAY X-MP processing speeds. Refer to section 4 for information on channel types and transfer rates for your specific CRAY X-MP computer system.

# CRAY X-MP SYMBOLIC MACHINE INSTRUCTIONS

Each CRAY X-MP mainframe machine instruction can be represented symbolically in Cray Assembly Language (CAL). This section provides information on the symbolic machine instructions used with the CRAY X-MP computer systems.

This section provides information on symbolic machine instruction format for a 1-parcel (16-bit) instruction or a 2-parcel (32-bit) instruction. It also describes special register values that may be referenced by the instructions and the symbolic notation used for coding the machine instructions.

Detailed information on the CAL instructions that operate on the CRAY X-MP computer systems is provided in the Machine Instruction Description subsection. Each machine instruction begins with boxed information consisting of the CAL syntax format, an operand if required, a brief description of each instruction, and the machine instruction.

Following the boxed information is a detailed description of the instruction and an example.

The Symbolic Instruction Summary section provides a summary of functional units and the symbolic machine instructions; the Functional Instruction Summary section lists the instructions by function.

#### INSTRUCTION SYNTAX

The assembler identifies a symbolic instruction according to its syntax and generates a corresponding binary machine code. An instruction is generated in the assembly section in use when the instruction is interpreted.

This section describes the format of symbolic machine instructions, special register values, and notation used for coding symbolic machine instructions for CAL Assembler Version 2 on a CRAY X-MP computer system.

## INSTRUCTION FORMAT

Each instruction is either a 1-parcel (16-bit) instruction or a 2-parcel (32-bit) instruction. Instructions are packed 4 parcels per word.

Parcels are numbered 0 through 3 from left to right and any parcel position can be addressed in branch instructions. A 2-parcel instruction begins in any parcel of a word and can span a word boundary. For example, a 2-parcel instruction beginning in parcel 3 of a word ends in parcel 0 of the next word. No padding to word boundaries is required. Figure 3-1 illustrates the general form of instructions.

		F	irs	t	Pa	iro	cel			Second Parc	el		
ĺ	g		h		i		j		k	m			
I.	4		3	1	3	T	3	Ī	3	16		_1	Bits

Figure 3-1. General Form for Instructions

Four variations of this general format use the fields differently. The formats of the following variations are described in this section:

- 1-parcel instruction format with discrete j and k fields
- 1-parcel instruction format with combined j and k fields
- 2-parcel instruction format with combined j, k, and m fields
- 2-parcel instruction format with combined i, j, k, and m fields

## 1-parcel instruction format with discrete j and k fields

The most common of the 1-parcel instruction formats uses the i, j, and k fields as individual designators for operand and result registers (see figure 3-2). The g and h fields define the operation code. The i field designates a result register and the j and k fields designate operand registers. Some instructions ignore one or more of the i, j, and k fields. The following types of instructions use this format:

- Arithmetic
- Logical
- Double shift
- Floating-point constant

	g		h		i		j		k		
I.	4	1	3	Ì	3	Ι	3	Ι	3		Bits
0	pera	ati	or	1	F	Red	gis	ste	er		
	Co	ode	•		De	es:	igr	nat	toı	s	

Figure 3-2. 1-parcel Instruction Format with Discrete j and k Fields

## 1-parcel instruction format with combined j and k fields

Some 1-parcel instructions use the j and k fields as a combined 6-bit field (see figure 3-3). The g and h fields contain the operation code, and the i field is generally a destination register. The combined j and k fields generally contain a constant or a B or T register designator. The branch instruction 005 and the following types of instructions use the 1-parcel instruction format with combined j and k fields:

- Constant
- B and T register block memory transfer
- B and T register data transfer
- Single shift
- Mask

Operation Constant or Code Register Result Designator Register

Figure 3-3. 1-parcel Instruction Format with Combined j and k Fields

Bits

# 2-parcel instruction format with combined j, k, and m fields

The instruction type for a 22-bit immediate constant uses the combined j, k, and m fields to hold the constant. The 7-bit g and h fields contain an operation code, and the 3-bit i field designates a result register. The instruction type using this format transfers the 22-bit jkm constant to an A or S register.

3-3

The instruction type used for Scalar Memory transfers also requires a 22-bit jkm field for an address displacement. This instruction type uses the 4-bit g field for an operation code, the 3-bit h field to designate an address index register, and the 3-bit i field to designate a source or result register. (Refer to the Special Register Values subsection.)

Figure 3-4 shows the two general applications for the 2-parcel instruction format with combined j, k, and m fields.

#### NOTE

When an immediate constant with both relocatable and parcel attributes is used, the result of the relocation will be incorrect if the loader-determined actual address (within the user's field length) is greater than 1,048,575. This is because the resulting relocated value has more than 22 significant bits. A CAL caution message is issued if this occurs. The exception to this is when Ah exp executes on a CRAY X-MP computer system model 48 or 416.





The 2-parcel branch instruction type uses the combined i, j, k, and m fields to contain a 24-bit address that allows branching to an instruction parcel (see figure 3-5). A 7-bit operation code (gh) is followed by an ijkm field. The high-order bit of the i field is equal to 0.

F	irst	Parc	el	S	econd Pa	l Parcel			
g	h	i	j	k	m				
4	3	0		22		2	Bits		
Oper Co	ation de			Addr	ess	Parcel Select	-		

Figure 3-5. 2-parcel Instruction Format with Combined i, j, k, and m Fields

The 2-parcel instruction type for a 24-bit immediate constant (figure 3-6) uses the combined i, j, k, and m fields to hold the constant. This instruction type uses the 4-bit g field for an operation code and the 3-bit h field to designate the result address register. The high-order bit of the i field is set.



Figure 3-6. 2-parcel Instruction Format for a 24-bit Immediate Constant with Combined i, j, k, and m Fields

## SPECIAL REGISTER VALUES

If the S0 and A0 registers are referenced in the j or k fields of certain instructions, the contents of the respective register are not used; instead, a special operand is generated. The special operand is available regardless of existing A0 or S0 reservations (and in this case is not checked). This use does not alter the actual value of the S0 or A0 register. If S0 or A0 is used in the i field as the operand, the actual value of the register is provided. CAL issues a caution-level error message for A0 or S0 when 0 does not apply to the i field. Table 3-1 shows the special register values.

     Field 	Operand Value				
   Ah, h=0	0				
A <i>i, i=</i> 0	(AO)				
A <i>j, j</i> =0	0				
Ak, k=0	1				
   Si, i=0	(SO)				
   S <i>j, j</i> =0	0				
   Sk, k=0	2 <sup>63</sup>				

Table 3-1. Special Register Values

## SYMBOLIC NOTATION

The following information describes the notation used for coding symbolic machine instructions. CAL contains two syntax forms: general and special.

## General syntax

Register designators and the location, result, operand, and comment fields have the following general syntax requirements.

<u>Register designators</u> - A, B, SB, S, T, ST, SM, and V registers can be referenced with numeric or symbolic designators. The symbolic

designators can be entered in uppercase, lowercase, or any mixture of upper and lowercase.

In symbolic notation, the h, i, j, and k designators indicate the field of the machine instruction into which the register designator constant or symbol value is placed. An expression (*exp*) occupies the jk, ijk, jkm, or ijkm field depending on the operation code and magnitude of the expression value. Supporting registers have the following designators:

Designator	Register
CA CL	Current Address Channel Limit
CI	Channel Interrupt flag
CE	Channel Error flag
RT	Real-time Clock
MC	Master Clear
SB	Sign Bit (Sk, with $k=0$ )
SM	Semaphore
VL	Vector Length
VM	Vector Mask
XA	Exchange Address

Location field - The location field of a symbolic instruction optionally contains a symbol. When a symbol is present, it is assigned a parcel address as indicated by the current value of the location counter after any required force to parcel boundary occurs.

<u>Result field</u> - The result field of a symbolic machine instruction can consist of one, two, or three subfields separated by commas. A subfield can be null or it can contain a register designator or an expression. The expression specifies a memory address that indicates the register or memory location to receive the results of the operation. The result field may contain a mnemonic indicating the function being performed (for example, J for jump or ex for exit). The mnemonics are case sensitive and must be entered in either all uppercase or all lowercase letters; they cannot be mixed. For example, EX is a valid mnemonic for exit, while Ex is not.

<u>Operand field</u> - The operand field of a symbolic machine instruction consists of no subfield or one, two, or three subfields separated by commas. A subfield can be null, contain an expression (with no register designators), or consist of register designators and operators. The following special characters can appear in the operand field of symbolic machine instructions and are used by the assembler in determining the operation to be performed.

Character	Operation

+	Arithmetic sum of specified registers
-	Arithmetic difference of specified registers
*	Arithmetic product of specified registers
1	Reciprocal of approximation
#	Use ones complement
>	Shift value or form mask from left to right
<	Shift value or form mask from right to left
&	Logical product of specified registers
!	Logical sum of specified registers
Λ	Logical difference of specified registers

In some instructions, register designators are prefixed by the following letters which have special meaning to the assembler. These letters can be entered in either uppercase or lowercase (case insensitive).

- F Floating-point operation
- H Half-precision floating-point operation
- R Rounded floating-point operation
- I Reciprocal iteration
- P Population count
- Q Parity count
- Z Leading-zero count

<u>Comment field</u> - The comment field of the symbolic machine instructions begins in column 35. By convention, the comment should be preceded by a semicolon (;) in column 35, and a space.

## Special syntax forms

The CAL instruction repertoire has been expanded for the convenience of programmers and to allow for special forms of symbolic instructions. Because of this expansion, certain Cray machine instructions can be generated from two or more different CAL instructions. For example, both of the following instructions generate instruction 002000, which causes a 1 to be entered into the VL register:

VL AO VL 1

The first instruction is the basic form of the Enter VL instruction, which takes advantage of the special case in which (Ak)=1 if k=0; the second instruction is a special syntax form providing the programmer with a more convenient notation for the special case.

Any of the operations performed by special instructions can be performed by instructions in the basic set. Instructions having a special syntax form are identified as such in the instruction description found later in this section.

In several cases, a single syntax form of an instruction can result in any of several different machine instructions being generated. These cases provide for entering the value of an expression into an A register or into an S register or for shifting S register contents, the assembler determines which instruction to generate from characteristics of the expression.

## MONITOR MODE INSTRUCTIONS

The monitor mode instructions (channel control, set real-time clock, and programmable clock interrupts) perform specialized functions that are useful to the operating system. These instructions execute only when the CPU is operating in monitor mode. If an instruction is executed while the CPU is not in the monitor mode, it is treated as a no-op.

#### MACHINE INSTRUCTION DESCRIPTIONS

This section contains detailed information about individual instructions or groups of related instructions. Each instruction begins with boxed information consisting of the CAL syntax format. It consists of a result field description, an operand field description, a brief description of each instruction, and the machine instruction (octal code sequence defined by the gh fields). The appearance of an m in a format description designates an instruction consisting of two parcels. An xin the format description signifies that the field containing the x is ignored during a CRAY X-MP computer system instruction execution. CAL inserts a 0 for each occurrence of x.

Following the boxed information is a detailed description of the instruction or instructions and an example using the instruction.

#### 

#### CAUTION

Instructions with g, h, i, j, k, and m fields not explicitly described in the following instructions may produce indeterminate results.

\*\*\*\*\*\*\*

   Result	     Operand	Description	Machine   Instruction
   ERR		Error exit	000000

The 000 instruction is treated as an error condition and an exchange sequence occurs. The contents of the instruction buffers are voided by the exchange sequence. If monitor mode is not in effect, the Error Exit flag in the Flag (F) register is set. All instructions issued before this instruction are run to completion.

When the results of previously issued instructions have arrived at the operating registers, an exchange occurs to the Exchange Package designated by the contents of the Exchange Address (XA) register. The program address stored in the Exchange Package on the terminating exchange sequence is advanced by 1 parcel from the address of the error exit instruction.

The error exit instruction is not generally used in program code. This instruction is used to halt execution of an incorrectly coded program that branches to an unused area of memory or into a data area.

The expression in the operand field is optional and has no effect on instruction execution; the low-order 9 bits of the expression value are placed in the ijk fields of the instruction.

Code Generated	Locat	tion Result	Operand	Comment
	11	10	20	35
1	1	1	1	
000000	I	ERR	I	1

Result	Operand	Description	Machine Instruction
   Ca,aj†   	Ak	Set the Current Address (CA) register, for the channel indicated by (Aj), to (Ak) and activate the channel	0010 <i>jk</i>
   PASS <sup>††</sup> 		Pass	001000

Privileged to monitor mode

**††** Special CAL syntax

The 0010jk instruction sets the Current Address (CA) register for the channel indicated by the contents of Aj to the value specified in Ak. It then activates the channel.

Before this instruction is issued, the Channel Limit (CL) register should be initialized. As the transfer progresses, the address in CA is increased. When the contents of CA equals the contents of CL, the transfer is complete for the words at the initial address in CA through 1 less than the address in CL.

If not in monitor mode or when the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction executes as a pass instruction. When the k designator is 0, CA is set to 1.

Code Generated	Locat	ion Result	Operand	Comment	
I	[1	10	20	35	
1	1	1	1		
001035	1	CA,A3	A5	ł	
1	1			1	
001000	I	PASS	1	1	

     Result	     Operand 	Description	Machine     Instruction
   CL,Aj <b>†</b> 	   Ak 	Set the channel (Aj) limit address to (Ak)	   0011 <i>jk</i>   

+ Privileged to monitor mode

The 0011jk instruction sets the Channel Limit (CL) register for the channel indicated by the contents of Aj to the address specified in Ak.

The instruction is usually issued before issuing the CA, Aj Ak instruction.

If not in monitor mode or when the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction is executed as a pass instruction. When the k designator is 0, CL is set to 1.

Code Generated	Location Result		Operand	Comment	
	11	10	20	35	
001134	I	CL,A3	A4		

     Result	     Operand 	Description	   Machine     Instruction
   CI,A <i>j</i> † 		Clear Channel (Aj) Interrupt   flag	
MC,Aj         	- 	Clear Channel (Aj) Interrupt flag and Error flag; set device master-clear (output channel); clear device ready-held (input channel).	0012 <i>j</i> 1

† Privileged to monitor mode

Instruction 0012j0 clears the Interrupt flag and Error flag for the channel indicated by the contents of Aj.

If not in monitor mode or when the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction is executed as a pass instruction.

Instruction 0012j1 sets the device Master Clear. If (Aj) represents an output channel, the master clear is set; if (Aj) represents an input channel, the ready flag is cleared.

Code Generated	Locat	ion Result	Operand	Comment
	11	10	20	35
001210	8	  CI,A1		
001241		  MC,A4		
001201	1	MC,A0	1	1

Result	     Operand 	Description	   Machine   Instruction
   XA† 	   Aj 	Enter XA register with (Aj)	   0013 <i>j</i> 0

Privileged to monitor mode

The 0013j0 instruction transmits bits 12 through 19 of register Aj to the Exchange Address (XA) register.

If the j designator is 0, the XA register is cleared.

A monitor program activates a user job by initializing the XA register to point to the user job's Exchange Package and then executing a normal exit (EX).

# Example:

Code Generated	[Location]Result		Operand	Comment	
	1	10	20	35	
1	1				
001350	I	XA	A5	1	

#### NOTE

Instruction 0013 is privileged to monitor mode and is treated as a pass instruction if the monitor mode bit is not set.

     Result 	   Operand	Description	Machine     Instruction
   RT	   Sj	Enter RTC with (Sj)	
   SIPI† 	exp	   Set interprocessor interrupt   request of CPU exp; 0 <u>&lt;</u> exp <u>&lt;</u> 3	
   SIPI† †† 	   	   Set interprocessor interrupt   request	   001401     
   CIPI†	 	   Clear interprocessor interrupt	001402
   cln† ††† 	exp	Cluster number = <i>exp</i> where 0 <u>&lt;</u> <i>exp</i> <u>&lt;</u> 5	0014 <i>j</i> 3   
PCI¶	   Sj	   Set program interrupt interval	0014 <i>j</i> 4
		   Clear clock interrupt	001405
ECI¶		   Enable clock interrupts	001406
   DCI¶ 	   	Disable clock interrupts	001407   

CRAY X-MP computer systems with multiple CPUs. This instruction is available when the numeric trait NUMCPUS, which is specified on the CPU parameter of the CAL invocation statement, is greater than 1.

**††** Special CAL syntax

t+t+ This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.

¶ This instruction is available through the logical trait PC specified on the CPU parameter of the CAL invocation statement.

NOTE

Instruction 0014 is privileged to monitor mode and is treated as a pass instruction if the monitor mode bit is not set.

## INSTRUCTION 0014 (continued)

The 0014j0 instruction transmits the contents of register Sj to the Real-time Clock register. When the j designator is 0, the Real-time Clock register is set to 0.

The 001401 and 001402 instructions handle interprocessor interrupt requests. When the k designator is 1, the instruction sets the internal CPU interrupt request in another CPU. If the other CPU is not in monitor mode, the ICP (Interrupt from Internal CPU) flag sets in the F register, causing an interrupt. The request remains until cleared by the receiving CPU.

When the k designator is 2, the instruction clears the internal CPU interrupt request set by another CPU.

The 0014j3 instruction sets the cluster number to j to make the following cluster selections:

CLN = 0 No cluster; all shared register and semaphore operations are no-ops, (except SB, ST, or SM register reads, which return a 0 value to Ai or Si).

CLN = 1 Cluster 1

CLN = 2 Cluster 2

CLN = 3 Cluster 3

CLN = 4 Cluster 4

CLN = 5 Cluster 5

Each of clusters 1, 2, 3, 4, and 5 has a separate set of SM, SB, and ST registers.

The 0014j4 instruction loads the low-order 32 bits from the Sj register into the Interrupt Interval register (II) and the Interrupt Countdown counter (ICD). The Interrupt Countdown counter is a 32-bit counter that is decreased by 1 each clock period until the contents of the counter is equal to 0. At this time, the real-time clock (RTC) interrupt request is set. The counter is then set to the interval value held in the Interrupt Interval register and repeats the countdown to 0 cycle. When an RTC interrupt request is set, it remains set until a clear clock interrupt (CCI) instruction is executed.

The 001405 instruction clears an RTC interrupt.

The 001406 instruction enables RTC interrupts at a rate determined by the value in the Interrupt Interval (II) register.

The 001407 instruction disables RTC interrupts until an enable clock interrupt (ECI) instruction is executed.

Code Generated	Location Resu	alt  Operand	Comment	
	1  10	20	35	
001420	RT	   S2 	  ; Set clock to  ; low-order 32  ; bits	
001400		\$0	; Set clock to	
001401			; Set  ; interprocesso  ; interrupt  ; request	
001402	CIPI		  ; Clear  ; interprocess  ; interrupt  ; request	
001403	CLN	0		
001413	CLN	1		
001423	CLN	2		
001433	CLN	3		
001434	PCI	  S3   	  ; Load the  ; low-order 32  ; bits from (S  ; to (II)	
001405			  ; Clear clock  ; interrupt	
001406			; Enable clock  ; interrupt	
001407	DCI		  ; Disable cloc  ; interrupt	

     Result 	Operand	Description	Machine Instruction
		Select performance monitor	0015 <i>j</i> 0
 		Set maintenance read mode	001501
   		Load diagnostic checkbyte with S1	001511
1   	   	Set maintenance write mode 1	001521
ı   	   	Set maintenance write mode 2	001531

NOTE

The 0015 instructions are not supported by CAL at this time.

Instruction 0015j0 selects one of four groups of hardware related events to be monitored by the performance counters.

Instructions 001501 through 001531 check the operation of the modules concerned with SECDED and to verify error detection and correction.

Instructions 001501 and 001521 verify check bit memory storage. Instructions 001511 and 001531 verify error detection and correction.

   Result	Operand	Description	Machine   Instruction
	 	Transmit (Ak) to VL	00200k
VL†	1	Enter 1 into VL	002000   

† Special CAL syntax

Instruction 00200k and its special form (002000) enter the low-order 7 bits of the contents of register Ak into the VL register.

The contents of the VL register determines the number of operations performed by a vector instruction. Since a vector register has 64 elements, from 1 to 64 operations can be performed. The number of operations is (VL) modulo 64. When (VL) is 0, the number of operations performed is 64.

In this publication, a reference to register Vi implies operations involving the first n elements where n is the vector length unless a single element is explicitly noted as in the instructions Si Vj,Ak and Vi,Ak Sj.

Vector operations controlled by the contents of VL begin with element 0 of the vector registers and operate on consecutive elements.

## Examples:

In the first example, if (A3)=6 then (VL)=6 following instruction execution and subsequent vector instructions operate on elements 0 through 5 of vector registers.

Code Generated	Locat	ion Result	Operand	Comment
]	1	10	20	35
1	ł	1	1	1
002003		VL	A 3	ļ
## INSTRUCTION 0020 (continued)

In the second example, since the k designator is assembled as 0, (VL)=1 and vector instructions operate on only one element, element 0.

Code Generated	Locat	ion Result	Operand	Comment
	1	10	20	35
1		1		
002000	i ·	VL	1	Í

Lastly, if (A5)=0, then (VL)=64 and vector instructions operate on all 64 elements of the vectors.

Code Generated	Loca	tion Result	Operand	Comment
	1	10	20	135
1	ł			1
002005	I	VL	A5	

#### INSTRUCTIONS 0021 - 0027

     Result 	Operand	Description	Machine Instruction
   EFI		Enable floating-point interrupt	002100
DFI		Disable floating-point interrupt	002200
   ERI <sup>†</sup> 		Enable interrupt on address range error	002300
   DRI† 		Disable interrupt on address range error	   002400 
   dbm <sup>††</sup> 		Disable bidirectional memory transfers	   002500 
   EBM†† 		Enable bidirectional memory transfers	   002600 
   cmr†† 		Complete memory references	002700

This instruction is available through the logical trait CORI

specified on the CPU parameter of the CAL invocation statement.

**††** This instruction is available through the logical trait BDM specified on the CPU parameter of the CAL invocation statement.

The EFI and DFI instructions provide for setting and clearing the Floating-point Interrupt flag in the Mode register. These instructions do not check the previous state of the flag.

#### 

#### CAUTION

The operating system may have status bits reflecting whether interrupts on floating-point range errors are enabled or disabled. Such software status bits need to be modified to agree with the Floating-point Mode flag.

#### INSTRUCTIONS 0021 - 0027 (continued)

The ERI and DRI instructions set and clear the Operand Range Mode flag in the Mode register. The two instructions do not check the previous state of the flag. When set, the Operand Range Mode flag enables interrupts on operand address range errors.

The DBM and EBM instructions disable and enable the bidirectional memory mode. Block reads and writes can operate concurrently in bidirectional memory mode. If the bidirectional memory mode is disabled, only block reads can operate concurrently.

The CMR instruction assures completion of all memory references within a particular CPU issuing the instruction. This instruction does not issue until all memory references before this instruction are at the stage of execution where completion occurs in a fixed amount of time. For example, a load of any data that has been stored by the CPU issuing instruction CMR is assured of receiving the updated data if the load is issued after the CMR instruction. Synchronization of memory references between processors can be done by this instruction in conjunction with semaphore instructions.

Code Generated	Location	Result	Operand	Comment
	11	10	20	35
	l		1	
002300		ERI		
002400	1	DRI	1	
	İ	l	Ì	Ì
002500		DBM	ł	
002600		EBM	1	
002000	1		l	
002700	i	CMR	Ì	İ

   Result 	Operand	Description	Machine   Instruction
   VM	Sj	Transmit (Sj) to VM	   0030 <i>j</i> 0
і 1 VM†	0	Clear VM	003000
   SMjk†† 	1,TS	Test and set semaphore <i>jk,</i> 0 <u><jk<< u="">31 (decimal)</jk<<></u>	0034 <i>jk</i>
   Smjk†† 	0	Clear semaphore <i>jk,</i> 0 <u>&lt;</u> jk <u>&lt;</u> 31 (decimal)	0036 <i>jk</i>
   Smjk††   	1	Set semaphore <i>jk,</i> 0 <u>&lt;<i>jk</i>&lt;</u> 31 (decimal)	0037 <i>jk</i>

† Special CAL syntax

**††** This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.

Instruction 0030j0 and its special form transmit the contents of register Sj to the VM register. The VM register is zeroed if the j designator is 0; the special form accommodates this case.

This instruction may be used in conjunction with the vector merge instructions where an operation is performed depending on the contents of the VM register.

Instruction 0034jk tests and sets the semaphore designated by jk. If the semaphore is set, issue is held until another CPU clears that semaphore. If the semaphore is clear, the instruction issues and sets the semaphore.

If all CPUs in a cluster are holding issue on a test and set, the DL flag is set in the Exchange Package (if it is not in monitor mode) and an exchange occurs. If an interrupt occurs while a test and set instruction is holding in the CIP register, the WS flag in the Exchange Package sets, CIP and NIP registers clear, and an exchange occurs with the P register pointing to the test and set instruction.

The SM register is 32 bits with SMO being the most significant bit.

The 0036 jk instruction clears the semaphore designated by jk.

Instruction 0037 jk sets the semaphore designated by jk.

3-23

# INSTRUCTIONS 0030, 0034, 0036, and 0037 (continued)

Example:

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
003040		   VM	S4	
003000	1	   VM 	0	  ; Clear VM 
003407	   	   SM7 	  1,TS	
003607		   SM7	0	
003707		     SM7	  1	

.

Result	Operand	Description	Machine Instruction
EX		Normal exit	004000

Instruction 004000 causes an exchange sequence. The contents of the instruction buffers are voided by the exchange sequence. If monitor mode is not in effect, the Normal Exit flag in the F register is set. All instructions issued before this instruction are run to completion.

When the results of previously issued instructions have arrived at the operating registers, an exchange occurs to the Exchange Package designated by the contents of the Exchange Address (XA) register. The program address stored in the executing Exchange Package is advanced 1 parcel from the address of the normal exit instruction. This instruction is used to issue a monitor request from a user program, or to transfer control from a monitor program to another program.

The expression in the operand field is optional and has no effect on instruction execution; the low-order 9 bits of the expression value are placed in the ijk fields of the instruction.

Code Generated	Locat	tion Result	Operand	Comment	
1	1	10	20	35	
	l				
004000	l l	EX		1	

     R	Result	Operand	Description	Machine Instruction
J   J		Bjk	Jump to (B <b>jk</b> )	0050 <i>jk</i>

The 0050jk unconditional branch instruction sets the P register to the parcel address specified by the contents of register Bjk. Execution continues at that address.

Code Generated	Locat	ion Result	Operand	Comment
	1	10	20	<u>35</u>
1	1	1		
005017	1	J	B17	1
1	1	1		1
005003		J	B.RTNADDR	RTNADDR=03 (octal)

Result	     Operand 	Description	   Machine     Instruction
   J 	   exp 	Jump to exp	   006 <i>ijkm</i>

The 006ijkm unconditional branch instruction sets the P register to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

Code Generated	Location Result		Operand	Comment
	1	10	20	35
1	ł	1	1	
006 00002124b+	- I	J	TAG1	1
1	1	1	1	
006 00001753a+	I	J	LDY3+1	

   Result	     Operand 	   Description	Machine     Instruction
R	   exp 	Return jump to <i>exp;</i> set BOO to   (P) + 2.	007 <i>ijkm</i>

Instruction 007*ijkm* sets register B00 to the address of the parcel following the instruction. The P register is then set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

The purpose of the instruction is to provide a return linkage for subroutine calls. The subroutine is entered via a return jump. The subroutine returns to the caller at the instruction following the call by executing a branch to the contents of the B register containing the saved address.

Code Generated	Location Result		Operand	Comment
	1	10	20	35
1	I			1
007 00001142d+	I	R	HELP	1

   Result	Operand	Description	   Machine     Instruction
   JAZ	exp	Branch to <i>exp</i> if (A0)=0	   010 <i>ijkm</i>
JAN	exp	Branch to <i>exp</i> if (A0)≠0	011 <i>ijkm</i>
JAP	exp	Branch to <b>exp</b> if (AO) positive	012 <i>ijkm</i>
   JAM 	exp	Branch to <b>exp</b> if (AO) negative	013 <i>ijkm</i>

NOTE

When executing the above instructions on the CRAY X-MP computer systems, the high-order bit of i must be 0.

The above instructions test the contents of AO for the specified condition. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

If the condition is not satisfied, execution continues with the instruction following the branch instruction. For the JAP and JAM instructions, a 0 value in A0 is considered positive.

Code Generated	Locat	ion Result	Operand	Comment	
	1	110	20	35	
010 00002243d+		JAZ	   TAG3+2		
011 00004520a+		JAN	P.CON1		
012 00002221c+		JAP	I  TAG2		
013 00002124b+		I   JAM	  TAG1		

   Result 	     Operand	Description	Machine     Instruction
   JSZ	exp	Branch to <i>exp</i> if (SO)=0	014 <i>ijkm</i>
JSN	exp	Branch to <i>exp</i> if (SO)≠0	015 <i>ijk</i> m
   JSP	exp	Branch to <b>exp</b> if (SO) positive	016 <i>ijkm</i>
JSM	exp	Branch to <b>exp</b> if (SO) negative	017 <i>ijkm</i>

NOTE

When executing the above instructions on the CRAY X-MP computer system, the high-order bit of i must be 0.

The above instructions test the contents of S0 for the specified condition. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

If the condition is not satisfied, execution continues with the instruction following the branch instruction. For the JSP and JSM instructions, a zero value in SO is considered positive.

Code Generated	Locat	ion Result	Operand	Comment
	<u> 1</u>	10	20	35
014 00002221c+		JSZ	TAG2	
015 00002124d <sup>:</sup> +	8	  JSN	  TAG1+2	
017 00002367c+		  JSM	  TAG4	

## INSTRUCTION 01h

     Result	     Operand 	Description	Machine     Instruction
   Ah† 	   exp 	Transmit <i>ijkm</i> to A <i>h;</i> where the high-order bit of <i>i</i> is 1	01 <i>hijkm</i>     1

This instruction is available through the logical trait EMA specified on the CPU parameter of the CAL invocation statement, and CAL will then generate one of these instructions: 01h, 020, 021, 022, or 031.

Instruction 01h will not be generated if NOEMA is specified.

This instruction enters a 24-bit value into Ah that is composed of the low-order 24 bits of the ijkm field. The high-order bit of the ijkm field must be set to distinguish the 01h instruction from the 010 to 017 branches.

Code Generated		Location	Result	Operand	Comment
		11	10	20	35
			   EXT	   EXTSYM	
0a 0114 00000001+			   A1	TABSYM	
c 0124 0000000X			A2	EXTSYM	1
1	45	I TABSYM	I BSS	0'45	

#### INSTRUCTIONS 020 - 022

   Result	     Operand 	Description	Machine     Instruction
   A <i>i</i> †   	   exp   	   Enter <i>exp</i> into A <i>i</i>   	020 <i>ijkm</i> or     021 <i>ijkm</i> or     022 <i>ijk</i>

† These instructions are available through the logical trait NOEMA specified on the CPU parameter of the CAL invocation statement, and CAL will generate one of these instructions: 020, 021, 022, 031.

The above instruction enters a quantity into Ai. The syntax differs from most CAL symbolic instructions in that the assembler generates any of three Cray machine instructions depending on the form, value, and attributes of the expression.

The assembler generates an instruction 022ijk where the jk fields contain the 6-bit value of the expression if all of the following conditions are true:

- The value of the expression is positive and less than 64
- All symbols (if any) within the expression are previously defined
- The expression has a relative attribute of absolute

If any of the conditions are not true, the assembler generates either the 2-parcel instruction 020*ijkm* or 021*ijkm*. If the expression has a positive value, or has a relative attribute of either relocatable or external, instruction 020*ijkm* is generated with the value entered in the 22-bit *jkm* field. If the expression value is negative and has a relative attribute of absolute, instruction 021*ijkm* is generated with the ones complement of the expression value entered into the 22-bit *jkm* field except where the *exp* value is explicitly "-1".

Exa	amp	le	:
-----	-----	----	---

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
022310		   A3	0'10	
0212 00000010		   A2 	  #0'10 	
0212 00000007	AREG 	=   A.AREG	2  -0'10	
0202 00000130		   A2 	0'130	
0203 00000021		A3	VAL+1	; VAL=20 (octal)
0204 01777777		A4   A4	0'1777777	
0205 00051531		A5 	A'SY'R	
0226 00000000	1	A6 	#MINUS1 	; MINUS1=-1
    0204 17777777   		   EXT   A4   	  X  X-1 	    ; 020 <i>ijkm</i> used i  ; expression is  ; external

     Result	Operand	Description	   Machine   Instruction 
   Ai	   Sj	Transmit (Sj) to Ai	   023 <i>ij</i> 0
A <i>i</i> †	VL	Transmit (VL) to A <i>i</i>	   023 <i>i</i> 01 

This instruction is available through the logical trait READVL specified on the CPU parameter of the CAL invocation statement.

Instruction 023ij0 transmits the low-order 24 bits of the contents of register Sj to register Ai. Ai is zeroed if the j designator is 0.

Instruction 023i01 enters the contents of the VL register into Ai.

Code Generated	Locat	tion Result	Operand	Comment
	[1	110	20	35
  023420		   A4	  S2	i I
023420		44	52	
1	Ì	Ì	ļ	Ì
023201		A2	VL	1

## INSTRUCTIONS 024 - 025

Result	Operand	Description	Machine Instruction
Ai	Bjk	Transmit (Bjk) to Ai	024 <i>ijk</i>
   B <i>jk</i> 	Ai	Transmit (A <i>i</i> ) to B <i>jk</i>	025 <i>ijk</i>

Instruction 024ijk enters the contents of register Bjk into register Ai. Instruction 025ijk enters the contents of register Ai into register Bjk.

Example:

Code Generated	Location	Result	Operand	Comment
	11	10	20	35
  024517	1			
024517		A5 	B17 	
	SVNTN	=	0'17	i
024517	1	A5	B.SVNTN	
  025634		  B34	   A6	
025054		D34 		
025634	i	B.THRTY4	A6	; THRTY4=34 (octal)

í

Result	Operand	Description	Machine   Instruction
Ai	PSj	Population count of (Sj) to Ai	   026 <i>ij</i> 0
A <i>i</i> †	QSj	Population count parity of (Sj) to A <i>i</i>	   026 <i>ij</i> 1 
   A <i>i</i> ††  _	SBj	Transfer (SBj) to Ai	   026 <i>ij</i> 7 

**†** This instruction is available through the logical trait VPOP

Instruction 026ij0 counts the number of 1 bits in the contents of Sj and enters the result into Ai. Ai is zeroed if the j designator is 0.

Instruction 026ij1 enters a 0 in Ai if Sj has an even number of 1 bits and enters a 1 in Ai if Sj has an odd number of 1 bits.

These two instructions execute in the Scalar Leading Zero/Population Count functional unit.

Instruction 026*ij*<sup>7</sup> transfers the contents of the SB*j* register shared between the CPUs in the current cluster to A*i*.

Code Generated	Location	Result	Operand	Comment
	11	10	20	35
026720		   A7 	  PS2 	  ; Pop count of  ; S2 to A7
026271		A2   	  QS7   	; Pop count  ; parity of  ; S7 to A2
026007		   A0 	  SB0 	
026017		A0	SB1	i

     Result	   Operand	Description	Machine     Instruction
Ai	   ZSj	Leading zero count of (Sj) to Ai	027 <i>ij</i> 0
   SBj†	Ai	Transfer (Ai) to SBj	   027 <i>ij</i> 7

This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.

Instruction 027*ij*0 counts the number of leading zeros in the contents of S*j* and enters the result into A*i*. A*i* is set to 64 if the *j* designator is 0, or if the S*j* register contains 0.

This instruction executes in the Scalar Leading Zero/Population Count functional unit.

Instruction 027ij7 transfers the contents of register Ai into register SBj, which is shared between the CPUs in the current cluster.

Code Generated	Locat	ion Result	Operand	Comment
	11	10	20	35
027130	l	  A1	   ZS3	1
027007	l	   SB0	   A0	
027107	1	   SB0	  A1	1

INSTRUCTIONS	030 -	031
--------------	-------	-----

   Result	Operand	Description	Machine Instruction
   Ai 	Aj+Ak	Integer sum of (Aj) and (Ak) to A <i>i</i>	030 <i>ijk</i>
A <i>i</i> †	A <i>j</i> +1	Integer sum of (Aj) and 1 to Ai	030 <i>ij</i> 0
	Ak	Transmit (Ak) to Ai	030 <i>i</i> 0k
   A <i>i</i> 	Aj-Ak	Integer difference of (Aj) less (Ak) to Ai	031 <i>ijk</i>
   a <i>i</i> † 	A <i>j</i> -1	Integer difference of (Aj) less 1 to A <i>i</i>	031 <i>ij</i> 0
   A <i>i</i> †	-Ak	Transmit negative of (Ak) to Ai	031 <i>i</i> 0k
   A <i>i</i> † 	   _1	Enter -1 into A <i>i</i>	031 <i>i</i> 00

\* Special CAL syntax

Instruction 030ijk and its special form (030ij0) add the contents of register Aj to the contents of register Ak and enter the result into register Ai. Ak is transmitted to Ai when the j designator is 0 and the k designator is nonzero. The value 1 is transmitted to Ai when the j and k designators are both 0. (Aj)+1 is transmitted to Ai when the j designator is nonzero and the k designator is 0. The assembler allows an alternate form of the instruction when the k designator is 0.

The instruction executes in the Address Integer Add functional unit.

Instruction 030i0k enters the contents of register Ak into register Ai. The value 1 is entered if the k designator is 0.

#### INSTRUCTIONS 030 - 031 (continued)

Instruction 031ijk and its special form (031ij0) subtract the contents of register Ak from the contents of register Aj and enter the result into register Ai. The negative of Ak is transmitted to Ai when the j designator is 0 and the k designator is nonzero. A -1 is transmitted to Ai when the j and k designators are both 0. (Aj)-1 is transmitted to Ai when the j designator is nonzero and the k designator is 0.

The instruction 031ijk executes in the Address Integer Add functional unit.

The special form represents the case where (Ak)=1 if k=0.

Instruction 031*i*0*k* enters the negative (twos complement) of the contents of register Ak into register Ai. The value -1 is entered into Ai if the *k* designator is 0.

Instruction 031i00 is generated in place of instruction 020ijkm if the operand is explicitly -1.

Code Generated	Location	Result	Operand	Comment
	11	10	20	35
	I	1		
030123		A1	A2+A3	
030102		   A1	   A2	
000101				
030230	I	A2	A3+1	l
030602	1		   A2	
030002		A6 		
031456	ľ	A4	A5-A6	i I
	1		1	
031102		A1	-A2	
031450	1	   A4	  A5-A1	ł
	i	i	l	
031703	l	A7	-A3	l l
031300	1	A3	-1	l

Result	Operand	Description	Machine   Instruction
Ai	Aj*Ak	Integer product of (Aj) and (Ak) to A <i>i</i>	   032 <i>ijk</i> 

Instruction 032ijk forms the integer product of the contents of register Aj and register Ak and enters the low-order 24 bits of the result into Ai. Ai is cleared when the j designator is 0. Aj is transmitted to Ai when the k designator is 0 and the j designator is nonzero.

The instruction executes in the Address Integer Multiply functional unit. There is no overflow detection.

Code Generated	Locat	tion Result	Operand	Comment
	1	10	20	35
1				
032712	l	A7	A1*A2	

     Result	     Operand 	Description	Machine   Instruction
   A <i>i</i> 	   CI 	Channel number of highest priority interrupt request to A <i>i</i>	033 <i>i</i> 00
   A <i>i</i> 	   CA,Aj 	Address of channel (Aj) to Ai (j≠0)	033 <i>ij</i> 0
   A <i>i</i> 	   CE,Aj 	Error flag of channel (Aj) to Ai	033 <i>ij</i> 1

Instruction 033i00 enters the channel number of the highest priority interrupt request into Ai.

Instruction 033ij0 enters the contents of the Current Address (CA) register for the channel specified by the contents of Aj into register Ai.

Instruction 033ij1 enters the error flag for the channel specified by the contents of Aj into the low-order 7 bits of Ai. The high-order bits of Ai are cleared. The error flag can be cleared only in monitor mode using the CI,Aj instruction, or the CRAY X-MP computer system instruction MC,Aj.

Code Generated	Location Result	Operand	Comment
	1  10	20	35
033100	A1	  CI 	
033230	A2	  CA,A3	
033341	A3	  CE,A4	

#### **INSTRUCTIONS 034 - 037**

Result	Operand	Description	Machine Instruction
   Bjk,Ai 	,A0	Read (A <i>i</i> ) words starting at Bjk from memory starting at (AO)	034 <i>ijk</i>
Bjk,Ai†	0,A0	Read (A <i>i</i> ) words starting at B <i>jk</i> from memory starting at (AO)	034 <i>ijk</i>
   ,A0 	Bjk,Ai	Store (Ai) words starting at Bjk to memory starting at (AO)	035 <i>ijk</i>
   0,a0† 	   Bjk,Ai 	Store (Ai) words starting at Bjk to memory starting at (AO)	035 <i>ijk</i>
   T <i>jk,</i> Ai 	,A0	Read (A <i>i</i> ) words starting at T <i>jk</i> from memory starting at (AO)	036 <i>ijk</i>
   T <i>jk,</i> Ai <b>†</b> 	   0,A0 	Read (A <i>i</i> ) words starting at T <i>jk</i> from memory starting at (AO)	036 <i>ijk</i>
   ,AO 	   T <i>jk,</i> Ai 	Store (A <i>i</i> ) words starting at T <i>jk</i> to memory starting at (AO)	037 <i>ijk</i> 
   0,A0† 	   T <i>jk,</i> Ai 	   Store (A <i>i</i> ) words starting at   T <i>jk</i> to memory starting at (AO) 	   037 <i>ijk</i> 

\* Special CAL syntax

Instruction 034ijk and its special form are used to transfer words from memory directly into B registers. A0 contains the address of the first word of memory to be transferred. The jk designator specifies the first B register to be used in the transfer. The low-order 24 bits of consecutive words of memory are loaded into consecutive B registers.

Processing of B registers is circular. B00 is loaded after B77 if the count specified in Ai is not exhausted after B77 is loaded. The low-order 7 bits of the contents of Ai specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of (Ai) are greater than 64.

If (Ai)=0, no words are transferred. Note also that if i=0, (A0) is used for the block length as well as the starting memory address. The CAL assembler issues a warning message in this case. Instruction 035ijk and its special form are used to store words from B registers directly into memory. A0 contains the address of the first word of memory to receive data. The jk designator specifies the first B register to be used in the transfer. Subsequent B register contents are stored in consecutive words of memory.

Processing of B registers is circular. B00 is processed after B77 if the count specified in A*i* is not exhausted after B77 is processed. The low-order 7 bits of the contents of A*i* specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of A*i* are greater than 64.

If (Ai)=0, no words are transferred. Note also that if i=0, (AO) is used for the block length as well as the starting memory address. The CAL assembler issues a warning message in this case.

Instruction 036ijk and its special form are used to transfer words from memory directly into T registers. A0 contains the address of the first word of memory to be transferred. The jk designator specifies the first T register to be used in the transfer. The loading of T registers is circular. T00 is loaded after T77 if the count specified in Ai is not exhausted after T77 is loaded. The low-order 7 bits of the contents of Ai specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of Ai are greater than 64.

If (Ai)=0, no words are transferred. If i=0, (A0) is used for the block length and the starting memory address. The CAL assembler issues a warning message in this case.

Instruction 037ijk and its special form are used to store words from T registers directly into memory. A0 contains the address of the first word of memory to receive data. The jk designator specifies the first T register to be used in the transfer. Subsequent T register contents are stored in consecutive words of memory. Processing of T registers is circular. T00 is processed after T77 if the count specified in Ai is not exhausted after T77 is processed. The low-order 7 bits of the contents of register Ai specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of Ai are greater than 64.

If (Ai)=0, no words are transferred. Note also that if i=0, (AO) is used for the block length as well as the starting memory address, and CAL issues a warning message.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	1		1	1
034407		B7,A4	,AO	1
	1	1	1	1
	BB	=	0'22	l.
	FWAR	=	5	
034522		B.BB,A.FWAR	0,A0	
			1	
	1		1	
035522		, A0	B22,A5	
		1		
	BB	=	0'22	
025522	FWAR	=	5	
035522		0,A0	B.BB,A.FWAR	
	1	1	1	
036407	1	  T7,A4	,A0	
030107	1			1
		=	,  0'22	1
	FWAR	=	5	i
036522		T.TT,A.FWAR	0,A0	İ
			1	Ì
	Ì	1	1	I
37522		,A0	T22,A5	
	1	1		1
	TT	=	0'22	I
	FWAR	=	5	I
037522	1	0,A0	T.TT,A.FWAR	

#### INSTRUCTIONS 040 - 041

Result	Operand	Description	Machine     Instruction   
Si	exp	Enter <i>exp</i> into S <i>i</i>	   040 <i>ijkm</i> or     041 <i>ijkm</i>   

The above instruction enters a quantity into Si. Either the 2-parcel 040ijkm instruction or the 2-parcel 041ijkm instruction is generated, depending on the value of the expression.

If the expression has a positive value or a relative attribute of either relocatable or external, instruction 040ijkm is generated with the 22-bit jkm field containing the expression value. If the expression has a negative value and a relative attribute of absolute, instruction 041ijkm is generated with the 22-bit jkm field containing the ones complement of the expression value.

Refer to the 042-043 instructions for additional information on Si exp instructions.

Code Generated	Locatio	on Result	Operand	Comment
	1	10	20	35
	I	I	l	1
0402 00000130	I	S2	0'130	
	SREG	=	3	
0403 00000021		S.SREG	VAL+1	; VAL=20 (octal
0404 01777777	l			
0404 01777777	1	S4	0'1777777	
0405 00051531	1	185	I A'SY'R	
0100 00001001	1	1	13	
0406 00000000	i	S6	#MINUS1	; MINUS1=-1
	1	1		1
0413 00000002	I	S3	# 2	l
	1	1		
0414 01777776	l	S4	-0'1777777	
0414 00000003	1	  S4	  #VAL2	  ; VAL2=3
0414 00000003	1	104		[; VAL2=5
		   EXT	X	
0401 17777777	i	S1	X-1	; 040 <i>ijkm</i> used
	İ	İ		; if expression
	Ì	Ì		; is external

INSTRUCTIONS 042	2 - 04	13
------------------	--------	----

Result	Operand	Description	Machine Instruction
   Si 	<ехр	Form ones mask in S <i>i</i> from right	042 <i>ijk</i>
S <i>i</i> † 	#> <i>exp</i>	Form zeros mask in S <i>i</i> from left	042 <i>ijk</i>
si†	1	Enter 1 into S <i>i</i>	042i77
s <i>i</i> †	-1	Enter -1 into Si	042100
S <i>i</i> †	0	Clear S <i>i</i>	043 <i>i</i> 00
Si	>exp	Form ones mask in S <i>i</i> from left	043 <i>ijk</i>
s <i>i</i> †	# <exp< td=""><td>Form zeros mask in Si from right</td><td>043<i>ijk</i></td></exp<>	Form zeros mask in Si from right	043 <i>ijk</i>

† Special CAL syntax

Instruction 042ijk generates a mask of ones from the right. The assembler evaluates the expression to determine the mask length.

In the first instruction, the mask length is the value of the expression. In the second instruction, the mask length is 64 minus the expression value. The mask length must be a positive integer not exceeding 64; 64 minus the mask length is inserted into the jk fields of the instruction. If the value of the expression is 0 for the first instruction or 64 for the second instruction, the assembler generates instruction 043*i*00.

Instruction 042ijk executes in the Scalar Logical functional unit.

Instructions 042i77, 042i00, and 043i00 are initially recognized by the assembler as the symbolic instruction Si exp. The assembler then checks the expression to see if it has one of these three forms. If it finds one of the forms in the exact syntax shown, it generates the corresponding Cray machine instruction. If none of these forms is found, instruction 040ijkm or 041ijkm is generated. These special forms allow more efficient instructions for entering often used values into S1.

Instructions 043i00, 042i77, and 042i00 execute in the Scalar Logical functional unit.

Instruction 043ijk generates a mask of ones from the left. The assembler evaluates the expression to determine the mask length.

In instruction 043ijk, the mask length is the value of the expression. In the special syntax form, the mask length is 64 minus the expression value. The mask length must be a positive integer not exceeding 64 and is inserted into the jk fields of the instruction. If the expression value is 64 for the first instruction or 0 for the second instruction, the assembler generates instruction 042i00.

Instruction 043*ijk* executes in the Scalar Logical functional unit.

Code Generated	Location	Result	Operand	Comment
I	11	10	20	35
  042200		  S2	-1	
  042273 		   S2	  <5	
  042273 		   S2	  #>0'73	
  042366 		   53 	<d'10< td=""><td></td></d'10<>	
,  042400 		S4 	<0'100	
043500		S5	<0	
043600 		S6 	0 	; Clear S6
042677 		S6 	1	; Set S6 to 1
043205		S2 	>5 	ł
043205 	1	S2 	#<0'73 	
043500	ł	\$5	<0	1

## INSTRUCTIONS 044 - 051

   Result	Operand	Description	Machine Instruction
   Si 	Sj&Sk	Logical product of (Sj) and (Sk) to Si	044 <i>ijk</i>
   S <i>i</i> †	Sj&SB	Sign bit of (Sj) to Si	044 <i>ij</i> 0
   Si <sup>†</sup>	SB&Sj	Sign bit of (Sj) to Si; $j \neq 0$	044 <i>ij</i> 0
S <i>i</i> 	#Sk&Sj	Logical product of (Sj) and #(Sk) to Si	045 <i>ijk</i>
Si <b>†</b>	#SB&Sj	(Sj) with sign bit cleared to Si	045 <i>ij</i> 0
   Si 	Sj∖Sk	Logical difference of (Sj) and (Sk) to Si	046 <i>ijk</i>
   S <i>i</i> † 	Sj\SB	Enter (Sj) into S <i>i</i> with sign bit toggled	046 <i>ij</i> 0
   S <i>i</i> † 	SB\Sj	Enter (Sj) into Si with sign bit toggled; $j \neq 0$	046 <i>ij</i> 0
   S <i>i</i> 	#Sj\Sk	Logical equivalence of (Sj) and (Sk) to S <i>i</i>	047 <i>ijk</i>
   S <i>i</i> † 	#Sj\SB	Logical equivalence of (Sj) and sign bit to Si	047 <i>ij</i> 0
   s <i>i</i> † 	#SB\Sj   	Logical equivalence of sign bit and (Sj) to Si; j≠0	047 <i>ij</i> 0

**†** Special CAL syntax

#### NOTE

When the above instructions execute, SB with no register designator is the sign bit, not Shared B register.

   Result	Operand	Description	Machine   Instruction
   si†	#Sk   	Transmit ones complement of (Sk) to S <i>i</i>	047 <i>i</i> 0k
s <i>i</i> †	#SB   	Enter ones complement of sign bit in S <i>i</i>	047 <i>i</i> 00
S <i>i</i> 	Sj!Si&Sk    Sj	Scalar merge of (Si) and (Sj) to Si	050 <i>ijk</i>
s <i>i</i> †	   Sj!Si&SB  	Scalar merge of (Si) and sign bit of (Sj) to Si	050 <i>ij</i> 0
   S <i>i</i> 		Logical sum of (Sj) and (Sk) to Si	051 <i>ijk</i>
   si† 	Sj!SB   	Logical sum of (Sj) and sign bit to Si	051 <i>ij</i> 0
   si† 	SB!Sj   	Logical sum of sign bit and (Sj) to S <i>i; j≠</i> 0	051 <i>ij</i> 0
s <i>i</i> †	   Sk	Transmit (Sk) to Si	051 <i>i</i> 0k
S <i>i</i> †	SB   	Enter sign bit into S <i>i</i>	051 <i>i</i> 00

#### INSTRUCTIONS 044 - 051 (continued)

\* Special CAL syntax

#### NOTE

When the above instructions execute, SB with no register designator is the sign bit, not Shared B register.

Instruction 044ijk forms the logical product of the contents of Sj and Sk and enters the result into Si. If the j and k designators have the same nonzero value, the contents of Sj is transmitted to Si.

#### INSTRUCTIONS 044 - 051 (continued)

If the j designator is 0, register Si is zeroed. If the j designator is nonzero and the k designator is 0, the sign bit of the contents of Sj is extracted. The two special forms of the instruction accommodate this case. The two forms perform identical functions, but j must not be equal to 0 in the second form. If j is equal to 0, an assembly error results.

Instruction 045ijk forms the logical product of the contents of Sj and the ones complement of the contents of Sk and enters the result into Si. If the j and k designators have the same value or if the j designator is 0, register Si is zeroed.

If the j designator is nonzero and the k designator is 0, the contents of Sj with the sign bit cleared is transmitted to Si. The special syntax form accommodates this case.

Instruction 046ijk forms the logical difference of the contents of Sj and the contents of Sk and enters the result into Si. If the j and k designators have the same nonzero value, Si is zeroed.

If the j designator is 0 and the k designator is nonzero, the contents of Sk is transmitted to Si. If the j designator is nonzero and the k designator is 0, the sign bit of the contents of Sj is complemented and the result is transmitted to Si. The two special syntax forms provide for this case. The two forms perform identical functions; however, in the second form, j must not equal 0. If j equals 0, an assembly error results.

Instruction 047ijk forms the logical equivalence of the contents of Sj and the contents of Sk and enters the result into Si. Bits of Si are set to 1 when the corresponding bits of the contents of Sj and the contents of Sk are both 1 or both 0.

If the j and k designators have the same nonzero value, the contents of Si is set to all ones. If the j designator is 0 and the k designator is nonzero, the ones complement of the contents of Sk is transmitted to Si. If the j designator is nonzero and the k designator is 0, all bits other than the sign bit of the contents of Sj are complemented and the result is transmitted to Si.

The two special forms of the instruction accommodate this case. The two forms perform identical functions; however, in the second form, j must not equal 0. If j equals 0, an error results.

Instruction 047*i*0k forms the ones complement of the contents of register Sk and enters the value into Si. The complement of the sign bit is entered into Si if the k designator is 0.

Instruction 047100 clears the sign bit and sets all other bits.

Instructions 050ijk and 050ij0 merge the contents of Sj with the contents of Si depending on the ones mask in Sk.

The result is defined by (Sj & Sk)! (Si & # Sk) as in the following example:

(Sk) = 11110000(Si) = 11001100(Sj) = <u>10101010</u>(Si) = 10101100

This instruction is intended for merging portions of 64-bit words into a composite word. Si bits are cleared when the corresponding Sk bits are 1 if the j designator is 0 and the k designator is nonzero. The sign bit of Sj replaces the sign bit of Si if the j designator is nonzero and the k designator is 0 as provided for by the special syntax form of the instruction. The sign bit of Si is cleared if the j and k designators are both 0.

Instruction 051ijk forms the logical sum of the contents of Sj and the contents of Sk and enters the result into Si. If the j and k designators have the same nonzero value, the contents of Sj are transmitted to Si. If the j designator is 0 and the k designator is nonzero, the contents of Sk are transmitted to Si.

If the j designator is nonzero and the k designator is 0, the contents of Sj with the sign bit set to 1 are transmitted to Si. The two special syntax forms provide for this case. If the j and k designators are both 0, a ones mask consisting of only the sign bit is entered into Si.

The two special forms perform an identical function but in the second form  $j \neq 0$ ; if j=0, an assembly error results.

Instruction 051i0k enters the contents of register Sk into register Si. The sign bit is set to 1 in Si if the k designator is 0.

Instruction 051i00 can be used to set the sign bit of Si and zero all other bits.

Instructions 044ijk through 051 execute in the Scalar Logical functional unit.

# INSTRUCTIONS 044 - 051 (continued)

Code Generated	Location Result	Operand	Comment
	1 10	20	35
044235		  S3&S5	
044655	S6	   S5&S5	; S5 to S6
044160	S1	S6&SB	; Get sign of S6
044160		SB&S6	; Get sign of S6
045271	S2	#S1&S7	
045430	S4 	#SB&S3   	; Clear sign bit  ; of S3 and  ; enter into S4
045506	5	  #S6&S0	; Clear S5
045670	56	  #SB&S7 	; Clear sign bit
046123	S1	S2\S3	
046455	S4	S5\S5 	; Clear S4
046506	\$5	S0\S6	; S6 to S5
046770	S7	S7∖SB	; Toggle sign  ; bit
047345		  #S4∖S5	
047260	S2	  #S6∖SB 	
047260	S2	  #SB∖S6 	
047203		  #S3 	
047200	S2	  #SB 	
050123		  S2!S1&S3	
050760	S7	S6!S7&S0	1

## INSTRUCTIONS 044 - 051 (continued)

Code Generated	Locat	ion Result	Operand	Comment	
	1	110	20	35	
051470	1			ļ	
051472	1	\$4	S7 ! S2		
051366	İ	53	S6!S6	1	
051710	1	  S7	  SB!S1		
031/10	1				
051701	İ	57	51	i	
	l I			l	
	I	=	1	1	
051100		S.I	SB	1	

# Example (continued):

#### **INSTRUCTIONS 052 - 055**

     Result 	     Operand	Description	Machine     Instruction   
   S0 	Si <exp< td=""><td>Shift (S<i>i</i>) left <i>exp</i> places to SO</td><td>  052<i>ijk</i>      </td></exp<>	Shift (S <i>i</i> ) left <i>exp</i> places to SO	052 <i>ijk</i>   
S0 	Si>exp 	Shift (S <i>i</i> ) right <i>exp</i> places to SO	053 <i>ijk</i>   
Si 	Si <exp< td=""><td>Shift (S<i>i</i>) left <i>exp</i> places to S<i>i</i></td><td>  054<i>ijk</i>      </td></exp<>	Shift (S <i>i</i> ) left <i>exp</i> places to S <i>i</i>	054 <i>ijk</i>   
Si   	Si>exp	Shift (S <i>i</i> ) right <i>exp</i> places to S <i>i</i>	055 <i>ijk</i>   

Instruction 052ijk shifts the contents of Si to the left by the amount specified by the expression and enters the result into S0. The shift count must be a positive integer value not exceeding 64. The shift is end off with zero fill. If the shift count is 64, instruction 053000 is generated and S0 is zeroed.

Instruction 053ijk shifts the contents of Si to the right by the amount specified by the expression and enters the result into SO. The shift count must be a positive integer value not exceeding 64. The assembler stores 64 minus the shift count in the jk field of the instruction. The shift is end off with zero fill. If the shift count is 0, instruction 052i00 is generated and the content of SO is not altered.

Instruction 054ijk shifts the contents of Si to the left by the amount specified by the expression and enters the result into Si. The shift count must be a positive integer value not exceeding 64. The shift is end off with zero fill. If the shift count is 64, instruction 055i00 is generated and Si is zeroed.

Instruction 055ijk shifts the contents of Si to the right by the amount specified by the expression and enters the result into Si. The shift count must be a positive integer value not exceeding 64. The assembler stores 64 minus the shift count in the jk field of the instruction. If the shift count is 0, instruction 054i00 is generated and the content of Si is not altered. The shift is end off with zero fill.

Instructions 052*ijk*, 053*ijk*, 054*ijk*, and 055*ijk* execute in the Scalar Shift functional unit.

Example:	
----------	--

Code Generated	Location	Result	Operand	Comment
	11	10	20	35
  052305		S0	   S3<5	
  052724 		S0	  S7 <val+4  </val+4 	
053373		<b>S</b> 0	S3>5	
053066		S0	S0>D'10	
053754		S0	  S7>VAL+4 	
052100		S0	\$1>0	
054703		S7	S7<3	
054622		S6	  S6 <val+2  </val+2 	
055775		S7	S7>3	
055656	1	S6	S6>VAL+2	1
Result	Operand	Description	Machine Instruction	
--------------	--	---	-------------------------	
Si	   Si,Sj <ak  </ak 	Left shift by (Ak) of (Si) and (Sj) to Si	056 <i>ijk</i>	
S <i>i</i> †	Si,Sj<1   	Left shift by 1 of (Si) and (Sj) to Si	056 <i>ij</i> 0	
si†	Si <ak td=""  <=""><td>Left shift by (Ak) of (Si) to Si</td><td>056<i>i</i>0<i>k</i></td></ak>	Left shift by (Ak) of (Si) to Si	056 <i>i</i> 0 <i>k</i>	
Si	Sj,Si>Ak	Right shift by (Ak) of (Sj) and (Si) to Si	057 <i>ijk</i>	
s <i>i</i> †	Sj,Si>1   	Right shift by 1 of (Sj) and (Si) to Si	057 <i>ij</i> 0	
s <i>i</i> †	Si>Ak   	Right shift by (Ak) of (Si) to Si	057 <i>i</i> 0k	

\* Special CAL syntax

Instruction 056ijk and its special forms produce a 128-bit quantity by concatenating the contents of Si and the contents of Sj, shifting the resulting value to the left by an amount specified by the low-order bits of Ak and entering the high-order bits of the result into Si. The shift is end off with zero fill.

Replacing the Ak reference with 1 is the same as setting the k designator to 0; a reference to A0 provides a shift count of 1. Omitting the Sj reference is the same as setting the j designator to 0; the contents of Si are concatenated with a word of zeros.

Si is cleared if the shift count exceeds 127. The shift is a left circular shift of the contents of Si if the shift count does not exceed 64 and the i and j designators are equal and nonzero. The instruction produces the same result as the Si Si exp instruction if the shift count does not exceed 63 and the k designator is 0. The contents of Sj are not affected if the i and j designators are unequal.

Instruction 057ijk and its special forms produce a 128-bit quantity by concatenating the contents of Sj and the contents of Si, shifting the resulting value to the right by an amount specified by the low-order 7 bits of the contents of Ak and entering the low-order bits of the result into Si. The shift is end off with zero fill.

Replacing the Ak reference with 1 is the same as setting the k designator to 0; a reference to AO provides a shift count of 1. Omitting the Sj reference is the same as setting the j designator to 0; the contents of Si are concatenated with a word of zeros.

Si is cleared if the shift count exceeds 127. The shift is a right circular shift of the contents of Si if the shift count does not exceed 64 and the i and j designators are equal and nonzero. The instruction produces the same result as the Si Si>exp instruction if the shift count does not exceed 63 and the j designator is 0. The contents of Sj are not affected if the i and j designators are unequal.

Instruction 056ijk and 057ijk executes in the Scalar Shift functional unit.

Code Generated	Location Result	Operand	Comment
l	1  10	20	135
1	1 1		I
056235	\$2	S2,S3 <a5< td=""><td> </td></a5<>	
056340	S3	\$3,\$4<1	; Left 1 place
056604		   S6 <a4< td=""><td></td></a4<>	
057235	S2	S3,S2>A5	ĺ
			1
057604	\$6	S6>A4	
			1
057340		S4,S3>1	; Right 1 place

#### INSTRUCTIONS 060 - 061

Result	   Operand	Description	   Machine   Instruction 
Si	   Sj+Sk 	Integer sum of (Sj) and (Sk) to Si	   060 <i>ijk</i> 
S <i>i</i> 	Sj-Sk 	Integer difference of (Sj) less (Sk) to Si	   061 <i>ijk</i> 
   Si <sup>†</sup> 	   _S <i>k</i> 	Transmit negative of (Sk) to Si	061 <i>i</i> 0 <i>k</i>

\* Special CAL syntax

Instruction 060ijk adds the contents of register Sk to the contents of register Sj and enters the result into Si. Sk is transmitted to Si if the j designator is 0 and the k designator is nonzero. The sign bit is entered in Si and all other bits of Si are cleared if the j and k designators are both 0.

Instruction 061ijk subtracts the contents of register Sk from the contents of register Sj and enters the result into Si. The high-order bit of Si is set and all other bits of Si are cleared when the j and k designators are both 0. The negative (twos complement) of Sk is transmitted to Si if the j designator is 0 and the k designator is nonzero.

Instruction 061i0k enters the negative (twos complement) of the contents of Sk into Si. The sign bit is set if the k designator is 0.

Instructions 060*ijk*, 061*ijk*, 061*i0k* execute in the Scalar Integer Add functional unit.

Code Generated	Locati	on Result	Operand	Comment
	11	110	20	135
  060237		  \$2	  S3+S7	
060405		S4	  S0+S5	
061123		  S1	   S2-S3	
  061506		  S5	-S6	

Result	Operand	Description	Machine   Instruction
Si	Sj+FSk	Floating-point sum of (Sj) and (Sk) to Si	   062 <i>ijk</i> 
sit	+FSk	Normalize (Sk) to Si	062i0k
Si	Sj-FSk	Floating-point difference of (Sj) less (Sk) to Si	063 <i>ijk</i> 
si†	-FSk	Transmit the negative of (Sk) as a normalized floating-point value	063i0 <b>k</b>   

\* Special CAL syntax

Instruction 062ijk and its special form produce the floating-point sum of the contents of the Sj and Sk registers and enters the result into Si. The result is normalized even if the operands are unnormalized. The k designator is not normally 0. In the special form, the j designator is assumed to be 0 so that the normalized contents of Sk are entered into Si.

Instruction 063ijk forms the floating-point difference of the contents of register Sj less the contents of register Sk, and enters the normalized result into Si. The result is normalized even if the operands are unnormalized.

The negative (twos complement) of the floating-point quantity in Sk is transmitted to Si as a normalized floating-point number if the j designator is 0 and the k designator is nonzero. The special form accommodates this special case. The k designator is normally nonzero.

Instructions 062*ijk*, 063*ijk*, and 063*i*0*k* execute in the Floating-point Add functional unit.

# INSTRUCTIONS 062 - 063 (continued)

Code Generated	Location	Result	Operand	Comment
	1	110	20	35
062345		  S3	  S4+FS5	
062404		  S4	  +FS4	
063302		S3	  -FS2	
063761		S7	  S6-FS1	

     Result	   Operand	Description	Machine   Instruction
   Si 	   Sj*FSk 	Floating-point product of (Sj) and (Sk) to Si	064 <i>ijk</i>
S <i>i</i> 	Sj*HSk	Half-precision rounded floating-point product of (Sj) and (Sk) to Si	065 <i>ijk</i>
S <i>i</i> 	Sj*RSk	Rounded floating-point product of (Sj) and (Sk) to Si	066 <i>ijk</i>   
S <i>i</i>   	Sj*ISk   	2-floating-point product of (Sj) and (Sk) to Si	067 <i>ijk</i>

Instruction 064ijk forms the floating-point product of the contents of Sj and Sk and enters the result into Si. The result is not normalized if either operand is unnormalized.

Instruction 065ijk forms the half-precision rounded floating-point product of the contents of the Sj and Sk registers and enters the result into Si. The result is not normalized if either operand is unnormalized. The low-order 18 bits of the result are zeroed. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 066ijk forms the rounded floating-point product of the contents of the Sj and Sk registers and enters the result into Si. The result is not normalized if either operand is unnormalized. This operation is used in the reciprocal approximation sequence.

Instruction 067ijk forms 2 minus the floating-point product of the contents of Sj and Sk and enters the result into Si. The result is not normalized if either operand is unnormalized.

Instructions 064*ijk*, 065*ijk*, 066*ijk*, and 067*ijk* execute in the Floating-point Multiply functional unit.

Example:
----------

Code Generated	Location	Result	Operand	Comment
	11	10	120	35
064234		   S2	S3*FS4	
065167		   S1	  S6*HS7	
066147		S1	  S4*RS7	
067324	1	   S3	  S2*IS4	

## INSTRUCTION 070

     Result	     Operand	   Description 	Machine     Instruction
   Si 	   /HSj 	   Floating-point reciprocal   approximation of (Sj) to Si 	   070 <i>ij</i> 0   

Instruction 070*ij*0 forms an approximation to the reciprocal of the floating-point value in S*j* and enters the result into S*i*. The result is meaningless if the contents of S*j* is unnormalized or 0. This instruction is used in the divide sequence as illustrated in the following example.

Instruction 070*ij*0 executes in the Floating-point Reciprocal functional unit.

Code Generated	Location	Result	Operand	Comment
1	1	10	20	35
l		l	1	1
1	*	Divide S1 b	y S2; result to	S1
070320	l	\$3	/HS2	; Approximate
			1	<pre> ; reciprocal</pre>
1		l		1
064113		S1	S1*FS3	<pre> ; Approximate</pre>
1	I	[		; result
l	I	-	[	1
067223	1	S2	S2*IS3	<pre> ; Correction</pre>
1		ļ		; factor
1				
064112		51	S1*FS2	
	1			
				1
	*	•	y S2 with result	accurate to
	*	30 bits	1	
070320		\$3	/HS2	1
		l		
065313	ŀ	53	S1*HS3	

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	   *	  Integer di	 vide A1 by A2; ]	 Result to A3
071222		S2	+FA2	; Denominator
071121		S1	+FA1	; Numerator
062202		S2	S0+FS2	; Normalize
062101		  S1	S0+FS1	
070220		  S2   	/HS2 	  ; Reciprocal  ; approximation  ; to 1/D
065110		S1   	S1*HS2	; Rounded ; half-precisio ; multiply
071230		S2	0.6	
062112		S1	S1+FS2	  ; Fix quotient
023310	1   	A3 	  S1 	  ; 24-bit signed  ; result to A3

# Example (continued):

## INSTRUCTION 071

     Result	     Operand	Description	Machine   Instruction
   Si 	   A <i>k</i> 	Transmit (A <i>k</i> ) to S <i>i</i> without sign extension	071 <i>i</i> 0 <i>k</i>
   Si 	   +A <i>k</i> 	Transmit (Ak) to Si with sign extension	071 <i>i</i> 1k
   Si 	   +FA <i>k</i>   	Transmit (Ak) to Si as an unnormalized floating-point value	071 <i>i2k</i>
   S <i>i</i> 	   0.6 	Enter 0.75*(2**48) into S <i>i</i> as normalized floating-point constant	071 <i>i</i> 30   
   Si 	   0.4 	Enter 0.5 into S <i>i</i> as normalized floating-point constant	071 <i>i</i> 40
Si 	   1. 	   Enter 1 into S <i>i</i> as normalized   floating-point constant	071 <i>i</i> 50
S <i>i</i>	   2. 	   Enter 2 into S <i>i</i> as normalized   floating-point constant	071 <i>i</i> 60
Si   Si 	   4. 	Enter 4 into S <i>i</i> as normalized floating-point constant	071 <i>i</i> 70

Instruction 071*i*0*k* transfers the 24-bit value in register A*k* into the low-order 24 bits of register S*i*. The value is treated as an unsigned integer. The high-order bits of S*i* are zeroed. A value of 1 is entered into S*i* when the *k* designator is 0.

Instruction 071*i*1*k* transfers the 24-bit value in register A*k* into the low-order 24 bits of register S*i*. The value is treated as a signed integer and the sign bit of the contents of register A*k* is extended to the high-order bits of S*i*. A value of 1 is entered into S*i* when the *k* designator is 0.

Instruction 071*i*2*k* transmits the contents of register A*k* to S*i* as an unnormalized floating-point value. The result can then be added to 0 to normalize. When the *k* designator is 0, an unnormalized floating-point 1 is entered into S*i*.

## INSTRUCTION 071 (continued)

Instructions 071*i*30 through 071*i*70 are initially recognized by the assembler as the symbolic instruction  $Si \ exp$ . The assembler then checks the expression to see if it has any of the indicated forms. If it finds one of the instructions in the exact syntax shown, it generates the corresponding Cray machine instruction. If none of the indicated forms are found, instruction 040*ijkm* or 041*ijkm* is generated as previously described under the 040 instruction. These special forms allow more efficient instructions for entering commonly used values into S*i*.

The syntax form Si 0.6 (071i30) is useful for extracting the integer part of a floating-point quantity (that is, fix) as illustrated in the examples.

Code Generated	Location	Result	Operand	Comment
	11	110	20	35
		1		
071707	ł	57	A7	1
	l	1		
071717		\$7	+A7	
074004	1			
071324	1	<b>S</b> 3	+FA4	
	  FIX	=	6	1 \$
071630		S.FIX	0.6	8
	1	1	1	1
071240	1	S2	0.4	
	i	Ì		
071350	Ì	<b>S</b> 3	11.	1
		1	1	1
071460		S4	2.	
071570		185	4.	
	   *	l IFiy a float	ing-point number	in S1
	*		teger and fracti	
071230	1	S2	0.6	
		Ì		İ
062312		\$3	S1+FS2	1
	1	1	1	1
023130		A1	\$3	; Integer part
	ļ			
063332		\$3	S3-FS2	; Floating-poir
		1		<pre> ; integer part</pre>
063113		  S1	  S1-FS3	  ; Fractional
003773	1		101-102	; part
	I	I	1	L. Fare

     Result 	Operand	Description	Machine Instruction
   Si	RT	Transmit (RTC) to Si	072i00
   Si <sup>†</sup>	   SM	Read semaphore to Si	072102
   Si <sup>†</sup>	   ST <i>j</i>	Read (STj) register to Si	072 <i>ij</i> 3
   Si	   VM	Transmit (VM) to S <i>i</i>	073 <i>i</i> 00
   <del>  </del> 		Read performance counter into Si	073 <i>i</i> 11
   <del>†</del> †	1   •	Increment performance counter	073 <i>i</i> 21
 	1 	Clear all maintenance modes	073 <i>i</i> 31
   Sittt	   SRO	Transmit (SRO) to S <i>i</i>	073 <i>i</i> 01
I SM <sup>†</sup>	   S <i>i</i>	   Load semaphores from Si	073i02
ST <i>j</i> †	   S <i>i</i>	Transfer (Si) to STj	073 <i>ij</i> 3
Si	   T <i>jk</i>	Transmit (Tjk) to Si	074 <i>ijk</i>
   T <i>jk</i> 	   Si 	Transmit (Si) to Tjk	075 <i>ijk</i>

This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.

**††** Not currently supported

**†††** This instruction is available through the logical trait STATRG specified on the CPU parameter of the CAL invocation statement.

Instruction 072*i*00 enters the 64-bit contents of the real-time clock into register S*i*. The clock is increased by 1 each clock period. The real-time clock can be reset only when in monitor mode using instruction 072i00.

Instruction 072i02 enters the values of all of the semaphores into Si. The 32-bit SM register is left justified in Si with SM00 occupying the sign bit.

Instruction 072ij3 enters the contents of register STj into register Si.

HR-3005

## INSTRUCTIONS 072 - 075 (continued)

Instruction 073*i*00 enters the 64-bit contents of the VM register into register S*i*. The VM register is normally read after having been set by instruction 1750 jk.

Instruction 073i11 is used for performance monitoring and is priviled ged to monitor mode.

Instructions 073*i*21 and 073*i*31 are part of the SECDED maintenance mode functions and are executed only if the maintenance mode switch on the mainframe's control panel is on.

Instruction 073i01 enters the contents of the Status register into Si.

Instruction 073i02 sets the semaphores from 32 high-order bits of Si. SM00 receives the sign bit of Si.

Instruction 073ij3 transfers the contents of register Si into register STj, which is shared between the CPUs in the current cluster.

Instruction 074ijk enters the contents of register Tjk into register Si.

Instruction 075ijk enters the contents of register Si into register Tjk.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	1			I
072700		S7	RT	
072002	1	20		
072002	1	S0	SM	
072602		<b>S</b> 6	SM	
	I		Ì	1
072003		<b>S</b> 0	ST0	
072013		S0	  ST1	
072013	1	1 30	1211	
073200	1	S2	VM	
	1	l	<u> </u>	1
073001	l.	S0	SRO	1
073301		S3	  SR0	
073301	1	<b>3</b> 3		
073002		SM	50	
	1	I.	I	1
073102	1	SM	51	I

Code Generated	Location Result	Operand	Comment
	1  10	20	135
073502	SM	  S5	
073003	STO	   S0	
073103		51	
074306	\$3	  T6	
074566		  T66 	
075306	Тб	  S3	
075567	T67	S5	

Example (continued):

-

Result	   Operand	Description	Machine   Instruction 
Si	Vj,Ak	   Transmit (Vj, element (Ak))   to Si	   076 <i>ijk</i> 
Vi,Ak	   Sj	   Transmit (Sj) to Vi element (Ak)	   077 <i>ijk</i>
Vi,Ak <sup>†</sup>	0	   Clear element (Ak) of register   V <i>i</i>	   077i0k 

\* Special CAL syntax

Instruction 076ijk enters the contents of the element of  $\forall j$  indicated by the contents of the low-order 6 bits of Ak into Si. The second element (that is, element 1) is selected if the k designator is 0.

Instruction 077ijk transmits the contents of register Sj to an element of Vi as determined by the low-order 6 bits of the contents of Ak. Element 1, the second element of Vi, is selected if the k designator is 0.

Instruction 077i0k zeros element (Ak) of register Vi. The low-order 6 bits of Ak determine which element is zeroed. The second element of register Vi is zeroed (that is, element 1) if the k designator is 0.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
	1			
076456	I	S4	V5,A6	I
			1	
	I	=	4	1
	J	=	5	1
	K	=	6	
076456	I	S.I	V.J,A.K	l
	l		I	1
077167	I	V1,A7	<b> S</b> 6	I
	I	l		ł
077602	I	V6,A2	0	1

# INSTRUCTIONS 10h - 13h

   Result	Operand	Description	Machine Instruction
   A <i>i</i>	exp, Ah	Read from ((Ah) + exp) to Ai	10hijkm
A <i>i</i> †	exp,0	Read from ( <i>exp</i> ) to A <i>i</i>	100 <i>ijkm</i>
A <i>i</i> †	exp,	Read from ( <i>exp</i> ) to A <i>i</i>	100 <i>ijkm</i>
   A <i>i</i> †	,Ah	Read from (Ah) to Ai	10 <i>hi</i> 000
exp, Ah	Ai	Store (Ai) to (Ah) + exp	11 <i>hijk</i> m
exp,0†	Ai	Store (Ai) to <b>exp</b>	110 <i>ijkm</i>
exp,†	Ai	Store (Ai) to exp	110 <i>ijkm</i>
, Ah†	Ai	Store (Ai) to (Ah)	11 <i>hi</i> 000
   S <i>i</i>	exp, Ah	Read from ((Ai) + <i>exp</i> ) to Si	   12 <i>hijk</i> m
S <i>i</i> †	exp,0	Read from ( <i>exp</i> ) to Si	120 <i>ijkm</i>
si†	exp,	Read from ( <i>exp</i> ) to Si	120 <i>ijkm</i>
si†	, Ah	Read from (Ah) to Si	12 <i>h</i> i000
exp, Ah	Si	Store (Si) to (Ah) + exp	13 <i>hijk</i> m
exp,0†	Si	Store (Si) to exp	130 <i>ijk</i> m
exp,†	Si	Store (Si) to exp	130 <i>ijk</i> m
, a <i>h</i> †	Si	Store (Si) to (Ah)	13 <i>hi</i> 000

\* Special CAL syntax

For these instructions, only the value of the expression is used if the h designator is 0 or if a zero or blank field is used in place of Ah. Only the content of Ah is used if the expression is omitted. An expression, if present, must not have a parcel-address attribute or an assembly error occurs.

## INSTRUCTIONS 10h - 13h (continued)

Instructions 10hijkm through 10hi000 load the low-order 24 bits of a memory word directly into an A register. The memory address is determined by adding the address in the register Ah to the expression value. Only the value of the expression is used if the h designator is 0, or a 0 or blank field is used in place of Ah. Only the contents of Ah is used if the expression is omitted. An assembler error will occur if an expression has a parcel-address attribute.

Instructions 11hijkm through 11hi000 store 24 bits from register Ai directly into memory. The high-order bits of the memory word are zeroed. The memory address is determined by adding the address in register Ah to the expression value.

Instructions 12hijkm through 12hi000 load the contents of a memory word directly into an S register. The memory address is determined by adding the address in register Ah to the expression value. Only the value of the expression is used if the h designator is 0 or a zero or blank field is used in place of Ah. Only the contents of Ah is used if the expression is omitted. An assembler error will occur if an expression has a parcel-address attribute.

Instructions 13hijkm through 13hi000 store the contents of register Si directly into memory. The memory address is determined by adding the address in register Ah to the expression value.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
1001 00004520+	1	A1	CON1,A0	I
	ĺ			
1002 00004520+		A2	CON1,0	
1013 00004521+	1	A3	  CON1+1,A1	
1013 000043214	1	AJ		
1024 17777777+	i	Α4	-1,A2	
	l			Ì
1005 00003000+		Α5	ADDR,	1
1046 00004647.		126		
1046 00004647+		A6	CON , A4	1
1046 00000000+	1	A6	,A4	1
				i
1061 0000001+	1	A1	<b>1,</b> A6	I
4050 0000455	1			
1072 00000177+		A2	0'177,A7	
1101 00004520+	i	CON1,A0	A1	

Еx	amp	21e	::
----	-----	-----	----

Code Generated	Location		Operand	Comment
	1	10	20	35
.102 00004520+		CON1,0	   A2	
113 00004521+		  CON1+1,A1 	  A3 	
.124 17777777+	1	-1,A2	A4	1
105 00003000+		ADDR,	A5	
146 00004647+		CON, A4	A6	l l
146 00000000+		, ,A4	A6	
161 00000001+		1,A6 	A1	
172 00000177+		0'177,A7 	A2	
201 00004520+		  S1	CON1,A0	
202 00004520+		   S2	CON1,0	
213 00004521+		   S3 	  CON1+1,A1	
224 17777777+		S4	-1,A2	
205 00003000+		S5 	ADDR,	
246 00004647+		S6 	CON, A4	
246 00000000+		S6 	,A4	
1261 00000001+		S1 	1,A6 	
1272 00000177+		S2 	0'177,A7 	
1301 00004520+		CON1,A0	  S1	
1302 00004520+		  CON1,0	  S2	
L346 00000000+		  ,A4	   S6	
1324 17777777+		  -1,A2	S4   S4	
L305 00003000+	l	ADDR,	55	i i

Result	Operand	Description	Machine   Instruction
Vi	   Sj&Vk   	Logical products of (Sj) and (Vk) to Vi	   140 <i>ijk</i>   
Vi	Vj&Vk   	Logical products of (Vj) and (Vk) to Vi	141 <i>ijk</i>
   V <i>i</i> 	Sj!Vk	Logical sums of (Sj) and (Vk) to Vi	142 <i>ijk</i>
v <i>i</i> †	Vk	Transmit (Vk) to V $i$	142 <i>i</i> 0k
   Vi 	Vj!Vk   	Logical sums of (Vj) and (Vk) to V <i>i</i>	143 <i>ijk</i>
   Vi 	Sj\Vk   	Logical differences of (Sj) and (Vk) to V <i>i</i>	   144 <i>ijk</i> 
   Vi 	Vj\Vk   	Logical differences of (Vj) and (Vk) to Vi	145 <i>ijk</i>
   Vit	0	Clear Vi	145 <i>iii</i>
   Vi 		Vector merge of (Sj) and (Vk) to Vi	146 <i>ijk</i>
   V <i>i</i> † 	   #VM&V <i>k</i>   	Vector merge of (Vk) and zero to V $i$	146 <i>i</i> 0k
   V <i>i</i> 	Vj!Vk&VM    Vj!Vk&VM  	Vector merge of (Vj) and (Vk) to Vi	   147 <i>ijk</i> 

† Special CAL syntax

Instruction 140ijk forms the logical products of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. If the j designator is 0, elements of register Vi are zeroed. The number of operations performed by this instruction is determined by the contents of the VL register.

#### INSTRUCTIONS 140 - 147 (continued)

Instruction 141ijk forms the logical products of the contents of elements of register Vj and elements of register Vk and enters the results into elements of Vi. If the j designator is the same as the k designator, the contents of the Vj elements are transmitted to the Vi elements.

The number of operations performed by this instruction is determined by the contents of the VL register.

Instruction 142ijk forms the logical sums of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. The contents of the Vk elements are transmitted to the Vi elements if the j designator is 0. The VL register determines the number of operations performed by this instruction.

Instruction 142i0k transmits the contents of the elements of register Vk to the elements of register Vi. The VL register determines the number of elements performed by this instruction.

Instruction 143ijk forms the logical sums of the contents of elements of Vj and elements of Vk and enters the results into elements of Vi.

If the j and k designators are equal, the contents of the Vj elements are transmitted to Vi. The VL register determines the number of operations performed by this instruction.

Instruction 144ijk forms the logical differences of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. If the j designator is 0, the contents of the Vk elements are entered into the Vi elements. The VL register determines the number of operations performed by this instruction.

Instruction 145ijk forms the logical differences of the contents of elements of Vj and elements of Vk and enters the results into elements of Vi. If the j and k designators are equal, the Vi elements are zeroed. The VL register determines the number of operations performed by this instruction.

Instruction 145*iii* zeros elements of V*i*. The VL register determines the number of elements performed by this instruction.

Instruction 146*ijk* transmits the contents of S*j* or the contents of element *n* of V*k* to element *n* of V*i* depending on the ones mask in the VM register. The content of S*j* is transmitted if bit *n* of VM is 1; the content of element *n* of V*k* is transmitted if bit *n* of VM is 0.

3-75

#### INSTRUCTIONS 140 - 147 (continued)

Element n of Vi is 0 if the j designator is 0 and bit n of VM is 1. The VL register determines the number of operations performed by this instruction.

Instruction 146*i*0*k* zeroes element *n* of register V*i* or transmits the contents of element *n* of V*k* to element *n* of V*i* depending on the ones mask in the VM register. If bit *n* of VM is 1, element *n* of V*i* is zeroed; if bit *n* is 0, element *n* of V*k* is transmitted. The VL register determines the number of operations performed by this instruction.

Instruction 147ijk transmits the contents of element n of Vj or element n of Vk to element n of Vi depending on the ones mask in the VM register. The content of the Vj element is transmitted if bit n of VM is 1; the content of the Vk element is transmitted if bit n of VM is 0. The VL register determines the number of operations performed by this instruction.

Instructions 140*ijk* through 147*ijk* execute in the Vector Logical functional unit.

For these instructions (except 145iii), a warning level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and either i=j or i=k (for V registers only). A comment level message is issued of NOVRECUR is specified on the CPU parameter of the CAL invocation statement.

Code Generated	Location Result	Operand	Comment
	1  10	20	35
140123	V1	S2&V3	
  141257	V2	I   V5&V7	
1		I	Ì
141033	070	V3&V3	
  142615	V6	S1!V5	
			1
142102 	V1	V2 	
143714	V7	V1!V4	
144267 	<b>  ∀</b> 2	S6\V7 	
145513	<b> </b> ∇5	V1\V3	
145500	V5	0	1

#### INSTRUCTIONS 140 - 147 (continued)

Example (continued):

Code Generated	Location Result		Operand	Comment	
1	1	10	20	35	
			1		
146726	I	V7	S2!V6&VM	I	

For the above instruction, assume the following initial register conditions exist:

(VL) = 4 (VM) = 0 60000 0000 0000 0000 0000 (S2) = -1 Element 0 of V6 = 1 Element 1 of V6 = 2 Element 2 of V6 = 3 Element 3 of V6 = 4

After instruction execution, the first four elements of V7 are modified as follows:

Element 0 of V7 = 1Element 1 of V7 = -1Element 2 of V7 = -1Element 3 of V7 = 4

The remaining elements of V7 are unaltered.

Example (continued):

Code Generated	Locat	ion Result	Operand	Comment
l	1	10	20	35
1				1
146607	ł	V6	#VM&V7	1

Assume the following initial register conditions for the above instruction:

(VL) = 4 (VM) = 0 50000 0000 0000 0000 0000 Element 0 of V7 = 1 Element 1 of V7 = 2 Element 2 of V7 = 3 Element 3 of V7 = 4

3-77

After instruction execution, the first four elements of V6 have been modified as follows:

```
Element 0 of V6 = 1
Element 1 of V6 = 0
Element 2 of V6 = 3
Element 3 of V6 = 0
```

Example (continued):

Code Generated	Loca	tion Result	Operand	Comment
	11	10	20	35
1	1	1	1	
147123	1	V1	V2!V3&VM	1

Assume the following initial register conditions exist for the above instruction:

		7)	/L)	=	4					
		7)	/M)	=	0	60000	0000	0000	0000	0000
Element	0	of	V2	=	1					
Element	1	of	V2	=	2					
Element	2	of	V2	=	3					
Element	3	of	V2	=	4					
Element	0	of	<b>V</b> 3	=	-1					
Element	1	of	<b>V</b> 3	=	-2					
Element	2	of	<b>V</b> 3	=	-3					
Element	3	of	<b>V</b> 3	=	-4					

After instruction execution, the first four elements of Vi have been modified as follows:

Element 0 of V1 = -1Element 1 of V1 = 2 Element 2 of V1 = 3 Element 3 of V1 = -4

The remaining elements of V1 are unaltered.

Result	Operand	Description	Machine Instruction
Vi	Vj <ak< td=""><td>Shift (Vj) left (Ak) places to Vi</td><td>    150<i>ijk</i></td></ak<>	Shift (Vj) left (Ak) places to Vi	   150 <i>ijk</i>
v <i>i</i> †	V <i>j</i> <1	Shift (Vj) left one place to Vi	   150 <i>ij</i> 0
Vi I	Vj>Ak	Shift (Vj) right (Ak) places to V <i>i</i>	151 <i>ijk</i>
Vi†	Vj>1	Shift (Vj) right one place to Vi	151 <i>ij</i> 0

+ Special CAL syntax

Instruction 150ijk and its special form shift the contents of the elements of register Vj to the left by the amount specified by the contents of Ak and enter the results into the elements of Vi. The VL register determines the number of elements performed by this instruction. For each element, the shift is end off with zero fill. Elements of Vi are zeroed if the shift count exceeds 63. Element contents are shifted left one place if the k designator is 0; this can be specified through the special form of the instruction.

Instruction 151ijk and its special form shift the contents of the elements of register Vj to the right by the amount specified by the contents of Ak and enter the results into the elements of Vi. The VL register determines the number of elements performed by this instruction. For each element, the shift is end off with zero fill. Elements of Vi are zeroed if the shift count exceeds 63. Element contents are shifted right one place if the k designator is 0; a special form of the instruction accommodates this feature.

Instructions 150*ijk* and 151*ijk* execute in the Vector Shift functional unit.

For these instructions, a warning-level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and i=j. A comment-level message is issued if NORECUR is specified on the CPU parameter of the CAL invocation statement.

Example:	
----------	--

Code Generated	Location	Result	Operand	Comment
	11	10	20	35
150123		  V1	V2 <a3< td=""><td></td></a3<>	
150450		   V4	V5<1	  ; Left 1 place
151341		   V3	V4>A1	
151450	l	   V4	V5>1	  ; Right 1 place

   Result	         	Description	Machine Instruction
   Vi 	   Vj,Vj <ak  </ak 	Double shift (Vj) left (Ak) places to Vi	152 <i>ijk</i>
V <i>i</i> † 	Vj,Vj<1   	Double shift (Vj) left one place to Vi	152 <i>ij</i> 0
   V <i>i</i> 	Vj,Vj>Ak  	Double shift (Vj) right (Ak) places to Vi	153 <i>ijk</i>
   V <i>i</i> †   	Vj,Vj>1   	Double shift (Vj) right one place to Vi	153 <i>ij</i> 0

\* Special CAL syntax

Instruction 152ijk and its special form shift 128-bit quantities from elements of  $\forall j$  by the amount specified in Ak and enter the result into elements of  $\forall i$ . Element n of  $\forall j$  is concatenated with element n+1 and the 128-bit quantity is shifted left by the amount specified in Ak. The shift is end off with zero fill. The high-order 64 bits of the results are transmitted to element n of  $\forall i$ .

The VL register determines the number of elements performed by this instruction. The last element of Vj, as determined by VL, is concatenated with 64 bits of zeros. The 128-bit quantities are shifted left one place if the k designator is 0; the special form of the instruction accommodates this feature.

Instruction 153ijk and its special form shift 128-bit quantities from elements of  $\forall j$  by the amount specified in Ak and enter the result into elements of  $\forall i$ . Element n-1 of  $\forall j$  is concatenated with element n and the 128-bit quantity is shifted right by the amount specified in Ak. The shift is end off with zero fill. The low-order 64 bits are transmitted to element n of  $\forall i$ .

The VL register determines the number of elements performed by this instruction. The first element of  $\forall j$  is concatenated with 64 bits of zeros. The 128-bit quantities are shifted right one place if the k designator is 0; the special form of the instruction accommodates this feature.

Instructions 152ijk and 153ijk execute in the Vector Shift functional unit.

## INSTRUCTIONS 152 - 153 (continued)

For these instructions, a warning-level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and i=j. A comment level message is issued if NORECUR is specified on the CPU parameter of the CAL invocation statement.

Example:

Code Generated	Locat	tion Result	Operand	Comment
	1	10	20	35
	1			1
152541	1	V5	V4,V4 <a1< td=""><td>I</td></a1<>	I

Assume the following initial register conditions for the above instruction:

(VL) = 4
(A1) = 3
Element 0 of V4 = 0 00000 0000 0000 0000 0007
Element 1 of V4 = 0 60000 0000 0000 0000 0005
Element 2 of V4 = 1 00000 0000 0000 0000 0006
Element 3 of V4 = 1 60000 0000 0000 0000 0007

After instruction execution, the first four elements of V5 have been modified as follows:

Element 0 of V5 = 0 00000 0000 0000 0000 0073 Element 1 of V5 = 0 00000 0000 0000 0000 0054 Element 2 of V5 = 0 00000 0000 0000 0000 0067 Element 3 of V5 = 0 00000 0000 0000 0000 0070

The remaining elements of V5 are unaltered.

Example:

Code Generated	Locat	tion Result	Operand	Comment	
	1	10	20	35	
1	I	l l	1	1	
153026	1	07	<b>V2,V2</b> >A6	I	

Assume the following initial register conditions for the above instruction.

(VL) = 4 (A6) = 3Element 0 of V2 = 0 00000 0000 0000 0000 0017 Element 1 of V2 = 0 60000 0000 0000 0000 0005 Element 2 of V2 = 1 00000 0000 0000 0000 0006 Element 3 of V2 = 1 60000 0000 0000 0000 0007

After instruction execution, the first four elements of VO have been modified as follows:

Element 0 of V0 = 0 00000 0000 0000 0000 0001 Element 1 of V0 = 1 66000 0000 0000 0000 0000 Element 2 of V0 = 1 30000 0000 0000 0000 0000 Element 3 of V0 = 1 56000 0000 0000 0000 0000

The remaining elements of VO are unaltered.

,

   Result	Operand	Description	Machine Instruction
   Vi 	Sj+Vk	Integer sums of (Sj) and (Vk) to Vi	154 <i>ijk</i>
Vi 	Vj+Vk	Integer sums of $(Vj)$ and $(Vk)$ to Vi	155 <i>ijk</i>
Vi 	Sj-Vk	Integer differences of (Sj) and (Vk) to Vi	156 <i>ijk</i>
v <i>i</i> †	-V <i>k</i>	Transmit twos complement of (Vk) to V $i$	156 <i>i</i> 0k
Vi 	Vj-Vk	Integer differences of (Vj) less (Vk) to Vi	157 <i>ijk</i>

† Special CAL syntax

Instruction 154ijk adds the contents of Sj to each element of Vk and enters the results into elements of Vi. Elements of Vk are transmitted to Vi if the j designator is 0.

The VL register determines the number of operations performed by this instruction.

Instruction 155ijk adds the contents of elements of register Vj to the contents of corresponding elements of register Vk and enters the results into elements of register Vi.

The VL register determines the number of operations performed by this instruction.

Instruction 156ijk subtracts the contents of each element of Vk from the contents of register Sj and enters the results into elements of register Vi. The negative (twos complement) of each element of Vk is transmitted to Vi if the j designator is 0.

The VL register determines the number of operations performed by this instruction.

Instruction 156i0k transmits the twos complement of the contents of elements of register Vk to the elements of register Vi. The VL register determines the number of elements performed by this instruction.

Instruction 157ijk subtracts the contents of elements of register Vk from the contents of corresponding elements of register Vj and enters the results into elements of register Vi.

The VL register determines the number of operations performed by this instruction.

Instructions 154ijk through 157ijk execute in the Vector Integer Add functional unit.

For these instructions, a warning-level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and either i=j or i=k (for V registers only). A comment level message is issued if NOVRECUR is specified on the CPU parameter of the CAL invocation statement.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
154213		  V2	  S1+V3	
155456		V4	  V5+V6	
156712		V7	  S1-V2	
156102			-V2	
157345		V3	  V4-V5	l l

#### **INSTRUCTIONS** 160 - 167

     Result	Operand	Description	Machine     Instruction   
   Vi 	   Sj*FVk	Floating-point products of $(Sj)$ and $(Vk)$ to Vi	   160 <i>ijk</i>   
   V <i>i</i> 	Vj*FVk	Floating-point products of (Vj) and (Vk) to Vi	161 <i>ijk</i>
   Vi 	S <i>j*</i> HV <i>k</i> 	Half-precision rounded floating-point products of (Sj) and (Vk) to Vi	162 <i>ijk</i>     
   Vi 	Vj*HVk	Half-precision rounded   floating-point products of (Vj)   and (Vk) to Vi	163 <i>ijk</i>   
   Vi 	Sj*RVk	Rounded floating-point products of (Sj) and (Vk) to Vi	   164 <i>ijk</i>   
   Vi 	Vj*RVk	Rounded floating-point products of $(Vj)$ and $(Vk)$ to $Vi$	   165 <i>ijk</i>   
   Vi 	Sj*IVk	2-floating-point products of (Sj) and (Vk) to Vi	166 <i>ijk</i>
   V <i>i</i> 	Vj*IVk 	2-floating-point products of (Vj) and (Vk) to Vi	167 <i>ijk</i> 

Instruction 160ijk forms the floating-point products of the contents of Sj and elements of Vk and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The number of operations performed is determined by the contents of the VL register.

Instruction 161ijk forms the floating-point products of the contents of elements of Vj and elements of Vk and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The number of operations performed is determined by the contents of the VL register.

Instruction 162ijk forms the half-precision rounded floating-point products of the contents of the Sj register and the contents of elements of the Vk register and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The low-order 18 bits of the results are zeroed. The number of operations performed by this instruction is determined by the contents of the VL register. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 163ijk forms the half-precision rounded floating-point products of the contents of elements of the Vj register and elements of the Vk register and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The low-order 18 bits of the results are zeroed.

The VL register determines the number of operations performed by this instruction. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 164ijk forms the rounded floating-point products of the contents of the Sj register and the contents of elements of Vk and enters the results into elements of Vi. The results will not be normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 165ijk forms the rounded floating-point products of the contents of elements of Vj and elements of Vk and enters the results into elements of Vi. The results will not be normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 166ijk forms 2 minus the floating-point products of the contents of Sj and the contents of elements of Vk and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 167ijk forms 2 minus the floating-point products of contents of elements of Vj and elements of Vk and enters the results into elements of Vi. The results are not normalized if either operand is unnormalized. This instruction is used in the divide sequence. The VL register determines the number of operations performed by this instruction.

Instructions 160ijk through 167ijk execute in the Floating-point Multiply functional unit. For these instructions, a warning-level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and either i=j or i=k (for V registers only). A comment-level message is issued if NORECUR is specified on the CPU parameter of the CAL invocation statement.

Code Generated	Location Result	Operand	Comment
	1  10	20	35
160627	₩6	S2*FV7	
161123		  V2*FV3	1
	i i	Ì	Ì
162456	V4	S5*HV6	
163712	V7	  V1*HV2	
	i i	1	
164314	V3	S1*RV4	
165567	V5	  V6*RV7	
	i i		·
166123	V1	S2*IV3	1
107450			
167456	V4	<b> V5*IV6</b>	1

Result	Operand	Description	Machine   Instruction 
Vi	Sj+FVk   	Floating-point sums of (Sj) and (Vk) to Vi	   170 <i>ijk</i> 
   v <i>i</i> †	+FVk	Normalize (Vk) to Vi	   170 <i>i</i> 0k
Vi 	   Vj+FVk   	Floating-point sums of (Vj) and (Vk) to Vi	   171 <i>ijk</i> 
Vi 	Sj-FVk   	Floating-point differences of $(Sj)$ less (Vk) to Vi	   172 <i>ijk</i> 
   V <i>i</i> † 	-FVk	Transmit normalized negative of (Vk) to V <i>i</i>	   172 <i>i</i> 0k 
   V <i>i</i> 	Vj-FVk	Floating-point differences of (Vj) less (Vk) to Vi	   173 <i>ijk</i> 

\* Special CAL syntax

Instruction 170ijk forms the floating-point sums of the contents of Sj and elements of register Vk to elements of register Vi. The results are normalized even if the operands are unnormalized. The VL register determines the number of operations performed by this instruction.

The special form of the instruction (170i0k) normalizes the contents of the elements of Vk and enters the results into elements of Vi.

Instruction 171ijk forms the floating-point sums of the contents of elements of Vj and elements of Vk and enters the results into the elements of register Vi. The results are normalized even if the operands are unnormalized. The number of operations performed is determined by the contents of the VL register.

Instruction 172ijk forms the floating-point differences of the contents of Sj and elements of register Vk and enters the results into register Vi. The results are normalized even if the operands are unnormalized. The negatives (twos complements) of floating-point quantities in elements of Vk are transmitted to Vi if the j designator is 0. The special form (172i0k) accommodates this special case. The number of operations performed is determined by the contents of the VL register.

## INSTRUCTION 170 - 173 (continued)

Instruction 173ijk forms the floating-point differences of the contents of elements of register Vj less the contents of elements of registers Vk and enters the results into elements of register Vi. The results are normalized even if the operands are unnormalized. The VL register determines the number of operations performed by this instruction.

Instructions  $170\,ijk$  through  $173\,ijk$  execute in the Floating-point Add functional unit. For these instructions, a warning level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and either i=j or i=k (for V registers only). A comment level message is issued if NORECUR is specified on the CPU parameter of the CAL invocation statement.

Code Generated	Location	Result	Operand	Comment
1	1	10	20	35
1			1	1
170712		V7	S1+FV2	
  170501		<b>v</b> 5	  +FV1	  ; Normalize (V1)
		V.J		; to V5
	İİ			ĺ
171234		V2	V3+FV4	
		•••		
172516		V5	S1-FV6	
1 4 7 9 7 4 9				
173712	I 1	V7	V1-FV2	1

## INSTRUCTION 174

   	Result	Operand	Description	   Machine   Instruction
	Vi	/нуј	Floating-point reciprocal approximation of (Vj) to Vi	   174 <i>ij</i> 0 

Instruction 174ij0 forms the approximations to the reciprocals of the floating-point values in elements of Vj and enters the results into elements of Vi. The results are meaningless if the contents of elements are unnormalized or 0. This instruction is used in the divide sequence. The VL register determines the number of operations performed by this instruction.

Instruction 174ij0 executes in the Floating-point Reciprocal functional unit. For these instructions, a warning level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and i=j. A comment level message is issued if NORECUR is specified on the CPU parameter of the CAL invocation statement.

Code Generated	Location	Result	Operand	Comment
	1	10	20	35
				1
	*	Divide elem	ents of V1 by el	ements of V2;
	*	Result to V	б	1
174320	1	V3	/HV2	1
	1	1	1	1
161413	1	V4	V1*FV3	1
1	1	1	1	1
167532	1	V5	V3*IV2	1
	1			
161645		V6	V4*FV5	
1		l		1
1	*	Divide elem	ents of V1 by el	ements of V2;
l	*	Results acc	urate to 30 bits	, result to V6
174320	I	V3	/HV2	1
I	I	1	Į	1
165613	I.	V6	V1*HV3	1
1	1	ļ		1
	*	Divide S1 b	y elements of V2	; Result to V6
174320	I	V 3	/HV2	1
l	ł		1	1
Example (continued):

Code Generated	Locat	ion Result	Operand	Comment
l	11	10	20	35
  160413		  V4	S1*FV3	
  167532 		  V5	  V3*IV2 	
161645		V6	V4*FV5	

### INSTRUCTIONS 174*ij*1 - 174*ij*2

     Result 	Operand	Description	Machine Instruction
vit	PVj	Population count of (Vj) to (Vi)	174 <i>ij</i> 1
v <i>i</i> † 	QVj	Population count parity of (Vj) to (Vi)	174 <i>ij</i> 2

\* Vector Population Count; this instruction is available through the logical trait VPOP specified on the CPU parameter of the CAL invocation statement.

Instruction 174ij1 counts the number of 1 bits in the elements of register Vj and enters the result into the elements of register Vi. The VL register determines the number of elements performed by this instruction.

Instruction 174ij2 enters a 0 or 1 into the elements of Vi depending on whether the elements of Vj have an even or odd number of 1 bits. A 0 is entered into element n of Vi if there is an even number of 1 bits in element n of Vj; a 1 is entered into element n of Vi if there is an odd number of 1 bits in element n of Vj. The number of elements involved is determined by the VL register.

Instructions 174ij1 and 174ij2 execute in the Reciprocal Approximation functional unit. For these instructions, a warning level message is issued if the logical trait VRECUR is specified on the CPU parameter of the CAL invocation statement and i=j. A comment level message is issued if NORECUR is specified on the CPU parameter of the CAL invocation statement.

Code Generated	Location Result	Operand	Comment
l	1 10	20	35
174311	V3	PV1	  ; Pop count of  ; V1 to V3
  174522 	V5 	QV2 	; Pop count  ; parity of V2  ; to V5

Example:

### INSTRUCTION 175

   Result 	   Operand	Description	Machine Instruction
   VM 	   Vj,Z 	Set VM bits for zero elements of Vj	1750 <i>j</i> 0
   VM 	Vj,N	Set VM bits for nonzero elements of Vj	1750 <i>j</i> 1
   VM 	Vj,P	Set VM bits for positive elements of V <i>j</i>	1750 <i>j</i> 2
   VM 	Vj,M	Set VM bits for negative elements of V <i>j</i>	1750 <i>j</i> 3
   vi,vm† 	Vj,Z	Set VM bits and register V <i>i</i> to Vj, for zero elements of Vj	175 <i>ij</i> 4
   v <i>i</i> ,vm† 	Vj,N	Set VM bits and register Vi to Vj, for nonzero elements of Vj	175 <i>ij</i> 5
   vi,vm† 	V <i>j,</i> P	Set VM bits and register V <i>i</i> to Vj, for positive elements of Vj	175 <i>ij</i> 6
   v <i>i,</i> vm†   	Vj,M	Set VM bits and register Vi to Vj, for negative elements of Vj	175 <i>ij</i> 7   

This instruction is available through the logical trait CIGS specified on the CPU parameter of the CAL invocation statement.

Instructions 1750j0 through 1750j3 create a mask in the VM register. The 64 bits of the VM register correspond to the 64 elements of Vj. Elements of Vj are tested for the specified condition. If the condition is true for an element, the corresponding bit is set to 1 in the VM register. If the condition is not true, the bit is zeroed.

The number of elements tested is determined by the contents of the VL register; however, the entire VM register is zeroed before elements of Vj are tested. If the contents of an element is 0, it is considered positive. Element 0 corresponds to bit 0, element 1 to bit 1, and so on, from left-to-right in the register.

### INSTRUCTION 175 (continued)

Instructions 175ij4 through 175ij7 create an identical vector mask as in the above instructions, and in addition create a compressed index list in register Vi based on the results of testing the contents of the elements of register Vj.

These instructions execute in the Vector Logical functional unit.

Code Generated	Location Result	Operand	Comment
	1  10	20	35
175050	VM	V5,Z	
175061	I I I IVM	V6,N	
	i i		Ì
175072	VM	V7,P	1
[	1	l	
175013	VM	V1,M	I

Example:

#### INSTRUCTIONS 176 - 177

Result	   Operand	Description	   Machine   Instruction
Vi	,A0,A <i>k</i>	Read from memory starting at (A0) increased by (Ak) and load into Vi	176 <i>i</i> 0k
V <i>i</i> †	,A0,1	Read from consecutive memory addresses starting with (AO) and load into V <i>i</i>	176 <i>i</i> 00
v <i>i</i> ††	,A0,V <i>k</i>	Read from memory using memory   address (A0) + (Vk) and load   into Vi	176 <i>i</i> 1k
,A0,A <i>k</i>	Vj 	Store (Vj) to memory starting at (A0) increased by (Ak)	1770 <i>jk</i>
,A0,1	Vj   	Store (Vj) to memory in   consecutive addresses starting   with (A0)	1770 <i>j</i> 0
, A0, V <i>k</i> ††	   Vj   	Store (Vj) to memory using   memory address (A0) + (Vk) 	1771 <i>jk</i> 

Special CAL syntax

**††** This instruction is available through the logical trait CIGS specified on the CPU parameter of the CAL invocation statement.

Instruction 176*i*0*k* and 176*i*00 load words into elements of register V*i* directly from memory. A0 contains the starting memory address. This address is increased by the contents of register A*k* for each word transmitted. The contents of A*k* can be positive or negative allowing both forward and backward streams of references. If the *k* designator is 0 or if 1 replaces A*k* in the operand field of the instruction, the address is increased by 1.

The number of elements transferred is determined by the contents of the VL register.

For instruction 176i1k, register elements begin with 0 and are increased by 1 for each transfer. The low-order 24 bits of each element of Vkcontain a signed 24-bit integer which is added to (A0) to obtain the current memory address.

#### INSTRUCTIONS 176 - 177 (continued)

The VL register determines the number of words transferred.

Instructions 1770jk and 1770j0 store words from elements of register Vj directly into memory. A0 contains the starting memory address. This address is increased by the contents of register Ak for each word transmitted. The contents of Ak can be positive or negative allowing both forward and backward streams of references. If the k designator is 0 or if 1 replaces Ak in the result field of the instruction, the address is increased by 1.

The VL register determines the number of elements transferred.

For instruction 1771jk, register elements begin with 0 and are increased by 1 for each transfer. The low-order 24 bits of each element of Vk contains a signed 24-bit integer which is added to (A0) to obtain the current memory address.

The VL register determines the number of elements transferred.

Code Generated	Locat	ion Result	Operand	Comment
	1	10	20	35
	I	Ι	l	l
176201		V2	,A0,A1	
176500	l	  V5	  ,A0,1	
170500		1		1
177032	i	,A0,A2	<b>V</b> 3	l
	I	1	1	
177030	I	,A0,1	V3	1

Example:

### SYMBOLIC INSTRUCTION SUMMARY

This section contains symbolic instructions summary charts for the CRAY X-MP computer system. It also lists the functional units for the CRAY X-MP computer system.

## FUNCTIONAL UNITS

Instructions other than simple transmits or control operations are performed by specialized hardware known as functional units. Each unit implements an algorithm or a portion of the instruction set.

Functional Unit	Instructions
Address Integer Add	030, 031
Address Integer Multiply	032
Scalar Integer Add	060, 061
Scalar Logical	042-051
Scalar Shift	052-055
	056, 057
Scalar Pop/Parity/	026
Leading Zero	027
Vector Integer Add	154-157
Vector Logical	140-147, 175
Second Vector Logical	140-145
Vector Shift	150, 151, 153
	152
Vector Pop/Parity	174 <i>ij</i> 1, 174 <i>ij</i> 2
Floating-point Add	062, 063, 170-173
Floating-point Multiply	064-067, 160-167
Floating-point Reciprocal	070, 174 <i>ij</i> 0
Memory (Scalar)	100-130
-	100-130
Memory (Vector)	176, 177

Multiprocessor CRAY X-MP computer systems

**††** Single-processor CRAY X-MP computer systems

# CRAY X-MP SYMBOLIC MACHINE INSTRUCTIONS

					·
		Logic	al Operatio	ns	
Si	Sj&Sk	Vi	Sj&Vk	Vi	Vj&Vk
Si					5
Si	SB&Sj				
Si	#Sk&Sj				
Si	⋕SB&Sj				
Si	Sj!Sk	Vi	Sj!Vk	Vi	Vj!Vk
Si	Sj!SB		-		-
Si	SB!Sj				
	5				
Si	Sj∖Sk	Vi	Sj\Vk	Vi	Vj\Vk
Si			-		-
Si	SB\Sj				
_	5				
Si	#Sj\Sk				
Si					
Si	#SB\Sj				
	J	VM	Vj,Z	Vi,VM	Vj,Z
		VM		Vi,VM	-
		VM		Vi,VM	-
		VM	-	Vi,VM	•
Si	Sj!Si&Sk	•••	• 5 /	,	• ) /
Si	Sj!Si&SB	Vi	Sj!Vk&VM	Vi	Vj!Vk&V№
		Vi	#VM&Vk	. –	
	Floa	ating-	point Opera	tions	
EFI					
DFI					
Si	Sj+FSk	Vi	Sj+FVk	vi vj	+FVk
	+FSk		+FVk	• - • • •	
<b>U</b> 1		* 1			
	Sj-FSk	Vi	Sj-FVk	Vi Vj	-FVk
Si		Vi	-FVk	· = • • •	
Si Si	-FSk				
Si Si	-FS <b>k</b>	• 1			
Si			Sj*FVk	vi vi	*FVk
Si Si	Sj*FSk	Vi	Sj*FVk Sj*HVk		*FVk *HVk
Si Si Si	Sj*FSk Sj*HSk	Vi Vi	Sj * HVk	Vi Vj	*HVk
Si Si Si Si	Sj*FSk Sj*HSk Sj*RSk	Vi Vi Vi	Sj*HVk Sj*RVk	Vi Vj Vi Vj	*HVk *RVk
Si Si Si	Sj*FSk Sj*HSk	Vi Vi	Sj * HVk	Vi Vj Vi Vj Vi Vj	*HVk

3-99

Shift Inst	ructions	Register Entry Instrucitons
SO Si <exp< td=""><td>SO Si&gt;exp</td><td>Ahexp Si <exp< td=""></exp<></td></exp<>	SO Si>exp	Ahexp Si <exp< td=""></exp<>
Si Si <exp< td=""><td>Si Si&gt;exp</td><td>Ai -1 Si #&gt;exp</td></exp<>	Si Si>exp	Ai -1 Si #>exp
1	<b>۔</b>	Si >exp
Si Si,Sj <ak< td=""><td>Si Sj,Si&gt;Ak</td><td>Si exp Si #<exp< td=""></exp<></td></ak<>	Si Sj,Si>Ak	Si exp Si # <exp< td=""></exp<>
Si Si,Sj<1	Si Sj,Si>1	1
Si Si <ak< td=""><td>Si Si&gt;Ak</td><td>Si O Si SB</td></ak<>	Si Si>Ak	Si O Si SB
		S <i>i</i> 1 S <i>i</i> #SB
Vi Vj <ak< td=""><td>Vi Vj&gt;Ak</td><td>  Si -1  </td></ak<>	Vi Vj>Ak	Si -1
Vi Vj<1	Vi Vj>1	Si 1 Vi, Ak O
		Si 2 Vi 0
Vi Vj,Vj <ak   Vi Vj,Vj&lt;1</ak 	Vi Vj,Vj>Ak	
Vi Vj,Vj<1	Vi Vj,Vj>1	Si 0.4 SMjk 1,TS     Si 0.6 SMjk 0
		Si 0.6 SMjk 0     SMjk 1
Program Branch	es and Exits	Bit Count Instructions
J exp		Ai PSj Vi PVj
J Bjk		Ai QSj Vi QVj
		$\begin{vmatrix} Ai & ZSj \end{vmatrix}$
JAZ exp	JSZ exp	
JAN exp	JSN exp	
JAP exp	JSP exp	Monitor Operations
JAM exp	JSM exp	1
		CA,Aj Ak CCI
R exp		CL, Aj Ak ECI
		CI,Aj DCI
EX DIGG	ERR	MC, Aj ERI
PASS		XA Aj DRI
		RT Sj CLN exp
1		PCI Sj     SIPI exp
		SIPI
1		CIPI
 	Integer Arithm	etic Operations   
Ai	Aj+Ak	1
Ai	-	1
Ai	-	
Ai Ai	-	İ
Ai	Aj*Ak	1
l Si	Sj+Sk Vi	Sj+Vk Vi Vj+Vk
l Si		Sj-Vk $Vi$ $Vj-Vk$
I		

т	nter-register	Transford		Momoru	Transfers	
T	ncer-register	liansiers	1	Memory	mansiers	
Ai	Ak Si	Sk	DBM			
Ai	-Ak Si		EBM			
	Si		CMR			
Ai	Sj Si		l			
	Si		(stor		(loa	
Ai	VL Si	+FAk	, A0	Bjk,Ai	Bjk,Ai	,AO
			0,A0	Bjk,Ai	Bjk,Ai	0,A0
Ai	Bjk Si	-				
Ai	SBj Si	STj	),A0	Tjk,Ai	Tjk,Ai	,A0
. i	CT C .		0,A0	Tjk,Ai	T <i>jk,</i> Ai	0,A0
Ai Ai	CI Si CA,Aj Si		   exp,Ah	Ai	Ai	ovn ih
AI Ai	CE,Aj SI		exp,An   exp,0	AI Ai	AI Ai	exp,Ah exp,O
<b>T</b> 1	Si		exp,0	AI Ai	AI	exp,0
	Si		,Ah	AI	AI	ехр, ,Ah
	51		/54	.74	£3.7	1
Bjk	Ai Tj	k Si	exp,Ah	Si	Si	exp,Ah
SBj	Ai SI		exp,0	Si	Si	exp,0
J		<b>J</b>	exp,	Si	Si	exp,
	Vi	V k	,Ah	Si	Si	,Ah
	Vi		İ			
	Vi	,Ak Sj	,A0,A <i>k</i>	Vj	Vi	,A0,A <i>k</i>
VL	Ak VM	I Sj	,A0,1	Vj	Vi	,A0,1
VL	1 VM	٥ I	I			
			,A0,V <i>k</i>	Vj	Vi	,A0,Vk
	SM	i Si				
				· <b>-</b>		
		<u> </u>		1		Ì
	Register 	Value		Logica: 	l Operators	 
	   Ah, h=0			&	0101	
		1		AND	<u>1100</u>	ļ
	Ai, i=0	(AO)   		1	0100	1
	Aj, j=0	0		.	0101	   
	$Ak, k=0$				$\frac{1100}{1101}$	
	Si, i=0	(S0)		 		
	   S <i>j, j=</i> 0	0			0101	
	   Sk, k=0	263		XOR	$\frac{1100}{1001}$	1

HR-3005

•

### FUNCTIONAL INSTRUCTION SUMMARY

This subsection contains an instruction summary, listed by function, for the CRAY X-MP computer system. A detailed description can be found on the referenced pages.

#### REGISTER ENTRY INSTRUCTIONS

Instructions in this category provide for entering values such as constants, expression values, or masks directly into registers.

### Entries into A registers

Machine Instruction	CAL	Description	Page
01 <i>hijkm</i>	Ah exp	Transmit <i>ijkm</i> to A <i>h;</i> where the high-order bit of <i>i</i> is 1	3-31
020 <i>ijkm</i> or 021 <i>ijkm</i> or 022 <i>ijk</i>	Аі ехр	Enter <i>exp</i> into A <i>i</i>	3-32
031 <i>i</i> 00 <b>†</b>	A <i>i</i> -1	Enter -1 into A <i>i</i>	3-38

## Entries into S registers

Machine Instruction	CAL	Description	Page
040 <i>ijkm</i> or 041 <i>ijkm</i>	Si exp	Enter <i>exp</i> into Si	3-45
042100†	Si -1	Enter -1 into S <i>i</i>	3-46
042 <i>ijk</i>	Si <exp< th=""><th>Form ones mask in S<i>i</i> from right</th><th>3-46</th></exp<>	Form ones mask in S <i>i</i> from right	3-46
042 <i>ijk</i> †	Si #>exp	Form zeros mask in S <i>i</i> from left	3-46

† Special CAL syntax

3-102

Machine Instruction	CAL	Description	Page
042177†	S <i>i</i> 1	Enter 1 into S <i>i</i>	3-46
043100†	S <i>i</i> 0	Clear Si	3-46
043 <i>ijk</i>	Si >exp	Form ones mask in S <i>i</i> from left	3-46
043 <i>ijk</i> †	Si # <exp< td=""><td>Form zeros mask in S<i>i</i> from right</td><td>3-46</td></exp<>	Form zeros mask in S <i>i</i> from right	3-46
047100†	Si #SB	Enter ones complement of sign bit in S <i>i</i>	3-49
051 <i>i</i> 00†	Si SB	Enter sign bit into S <i>i</i>	3-49
071130	Si 0.6	Enter 0.75*(2**48) into S <i>i</i> as normalized floating-point constant	3-65
071 <i>i</i> 40	Si 0.4	Enter 0.5 into S <i>i</i> as normalized floating-point constant	3-65
071 <i>i</i> 50	S <i>i</i> 1.	Enter 1 into S <i>i</i> as normalized floating-point constant	3-65
071 <i>i</i> 60	Si 2.	Enter 2 into S <i>i</i> as normalized floating-point constant	3-65
071 <i>i</i> 70	S <i>i</i> 4.	Enter 4 into S <i>i</i> as normalized floating-point constant	3-65

# Entries into V registers

Machine Instruction	CAL	Description	Page
077 <i>i</i> 0 <i>k</i> †	Vi,Ak O	Clear element (Ak) of register V <i>i</i>	3-70
145 <i>iii</i> †	Vi O	Clear V <i>i</i>	3-74

+ Special CAL syntax

## Entries into Semaphore registers

Machine Instruction	CAL	Description	Page
0034 <i>jk</i>	SMjk 1,TS	Test and set semaphore <i>jk,</i> 0 <u>&lt;<i>jk</i>&lt;</u> 31 (decimal)	3-23
0036 <i>jk</i>	SMjk O	Clear semaphore <i>jk,</i> 0 <u>&lt;<i>jk</i>&lt;</u> 31 (decimal)	3-23
0037 <i>jk</i>	SMjk 1	Set semaphore <i>jk,</i> 0 <u><jk<< u="">31 (decimal)</jk<<></u>	3-23

#### INTER-REGISTER TRANSFER INSTRUCTIONS

Instructions in this category provide for transferring the contents of one register to another register. In some cases, the register contents can be complemented, converted to floating-point format, or sign extended as a function of the transfer.

## Transfers to A registers

Machine Instruction	CAL	Description	Page
023 <i>ij</i> 0	Ai Sj	Transmit (Sj) to Ai	3-34
023 <i>i</i> 01	A <i>i</i> VL	Transmit (VL) to A <i>i</i>	3-34
024 <i>ijk</i>	Ai Bjk	Transmit (Bjk) to Ai	3-35
026 <i>ij</i> 7	Ai SBj	Transfer (SBj) to Ai	3-36
030 <i>i0k</i> †	Ai Ak	Transmit (Ak) to A <i>i</i>	3-38
031 <i>i0k</i> †	Ai -Ak	Transmit negative of (Ak) to Ai	3-38
033100	Ai CI	Channel number of highest priority interrupt request to A <i>i</i>	3-41
033 <i>ij</i> 0	Аі СА,Ај	Address of channel (Aj) to Ai (j≠0)	3-41
033 <i>ij</i> 1	Ai CE,Aj	Error flag of channel (Aj) to Ai	3-41

† Special CAL syntax

# Transfers to S registers

Machine Instruction	CAL	Description	Page
025 <i>ijk</i>	Bjk Ai	Transmit (A <i>i</i> ) to B <i>jk</i>	3-35
027 <i>ij</i> 7	SBj Ai	Transfer (A <i>i</i> ) to SB <i>j</i>	3-37
047 <i>i</i> 0 <i>k</i> †	Si #Sk	Transmit ones complement of (Sk) to S <i>i</i>	3-49
051 <i>i0k</i> †	Si Sk	Transmit (Sk) to Si	3-49
061 <i>i0k</i> †	Si -Sk	Transmit negative of (Sk) to S $i$	3-58
071 <i>i</i> 0 <i>k</i>	Si Ak	Transmit (A <i>k</i> ) to S <i>i</i> without sign extension	3-65
071 <i>i</i> 1k	Si +Ak	Transmit (A <i>k</i> ) to S <i>i</i> with sign extension	3-65
071 <i>i2k</i>	Si +FAk	Transmit (Ak) to Si as an unnormalized floating-point value	3-65
072100	S <i>i</i> RT	Transmit (RTC) to Si	3-67
072i02	S <i>i</i> SM	Read semaphore to Si	3-67
072 <i>ij</i> 3	Si STj	Read (STj) register to Si	3-67
073i00	Si VM	Transmit (VM) to Si	3-67
073 <i>i</i> 01	S <i>i</i> SRO	Transmit (SRO) to Si	3-67
073 <i>ij</i> 3	STj Si	Transfer (Si) to STj	3-67
074 <i>ijk</i>	Si Tjk	Transmit (T $jk$ ) to S $i$	3-67
075 <i>ijk</i>	Tjk Si	Transmit (S <i>i</i> ) to T <i>jk</i>	3-67
076 <i>ijk</i>	Si Vj,Ak	Transmit (Vj, element (Ak)) to S <i>i</i>	3-70

f Special CAL syntax

# Transfers to V registers

Machine Instruction	CAL	Description	Page
077 <i>ijk</i>	Vi,Ak Sj	Transmit (Sj) to V $i$ element (A $k$ )	3-70
142 <i>i</i> 0 <i>k</i> †	Vi Vk	Transmit (Vk) to Vi	3-74
156 <i>i0k</i> †	Vi -Vk	Transmit twos complement of (Vk) to Vi	3-84

# Transfer to Vector Mask register

Machine Instruction	CAL	Description	Page
0030 <i>j</i> 0	VM Sj	Transmit (Sj) to VM	3-23
003000‡	VM 0	Clear VM	3-23

# Transfer to Vector Length register

Machine Instruction	CAL	Description	Page
00200 <i>k</i>	VL Ak	Transmit (Ak) to VL	3-19
002000†	VL 1	Enter 1 into VL	3-19

# Transfer to Semaphore register

Machine Instruction	CAL	Description	Page
073102	SM Si	Load semaphores from Si	3-67

#### MEMORY TRANSFERS

This category contains instructions that transfer data between registers and memory, enable and disable concurrent block memory transfers, and assure completion of memory references.

## Bidirectional memory transfers

Machine			
Instruction	CAL	Description	Page
002500	DBM	Disable bidirectional memory transfers	3-21
002600	EBM	Enable bidirectional memory transfers	3-21
Memory references			
Machine			
Instruction	CAL	Description	Page
002700	CMR	Complete memory references	3-21
Stores			
Machine			
Instruction	CAL	Description	Page
035 <i>ijk</i>	,AO Bjk,Ai	Store (A <i>i</i> ) words starting at B <i>jk</i> to memory starting at (A0)	3-42
035 <i>ijk</i> †	0,A0 Bjk,Ai	Store (A <i>i</i> ) words starting at B <i>jk</i> to memory starting at (A0)	3-42
037 <i>ijk</i>	,A0 T <i>jk</i> ,A <i>i</i>	Store (A <i>i</i> ) words starting at T <i>jk</i> to memory starting at (AO)	3-42
037 <i>ijk</i> †	0,A0 Tjk,Ai	Store (A <i>i</i> ) words starting at T <i>jk</i> to memory starting at (AO)	3-42

f Special CAL syntax

Machine Instruction	CAL	Description	Page
11hijkm	exp,Ah Ai	Store (Ai) to (Ah) + exp	3-71
11 <i>hi</i> 000 <b>†</b>	,Ah Ai	Store (Ai) to (Ah)	3-71
110 <i>ijkm</i> †	exp,0 Ai	Store (Ai) to <i>exp</i>	3-71
110 <i>ijkm</i> †	exp, Ai	Store (Ai) to exp	3-71
13hijkm	exp,Ah Si	Store (Si) to (Ah) + exp	3-71
130 <i>ijkm</i> †	exp,0 Si	Store (Si) to exp	3-71
130 <i>ijkm</i> †	exp, Si	Store (Si) to exp	3-71
13 <i>hi</i> 000 <b>†</b>	,Ah Si	Store (Si) to (Ah)	3-71
1770 <i>jk</i>	,AO,Ak Vj	Store (Vj) to memory starting at (A0) increased by (Ak)	3-96
1770 <i>j</i> 0	,A0,1 Vj	Store (Vj) to memory in consecutive addresses starting with (A0)	3-96
1771 <i>jk</i>	,AO,Vk Vj	Store (Vj) to memory using memory address (A0) + (Vk)	3-96

Loads

Machine Instruction	CAL	Description	Page
034 <i>ijk</i>	Bjk,Ai ,AO	Read (A <i>i</i> ) words starting at B <i>jk</i> from memory starting at (AO)	3-42
034 <i>ijk</i> †	B <i>jk,</i> A <i>i</i> 0,A0	Read (A <i>i</i> ) words starting at B <i>jk</i> from memory starting at (AO)	3-42
036 <i>ijk</i>	Tjk,Ai ,AO	Read (A <i>i</i> ) words starting at T <i>jk</i> from memory starting at (A0)	3-42
036 <i>ijk</i> †	Т <i>јк,</i> Аі 0,АО	Read (A <i>i</i> ) words starting at T <i>jk</i> from memory starting at (AO)	3-42

Machine Instruction	CAL	Description	Page
10 <i>hijk</i> m	Ai exp,Ah	Read from ((Ah) + exp) to Ai	3-71
10 <i>hi</i> 000†	Ai ,Ah	Read from (Ah) to Ai	3-71
100 <i>ijkm</i> †	Ai exp,0	Read from ( <i>exp</i> ) to A <i>i</i>	3-71
100 <i>ijkm</i> †	Ai exp,	Read from ( <i>exp</i> ) to A <i>i</i>	3-71
12hijkm	Si exp,∆h	Read from ((Ai) + exp) to Si	3-71
120 <i>ijkm</i> †	Si exp,0	Read from ( <i>exp</i> ) to Si	3-71
120 <i>ijkm</i> †	Si exp	Read from ( <i>exp</i> ) to Si	3-71
12 <i>hi</i> 000 <b>†</b>	Si ,Ah	Read from (Ah) to Si	3-71
176 <i>i</i> 0 <i>k</i>	Vi ,AO,Ak	Read from memory starting at (AO) increased by (Ak) and load into V <i>i</i>	3-96
176 <i>i</i> 00†	V <i>i</i> ,A0,1	Read from consecutive memory addresses starting with (AO) and load into V <i>i</i>	3-96
176 <i>i</i> 1k	Vi ,AO,Vk	Read from memory using memory address (AO) + (Vk) and load into V <i>i</i>	3-96

#### INTEGER ARITHMETIC OPERATIONS

Integer arithmetic operations obtain operands from registers and return results to registers. No direct memory references are allowed.

The assembler recognizes several special syntax forms for increasing or decreasing register contents, such as the operands Ai+1 and Ai-1; however, these references actually result in register references such that the 1 becomes a reference to Ak with k=0.

All integer arithmetic, whether 24-bit or 64-bit, is twos complement and is so represented in the registers. The Address Add functional unit and

† Special CAL syntax

Address Multiply functional unit perform 24-bit arithmetic. The Scalar Add functional unit and the Vector Add functional unit perform 64-bit arithmetic.

No overflow is detected by Integer functional units.

Multiplication of two fractional operands can be accomplished using the floating-point multiply instruction. The Floating-point Multiply functional unit recognizes conditions in which both operands have zero exponents as a special case and returns the high-order 48 bits of the result as an unnormalized fraction. Division of integers requires that they first be converted to floating-point format and then divided using the floating-point units.

Machine Instruction	CAL	Description	Page
030 <i>ijk</i>	Aİ Aj+Ak	Integer sum of (Aj) and (Ak) to Ai	3-38
030 <i>ij</i> 0†	Ai Aj+1	Integer sum of (Aj) and 1 to A <i>i</i>	3-38
031 <i>ijk</i>	Ai Aj-Ak	Integer difference of (Aj) less (Ak) to Ai	3-38
031 <i>ij</i> 0†	Ai Aj-1	Integer difference of (Aj) less 1 to A <i>i</i>	3-38
032 <i>ijk</i>	Ai Aj*Ak	Integer product of (Aj) and (Ak) to Ai	3-40

24-bit integer arithmetic

#### 64-bit integer arithmetic

Machine Instruction	CAL	Description	Page
060 <i>ijk</i>	Si Sj+Sk	Integer sum of (Sj) and (Sk) to Si	3-58
061 <i>ijk</i>	Si Sj-Sk	Integer difference of (Sj) less (Sk) to Si	3-58

+ Special CAL syntax

Machine Instruction	CAL	Description	Page
154 <i>ijk</i>	Vi Sj+V <b>k</b>	Integer sums of (Sj) and (Vk) to Vi	3-84
155 <i>ijk</i>	Vi Vj+Vk	Integer sums of (Vj) and (Vk) to Vi	3-84
156 <i>ijk</i>	Vi Sj-Vk	Integer differences of (Sj) and (Vk) to Vi	3-84
157 <i>ijk</i>	Vi Vj-Vk	Integer differences of (Vj) less (Vk) to Vi	3-84

#### FLOATING-POINT ARITHMETIC

All floating-point arithmetic operations use registers as the source of operands and return results to registers.

Floating-point numbers are represented in a standard format throughout the CPU. This format is a packed representation of a binary coefficient and an exponent or power of 2. The coefficient is a 48-bit signed fraction. The sign of the coefficient is separated from the rest of the coefficient. Since the coefficient is signed magnitude, it is not complemented for negative values.

### Floating-point range errors

Machine Instruction	CAL	Description	Page
002100	EFI	Enable floating-point interrupt	3-21
002200	DFI	Disable floating-point interrupt	3-21

### Floating-point addition and subtraction

Machine Instruction	CAL	Description	Page
062 <i>ijk</i>	Si Sj+FSk	Floating-point sum of (Sj) and (Sk) to Si	3-59

Machine Instruction	CAL	Description	Page
06210 <i>k</i> †	Si +FSk	Normalize (Sk) to Si	3-59
063 <i>ijk</i>	Si Sj-FSk	Floating-point difference of (Sj) less (Sk) to Si	3-59
063 <i>i0k</i> †	Si -FSk	Transmit the negative of (Sk) as a normalized floating-point value	3-59
170 <i>ijk</i>	Vi Sj+FVk	Floating-point sums of (Sj) and (Vk) to Vi	3-89
170 <i>i</i> 0 <i>k</i> †	Vi +FVk	Normalize (Vk) to Vi	3-89
171 <i>ijk</i>	Vi Vj+FVk	Floating-point sums of (Vj) and (Vk) to Vi	3-89
172 <i>ijk</i>	Vi Sj-FVk	Floating-point differences of (Sj) less (Vk) to Vi	3-89
172 <i>i</i> 0 <i>k</i> †	Vi -FVk	Transmit normalized negative of (Vk) to Vi	3-89
173 <i>ijk</i>	Vi Vj-FVk	Floating-point differences of (Vj) less (Vk) to Vi	3-89

# Floating-point multiplication

Machine Instruction	CAL	Description	Page
064 <i>ijk</i>	Si Sj*FSk	Floating-point product of (Sj) and (Sk) to S <i>i</i>	3-61
065 <i>ijk</i>	Si Sj*HSk	Half-precision rounded floating- point product of (Sj) and (Sk) to Si	3-61
066 <i>ijk</i>	Si Sj*RSk	Rounded floating-point product of (Sj) and (Sk) to Si	3-61

Machine Instruction	CAL	Description	Page
160 <i>ijk</i>	Vi Sj*FVk	Floating-point products of (Sj) and (Vk) to Vi	3-86
161 <i>ijk</i>	Vi Vj*FVk	Floating-point products of $(Vj)$ and $(Vk)$ to Vi	3-86
162 <i>ijk</i>	Vi Sj*HVk	Half-precision rounded floating- point products of $(Sj)$ and $(Vk)$ to Vi	3-86
163 <i>ijk</i>	Vi Vj*HVk	Half-precision rounded floating- point products of $(Vj)$ and $(Vk)$ to Vi	3-86
164 <i>ijk</i>	Vi Sj*RVk	Rounded floating-point products of $(Sj)$ and $(Vk)$ to $Vi$	3-86
165 <i>ijk</i>	Vi Vj*RVk	Rounded floating-point products of $(Vj)$ and $(Vk)$ to $Vi$	3-86

Reciprocal iteration

Machine Instruction	CAL	Description	Page
067 <i>ijk</i>	Si Sj*ISk	2-floating-point product of (Sj) and (Sk) to Si	3-61
166 <i>ijk</i>	Vi Sj*IVk	2-floating-point products of $(Sj)$ and $(Vk)$ to $Vi$	3-86
167 <i>ijk</i>	Vi Vj*IVk	2-floating-point products of $(\forall j)$ and $(\forall k)$ to $\forall i$	3-86

# Reciprocal approximation

Machine Instruction	CAL	Description	Page
070 <i>ij</i> 0	Si /HSj	Floating-point reciprocal approximation of (Sj) to Si	3-63
174 <i>ij</i> 0	Vi /HVj	Floating-point reciprocal approximation of (Vj) to Vi	3-91

#### LOGICAL OPERATIONS

The Scalar and Vector Logical functional units perform bit-by-bit manipulation of 64-bit quantities. Operations provide for logical products, logical differences, logical sums, logical equivalence, and merges.

A logical product (& operator) is the AND function.

A logical difference (\ operator) is the EXCLUSIVE OR function.

A logical sum (! operator) is the INCLUSIVE OR function.

A logical merge combines two operands depending on a ones mask in a third operand. The result is defined by (operand 2 & mask)!(operand 1 & #mask).

### Logical products

Machine Instruction	CAL	Description	Page
044 <i>ijk</i>	Si Sj&Sk	Logical product of (Sj) and (Sk) to Si	3-48
044 <i>ij</i> 0†	Si Sj&SB	Sign bit of (Sj) to Si	3-48
044 <i>ij</i> 0†	Si SB&Sj	Sign bit of (Sj) to Si; $j \neq 0$	3-48
045 <i>ijk</i>	Si #Sk&Sj	Logical product of (Sj) and #(Sk) to Si	3-48
045 <i>ij</i> 0†	Si #SB&Sj	(Sj) with sign bit cleared to Si	3-48
140 <i>ijk</i>	Vi Sj&Vk	Logical products of (Sj) and (Vk) to Vi	3-74
141 <i>ijk</i>	Vi Vj&Vk	Logical products of (Vj) and (Vk) to Vi	3-74

† Special CAL syntax

3-114

Logical sums

Machine Instruction	CAL	Description	Page
051 <i>ijk</i>	Si Sj!Sk	Logical sum of (Sj) and (Sk) to S <i>i</i>	3-49
051 <i>ij</i> 0†	Si Sj!SB	Logical sum of (Sj) and sign bit to S <i>i</i>	3-49
051 <i>ij</i> 0†	Si SB!Sj	Logical sum of sign bit and (Sj) to S <i>i; j≠</i> 0	3-49
142 <i>ijk</i>	Vi Sj!Vk	Logical sums of (Sj) and (Vk) to V <i>i</i>	3-74
143 <i>ijk</i>	Vi Vj!Vk	Logical sums of (Vj) and (Vk) to V <i>i</i>	3-74

# Logical differences

Machine Instruction	CAL	Description	Page
046 <i>ijk</i>	Si Sj∖Sk	Logical differences of (Sj) and (Sk) to S <i>i</i>	3-48
046 <i>ij</i> 0†	Si Sj∖SB	Enter (Sj) into Si with sign bit toggled	3-48
046 <i>ij</i> 0†	Si SB\Sj	Enter (Sj) into S <i>i</i> with sign bit toggled; j≠0	3-48
144 <i>ijk</i>	Vi Sj\Vk	Logical differences of (Sj) and (Vk) to V <i>i</i>	3-74
145 <i>ijk</i>	Vi Vj\Vk	Logical differences of (Vj) and (Vk) to V <i>i</i>	3-74

+ Special CAL syntax

3-115

# Logical equivalence

Machine Instruction	CAL	Description	Page
047 <i>ijk</i>	Si ⋕Sj∖Sk	Logical equivalence of (Sj) and (Sk) to Si	3-48
047 <i>ij</i> 0†	Si ⋕Sj∖SB	Logical equivalence of (Sj) and sign bit to S <i>i</i>	3-48
047 <i>ij</i> 0†	Si ⋕SB∖Sj	Logical equivalence of sign bit and (Sj) to Si; j≠0	3-48

Vector mask

Machine Instruction	CAL	Description	Page
1750 <i>j</i> 0	VM Vj,Z	Set VM bits for zero elements of V <i>j</i>	3-94
1750 <i>j</i> 1	VM Vj,N	Set VM bits for nonzero elements of V <i>j</i>	3-94
1750 <i>j</i> 2	VM Vj,P	Set VM bits for positive elements of V <i>j</i>	3-94
1750 <i>j</i> 3	VM Vj,M	Set VM bits for negative elements of Vj	3-94
175 <i>ij</i> 4	Vi,VM Vj,Z	Set VM bits and register Vi to Vj, for zero elements of Vj	3-94
175 <i>ij</i> 5	Vi,VM Vj,N	Set VM bits and register Vi to Vj, for nonzero elements of Vj	3-94
175 <i>ij</i> 6	Vi,VM Vj,P	Set VM bits and register Vi to Vj, for positive elements of Vj	3-94
175 <i>ij</i> 7	Vi,VM Vj,M	Set VM bits and register Vi to Vj, for negative elements of Vj	3-94

# 

Merge

Machine Instruction	CAL	Description	Page
050 <i>ijk</i>	Si Sj!Si&Sk	Scalar merge of (Si) and (Sj) to Si	3-49
050 <i>ij</i> 0†	Si Sj!Si&SB	Scalar merge of (Si) and sign bit of (Sj) to Si	3-49
146 <i>ijk</i>	Vi Sj!Vk&VM	Vector merge of (Sj) and (Vk) to Vi	3-74
146 <i>i</i> 0 <i>k</i> †	Vi #VM&Vk	Vector merge of (Vk) and zero to V <i>i</i>	3-74
147 <i>ijk</i>	Vi Vj!Vk&VM	Vector merge of (Vj) and (Vk) to Vi	3-74

### SHIFT INSTRUCTIONS

The Scalar Shift functional unit and Vector Shift functional unit shift 64-bit quantities or 128-bit quantities. A 128-bit quantity is formed by concatenating two 64-bit quantities. The number of bits a value is shifted left or right is determined by the value of an expression for some instructions and by the contents of an A register for other instructions. If the count is specified by an expression, the value of the expression must not exceed 64.

Machine Instruction	CAL	Description	Page
052 <i>ijk</i>	SO Si <exp< td=""><td>Shift (S<i>i</i>) left <i>exp</i> places to SO</td><td>3-54</td></exp<>	Shift (S <i>i</i> ) left <i>exp</i> places to SO	3-54
053 <i>ijk</i>	SO Si>exp	Shift (S <i>i</i> ) right <i>exp</i> places to SO	3-54
054 <i>ijk</i>	Si Si <exp< td=""><td>Shift (S<i>i</i>) left exp places to S<i>i</i></td><td>3-54</td></exp<>	Shift (S <i>i</i> ) left exp places to S <i>i</i>	3-54
055 <i>ijk</i>	Si Si>exp	Shift (S <i>i</i> ) right <i>exp</i> places to S <i>i</i>	3-54
056 <i>ijk</i>	Si Si,Sj <ak< td=""><td>Left shift by (Ak) of (Si) and (Sj) to Si</td><td>3-56</td></ak<>	Left shift by (Ak) of (Si) and (Sj) to Si	3-56

\* Special CAL syntax

3-117

Machine Instruction	CAL	Description	Page
056 <i>ij</i> 0†	Si Si,Sj<1	Left shift by 1 of (Si) and (Sj) to Si	3-56
056 <i>i</i> 0 <i>k</i> †	Si Si <ak< th=""><th>Left shift by (Ak) of (Si) to Si</th><th>3-56</th></ak<>	Left shift by (Ak) of (Si) to Si	3-56
057 <i>ijk</i>	Si Sj,Si>Ak	Right shift by (Ak) of (Sj) and (Si) to Si	3-56
057 <i>ij</i> 0†	Si Sj,Si>1	Right shift by 1 of $(Sj)$ and $(Si)$ to Si	3-56
057 <i>i0k</i> †	Si Si>Ak	Right shift by (Ak) of (Si) to Si	3-56
150 <i>ijk</i>	Vi Vj <ak< th=""><th>Shift (Vj) left (Ak) places to Vi</th><th>3-79</th></ak<>	Shift (Vj) left (Ak) places to Vi	3-79
150 <i>ij</i> 0†	Vi Vj<1	Shift (Vj) left one place to Vi	3-79
151 <i>ijk</i>	Vi Vj>Ak	Shift (Vj) right (Ak) places to V <i>i</i>	3-79
151 <i>ij</i> 0†	Vi Vj>1	Shift (Vj) right one place to Vi	3-79
152 <i>ijk</i>	Vi Vj,Vj <ak< th=""><th>Double shift (Vj) left (Ak) places to V<i>i</i></th><th>3-81</th></ak<>	Double shift (Vj) left (Ak) places to V <i>i</i>	3-81
152 <i>ij</i> 0†	Vi Vj,Vj<1	Double shift (Vj) left one place to V <i>i</i>	3-81
153 <i>ijk</i>	Vi Vj,Vj>Ak	Double shift (Vj) right (A <b>k</b> ) places to V <i>i</i>	3-81
153 <i>ij</i> 0†	Vi Vj,Vj>1	Double shift (Vj) right one place to V <i>i</i>	3-81

BIT COUNT INSTRUCTIONS

This category of instructions provides for counting the number of bits in an S or V register or counting the number of leading 0 bits in an S or V register.

Scalar	population	count

Machine Instruction	CAL	Description	Page
026 <i>ij</i> 0	Ai PSj	Population count of (Sj) to Ai	3-36
Vector population	count		
Machine			
Instruction	CAL	Description	Page
174 <i>ij</i> 1	Vi PVj	Population count of $(Vj)$ to $(Vi)$	3-93
Scalar population	count parity		
Instruction	CAL	Description	Page
<u>Inberticeron</u>			<u>r age</u>
026 <i>ij</i> 1	Ai QSj	Population count parity of (Sj) to A <i>i</i>	3-36
174 <i>ij</i> 2	Vi QVj	Population count parity of $(Vj)$ to $(Vi)$	3-93

Scalar leading zero count

Machine Instruction	CAL	Description	Page
027 <i>ij</i> 0	Ai ZSj	Leading zero count of (Sj) to Ai	3-37

### BRANCH INSTRUCTIONS

Instructions in this category include conditional and unconditional branch instructions. An expression or the contents of a B register specify the branch address. An address is always taken to be a parcel address when the instruction is executed. If an expression has a word-address attribute, the assembler issues an error message.

.

# Unconditional branch instructions

Machine Instruction	CAL	Description	Page
0050 <i>jk</i>	J B <i>jk</i>	Jump to (Bjk)	3-26
006 <i>ijkm</i>	J exp	Jump to <i>exp</i>	3-27

# Conditional branch instructions

Machine Instruction	CAL	Description	Page
010 <i>ijkm</i>	JAZ exp	Branch to exp if (A0)=0	3-29
011 <i>ijkm</i>	JAN exp	Branch to $exp$ if (A0) $\neq 0$	3-29
012 <i>ijkm</i>	JAP exp	Branch to exp if (A0) positive	3-29
013 <i>ijkm</i>	JAM exp	Branch to <i>exp</i> if (A0) negative	3-29
0 <b>14</b> <i>ijkm</i>	JSZ exp	Branch to exp if (SO)=0	3-30
015 <i>ijkm</i>	JSN exp	Branch to <i>exp</i> if (S0)≠0	3-30
016 <i>ijkm</i>	JSP exp	Branch to exp if (SO) positive	3-30
017 <i>ijkm</i>	JSM exp	Branch to <i>exp</i> if (SO) negative	3-30

<u>Return jump</u>

Machine <u>Instruction</u>	CAL	Description	Page
001000‡	PASS	Pass	3-11
007 <i>ijkm</i>	R exp	Return jump to <i>exp;</i> set BOO to (P) + 2	3-28

## Normal exit

Machine Instruction	CAL	Description	Page
004000	EX	Normal exit	3-25
Error exit			
Machine			
Instruction	CAL	Description	Page
000000	ERR	Error exit	3-10

# MONITOR MODE INSTRUCTIONS

Instructions described in this category are executed only when the CPU is in monitor mode. An attempt to execute one of these instructions when not in monitor mode is treated as a pass instruction.

The instructions perform specialized functions useful to the operating system.

Channel control

Machine Instruction	CAL	Description	Page
0010 <i>jk</i> †	CA,Aj Ak	Set the Current Address (CA) register, for the channel indicated by $(Aj)$ , to $(Ak)$ and activate the channel	3-11
0011 <i>jk</i> †	CL,Aj Ak	Set the channel (Aj) limit address to (Ak)	3-12

+ Privileged to monitor mode

Machine <u>Instruction</u>	CAL	Description	Page
0012j0†	CI,Aj	Clear Channel (Aj) Interrupt flag	3-13
0012 <i>j</i> 1	МС,А <i>ј</i>	Clear Channel (Aj) Interrupt flag and Error flag; set device master-clear (output channel); clear device ready-held (input channel)	3-13
0013 <i>j</i> 0†	ХА Ај	Enter XA register with (Aj)	3-14
<u>Set real-time cloc</u>	<u>ck</u>		
Machine			
Instruction	CAL	Description	Page
0014 <i>j</i> 0	RT Sj	Enter RTC with $(Sj)$	3-15
Programmable cloc	k interrupt inst	tructions	
Machine			
Instruction	CAL	Description	Page
0014 <i>j</i> 4	PCI Sj	Set program interrupt interval	3-15
001405	CCI	Clear clock interrupt	3-15
001406	ECI	Enable clock interrupts	3-15
001407	DCI	Disable clock interrupts	3-15
Interprocessor in	terrupt instruct	tions <sup>†</sup>	

Machine Instruction	CAL	Description	Page
0014 <i>j</i> 1 <b>††</b>	SIPI exp	Set interprocessor interrupt request of CPU exp; 0 <u>&lt;</u> exp <u>&lt;</u> 3	3-15

.

+ Privileged to monitor mode

**††** CRAY X-MP computer systems with multiprocessors

Machine			_
Instruction	CAL	Description	Page
001401† †††	SIPI	Set interprocessor interrupt request	3-15
001402†††	CIPI	Clear interprocessor interrupt	3-15
<u>Cluster number in</u>	structions		
Machine			
Instruction	CAL	Description	Page
0014 <i>j</i> 3 <b>†††</b>	CLN exp	Cluster number = <i>exp</i> where 0 <u>&lt;</u> exp <u>&lt;</u> 5	3-15
Operand range erre	or interrupt ins	structions	
Machine			
Instruction	CAL	Description	Page
002300	ERI	Enable interrupt on address range error	3-21
002400	DRI	Disable interrupt on address range error	3-21
Performance count	<u>ers</u> ††		
Machine			
Instruction	CAL	Description	Page
0015 <i>j</i> 0		Select performance monitor	3-18
001501		Set maintenance read mode	3-18
001511		Load diagnostic checkbyte with	3-18

Special CAL syntax
Instructions not supported by CAL at this time
CRAY X-MP computer systems with multiprocessors

S1

Machine Instruction	CAL	Description	Page
001521*		Set maintenance write mode 1	3-18
001531*		Set maintenance write mode 2	3-18
073 <i>i</i> 11 <b>††</b>		Read performance counter into Si	3-67
073121**		Increment performance counter	3-67
073 <i>i</i> 31 <b>††</b>		Clear all maintenance modes	3-67

Instructions not supported by CAL at this time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time
the time

The CRAY X-MP mainframe, I/O Subsystem (IOS), and associated equipment units are available with a number of options in a variety of system configurations. The options, such as the number of central processing units (CPUs), I/O Processors (IOPs), and channel connections, and a variety of memory sizes, banking arrangements, and peripheral devices, are used to produce several unique models. Table 4-1 shows an overview of all CRAY X-MP models currently available. A specification sheet is provided for each model later in this section; each specification sheet contains specific information for each of the CRAY X-MP models.

,

	Number of Number of S											IOS Information (all totals are maximum configuration)					
			Number of Banks	Clock Speed	1	6 Mbyte/s	Channel Pa 100 Mbyte/s	airs (Maximu 1000 Mbyte/s	um) HSX — 100 Mbyte/s	Number of IOPs (2 is minimum number)	Buffer Memory Size (Mword)	Disk Storage Units	Magnetic Tape Channels	Front-end Interfaces (or NSC A130 Adapters)	SSD (32, 64, 128 256, or 512 Mword)		
X-MP/14se	١	6	4	16	xx.x ns	2	2	NA	Optional	2	2 (4, 8 optional)	8	4	3	Not Available		
X-MP/14	1	8	4	16	8.5 ns	4	2	1	Optional	4	4 (8 optional)	32	8	7	Optional		
X-MP/18	1	8	8	32	8.5 ns	4	2	1	Optional	4	4 (8 optional)	23	8	7	Optional		
X-MP/116	1	8	16	32	8.5 ns	4	2	1	Optional	4	4 (8 optional)	32	8	7	Optional		
X-MP/22	- <b>2</b>	8	2	16	8.5 ns	4	2	1	Optional	4	4 (8 optional)	32	8	7	Optional		
X-MP/24	2	8	4	16	8.5 ns	4	2	1	Optional	4	4 (8 optional)	32	8	7	Optional		
X-MP/28	2	8	8	32	8.5 ns	4	2	1	Optional	4	4 (8 optional)	32	8	7	Optional		
X-MP/216	2	8	16	32	8.5 ns	4	2	1	Optional	4	4 (8 optional)	32	8	7	Optional		
X-MP/44	4	12	4	32	8.5 ns	4	4	2	Optional	4	4 (8 optional)	32	8	7	Optional		
X-MP/48	4	12	8	32	8.5 ns	4	4	2	Optional	4	8	32	8	7	Optional		
X-MP/416	4	12	16	64	8.5 ns	4	4	2	Optional	4	8	32	8	7	Optional		

# Table 4-1. CRAY X-MP Computer Systems Overview


Figure 4-1. CRAY X-MP/14se Computer System

CPU Features				Functional Units Available (Register Usage)	
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor Space Weight	1 xx.x ns 4 Mword 16 4 (A, B C, I/O) Two 100 Mbyte/s to IOS Two 6 Mbyte/s to IOS 6 135° 19.4 sq ft (1.8 m <sup>2</sup> ) 2.95 tons (2676.2 kg)		Address functional units: Addition (A) Multiplication (A) Scalar functional units: Addition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) Vector functional units: Addition (S and V) Shift (V) Full vector logical (S and V) 2nd vector logical (S and V) Population, parity (V) Floating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)		
Register Type Avai	lable:	Quanti	су	Size	
Address (A)8Intermediate (B)64Scalar (S)8Scalar-save (T)64Vector (V)8		24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)			
	Unique Features				
<ul> <li>IOS resides in mainframe cabinet.</li> <li>Unattended operation is possible; esystem down in emergency power-off</li> <li>Installation process is simpler that</li> <li>Motor alternator and condenser unit</li> <li>Pre-installation requirements are in the second secon</li></ul>				ations. th standard CRAY X-MP model. computer room.	

### Table 4-2. CRAY X-MP/14se Features (continued)

#### Special Instruction Information

The following instructions are not available: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3

Support Equipment	Number of Units Needed
Power distribution unit	1
Quietized motor alternator (75 KVA) Quietized condensing unit	1
Environmental monitor (for unattended emergency power-off situations)	1



Optional equipment

6-Mbyte/s channel

100-Mbyte/s channel

- t One DCU-5 is required, but priced separately.
- t A second 100-Mbyte/s channel is needed if the optional BMC-5 or HSX-1 is used.
- ttt An FEI-1 box is not included.

Software support for the second 6-Mbyte/s channel is not currently available.



1774



Copyright<sup>©</sup> 1987 by CRAY RESEARCH, INC.



Figure 4-3. CRAY X-MP/14 Computer System

CPU Features				Functional Units Available (Register Usage)	
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	1 8.5 ns 4 Mword 16 4 (A, B, C, I/O) One 1000 to SSD Up to tw Mbyte/s IOS Up to fo 6 Mbyte 8 180° 25.75 sq (2.39 m 3.76 ton (3411.1	Mbyte/s o 100 to ur /s ft 2) s	Sca Add Vec	ress functional units: Addition (A) Multiplication (A) lar functional units: ition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) tor functional units: Addition (S and V) Shift (V) Full vector logical (S and V) Population, parity (V) ating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)	
Register Type Avai	lable:	Quanti	ty	Size	
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)		8       24 bits         64       24 bits         8       64 bits         64       64 bits         8       64 elements         8       64 elements         (64 bits per element)		24 bits 64 bits 64 bits 64 elements	
	Unique Features				
• Can be field-upgraded to a dual-processor system					

### Table 4-3. CRAY X-MP/14 Features (continued)

#### Special Instruction Information

The following instructions are not available: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3

Support Equipment	Number of Units Needed
Mainframe power distribution unit	1
IOS power distribution unit	1
Refrigeration condensing unit	1
Motor-generator sets	2
SSD power distribution unit (optional)	1
Maintenance micro computer unit	1



1772-01

Figure 4-4. CRAY X-MP/14 Configuration (Maximum)





Figure 4-5. CRAY X-MP/18 Computer System

CPU Features				Functional Units Available (Register Usage)
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	1 8.5 ns 8 Mword 32 4 (A, B C, I/O) One 100 to SSD Up to t Mbyte/ IOS Up to f 6 Mbyt 8 180° 25.75 s (2.39 3.76 to (3411.	0 Mbyte/s wo 100 s to our e/s q ft m <sup>2</sup> ) ns	Sca Add Flo	ress functional units: Addition (A) Multiplication (A) lar functional units: ition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) Vector functional units: Addition (S and V) Shift (V) Full vector logical (S and V) 2nd vector logical (S and V) Population, parity (V) ating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)
Register Type Avail	able:	Quantit	чy	Size
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)		8 64 8 64 8		24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)
	U	nique Feat	ures	
• Can be field-upg	<ul> <li>Can be field-upgraded to a dual-processor system</li> </ul>			

# Table 4-4. CRAY X-MP/18 Features

r

### Table 4-4. CRAY X-MP/18 Features (continued)

## Special Instruction Information

The following instructions are not available: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3

Support Equipment	Number of Units Needed
Mainframe power distribution unit	1
IOS power distribution unit	1
Refrigeration condensing unit	1
Motor-generator sets	2
SSD power distribution unit (optional)	1
Maintenance micro computer unit	1



1772-02

Figure 4-6. CRAY X-MP/18 Configuration (Maximum)



Copyright<sup>®</sup> 1987 by CRAY RESEARCH, INC.



Figure 4-7. CRAY X-MP/116 Computer System

CPU Features				Functional Units Available (Register Usage)
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	1 8.5 ns 16 Mword 32 4 (A, B, C, I/O) One 1000 Mbyte/s to SSD Up to two 100 Mbyte/s to IOS Up to four 6 Mbyte/s 8 180° 25.75 sq ft (2.39 m <sup>2</sup> ) 3.76 tons (3411 1 kg)		Address functional units: Addition (A) Multiplication (A) Scalar functional units: Addition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) Vector functional units: Addition (S and V) Shift (V) Full vector logical (S and V) Population, parity (V) Floating-point functional units: Addition (S and V)	
	(3411.1	kg)	1	Multiplication (S and V) Reciprocal approximation (S and V)
Register Type Avai	lable:	Quanti	ty	Size
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)		8       24 bits         64       24 bits         8       64 bits         64       64 bits         8       64 elements         (64 bits per elements)		24 bits 64 bits 64 bits
	U	nique Feat	tures	· · · · · · · · · · · · · · · · · · ·
<ul> <li>Can be field-upgraded to a dual-processor system</li> </ul>				

### Table 4-5. CRAY X-MP/116 Features (continued)

## Special Instruction Information

The following instructions are not available: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3

Support Equipment	Number of Units Needed
Mainframe power distribution unit	1
IOS power distribution unit	1
Refrigeration condensing unit	1
Motor-generator sets	2
SSD power distribution unit (optional)	1
Maintenance micro computer unit	1



1772-07

Figure 4-8. CRAY X-MP/116 Configuration (Maximum)



.

Copyright<sup>®</sup> 1987 by CRAY RESEARCH, INC.

# CRAY X-MP/22 SPECIFICATION SHEET



Figure 4-9. CRAY X-MP/22 Computer System

CPU Features			]	Functional Units Available (Register Usage)
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	2 8.5 ns 2 Mword 16 4 (A, B, C, I/O) One 1000 to SSD Up to tw Mbyte/s IOS Up to fo 6 Mbyte 8 180° 25.75 sq (2.39 m 3.76 ton (3411.1	Mbyte/s ro 100 to pur e/s [ ft [2]	Vec	ress functional units: Addition (A) Multiplication (A) lar functional units: ition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) tor functional units: Addition (S and V) Shift (V) Full vector logical (S and V) 2nd vector logical (S and V) Population, parity (V) ating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)
Register Type Available:		Quanti	ty	Size
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)	8 64 8 64 8			24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)

# Table 4-6. CRAY X-MP/22 Features (continued)

Special Instruction Information					
The following instructions are specific to multi-processor systems: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3					
Support Equipment	Number of Units Needed				
Mainframe power distribution unit IOS power distribution unit Refrigeration condensing unit Motor-generator sets SSD power distribution unit (optional) Maintenance micro computer unit	1 1 1 2 1 1				



1772-03

Figure 4-10. CRAY X-MP/22 Configuration (Maximum)





Figure 4-11. CRAY X-MP/24 Computer System

CPU Features				Functional Units Available (Register Usage)
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	2 8.5 ns 4 Mword 16 4 (A, B, C, I/O) One 1000 to SSD Up to tw Mbyte/s IOS Up to fo 6 Mbyte 8 180° 25.75 sq (2.39 m 3.76 ton (3411.1	Mbyte/s To 100 to ur /s ft 2) .s	Sca Add Vec Flo	ress functional units: Addition (A) Multiplication (A) lar functional units: ition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) tor functional units: Addition (S and V) Shift (V) Full vector logical (S and V) 2nd vector logical (S and V) Population, parity (V) ating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)
Register Type Available:		Quantit	у	Size
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)	8 64 8 64 8			24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)

### Table 4-7. CRAY X-MP/24 Features (continued)

Special Instruction Information					
The following instructions are specific to multi-processor systems: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3					
Support Equipment	Number of Units Needed				
Mainframe power distribution unit IOS power distribution unit Refrigeration condensing unit (RCU-1) Motor-generator sets SSD power distribution unit (optional) Maintenance micro computer unit	1 1 1 2 1 1				



1772-04

Figure 4-12. CRAY X-MP/24 Configuration (Maximum)



# CRAY X-MP/28 SPECIFICATION SHEET



Figure 4-13. CRAY X-MP/28 Computer System

CPU Features		Functional Units Available (Register Usage)		
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	2 8.5 ns 8 Mword 32 4 (A, B, C, I/O) One 1000 to SSD Up to tw Mbyte/s IOS Up to fo 6 Mbyte 8 180° 25.75 sq (2.39 m 3.76 ton (3411.1	Mbyte/s ro 100 to ur /s ft 2) s	Sca Add Vec Flo	ress functional units: Addition (A) Multiplication (A) lar functional units: ition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) tor functional units: Addition (S and V) Shift (V) Full vector logical (S and V) Population, parity (V) ating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)
Register Type Available:		Quantity		Size
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)		8 64 8 64 8		24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)

## Table 4-8. CRAY X-MP/28 Features (continued)

Special Instruction Information			
The following instructions are specific to multi-processor systems: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3			
Support Equipment	Number of Units Needed		
Mainframe power distribution unit IOS power distribution unit Refrigeration condensing unit Motor-generator sets SSD power distribution unit (optional) Maintenance micro computer unit	1 1 1 2 1 1		



1772-05

Figure 4-14. CRAY X-MP/28 Configuration (Maximum)

HR-3005





Figure 4-15. CRAY X-MP/216 Computer System

CPU Features		Functional Units Available (Register Usage)		
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	2 8.5 ns 16 Mword 32 4 (A, B, C, I/O) One 1000 to SSD Up to tw Mbyte/s IOS Up to fo 6 Mbyte 8 180° 25.75 sq (2.39 m 3.76 ton (3411.1	Mbyte/s to 100 to ur /s ft 2) s	Sca Add Vec Flo	ress functional units: Addition (A) Multiplication (A) lar functional units: ition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) tor functional units: Addition (S and V) Shift (V) Full vector logical (S and V) 2nd vector logical (S and V) Population, parity (V) ating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)
Register Type Available:		Quantity		Size
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)		8 64 8 64 8		24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)

### Table 4-9. CRAY X-MP/216 Features (continued)

Special	Instruction	Information
---------	-------------	-------------

The following instructions are specific to multi-processor systems: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3

Support Equipment	Number of Units Needed	
Mainframe power distribution unit IOS power distribution unit	1 1	
Refrigeration condensing unit	1	
Motor-generator sets SSD power distribution unit (optional)	2	
Maintenance micro computer unit	1	



Figure 4-16. CRAY X-MP/216 Configuration (Maximum)



Copyright<sup>©</sup> 1987 by CRAY RESEARCH, INC.

# CRAY X-MP/44 SPECIFICATION SHEET



Figure 4-17. CRAY X-MP/44 Computer System

CPU Features			Functional Units Available (Register Usage)		
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	4 8.5 ns 4 Mword 32 4 (A, B, C, I/O) Two 1000 Mbyte/s to SSD Up to four 100 Mbyte/s to IOS Up to four 6 Mbyte/s 12 270° 38.5 sq ft (3.57 m <sup>2</sup> ) 5.65 tons (5125.5 kg)		Sca Add Vec Flo	<pre>Address functional units: Addition (A) Multiplication (A) Scalar functional units: Addition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) Vector functional units: Addition (S and V) Shift (V) Full vector logical (S and V) Znd vector logical (S and V) Population, parity (V) Floating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)</pre>	
Register Type Available:		Quantity		Size	
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)		8 64 8 64 8		24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)	

### Table 4-10. CRAY X-MP/44 Features (continued)

#### Special Instruction Information

The following instructions are specific to multi-processor systems: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3

Support Equipment	Number of Units Needed
Mainframe power distribution unit IOS power distribution unit Refrigeration condensing unit Auxilliary refrigeration condensing units (with SSD - 2 units needed) Motor-generator sets SSD power distribution unit (optional) Maintenance micro computer unit	1 1 1 1 3 1 1



Figure 4-18. CRAY X-MP/44 Configuration (Maximum)

HR-3005



Copyright<sup>©</sup> 1987 by CRAY RESEARCH, INC.
### CRAY X-MP/48 SPECIFICATION SHEET



Figure 4-19. CRAY X-MP/48 Computer System

CPU Features				Functional Units Available (Register Usage)
Number of CPUs Clock speed Memory size Number of banks Number of memory ports Channels Number of columns Arc Floor space Weight	4 8.5 ns 8 Mword 32 4 (A, B, C, I/O) Two 1000 to SSD Up to fo Mbyte/s IOS Up to fo 6 Mbyte 12 270° 38.5 sq (3.57 m 5.65 ton (5125.5	to ur /s ft 2) s	Sca Add Vec Flo	ress functional units: Addition (A) Multiplication (A) lar functional units: ition (S) Shift-single (S) Shift-double (S) Logical (S) Population, parity, and leading zero (S) tor functional units: Addition (S and V) Shift (V) Full vector logical (S and V) 2nd vector logical (S and V) Population, parity (V) ating-point functional units: Addition (S and V) Multiplication (S and V) Reciprocal approximation (S and V)
Register Type Available:		Quantity		Size
Address (A) Intermediate (B) Scalar (S) Scalar-save (T) Vector (V)		8 64 8 64 8		24 bits 24 bits 64 bits 64 bits 64 elements (64 bits per element)
Unique Features				
• 8-Mword Buffer Memory is standard.				

#### Table 4-11. CRAY X-MP/48 Features (continued)

Special Instruction Information		
The following instructions are specific to multi-processor systems: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3		
Support Equipment	Number of Units Needed	
Mainframe power distribution unit IOS power distribution unit Refrigeration condensing unit Auxilliary refrigeration condensing units (with SSD - 2 units needed) Motor-generator sets SSD power distribution unit (optional) Maintenance micro computer unit	1 1 1 1 3 1 1	



Figure 4-20. CRAY X-MP/48 Configuration (Maximum)

4-41



### CRAY X-MP/416 SPECIFICATION SHEET



Figure 4-21. CRAY X-MP/416 Computer System

CPU Features			Functional Units Available (Register Usage)	
Number of CPUs				
	4		Address functional units:	
Clock speed	8.5 ns			Addition (A)
Memory size Number of banks	16 Mword			Multiplication (A)
	64			lar functional units: lition (S)
Number of memory	4 (A, B,			
ports	C, I/O)			Shift-single (S)
Channels   Two 1000 M to SSD		Mbyte/s Shift-double (S) Logical (S)		
	Up to fo	ur 100		Population, parity, and
	Mbyte/s			leading zero (S)
	IOS		Vector functional units:	
	Up to four 6 Mbyte/s		Addition (S and V) Shift (V)	
Number of columns	12		Full vector logical (S and V)	
Arc	270°		1	2nd vector logical (S and V
Floor space		38.5 sq ft		Population, parity (V)
Free Space	(3.57 m			ating-point functional unit
Weight	(3.37 m <sup>-</sup> ) 5.65 tons (5125.5 kg)			Addition (S and V)
				Multiplication (S and V)
		2.		Reciprocal approximation
				(S and V)
Register Type Available:		Quantity Size		Size
		8		24 bits
Address (A) Intermediate (B)		64		24 bits
Scalar (S)		8		64 bits
Scalar-save (T)	-			64 bits
Vector (V)		8		64 elements
				(64 bits per element)
Unique Features				
<ul> <li>8-Mword Buffer Memory is standard.</li> </ul>				

#### Table 4-11. CRAY X-MP/416 Features (continued)

# Special Instruction Information The following instructions are specific to multi-processor systems:

Ine following instructions are specific to multi-processor systems: Interprocessor instructions - 0014j1, 001401, 001402, 0014j3, 0034jk, 0036jk, 0037jk, 026ij7, 027ij7, 072i02, 072ij3, 073ij1, 073i02, 073ij3

Support Equipment	Number of Units Needed
Mainframe power distribution unit IOS power distribution unit Refrigeration condensing unit Auxilliary refrigeration condensing units (with SSD - 2 units needed) Motor-generator sets SSD power distribution unit (optional)	1 1 1 1 3 1
Maintenance micro computer unit	1





HR-3005

4-45



# GLOSSARY

## GLOSSARY

A <u>A register</u> - Address register B <u>B register</u> - Intermediate Address register <u>BDM</u> - Bidirectional Memory Mode flag <u>BIOP</u> - Buffer I/O Processor BMC - Block multiplexer controller

С

- <u>CA</u> Current Address register
- CAL Cray Assembly Language
- CCI Clear clock interrupt
- CE Channel Error flag
- CI Channel Interrupt flag
- <u>CIP</u> Current Instruction Parcel
- <u>CIPI</u> Clear interprocessor interrupt
- CL Channel Limit register
- CLN Cluster Number register (Exchange Package)
- CMR Complete memory references
- <u>CP</u> Clock Period
- <u>CPU</u> Central processing units
- CRI Cray Research, Inc.
- <u>CSB</u> Read Address register (Exchange Package)

- D
- DBA Data Base Address register (Exchange Package)
- DBM Disable bidirectional memory transfers
- DCI Disable clock interrupts
- DCU Disk controller unit
- DFI Disable floating-point interrupt
- DIOP Disk I/O Processor
- <u>DL</u> Deadlock flag
- DLA Data Limit Address register (Exchange Package)
- DMA Direct Memory Address
- DRI Disable interrupt on range error interrupt
- DSU Disk Storage Unit

#### Е

- E Error type (Exchange Package)
- EAM Enhanced Addressing Mode (Exchange Package)
- EBM Enable bidirectional memory transfers
- ECI Enable clock interrupts
- EEX Error Exit flag
- EFI Enable floating-point interrupt
- ESVL Enable Second Vector Logical (Exchange Package)
- EX Normal exit

#### F

- <u>F</u> Flag register (Exchange Package)
- F Floating-point operation (symbolic instructions)
- FEI Front-end interface

FOL-3 - Fiber-optic link (3 Mbyte/s)

<u>FPE</u> - Floating-point Error flag

FPS - Floating-point Error Status flag

FWA - First Word Address

н

<u>H</u> - Half-precision floating-point operation (symbolic instructions) HSX-1 - High-speed External Channel

- Ι
- <u>I</u> Reciprocal iteration (symbolic instructions)
- IBA Instruction Base Address register (Exchange Package)
- ICM Correctable Memory Error Mode flag
- ICP Interrupt From Internal CPU flag
- IFP Floating-point Error Mode flag
- ILA Instruction Limit Address register (Exchange Package)
- IMM Interrupt Monitor Mode flag
- IOI I/O Interrupt flag
- IOP I/O Processor
- IOR Operand Range Error Mode flag

IOS - I/O Subsystem

IUM - Uncorrectable Memory Error Mode flag

#### J

<u>JAM</u> - acronym for a series of branch instruction

 $\underline{JAN}$  - acronym for a series of branch instruction

<u>JAP</u> - acronym for a series of branch instruction

 $\underline{JAZ}$  - acronym for a series of branch instruction  $\underline{JR}$  - acronym for a series of branch instruction  $\underline{JSM}$  - acronym for a series of branch instruction  $\underline{JSN}$  - acronym for a series of branch instruction  $\underline{JSP}$  - acronym for a series of branch instruction  $\underline{JSZ}$  - acronym for a series of branch instruction

L

LIP - Last Instruction Parcel

#### М

M - Mode register (Exchange Package)

MC - Master Clear

MCU - MCU Interrupt flag

MCU - Maintenance control unit

ME - Memory Error flag

MIOP - Master I/O Processor

MM - Monitor Mode flag

#### N

NEX - Normal Exit flag

<u>NIP</u> - Next Instruction Parcel

#### 0

ORE - Operand Range Error flag

- Ρ
- <u>P</u> Population count (symbolic instructions)

P register - Program Address register (Exchange Package)

PCI - Programmable Clock Interrupt flag

PDU - Power distribution unit

PN - Processor number (Exchange Package)

PRE - Program Range Error flag

PS - Program State register (Exchange Package)

#### Q

Q - Parity count (symbolic instructions)

#### R

R - Read mode (Exchange Package)

 $\underline{R}$  - Rounded floating-point operation (symbolic instructions)

<u>RT</u> - Real-time clock (symbolic instructions)

RTC - Real-time clock

#### S

S - Syndrome bits (Exchange Package)

<u>S register</u> - Scalar register

SB - Shared Address register

<u>SB</u> - Sign Bit (symbolic instructions)

SEI - Selected for External Interrupts flag

<u>SIPI</u> - Set Interprocessor Interrupt

<u>SM</u> - Semaphore register

<u>SSD</u> - Solid-State storage device

<u>ST</u> - Shared Scalar register

т

#### <u>T register</u> - Scalar-save register

v

 $\underline{VL}$  - Vector Length

<u>VM</u> - Vector Mask

VNU - Vector Not Used (Exchange Package)

W

WS - Waiting for Semaphore flag

Х

XA - Exchange Address register (Exchange Package)

<u>XIOP</u> - Auxiliary I/O Processor

Z

 $\underline{Z}$  - Leading-zero count (symbolic instructions)

## INDEX

## INDEX

1-Parcel instruction format with combined j and k fields, 3-3 with discrete j and k fields, 3-2 100-Mbyte/s channel, 1-4 1000-Mbyte/s channel, 1-6, 4-2 16-bit instruction, 3-1 2-Parcel instruction format with combined i, j, k, and mfields, 3-5 with combined j, k, and mfields, 3-3 6-Mbyte/s channels, 1-4, 22-bit immediate constant, 3-3 24-bit immediate constant, 3-110 32-bit instruction, 3-1 64-bit integer arithmetic, 3-110

A registers, see Address registers Active Exchange Package, 2-9 Addition algorithm, 2-23 Addition, floating-point, 2-23 Address Add functional unit, 2-5, 3-38, 3-39 Address functional units, 2-5 Address Multiply functional unit, 2-5, 3-40 Address processing, 2-1 Address registers, 2-4, 3-102, 3-104 Algorithm addition, 2-23 derivation of division, 2-25 division, 2-24 multiplication, 2-23 AND function, 2-29 Arithmetic instructions, 3-2 Arithmetic operations 2-15 Auxiliary I/O processor (XIOP), 1-4

B registers, see Intermediate registers Beginning address registers, 2-30 Bank phasing, 2-30 Bidirectional Memory mode flag, 2-11 mode, 3-22 transfers, 3-107 Binary machine code, 3-1 Bit count instructions, 3-100, 3-118 scalar leading zero count, 3-119 scalar population count, 3-119 vector population count, 3-119 Branch instructions, 3-1, 3-119 conditional, 3-120 error exit, 3-121 normal exit, 3-121 return jump, 3-120 unconditional, 3-120 Buffer I/O processor (BIOP), 1-4 Buffers, instruction, 2-8 CA register, see Current Address register Central Memory, 2-30 banks, 4-2 memory ports, number of, see CRAY X-MP (model specifications) size, 4-2 Central Processing Unit computation section characteristics, 2-1 control and data prths, 2-2 input/output section, 2-31 instruction format, 3-1 instructions, 3-1 overview, 3-1 shared resources, 2-15 speed, 4-2 Channel 100-Mbyte/s, 1-4, 4-2 1000-Mbyte/s, 1-6, 4-2 6-Mbyte/s, 1-4, 4-2 control, 3-121 number, 3-41 types, 4-2 Channel Limit register (CL), 3-11, 3-12 Characteristics of system, 1-1 Check bit memory storage, 3-18 CIP register, see Current Instruction Parcel register CL register, See Channel Limit register Clear clock interrupt (CCI), instruction, 3 - 16CLN register, see Cluster Number register Clock programmable, 2-3 real-time, 2-15 Clock period, 4-2 Cluster number register (CLN), 2-14, 3-16, 3-123 CMR, 3-22 Communication, inter-CPU, 2-15 Composite word, 3-51 Compressed index, 3-96

Computation section, 2-1 Condensing units, 1-7 Conditional branch instructions, 3-120 Configurations of system, see CRAY X-MP (model specifications) Control and data paths of CPU, 2-2 Control, inter-CPU, 2-15 Conventions, notational, 1-10 Correctable Memory Error Mode flag, 2-11 CP, see clock period CPU, see Central Processing Unit CPU operating registers A registers, 2-4 address registers, 2-4 B registers, 2-4 S registers, 2-4 scalar registers, 2-4 T registers, 2-4 V registers, 2-4 Vector registers, 2-4 CRAY X-MP (model specifications), 4-1 /14se computer system, 4-3 CPU features, 4-4 Functional units, 4-4 Maximum configuration, 4-5 Register types, 4-4 Special instructions, 4-5 Support equipment, 4-5 Unique features, 4-5 /14 computer system, 4-7 CPU features, 4-8 Functional units, 4-8 Maximum configuration, 4-9 Register types, 4-8 Special instructions, 4-9 Support equipment, 4-9 Unique features, 4-8 /18 computer system, 4-11 CPU features, 4-12 Functional units, 4-12 Maximum configuration, 4-13 Register types, 4-12 Special instructions, 4-13 Support equipment, 4-13 Unique features, 4-12 /116 computer system, 4-15 CPU features, 4-16 Functional units, 4-16 Maximum configuration, 4-17 Register types, 4-16 Special instructions, 4-17 Support equipment, 4-17 Unique features, 4-16 /22 computer system, 4-19 CPU features, 4-20 Functional units, 4-20 Maximum configuration, 4-21 Register types, 4-20 Special instructions, 4-21 Support equipment, 4-21 /24 computer system, 4-23 CPU features, 4-24 Functional units, 4-24

CRAY X-MP (model specifications) (continued) Maximum configuration, 4-25 Register types, 4-24 Special instructions, 4-25 Support equipment, 4-25 /28 computer system, 4-27 CPU features, 4-28 Functional units, 4-28 Maximum configuration, 4-29 Register types, 4-28 Special instructions, 4-29 Support equipment, 4-29 /216 computer system, 4-31 CPU features, 4-32 Functional units, 4-32 Maximum configuration, 4-33 Register types, 4-32 Special instructions 4-33 Support equipment, 4-33 /44 computer system, 4-35 CPU features, 4-36 Functional units, 4-36 Maximum configuration, 4-37 Register types, 4-36 Special instructions, 4-37 Support equipment, 4-37 /48 computer system, 4-39 CPU features, 4-40 Functional units, 4-40 Maximum configuration, 4-41 Register types, 4-40 Special instructions, 4-41 Support equipment, 4-41 Unique feature, 4-40 /416 computer system, 4-43 CPU features, 4-44 Functional units, 4-44 Maximum configuration, 4-45 Register types, 4-44 Special instructions, 4-45 Support equipment, 4-45 Unique feature, 4-44 CSB - read address, 2-10 Current Address register (CA), 3-11, 3-41 Current Instruction Parcel register (CIP), 2-9, 3-23 Data Base Address register (DBA), 2-14 Data formats integer, 2-16 floating-point, 2-17 Data Limit Address register (DLA), 2-14 DBA register, see Data Base Address register DBM, 3-22 Decimal equvialents, 2-17 Derivation of the division algorithm, 2-25 DFI, 3-21 Disable floating-point interrupt, 3-21 Disk control unit, 1-5 Disk I/O processor (DIOP), 1-4

Disk storage units, 1-5

Division algorithm, 2-24

DL flag, 3-23 DLA register, see Data Limit Address register Double-precision numbers, 2-22 Double-shift instructions, 3-2 DRI, 3-21 E - error type, 2-10 EBM, 3-22 EFI, 3-21 Enable floating-point interrupt, 3-21 ERI, 3-21 Error condition, 3-10 Error detection and correction, 3-18 Error Exit flag, 3-10 Error exit, 3-121 Error flag, 3-13, 3-41 Exchange Address (XA) register, 2-13, 3-10, 3 - 25Exchange mechanism, 2-9 Exchange Package, 2-9, 3-10, 3-23 active, 2-9 contents, 2-10 enable Second Vector Logical, 2-12 management, 2-12 memory error data, 2-10 processor number, 2-10 vector not used (VNU), 2-12 Exchange Package registers A registers, 2-15 Cluster Number register, 2-14 Exchange Address register, 2-13 Flag register, 2-12 Mode register, 2-11 Program Address register, 2-10 Program State register, 2-14 S registers, 2-15 Exchange sequence, 2-9, 3-10, 3-25 Exclusive NOR function, 2-30 Exclusive OR function, 2-30 Exponent matrix for floating-point multiply unit, 2-20 External Interrupts flag, 2-11 F register, see Flag register Flag register, Exchange Package, 2-12, 3-10 3-16, 3-25 Flags Bidirectional Memory Mode, 2-11 Correctable Memory Error Mode, 2-11 External Interrupts, 2-11 Floating-point Error Mode, 2-13 Monitor Mode, 2-12 Operand Range Error Mode, 2-11 Operand Range Error, 2-11 Program Range Error, 2-13 Uncorrectable Memory Error Mode, 2-12 Floating-point Add functional unit, 2-7, 3-59, 3-90 add functional unit range error, 2-19 addition, 2-23, 3-111

Floating-point (continued) arithmetic, 2-17, 3-111, 3-112, 3-113 constant instructions, 3-2 data format, 2-17 difference, 3-59, 3-89 Error Mode flag, 2-12 exponent matrix, 2-20 functional units, 2-7 Interrupt flag, 3-21 multiplication, 3-112 Multiply functional unit, 2-8, 3-61, 3-87 multiply functional unit out-of-range conditions, 2-19 normalized numbers, 2-18 operations, 3-98 product half-precision rounded of, 3-61 products half-precision rounded, 3-87 products, 3-87 quantity, 3-59 range errors, 2-19 range overflow, 2-19 reciprocal approximation functional unit range error, 2-22 subtraction, 2-23 Floating-point arithmetic, 2-17 exponent range, 2-17 underflow, 2-17 Functional units, 2-4 address, 2-5 Address Add, 2-5 Address Multiply, 2-5 Floating-point, 2-7 Floating-point Add, 2-7 Floating-point Multiply, 2-8 Full Vector Logical, 2-7 Reciprocal Approximation, 2-8 scalar, 2-5 Scalar Add, 2-6 Scalar Logical, 2-6 Scalar Population/Parity/Leading Zero, 2-6 Scalar Shift, 2-6 Second Vector Logical, 2-7 vector, 2-6 Vector Add, 2-7 Vector Population/Parity, 2-7 Vector Shift, 2-7 vector reservation, 2-5 Functions AND, 3-114 EXCLUSIVE OR, 3-114 INCLUSIVE OR, 3-114 Functional instruction summary, 3-102 Functional units, 3-98 g field, 3-1General instruction form, 3-1

h field, 3-1

```
i field, 3-1
ICP flag, 3-16
I/O channels, 4-2
I/O processors, types of, 1-4
IBA register, see Instruction Base Address
register
Inclusive OR function, 2-29
Instruction
    32-bit, 3-1
    arithmetic, 3-2
    bit count, 3-100, 3-118
      scalar leading zero count, 3-119
      scalar population count, 3-119
      scalar population count parity, 3-119
     vector population count, 3-119
    branch, 3-1, 3-119
      conditional, 3-120
      error exit, 3-121
     normal exit, 3-121
      return jump, 3-120
      unconditional, 3-120
    buffers, 2-8, 3-10, 3-25
    clear clock interrupt, 3-16
    cluster number, 3-120
    conditional branch, 3-120
    descriptions, 3-9
    double shift, 3-2
    functional summary, 3-102
    general form, 3-1
    JAM, 3-29
    JAP, 3-30
    JSM, 3-30
    JSP, 3-30
    monitor, 3-121
      channel control, 3-121
      cluster number, 3-123
      interprocessor interrupt, 3-122
      operand range error interrupt, 3-123
      performance counters, 3-123
      programmable clock interrupt, 3-122
      set real-time clock, 3-122
    shift, 3-100, 3-117
    summary, 3-98
    syntax, 3-1
      format, 3-1
      monitor mode, 3-9
      special register values, 3-6
      symbolic notation, 3-6
    types, 3-1
    vector, 3-19
      merge, 3-23
Instruction Base Address register, 2-11
Instruction buffers, 2-8, 3-10, 3-25
Instruction format
    1-Parcel with combined j and k fields,
      3-3
    1-Parcel with discrete j and k fields,
      3-2
    2-Parcel with combined i, j, k, and m
      fields, 3-5
    2-Parcel with combined j, k, and m
      fields, 3-3
```

```
Instruction Limit Address register (ILA),
  2 - 11
Instruction issue, 2-8
Instruction parcel, 2-8
Instructions, general form for, 3-1
Integer arithmetic, 2-16, 3-100, 3-109,
  3-110
Integer data formats, 2-16
Inter-CPU communication and control, 2-15
Interfaces, 1-3
Inter-register transfers, 3-101, 3-104
   A registers, 3-104
   S registers, 3-105
   semaphore registers, 3-106
   V registers, 3-106
   Vector Length register, 3-106
   Vector Mask register, 3-106
Intermediate registers, 2-3, 3-42, 3-43
Internal CPU interrupt request, 3-15, 3-16
Interprocessor interrupt
    instructions, 3-122
    requests, 3-15
Interrupt Countdown counter (ICD), 3-16
Interrupt flag, 3-13
Interrupt Interval register (II), 3-16
Issue, 3-8
j field, 3-1
JAM instructions, 3-29
JAP instructions, 3-29
JSM instructions, 3-30
JSP instructions, 3-30
k field, 3-1
Loads, 3-108
Logical
    AND function, 2-29
    differences, 3-50, 3-115
    exclusive NOR function, 2-30
    exclusive OR function, 2-29
    inclusive OR function, 2-30
    operations, 3-2, 3-99, 3-101, 3-114
      differences, 3-115
      equivalence, 3-116
      merge, 3-117
      products, 3-49, 3-50, 3-114
      sums, 3-51, 3-115
      vector mask, 3-116
Lower Instruction Parcel register (LIP), 2-9
m field, 3-1
M register, see Mode register
Mask length, 3-46, 3-47
Mass storage, 1-5
Master Clear, 3-13
Master I/O processor (MIOP), 1-4
```

Memory, see Central Memory

Memory error data fields, 2-10 Memory references, 3-107 completion, 3-22 transfers, 3-107 bidirectional, 3-101, 3-107 loads, 3-108 references, 3-107 stores, 3-107 Merge, 3-11 Mode register (M), 2-11, 3-21 Monitor instructions, 3-121 channel control, 3-121 cluster number, 3-121 interprocessor interrupt, 3-122 operand range error interrupt, 3-123 performance counters, 3-123 programmable clock interrupt, 3-122 set real-time clock, 3-122 Monitor mode, 3-10, 3-25 flag, 2-12 instructions, 3-9 operations, 3-100 Monitor program, 3-14 Motor-generator units, 1-9 Multiplication algorithm, 2-,3 Newton's method, 2-24 Next Instruction Parcel register (NIP), 2-9, 3-23 Normal Exit flag, 3-25 Normal exit, 3-121 Normalized floating-point numbers, 2-18 Notation conventions, 1-10 Operand range error interrupt instructions, 3 - 122Range Error flag, 2-13, 3-21 Range Error Mode flag, 2-11 Operating registers, see CPU operating registers Organization of system, 2-1

P register, see Program Address register Parcel address, 3-26, 3-27, 3-28 Parcel-address attribute, 3-72 Parcels, 3-1 Performance counters, 3-18, 3-123 Physical dimensions of system, see CRAY X-MP (model specifications) PN, see Processor number Population count scalar, 3-119 scalar parity, 3-119 vector, 3-119 Power distribution units, 1-8 Processor Number (PN), 2-10 Program Address register (P), 2-10 instructions, 3-23, 3-26, 3-27, 3-28, 3-29 branches and exits, 3-100 range error, 3-13 Range Error flag, 2-13 State register (PS), 2-14 Programmable clock, 2-3 Programmable clock interrupt instructions, 3-122 R - read mode, 2-10 Read address, 2-10 Read mode, 2-10 Ready flag, 3-13 Real-time clock, 2-15, 3-15, Real-time clock interrupt request, 3-16 Real-time Clock register (RTC), 2-15, 3-67 Reciprocal Approximation functional unit, 2-8, 3-113 Reciprocal Approximation functional unit iterations, 2-27, 3-113 Register entry instructions A registers, 3-100, 3-102 S registers, 3-102 V registers, 3-103 semaphore registers, 3-104 Registers Address (A), 2-4, 2-15 Cluster Number (CLN), 2-14 Current Instruction Parcel (CIP), 2-9 Data Base Address, 2-14 Data Limit Address, 2-14 Exchange Address (XA), 2-13 Exchange, see Exchange registers Flag (F), 2-12 Instruction Base Address, 2-11 Instruction Limit Address, 2-11 Intermediate, 2-4 Lower Instruction Parcel (LIP), 2-9 Mode (M), 2-11 Next Instruction Parcel (NIP), 2-9 operating, see CPU operating registers Program Address, 2-8 Program State (PS), 2-14 Real-time Clock register, 2-15 Scalar registers (S), 2-4, 2-15 Semaphore, 2-15 shared, 2-15 Shared Address, 2-15 Shared Scalar, 2-15 Vector Length, 2-13 Register values, 3-101 Return jump, 3-120 Return linkage, 3-28 RTC register, see Real-time Clock register

S - syndrome, 2-10 S registers, see Scalar registers

SB registers, see Shared Address registers Scalar Add functional unit, 2-6, 3-58 functional units, 2-5 Logical functional unit, 2-6, 3-46, 3-51 memory transfers, 3-4 registers (S), 2-4 Population/Parity/Leading Zero functional unit, 2-16, 3-37 Shift functional unit, 2-6, 3-54, 3-57 SECDED, 3-18 Second Vector Logical unit enable/disable, 2 - 12Second Vector Logical/Floating-point Multiply input, output data paths, 2-2 Semaphore flag, 2-11 Semaphore registers, 2-15, 3-23, 3-67, 3-104, 3-106 Shared address registers, 2-15 registers, 2-15 resources of CPU, 2-15 scalar registers, 2-15 Shift instructions, 3-100, 3-117 Sign bit, 3-51, 3-58 SM registers, see Semaphore registers Solid-state Storage Device, 1-6 Special register values, 3-6 ST registers, see Shared Scalar registers Status register, 3-68 Stores, 3-107 Symbolic instruction summary, 3-98, 3-99 Symbolic notation, 3-6 general syntax, 3-6 special syntax form, 3-8 Syntax, 3-6 comment field, 3-8 location field, 3-7 operand field, 3-7 register designators, 3-7 result field, 3-7 System basic organization, 1-1 characteristics, 1-1 configurations, see CRAY X-MP (model specifications) physical dimensions of, see CRAY X-MP (model specifications) T registers, see Intermediate scalar registers Twos complement, 3-58, 3-84 Twos complement integer arithmetic, 2-16 Unconditional branch instruction, 3-26, 3-27, 3-120 Uncorrectable Memory Error Mode flag, 2-12 Unnormalized floating-point value, 3-65

V registers, see Vector registers

Vector Add functional unit, 2-7, 3-85 instructions, 3-19, 3-103, 3-106 Length register, 2-13, 3-17, 3-34, 3-73, 3-77, 3-84, 3-85, 3-87, 3-89, 3-106 logical functional units, 2-16, 3-76 Mask, 3-95, 3-116 register, 3-23, 3-68, 3-70, 3-94, 3-106 merge instruction, 3-23 population, 3-119 Population/Parity functional unit, 2-7 processing, 2-1 Shift functional unit, 2-7 VL register, see Vector Length register VM register, see Vector Mask register VNU - vector not used, 2-12 Word boundary, 3-1

WS flag, 3-23

XA register, see Exchange Add ess register XIOP, see Auxiliary I/O processor

### **READER'S COMMENT FORM**

CRAY X-MP Computer Systems Functional Description Manual

Your reactions to this manual will help us provide you with better documentation. Please take a moment to check the spaces below, and use the blank space for additional comments.

Your experience with computers: \_\_\_\_\_0-1 year \_\_\_\_\_1-5 years \_\_\_\_5+ years
 Your experience with Cray computer systems: \_\_\_\_\_0-1 year \_\_\_\_\_1-5 years \_\_\_\_\_5+ years
 Your occupation: \_\_\_\_\_ computer programmer \_\_\_\_\_ non-computer professional \_\_\_\_\_\_other (please specify): \_\_\_\_\_\_
 How you used this manual: \_\_\_\_\_ in a class \_\_\_\_\_as a tutorial or introduction \_\_\_\_\_ as a reference guide \_\_\_\_\_\_for troubleshooting
 Using a scale from 1 (poor) to 10 (excellent), please rate this manual on the following criteria:

- 5) Accuracy \_\_\_\_
- 6) Completeness \_\_\_\_\_
- 7) Organization \_\_\_\_\_

- 8) Physical qualities (binding, printing) \_\_\_\_\_
- Readability \_\_\_\_\_

10) Amount and quality of examples \_\_\_\_\_

Please use the space below, and an additional sheet if necessary, for your other comments about this manual. If you have discovered any inaccuracies or omissions, please give us the page number on which the problem occurred. We promise a quick reply to your comments and questions.

Name	
Title	
Company	
Telephone	
Today's Date	

City	
State/ Country	
Zip Code	
•	

Address

