## INSTRUCTION MANUAL vOL. 1


$\mu$-COMP DDP-416 General Purpose I/C Digital Computer

## Honeywell

# Instruction Manual 

DDP-416

# GENERAL PURPOSE COMPUTER 

Volume I<br>Theory of Operation and<br>Maintenance

March 1967

## Honeywell

COPYRIGHT 1967 by Honeywell Inc., Computer Control Division, Framingham, Massachusetts. Contents of this publication may not be reproduced in any form in whole or in part, without permission of the copyright owner. All rights reserved.

Printed in U.S. A.

## CONTENTS

## Page

## CHAPTER I

 INTRODUCTIONScope of Manual ..... 1-1
Applicable Documents ..... 1-1
General Description ..... 1-3
Computer Operations ..... 1-5
Physical Description ..... 1-5
Control Console Unit ..... 1-5
PAC Complement ..... 1-10
CHAPTER II
THEORY OF OPERATION
Section 1 - Central Processing Unit (CPU) ..... 2-1
Format and Execution of Instructions ..... 2-1
Word Structure ..... 2-1
Memory Addressing Modes ..... 2-4
Direct Addressing ..... 2-5
Indirect Addressing ..... 2-5
Instruction Execution Sequence ..... 2-7
Central Processor Data Flow ..... 2-9
Functional Area Descriptions ..... 2-9
Column Registers ..... 2-11
Sum Network ..... 2-11
Sum Formation and Strobing ..... 2-17
Master Clock ..... 2-21
Phase Register ..... 2-25
Shift Counter ..... 2-25
Data Storage ..... 2-27
Operation Decoding ..... 2-27
Section 2 - Memory System ..... 2-30
Introduction ..... 2-30
Memory System Description ..... 2-30
Memory System Layout ..... 2-31
Logic Signal List ..... 2-31
Memory Specifications ..... 2-31
Memory Cycle Timing ..... 2-32
Input/Output Cable Pin Assignments ..... 2-33
Principles of Operation ..... 2-33
Storage Element ..... 2-33

## CONTENTS (Cont)

Page
Addressing and Selection ..... 2-36
Address Inputs ..... 2-36
Decoding and Selection ..... 2-36
Timing and Control ..... 2-42
Operating Modes ..... 2-42
Internally Generated Timing ..... 2-42
Regeneration Loop ..... 2-43
Memory Retention ..... 2-43
Power Distribution ..... 2-45
DC Power ..... 2-45
Section 3 - Input/Output Teletype Interface ..... 2-46
Operation ..... 2-48
Input Mode ..... 2-48
Output Mode ..... 2-50
Dummy Cycle ..... 2-52
CHAPTER III
MAINTENANCE
Required Tools and Test Equipment ..... 3-1
$\mu$-PAC Locations ..... 3-1
PAC Handling and Repair Procedures ..... 3-2
Inserting and Removing System PACs ..... 3-2
PAC Troubleshooting ..... 3-2
Component Checking ..... 3-2
Component Replacement ..... 3-2
Maintenance Inspection ..... 3-3
Computer System Preventive Maintenance ..... 3-3
Computer System Troubleshooting ..... 3-3
Corrective Maintenance Inspection ..... 3-3
PAC Substitution ..... 3-3
Single Pulse Operation ..... 3-4
Memory Maintenance Procedures ..... 3-4
Visual Inspection ..... 3-4
Preventive Maintenance Procedures ..... 3-4
Corrective Maintenance Procedures ..... 3-5
Memory System Troubleshooting Procedures ..... 3-5
Maintenance of Memory Magnetic Core Stack ..... 3-7
CHAPTER IV PARTS LIST ..... 4-1
APPENDIX A
$\mu$-PAC DESCRIPTIONS ..... A-1

## ILLUSTRA TIONS

Page
CHAPTER I
1-6
1-1 DDP-416 General Purpose Computer, Simplified Block Diagram
1-7
1-2 Basic (Single-Bay) Equipment Enclosure with Control Console Unit
1-8
1-3 Typical Equipment Bay, Front View
1-9
1-4 Positioning of Tilt-Out Assemblies
CHAPTER II
2-1 Data Word Format, Single-Precision ..... 2-2
2-1a Data Word Format, Double-Precision ..... 2-2
2-2 Memory Reference Instruction Format ..... 2-3
2-3 Generic Instruction Format ..... 2-3
2-4 Input/Output Instruction Format ..... 2-3
2-5 Shift Instruction Format ..... 2-4
2-6 Memory Sectors in a 4096-Word Memory ..... 2-4
2-7 Memory Addressing Flow Chart ..... 2-6
2-8 Basic Control Flow Chart ..... 2-8
2-9 Central Processor Unit Data Flow ..... 2-10
2-10 Sum Network Block Diagram ..... 2-12
2-11 Summand Selection ..... 2-13
2-12 Intermediate Functions ..... 2-15
2-13 Carry Network Simplified Logic ..... 2-15
2-14 Carry Network Simplified Block Diagram ..... 2-16
2-15 Sum Formation ..... 2-18
2-16 Addition Examples ..... 2-20
2-17 Subtraction Examples ..... 2-20
2-18 Master Clock Waveforms ..... 2-22
2-19 Master Clock Waveforms ..... 2-23
2-20 Timing Level Generator Flow Chart ..... 2-24
2-21 Phase Register Flow Chart ..... 2-26
2-22 Clock Timing of Typical Data Transfer ..... 2-29
2-23 Memory Block Diagram ..... 2-30
2-24 Interface Timing Requirements ..... 2-32
2-25 Typical B-H Characteristics ..... 2-34
2-26 Coincident Current 2-1/2D Selection, Core Memory of 6 Words, 2 Bits ..... 2-35
2-27 Address Decoding and Selection ..... 2-37
2-28 Simplified Decoding and Selection Matrix ..... 2-41
2-29 Regeneration Loop Simplified Diagram ..... 2-44
2-30 ASR Interface Block Diagram ..... 2-47
2-31 Input Mode Timing Diagram ..... 2-49
2-32 Output Mode Timing ..... 2-51
2-33 Dummy Cycle Timing Diagram ..... 2-53

## TA BLES

Page
1-1 Standard DDP-416 Documentation ..... 1-1
1-2 Leading Particulars ..... 1-4
1-3 Basic Computer, $\mu$-PAC Complement ..... 1-10
2-1 MCO Periods ..... 2-21
2-2 Op Code Decoding ..... 2-27
2-3 Memory Input-Output Cable Pin Assignments ..... 2-33
2-4 X-Decoding and Selection ..... 2-39
2-5 Y-Decoding and Selection ..... 2-40
3-1 Maintenance Equipment Required but Not Supplied ..... 3-1
3-2 Failure Modes and Probable Causes ..... 3-6
4-1 DDP-416 Main Frame ..... 4-2
4-2 RP-61 Power Supply (North Electric Co.) Parts List ..... 4-14
4-3 RP-61 Power Supply (Ault, Inc.) Parts List ..... 4-22
4-4 4 K and 8 K Memory Parts List ..... 4-32
4-5 $\quad 12 \mathrm{~K}$ and 16 K Memory Parts List ..... 4-34

## CHAPTER I INTRODUCTION

## SCOPE OF MANUAL

The DDP-416 Instruction Manual consists of three volumes the contents of which are as follows:

1) Volume I, theory of operation and maintenance information for the computer central processor logic, computer memory and standard input/output (i/O) equipment interface.
2) Volume II, instruction analysis with supporting flow charts and a function index listing.
3) Volume III, computer central processor logic and power distribution diagrams, memory logic diagrams and mechanical coding drawings.

## APPLICABLE DOCUMENTS

All manuals provided as standard documentation with each DDP-416 computer are listed in Table l-1.

The documentation package provided with each DDP-416 system includes all the documents listed in Table l-1. Customers may obtain additional copies of any manual by contacting their local Honeywell Inc. Computer Control Division representative or by writing directly to:

Honeywell Inc.
Computer Control Division Old Connecticut Path Framingham, Massachusetts 01701

Table 1-1.
Standard DDP-416 Documentation

| Title | Document No. |
| :---: | :---: |
| $\frac{\text { Hardware Manuals }}{}$ |  |
| Instruction Manual for DDP-416 General Purpose Computer |  |
| Volume I, Theory of Operation and Maintenance | 130071653 |
| Volume II, Instruction Analysis and Timing/Flow Diagrams | 130071654 V, |
| Volume III, Drawings | 130071655 V |
| Installation Manual for DDP-416 General Purpose Computer | 130071733 |
| Interface Manual for DDP-416 General Purpose Computer | 130071732 |

Table 1-1. (Cont)
Standard DDP-416 Documentation

| Title | Document No. |
| :---: | :---: |
| Hardware Manuals (Cont) <br> Automatic Send-Receive Teletypewriter Set (ASR) Teletype Corp. (See note) <br> Model 35, Bulletin 280 B Volume 1 and Bulletin 280 B Volume 2 <br> Model 33, Bulletin 273 B Volume 1 and Bulletin 273 B Volume 2 <br> Software Manuals <br> Programmers Reference Manual for DDP-416 General Purpose, Computer <br> Programmers Reference Card for DDP-416 Computer Input/Output Library for DDP-416 Computer : <br> Math Library for DDP-416 Computer <br> Utility Programs for DDP-416 Computer <br> Test Programs for DDP-416 Computer 13007180.4 <br> DAP-16 Assembly Program Manual <br> Users Guide for DDP-416 Computer | $\begin{aligned} & 130071628 \\ & 130071637 \\ & 130071638 \\ & 130071639 \\ & 130071640 \\ & 130071633 \\ & 130071629 \\ & 130071630 \end{aligned}$ |

NOTE
Both the Model 33 and 35 ASR units are available as standard I/O devices; the model unit used for a system is determined by the customer.

## GENERAL DESCRIPTION

The DDP-416 computer is a solid-state, 16 -bit binary word, general purpose computer with an internally stored program, a $0.96 \mu \mathrm{sec}$ memory cycle time and a memory expandable from 4 K to 16 K . The machine has a fully parallel organization and multilevel indirect addressing capabilities. Standard features include a flexible repertoire of 30 commands, a powerful I/O bus structure, standard teletype I/O equipment and a full line of options and optional peripheral devices.

The 16 -bit word allows a straightforward and efficient "sectorized" addressing scheme. The use of large sectors permits most instructions to be coded in one word each. The 16bit machine word is directly compatible with the ASCII 8-bit character code.

The overall characteristics of the DDP-416 computer are given in Table $\mathbf{1}-2$.

Table 1-2.
Leading Particulars

| Primary Power | 1.4 kw at $115 \mathrm{vac} \pm 10 \%$ at $60 \mathrm{cps} \pm 2 \mathrm{cps}$ |
| :---: | :---: |
| Type | Parallel binary, solid state |
| Addressing | Single address with indirect addressing |
| Word Length | 16 bits |
| Machine Code | Two's complement |
| Circuitry | Integrated |
| Signal Levels | Active: $\quad$$0 v$ <br> Passive: <br> $+6 v$,$~$ |
| Memory Type | Coincident-current ferrite core |
| Memory Size | $4 \mathrm{~K}, 8 \mathrm{~K}, 12 \mathrm{~K}$, or 16 K |
| Memory Cycle Time | $0.96 \mu \mathrm{sec}$ |
| Instruction Complement | 30 instructions |
| Speed |  |
| Add | 1. $92 \mu \mathrm{sec}$ |
| Subtract | 1. $92 \mu \mathrm{sec}$ |
| Standard Memory Protect | Designed to protect memory data in the event primary power fails |
| Standard Inter rupt | Single standard interrupt line |
| Input/Output Modes | Single word transfer <br> Single word transfer with priority interrupt <br> Direct multiplexed control (optional) <br> Direct memory access control (optional) |
| Standard I/O Lines | ```10-bit address bus 16-bit input bus 16-bit output bus external control and sense lines``` |
| Standard Teletype | Read paper tape at 10 cps <br> Punch paper tape at 10 cps <br> Print at 10 cps <br> Keyboard input <br> Off-line paper tape preparation, reproduction and listing |
| $\underline{\text { Dimensions (less console) }}$ | 24 in. $\times 24$ in. $\times 38 \mathrm{in}$. |
| Weight | 250 lb |
| Environment | Room ambient for computer less I/O devices: $0^{\circ} \mathrm{C}$ to $45^{\circ} \mathrm{C}$ |
| Cooling | Filtered forced air |



Figure 1-2. Basic (Single-Bay) Equipment Enclosure with Control Console Unit


Figure 1-3. Typical Equipment Bay, Front View


Figure 1-4. Positioning of Tilt-Out Assemblies

## PAC COMPLEMENT

Table l-3 lists the type and quantity of the $\mu$-PAC integrated circuit modules used in the basic DDP-416 computer. These $\mu$-PACs are housed in the tilt-out assemblies provided in the basic system equipment enclosure. The $\mu$-PAC layout for the computer central processing unit (CPU) and the memory are contained in Volume III of this manual.

The $\mu$-PAC modules listed in Table 1-3 are described in the appendix of this volume.

Table l-3.
Basic Computer, $\mu$-PAC Complement

| Type |  | Quantity |
| :---: | :---: | :---: |
| CC-002 | Driver Matrix | 6 |
| CC-034 | Carry Most Significant Bits | 1 |
| CC-035 | Carry Middle Bits | 1 |
| CC-036 | Carry Least Significant Bits | 1 |
| CC-038 | Column Memory Information Register and Distribution Register | 16 |
| CC-039 | Column PAY | 8 |
| CC-043 | Power Failure Sense | 1 |
| CC-044 | Priority PAC | 1 |
| CC-045 | NAND Power Amplifier Type I | 3 |
| CC-046 | Master Clock | 1 |
| CC-054 | Pin Jumper PAC | 5 |
| CC-073 | NAND Power Amplifier Type II | 6 |
| CC-079 | Cable PAC | 1 |
| CC-080 | Cable PAC | 1 |
| CC-085 | Universal Flip-Flop | 3 |
| CC-130 | Resistor PAC | 1 |
| CC-153 | Line Driver PAC | 6 |
| CC-154 | Termination PAC | 2 |
| CM-003 | Timing Distribution | 2 |
| CM-006 | Selection PAC | 34 |
| CM-022 | Parallel Transfer Gate | 1 |
| CM-032 | Sense Amplifier | 8* |
| CM-033 | Sense Amplifier | 8** |
| CM-075 | Component PAC | 1 |
| CM-106 | Selection PAC | 4*** |
| DC-335 | Multi-Input NAND PAC | 7 |
| DI-335 | NAND Type I PAC | 8 |
| DL-335 | NAND Type II PAC | 13 |
| DN-335 | Expandable NAND PAC | 4 |
| OD-335 | Octal/Decimal Decoder PAC | 2 |
| PA-335 | Power Amplifier PAC | 4 |
| PA-336 | Power Amplifier PAC | 5 |
| TG-335 | Transfer Gate PAC | 6 |
| *Used for 4 K ** Used for 8 K *** Six are requ | $\begin{aligned} & \text { cies Only } \\ & \text { cies Only } \\ & \text { r an } 8 \mathrm{~K} \text { Memory } \end{aligned}$ |  |

The following information is organized to supplement and complement the flow charts and instruction analyses of Volume II and the logic diagrams of Volume III of this manual. A discussion of the overall operational sequences is based on a master flow chart that is a condensation of the fully detailed flow charts of Volume II. Included in this section are discussions dealing with data and command word formats, basic modes of operation, and the processes involved in instruction fetching, address modification and execution.

## SECTION 1-CENTRAL PROCESSING UNIT (CPU)

A discussion of the central processor (CPU) data flow, based on an overall block diagram, introduces the control signals that appear most frequently on the flow charts of Volume II. Complex logic structures, such as the adder, and clock system, are described in detail.

FORMAT AND EXECUTION OF INSTRUCTIONS

Word Structure

Data Words. -- Data words are stored in binary form using two's complement notation. The DDP-516 accepts and processes data words in both single and double precision. Singleprecision data words (Figure 2-1) include 15 magnitude bits plus a sign bit and represents a data range of $\pm 2^{15}$ or $\pm 32,768$.


Figure 2-1. Data Word Format, Single-Precision

Double-precision data words (Figure 2-la) include two data words, each one having 15 magnitude bits. The first data word includes the 15 most significant bits (MSB) of the number plus a sign bit. It is identical to a data word using single-precision. The second data word includes the 15 least significant bits (LSB) of the double-precision word. The sign position is always zero. Double-precision data words represent a data range of $\pm 2^{30}$ or $\pm 1,073,741,824$.


Figure 2-la. Data Word Format, Double-Precision

Instruction Words. -- There are four types of instruction words:
a. Memory reference
b. Generic
c. Input/output
d. Shift

The memory reference instructions are identified by a format as shown in Figure 2-2. Bit 1 , the flag bit, denotes indirect addressing; bit 2 is not used; bits 3 through 6 denote the operation code (Op Code); bit 7 is the sector bit; and bits 8 through 16 denote the address.


Figure 2-2. Memory Reference Instruction Format

Generic instructions are identified by a word format as shown in Figure 2-3. Bits 1 through 16 denote the Op Code.


Figure 2-3. Generic Instruction Format

Input/output instructions are identified by a word format as shown in Figure 2-4. Bits 1 through 6 denote the Op Code and bits 7 through 10 denote the type of function to be performed. The I/O device is specified by bits 11 through 16 .


Figure 2-4. Input/Output Instruction Format

The shift instructions are identified by a word format as shown in Figure 2-5. Bits 1 through 10 denote the Op Code and bits 11 through 16 contain the two's complement of the number of shifts to be performed.

| OPCODE | NO. OF SHIFTS |
| :---: | :---: |

3650
Figure 2-5. Shift Instruction Format

## MEMOR Y ADDR ESSING MODES

The following discussion applies to memory sizes up to 16,384 words.
The memory address is formed in $(Y)_{3-16^{\circ}}$. Bits 1 and 2 of the $Y$-register are ignored.

Figure 2-6 is an illustration of the memory sectors in a 4096 word memory. Each sector has 512 words. There are fifteen dedicated memory locations reserved for a fill program. They are located at ( 00001$)_{8}$ through (00017) $)_{8}$. These locations can only be altered by using the memory access mode from the console. The logic which protects these locations is shown on LBD 126. A power failure causes an interrupt to location (00060) 8 and the standard interrupt link is at location (00063) 8 . The power failure logic is shown on LBD 135 .

| SECTOR | OCTAL ADDRESS |
| :---: | :---: |
| 0 | 00000-00777 |
| 1 | 01000-01777 |
| 2 | 02000-02777 |
| 3 | 03000-03777 |
| 4 | 04000-04777 |
| 5 | 05000-05777 |
| 6 | 06000-06777 |
| 7 | 07000-07777 |

## 3669

Figure 2-6. Memory Sectors in a 4096-Word Memory

The standard memory reference instruction word format allows 10 bits for addressing. Nine of these ten bits are used to specify any location within a given sector. The remaining bit (called the sector bit) specifies this particular sector as sector zero or the sector currently being accessed by the $P$-register.

For a 16,384 word memory, 14 -bits of addressing are necessary. The least significant 9 bits of this address are provided by the instruction word. The most significant five bits are either extracted from the P-register (if the sector bit is a ONE), or are zeros (if the sector bit is zero). This mechanism allows any memory reference instructions to directly address any of 1024 words.

There is one other mechanism for addressing a sector other than sector zero or the P-register sector, indirect addressing. Indirect addressing uses the address specified by the instruction word to fetch a new 14 -bit address. Indirect addressing is specified by bit $l$ of the instruction word.

Direct Addressing

Sector Bit Zero (See Figure 2-7). -- When sector bit M07 is ZERO, a 9-bit address specified in bits 8 through 16 of the M-register (instruction word) specifies any location in sector 0 . $(\mathrm{Y})_{8-16}$ are loaded from $(\mathrm{M})_{8-16}$ and $(\mathrm{Y})_{1-7}$ are cleared.

Sector Bit One. -- With the sector bit a one, a 14 -bit address specified in bits 8 through 16 of the M-register (instruction word) and bits 3 through 7 of the $P$-register specifies any location in the sector in which the instruction being executed is located. (Y) ${ }_{1-7}$ are loaded from $(P)_{1-7}$ and $(Y)_{8-16}$ are loaded from $(M)_{8-16}$.

Indirect Addressing
The $Y$-register is loaded as described in Direct Addressing and the contents of the memory location specified by the Y-register are loaded into the M-register. This address can specify any location in memory. The contents of the M-register is loaded into the Y-register. When further indirect addressing is called for (MOl is a ONE), the steps described in this paragraph are repeated.


Figure 2-7. Memory Addressing Flow Chart

## Instruction Execution Sequence

Program instruction processing (refer to Figure $2-8$ ) requires from one to three types of machine phases. These phases are called F, A, and I. Instructions are composed of an integral number of phases, where each phase sets up the following one, depending on the instruction being performed.

Every instruction has an $F$ phase. This phase fetches the instruction to be performed and if the instruction word calls for indirect addressing, the F phase sets up an phase.

The I phase uses the address generated by the $F$-phase to fetch a new address and if the new address calls another indirect address, an additional I phase is set up.

All memory reference instructions except JMP have at least one A phase. It is during an A phase that operands are fetched or stored and/or operated upon. When multiple or extended A phases are necessary, the shift counter is used.

The operand address used by the A phase is called the "effective operand address" (EA). It is established in the previous F or I phase. The last A phase sets up the F phase for the next instruction.

All instructions are composed of one the nine phase sequences shown below:

$$
\begin{aligned}
& \mathrm{F} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{I} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{I} \rightarrow \mathrm{I} \ldots \rightarrow \mathrm{I} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{~A} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{I} \rightarrow \mathrm{~A} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{I} \rightarrow \mathrm{I} \ldots \rightarrow \mathrm{I} \rightarrow \mathrm{~A} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{~A} \rightarrow \mathrm{~A} . \mathrm{A} \rightarrow \mathrm{~A} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{I} \rightarrow \mathrm{~A} \rightarrow \mathrm{~A} \cdot \rightarrow \mathrm{~A} \rightarrow \mathrm{~F} \\
& \mathrm{~F} \rightarrow \mathrm{I} \rightarrow \mathrm{I} . . \rightarrow \mathrm{I} \rightarrow \mathrm{~A} \rightarrow \mathrm{~A} . . . \rightarrow \mathrm{A} \rightarrow \mathrm{~F}
\end{aligned}
$$

The use of optional I/O devices can cause "breaks" and "interrupts" in the normal execution of a program in progress. A break is defined as an operatior which interjects a function without altering the P-register. An interrupt is defined as an operation which interrupts the normal sequencing of instructions being performed by altering the P-register.

The computer breaks are RTC, MI, DMC, and DMA. RTC, MI, and DMC breaks can only occur when the CPU has completed an instruction. DMA can cause a break without waiting for the end of an instruction. SI and PI can interrupt only when the CPU is in the "permit interrupt" status. ML and PFI can interrupt regardless of the "permit interrupt" status.

Programs stored in memory can be executed at normal operating speed or may be examined in detail by executing one instruction at a time. Setting front panel controls for single instruction operation permits the first instruction, and every instruction thereafter, to be examined with front panel controls and indicators. Depressing the START button initiates the analysis. Thereafter, each time the START button is activated, the previously


Figure 2-8. Basic Control Flow Chart
fetched instruction is executed and the next instruction is fetched. The Programmers Reference Manual, 3C Doc. No. l30071628, contains a discussion which treats this operation in greater detail.

When the operator desires to read and/or alter the content of any memory location, a memory access mode is initiated. Front panel controls and indicators permit the operator to display and alter the locations. Consecutive locations can also be displayed and/or altered with the proper selection of front panel controls.

## CENTRAL PROCESSOR DATA FLOW

Figure 2-9 is a simplified diagram illustrating the flow of data to and through the central processor. The control logic is omitted for simplicity but is discussed in later text.

Note that the D-register is the central register through which most data flow occurs, hence its designation as the $D$ (distribution) register. Entry into memory, buffered by the M-register, is possible either through the sum network to the D-register, or from the sum network directly to the M-register. The reader should become familiar with the mnemonics at the inputs to the registers. All signals with an $E$ for the first letter are enable signals to route data from one functional area to another. For instance, EAS (an abbreviated form of EASTL) means "enable the A-register to the sum network."

Other signals seen on Figure 2-9 are the SR/SL and the ENS signals. SRA, for instance, means "shift right to A-register." ENS means "enable the negation of the Mregister to the sum network."

The input bus has access to the central processor through the D-register. Control signal EID (enable input bus to D-register) gates the input bus information into the Dregister. The output bus requires no such control signals to gain access to the contents of the A-register since it is always connected to the A-register.

## FUNCTIONAL AREA DESCRIPTIONS

The following paragraphs contain descriptions of the column registers, the sum network (with examples of addition and subtraction), the clock system, the P-register, the shift counter, data transfers and operation decoding.


Figure 2-9. Central Processor Unit Data Flow

## Column Registers

A-Register. -- The A-register is a 16 -bit register used as the primary arithmetic and logic register of the computer. It can be displayed and manually controlled from the computer control panel.

P-Register. -- The P-register contains the location of the next instruction to be performed. Its contents are incremented by one each time an instruction is fetched and may be incremented an additional number of times during the execution of certain commands. In the case of a jump instruction the P-register is loaded with the memory location to which the program is to jump. The P-register can be manually controlled from the control panel.

Y-Register. -- The $Y$-register is a 16 -bit memory address register. It can be displayed and manually controlled at the control panel.

D-Register. -- The D-register is a 16 -bit register about which all local data flow in the central processor occurs. Transfers from the sum network to all other registers, except for the M-register which can be loaded directly from the sum network or the D-register, are made through the D-register.

F-Register. -- The F-register is a 4-bit register which copies and holds the Op Code contained in bits M03 through M06 of the M-register.

Sum Network
For purposes of this discussion, the sum network is to be considered as consisting of four parts; the summand selection, the intermediate functions, the carry network, and the sum formation/strobing networks. (See Figure 2-10.)

Summand Selection. -- With reference to Figure 2-11 and LBDs 101-116, note that there are two summands, $G$ and $H$. Each of the summands is selected from among the several column registers (A for summand $G$ and $M, P$ or $Y$ for summand $H$ ), depending on the algorithm of the current instruction. (See Figure 2-11.) Summand G can be gated from the A-register with enable level EASTL+. If no selection is specified, the quiescent state of summand $G$ is zero. Similarly, summand $H$ can be gated from the M-register with enable levels EMSHL+ and EMSLL+, or from the one's complement of the M-register ( $\overline{\mathrm{M}}$ ) with ENSHL+ and ENSLL+, or from the P-register with EPSLL+, or from the Y-register with EYSHL+ and EYSLL+.


Figure 2-10. Sum Network Block Diagram


Figure 2-11. Summand Selection

Note that the enable levels for selecting the $M$ - and $Y$-registers are divided into a high and low order part to facilitate split word operations. The high order part of the input includes bits 1 through 7 and the low order part includes bits 8 through 16 .

Since summand $H$ is complemented relative to summand $G$ (note polarities of inputs from registers on LBDs 101 through 116 ), the absence of any input to summand $H$ renders it $177777_{8}$ rather than zero. In some algorithms, more than one register can be simultaneously selected for the same bits of summand $H$. When this occurs, summand H becomes the logical product (AND) of the selected registers. If $M$ and $\bar{M}$ are both selected, summand H becomes zero. This feature is used when data is merely transferred through the sum network with no arithmetic operations performed, as is the case in the interchange instructions and others.

Intermediate Functions. -- The intermediate functions comprise three high-speed gates per stage to produce the functions shown on Figure 2-12. These intermediate functions are used in the carry network and in the sum formation to be described. Rn is also used as a source of the assertion form of $G n$, when summand $H$ is equal to $177777_{8}$, for the data path controlled by signal ESMTS+.

Carry Network. -- This network (see Figure 2-13 and LBD 117) is a succession of stages alternately forming the assertion and negation of the carry. The carry network implements the functions $C_{n}$ and $\bar{C}_{n-1}$,

$$
\begin{aligned}
\text { where: } & C_{n}=\left(G_{n}+H_{n}\right)\left(G_{n} H_{n}+C_{n+1}\right) \text {, and } \\
& \bar{C}_{n-1}=\left(\bar{G}_{n-1}+\bar{H}_{n-1}\right)\left(\bar{G}_{n-1} \bar{H}_{n-1}+\bar{C}_{n}\right)
\end{aligned}
$$

Note that the ripple carry propagation and the new carry generation signals are not combined, but are made available on two and sometimes three wires. The carry signal is required in negation form from every stage and in assertion form from at least one of any two adjacent stages. The inverters at the right of Figure 2-13 complete this requirement without adding to the ripple delay.

To achieve even faster settling in the carry network it is necessary to anticipate the ripple carry at selected stages. This process is described with the following equations:

$$
\begin{aligned}
C_{7} & =\left(G_{7}+H_{7}\right)\left(G_{7} \cdot H_{7}+C_{8}\right) \\
C_{6} & =\left(G_{6}+H_{6}\right)\left(G_{6} \cdot H_{6}+C_{7}\right) \\
C_{5} & =\left(G_{5}+H_{5}\right)\left(G_{5} \cdot H_{5}+C_{6}\right) \\
& =\left(G_{5}+H_{5}\right)\left[G_{5} \cdot H_{5}+G_{6} \cdot H_{6}+\left(G_{6}+H_{6}\right) G_{7} \cdot H_{7}+\left(G_{6}+H_{6}\right)\left(G_{7}+H_{7}\right) C_{8}\right]
\end{aligned}
$$

A similar anticipation is applied in the generation of the carry from stages 12,8 , and 3 , as shown on Figure 2-14.


Figure 2-13. Carry Network Simplified Logic


Figure 2-14. Carry Network Simplified Block Diagram

The least significant stage of the sum network (bit l6) provides for the injection of a ONE or a ZERO as a pseudo-carry from a non-existent l7th stage. This function (ElKl7 from LBD 127) is used to offset the implicit -l value which summand $H$ assumes when no selection of registers $M, P$, or $Y$ is specified. The same function also completes the two's complementing action required in the SUB instruction.

During one algorithm (ERA) the sum network is used for forming the bit-by-bit exclusive-OR of summand $G$ and summand $H$, rather than their algebraic sums. For this purpose signal JAMKN is applied to the intermediate function logic, the carry network and the sum formation gates. The effect of a ground on this line is to suppress all carries, (i.e., the output of each stage of the sum network is identical to that which would exist if the carry from the preceding stage was a logical ZERO).

## Sum Formation and Strobing

The Boolean expression for the algebraic sum, $S=G+H$, can be manipulated into several equivalent forms:

$$
\begin{align*}
& S_{n}=\bar{G}_{n} \cdot \bar{H}_{n} \cdot C_{n+1}+\bar{G}_{n} \cdot H_{n} \cdot \bar{C}_{n+1}+G_{n} \cdot \bar{H}_{n} \cdot \bar{C}_{n+1}+G_{n} \cdot H_{n} \cdot C_{n+1} \\
& \bar{S}_{n}=\bar{G}_{n} \cdot \bar{H}_{n} \cdot \bar{C}_{n+1}+\bar{G}_{n} \cdot H_{n} \cdot C_{n+1}+G_{n} \cdot \bar{H}_{n} \cdot C_{n+1}+G_{n} \cdot H_{n} \cdot \bar{C}_{n+1} \\
& \bar{S}_{n}=\bar{G}_{n}\left(G_{n}+\bar{H}_{n}\right) \bar{C}_{n+1}+\left(G_{n}+H_{n}\right)\left(\bar{G}_{n}+\bar{H}_{n}\right) C_{n+1}+\left(G_{n}+\bar{H}_{n}\right) H_{n} \cdot \bar{C}_{n+1} \tag{1}
\end{align*}
$$

Still another form of this expression is produced by noting, in the middle term of equation (1), that:

$$
\begin{gather*}
\left(\bar{G}_{n}+\bar{H}_{n}\right) C_{n}=\left(\bar{G}_{n}+\bar{H}_{n}\right)\left(G_{n}+H_{n}\right)\left(G_{n} \cdot H_{n}+C_{n+1}\right)= \\
\left(\bar{G}_{n}+\bar{H}_{n}\right)\left(G_{n}+H_{n}\right) C_{n+1} \\
\text { Hence, } \bar{S}_{n}=\bar{G}_{n}\left(G_{n}+\bar{H}_{n}\right) \bar{C}_{n+1}+\left(\bar{G}_{n}+\bar{H}_{n}\right) C_{n}+\left(G_{n}+\bar{H}_{n}\right) H_{n} \cdot \bar{C}_{n+1} \tag{2}
\end{gather*}
$$

Equation (1) is used in the sum logic (Figure 2-15) of those stages (15, 13, 11, 9, 7, $6,4,2$ ) for which the carry from the previous stage is available in true form; equation (2) is implemented in the other stages.


Figure 2-15. Sum Formation

To satisfy timing requirements, the sum logic for stage 1 is extended by a process analogous to the carry anticipation discussed in the preceding section:

$$
\bar{S}_{1}=\overline{\mathrm{G}}_{1}\left(\mathrm{G}_{1}+\bar{H}_{1}\right) \overline{\mathrm{C}}_{2}+\left(\mathrm{G}_{1}+\mathrm{H}_{1}\right)\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right) \mathrm{C}_{2}+\left(\mathrm{G}_{1}+\overline{\mathrm{H}}_{1}\right) \mathrm{H}_{1} \cdot \overline{\mathrm{C}}_{2}
$$

where $C_{2}=\left(G_{2}+H_{2}\right)\left(G_{2} \cdot H_{2}+C_{3}\right)$
therefore,

$$
\begin{align*}
& \overline{\mathrm{S}}_{1}=\overline{\mathrm{G}}_{1}\left(\mathrm{G}_{1}+\overline{\mathrm{H}}_{1}\right) \overline{\mathrm{C}}_{2}+\left(\mathrm{G}_{1}+\overline{\mathrm{H}}_{1}\right) \mathrm{H}_{1} \cdot \overline{\mathrm{C}}_{2}+\left(\mathrm{G}_{1}+\mathrm{H}_{1}\right)\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right) \mathrm{G}_{2} \cdot \mathrm{H}_{2}+ \\
& \left(\mathrm{G}_{1}+\mathrm{H}_{1}\right)\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right)\left(\mathrm{G}_{2}+\mathrm{H}_{2}\right) \mathrm{C}_{3} \\
& \overline{\mathrm{~S}}_{1}=\overline{\mathrm{G}}_{1}\left(\mathrm{G}_{1}+\overline{\mathrm{H}}_{1}\right) \overline{\mathrm{C}}_{2}+\left(\mathrm{G}_{1}+\bar{H}_{1}\right) \mathrm{H}_{1} \cdot \overline{\mathrm{C}}_{2}+\left(\mathrm{G}_{1}+\mathrm{H}_{1}\right)\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right)\left(\mathrm{G}_{2}+\overline{\mathrm{H}}_{2}\right) \\
& \quad \mathrm{H}_{2}+\left(\mathrm{G}_{1}+\mathrm{H}_{1}\right)\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right)\left(\mathrm{G}_{2}+\mathrm{H}_{2}\right) \mathrm{C}_{3} \tag{3}
\end{align*}
$$

This is the function implemented on LBD 101.
Another special case appears on LBD 130, where the extended-sign-bit, $D_{0}$, is created by combining the carry, $C_{1}$, with extended summand signs, $G_{1}$ and $H_{1}$ :

$$
\bar{S}_{0}=\overline{\mathrm{G}}_{1} \cdot \overline{\mathrm{H}}_{1} \cdot \overline{\mathrm{C}}_{1}+\overline{\mathrm{G}}_{1} \cdot \mathrm{H}_{1} \cdot \mathrm{C}_{1}+\mathrm{G}_{1} \cdot \overline{\mathrm{H}}_{1} \cdot \mathrm{C}_{1}+\mathrm{G}_{1} \cdot \mathrm{H}_{1} \cdot \overline{\mathrm{C}}_{1}
$$

But,

$$
C_{1}=G_{1} \cdot H_{1}+\left(G_{1}+H_{1}\right) C_{2}
$$

$$
\overline{\mathrm{C}}_{1}=\overline{\mathrm{G}}_{1} \cdot \overline{\mathrm{H}}_{1}+\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right) \overline{\mathrm{C}}_{2}
$$

when

$$
\mathrm{C}_{2}=\left(\mathrm{G}_{2}+\mathrm{H}_{2}\right)\left(\mathrm{G}_{2} \cdot \mathrm{H}_{2}+\mathrm{C}_{3}\right)
$$

Hence,

$$
\begin{align*}
\overline{\mathrm{S}}_{0} & =\overrightarrow{\mathrm{G}}_{1} \cdot \overline{\mathrm{H}}_{1}+\overline{\mathrm{G}}_{1} \cdot \mathrm{H}_{1} \cdot \mathrm{C}_{2}+\mathrm{G}_{1} \cdot \overline{\mathrm{H}}_{1} \cdot \mathrm{C}_{2} \\
& =\overline{\mathrm{G}}_{1} \cdot \overline{\mathrm{H}}_{1}+\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right) \mathrm{C}_{2} \\
& =\overline{\mathrm{G}}_{1}\left(\mathrm{G}_{1}+\overline{\mathrm{H}}_{1}\right)+\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right)\left(\mathrm{G}_{2}+\mathrm{H}_{2}\right)\left(\mathrm{G}_{2} \cdot \mathrm{H}_{2}+\mathrm{C}_{3}\right) \\
\overline{\mathrm{S}}_{0} & =\overline{\mathrm{G}}_{1}\left(\mathrm{G}_{1}+\overline{\mathrm{H}}_{1}\right)+\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right)\left(\mathrm{G}_{2}+\overline{\mathrm{H}}_{2}\right) \mathrm{H}_{2}+\left(\overline{\mathrm{G}}_{1}+\overline{\mathrm{H}}_{1}\right)\left(\mathrm{G}_{2}+\mathrm{H}_{2}\right) \mathrm{C}_{3} \tag{4}
\end{align*}
$$

Addition. -- This paragraph contains a discussion dealing with the addition of two positive numbers, a positive and a negative number, and two negative numbers. These examples represent the three different combinations encountered in addition.

Arithmetic operations in a two's complement oriented machine are logically easier to implement because the sign need not be considered. The following examples show that in two's complement arithmetic, only binary additions are required regardless of the sign of the data words.

For discussion purposes a 5 -bit configuration is used (sign and 4 magnitude bits). The addition of two positive numbers is illustrated in Figure 2-16a. The contents of memory location is stored in the M-register and added to the contents of the A-register. The addition occurs in the sum network. The sum of the two numbers is transferred to the Aregister via the D-register.

The next case, a positive and a negative number is equally simple (Figure 2-16b). For this example the numbers +7 and -12 are to be added, the latter being in the A-register at the start of the addition.

All that needs to be done is to add A to the effective operand in memory (+7). The operand is transferred to the M-register and presented in summand $H$. The contents of $A$ is presented to summand $G$. The sum is in two's complement (-5).

Adding two negative numbers is no more difficult since both numbers are in two's complement. (Refer to Figure 2-16c.) The adding consists of presenting the contents of $M$ to summand $H$ (two's complement of -5 ) and presenting the contents of $A$ to summand $G(-9)$. The resultant sum is in two's complement (-14).


RP
Figure 2-16. Addition Examples

Subtraction. -- Two's complement subtraction is quite simple (see Figure 2-17). One of the numbers (the contents of $M$ ) is two's complemented prior to being added to the contents of $A$. This occurs at the input of summand $H$ with selection signals ENSHL and ENSLL, and carry injection signal ElKl7. The sum is transferred to $D$ to provide the result directly to A.

| $00111(+7)$ | $00111(+7)$ |
| :---: | :---: |
| $11010(\overline{+5})$ | $00100(-5)$ |
| $\frac{1}{00010}(+2)$ | $\frac{1}{01100(+12)}$ |
| $(0.17-(+5)$ | $(b .17-(-5)$ |

Figure 2-17. Subtraction Examples

All instructions in the central processor are performed sequentially and synchronously under the control of a two dimensional time grid. The two dimensions are fine and coarse. The fine dimension is controlled by the timing level generator (TLG). The coarse dimension is controlled by the phase-register which is discussed in later text.

At the heart of the time grid is the master clock oscillator (MCO). The MCO (LBD 118) generates three output waveforms, MCSET, MCRST, and MCTLG. The MCO is controlled by the start-stop logic (LBD 126) via the RUN flip-flop (RUNFF). When the computer is initialized, RUNFF is cleared and the MCO is at rest. Setting RUNFF starts the MCO through a five-epoch cycle. (See Table 2-1 and Figure 2-18.)

Table 2-1 MCO Periods

| Nominal |  |  |  |
| :---: | :---: | :---: | :---: |
| Duration (ns) | MCSET | MCRST | MCTLG |
| 120 | 0 | 0 | 0 |
| 15 | 1 | 1 | 0 |
| 75 | 1 | 1 | 1 |
| 15 | 1 | 0 | 1 |
| 15 | 1 | 0 | 0 |

The MCO continues to cycle until RUNFF is cleared with the MSTR CLEAR button on the control panel or with a programmed halt instruction (HLT). If the RUNFF is cleared during the MCRST pulse, no discontinuity is introduced into the MCO output waveforms. The MCO completes the cycle in progress and stops at the end of the fifth epoch (the trailing edge of MCSET).

Timing Levels. -- The timing level generator (TLG) controls the fine dimension of the timing grid (LBD ll8). Normally, the system cycles sequentially through four timing levels; TLIFF, TL2FF, TL3FF, and TL4FF. Only one of these four levels is present at any time and the level changes at the end of each MCO cycle. When the system is initialized (see Figure 2-8), the TLG is preset such that only timing level 3 (TL3) is present. Auxiliary flip-flops TL13F, TL23F, and TL24F are set. When the MCO is started, each MCTLG pulse changes the auxiliary flip-flops in accordance with the current primary timing level. Thus, TLl 3F is set during TLl and reset during TL3; TL23F is set during TL2 and reset during TL3; and TL24F is set during TL2 and reset during TL4. The states of the auxiliary flip-flops are then used (at the trailing edge of MCSET) to control the transition to the next timing level. (See Figure 2-19.)

During the execution of certain instructions (shifts and HLT) the sequence of timing levels is modified. At these times the transition from TL3 to TL4 is blocked and the TLG returns to TL2. This is a function of signal RPTT2 (repeat TL2) (Figure 2-19 and 2-20).


Figure 2-18. Master Clock Waveforms


3633
Figure 2-19. Master Clock Waveforms


Figure 2-20. Timing Level Generator Flow Chart

The only other unusual action in the TLG operation occurs when the DMA option is installed and is actively servicing a device. The transition from TL3 to TL4 is blocked and TL3 is cleared. Note that this does not interfere with the RPTT2 action just described.

NOTE
Generally, options are not treated in this manual, however, an exception is made in this case to give a complete definition of the TLG function.

When the DMA cycle has been completed, TL4 is set and the TLG, and central processor in general, proceed as if no interruption had taken place.

## Phase Register

The phase-register (LBD 119 and Figure 2-21) controls the second of two dimensions (coarse) of the timing grid described under the master clock. Three phases are sufficient for all central processor instruction sequences; the cycles are, Fetch (F), Indirect (I), and Execute (A). Each cycle starts with TLl and ends with TL4. The duration of a phase is thus at least four clock cycles. It can be longer for the following reasons.

If signal RPTT2 is present, TL2 and TL3 are repeated for a total of at least six clock cycles (TLl, TL2, TL3, TL2, TL3, TL4). Certain A-cycle instructions are terminated with the second TL4 rather than the first TL4. This is a function of the contents of the shift counter. During the first pass through TL4, the shift counter does not equal zero; the A-cycle is terminated on the second pass when the shift counter is forced to zero. (See shift counter discussion.) The last example occurs during an indirect cycle when it is uninterrupted during multi-level indirect addressing.

Two versions of each phase are generated, an early and late cycle. For example, the F-cycle consists of FCYEF and FCYLF (F-cycle early and late, respectively). FCYEF is established during TL4 of the previous cycle, and is available for use in controlling actions during TLl and TL2. FCYLF is copied from FCYEF during TLl for use in controlling actions during TL3 and especially TL4. Some exceptions are made to these rules during TL2 and TL3 to equalize loading on the phase flip-flops.

## Shift Counter

The shift counter (LBD 121) is a 6-bit counter which operates in conjunction with the phase-register to extend the execution of those instructions requiring more time. The F-cycle is extended for shift and HLT instructions. The A-cycle is extended for JST, IRS, and others.

During TLl of the fetch cycle of each central processor instruction, the shift counter is cleared to zero and remains in this state throughout the majority of operations. However, during the first TL3 of a shift instruction, for example, the shift counter is loaded from the instruction address field. This reflects the two's complement of the number of places to be shifted. At the end of TL3, the non-zero content of the shift counter enables the generation of control signal RPTT2 (repeat TL2) as previously described. TL2 is repeated as many times as is required to complete the designated number of shifts. Thus, the shift counter is responsible for determining the duration of the instruction ( $0.96 \mu \mathrm{sec}$ plus $0.48 \mu \mathrm{sec}$ per shift).


Figure 2-21. Phase Register Flow Chart

## Data Storage

The various data storage registers in the central processor are formed with crosscoupled gates. With rare exceptions, all data transfers into these registers are performed by clearing all bits of the registers and then setting selected bits of the register to the desired state. (The D register is cleared by setting it to all ONEs.)

These two steps are actually carried out in overlapping fashion using the MCRST and MCSET master clock signals. Figure 2-22 is a simplified logic diagram of a typical data transfer depicting the control and timing of these paths. The numbers in parenthesis denote the latest times at which various key signals stabilize (measured in nanoseconds from the end of the previous MCO cycle). The clearing (MCRST) and setting (MCSET) signals reach the receiving register simultaneously. Proper operation is ensured by the earlier termination of MCRST, combined with the common collector connection of the set gate to the flipflop. (See Figure 2-22.)

## Operation Decoding

The output of the F-register is used at the input of two binary-to-octal decoders (LBD 120) to develop signals for the various Op Codes used in the central processor. The F-register is loaded from the M-register during an F-cycle. With reference to Table 2-2, note that bit F03 enables only one of the two decoders at a time. Bits F04, F05, and F06 determine the specific Op Code.

Table 2-2.
Op Code Decoding

| Op Code | F03 | F04 | F05 | F06 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IRSOP - | 1 | 0 | 1 | 0 |  |
| JSTOP - | 1 | 0 | 0 | 0 | AlC27-A |
| IOG RP- | 1 | 1 | 0 | 0 | $\int($ LBD120) |
| ANAOP- | 0 | 0 | 1 | 1 |  |
| LDAOP- | 0 | 0 | 1 | 0 |  |
| JMPOP- | 0 | 0 | 0 | 1 |  |
| OPG00- | 0 | 0 | 0 | 0 |  |
| SUBOP- | 0 | 1 | 1 | 1 | $\left\{\begin{array}{l} \text { A1C28-A } \\ (\text { LBD 120) } \end{array}\right.$ |
| ADDOP- | 0 | 1 | 1 | 0 |  |
| ERAOP- | 0 | 1 | 0 | 1 |  |
| STAOP- | 0 | 1 | 0 | 0 | , |

Certain similar instructions are grouped for convenience in the DDP-416. These groups are:
a. OPG00
d. OPGJS
b. OPG 3 C
e. OPGNS
c. OPGAA
f. OPGWR

OPG00 instructions have zeros in bit position M03 through M06. OPG 3C instructions are three cycle memory reference instructions. These include JST and IRS. The OPGAA instructions are those memory reference instructions that utilize the A-register during an A-cycle (with some exceptions). These include LDA, ANA, ERA, ADD, and SUB. OPGJS are those that jump or skip such as the JMP, JST, IRS, and skip enabled instructions.

Instructions involved with negative sums belong to the OPGNS instructions. They are SUB and IRS.

A write read control group, OPGWR, includes instructions STA, IRS, and JST.


Figure 2-22. Clock Timing of Typical Data Transfer

## INTR ODUC TION

This section contains a complete description of the memory system used in the DDP-416 computer. The following descriptive data is supplemented by the Function Index (Table 2-1) contained in Volume II, and by the logic and mechanical drawings contained in Volume III of these instructions. Descriptions of the $\mu$-PAC integrated circuit modules used in the memory are contained in the Appendix.

## MEMOR Y S YSTEM DESCRIPTION

The computer Magnetic Core Memory (see Figure 2-23) is a high-speed, digital storage device capable of storing a maximum of 16 bits (l 7 jits with parity option) of information in 4,096 or 8,192 randomly accessible locations. Maximum system memory capacity is 16,384 words and is determined by the complement of 4 K and 8 K memory modules in the system.


Figure 2-23. Memory Block Diagram

The memory is controlled by the computer and consists of the magnetic core array and associated control, timing, selection and sensing circuits. Data is stored in arrays of four 30 MIL OD by 18 MIL ID ferrite cores and selection is accomplished by three-wire, coincident-current techniques. Core switching time and frequency characteristics of the logic and driving circuitry contribute to a $0.96-\mu \mathrm{sec}$ full cycle time and a $0.48-\mu \mathrm{sec}$ access time. Data storage within the memory is both permanent and non-destructive. Exclusive use of monolithic circuitry and silicon conductors plus temperature compensation of drive currents with respect to stack temperature permits reliable operation between $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$.

Memory address signals are received from the address bus at the beginning of any
memory operation. The address inputs select the location of data stored within the core array. During a memory-load (clear-write) cycle, data to be stored is received from the computer M-register and, at the appropriate time in the cycle, data is transferred to the selected address in the memory core array. During a memory-unload (read-regenerate) cycle, the data word at the selected location is first transferred to the M-register and then regenerated (rewritten) into the core array.

A wide range of available memory capacities is made possible through the use of 4,096 and 8,192 -word integrated circuit memory modules. The modules are designed to provide complete interchangeability and simplicity of storage expansion. Maximum storage capacity can be attained without sacrificing system performance capabilities.

## MEMORY SYSTEM LAYOUT

The memory system is made up of as many as four independent memory modules, each of which is relocatable. To determine memory module location, reference should be made to the computer configuration drawing supplied as part of the documentation unique to the system since the location may vary from one system to another. Modules are mounted in the standard computer tilt-type drawers.

Each module consists of a mechanically coherent connector plane assembly, a core stack, necessary $\mu$-PACs and a drive line terminating resistor plate assembly. The resistor plate assembly is permanently attached to the connector plane assembly by the resistor plate cable wiring.

## LOGIC SIGNAL LIST

Logic signals used in the memory are identified and defined in the Functions Index contained in Volume II (Table 2-1) of this manual. Assertion signals (+6v true) are labeled "+" and negation signals (0v true) are labeled "-". Amplified signals have a letter following the polarity indicator (e.g., XXXXX+A).

## MEMORY SPECIFICATIONS

## Capacity:

$16 \mathrm{~K}, 12 \mathrm{~K}, 8 \mathrm{~K}$ or 4 K randomly addressable 16 -bit (or 17 -bit) words.

Storage Mode:
Coincident-current magnetic core array (2-1/2 D, 3-wire)
Cycle Time:
$\underline{\text { Access Time: }}$
$0.48 \mu \mathrm{sec}$
Input/Output Levels
Passive: +6 volts
Active: GND

## MEMOR Y CYCLE TIMING (See Figure 2-24)

For each memory cycle, the CPU must provide the memory with an address, a start signal and a read or write indication. Once the cycle has been initiated, another cannot be started until $0.96 \mu \mathrm{sec}$ has elapsed.


Figure 2-24. Interface Timing Requirements

During a read cycle, information will be available to the CPU no more than $0.48 \mu \mathrm{sec}$ (access time) after the cycle is initiated. An additional $0.48 \mu s e c$ is required for the memory to regenerate the information. If the memory is performing a write cycle, information must be made available to the memory within $0.60 \mu \mathrm{sec}$ after cycle initiation.

## INPUT/OUTPUT CABLE PIN ASSIGNMENTS

Table 2-3 lists I/O Cable Pin Assignments.

Table 2-3.
Memory Input-Output Cable Pin Assignments

| Location C68 \& B68 |  | Location C67 | Location C68 \& B68 |  | Location C67 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin | Signal | Signal | Pin | Signal | Signal |
| 1 | Y16XX+ | M01XX - | 18 | Yl2XX - | MD02X - |
| 2 | Y15XX+ | M02XX - | 19 | Y11XX - | MD03X - |
| 3 | Yl4XX + | M03XX - | 20 | Y10XX - | MD04X - |
| 4 | Y13XX+ | M04XX - | 21 | Y09XX - | MD05X - |
| 5 | Y12XX+ | M05 XX - | 22 | Y08XX - | MD06 X - |
| 6 | Y11XX+ | M06 XX - | 23 | Y07XX - | MD07X - |
| 7 | Y10XX + | M07XX - | 24 | Y06XX - | MD08X - |
| 8 | Y09XX + | M08XX - | 25 | Y05XX - | MD09X - |
| 9 | Y08XX + | M09XX - | 26 | Y04XX- | MDI0X - |
| 10 | Y07XX+ | Mioxx- | 27 | M15XX- | MDIIX - |
| 11 | Y06XX+ | M11XX - | 28 | MCSET+ | MD12X- |
| 12 | Y05XX + | M12XX - | 29 | RRCXX + | MDI3X- |
| 13 | Y04XX + | M13XX- | 30 | MEMCI | MD14X - |
| 14 | Y16XX- | M14XX - | 31 | M17XX - | MD15X- |
| 15 | Y15XX - | BANKX - | 32 | M16XX - | MD16X- |
| 16 | Y14XX - | MD17X- | 33 | GND | GND |
| 17 | Y13XX- | MD01X - | 34 | $+6 \mathrm{v}$ | $+6 \mathrm{v}$ |

## PRINCIPLES OF OPERATION

## Storage Element

Information is stored in a three-dimensional array of 18 mil ID by 30 mil OD ferrite cores. Each core may be individually set to one of two possible magnetic states thereby representing one bit of binary information. Nonvolatile storage is made possible by core B-H characteristics which approximate a rectangular hysteresis loop. The core state is identified by the polarity of flux within the toroid structure. The switching mechanism may be qualitatively understood by examination of the B-H loop shown in Figure 2-25.

The $H$ represents magnetizing force proportional to current magnitudes linking the toroid. The B symbolizes magnetic flux density within the core. The device characteristic
is useful since the B-H relationship is extremely nonlinear and irreversible. For example, if a core is initially in state 0 , as magnetizing force is increased, $B$ is slightly affected until $H$ approaches $H_{1}$. As $H$ increases from $H_{1}$ to $H_{2}$, total flux reversal occurs (path a). At $H_{2}$, the core may be considered saturated in the opposite state such that an additional increase in H cannot significantly alter B . Irreversibility is shown by the fact that, as H is relaxed from $H_{2}$ to 0 , $B$ returns to state 1 rather than starting point 0 . However, state 0 can again be realized by applying sufficient $H$ of opposite polarity to traverse path $b$.


Figure 2-25. Typical B-H Characteristics

The thresholdcharacteristic of the device allows its use in a coincident-current selection scheme such as that shown in Figure 2-26. Each core in the array is linked by an $X$ - and Y-drive line. Subscripts $R$ and $W$ refer to read and write and + and - are polarity (direction) indicators. The current magnitude of IY or IX ${ }_{R}$ corresponds to $H_{1}$, or less, and their sum corresponds to a field exceeding $H_{2}$. Currents of this magnitude entering a core from the same side will produce a field exceeding $H_{2}$. Currents entering from opposite sides will have mutually cancelling fields resulting in $H=0$. Currents $\mathrm{IX}_{\mathrm{R}}$ and $\mathrm{IX}_{\mathrm{W}}$ have the same amplitude but opposite polarity as do IY + and IY-.

Each X- and Y-drive line links two cores in one bit array. The X-drive line is common to all bits. However, each bit has its own Y-drive lines. Prefixes 01 and 05 on the drive lines correspond to bits 1 and 5, respectively. Bits 1 and 5 are used in this example because they are physically located in the top and second planes in 4 K and 8 K memories.

If one X - drive line and one Y - drive line are energized, only one core in the entire array will see a magnetic field strong enough to cause it to change state. For example, if Xl and 01 Yl are energized with $I X_{R}$ and $I Y+$, core $C_{1} l 1+$ will be switched to the clockwise magnetic state (if not already in that state). $C_{1} 11$ - is subjected to a net field of zero


Figure 2-26. Coincident Current 2-1/2D Selection, Core Memory of 6 Words, 2. Bits
and all other cores linked by $0 l Y l$ and or Xl are subjected to half-currents. Consequently, a unique core address can be selected by energizing an X - drive line and one Y - drive line per bit.

Consider a read operation with all cores in array one (bit l) in the counterclockwise magnetic state (ZERO) and all cores in array five (bit 5) in the ONE state. Assume that IY + drive currents flow in lines $01 Y 1$ and $05 Y 1$ and $X_{R}$ current flows in line XI. Core $C_{1} 11+$ is switched to the ZERO state and the resultant flux change appears as a differential voltage at the sense winding terminals (SW01). This voltage is amplified, strobed, and standardized, setting the corresponding M-register stage to a ONE. If the direction of the $Y$ - drive current is reversed (IY-), core $C_{1} 11$ - will be switched. Core $C_{5} 11+$ was in the ZERO state so the currents drive the core further into saturation. This results in a flux change too small to be recognized by the sense amplifier. Core $C_{5} 11$ - is subjected to a net field of ZERO.

After the read operation, both cores at the selected address have been interrogated and the stored information has been transmitted to the central processor. Since the readout was destructive, the previously stored information must be reinserted during the write portion of the cycle. The M-register in the CPU presents the data to be restored in memory. This data, which is transmitted to the memory on lines MXXXX-, controls the Y-drive currents. Bit-1 currents flow, but there is no current in 05 Y 1 because the bit -5 data input is in the ZERO state. The result is that core $C_{1} l l+$ is switched to the ONE and core $C_{5} l l+$ remains in the ZERO state. All other cores remain in their original state.

## ADDRESSING AND SELECTION

## Address Inputs

Twenty-seven address lines control the memory selection circuits. These lines are described in the following paragraphs.

Thirteen address input lines (Y04XX + through Yl6XX+) provide the memory with the true binary coded address to be accessed. The address input complements (Y04XXthrough Yl6XX-) are also provided. One additional line (BANKX-) from the CPU will, when at 0 volt, select its associated memory module. When the BANKX-line attached to a given memory is at +6 volts, the digit drivers in that module are disabled. In addition, although the $X$-drivers turn on, and the timing is generated as in normal operation, core states within the module remain unchanged.

## Decoding and Selection

A simplified diagram of address decoding and selection for a typical bit (bit l) of an 8 K memory is given in Figure 2-27. Each address line shown represents a binary bit. Four bits are transferred to the X - switches and four to the $\mathrm{X}-$ sinks. The $\mathrm{X}-\mathrm{switches}$ uniquely enable one of 16 read/write output pairs going to the $X$ - diode matrix. The $X-$ sinks select one of $16 \mathrm{read} / \mathrm{write}$ buses, and the selected bus enables one of 16 drive lines.


Figure 2-27. Address Decoding and Selection

Only one of these drive lines is connected, at the opposite end, to an enabled diode matrix. Thus, only one of the 256 X - drive lines is selected.

Y-selection is accomplished in a manner similar to $X$ - selection except that a readwrite interchange is included. This operation constitutes changing the direction rf read and write $Y$ - currents with respect to X - currents. It is accomplished by making read and write timing inputs a function of $Y 10 X X$ and results in less decoding circuitry being required. Selection of one of 32 effective Y-drive lines is made by selecting one of 16 wires. When Yl0XX is a ZERO, the YSWRL+ and YSKRL+ signals are at +6 volts during the read portion of the cycle. Signals YSWRH+ and YSKRH+ are at +6 volts during the write portion. If YlOXX is a ONE, YSWRH+ and YSKRH + are $a t+6$ volts at read time and YSWRL+ and YSKRL + are at +6 volts at write time. An $X$ - drive line intersects with a $Y$ - drive line at two cores, as shown in Figure 2-27. The relationship between $X$ - and Y-currents (as controlled by Y $10 X X$ ) defines which one of two cores is addressed.

The 4 K decoding and selection method is similar to that described for 8 K memories. The exception is that only 128 X - lines are selected in 4 K memories.

Address decoding and X - drive line selection for 8 K memories is shown in Table 2-4. The X - switch (XD01 through XD32), X- sink (XB01 through XB16), and X-drive line (X1 through X 256 ) are shown selected by a given address. The X - selection for 4 K memories is the same except that X - switch outputs XDl 7 through XD32 are not required. The stack location shown in the table refers to the location as shown on the memory coding drawing (refer to Volume III). Referring to Table 2-4 assume address inputs 4, 12, 15, 16 are in the ONE state ( +6 volts) and 5, 11, 13, 14 are in the ZERO state ( 0 volt). Read switch XD31 (stack location N2S01) and sink XB0l (stack location WlA01) are artivated and X-read current flows in drive line X242.

Address decoding and $Y$ - drive line selection for both 4 K and 8 K memories is shown in Table 2-5. The plane locations refer to the Y - switch and sink outputs to the Y-core plane. Stack connections for a given bit can be determined from the decoding tables and the bit location diagram. For example, read switch YD07 and sink YB03 are selected in bit 5 of an 8K memory by address Y06XX, Y07XX, Y08XX, Y09XX and Yl0XX (10-110). Activating switch YD07 (stack location Q1U01) and sink YB03 (stack location QlT03) selects drive line Yl9.

Figure 2-28 is a simplified diagram of the Y - selection electronics for one 8 K bit. The selection switches are controlled by YSKRH+X and YSKRL+X. Enabling signals for the selection switches and sinks are ENYSW +X and ENSKI +X , respectively. The address inputs are decoded by the amplifier (PA) circuits. The MXXXX - input controls the Y-switches as a function of the input data during write time. The BANKX +X input is used to enable selection of $Y$ - switches and sinks when the module is to be selected.

Assume that the address levels are decoded so that the ENSKl +X signal enables Y sink power amplifier PAl and that ENYSW $+X$ has enabled a similar $Y$ - switch amplifier. During the read portion of the cycle, YSKRL+X causes current to flow in the transformer associated with PAl. The secondary of the transformer turns on transistor Q4 and charging current flows to $-V$ in drive lines $Y 1, Y 5, Y 9$ and $Y 13$. A short time after $Y S K R L+X$

Table 2-4.
X-Decoding and Selection

1

| YXXXX |  |  |  | $\begin{gathered} \text { X-Switch } \\ \text { (XD) } \end{gathered}$ |  | Stack Location |  | X-Drive Line |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 12 | 15 | 16 | Read | Write | Read | Write |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 1 | 2 | N2B01 | 02 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | 1 | 3 | 5 | 7 | 9 | 11 | 13 | 15 |
| 0 | 0 | 0 | 1 | 3 | 4 | N2C01 | 02 | 18 | 20 | 22 | 24 | 26 | 28 | 30 | 32 | 17 | 19 | 21 | 23 | 25 | 27 | 29 | 31 |
| 0 | 0 | 1 | 0 | 5 | 6 | N2D01 | 02 | 34 | 36 | 38 | 40 | 42 | 44 | 46 | 48 | 33 | 35 | 37 | 39 | 41 | 43 | 45 | 47 |
| 0 | 0 | 1 | 1 | 7 | 8 | N2E01 | 02 | 50 | 52 | 54 | 56 | 58 | 60 | 62 | 64 | 49 | 51 | 53 | 55 | 57 | 59 | 61 | 63 |
| 0 | 1 | 0 | 0 | 9 | 104 | N2F01 | 02 | 66 | 68 | 70 | 72 | 74 | 76 | 78 | 80 | 65 | 67 | 69 | 71 | 73 | 75 | 77 | 79 |
| 0 | 1 | 0 | 1 | 11 | 12 | N2G01 | 02 | 82 | 84 | 86 | 88 | 90 | 92 | 94 | 96 | 81 | 83 | 85 | 87 | 89 | 91 | 93 | 95 |
| 0 | 1 | 1 | 0 | 13 | 14 | N 2 HOL | 02 | 98 | 100 | 102 | 104 | 106 | 108 | 110 | 112 | 97 | 99 | 101 | 103 | 105 | 107 | 109 | 111 |
| 0 | 1 | 1 | 1 | 15 | 16 | N2J01 | 02 | 114 | 116 | 118 | 120 | 122 | 124 | 126 | 128 | 113 | 115 | 117 | 119 | 121 | 123 | 125 | 127 |
| 1 | 0 | 0 | 0 | 17 | 18 | N2K01 | 02 | 130 | 132 | 134 | 136 | 138 | 140 | 142 | 144 | 129 | 131 | 133 | 135 | 137 | 139 | 141 | 143 |
| 1 | 0 | 0 | 1 | 19 | 20 | N2L01 | 02 | 146 | 148 | 150 | 152 | 154 | 156 | 158 | 160 | 145 | 147 | 149 | 151 | 153 | 155 | 157 | 159 |
| 1 | 0 | 1 | 0 | 21 | 22 | N2M01 | 02 | 162 | 164 | 166 | 168 | 170 | 172 | 174 | 176 | 161 | 163 | 165 | 167 | 169 | 171 | 173 | 175 |
| 1 | 0 | 1 | 1 | 23 | 24 | N2N01 | 02 | 178 | 180 | 182 | 184 | 186 | 188 | 190 | 192 | 177 | 179 | 181 | 183 | 185 | 187 | 189 | 191 |
| 1 | 1 | 0 | 0 | 25 | 26 | N2P01 | 02 | 194 | 196 | 198 | 200 | 202 | 204 | 206 | 208 | 193 | 195 | 197 | 199 | 201 | 203 | 205 | 207 |
| 1 | 1 | 0 | 1 | 27 | 28 | N2Q01 | 02 | 210 | 212 | 214 | 216 | 218 | 220 | 222 | 224 | 209 | 211 | 213 | 215 | 217 | 219 | 221 | 223 |
| 1 | 1 | 1 | 0 | 29 | 30 | N2R01 | 02 | 226 | 228 | 230 | 232 | 234 | 236 | 238 | 240 | 225 | 227 | 229 | 231 | 233 | 235 | 237 | 239 |
| 1 | 1 | 1 | 1 | 31 | 32 | N2S01 | 02 | 242 | 244 | 246 | 248 | 250 | 252 | 254 | 256 | 241 | 243 | 245 | 247 | 249 | 251 | 253 | 255 |


| Y XXXX |  |  |  | $\begin{gathered} \text { X-Sink } \\ \text { (XB) } \end{gathered}$ | Stack <br> Location |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 11 | 13 | 14 |  |  |
| 0 | 0 | 0 | 0 | 1 | W 1 A 01 |
| 0 | 0 | 0 | 1 | (2) | W1A02 |
| 0 | 0 | 1 | 0 | 3 | WlA03 |
| 0 | 0 | 1 | 1 | 4 | WlA04 |
| 0 | 1 | 0 | 0 | 5 | W1A05 |
| 0 | 1 | 0 | 1 | 6 | W1A06 |
| 0 | 1 | 1 | 0 | 7 | W1A07 |
| 0 | 1 | 1 | 1 | 8 | W1A08 |
| 1 | 0 | 0 | 0 | 9 | W1A09 |
| 1 | 0 | 0 | 1 | 10 | WlAl0 |
| 1 | 0 | 1 | 0 | 11 | W1All |
| 1 | 0 | 1 | 1 | 12 | W1A12 |
| 1 | 1 | 0 | 0 | 13 | WlAl 3 |
| 1 | 1 | 0 | 1 | 14 | W1A14 |
| 1 | 1 | 1 | 0 | 15 | W1A15 |
| 1 | 1 | 1 | 1 | 16 | W1A16 |

NOTE 1. If Y04XX is true in a selected 4096 memory module, the memory interrogation will be ignored. This should only result from a program error.

Table 2-5.
Y-Decoding and Selection

| YXXXX |  |  | $\begin{gathered} \text { Y-Switch } \\ \text { (YD) } \end{gathered}$ |  | Plane Location |  | Y-Drive Line* |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 08 | 09 | 10 | Read | Write | Read | Write |  |  |  |  |
| 0 | 0 | 0 | 1 | 2 | 1 U03 | 07 | 2 | 30 | 26 | 6 |
| 0 | 0 | 1 | 2 | 1 | 1 U07 | 03 | 4 | 32 | 28 | 8 |
| 0 | 1 | 0 | 3 | 4) | 1 U08 | 66 | 10 | 22 | 18 | 14 |
| 0 | 1 | 1 | 4 | 3 | 1 U06 | 08 | 12 | 24 | 20 | 16 |
| 1 | 0 | 0 | 5 | 6 | 1 U04 | 02 | 3 | 27 | 31 | 7 |
| 1 | 0 | 1 | 6 | 5 | 1 U02 | 04 | 1 | 25 | 29 | 5 |
| 1 | 1 | 0 | 7 | 8 | 1 U01 | 05 | 11 | 23 | 19 | 15 |
| 1 | 1 | 1 | 8 | 7 | 1 U05 | 01 | 9 | 21 | 17 | 13 |


| YXXXX+ |  |  | $\begin{gathered} \text { Y-Switch } \\ \text { (YD) } \end{gathered}$ |  | Plane Location |  | Y-Drive Line ${ }^{\text {\% }}$ :* |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 08 | 09 | 10 | Read | Write | Read | Write |  |  |  |  |
| 0 | 0 | 0 | 1 | 2 | 3 U06 | 08 | 23 | 11 | 15 | 19 |
| 0 | 0 | 1 | 2 | 1 | 3 U 08 | 06 | 21 | 9 | 13 | 17 |
| 0 | 1 | 0 | 3 | 4 | 3 U 03 | 07 | 31 | 3 | 7 | 27 |
| 0 | 1 | 1 | 4 | 3 | 3 U 07 | 03 | 29 | 1 | 5 | 25 |
| 1 | 0 | 0 | 5 | 6 | 3 U 02 | 04 | 30 | 6 | 2 | 26 |
| 1 | 0 | 1 | 6 | 5 | 3 U04 | 02 | -32 | 8 | 4 | 28 |
| 1 | 1 | 0 | 7 | 8 | 3 U 05 | 01 | -22 | 10 | 14 | 18 |
| 1 | 1 | 1 | 8 | 7 | 3 U 01 | 05 | 24 | 12 | 16 | 20 |


| YXXXX+ |  | $\begin{gathered} \text { Y-Sink } \\ \text { (YB) } \\ \hline \end{gathered}$ | Plane Location |
| :---: | :---: | :---: | :---: |
| 06 | 07 |  |  |
| 0 | 0 | 1 | 1 TOl |
| 0 | $\ldots$ | 2 | 1 T04 |
| 1 | 0 | 3 | 1 T03 |
| 1 | 1 | 4 | 1 T02 |


| $\mathrm{YXXXX}+$ |  |  | $\mathrm{Y}-$ Sink <br> (YB) |
| :---: | :---: | :---: | :---: |
| 06 | 07 | Plane <br> Location |  |
| 0 | 0 | 1 | 3 T 04 |
| 0 | 1 | 2 | 3 T 01 |
| 1 | 0 | 3 | 3 T 02 |
| 1 | 1 | 4 | 3 T 03 |

* Use table for 4 K and 8 K bits $1,2,5,6,9,10,13,14,17$
** Use table for 4 K and 8 K bits $3,4,7,8,11,12,15,16$


Figure 2-28. Simplified Decoding and Selection Matrix
becomes +6 volts. YSWRL occurs and turns on $Q 1$ (assuming BANKX +X is at +6 volts). Read current flows from $+V$, through $R 2, Q 1, C R 2$, Yl and $Q 4$, to $+V$. Because of the orientation of the core array, only the core on the A half of drive line Yl will switch. The output of the selected core is sensed and ultimately sets the data register to a ONE.

The address levels and enabling inputs (ENSKl +X and ENYSW +X ) are the same during the write portion of the cycle. When the timing inputs (YSWRH+X and YSKRH+X) are generated, transistors Q2 and Q3 are turned on. This reverses Y-drive current polarity and write current flows from $+V$ through $Q 3, Y 1, C R 1, Q 2$ and $R 3$, to $-V$. The coincidence of X - and Y - drive currents results in the generation of a ONE in the selected core.

Write Y - drive current flows only if the data bit is at 0 volt. If a ZERO is to be written into the selected core, MXXXX will be at +6 volts and the $Y$ - switch is prevented from turning on. The selected core receives only an $X$ - write current so it remains in the ZERO state.

If Y10XX is in the ONE state, read current flows through R3, Q2, CR1, Yl and Q3. Similarly, write current flows through R2, Q1, CR2, Yl, and Q4. This results in the selection of a core in the B half of Yl.

The selection method shown in Figure 2-28 used for $X$ - and $Y$ - selection in 4 K and 8K memories. Y-selection is the same for both memories. However, 4 K memories require fewer X - selection switches than 8 K memories.

## TIMING AND CONTROL

The logical functions associated with the control and distribution of memory functions are shown in the logic diagrams. Timing diagram for the standard memory is shown in LBD No. 162 of Volume III.

## Operating Modes

Since the DDP-416 memory does not contain registers, operation in the clear-write mode is almost identical to that of the read-restore mode. The exception is that during clear-write operation, the read-restore command ( $\mathrm{RRCXX}+$ ) is at 0 volt and the sense amplifier strobe is disabled. When the strobe is disabled, no data can be presented on the data output lines. The state of RRCXX+ does not affect internal timing.

Internally Generated Timing
A memory cycle is initiated by the simultaneous assertion of the master clock input (MCSET+) and memory cycle enable (MEMCI+). If the memory is busy, input commands will not be accepted until the full memory cycle is completed. The memory is busy if either MBSYL- or RCYFl- is active.

Simultaneous assertion of MBSYL-, RCYFl-, MEMCI+ and MCSET+ will initiate a memory cycle. A flip-flop on the CM-003 $\mu$-PAC will be set, generating a series of pulses. The timing of these pulses is determined by delay-line jumpers. The flip-flop is reset by
a signal from the delay line, thus controlling the output pulse width. Output pulse widths may be increased by performing an OR function at the inputs to the timing amplifiers on the CM-003. The reset output of the CM-003 flip-flop is used to generate a memory-busy indication during the first portion of a memory cycle.

Timing pulses generated by the CM-003 are used to (l) enable $X$ - and $Y$ - switches and sinks, (2) time the selection of $X$ - and $Y$ - switches and sinks, (3) generate a strobe pulse for the sense amplifiers, and (4) initiate a similar series of pulses at the write timing distributor. No strobe pulse is generated by the write timing distributor.

The strobe pulses ( S TRBl+X) sample the core signal during the read portion of the cycle. The sampling interval is chosen for appropriate signal and noise conditions.

The read CM-003 generates a read pulse on the ENSKl + outputs, enabling the Xand $Y$ - current sinks sclected by the decoded address. The selected $X$ - and $Y$ - switches are then enabled by the ENYSW + signal. The read-write interchange is implemented by gating the Yl0XX input with RYSW +, RSKAI+, WYSWA+ and WSKAl+. YSWRL+ or YSWRH+ are never true simultaneously (if one is a read pulse, the other must be a write pulse). Both signals turn on Y-switch currents. Similarly, Y- sink activate pulses YSKRL+ and YSKRH+ are generated by interchanging RSKAl+ and WSKAl+ as a function of YloXX.

## Regeneration Loop

A block diagram of the regeneration loop for bit 1 is shown in Figure 2-29. If a read operation is to be performed, the M-register in the CPU is reset within 330 ns after the start of a cycle. During the write portion of every cycle, input data will be available from the M-register no later than 600 ns after the cycle is initiated. When a read operation is performed, the $M-r e g i s t e r$ is set if the sense amplifier output is activated ( 0 volt = ONE).

There is one sense amplifier for every 4,096 cores. A bit read out of the core stack will be sensed by one of the sense amplifiers. The amplifier outputs are ORed together so that an output from either amplifier will set the corresponding M-register stage. The Mregister output is gated with the read data timing signal (RDATA-). When the register is a ONE, the write $Y$ - switch is turned on and the addressed core is switched to a ONE state. If the core output is a $Z=R O$, the register remains reset, write $Y$ - drive current does not flow and the selected core remains in the ZERO state.

The CM-032 $\mu$-PAC (see Appendix for complete description) is used for the sense amplifier and cable driver in an 8 K memory. A 4 K memory uses CM-033 $\mu$-PACs, which are the same as the CM-032 except that only one sense amplifier per bit is used.

## Memory Retention

The magnetic core array does not require power to provide its static memory capability. A pulse of power is required to switch cores from one state to the other. However, the pulse is not necessary to hold cores in their respective states. Because of the retentivity of the core magnetic material, the cores will remain in the state to which they have been switched. If power is removed, or lost, the magnetic core array will retain stored information indefinitely.


3653
Figure 2-29. Regeneration Loop Simplified Diagram

## POWER DISTRIBUTION

DC Power
The memory de power cable connects the memory to the RP-61 Power Supply. The dc power is distributed through the memory via laminated power buses, except for $-6 v$ which is wire-wrapped to those PACs requiring this voltage. The dc and chassis grounds are isolated from each other. The memory coding drawing in Volume III shows memory dc power terminals. The 24 v floating supply is referenced to ground by two resistors. The -24 v and +24 v outputs are approximately one half the nameplate value when measured to ground (e.g., the +24 v output is +11 v to ground and -24 v is 1 l v to ground when the 24 v setting is 22 v ).

This section contains a discussion of the ASR-33/35 teletype interface logic. The interface logic is designed to function with either the ASR-33 or ASR-35. Either model of the ASRs and the interface logic provide the capability for reading paper tape, punching paper tape, generating hard copy from computer data, and providing a keyboard input to the computer. The teletype can be used in either on-line or off-line modes. The abbreviation ASR as used herein refers to either the ASR-33 or ASR-35.

The ASR is an input/output device that transmits data serially over a two-wire line. One line is the signal line and the other is the return line. When transferring a character from the ASR to the computer, the character is shifted serially over the signal line into a 9 -bit buffer register. The transfer from the buffer register to the computer is in parallel (input mode). When a character is transferred from the computer to the ASR the process is reversed. The character is transferred in parallel via the output bus to the buffer register. The character is shifted through the buffer register and out over the signal line to the ASR (output mode).

An ASR character consists of an ll-bit code. It is made up of marks and spaces, analogous to logic ONE and ZERO. Approximately 65 ma of current in the signal line constitute a marking condition. No current flow indicates a space. The quiescent state of the $A S R$ is the marking condition.

The first bit of an ll-bit character code is the start pulse and is always a space. Bits 2 through 9 are the information bits and can be any combination of marks and spaces. Bits 10 and 11 are always marks and denote the end of a character transmission.

## NOTE

All referenced LBDs are contained in Volume III of this manual.

Figure 2-30 is a simplifiedblock diagram of the interface logic as contained on LBDs 340, 341 , and 342. The 2-phase clock is started and stopped as a function of a busy flip-flop in the sequence control. The mode control logic sets the interface into an input or output mode as determined by the state of ADB 0 . The address decoder generates a teletype address signal whenever the address field of an $I / O$ instruction is found to be XX04.

The sequence control is a group of flip-flops and associated gates which ensure the proper sequence of events within the interface. Note that the status of the buffer register influences operation within the sequence control, as well as the generation of shift pulses. The exact function of the buffer status is described in later text.


Figure 2-30. ASR Interface Block Diagram

The buffer register is a combination serial and parallel shift register. When transferring data in from the signal line, character information is transmitted via the ASR encoder/decoder. Transferring data out to the ASR is routed through the buffer register and ASR encoder/decoder.

The SKS logic generates the device ready signal in response to any of the ASR SKS instructions. (See Programmers Reference Manual, 3C Doc. No. 130071628.) The SMK logic generates a program interrupt request when the interface is ready and the SMK flipflop is set.

The stop logic monitors the contents of the buffer register for an X-OFF character. When this character is present, a stop flip-flop is available for one character time for program test.

## OPERATION

The following detailed discussion contains a description of interface operation in the input and output modes, each based on a timing diagram and LBDs 340, 341, and 342. The input mode discussion is given first.

## Input Mode

Assume that an OCP '0004 (Enable ASR in Input Mode) is issued. As a result of this instruction, the interface logic receives an OCPLS- signal and a teletype address code (see LBD 342). The OCPLS- signal is used to generate signal OCPXX+. The address code generates signal TYADX-.

OCPLS- is used, in conjunction with TYADX+ and ADBl0-, to generate signal TYICPand to reset the output mode flip-flop TYOUT, LBD 342 E5. TYICP- generates PRESTwhich clears the buffer register and resets the TYRDY, TYK0X, TYK1X, and TYCFB flipflops. This initializes the interface for input mode operation.

The next step is for the operator to strike a key on the ASR. This action causes TYDAT- to become passive (LBD 341 Jl 0 ), and in turn causes TYDTA+ to become active. (See Figure 2-31 for Input Mode Timing Diagram.) This causes the busy flip-flop (TYBSY) to be set (LBD 340 L4). With TYBSY set, the clock is started (LBD 340 Al ).

Note that all the conditions for the generation of the first of the two-phase clock pulses, TYKlP, are present at the input of gate LlAl7C (LBD 340 ElO ). The trailing edge of TYKl P+ is used to set the TYCFA flip-flop in conjunction with signals TYSTP- and TYCAL+.

With reference to Figure 2-31, note that as the clock cycles, the TYK0X flip-flop is reset, enabling the generation of the second of the two-phase clock pulses, TYK2P (LBD 340 Ell). With all inputs to gate LlCl4C true, the first of nine shift pulses is generated (TYSFT). The function of this pulse is two-fold. First, it shifts data bits into the buffer register, and second, it keeps track of the number of data bits shifted into the buffer register.

The first shift pulse always stores a space in the LSB (least significant bit) of the buffer register. (When this space is propagated through the buffer register it is stored


Figure 2-31. Input Mode Timing Diagram
in the TYDR0 flip-flop, a condition necessary to complete the loading and transfer of one teletype character.) After the generation of the first shift pulse, notice that the timing follows the pattern just described. The only thing that differs is that each new data bit generated (a total of eight for each character) is entered into TYDR8 and the previously entered data bits are propagated down the buffer register, with the lower order stages copying the next highest order stage.

After the ninth shift pulse, the space has been propagated through the buffer register and stored in TYDR0. The change in the state of TYDR0 resets the TYCFA flip-flop, in conjunction with TYOUT-and TYKIP+, inhibiting the generation of additional shift pulses. Further, with both TYCFA and TYCFB reset, the TYSTP flip-flop is set on the trailing edge of TYK2P+ (LBD 340 C5 and E5). Concurrent with the generation of the ninth shift pulse is the forcing of TYDTA to a mark condition. Since the TYSTP flip-flop is set, conditions are present at the input of the busy flip-flop to reset it at the trailing edge of TYSTP+, which stops the clock and sets the ready flip-flop TYRDY.

The CPU detects that the ASR has information to transfer in one of two ways: either by SKS '0004 or SKS '0204 (Skip if ASR is Ready in ASCII Mode, or Skip if ASR is Ready in Binary Mode); or by program interrupt on the PIL00- line if mask flip-flop TYMSK is set (LBD 342). As a result, either of four INA instructions is given INA '0004, 'l004, '0204, or '1204) and the data is strobed into the CPU. The CPU signals the ASR that it will accept the data by generating signal RRLIN-.

RRLIN+ and TYADX+ generate signal TYRRL- which resets the ready flip-flop (LBD 342). TYADX - is used to strobe the contents of the buffer register onto the input bus (LBD 341). The interface is now ready for the next character from the ASR.

## Output Mode

The output mode discussion is entered with the generation of an OTA. This is done to avoid complicating the discussion with events (a dummy cycle) that occur prior to the generation of the OTA. The dummy cycle is discussed in later text.

Assume that an OTA '0004 is issued. A function of this instruction is to generate signal RRLIN-. RRLIN-, in conjunction with TYADX+ generates TYRRL- and in conjunction with TYADX+ and TYOUT+ generates TYOTP-. TYRRL- resets the ready flip-flop (TYRDY, LBD 342). (See Figure 2-32 for timing diagram.)

TYOTP- performs several functions. First, it resets TYDR0 in the buffer register (LBD 341). When TYDR0 is reset, the conditions for generating TYRCF-are no longer present to hold TYCFA reset. Then, it generates TYTCP- which sets the busy flip-flop (TYBSY, LBD 340). TYOTP+ is used to load the data from the output bus into the buffer register ( $L B D$ 342). The trailing edge of TYOTP+sets the TYCBC flip-flop, making TYDTA+ true.

With both TYDRO and TYCFB reset, conditions are present to set TYCFA with the first TYKlP+ (see TYCAL, LBD 340). Further, note that the inputs to signal driver/receiver LIAl6 are both ZERO, causing a space to be sent to ASR (TYSIG- drops to less than 3 ma, the space condition).


3621

Figure 2-32. Output Mode Timing

A great deal has occurred in the previous paragraphs. Let us temporarily stop time and examine the events more closely to see the logic behind what has happened. First, the ready flip-flop (TYRDY) was reset to inform the CPU that the interface is involved in a data transfer. This condition is tested by an "if ready" SKS. Second, the busy flip-flop (TYBSY) is set. The condition is tested by an "if not busy" SKS. Now the CPU knows that the ASR is both "busy" and "not ready" and cannot accept or provide data until the present operation is terminated.

The busy flip-flop enabled the clock to run, permitting the sequence control logic to initialize prior to the acceptance of data from the output bus. When the character is transferred from the CPU to the interface, the OTB gating logic stores the character in the buffer register, enabled with internal control signal TYOTP+.

Now consider what remains to be done. The buffer register contains a character that needs to be transferred to the ASR. Since the ASR input must be serial, some means of serial entry must be provided. Further, it is important to keep track of the data bits in order to determine when the last bit has been routed to the ASR. This is implemented by shifting the data bits, one at a time, into the TYDRO flip-flop. Since the signal driver/ receiver is sensitive to the state of TYDRO, each bit shifted into TYDR0 is sent to the ASR as a mark or space. As the data bits are shifted through the buffer register, ZEROs are pushed into the buffer register, one at a time, as a function of the shift pulses and the reset state of the TYCBC flip-flop. Now let time start again to generate the first shift pulse.

In examining the inputs to gate LlAl7B, note that the states of these inputs are such that signal TYSFT+ (shift pulse) is generated. TYSFT+ shifts the contents of the buffer register down one position and on its trailing edge, resets the TYCBC flip-flop. (See LBD 341.) This unconditionally puts a ONE in TYDR8 and sends the first data bit to the ASR via the signal driver/receiver (LlA16). Each successiveshift pulse enters a ZERO into TYDR8 and shifts the data bits through the buffer register to the ASR.

With the generation of the ninth shift pulse note that the inputs to gates LlBl3F, C, and $D$ reflect the contents of the buffer register. This causes signal TYRCF-to be generated which in turn resets the TYCFA flip-flop, inhibiting the generation of additional shift pulses. As a result, a marking condition is presented to the ASR.

The operation is terminated when the TYSTP and TYCFB flip-flops are set. The mutual dependence of these two flip-flops causes them both to become reset after the combination of TYCFB and TYDR0 resets the busy flip-flop which in turn stops the clock.

## Dummy Cycle

The dummy cycle is necessary to give the ASR enough time to respond to a change from input mode to output mode. Figure 2-33 is a timing diagram that illustrates what happens in the interface when an OTA is given immediately after an OCP and when an OTA is given after the dummy cycle. Observe that when the OCP is issued, the busy flip-flop is set and the clock is started. The OCP also causes TYDR0 to be set and the remainder of the buffer register is reset. This makes TYRCF-true, resetting the TYCFA flip-flop (LBD 340).

## CHAPTER III MAINTENANCE

This section contains general maintenance procedures for maintaining and troubleshooting the DDP-4l6 computer. Operating procedures are also included.

## REQUIRED TOOLS AND TEST EQUIPMENT

Table 3-1 is the list of the tools and test equipment required for the maintenance of the computer. The items listed are not supplied with the computer.

Table 3-1.
Maintenance Equipment Required but Not Supplied

| Qtv | Description | Identification Number |
| :---: | :---: | :---: |
| 1 | Sweep delay oscilloscope* | Tektronix Model 585\% |
| 1 | Dual-trace preamplifier* | Tektronix Type 82\% |
| 1 | Multimeter | Simpson Model 270B |
| 1 | Solderless connection wrapping gun ( $\mu$ - PAC) | 917200001 |
| 1 | Solderless connection wrapping tool ( $\mu$-PAC) | 917201001 |
| 1 | $\mu$-PAC extraction tool | 985005001 |
| 1 | $\mu$-PAC Extender PAC | XP-330 |
| 1 | $\mu$-PAC auxiliary solderless wrapping kit (includes wire stripper, burnisher, unwrap tool, and miscellaneous parts) | WK-330 |
| 1 | Panel lamp assembly tool | Dialco W-500 1506-0500 |
| 1 | Panel lamp extraction tool | $\begin{aligned} & \text { Minneapolis-Honeywell } \\ & \text { 15PA32 } \end{aligned}$ |

* A Tektronix Model 453 Oscilloscope may be used in place of the item listed.


## $\mu$-PAC LOCATIONS

The location of the $\mu$-PACs in the CPU is shown in LBD 100 included in Volume III of this manual. Optional equipment locations are given in the respective option manual.

If the OTA is given immediately following the OCP, conditions are as described in the output mode discussion. However, if the OTA is given after the interface has generated a second TYKIP clock pulse, the busy flip-flop is reset, stopping the clock. (See dashed lines on Figure 2-33. In this second case, the clock is re-started by the OTA, the interface is re-initialized and ready to process the character from the CPU.

Inserting and Removing System PACs

## CAUTION

Turn off dc power before inserting or removing circuit cards. Failure to turn off the power might damage the PAC.
a. Insert $\mu$-PAC modules by engaging the $\mu-$ PAC in the appropriate slot of the $\mu-B L O C$ and pressing the $\mu$-PAC into position until the connector engages and sets. The $\mu$-PAC module is inserted with components on the bottom.
b. Remove $\mu$-PAC modules from $\mu$-BLOCs by engaging the two holes at the handle end of the $\mu$-PAC with the $\mu$-PAC extractor tool. A 20-lb force is sufficient to disengage any $\mu$-PAC from its mating connector. The $\mu$-PAC can then be removed with the fingers.

## PAC Troubleshooting

The Extender PAC, Model XP-330 permits access to points on the PACs. Signals on the pins of the PACs may be ascertained from the PAC descriptions. Leads for observing current waveforems using an ac current probe are provided on special extender PACs.

## Component Checking

Many PACs have several identical channels. In most cases components can be checked by resistance comparison with parts on other channels or other PACs.
a. Transistor Checking. Transistors on a PAC can be checked with an ohmmeter. Do this carefully to avoid damaging the transistors by large meter currents. Check the base-emitter and collector-emitter junctions in both directions, using the meter scale which will apply the least amount of current to the transistor and still provide a reading. Replace any transistors having open or shorted junctions, or whose resistance readings differ considerably from those obtained on a transistor on an identical channel or PAC.
b. Diode Checking. Check diodes by comparing their forward and back resistances with diodes of the same type on other channels or PACs.
c. Resistors and Capacitors. Free one end of the resistor and check its resistance by using an ohmmeter in the conventional manner. To check most small capacitors for open circuits, a vacuum-tube ohmmeter is needed to induce a needle "kick."

## Component Replacement

a. Use only top quality rosin-core $60 / 40$ solder ( $60 \%$ tin, $40 \%$ lead).
b. Use a small hot soldering iron. Use a heat sink on the lead of the component, in the form of a pair of pliers or an alligator clip, to conduct heat away from the body of the component while soldering.
c. Remove excess solder from the etched side of the printed circuit board. Use a piece of large-diameter spaghetti or a commercially available tool for removing excess solder from eyelets.
d. Insert the leads of the new component into and through the drilled hole or eyelet, clip off excess wire, and solder from the etched circuit side of the PAC.
e. Examine the PAC carefully for excess solder. Remove resin deposits with a commercial cleaning solvent. Wipe the PAC clean with a dry lint-free cloth. Maintenance Inspection

Conduct a visual inspection periodically. Watch specifically for accumulations of dust and dirt, improperly seated PACs, and damaged or improperly dressed cable and signal leads. Check that all connectors are securely mated, all air barriers are in place, and all cooling fans are operating.

COMPUTER SYSTEM PREVENTIVE MAINTENANCE
Clean the air filters on a 2 to 4 week basis, depending on the dust content of the surrounding air. If the dust content is severe, daily inspection is recommended. The filters can be cleaned by immersion in soap and water.

## COMPUTER SYSTEM TROUBLESHOOTING

Computer system troubleshooting procedures include electrical and mechanical inspection, power supply troubleshooting, and logic PAC substitution.

## Corrective Maintenance Ins pection

Before beginning troubleshooting procedures, a thorough inspection of the system should be performed. Check that the system is not physically damaged and that no wires have been torn accidentally from the equipment. Make sure that electrical connectors and PACs fit firmly in their sockets.

Maintenance for the computer system consists largely of conducting prescribed diagnostic routines in conjunction with the controls on the Control Panel to localize equipment malfunctions. The indications provided on the Control Panel will help locate the trouble areas within the system.

## PAC Substitution

Replacing suspected packages with those known to be operating properly is the quickest procedure for logic circuit troubleshooting. Troubleshooting at this level is best accomplished with a thorough understanding of principles of operation, and with the use of all other aids, such as the flow charts and instruction analyses in Volume II, the logic diagrams in Volume III, and the circuit descriptions in Appendix A of this manual.

Faulty packages can be repaired by referring to the appropriate PAC circuit description, schematic, and assembly drawing, and then isolating and replacing the faulty component(s) by using the list of replaceable parts.

## Single Pulse Operation

The computer can be placed in the single pulse mode by connecting a jumper from ground to AlE34-15 (see LBD No. 0.135 in Volume III). With the jumper thus installed a single timing level is executed each time the START button is depressed.

In the single pulse mode, memory cannot be accessed. Any attempt to enter into registers will cause erroneous operation.

## MEMORY MAINTENANCE PROCEDURES

General and detailed maintenance data and procedures are given in the following paragraphs to assist maintenance personnel in the troubleshooting and maintenance of the computer memory.

## Visual Inspection

Conduct a visual inspection periodically. Watch for accumulation of dust, dirt, improperly seated PACs, and damaged or improperly dressed cable and signal leads. Check that all connectors are securely mated and that the cooling fans are operating properly. Clean fan filters periodically.

Preventive Maintenance Procedures
The memory is thoroughly tested prior to installation in the computer. All planes are tested simultaneously under all ZEROs, all ONEs, and worst-pattern conditions. The drive voltage and strobe timing are set so that optimum operating margins result. The memory should be tested periodically, as a preventive maintenance procedure, by using a memory test program.

Drive Voltage Calibration Procedure. -- The drive line currents are determined by the setting of the $24-\mathrm{vdc}$ supply and the precision resistors which are mounted on the resistor plates. The 24 v supply RP-6l is temperature compensated by a thermistor which is mounted near the core stack. The 24 v supply calibration should be periodically checked according to the following procedure.
a. Turn off the ac power to the RP-61 Power Supply. Disconnect the thermistor by removing the leads going to the power supply $R_{t}$ terminals. Connect a fixed $4.7 \mathrm{~K} \pm 1 \%$, $1 / 2 w$ resistor to the $R_{t}$ terminals of the RP-61 using a $T$ and $B R B-250$ terminal attached to each lead of the resistor.
b. Turn on the ac power to the RP-61. Use a voltmeter with at least $\pm 3 \%$ accuracy to set the 24 v supply to the average of the values shown on the core stack nameplates.

The nameplate value is the optimum voltage setting of the power supply at $25^{\circ} \mathrm{C}$. A 4.7K resistor instead of a thermistor was used to eliminate calibration temperature dependence. The voltage was determined prior to shipment, as follows: setting the RP-6l to the voltage which gives the best operating margins; replacing the thermistor with a 4.7 K resistor; and, recording the resultant voltage.
c. Turn off the RP-61 Power Supply. Remove the 4.7 K resistor and replace the thermistor leads. The voltage will change as a function of memory stack temperature (decreases $0.5 \%$ for a $1^{\circ} \mathrm{C}$ rise in temperature) but will be at the proper value for best memory operation. The 24 v supply can vary typically $\pm 5 \%$ without causing memory errors.

Strobe Timing Calibration. -- The timing of the sense amplifier strobe pulse is set for each unit to give optimum operating margins. The core stack nameplate shows the time between the leading edge ( 1.5 v point) of the RXSWA+ and STRBl-signals. It should not be necessary to adjust the strobe timing. If a change in timing is required to obtain proper memory operation, the associated PACs should be checked (e.g., CM-006, CM-032/CM-033, and PA-335) before a timing change is made. The CM-003 description in the appendix should be referred to if a timing change is required.

## Corrective Maintenance Procedures

Corrective maintenance procedures consist of electrical and mechanical inspection and memory system troubleshooting.

Corrective Maintenance Inspection. -- Before beginning troubleshooting procedures, a thor ough inspection of the system should be performed. Check that the system is not physically damaged and that no wires have been torn accidentally from the equipment. Make sure electrical connectors and PACs fit firmly in their sockets.

Memory System Troubleshooting Procedures
Memory system troubleshooting consists of determining the type of problem, predicting the $\mu-\mathrm{PAC}$ at fault, and locating the faulty circuit. Test procedures to aid in troubleshooting are listed below.

## CAUTION

Use oscilloscope probes carefully to avoid shorting of connector terminals resulting in damage to the PAC.
a. Sometimes, spare PACs may be used to isolate faulty circuits by interchanging identical PACs and noting any shift in the faulty bits or addresses. All memory PACs are interchangeable except the Timing Distributor PAC, Model CM-003, which has jumper wires for delay line timing.
b. Refer to PAC schematic and assembly drawings in the appendix to isolate the defective components on the printed circuit card. Replace defective components.
c. Memory failures are generally of the following types:

1. Operation failures, which are caused by faulty timing and control circuits.
2. Partial data word failures caused by a faulty sense amplifier, or data regeneration circuits.
3. Address failures caused by faulty selection circuits.
d. Memory failures may be localized by the following procedure:
4. Load the test pattern into the memory.
5. Initiate a read operation at each address sequentially and check each readout for the following failures:
(a) Operation failures: No apparent response to commands applied to the memory, or faulty operation at all addresses (Table 3-2)
(b) Partial data word failures: Failures of one bit or series of two or more bits at all addresses (Table 3-2)
(c) Address failures: Faulty memory operation at particular addresses only (Table 3-2)
6. These procedures may sometimes be accelerated by the continuous memory access mode. The computer can be placed in the continuous memory access mode by the insertion of a jumper wire between AlB3304 and AlB3333. The jumper enables the continuous memory access mode. With the machine in the memory access mode, when the start button is pressed, memory will be accessed at a l mc rate.

Table 3-2.
Failure Modes and Probable Causes

| Symptoms |  | Probable Fault |
| :---: | :---: | :---: |
|  | No apparent response to commands <br> Unable to read from any address | 1. D.C. Voltage <br> 2. Loose or damaged cable PACs <br> 3. CM-003 PAC failure <br> 4. BANKX- passive <br> 5. Timing and control fault: <br> MCSET+, MEMCI+, MBSYL- and RDATA- signals <br> 1. Read and Write CM-003 PACs interchanged <br> 2. 24 V supply <br> 3. STRBl+ signal <br> 4. RRCXX+ command <br> 5. BANKX - signal |
|  | Failure of one bit (ZERO or ONE) at all addresses <br> Failure of one bit at certain combinations of binary address digits <br> Failure of one bit at one address <br> Failure of four bits at particular addresses | 1. Sense Amplifier PAC <br> 2. Y-Switch or Sink PAC <br> 3. TG-335 circuit <br> 4. Sense winding <br> 5. Data input missing <br> 1. Sense Amplifier PAC <br> 2. Y-Switch or Sink PAC <br> 3. Y-Drive line <br> 4. Y-Selection diode <br> 1. Marginal voltages <br> 2. Marginal Sense Amplifier PAC <br> 1. Y-Switch PAC <br> 2. Backplane resistors |

Table 3－2．（Cont）
Failure Modes and Probable Causes

|  | Symptoms | Probable Fault |
| :---: | :---: | :---: |
|  | All bits fail as a function of particular address bits | 1．X－Switch or Sink PAC <br> 2．CM－003 PAC <br> 3．X－drive line <br> 4．PA－335 PAC <br> 5．X－Selection Diode <br> 6．Loose cable PAC or missing address input signal |

## Maintenance of Memory Magnetic Core Stack

## CAUTION

Use extreme care when taking these measurements to avoid damaging the matrix windings．

Under normal operating conditions，it is unlikely that troubles will occur within the magnetic core stack．However，continuity measurements of the sense and drive windings will enable maintenance personnel to check core stack wiring．

Sense Windings．－－To check the memory sense windings perform the following：
a．Turn off memory power．Remove the Sense Amplifier PAC（CM－032 or
CM－033）associated with the sense windings to be checked．
b．Place the ohmmeter leads across the sense winding inputs（SWXX＋and SWXX－） to the Sense Amplifier PAC as determined from the logic diagram．One sense winding links 4,096 cores．For 8,192 －word memories，two sense windings must be checked for continuity．
c．Resistance readings should be approximately 10 ohms for all sense windings．
The resistance readings for all bits should agree within $\pm 10 \%$ ．
Drive Windings．－－To check the memory drive windings，perform the following：
a．Turn off memory power．Remove the CM－006 and CM－106 Selection Switch PACs associated with the X －or Y －drive line to be checked．This can be determined from the logic diagrams and Tables $2-2-1$ and $2-2-2$ by relating the bad address to a sink and switch output for both the X －and Y －coordinates．The drive winding connections to the core stack are shown in Tables 2－3－2 and 2－3－3（Section III of this volume）and the coding drawing（refer to Volume III）．
b．Drive line resistance is a function of the core stack characteristics（number of bits，type and gauge of wire，and core spacing）．The actual drive line connections are lo－ cated on the printed circuit board of the core stack planes．The selection switch outputs are isolated by a diode from each drive line so that the resistance reading of any drive line will include a diode forward drop．The $Y$－drive line resistance is the same for all size memories
(nominally 1.6 ohms) while the $\mathrm{X}-\mathrm{d}$ rive line resistance is a function of word length only (nominally 2 ohms for a 16 -bit memory).
c. Measure continuity by referring to the simplified selection diagram, Figure 2-28 (Chapter II of this volume). For example, to check the continuity of drive line Yl, put one ohmmeter probe on the corresponding sink output (emitter output of transistor Q3) and the other ohmmeter probe on the proper switch output (collector of transistor Q2). A low resistance (one forward diode drop plus a drive line resistance given in the preceding paragraph) indicates continuity for both diodes and the drive line. It may be necessary to reverse the probes to obtain the correct polarity to forward-bias the selection diodes. The continuity of the current path for the opposite drive polarity should be similarly checked by moving the probe from the collector of $Q 2$ to the collector of $Q 1$ and reversing the polarity. A high resistance reading in both drive current polarity paths indicates an open drive winding or drive bus. If a drive bus is open, the other drive lines connected to the same bus will also have a high resistance reading. A high resistance reading in only one of the read or write current paths indicates an open F-08 Flat Pack diode.

This chapter contains the parts list for the DDP-416 General Pur pose Digital Computer with 4 K to 16 K memory capacity. All electrical parts are listed and arranged in alphanumeric reference designation sequence. The reference designations are based on the DDP-416 coding drawings which are included in Volume III of this manual.

The description for each part listed includes the part name, brief technical data and the manufacturer's name and part number. The quantity required is for one next higher assembly regardless of assembly level. The 3C part number, when applicable, is given for each manufacturer's part number shown in the description. When there is no manufacturer's part number given in the description, $3 C$ is the manufacturer and the part number is given in the 3C part number column.

Parts lists for all the $\mu$-PAC digital modules are included with the $\mu$-PAC data sheets found in the appendix of this manual.

Parts lists for the DDP-416 options are not included in this manual. They will be provided in associated documents.

Table 4-1.
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| Al Series | Al UNIT -- CENTRAL PROCESSOR LOGIC | 6013019-702 | 1 |
| AlA23, 8, A 1 B24 | $\mu$-PAC DIGITAL MODULE -- universal flip-flop | Model CC-085 | 3 |
| $\begin{aligned} & \text { A } 1 \mathrm{~A} 24, \mathrm{~A} 1 \mathrm{D} 31,4 \\ & \mathrm{~A}\|\mathrm{E} 43, \mathrm{~A}\| \mathrm{E} 52,6 \end{aligned}$ | $\mu$-PAC DIGITAL MODULE -- NAND gate Type II power amplifier | Model CC-073 | 6 |
| AlA25, AlC31, 8 A1D27, AlE56, AlF57 | $\mu-P A C$ DIGITAL MODULE -- transfer gate | Model TG-335 | 6 |
| $\begin{aligned} & \text { A } 1 \mathrm{~A} 26, \mathrm{~A} 1 \mathrm{~A} 31,5 \\ & \text { A } 1 \mathrm{~A} 44, \mathrm{~A} 1 \mathrm{~B} 28 \\ & \text { A } 1 \mathrm{~B} 45,8 \text {, } \\ & \text { A } 1 \mathrm{~B} 61,7, \mathrm{~A} 1 \mathrm{C} 47, \\ & \text { A } 1 \mathrm{C} 64, \mathrm{~A} 1 \mathrm{E} 27 \text {, } \\ & \text { A } 1 \mathrm{E} 31 \end{aligned}$ | $\mu$-PAC DIGITAL MODULE -- NAND gate Type II | Model DL-335 | 13 |
| $\begin{aligned} & \text { AlA27, A1B27, } \\ & \text { AlB41, AlB63, } \\ & \text { A1C36, A11D32, } 7 \\ & \text { AlE28 } \end{aligned}$ | $\mu$-PAC DIGITAL MODULE -- NAND gate Type I | Model DI-335 | 8 |
| $\begin{aligned} & \text { AlA } 32, \\ & \text { AlB } 35, \text { A } 1 \mathrm{C} 55, \\ & \text { A } 1 \mathrm{E} 34 \end{aligned}$ | $\mu$-PAC DIGITAL MODULE -- expandable NAND gate | Model DN-335 | 4 |
| AlA33, AlB32, 3, AlB55, <br> AlC61, 2, AlE 35 | $\mu$-PAC DIGITAL MODULE-- multi-input NAND gate | Model DC-335 | 7 |
| AlB31, <br> AlC52, 4, 5, 7 | $\mu$-PAC DIGITAL MODULE -- power inverter | Model PA-336 | 5 |
| $\begin{aligned} & \text { A } 1 \text { B } 22,3 \\ & \text { A 1 C22, } 3,4 \\ & \text { A } 1 \text { E24 } \end{aligned}$ | $\mu$-PAC DIGITAL MODULE -- line driver | Model CC-153 | 6 |
| Ald54 | $\mu$-PAC DIGITAL MODULE -- resistor PAC | Model CC-130 | 1 |
|  | $\mu-P A C$ DIGITAL MODULE --termination PAC | Model CC-154 |  |
| A 1D57 | $\mu$-PAC DIGITAL MODULE -- parallel transfer gate | Model CM-022 | 1 |
| AlC27, 8 | $\mu$-PAC DIGITAL MODULE -- octal/decimal decoder | Model OD-335 | 2 |
| $\begin{gathered} \text { AlC33, } 4 \\ \text { AlC51 } \end{gathered}$ | $\mu-P A C$ DIGITAL MODULE -- NAND gate Type I power amplifier | Model CC-045 | 3 |
| A 1C37 | $\mu$-PAC DIGITAL MODULE -- master oscillator | Model CC-046 | 1 |
| $\begin{aligned} & \text { A1C42, AlE21, } \\ & \text { AlE52, } 7, \text { AlF52 } \end{aligned}$ | $\mu$-PAC DIGITAL MODULE -- pin jumper PAC (no components) | Model CC-054 | 5 |
| AlD21 through 26 | $\mu$-PAC DIGITAL MODU LE -- driver matrix | Model CC-002 | 6 |
| A1D31, 3, 5, 7 <br> AlD61, 3, 5, 7 | $\mu$-PAC DIGITAL MODULE -- columns PAY | Model CC-039 | 8 |
| AlE25 | $\mu$-PAC DIGITAL MODULE -- power failure sense | Model CC-043 | 1 |
| A1E26 | $\mu$-PAC DIGITAL MODULE -- priority interrupt | Model CC-044 | 1 |
| AlE4l through 48 AlE61 through 68 | $\mu$-PAC DIGITAL MODULE -- column distribution register and memory information register | Model CC-038 | 16 |

Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| AlE53 | $\mu$-PAC DIGITAL MODULE -- carry most significant | Model CC-034 | 1 |
| AlE54 | $\mu$-PAC DIGITAL MODULE -- carry middle bits | Model CC-035 | 1 |
| AlE55 | $\mu$-PAC DIGITAL MODULE -- carry least significant | Model CC-036 | 1 |
|  | MAIN FRAME DRAWER ASSY -- c/o PAC connector planes, cooling fans, swinging/locking mechanisms and associated parts; incl mtg provisions for two $1 \times 3$ connector planes for option use | 6013019-702 | 1 |
| AlA/B/C2 through 6, AlD/E/F2 through 6 | . CONNECTOR PLANE ASSY -- c/o $5 \times 3$ module ( 15 connector blocks of 8 connectors each), framework and associated parts; factory repairable only | 4013029-706 | 2 |
| AlH | .FAN ASSY, AXIAL -- c/o 2 axial fans and associated parts; does not incl provisions for filter | 4011031-705 | 1 |
| AlHlA, 1 C | .. FAN, AXIAL -- 100 cfm ; $105-120 \mathrm{vac}, 50-60 \mathrm{cps}$ o/a dim. l-1/2 in. h by 4-11/l6 in. sq; ROTRON GOLD SEAL VENTURI MUFFIN FAN | 964001002 | 2 |
| AlHlB | . . CONNECTOR, RECEPTACLE -- 3 hermaphrodite contacts; $\mathrm{c} / \mathrm{o}$ the following individual items: |  | 1 |
|  | ... SHELL, CONNECTOR -- nylon; natural; accom 3 hermaphrodite contacts; snap mounts in panel cutout; ELCO 60-6501.3218-00-000 | 941333001 | 1 |
|  | ... CONTACT, ELECTRICAL -- fork type with one male and one female form one end and common solder term. with crimping tabs other end; accom No. 14-18 AWG wire; ELCO 50-6051. 0312 | 941402001 | 3 |
|  | ... RETAINER, CONNECTOR -- nylon; designed to assemble on each end of connector shell and hold mating connector by hooking action; ELCO 50-6501.3418 | 906800001 | 2 |
| A 1H2B | .. TERMINAL BOARD -- barrier type; 5 terminals; CINCH-JONES 5-140 | 937502005 | 1 |
| A 1H3B | .. FUSE, CARTRIDGE -- 0.5 amp , 125 v ; slo-blo type; $1 / 4 \mathrm{in}$. dia by $1-1 / 4 \mathrm{in}$. lg ; LITTELFUSE 313.500 or BUSSMAN MDL $1 / 2$ | 960001014 | 1 |
| A 1H3B | .. FUSEHOLDER -- accom $1 / 4 \mathrm{in}$. dia by $1-1 / 4 \mathrm{in}$. lg fuse; incl test prod hole; LITTELFUSE 342012 | 935002001 | 1 |
| $\begin{aligned} & \mathrm{A} 1 \mathrm{H} 3 \mathrm{~B} 02 / 03 \\ & \mathrm{~A} 1 \mathrm{H} 3 \mathrm{~B} 04 / 05 \end{aligned}$ | .. LINK, TERMINAL CONNECTING -- preformed jumper for barrier type term. board; brass, cad pl; CINCH-JONES 141-J | 908034001 | 2 |
| A1H3B03, 05 | .. CLIP, ELECTRICAL -- L-shaped; short leg fits quick-disconnect term.; long leg mounts on barrier type term. board contacts | 1013913-001 | 2 |
| A 1 K | .CONNECTOR ASSY -- c/o 15 connectors, 3 capacitors, and associated parts | 3014214-701 | 1 |

Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| AlKlA through lQ | . . CONNECTOR, RECEPTACLE -- c/o the following individual items: <br> ... SHELL, CONNECTOR -- plastic; brown; accom single blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. l/4 in. $w$ by $31 / 64 \mathrm{in} . \mathrm{h}$ by $31 / 64 \mathrm{in}$. lg ; HEYMAN MFG DC202-1 BROWN <br> ... CONTACT, ELECTRICAL -- blade type; 0.032 in. thk; contact area $1 / 4 \mathrm{in}$. w; solder tab termination; press fit into shell; o/a dim. $21 / 64$ in. w by $41 / 64$ in. lg ; HEYMAN MFG. T202-SS | $\begin{array}{llll}941 & 307112 \\ \\ 937 & 201 & 004\end{array}$ | 15 1 1 |
| AlKlA, 1B, 1D | .. CAPACITOR, ELECTROLYTIC -- tantalum; 3. 3 $\mathrm{mf}, 20 \%$, 35 vdcw ; rect epoxy case; radial leads; o/a dim. 0.170 in. thk by 0.225 in. $h$ by $0.285 \mathrm{in} . \mathrm{lg}$; KEMET K3R3P35 | 930228005 | 3 |
| A 1Z | . FAN ASSY, AXIAL -- c/o 2 axial fans and associated parts; incl provisions for mtg filter | 4011031-701 | 1 |
| A $121 \mathrm{~A}, 1 \mathrm{C}$ | . FAN, AXIAL -- same as ref. AlHlA | 964001002 | 2 |
| A 1Z2B | .. TERMINAL BOARD -- same as ref. AlH2B | 937502005 | 1 |
| A1Z3B | .. FUSE, CARTRIDGE -- same as ref. AlH3B | 960001014 | 1 |
| AlZ3B | . . FUSEHOLDER-- same as ref. AlH3B | 935002001 | ] |
| u/w AlZ | . FILTER, AIR -- multiple layers crimped wire screen cloth; aluminum frame; washable; o/a dim. $1 / 2$ in. thk by $5 \mathrm{in} . \mathrm{w}$ by 13 in . lg ; AIRMAZE P56A, $5 \times 13$ | 911003004 | ] |
|  | . LOCKING MECHANISM ASSY -- c/o guide rod, locking sleeve and associated parts | 2011121-701 | 1 |
|  | . CABLE, WIRE -- 3/64 in. dia; cres; incl $1 / 16 \mathrm{in}$. dia cres hook attached one end $w /$ swaging sleeve; o/a length 54 in . | 1011538-701 | 1 |
|  | . PULLEY ASSY -- c/o circular groove pulley mtd in frame | 2011304-701 | 2 |
|  | . HANDLE ASSY -- c/o cast bow handle w/integral mtg base and trigger to release locking mechanism | 3011212-701 | 1 |
| $\left\lvert\, \begin{gathered} \text { A21, } 22,23,24,25 \\ \text { Series } \end{gathered}\right.$ | A2-UNIT -- POWER DISTRIBUTION | 6013026-701 | 1 |
| A2lAl through A8 | CONNECTOR, RECEPTACLE -- 3 hermaphrodite contacts; $\mathrm{c} / \mathrm{o}$ the following individual items: |  | 8 |
|  | . SHELL, CONNECTOR -- nylon; blue; accom 3 hermaphrodite contacts; snap mounts in panel cutout; ELCO 60-6501.3218-00-172 | 941333004 | 1 |
|  | . CONTACT, ELECTRICAL -- same as u/w ref. <br> AlHlB | 941402001 | 3 |

Table 4-1. (Cont) DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
|  | . RETAINER, CONNECTOR -- same as u/w ref. AlHlB | 906800001 | 2 |
| $\begin{aligned} & \mathrm{A} 21 \mathrm{Bl}, \mathrm{~B} 4, \mathrm{~B} 7, \\ & \mathrm{~A} 25 \mathrm{E} 5 \end{aligned}$ | CONNECTOR, RECEPTACLE -- 2 female parallel blade contacts and 1 ground pin contact; rear panel mtd; screw term.; HUBBELL 5258 | 941334001 | 4 |
| A22/A23 | POWER SUPPLY -- provides indicator voltages | 4013864-701 | 1 |
| A22A1 | . TRANSISTOR -- 2N3055 | 943732003 | 1 |
| A22A1 | . SOCKET, SEMICONDUCTOR DEVICE -- designed to mount T0-3 case transistor; MOTOROLA MK-10 | 935251001 |  |
| A22A2, A 3 | . CAPACITOR, ELECTROLYTIC -- 4000 mf , +100$10 \%$, 40 vdcw ; alum. case w/plastic sleeve; recessed screw term.; o/a dim. 2 in. dia by 3-1/8 in. lg ; CORNELL-DUBILIER FAH-1475-1P | 930204006 | 2 |
| A22A2 | . TRANSFORMER, POWER -- pri ll5v, 60 cps ; sec 25.2 v center-tap, 2 amp ; open frame; 5 wire leads 12 in lg; TRIAD F-41X | 938159001 | 1 |
| A22A3 | . RECTIFIER, SEMICONDUCTOR DEVICE -- fullwave rectifier; input voltage 140 v rms; output: 124 vdc res. load, 6 amps; case molded plastic; 4 solder lug term.; o/a dim. $0.625 \mathrm{in} . \mathrm{h}$ by 1.32 in. by 1.88 in . lg excl term.; MOTOROLA MDA952-3 | 943409001 | 1 |
| A22B | . RESISTOR, VARIABLE -- composition; 10000 ohms $10 \%, 2 \mathrm{w}$; linear taper; $1 / 4$ in. dia slotted shaft $7 / 8 \mathrm{in}$. 1 lg from mtg surface; $3 / 8-32$ thd mtg bush 3/8in. lg; 3 solder term.; MIL Type RV4NAYSD103A | 933005014 | 1 |
| A23 | . ELECTRONIC COMPONENT ASSY -- c/o misc components mtd on $1 / 16$ in. thkepoxy-glass board | 2014040-701 | 1 |
| A23A1 | .. TRANSISTOR -- 2N3053 | 943732001 | 1 |
| A23A 4 | .. RESISTOR, COMPOSITION -- 150 ohms, 5\%, lw; MIL Type RC32GF 151J | 932005029 | 1 |
| A23B1 | . . SEMICONDUCTOR, DIODE-- lN971B | 943110023 | 1 |
| A23B4 | .. RESISTOR, COMPOSITION -- 1000 ohms, $5 \%$, 1/2w; MIL Type RC20GF 102J | 932004049 | 1 |
| A23C1 | .. RESISTOR, WIREWOUND -- 250 ohms, $10 \%, 10 \mathrm{w}$; ceramic case; square shape; I. R.C. PW 10-250-10\% | 932207020 | 1 |
| A24A 1 | TERMINAL BOARD -- barrier type; 10 terminals with fork configuration and wire hole each end; CINCH-JONES 10-140W | 937502110 | 1 |

Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A24A1 | PLATE, DESIGNATION - - white numerals marked 1 through 10 ; black fiber; o/a dim. $1 / 32$ in. thk by $1-1 / 8$ in. w by $4-25 / 32$ in. lg; CINCH-JONES MS10-140 | 982003009 | 1 |
| A24B1 | RELAY, ARMATURE -- two spst-NO (power) contacts rated $30 \mathrm{amp}, 300 \mathrm{vac}$; two spst-NO (aux) contacts rated $3 \mathrm{amps}, 300 \mathrm{vac}$; open construction; molded coil, 24 vac $50-60 \mathrm{cps}, 8$ ohms res; power term. 10-32 screws; aux term. 6-32 screws; o/a $\operatorname{dim} .2-1 / 4 \mathrm{in} . \mathrm{dp}$ by $3-5 / 8 \mathrm{in} . \lg$ by $3-3 / 4 \mathrm{in} . \mathrm{h}$; ARROW-HART \& HEGEMAN MU-AA-20-00-XAX-24VAC-50/60CPS | 963017001 |  |
| A24B2 | TRANSFORMER, POWER -- same as A22A2 | 938159001 | 1 |
| A24Cl, A24D1 | FAN, AXIAL -- same as ref. AlHlA | 964001002 | 2 |
| None | FILTER, AIR -- multiple layers crimped wire screen cloth; aluminum frame; washable; o/a dim. 1/2 in. thk by $4-1 / 4 \mathrm{in}$. w by 14-3/4in. lg; AIR-MAZE P56A, 4-1/4 x 14-3/4 | 911003001 | 1 |
| A24E 1 | RELAY, ARMATURE -- spdt; contacts gold alloy, rated $2 \mathrm{amp}, 28 \mathrm{vdc}$ non-inductive $\mathrm{w} / \mathrm{protective}$ cover; coil $6 \mathrm{vdc}, 510$ ohms res, molded; solder term.; o/a dim. 1-7/16 in. dp by 1-9/16 in. lg by 1-1/2 in. h; RBM CONTR OLS MS25-901 | 963016001 | 1 |
| A 24 E 2 | TRA NSFORMER, POWER -- pri 115v, 50-60 cps; sec 6.3 v center-tap, l. 2 amp ; open frame; 5 wire leads 6 in. lg; TRIAD F-14X | 938165001 | 1 |
| A25A1 | CONNECTOR, RECEPTACLE -- red; c/o the following individual items: |  | 1 |
|  | . SHELL, CONNECTOR -- plastic; red; accom single blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. l/4in. w by $31 / 64 \mathrm{in} . \lg$ by $31 / 64 \mathrm{in} . \mathrm{h}$; HEYMAN MFG DC202-1RED | 941307212 | 1 |
|  | . CONTACT, ELECTRICAL -- blade type; 0.032 in. thk; contact area $1 / 4 \mathrm{in}$. w ; solder tab termination; press fit into shell; o/a dim. 21/64in. w by 5l/64 in. lg ; HEYMAN MFG T202-S | 937201001 | 1 |
| A25A3 | METER, TIME TOTALIZING -- time range 0 to 9999.9 hours; $110-125 \mathrm{vac}, 60 \mathrm{cps} ; 3-1 / 2 \mathrm{in}$. dia mtg flange; plastic case; $10-32$ thd stud term; JBT INSTRUMENTS 31-EX | 936001001 | 1 |
| A25B1 | CONNECTOR, RECEPTACLE -- black; c/o the following individual items: |  | 1 |
|  | . SHELL, CONNECTOR -- same as A25Al except color black; HEYMAN MFG DC202-1 BLACK | 941307012 | 1 |
|  | . CONTACT, ELECTRICAL -- same as A25Al | 937201001 | 1 |

Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A25Cl | CONNECTOR, RECEPTACLE -- 7 female contacts; plastic body with $1 / 2-20$ thd mtg bush; incl twistlock ring to hold mating connector; AMPHENOL 126-198 | 941318001 | 1 |
| A25D 1 | CONNECTOR, RECEPTACLE -- 9 female contacts; plastic body with $1 / 2-20$ thd mtg bush; incl twistlock ring to hold mating connector; AMPHENOL 126-221 | 941318003 | 1 |
| A25E3, A 25 F 3 | CONNECTOR, RECEPTACLE -- brown; 2 contacts; c/o the following individual items: |  | 2 |
|  | . SHELL, CONNECTOR -- plastic; brown; two sections, each accom blade type contact; rect shape $\mathrm{w} / \mathrm{groove}$ each side for snap mtg in panel; o/a dim. $1 / 2$ in. w by $31 / 64 \mathrm{in}$. lg by $3 \mathrm{l} / 64 \mathrm{in}$. h ; HEYMAN MFG DC202-2 BROWN | 941307122 | 2 |
|  | . CONTACT, ELECTRICAL -- same as A25Al | 937201001 | 4 |
| A25F1 | CIRCUIT BREAKER -- $20 \mathrm{amp}, 250 \mathrm{vac}, 60 \mathrm{cps}$; single pole series trip; time curve 4; fungus and moisture resistant; $10-32$ thd stud term.; HEINEMAN AM12MG6-20-250-60-4 | 960054006 |  |
| A25G2 | FUSE, CARTRIDGE -- $1.0 \mathrm{amp}, 250 \mathrm{v}$; $1 / 4 \mathrm{in}$. dia by l-1/4 in. lg; instantaneous; LITTELFUSE 312.500 or BUSSMAN AGC $1 / 2$ | 960002005 | 1 |
| A25G4 | FUSE, CARTRIDGE -- $1.0 \mathrm{amp}, 250 \mathrm{v} ; 1 / 4 \mathrm{in}$. dia by $1-1 / 4 \mathrm{in} . \mathrm{lg}$; instantaneous; LITTELFUSE 312. 125 or BUSSMAN AGC $1 / 8$ | 960002002 | 1 |
| A25H1 | FUSE, CARTRIDGE -- $1 \mathrm{amp}, 125 \mathrm{v}$; slo-blo type; l/4 in. dia by $1-1 / 4 \mathrm{in}$. lg ; LITTELFUSE 313.001 or BUSSMAN MDL 1 | 960001019 | 1 |
| A25H2 | FUSE, CARTRIDGE -- 1 amp, 250v; $1 / 4$ in. by $1-1 / 4$ in. dia by l-l/4 in. lg; instantaneous; LITTELFUSE 312.001 or BUSSMAN AGC 1 | 960002007 | 1 |
| A25H4 | FUSE, CARTRIDGE -- same as ref AIH3B | 960001014 | 1 |
| A25H5 | FUSE, CARTRIDGE -- $10 \mathrm{amp}, 125 \mathrm{v} ; \mathrm{l} / 4 \mathrm{in}$. dia by 1-1/4 in. lg ; instantaneous; BUSSMAN GLH 10 | 960002015 | 1 |
| $\begin{aligned} & \mathrm{A} 25 \mathrm{G} 2, \mathrm{G} 4 \\ & \mathrm{~A} 25 \mathrm{Hl}, 2,4,5 \end{aligned}$ | FUSEHOLDER -- accom $1 / 4 \mathrm{in}$. dia by $1-1 / 4 \mathrm{in} . \mathrm{lg}$ fuse; BUSSMAN HKP | 935003001 | 6 |

Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A 3 Series | A 3 UNIT -- POWER SUPPLY, RP-61 <br> NOTE <br> This power supply is procured from two sources: North Electric Co. and AULT, Inc. They are physically and electrically interchangeable. However, their component parts and quantities are not identical. Refer to Table 4-2 for the breakdown of the unit supplied by North Electric and to Table 4-3 for the breakdown of the unit supplied by AULT, Inc. <br> MEMORY UNIT(S) <br> For component parts of 4 K through 16 K memory configurations, refer to the applicable table as tabulated below: <br> Table 4-4. 4 K and 8 K Memory <br> Table 4-5. 12 K and 16 K Memory | 4013982-701 | 1 |
| Z1,2,3 Series | Z UNIT -- CONTROL PANEL | 4014360-701 | 1 |
| Z1X1A through <br> $1 \mathrm{~N} ; 1 \mathrm{Q}$ through <br> $1 \mathrm{~T}, \mathrm{Z1X2J}, 2 \mathrm{~S}$, 2 T | SWITCH, PUSH -- momentary spdt; incl provisions for $\mathrm{mtg} \mathrm{T}-1-3 / 4 \mathrm{~min}$ flange base lamp and lens (lamp and lens not incl); 6 solder lug term. designed for insertion into printed wiring board | 934265001 | 20 |
| Z1X1A through <br> lN; $1 Q$ through <br> 1T; Z1X2J | LENS -- unmarked; black plastic body with flat white translucent face, alum. mtg bush; body 0.500 in . dia by 0.438 in . lg ; DIALCO 186-37-5 | 908276071 | 18 |
| Z1X2S | LENS -- same as ZlXlA except face color red; DIA LCO 186-37-1 | 908276171 | 1 |
| Z1X2T | LENS -- same as Z1XlA except face color green; DIA LCO 186-37-2 | 908276271 | 1 |
| Z1X1B through lN; $1 Q$ through 1T; Z1X2A, 2T | LAMP, INCANDESCENT -- 28 v ; T-1-3/4 bulb, min flange base; GE 387 <br> NOTE <br> Lamps not used at ref ZlX1A, Z1X2J, and ZlX2S | 945002002 | 22 |
| Z1X2A | SWITCH, PUSH -- indicating type; green lens; alternating action (push ON, push OFF); c/o the following individual items: |  | 1 |

Table 4-1. (Cont)
DDP-416 Main Frame


Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| Z1X2M, N, P, Q | LAMP, INCANDESCENT -- 28v; T-1-3/4 bulb min flange base; GE 387 | 945002002 | Ref |
| Z2XA1 | CONNECTOR, RECEPTACLE -- 9 male contacts; plastic body with $1 / 2-20$ thd mtg bush; incl twistlock ring to hold mating connector; AMPHENOL 126-219 | 941332002 | 1 |
| Z2XA3 | FUSE, CARTRIDGE -- $1 \mathrm{amp}, 250 \mathrm{v}$; $1 / 4 \mathrm{in}$. dia by l-1/4 in. lg; instantaneous; LITTLEFUSE 312001 or BUSSMAN AGCl | 960002007 | 1 |
| Z2XA3 | FUSEHOLDER -- accom $1 / 4 \mathrm{in}$. dia by $1-1 / 4 \mathrm{in} \mathrm{lg}$ fuse; BUSSMAN HKP | 935003001 | 1 |
| Z2XB1 | CONNECTOR, RECEPTACLE -- yellow; c/o the following individual items: |  | 1 |
|  | . SHELL, CONNECTOR -- plastic; yellow; accom single blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. l/4in. w by $31 / 64 \mathrm{in}$. $\lg$ by $31 / 64 \mathrm{in}$. h ; HEYMAN MFG DC202-1 YELLOW | 941307412 | 1 |
|  | . CONTACT, ELECTRICAL -- blade type; 0.032 in. thk; contact area $1 / 4 \mathrm{in}$. w; solder tab termination; press fit into shell; o/a dim. $21 / 64 \mathrm{in}$. w by $51 / 64 \mathrm{in} . \mathrm{lg}$; HEYMAN MFG T202-S | 937201001 | 1 |
| Z2XB3 | CONNECTOR, RECEPTACLE -- red; c/o the following individual items: |  | 1 |
|  | . SHELL, CONNECTOR -- same as Z2XBl except color red; HEYMAN MFG DC202-1 Red | 941307212 | 1 |
|  | . CONTACT, ELECTRICAL -- same as Z2XBl | 937201001 | 1 |
| Z 2 XCl | CONNECTOR, RECEPTACLE -- green; c/o the following individual items: |  | 1 |
|  | .SHELL, CONNECTOR -- same as Z2XBl except color green; HEYMAN MFG DC202-1 GREEN | 941307512 | 1 |
|  | . CONTACT, ELECTRICAL -- same as Z2XBl | 937201001 | 1 |
| 22 xC 2 | RELAY, ARMATURE -- dpdt; l sec delay; snapaction enclosed contacts rated $5 \mathrm{amp}, 125 / 250 \mathrm{vac}$; coil $6 \mathrm{vac}, 2 \mathrm{w}$, continuous duty; movable core $\mathrm{w} /$ liquid damping; terminals push-on blade type; HEINEMAN BN4-522-XBX-6VAC 50-60 CPS-1SEC | 963015001 | 1 |
| 22 XC 3 | CONNECTOR, RECEPTACLE -- white; c/o the following individual items: |  | 1 |
|  | .SHELL, CONNECTOR -- same as Z2XBl except color white; HEYMAN MFG DC202-1 WHITE | 941307912 | 1 |
| $22 \times 1$ | CONNECTOR, RECEPTACLE -- black; c/o the following individual items: |  | 1 |
|  | .SHELL, CONNECTOR -- same as Z2XBI except color black; HEYMAN MFG DC202-1 BLACK | 941307012 | 1 |

Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
|  | . CONTACT, ELECTRICAL -- same as Z2XBl | 937201001 | 1 |
| Z3XA1, A2 | CONNECTOR, RECEPTACLE -- 34 female contacts; each double leaf type w/each leaf terminated in taper pin socket ( 64 total); accom $3 / 64$ in. thk etched board; METHODE ELECTRONICS RD-834DTP | 941010001 | 2 |
|  | CABLE ASSEMBLIES |  |  |
| $\begin{aligned} & \text { Cl(A25Dl to } \\ & \text { Z2XA1) } \end{aligned}$ | CABLE ASSY, SPECIAL PURPOSE -- 9 cond, no. 20 AWG, cabled and covered w/insulating sleeve; one end 9-pin male connector; other end 9-pin female connector; o/a length 17 ft | 1014550-701 | 1 |
| A25D1 | . CONNECTOR, PLUG -- 9 male contacts; incl twist-lock clips and hood w/cable clamp AMPHENOL 126-220 | 941120003 | 1 |
| Z2XAI | . CONNECTOR, PLUG -- 9 female contacts; incl twist-lock clips and hood w/cable clamp AMPHENOL 126-222 | 941136001 | 1 |
| $\begin{aligned} & \mathrm{C} 2(\mathrm{~A} 25 \mathrm{Cl} \text { to } \\ & \text { AlKlF, G, H, J) } \end{aligned}$ | CABLE ASSY, SPECIAL PURPOSE -- 4 cond, no. 20 A WG, cabled and covered w/insulating sleeve; one end 7-pin male connector; other end of each conductor female quick-disconnect term.; o/a length 5 ft | 1014555-701 | 1 |
| A 25 Cl | . CONNECTOR, PLUG -- 7 male contacts; incl twist-lock clips and hood w/cable clamp AMPHENOL 126-195 | 941-120-001 | 1 |
| AIKIF, G, H, J | . TERMINAL, QUICK DISCONNECT -- female; accom $1 / 4$ in. w by 0.032 in. thk blade male contact; crimp type ferrule for no. 18-22AWG wire; THOMAS and BETTS A250 | 937200002 | 4 |
| C3 (A25Al to AlKlK) | LEAD, ELECTRICAL -- no. 14 AWG cond, brown; both ends female quick-disconnect term.; o/a length 30 in . | 1014552-702 | 1 |
| A25Al | . TERMINAL, QUICK DISCONNECT -- female; accom $1 / 4$ in. w by 0.032 in. thk blade male contact; crimp type ferrule for no. 14-18AWG wire; THOMAS and BETTS RB250 | 937200001 | 1 |
| AIKlK | . TERMINAL, QUICK DISCONNECT -- female; accom. $1 / 4 \mathrm{in} . \mathrm{w}$ by 0.032 in . thk blade male contact; crimp type ferrule for no. 14-16 AWG wire; THOMAS and BETTS B250 | 937200003 | 1 |
| C4 (A3 to AlK) | CABLE ASSY, POWER -- 5 cond, no. 14 AWG, cabled and covered w /insulating sleeve; both ends each conductor terminated $w /$ female quickdisconnect term.; o/a length 40 in. | 1014556-701 | 1 |

Table 4-1. (Cont)
DDP-416 Main Frame

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{A} 3 \mathrm{~A} 2 \mathrm{C}, \mathrm{~A} 3 \mathrm{~A} 3 \mathrm{C}, \mathrm{E}, \\ & \mathrm{~F}, \mathrm{~A} 3 \mathrm{~A} 4 \mathrm{E} \end{aligned}$ | TERMINAL, QUICK DISCONNECT -- same as A25Alu/w C3 | 937200001 | 5 |
| AlKlA through 1E | - TERMINAL, QUICK DISCONNECT -- same as A4K1Ku/w C3 | 937200003 | 5 |
| C5 (A3 to Z3) | CABLE ASSY, POWER -- 5 cond. no. 14 AWG, cabled and covered w/insulating sleeve; both ends each conductor terminated w/female quick-disconnect term.; o/a length 15 ft | 1014554-701 | 1 |
| $\begin{aligned} & \text { A3A2D, A3A3A, B } \\ & \text { A3A4F, A3A5E, } \\ & \text { Z2XBl, B3, } \\ & \text { Z2XCl, C3 } \\ & \text { Z2XDl } \end{aligned}$ | TERMINAL, QUICK DISCONNECT -- same as A25Al u/w C3 | 937200001 | 10 |
| $\begin{aligned} & \text { C6 (A25B1 to } \\ & \text { A3A3D) } \end{aligned}$ | LEAD, ELECTRICAL -- no. 14 AWG cond. black; both ends female quick-disconnect term; o/a length 36 in. | 1014552-701 | 1 |
| A25B1, A3A3D | . TERMINAL, QUICK DISCONNECT -- same as A25Alu/w C3 | 937200001 | 2 |
| Cll (A21Al to AlHiB) | CABLE ASSY, POWER -- 3 cond cable; both ends 3-hermaphrodite contact connectors;o/a length 5 ft | 1014551-701 | 1 |
| A21A1, A1H1B | . CONNECTOR, PLUG -- 3 hermaphrodite contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR -- nylon, black; accom 3 hermaphrodite contacts; ELCO 60-6501.3318-00-130 | 941132003 | 1 |
|  | .. CONTACT, ELECTRICAL -- fork type with one male and one female form one end and common solder term. with crimping tabs other end; accom no. 14-18 AWG wire; ELCO 50-6501-0312 | 941402001 | 3 |
|  | . CABLE, POWER -- 3 cond no. 16AWG; Type SJ; rubber jacket; CORNISH WIRE 3303 | 940075001 | 5 |
| $\begin{aligned} & \text { Cl1(A21Al to } \\ & \text { AlH1B) } \end{aligned}$ | CABLE ASSY, POWER -- 3 cond cable; both ends 3-hermaphrodite contact connectors; o/a length 5 ft | 1014551-701 | 1 |
| A21Al, AlHlB | . CONNECTOR, PLUG -- 3 hermaphrodite contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR -- nylon, black; accom 3 hermaphrodite contacts; ELCO 60-6501.3318-00-130 | 941132003 | 1 |
|  | . . CONTACT, ELECTRICAL -- fork type with one male and one female form one end and common solder term. with crimping tabs other end; accom no. 14-18AWG wire; ELCO 50-6501-0312 | 941402001 | 3 |
|  | . CABLE, POWER -- 3 cond no.16AWG; Type SJ; rubber jacket; CORNISH WIRE 3303 | 940075001 | $\begin{array}{r} 5 \\ f t \end{array}$ |
| C12 (A21A2 to A4H1B) | CABLE ASSY, POWER -- reference only; refer to Table 4-4 for description and components | 1014551-702 | Ref |

Table 4-1. (Cont)
DDP-416 Main Frame


Table 4-2.
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A3 | POWER SUPPLY--provides $-6 \mathrm{v},+6 \mathrm{v},-24 \mathrm{v}$ and +24 vdc outputs; externally cooled; two rails on bottom for mtg power distribution unit; the following parts breakdown is for the unit as manufactured by NORTH ELECTRIC CO. | Model RP-61 | -- |
| $\begin{aligned} & \mathrm{A} 3--\mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 5, \\ & \mathrm{C} 6, \mathrm{C} 11 \end{aligned}$ | . CAPACITOR, ELECTROLYTIC--5000 mf, +150$10 \%, 36 \mathrm{vdcw}$; alum. case plastic covered; extended screw term.; o/a dim. 2.016 in . dia by 3.140 in . lg excl term.; NORTH ELECTRIC 3041188 |  | 5 |
| A3--C 3 | . CAPACITOR, ELECTROLYTIC-- $32000 \mathrm{mf},+100-$ $10 \%, 40 \mathrm{vdcw}$; alum. case plastic covered; extended screw term.; o/a dim. 3.010 in . dia by 2.140 in . 1g excl term.; NORTH ELECTRIC 3041212 |  | 1 |
| A3--C4 | . CAPACITOR, ELECTROLYTIC--4500 mf, +100$10 \%, 75 \mathrm{vdcw}$; alum. case plastic covered; extended screw term.; o/a dim. l. 760 in . dia by 4.140 in . lg excl term.; NORTH ELECTRIC 3042053 |  | 1 |
| A3--C7, C 8 | . CAPACITOR, ELECTROLYTIC- $-60000 \mathrm{mf},+100-$ $10 \%, 20 \mathrm{vdcw}$; alum. case plastic covered; extended screw term.; o/a dim. 3.010 in . dia by 4.140 in . lg excl term.; NORTH ELECTRIC 3042034 |  | 2 |
| A3--C10 | . CAPACITOR, ELECTROLYTIC--19000 mf, +100$10 \%, 25 \mathrm{vdcw}$; alum. case plastic covered; extended screw term.; o/a dim. 2.010 in . dia by 4.140 in . lg excl term.; NORTH ELECTRIC 3042010 |  | 1 |
| A3--C 12 | . CAPACITOR, ELECTROLYTIC--17000 mf, +100$10 \%$, 15 vdcw ; alum. case plastic covered; extended screw term.; o/a dim. 2.010 in . dia by 4.140 in . lg excl term.; NORTH ELECTRIC 3042050 |  | 1 |
| A3--C13 | . CAPACITOR, ELECTROLYTIC- $-5000 \mathrm{mf},+150-$ $10 \%$, 15 vdcw ; alum. case plastic covered; extended screw term.; o/a dim. 1.382 in . dia by 4.140 in . lg excl term.; NORTH ELECTRIC 3041130 |  | 1 |
| A3--C 14 | . CAPACITOR, PLASTIC--0. $15 \mathrm{mf}, 20 \%, 100 \mathrm{vdcw}$; G.E. 61F179G2 |  | 1 |
| A3--C15 | . CAPACITOR, ELECTROLYTIC--700 mf, +150-10\% 35 vdcw, acetate sleeve; incl rt ang mtg clamp; NORTH ELECTRIC 3040963 |  | 1 |
| A3--C 17 | . CAPACITOR, PLASTIC--0.1 mf, $10 \%$, 600 vdcw ; G. E. 61F49FAl04 |  | 1 |
| A3--C18 | . CAPACITOR, PAPER--12 mf, 660 vac ; oval alum. case; solder lug term.; o/a dim. 1.906 in. by 2.906 in. by 7.25 in. excl term.; G. E. 49F3832 |  | 1 |
| A3--C19, C23 | . CAPACITOR, PLASTIC- $-0.068 \mathrm{mf}, 10 \%, 100 \mathrm{vdcw}$; G.E. 61F21AA683 |  | 2 |
| $\begin{aligned} & \mathrm{A} 3--\mathrm{C} 20, \mathrm{C} 21, \\ & \mathrm{C} 24 \end{aligned}$ | . CAPACITOR, PLASTIC--0.01 mf, 5\%, 100 vdcw ; G. E. 6lFl0ACl03 |  | 3 |

Table 4-2. (Cont)
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A3--C22, C25 | . CAPACITOR, PLASTIC- $-0.047 \mathrm{mf}, 10 \%, 100 \mathrm{vdcw}$; G.E. 6lFl9AA473 |  | 2 |
| A3--CR1 through 4, CR 7 through 12, CR19, CR23, CR37, CR38 | . SEMICONDUC TOR, DIODE--1N645 |  | 14 |
| $\begin{aligned} & \text { A3--CR5, CR6, } \\ & \text { CR21 } \end{aligned}$ | . SEMICONDUCTOR, DIODE--1N1243 |  | 3 |
| $\begin{aligned} & \text { A3--CR13, } \\ & \text { CR14, CR29 } \end{aligned}$ | . SEMICONDUCTOR, DIODE--1N1185 |  | 3 |
| A3--CR15, CR16, CR34 | - SEMICONDUCTOR, DIODE--1N4721 |  | 3 |
| A3--CR17, CR35 | - SEMICONDUCTOR, DIODE--1N2979B |  | 2 |
| $\begin{gathered} \text { A3--CR18, CR } 25, \\ \text { CR30, CR36 } \end{gathered}$ | . SEMICONDUCTOR, DIODE--NORTH ELECTRIC 3370924 |  | 4 |
| A3--CR20, CR 33 | . SEMICONDUCTOR, DIODE--2N1772A |  | 2 |
| A3--CR22 | - SEMICONDUC TOR, DIODE--1N2990A |  | 1 |
| A3--CR $24, \mathrm{CR} 29$ | . SEMICONDUCTOR, DIODE--2N 1595 |  | 2 |
| A3--CR27, CR 32 | . SEMICONDUCTOR, DIODE--1N753A |  | 2. |
| A3--CR28 | . SEMICONDUCTOR, DIODE--G.E. C52U |  | 1 |
| A3--Fl | FUSE, CARTRIDGE--6 amp, 250v; blown indication by extended red button pin; instantaneous; 13/32 in. dia by l-1/2 in. 1g; NORTH ELECTRIC 3150215 |  | 1 |
| A3--F2 | . FUSE, CARTRIDGE--12 amp, 250v; blown indication by extended red button pin; instantaneous; 13/32 in. dia by l-1/2 in. lg; NORTH ELECTRIC 3150214 |  | 1 |
| A3--F3 | . FUSE, CARTRIDGE--30 amp, 125v; blown indication by extended red button pin; instantaneous; 13/32 in. dia by l-1/2 inl lg; BUSSMAN MIN30 |  | 1 |
| $\begin{aligned} & \mathrm{A} 3--\mathrm{XF} 1, \mathrm{XF} 2, \\ & \mathrm{XF} 3 \end{aligned}$ | FUSEHOLDER--accom $13 / 32 \mathrm{in}$. dia by $1-1 / 2 \mathrm{in}$. lg fuse; transparent knob for visual indication of blown fuse; BUSSMAN HPC-C |  | 3 |
| A3--F4 | FUSE, CARTRIDGE--3 amp, 125v; blown indication by extended silver plated pin; instantaneous; l/4in. dia by $1-1 / 4 \mathrm{in}$. 1 g ; BUSSMAN GLD3 |  | 1 |
| A3--XF4 | . FUSEHOLDER--accom $1 / 4 \mathrm{in}$. dia by $1-1 / 4 \mathrm{in}$. lg fuse; transparent knob for visual indication of blown fuse; BUSSMAN HLD |  | 1 |
| A3--K1, K2 | . RELAY, ARMATURE--3 pdt; 6 vdc, 32.1 ohm coil; $10 \mathrm{amp}, 115$ vac res. contact rating; single $6-32$ thd mtg stud; o/a dim. $1-15 / 32 \mathrm{in}$. w by l-11/16 in. lg by $1-27 / 32 \mathrm{in}$. h ; POTTER-BRUMFIELD KA14DG-6V-MTG NO. 1 |  | 2 |

Table 4-2. (Cont)
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3C PartNo. | Qty Req |
| :---: | :---: | :---: | :---: |
| A 3--K3 | . RELAY, ARMATURE--spdt; $12 \mathrm{vdc}, 120$ ohm coil; 5 amp , 115 vac res. contact rating; single 6-32 thd mtg hole; o/a dim. l-l/4in. w by l-l/4in. h by 1-15/16 in. lg ; POTTER-BRUMFIELD KA5D-12VMTG NO. 3 |  | 1 |
| $\begin{aligned} & \mathrm{A} 3--\mathrm{Q} 1, \mathrm{Q} 2, \mathrm{Q} 3, \\ & \mathrm{Q} 13, \mathrm{Q} 14, \mathrm{Q} 29, \\ & \mathrm{Q} 30 \end{aligned}$ | . TRANSISTOR--2N1613 |  | 7 |
| A3--Q4, Q15, Q3 1 | . TRANSISTOR--2N1485 |  | 3 |
| $\begin{gathered} \text { A3--Q5, Q6, Q7, } \\ \text { Q17, Q32, Q34, } \\ \text { through Q37 } \end{gathered}$ | . TRANSISTOR --2N3133 |  | 9 |
| A3--Q8 through Q12, Q16, Q18, through Q28, Q33 | . TRANSISTOR --2N3055 |  | 18 |
| A3--R1, R39 | .RESISTOR, WIREWOUND--5 ohms, $5 \%, 3 \mathrm{w}$; TEPRO TS-3W-5-5\% |  | 2 |
| A3--R3 | . RESISTOR, WIREWOUND--150 ohms, 5\%, 20w; OHMITE 2-H-48-F-150 |  | 1 |
| A3--R4, R 12 | . RESISTOR, COMPOSITION--200 ohms, 5\%, lw; MIL Type RC32GF201J |  | 2 |
| A3--R 5 | . RESISTOR, COMPOSITION--4700 ohms, 5\%, l/2w; MIL Type RC20GF472J |  | 1 |
| A3--R6, R 54 | .RESISTOR, COMPOSITION--910 ohms, 5\%, lw; MIL Type RC32GF911J |  | 2 |
| A3--R 7 | . RESISTOR, COMPOSITION--2400 ohms, 5\%, 1/2w; MIL Type RC20GF242J |  | 1 |
| A3--R8 | . RESISTOR, COMPOSITION--1100 ohms, 5\%, 1/2w; MIL Type RC20GFil2J |  | 1 |
| A3--R9, R11 | . RESISTOR, WIREWOUND--415 ohms, $1 \%$, 3w; TEPRO TS-3W-415-1\% |  | 2 |
| A3--R10 | . RESISTOR, VARIABLE--wirewound; 200 ohms $10 \%$, $1 / 2 \mathrm{w}$; 25 turn, screwdriver adjust; 3 pin terminals; o/a dim. l/4in. thk by $5 / 16 \mathrm{in}$. w by l-l/4 in. lg excl adjust screw; BOURNS 275-1-201 |  | 1 |
| A3--R 13 | . RESISTOR, WIREWOUND--2200 ohms, $1 \%$, lw; TEPRO TS-1W-2200-1\% |  | 1 |
| $\begin{aligned} & \text { A3--R14, R15, } \\ & \text { R16 } \end{aligned}$ | . RESISTOR, WIREWOUND--1000 ohms, $1 \%$, 3 w ; TEPRO TS-3W-1000-1\% |  | 3 |
| A3--R17, R35 | . RESISTOR, WIREWOUND--825 ohms, $1 \%$, 3w; TEPRO TS-3W-825-1\% |  | 2 |
| A3--R18 | . RESISTOR, VARIABLE--wir ewound; 100 ohms $10 \%, 1 / 2 w ; 25$ turn, screwdriver adjust; 3 pin terminals; o/a dim. l/4 in. thk by $5 / 16$ in. w by l-1/4 in. lg excl adjust screw; BOURNS 200P-1-101 |  | 1 |

Table 4-2. (Cont)
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A3--R19 | . RESISTOR, WIREWOUND--250 ohms, $1 \%$, lw; TEPRO TS-1W-250-1 $\%$ |  | 1 |
| A3--R20 | . RESISTOR, WIREWOUND--950 ohms, $1 \%$, 3w; TEPRO TS-3W-950-1\% |  | 1 |
| A3--R21 | . RESISTOR, COMPOSITION--470 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF471J |  | 1 |
| A3--R22 | . RESISTOR, WIREWOUND--900 ohms, $1 \%$, 3 w ; TEPRO TS-3W-900-1\% |  | 1 |
| A3--R23 | . RESISTOR, VARIABLE--wirewound; 50 ohms, $10 \%$, 1/2w; 25 turn, screwdriver adjust; 3 pin terminals; o/a dim. $1 / 4$ in. thk by $5 / 16$ in. w by $1-1 / 4 \mathrm{in}$. lg excl adjust screw; BOURNS 200P-1-50 |  | i |
| A3--R24 | . RESISTOR, WIREWOUND--1750 ohms, $1 \%$, 3w; TEPRO TS-3W-1750-1\% |  | 1 |
| A3--R25 | . RESISTOR, COMPOSITION--390 ohms, $5 \%$, lw; MIL Type RC32GF391J |  | 1 |
| $\begin{aligned} & \mathrm{A} 3--\mathrm{R} 26, \mathrm{R} 74, \\ & \mathrm{R} 82 \end{aligned}$ | . RESISTOR, COMPOSITION--240 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF241J |  | 3 |
| A3--R27 | . RESISTOR, COMPOSITION--750 ohms, $5 \%$, lw; MIL Type RC32GF751J |  | 1 |
| A 3--R 28 | . RESISTOR, COMPOSITION--330 ohms, 5\%, lw; MIL Type RC32GF331J |  | 1 |
| A3--R29 | . RESISTOR, COMPOSITION--180 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF181J |  | 1 |
| A3--R30 | . RESISTOR, WIREWOUND--0.5 ohm, $5 \%$, 5w; OHMITE 1-D-48-F-0.5 |  | 1 |
| A3--R31,R32 | . RESISTOR, WIREWOUND--400 ohms, $1 \%$, 3 w ; TEPRO TS-3W-400-1\% |  | 2 |
| A3--R33 | . RESISTOR, WIREWOUND--130 ohms, $5 \%, 10 \mathrm{w}$; TEPRO TS-10W-130-5\% |  | 1 |
| A3--R34 | . RESISTOR, VARIABLE--wirewound; 100 ohms, $10 \%$ 1/2w; 25 turn, screwdriver adjust; 3 pin terminals; o/a $\operatorname{dim} .1 / 4 \mathrm{in}$. thk by $5 / 16 \mathrm{in}$. w by $1-1 / 4 \mathrm{in} . \lg$ excl adjust screw; BOURNS 275-1-101 |  | 1 |
| A3--R37 | . RESISTOR, COMPOSITION--150 ohms, 5\%, 1. 2w; MIL Type RC20GFl51J |  | 1 |
| A3--R38 | . RESISTOR, COMPOSITION--1000 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GFl02J |  | 1 |
| A3--R40 | . RESISTOR, WIREWOUND--35 ohms, 5\%, 12w; OHMITE 1-3/4-D-48-F-35 |  | 1 |
| A3--R42 | . RESISTOR, WIREWOUND--200 ohms, $1 \%$, 3w; TEPRO TS-3W-200-1\% |  | 1 |
| A3--R43 | . RESISTOR, COMPOSITION--2200 ohms, 5\%, l/2w; MIL Type RC20GF222J |  | 1 |

Table 4-2. (Cont)
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A3--R44 | . RESISTOR, COMPOSITION--100 ohms, 5\%, 2w; MIL Type RC42GFl01J |  | 1 |
| A3--R45 | . RESISTOR, COMPOSITION--270 ohms, 5\%, 2w; MIL Type RC42GF271J |  | 1 |
| A3--R46 | . RESISTOR, COMPOSITION--220 ohms, 5\%, 1/2w; MIL Type RC20GF221J |  | 1 |
| A3--R47 | . RESISTOR, COMPOSITION--560 ohms, 5\%, lw; MIL Type RC32GF561J |  | 1 |
| A3--R48, R61 | . RESISTOR, WIREWOUND--700 ohms, $1 \%$, 3w; TEPRO TS-3W-700-1\% |  | 1 |
| A3--R49,R62 | . RESISTOR, WIREWOUND--300 ohms, $1 \%$, 3w; TEPRO TS-3W-300-1\% |  | 2 |
| A3--R50, R63 | . RESISTOR, WIREWOUND--270 ohms, $1 \%, 1 / 2 w ;$ TEPRO TS-1/2W-270-1\% |  | 2 |
| A3--R51, R64 | . RESISTOR, VARIABLE--wirewound; 50 ohms, $10 \%$ $1 / 2 w ; 25$ turn, screwdriver adjust; 3 pin terminals; o/a dim. 1/4in. thk by $5 / 16 \mathrm{in}$. w by $1-1 / 4 \mathrm{in}$. lg excl adjust screw; BOURNS 275-1-50 |  | 2 |
| A3--R52, R65 | . RESISTOR, WIREWOUND--300 ohms, $1 \%, 1 / 2 w ;$ TEPRO TS-1/2W-300-1\% |  | 2 |
| $\begin{gathered} \text { A3--R56, R69 } \\ \text { R78, R83 } \end{gathered}$ | . RESISTOR, COMPOSITION--180 ohms, $5 \%, 1 / 2 w ;$ MIL Type RC20GF181J |  | 4 |
| A3--R57 | - RESISTOR, COMPOSITION--3000 ohms, $5 \%$, l/2w; MIL Type RC20GF302J |  | 1 |
| A3--R58 | . RESISTOR, COMPOSITION--2700 ohms, 5\%, lw; MIL Type RC32GF272J |  | 1 |
| A3--R59 | . RESISTOR, COMPOSITION--200 ohms, 5\%, l/2w; MIL Type RC20GF201J |  | 1 |
| A3--R60 | . RESISTOR, COMPOSITION--820 ohms, 5\%, lw; MIL Type RC32GF821J |  | 1 |
| A3--R57 | . RESISTOR, COMPOSITION--1200 ohms, 5\%, lw; MIL Type RC32GF122J |  | 1 |
| A3--R68 | . RESISTOR, WIREWOUND--1 ohm, 3\%, 5w; TEPRO TS-5W-1.0-3\% |  | 1 |
| A3--R 70 | . RESISTOR, WIREWOUND--35 ohms, 1\%, 5w; TEPRO TS-5W-35-1\% |  | 1 |
| A 3--R 71 | . RESISTOR, COMPOSITION--9l ohms, $5 \%$, lw; MIL Type RC32GF910J |  | 1 |
| $\begin{aligned} & \mathrm{A} 3-\mathrm{R} 72, \mathrm{R} 73, \\ & \mathrm{R} 77 \end{aligned}$ | . RESISTOR, WIREWOUND--250 ohms, $1 \%$, lw; TEPRO TS-1W-250-1\% |  | 3 |
| A $3--\mathrm{R} 75$ | . RESISTOR, WIREWOUND--500 ohms, $1 \%$, lw; TEPRO TS-1W-500-1 \% |  | 1 |
| A3--R79 | . RESISTOR, WIREWOUND--240 ohms, $1 \%$, 3w; TEPRO TS-3W-240-1\% |  | 1 |

Table 4-2. (Cont)
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3 C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A3--R81 | . RESISTOR, WIREWOUND--12 ohms, $1 \%, 3 \mathrm{w}$; TEPRO TS-3W-12-1\% |  | 1 |
| A3--R 84 | . RESISTOR, WIREWOUND--30 ohms, $5 \%$, 5 w ; TEPRO TS-5W-30-5\% |  | 1 |
| A3--R85 through Rlol | . RESISTOR, WIREWOUND--0. $2 \mathrm{ohm}, 1 \%, 5 \mathrm{w}$; TEPRO TS-5W-0.2-1\% |  | 17 |
| A3--R102 | . RESISTOR, WIREWOUND--1. $0 \mathrm{ohm}, 5 \%, 12 \mathrm{w}$; OHMITE 1-3/4-D-48-F-1 |  | 1 |
| A3--R103 | - RESISTOR, WIREWOUND--75 ohms, $5 \%$, 5w; TEPRO TS-5W-75-5\% |  | 1 |
| A3--R104 | . RESISTOR, COMPOSITION--30 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF300J |  | 1 |
| A3--R105 | - RESISTOR, COMPOSITION--5l ohms, $5 \%, 1 / 2 w$; MIL Type RC20GF510J |  | 1 |
| A3--R106, R107 | . RESISTOR, COMPOSITION--10 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF100J |  | 2 |
| A3--R111 | . RESISTOR, WIREWOUND--200 ohms, 5\%, 5w; TEPRO TS-5W-200-5\% |  | 1 |
| A3--S1 | . SWITCH, TOGGLE--spst; $15 \mathrm{amp}, 125 \mathrm{vac} ; 15 / 32-32$ thd mtg bush $11 / 32 \mathrm{in} .1 \mathrm{~g}$; CUTLER-HAMMER 7501 Kl 2 |  | 1 |
| A3--TSl | . SWITCH, THERMOSTATIC--spst-NO; closes at 167 deg $F$; opens at 157 deg $F$; saddle mtd; STEVENS MFG N56 |  | 1 |
| A3--T1 | - TRANSFOR MER, POWER--ferro-magnetic regulated; NORTH ELECTRIC 6124037 |  | 1 |
| A3--T2 | TRANSFORMER, PULSE--NORTH ELECTRIC 6011855 |  | 1 |
| $\begin{aligned} & \text { A3A1A-5A } \\ & \text { A3A } 6 A-10 A \end{aligned}$ | - CONNECTOR, RECEPTACLE--yellow; 5 contacts; c/o the following individual items: |  | 2 |
|  | . . SHELL, CONNECTOR--plastic; yellow; 5 sections; each accom blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. $31 / 64 \mathrm{in}$. w by $31 / 64 \mathrm{in} . \mathrm{h}$ by $1-1 / 4 \mathrm{in} .1 \mathrm{~g}$; HEYMAN MFG DC202-5YELLOW | 941307452 | 1 |
|  | .. CONTACT, ELECTRICAL--blade type; . 032 in. thk; contact area $1 / 4 \mathrm{in}$. w; solder tab termination; press fit into shell; o/a dim. 21/64 in. w by 51/64 in. 1g; HEYMAN MFG T202-S | 937201001 | 5 |
| $\begin{aligned} & \text { A3A1B-5B } \\ & \text { A3A6B-10B } \end{aligned}$ | . CONNECTOR, RECEPTACLE--green; 5 contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--same as u/w A3AlA-5A except color green; HEYMAN MFG DC202-5 GREEN | 941307552 | 1 |

Table 4-2. (Cont)
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { A } 3 \mathrm{AlC-3C} \\ & \text { A } 3 \mathrm{~A} 1 \mathrm{D}-3 \mathrm{D} \end{aligned}$ | .. CONTACT, ELECTRICAL--same as u/w A3AlA5 A | 937201001 | 5 |
|  | . CONNECTOR, RECEPTACLE--black; 3 contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--plastic; black; 3 sections; each accom blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. 31/64 in. w by $31 / 64$ in. h by $3 / 4 \mathrm{in}$. lg ; HEYMAN MFG DC202-3BLACK | 941307032 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w A3AlA-5A | 937201001 | 3 |
| $\begin{aligned} & \text { A } 3 \mathrm{~A} 4 \mathrm{C}-8 \mathrm{C} \\ & \text { A } 3 \mathrm{~A} 4 \mathrm{D}-8 \mathrm{D} \end{aligned}$ | . CONNECTOR, RECEPTACLE--black; 5 contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--same as u/w A3A1A-5A except color black; HEYMAN MFG DC202-5BLACK | 941307052 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w A3A1A-5A | 937201001 | 5 |
| A3A10D | . CONNECTOR, RECEPTACLE--brown; l contact c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--plastic; brown; l section; accom blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. 31/64 in. w by $31 / 64 \mathrm{in} . \mathrm{h}$ by $1 / 4 \mathrm{in}$. lg ; HEYMAN MFG DC202-1BROWN | 941307112 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w A3AlA5A | 937201001 | 1 |
| A3A1E-3E | - CONNECTOR, RECEPTACLE--red; 3 contacts; c/o the following individual items: |  | 1 |
|  | .. SHELL, CONNECTOR--same as u/w A3AlC-3C except color red; HEYMAN MFG DC202-3RED | 941307232 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w A3AlA5A | 937201001 | 3 |
| A $3 \mathrm{~A} 4 \mathrm{E}-8 \mathrm{E}$ | . CONNECTOR, RECEPTACLE--red; 5 contacts; c/o the following individual items: |  | 1 |
|  | .. SHELL, CONNECTOR--same as u/w A3A1A-5A except color red; HEYMAN MFG DC202-5RED | 941307252 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w A3A1A-5A | 937201001 | 5 |
| A3A1F-3F | . CONNECTOR, RECEPTACLE--white; 3 contacts; c/o the following individual items: |  | 1 |
|  | .. SHELL, CONNECTOR--same as u/w A3A1C-3C except color white; HEYMAN MFG DC202-3WHITE | 941307932 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w A3AlA5 A | 937201001 | 3 |

Table 4-2. (Cont)
RP-61 Power Supply (North Electric Co.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A3A4F-8F | . CONNECTOR, RECEPTACLE--white; 5 contacts; c/o the following individual items: <br> .. SHELL, CONNECTOR--same as u/w A3A1A-5A except color white; HEYMAN MFG DC202-5WHITE <br> .. CONTACT, ELECTRICAL--same as u/w A3A1A5A <br> - CABLE ASSY, POWER--3 cond cable; one end 3-pin male connector; other end bare wires; o/a length 40 in. NORTH ELECTRIC 6245105 | $\begin{aligned} & 941307952 \\ & 937201001 \end{aligned}$ | $1$ <br> 1 <br> 5 <br> 1 |
| A3--Pl | . . CONNECTOR, PLUG--2 male parallel blade contacts and 1 ground pin contact; incl cable clamp; HUBBELL 5264 <br> .. CABLE, POWER --3 cond, no. 10 AWG; Type SO; neoprene jacket; ALPHA 19383 | 941108001 | 1 <br> 40 <br> in. |

Table 4-3.
RP-61 Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A 3 Series | POWER SUPPLY - provides $-6 v,+6 v,-24 v$ and +24 vdc outputs; externally cooled; two rails on bottom for mtg power distribution unit; the following parts breakdown is for the unit as manufactured by AULT, INC. <br> Note: all ref. designations to be prefixed with A3 for complete system ref. designation | Model RP-61 | -- |
| $\begin{aligned} & \text { A1-C101 } \\ & \text { A5-C101 } \\ & \text { A8-C104 } \end{aligned}$ | . CAPACITOR, PLASTIC-0.027 mf, $10 \%, 200$ vdcw; SPRAGUE 192P27392 |  | 3 |
| $\begin{aligned} & \text { A1-C102 } \\ & \text { A5-C102 } \end{aligned}$ | . CAPACITOR, PLASTIC-0.022 mf, $10 \%, 200 \mathrm{vdcw}$; SPRAGUE 192P22392 |  | 2 |
| $\begin{aligned} & \text { A1-C104 } \\ & \text { A5-C104 } \\ & \text { A8-C102 } \end{aligned}$ | CAPACITOR, PLASTIC-0.01 mf, $10 \%, 200 \mathrm{vdcw}$; SPRAGUE 192P10392 |  | 3 |
| A6-C14, Cl5 | . CAPACITOR, ELECTROLYTIC --100 mf, +75-10\%, 10 vdcw; plastic sleeve; SPRAGUE TE1119.3 |  | 2 |
| A6-C16, Cl7 | . CAPACITOR, ELECTROLYTIC- $100 \mathrm{mf},+75-10 \%$, 25 vdcw; plastic sleeve; SPRAGUE TE1211 |  | 2 |
| $\begin{aligned} & \mathrm{A} 7-\mathrm{C} 1, \mathrm{C} 3, \mathrm{C} 5 \\ & \mathrm{C} 7, \mathrm{C} 8 \end{aligned}$ | . CAPACITOR, CERAMIC--disk type; 0.001 mf $10 \%$, 500 vdcw ; CENTRALAB IDl02 |  | 5 |
| A $7-\mathrm{C} 2$ | . CAPACITOR, ELECTROLYTIC-- $1200 \mathrm{mf},+75-10 \%$, 15 vdcw; plastic sleeve; SPRAGUE 39D128G015FL4 |  | 1 |
| A7-C4, C9 | . CAPACITOR, ELECTROLYTIC--10 mf, $+75-10 \%$, 6 vdcw; plastic sleeve; SPRAGUE TEl 087 |  | 2 |
| A 7-C6 | . CAPACITOR, ELECTROLYTIC--2 mf, $+75-10 \%$, 50 vdcw; plastic sleeve; SPRAGUE TE 1301 |  | 1 |
| A8-C101 | . CAPACITOR, PLASTIC--0. $0047 \mathrm{mf}, 10 \%, 200$ vdcw; SPRAGUE 192P47292 |  | 1 |
| A1-CR101, CR 102 <br> A5-CR101, CR 102 <br> A7-CR1, CR2, <br> CR6, CR7, CR20 <br> CR21, CR22 <br> A8-CR102 | . SEMICONDUCTOR, DIODE--1N645 |  | 12 |
| $\begin{aligned} & \text { A } 1-\mathrm{CR} 103 \\ & \text { A5-CR103 } \end{aligned}$ | - SEMICONDUCTOR, DEVICE--1N753A |  | 2 |
| A1-CR104 A5-CR104 A7-CR4, CR5 A8-CR101, CR104 | . SEMICONDUCTOR, DIODE--1N936 |  | 6 |
| A 7 -CR3 | . SEMICONDUCTOR, DIODE--SARKES-TARZIAN VR6 |  | 1 |
| A7-CR8 through CR15 | . SEMICONDUCTOR, DIODE--INTERNATIONAL RECTIFIER 10D2 |  | 8 |

Table 4-3. (Cont)
RP-61 Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| A7-CR16 through CR19 | . SEMICONDUCTOR, DIODE--INTERNATIONAL RECTIFIER 10Dl |  | 4 |
| A8-CR103 | - SEMICONDUCTOR, DIODE--1N759A |  | 1 |
| A7-F1 | - FUSE, CARTRIDGE--1 amp, 250v; $1 / 4 \mathrm{in}$. dia by 1-1/4 in. lg; instantaneous; BUSSMAN AGCl |  | 1 |
| A $7-\mathrm{F} 2$ | . FUSE, CAR TRIDGE--1/4 amp, 250v; 1/4in. dia by 1-1/4 in. lg; instantaneous; BUSSMAN AGCl/4 |  | 1 |
| $\begin{aligned} & \text { A1-Q101, Q102 } \\ & \text { A2-Q101, Q102 } \\ & \text { A3-Q101, Q102 } \\ & \text { A4-Q102 } \\ & \text { A5-Q101, Q102 } \end{aligned}$ | . TRANSISTOR --RCA 40251 or MOTOROLA MJ-2801 |  | 9 |
| $\begin{aligned} & \text { Al-Q103 } \\ & \text { A5-Q103 } \\ & \text { A8-Q103 } \end{aligned}$ | . TRANSISTOR--2N3053 |  | 3 |
| $\begin{aligned} & \text { Al-Q104, Q108 } \\ & \text { A5-Q104, Q108 } \\ & \text { A7-Q11, Q12, } \\ & \text { Q14 } \end{aligned}$ | - TRANSISTOR--2N3638 |  | 7 |
| $\begin{aligned} & \text { Al-Q105, Q106, } \\ & \text { Q107 } \\ & \text { A5-Q105, Q106, } \\ & \text { Q107 } \\ & \text { A7-Q4, Q13 } \\ & \text { A8-Q105, Q106, } \\ & \text { Q107 } \end{aligned}$ | . TRANSISTOR --2N697 |  | 11 |
| $\begin{array}{\|l} \text { A4-Q101 } \\ \text { A8-Q101, Q102 } \end{array}$ | . TRANSISTOR--2N3055 |  | 3 |
| $\begin{aligned} & \text { A7-Q1, Q2, Q6 } \\ & \text { A8-Q104, Q108 } \end{aligned}$ | - TRANSISTOR - -2 N 3644 |  | 5 |
| $\begin{gathered} \text { A7-Q3, Q5, Q7 } \\ \text { through Q10 } \end{gathered}$ | - TRANSISTOR --MICRO-ELECTRONICS ME4002 |  | 6 |
| $\begin{aligned} & \text { Al-R102 } \\ & \text { A5-R102 } \end{aligned}$ | . RESISTOR, COMPOSITION--180 ohms, $5 \%$, lw; MIL Type RC32GF181J |  | 2 |
| $\begin{aligned} & \text { Al-R103, Rl } 04 \\ & \text { A2-R105, R106 } \\ & \text { A3-R105, Rl } 06 \\ & \text { A4-R106 } \\ & \text { A5-R103, R104 } \end{aligned}$ | . RESISTOR, COMPOSITION--1300 ohms, $5 \%, 1 / 2 w ;$ MIL Type RC20GF132J |  | 9 |
| $\begin{aligned} & \text { Al-R105, R109 } \\ & \text { A5-R105, R109 } \\ & \text { A7-R12, R23, } \\ & \text { R26, R30 } \\ & \text { A8-R117 } \end{aligned}$ | . RESISTOR, COMPOSITION--10000 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GFl03J |  | 9 |
| $\begin{aligned} & \text { Al-R106 } \\ & \text { A5-R106 } \\ & \text { A8-R1 } 06 \end{aligned}$ | . RESISTOR, COMPOSITION--15 ohms, $5 \%, 2 w ;$ MIL Type RC42GFl50J |  | 3 |

Table 4-3. (Cont)
R P-61 Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Al-R107 } \\ & \text { A2-R101, R102 } \\ & \text { A3-R101, R102 } \\ & \text { A4-R102, R104 } \\ & \text { A5-R107 } \end{aligned}$ | . RESISTOR, WIREWOUND--0.l ohm, 5\%, 7w; TEPRO TS-7W-0.1-1\% |  | 6 |
| $\begin{aligned} & \text { A } 1-\mathrm{R} 108 \\ & \text { A } 5-\mathrm{R} 108 \end{aligned}$ | . RESISTOR, COMPOSITION--330 ohms, 5\%, lw; MIL Type RC32GF331J |  | 2 |
| $\begin{aligned} & \text { Al-R110 } \\ & \text { A5-R110 } \end{aligned}$ | . RESISTOR, COMPOSITION--68 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF680J |  | 2 |
| $\begin{aligned} & \text { Al-R111 } \\ & \text { A5-R111 } \end{aligned}$ | . RESISTOR, COMPOSITION--1600 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF162J |  | 2 |
| $\begin{aligned} & \text { Al-R112 } \\ & \text { A5-R112 } \end{aligned}$ | . RESISTOR, COMPOSITION--620 ohms, 5\%, 1/2w; MIL Type RC20GF621J |  | 2 |
| $\begin{aligned} & \text { Al-R113, R115 } \\ & \text { A5-R113,R115 } \end{aligned}$ | . RESISTOR, WIREWOUND--232 ohms, $1 \%$, lw; TEPRO TS-1W-232-1\% |  | 4 |
| $\begin{aligned} & \text { A1-R114 } \\ & \text { A5-R114 } \end{aligned}$ | . RESISTOR, VARIABLE--wirewound; 100 ohms $10 \%$, lw; 20 turns, screwdriver adjust; 3 pin term.; AMPHENOL 2600-101 |  | 2 |
| $\begin{aligned} & \text { A1-R116 } \\ & \text { A5-R116 } \end{aligned}$ | . RESISTOR, COMPOSITION--560 ohms, $5 \%$, $1 / 2 \mathrm{w}$; MIL Type RC20GF561J |  | 2 |
| $\begin{aligned} & \text { A1-R117 } \\ & \text { A5-R117 } \end{aligned}$ | . RESISTOR, COMPOSITION--13000 ohms, $5 \%$, l/2w; MIL Type RC20GF133J |  | 2 |
| $\begin{aligned} & \text { Al-R118 } \\ & \text { A5-R118 } \\ & \text { A } 8-R 102 \end{aligned}$ | . RESISTOR, COMPOSITION--1800 ohms, $5 \%, 1 / 2 w$; MIL Type RC20GF182J |  | 3 |
| $\begin{aligned} & \text { A1-R119 } \\ & \text { A5-R119 } \end{aligned}$ | . RESISTOR, WIREWOUND--1240 ohms, $1 \%$, lw; TEPRO TS-1W-1240-1\% |  | 2 |
| $\begin{aligned} & \text { A } 1-\mathrm{R} 120 \\ & \text { A } 5-\mathrm{R} 120 \end{aligned}$ | - RESISTOR, WIREWOUND--562 ohms, $1 \%$, 1 w ; TEPRO TS-1W-562-1\% |  | 2 |
| $\begin{aligned} & \text { Al-R121 } \\ & \text { A5-R121 } \\ & \text { A } 7-\mathrm{R} 39 \\ & \text { A } 8-\mathrm{R} 121 \end{aligned}$ | . RESISTOR, COMPOSITION--510 ohms, 5\%, l/2w; MIL Type RC20GF511J |  | 4 |
| $\begin{aligned} & \text { Al-R122 } \\ & \text { A5-R122 } \\ & \text { A } 8-R 122 \end{aligned}$ | . RESISTOR, COMPOSITION--1000 ohms, $5 \%, 1 / 2 w ;$ MIL Type RC20GF102J |  | 3 |
| $\begin{aligned} & \text { A } 1-\mathrm{R} 123 \\ & \text { A } 5-\mathrm{R} 123 \end{aligned}$ | . RESISTOR, COMPOSITION--430 ohms, $5 \%$, $1 / 2 \mathrm{w}$; MIL Type RC20GF431J |  | 2 |
| $\begin{aligned} & \text { A1-R124 } \\ & \text { A5-R } 124 \end{aligned}$ | . RESISTOR, COMPOSITION--110 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GFlllJ |  | 2 |
| $\begin{aligned} & \text { A } 1-\mathrm{R} 126 \\ & \text { A } 5-\mathrm{R} 126 \\ & \text { A } 8-\mathrm{R} 126 \end{aligned}$ | - RESISTOR, COMPOSITION--180 ohms, $5 \%$, $1 / 2 \mathrm{w}$; MIL Type RC20GF181J |  | 3 |
| $\begin{aligned} & \mathrm{A} 4-\mathrm{R} 101 \\ & \mathrm{~A} 8-\mathrm{R} 101, \mathrm{R} 107 \end{aligned}$ | . RESISTOR, WIREWOUND--0.25 ohms, 5\%, 5w; TEPRO TS-5W-0.25-5\% |  | 3 |

Table 4-3. (Cont)
RP-6l Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { A4-R105 } \\ & \text { A7-R27, R35 } \\ & \text { A8-R103, R104, } \\ & \text { R109 } \end{aligned}$ | . RESISTOR, COMPOSITION--3000 ohms, $5 \%, 1 / 2 w ;$ MIL Type RC24-GF303J |  | 6 |
| A6-R11, R12 | . RESISTOR, WIREWOUND--100 ohms, $1 \%$, 5w; TEPRO TS-5W-100-1\% |  | 2 |
| $\begin{aligned} & \text { A } 7-\mathrm{R} 1, \mathrm{R} 37, \mathrm{R} 40, \\ & \text { R41 } \end{aligned}$ | . RESISTOR, COMPOSITION--5100 ohms, 5\%, l/2w; MIL Type RC20GF512J |  | 4 |
| A $7-R 2, R 6$ | . RESISTOR, COMPOSITION--3900 ohms, 5\%, l/2w; MIL Type RC20GF392J |  | 2 |
| A $7-\mathrm{R} 3$ | . RESISTOR, COMPOSITION--47000 ohms, $5 \%$, l/2w; MIL Type RC20GF473J |  | 1 |
| $\begin{aligned} & \text { A } 7-\mathrm{R} 4, \mathrm{R} 5, \mathrm{R} 8, \\ & \text { R15, R22 } \end{aligned}$ | . RESISTOR, COMPOSITION--20000 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF203J |  | 5 |
| A7-R7 | . RESISTOR, VARIABLE--wirewound; 20000 ohms, $10 \%$, lw; 20 turns, screwdriver adjust; 3 pin term.; AMPHENOL 2600-203 |  | 1 |
| A $7-\mathrm{R} 9$ | - RESISTOR, COMPOSITION--360 ohms, $5 \%$, 2 w ; MIL Type RC42GF361J |  | 1 |
| $\begin{gathered} \text { A7-R10, R11, } \\ \text { R13, R29 } \\ \text { A8-R124 } \end{gathered}$ | . RESISTOR, COMPOSITION--200 ohms, 5\%, l/2w; MIL Type RC20GF201J |  | 5 |
| $\begin{aligned} & \text { A } 7-\mathrm{R} 14, \mathrm{R} 24, \\ & \text { R34 } \end{aligned}$ | . RESISTOR, COMPOSITION--2000 ohms, $5 \%, 1 / 2 w ;$ MIL Type RC20GF202J |  | 3 |
| A 7-R16 | . RESISTOR, COMPOSITION--3000 ohms, $5 \%$, lw; MIL Type RC32GF302J |  | 1 |
| A7-R17 | . RESISTOR, COMPOSITION--2200 ohms, 5\%, lw; MIL Type RC32GF222J |  | 1 |
| A7-R18 | . RESISTOR, COMPOSITION--2400 ohms, 5\%, lw; MIL Type RC32GF242J |  | 1 |
| A 7-R19,R32 | . RESISTOR, WIREWOUND--2700 ohms,5\%, lw; TEPRO TS-IW-2700-5\% |  | 2 |
| A7-R20,R31 | . RESISTOR, VARIABLE--wirewound; 5000 ohms, $10 \%$, lw; 20 turns, screwdriver adjust; 3 pin term.; AMPHENOL 2600-502 |  | 2 |
| A7-R21,R38 | . RESISTOR, WIREWOUND--7500 ohms, 5\%, lw; TEPRO TS-1W-7500-5\% |  | 2 |
| A $7-\mathrm{R} 25, \mathrm{R} 33$ | RESISTOR, VARIABLE--wirewound; 10000 ohms, $10 \%$, lw; 20 turns, screwdriver adjust; 3 pin term.; AMPHENOL 2600-103 |  | 2 |
| A7-R28, R42 | . RESISTOR, COMPOSITION--68 ohms, 5\%, lw; MIL Type RC32GF680J |  | 2 |
| A8-Rl 05 | . RESISTOR, COMPOSITION--30000 ohms, 5\%, 1/2w; MIL Type RC20GF303J |  | 1 |

Table 4-3. (Cont)
R P-61 Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Reg |
| :---: | :---: | :---: | :---: |
| A8-R108 | . RESISTOR, WIREWOUND--500 ohms, $1 \%$, lw; TEPRO TS-1W-500-1 $\%$ |  | 1 |
| A8-R110 | . RESISTOR, COMPOSITION--100 ohms, $5 \%$, $1 / 2 \mathrm{w}$; MIL Type RC20GFl01J |  | 1 |
| A8-R111 | . RESISTOR, COMPOSITION--12000 ohms, $5 \%$, 1/2w; MIL Type RC20GF123J |  | 1 |
| A8-R112 | . RESISTOR, COMPOSITION--1100 ohms, $5 \%, 1 / 2 w ;$ MIL Type RC20GF112J |  | 1 |
| A8-R113, R119 | . RESISTOR, WIREWOUND--1000 ohms, $1 \%$, 1 w ; TEPRO TS-1W-1000-1\% |  | 2 |
| A8-R114 | . RESISTOR, VARIABLE--wirewound; 500 ohms, $10 \%$, lw; 20 turns, screwdriver adjust; 3 pin term.; AMPHENOL 2600-501 |  | 1 |
| A8-R115 | . RESISTOR, WIREWOUND--649 ohms, $1 \%$, lw; TEPRO TS-1W-649-1\% |  | 1 |
| A8-R116 | . RESISTOR, COMPOSITION--2200 ohms, 5\%, l/2w; MIL Type RC20GF222J |  | 1 |
| A8-R118 | . RESISTOR, COMPOSITION--910 ohms, 5\%, lw; MIL Type RC32GF911J |  | 1 |
| A8-R120 | - RESISTOR, WIREWOUND--1500 ohms, $1 \%$, lw; TEPRO TS-1W-1500-1\% |  | 1 |
| A8-R123 | . RESISTOR, COMPOSITION--2400 ohms, $5 \%, 1 / 2 \mathrm{w}$; MIL Type RC20GF242J |  | 1 |
| A9 | . RECTIFIER, SEMICONDUCTOR DEVICE--fullwave rectifier; input voltage 35 v rms; output: 30 vdc res. load, 6 amp; case molded plastic; 4 solder lug term.; o/a dim. 0.625 in . h by 1.32 in . w by 1.88 in . 1 g excl term.; MOTOROLA MDA 952-1 |  | 1 |
| Al0 | . RECTIFIER, SEMICONDUCTOR DEVICE--fullwave rectifier; input voltage 70 v rms; output: 62 vdc res. load, 10 amps; case molded plastic; 4 solder lug term.; o/a dim. $0.87 \mathrm{in} . \mathrm{h}$ by $1.75 \mathrm{in} . \mathrm{w}$ by 2.25 in . 1 g excl term.; MOTOROLA MDA962-2 |  | 1 |
| B1 | FAN, AXIAL--100 cfm; 105-120 vac, $50-60 \mathrm{~Hz}$; 4-11/16 in. sq by $1-1 / 2$ in. thk; ROTRON GOLD SEAL VENTURI MUFFIN FAN |  | 1 |
| Cl | . CAPACITOR, PLASTIC--0. $1 \mathrm{mf}, 10 \%, 600 \mathrm{vdcw}$; SPRAGUE 160P10496 |  | 1 |
| C2, C3, C4 | . CAPACITOR, PAPER--5 mf, $10 \%, 660 \mathrm{vac}$; oval alum. case; quick-disconnect term. o/a dim. $2-5 / 32 \mathrm{in}$. w by $2-27 / 32 \mathrm{in}$. $\lg$ by $4-5 / 32 \mathrm{in} . \mathrm{h}$; G. E. 49F6552 |  | 3 |
| C5 through C9 | . CAPACITOR, ELECTROLYTIC--60000 mf, +75$10 \%, 20$ vdcw; alum. case plastic covered, extended screw term.; o/a dim. 3 in . dia by $4-1 / 8 \mathrm{in} . \lg$ excl term.; AULT 400-1275 |  | 5 |

Table 4-3. (Cont)
RP-61 Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| C10 | . CAPACITOR, ELECTROLYTIC--5600 mf, +75$10 \%, 25 \mathrm{vdcw}$; alum. case plastic covered extended screw term.; o/a dim. l-3/8 in. dia by 3-1/8 in. lg excl term.; AULT 400-1287 |  | 1 |
| Cll | . CAPACITOR, ELECTROLYTIC--30000 mf, +75$10 \%$, 50 vdcw; alum. case plastic covered extended screw term.; o/a dim. 3 in . dia by 4-1/8 in. lg excl term.; AULT 400-1276 |  | 1 |
| C12, C18 | . CAPACITOR, ELECTROLYTIC--600 mf, +75$10 \%, 75 \mathrm{vdcw}$; alum. case plastic covered extended screw term.; o/a dim. 1-3/8 in. dia by 2-1/8 in. lg excl term.; AULT 400-1245 |  | 2 |
| Cl3 | . CAPACITOR, ELECTROLYTIC--3400 mf, +75$10 \%, 75$ vdcw; alum. case plastic covered extended screw term.; o/a dim. 2 in . dia by $3-1 / 8 \mathrm{in} . \lg$ excl term.; AULT 400-1463 |  | 1 |
| CR1, CR3 | . SEMICONDUC TOR, DIODE--R.C.A. INll83RA |  | 2 |
| CR2, CR4 | . SEMICONDUCTOR, DIODE--1N1183A |  | 2 |
| CR5 | . SEMICONDUCTOR, DIODE--1N2990A |  | 1 |
| CR6 | . SEMICONDUCTOR, DIODE--1N2991A |  | 1 |
| CR7, CR9, CR13 | . SEMICONDUC TOR, DIODE--G. E. C30F |  | 3 |
| CR8, CR11 | . SEMICONDUC TOR, DIODE--R.C.A. 40208R |  | 2 |
| CR10, CR 12 | . SEMICONDUCTOR, DIODE--R.C.A. 40208 |  | 2 |
| F1, F4 | FUSE, CARTRIDGE--10 amp, 125v; blown indication by extended red button pin; instantaneous; 13/32 in. dia by 1-1/2 in. 1g; BUSSMAN MINlo |  | 2 |
| F2 | FUSE, CARTRIDGE--30 amp, 125 v ; blown indica tion by extended red button pin; instantaneous; 13/32 in. dia by 1-1/2 in. lg; BUSSMAN MIN30 |  | 1 |
| XF1, XF2, XF4 | FUSEHOLDER--accom $13 / 32 \mathrm{in}$. dia by $1-1 / 2 \mathrm{in}$. lg fuse; transparent knob for visual indication of blown fuse; BUSSMAN HPC-C |  | 3 |
| F3 | - FUSE, CARTRIDGE--3 amp, 125 v ; blown indication by extended red button pin; instantaneous; $1 / 4 \mathrm{in}$. dia by l-1/4 in. lg; BUSSMAN GBA3 |  | 1 |
| XF3 | . FUSEHOLDER--accom $1 / 4 \mathrm{in}$. dia by $1-1 / 4 \mathrm{in}$. lg fuse; transparent knob for visual indication of blown fuse; BUSSMAN HLD |  | 1 |
| Jl through J7 | . CONNECTOR, RECEPTACLE--printed circuit type; AMP INC. 582777-2 |  | 7 |

Table 4-3. (Cont)
RP-6l Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| J8 (white) <br> J9 (red) <br> Jlo (black) <br> J11 (black) <br> J12 (green) <br> J13 (yellow) <br> Jl4 (brown) <br> J15 (brown) | . CONNECTOR--these vendor schematic ref. designations are replaced by 3C system designations as tabulated below. These will be described at the end of this unit breakdown. $\begin{aligned} & \text { J8 } \\ & \text { refer to AlF-3F, A4F-8F } \\ & \text { J9 refer to AlE-3E, A4E-8E } \\ & \text { J10 refer to AlD-3D, A4D-8D } \\ & \text { Jll refer to AlC-3C, A4C-8C } \\ & \text { J12 refer to AlB-5B, A6B-10B } \\ & \text { J13 refer to AlA-5A, A6A-10A } \\ & \text { J14 refer to Al0D } \\ & \text { J15 refer to Al0E } \end{aligned}$ |  |  |
| Pl | . CONNECTOR, PLUG--2 male parallel blade contacts and 1 ground pin; incl cable clamp; HUBBELL 5264 | 941108001 | 1 |
| R1 | . RESISTOR, WIREWOUND--15 ohms, $3 \%$, 25w; ribbed body; solder lug term.; screw mtd; o/a dim. l-3/32 in. w by 1-15/16 in. lg by 9/16 in. h; TEPRO TM25-15-3\% |  | 1 |
| R2 | . RESISTOR, WIREWOUND--100 ohms, $5 \%, 10 \mathrm{w}$; TRU-OHM FR10-100 <br> -RESISTOR, WIREWOUND--100 ohms, 5\%, 25w; TRU-OHM FR25-100 |  | 1 1 |
| R4 | . RESISTOR, WIREWOUND--150 ohms, 5\%, 10w; TRU-OHM FR10-150 |  | 1 |
| R5 | . RESISTOR, WIREWOUND--3.9 ohms, $1 \%$, $5 w ;$ I. R.C. AS5-3. 9-1\% |  | 1 |
| R6 | . RESISTOR, WIREWOUND--120 ohms, 5\%, l0w; TRU-OHM FR10-120 |  | 1 |
| R8, R13 | . RESISTOR, WIREWOUND--0.1 ohm, $10 \%, 25 \mathrm{w}$; TRU-OHM X15767 SPECIAL |  | 2 |
| R 9 | . RESISTOR, WIREWOUND--0.l ohms, $5 \%, 10 w$; TRU-OHM FR10-0.1 |  | 1 |
| R10 | . RESISTOR, WIREWOUND--0.5 ohm, $10 \%, 10 \mathrm{w}$; TRU-OHM FR10-0. 5 |  | 1 |
| SI | . SWITCH, TOGGLE--spst; $5 \mathrm{amp}, 125 \mathrm{vac} ;$ bat handle; screw term.; 15/32-32 thd mtg bush $11 / 32 \mathrm{in} . \mathrm{lg}$; CUTLER-HAMMER 7500Kl3 |  | 1 |
| S2 | - SWITCH, THERMAL--spst-NC; KLIXON M20700L8-L240 |  | 1 |
| Tl | - TRANSFORMER, POWER--ferro-magnetic regulated; AULT, INC 301-1258 <br> . CABLE, POWER--3 cond, no. 14 AWG; Type SO; neoprene jacket; ALPHA 1936/3 |  | 1 5 ft |

Table 4-3. (Cont)
RP-61 Power Supply (Ault, Inc.) Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \mathrm{A} 1 \mathrm{~A}-5 \mathrm{~A} \\ \mathrm{~A} 6 \mathrm{~A}-10 \mathrm{~A} \end{array}$ | . CONNECTOR, RECEPTACLE--yellow; 5 contacts; c/o the following individual items: <br> .. SHELL, CONNECTOR--plastic; yellow; 5 sections; each accom blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. 31/64 in. w by $31 / 64 \mathrm{in}$. h by l-1/4 in. lg; HEYMAN MFG DC202-5YELLOW | 941307452 | 2 1 |
|  | .. CONTACT, ELECTRICAL--blade type; . 032 in. thk; contact area each end $1 / 4 \mathrm{in}$. w; press fit into shell; o/a dim. 2l/64 in. w by 53/64 in. lg; HEYMAN MFG T202D | 937201003 | 5 |
| $\begin{aligned} & A 1 B-5 B \\ & A 6 B-10 B \end{aligned}$ | . CONNECTOR, RECEPTACLE--green; 5 contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--same as u/w A1A-5A except color green; HEYMAN MFG DC202-5 GREEN | 941307552 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w AlA-5A | 937201003 | 5 |
| $\begin{aligned} & \text { AlC-3C } \\ & \text { AlD-3D } \end{aligned}$ | . CONNECTOR, RECEPTACLE--black; 3 contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--plastic; black; 3 sections; each accom blade type contact; rect shape w/groov each side for snap mtg in panel; o/a dim. 31/64 in. w by $31 / 64$ in. $h$ by $3 / 4 \mathrm{in}$. lg ; HEYMAN MFG DC202-3BLACK | 941307032 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w AlA-5A | 937201003 | 3 |
| $\begin{aligned} & \text { A4C-8C } \\ & \text { A4D-8D } \end{aligned}$ | . CONNECTOR, RECEPTACLE--black; 5 contacts; c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--same as u/w AlA-5A except color black; HEYMAN MFG DC2025BLACK | 941307052 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w AlA-5A | 937201003 | 5 |
| $\begin{aligned} & \text { A10D } \\ & \text { A10E } \end{aligned}$ | . CONNECTOR, RECEPTACLE--brown; l contact c/o the following individual items: |  | 2 |
|  | .. SHELL, CONNECTOR--plastic; brown; l section; accom blade type contact; rect shape w/groove each side for snap mtg in panel; o/a dim. 31/64 in. w by $31 / 64$ in. h by l/4 in. lg; HEYMAN MFG DC202-1BROWN | 941307112 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w AlA-5A | 937201003 | 1 |
| AlE-3E | . CONNECTOR, RECEPTACLE--red; 3 contacts; c/o the following individual items: |  | 1 |
|  | .. SHELL, CONNECTOR--same as u/w AlC-3C except color red; HEYMAN MFG DC202-3RED | 941307232 | 1 |
|  | .. CONTACT, ELECTRICAL--same as u/w AlA-5A | 937201003 | 3 |

Table 4-3. (Cont)
R P-6l Power Supply (Ault, Inc.) Parts List


Table 4-4.
4 K and 8 K Memory Parts List


Table 4-4. (Cont) 4 K and 8 K Memory Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 4K | 8K |
| $\begin{aligned} & \text { A4A / B/C1, } 2, \\ & 5,6 \end{aligned}$ | . CONNECTOR PLANE ASSY--c /o two $2 \times 3$ modules (12 connector blocks of 8 connectors each), framework and associated parts; factory repairable only | 4013007-701 | 1 | 1 |
| $\begin{aligned} & \text { A4A1, 2, } 5,6 \\ & \text { A4B1, 2, } 5,6 \\ & \text { A4C 1, } 2 \end{aligned}$ | . DECOUPLING MODULE--c/o two 3.3 mf capacitors epoxy encapsulated; 3 pin term.; o/a dim. 0.240 in . w by 0.340 in . h by 1.960 in . lg excl term. | 2011516-701 | 10 | 10 |
| A4C 5, 6 | . DECOUPLING MODULE--c/o two 20 mf capacitors epoxy encapsulated; 3 pin term.; o/a dim. 0.240 in . w by $0.340 \mathrm{in} . \mathrm{h}$ by $1.960 \mathrm{in} . \mathrm{lg}$ excl term. | 2011516-702 | 2 | 2 |
| A4G2 | - RESISTOR ASSY--c/o 36 resistors, 2 capacitors and associated parts mtd on alum. plate | 3013008-701 | 1 | 1 |
| A4G2A1, 10 | .. CAPACITOR, MICA--510 pf, 5\%, 100 vdcw; radial leads; ELMENCO DM15F5llJl00WV | 930011146 | 2 | 2 |
| A4G2Bl through 18 A4G2Dl through 18 | .. RESISTOR, WIREWOUND--53 ohms, $1 \%$, 5 w ; noninductive; silicone coating; DALE NS5-53-1PCT | 932215009 | 36 | 36 |
| A4H | . FAN ASSY, AXIAL--see AlH, Table 4-l for description and components | 4011031-705 | 1 | 1 |
| A4K | . GONNECTOR ASSY--see AlK, Table 4-1 for description and components | 3014214-701 | 1 | 1 |
| A4Z | . FAN ASSY, AXIAL--see AlZ, Table 4-1 for description and components | 4011031-701 | 1 | 1 |
| u/w A4Z | . FILTER, AIR--see Table 4-1 for description | 911003004 | 1 | 1 |
|  | . LOCKING MECHANISM ASSY--see Table 4-1 for description | 2011121-701 | 1 | 1 |
|  | . CABLE, WIRE--see Table 4-1 for description | 1011538-001 | 1 | 1 |
|  | . PULLEY ASSY--see Table 4-1 for description | 2011304-701 | 2 | 2 |
|  | . HANDLE ASSY--see Table 4-1 for description | 3011212-701 | 1 | 1 |
| C7 (A4K to A3) | CABLE ASSY, SPECIAL PUR POSE--c/o seven no. 14 AWG conductors cabled and covered w/insulating sleeve; each conductor terminated both ends w/female quick-disconnect term.; o/a length 80 in . | 1014553-701 | 1 | 1 |
| $\begin{aligned} & \text { A3A1A, B, D, } \\ & \text { E, F } \\ & \text { A3A10D, E } \end{aligned}$ | . TERMINAL, QUICK DISCONNECT--female; accom l/4 in. w by 0.032 in. thk blade male contact; crimp type ferrule for no. 14-18 AWG wire; THOMAS and BETTS RB250 | 937200001 | 7 | 7 |
| A4KlA through G | . TERMINAL, QUICK DISCONNECT--female; accom l/4 in. w by 0.032 in. thk blade male contact; crimp type ferrule for no. 14-16 AWG wire; THOMAS and BETTS B250 | 937200003 | 7 | 7 |
| A4C68 to AlE58 | CABLE ASSY, SPECIAL PURPOSE--32-pairs cable terminated each end w/printed wiring assy; o/a length 56 in. | 1014997-701 | 1 | 1 |

Table 4-4. (Cont) 4 K and 8 K Memory Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 4K | 8K |
| A4C68 | . PRINTED WIRING ASSY--c/o board, component and associated parts <br> .. PRINTED WIRING BOARD--0.047 in. thk epoxy glass; copper clad both sides | 2013767-701 <br> 2013767, Items 1-4 | 1 1 | 1 1 |
| A4C68-Cl | .. CAPACITOR, PLASTIC- $0.033 \mathrm{mf}, 20 \%$, 50 vdcw ; MIDWEC CO. 3XF-. 033-20\% | 930313016 | 1 | 1 |
| A1E58 | . PRINTED WIRING ASSY--c/o board, components and associated parts | 2014995-701 | 1 | 1 |
|  | . . PRINTED WIRING BOARD--0.047 in. thk epoxy glass; copper clad both sides | 2014995, Items 1-5 | 1 | 1 |
| AlE58-Cl | .. CAPACITOR, PLASTIC, same as A4C68-Cl | 930313016 | 1 | 1 |
| $\begin{aligned} & \text { AlE58-R1 } \\ & \text { through R32 } \end{aligned}$ | .. RESISTOR, COMPOSITION--20 ohms, $5 \%, 1 / 8 w ;$ MIL Type RC05GF200J | 932010008 | 32 | 32 |
|  | . CABLE, SPECIAL PURPOSE--32 pairs, No. 28 AWG; plastic jacket | 940359001 | $\begin{aligned} & 56 \\ & \text { in. } \end{aligned}$ | $\begin{aligned} & 56 \\ & \text { in. } \end{aligned}$ |
|  | . PLATE, CLAMPING--cres; 0.047 in. thk; four 2-56 thd mtg holes | 2013626-001 | 2 | 2 |
|  | . CLAMP--half loop; cres; 0.032 in. thk; $1 / 4 \mathrm{in} . \mathrm{w}$; two 0.110 in . dia mtg holes | 1013623-001 | 2 | 2 |
| A4C67 to AlF61 | CABLE ASSY, SPECIAL PURPOSE--32-pairs cable terminated each end w/printed wiring assembly; o/a length 52 in. | 1014997-703 | 1 | 1 |
| A4C67 | - PRINTED WIRING ASSY--same as A4C68 | 2013767-701 | 1 | 1 |
| AlF6l | - PRINTED WIRING ASSY--c/o board, components and associated parts | 2014995-702 | 1 | 1 |
| A1F61-C1 | . . CAPACITOR, PLASTIC--same as A4C68-Cl | 930313016 | 1 | 1 |
| $\begin{aligned} & \text { AlF6l-R1 } \\ & \text { through R14 } \end{aligned}$ | .. RESISTOR, COMPOSITION--62 ohms, $5 \%, 1 / 8 w$; MIL Type RC05GF620J | 932010020 | 14 | 14 |
|  | . CABLE, SPECIAL PURPOSE--same as u/w A4C68 to AlE58 | 940359001 | $\begin{aligned} & 52 \\ & \text { in. } \end{aligned}$ | $\begin{aligned} & 52 \\ & \text { in. } \end{aligned}$ |
|  | . PLATE, CLAMPING--same as u/w A4C68 to AlE58 | 2013626-001 | 2 | 2 |
|  | . CLAMP--same as u/w A4C68 to AlE58 | 1013623-001 | 2 | 2 |
| Cl2 (A4H1B to A21A2) | CABLE ASSY, POWER--same as part no. 1014551701 except o/a length 70 in .; see Table 4-1 for 1014551-701 description and components | 1014551-702 | 1 | 1 |
| $\begin{gathered} \text { A4H2B to } \\ \text { A4Z2B } \end{gathered}$ | CABLE ASSY, SPECIAL PUR POSE--see Table 4-1 for description and components | 2014215-701 | 1 | 1 |

Table 4-5.
12 K and 16 K Memory Parts List


Table 4-5. (Cont)
12K and 16K Memory Parts List

| Reference Designation | Description | 3C Part No. | Qty Req |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 12K | 16K |
| $\begin{aligned} & \text { A4/A5A1, } 2,5,6 \\ & \text { A4/A5B1, } 2,5,6 \\ & \text { A4/A5C1,2 } \end{aligned}$ | . DECOUPLING MODULE--see Table 4-4 for description | 2011516-701 | 20 | 20 |
| $\begin{aligned} & \text { A4C } 5,6 \\ & \text { A5C } 5,6 \end{aligned}$ | . DECOUPLING MODULE--see Table 4-4 for description | 2011516-702 | 4 | 4 |
| $\begin{aligned} & \text { A4G2 } \\ & \text { A5G4 } \end{aligned}$ | . RESISTOR ASSY--see Table 4-4 for description and components | 3013008-701 | 2 | 2 |
| A4H | . FAN ASSY, AXIAL--see AlH, Table 4-1 for description and components | 4011031-705 | 1 | 1 |
| A4K | . CONNECTOR ASSY--see AlK, Table 4-1 for description and components | 3014214-701 | 1 | 1 |
| A4Z | . FAN ASSY, AXIAL--see AlZ, Table 4-1 for description and components | 4011031-701 | 1 | 1 |
| u/w A 4 Z | . FILTER, AIR--see Table 4-1 for description | 911003004 | 1 | 1 |
|  | . LOCKING MECHANISM ASSY--see Table 4-1 for description | 2011121-701 | 1 | 1 |
|  | . CABLE, WIRE--see Table 4-1 for description | 1011538-001 | 1 | 1 |
|  | . PULLEY ASSY--see Table 4-1 for description | 2011304-701 | 2 | 2 |
|  | . HANDLE ASSY--see Table 4-1 for description | 3011212-701 | 1 | 1 |
| C8 (A4K to A3) | CABLE ASSY, SPECIAL PUR POSE--c/o twelve no. 14 AWG conductors cabled and covered w/insulating sleeve; each conductor terminated both ends w/female quick-disconnect term.; o/a length 80 in . | 1014553-702 | 1 | 1 |
| $\begin{aligned} & \text { A3A1A, B, C, D, E } \\ & \quad \begin{array}{l} \text { F } \\ \text { A3A10D, E } \\ \text { A } 3 \text { A } 2 A, B, E, F \end{array} \end{aligned}$ | - TERMINAL, QUICK DISCONNECT--female; accom $1 / 4 \mathrm{in}$. w by 0.032 in. thk blade male contact; crimp type ferrule for no. 14-18 AWG wire; THOMAS and BETTS RB250 | 937200001 | 12 | 12 |
| A4K1A through M | . TERMINAL, QUICK DISCONNECT--female; accom $1 / 4$ in. w by 0.032 in. thk blade male contact; crimp type ferrule for no. 14-16 AWG wire; THOMAS and BETTS B250 | 937200003 | 12 | 12 |
| A4C68 to AlE58 | CABLE ASSY, SPECIAL PURPOSE--see Table 4-4 for description and components | 1014997-701 | 1 | 1 |
| A4C67 to AlF61 | CABLE ASSY, SPECIAL PURPOSE--see Table 4-4 for description and components | 1014997-703 | 1 | 1 |
| A5C67 to AlF58 | CABLE ASSY, SPECIAL PURPOSE--same as part no. 1014997-703 except o/a length 46 in.; see Table 4-4 for 1014997-703 description and components | 1014997-704 | 1 | 1 |
| A4B68 to A5C68 | CABLE ASSY, SPECIAL PUR POSE--32-pairs cable terminated each end w/printed wiring board; o/a length 2 ft | 1013826-701 | 1 | 1 |

Table 4-5. (Cont)
12K and 16 K Memory Parts List


## APPENDIX A <br> $\mu$-PAC DESCRIPTIONS

This appendix contains descriptions of the majority of standard and special $\mu-\mathrm{PAC}$ integrated circuit modules which are used in the basic DDP-416 computer and its applicable options. Specific limiteduse standard and special $\mu$-PACs used in the options are described in the respective option manual.

The $\mu$-PAC descriptions given here are preceded by a general description of the basic microcircuit characteristics.

The $\mu$-PAC integrated circuit modules described are listed below.

| No. | Page | No. | Page |
| :---: | :---: | :---: | :---: |
| CC-002 | A-25 | CC-151 | A-97 |
| CC-034 | A-27 | CC-152 | A -99 |
| CC-035 | A-29 | CC-153 | A-101 |
| CC-036 | A-31 | CC-154 | A-103 |
| CC-038 | A-33 | CM-003 | A-105 |
| CC-039 | A-35 | CM-006/106 | A-113 |
| CC-043 | A-37 | CM-022 | A-119 |
| CC-044 | A-41 | CM-032 | A-121 |
| CC-045 | A -43 | CM-033 | A-125 |
| CC-046 | A-45 | CM-075 | A-127 |
| CC-054 | A-49 | DC-335 | A-129 |
| CC-057 | A-51 | DI-335 | A-133 |
| CC-073 | A-53 | DL-335 | A-137 |
| CC-074 | A-57 | DM-335 | A-141 |
| CC-079 | A-61 | DN-335 | A-151 |
| CC-080 | A -63 | FF-335 | A - 155 |
| CC-085 | A -65 | LC-335 | A-161 |
| CC-088 | A-71 | OD-335 | A -167 |
| CC-089 | A-75 | PA-335 | A-177 |
| CC-090 | A-81 | PA-336 | A-181 |
| CC-091 | A-83 | ST-335 | A - 185 |
| CC-092 | A-89 | TG-335 | A-197 |
| CC-130 | A -95 |  |  |

## INTRODUCTION

This section contains general specifications for the $\mu$-PAC digital module line and detailed technical data on the four basic integrated circuit types used throughout the product line for digital logic functions.

## GENERAL $\mu$-PAC SPECIFICATIONS

All performance specifications listed below are guaranteed minimums based on worst-case tolerances. Actual performance will invariably exceed these guaranteed minimums. The following specifications apply to all $\mu$-PAC types. Any exceptions are listed in the individual specifications.

Input Switching Thresholds (Refer to Figure A-1.)
a. NAND gate and flip-flop dc inputs

$$
\begin{array}{ll}
\text { Active: } & +1.1 \mathrm{v}(\min ),+1.35 \mathrm{v}(\text { typ }) \\
\text { Passive: } & +3.0 \mathrm{v}(\max ),+1.55 \mathrm{v}(t y p)
\end{array}
$$

b. Power Amplifier and flip-flop clock and control inputs

Active: $\quad+1.2 \mathrm{v}(\mathrm{min}),+1.6 \mathrm{v}$ (typ)
Passive: $+3.0 \mathrm{v}(\mathrm{min}),+1.8 \mathrm{v}$ (typ)

Output Logic Levels (Guaranteed for all circuit types)
Passive: +4.0 v ( min ) to +6.3 v ( $\max$ )
Active: $\quad 0 \mathrm{v}$ to 0.35 v (max)
When referring to the outputs of circuits, the terms "set" and "reset" denote level outputs and "assertion" and "negation" denote pulse outputs. Flip-flops produce level outputs; one-shots and clocks produce pulse outputs.

Frequency Range (DC to 5 MC )
One common way of describing the speed of a digital circuit is to state the highest frequency square or rectangular wave that can be applied to the input of a circuit and still reliably produce a specified output. Applied to a flip-flop, this method specifies the highest toggling or complementing rate possible; and for a gate, an input discrimination capability dependent on its circuit delay. Of course, these circuits would be driving light loads. Such
a. NAND GATE AND FLIP-FLOP DC INPUTS

b, POWER AMPLIFIER AND FLIP-FLOP CLOCK AND CONTROL INPUTS


Figure A-1. Switching Thresholds
an approach is often misleading and unusable for the systems designer. When many of the same types of circuits are used in a system, the system capability or operating frequency depends on accumulated circuit delays. There must also be a reasonable fanout from any logic circuit; otherwise extra circuits would be needed in parallel or series in order to drive a moderate amount of logic. Rise and fall times of individual circuits are primarily meaningful only to the extent that they affect circuit delay.

An alternate measure of the efficiency of a system is the number of stages or levels of logic through which a signal can pass during a clock period. Honeywell, Inc. has chosen to specify the $\mu$-PAC digital circuit line from this standpoint of system operating frequency. The standard flip-flop can actually toggle at 10 mc , but is specified as having an operating frequency of 5 mc . The flip-flop requires only 40 nsec set up time before triggering. At a 5 mc clock rate, 160 nsec is available for going through logic, enough time for the initial clocked flip-flop delay plus three gate delays. All logic circuits in the chain have a fanout of eight at this frequency.

Temperature Range
Operating ambient (System): $\quad 0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$
Storage: $\quad-65^{\circ} \mathrm{C}$ to $+155^{\circ} \mathrm{C}$

## Power Supplies

a. Positive Voltage

| Nominal: | +6.0 v |
| :--- | :--- |
| Operating range: | +5.1 v to +6.3 v |
| Absolute maximum +8.0 v <br> rating:  |  |

b. Negative voltage (used on hybrid modules only)

| Nominal: | -6.0 v |
| :--- | :--- |
| Operating range: | -5.7 v to -6.3 v |
| Absolute maximum <br> rating: | -8.0 v |

Absolute maximum voltage ratings cannot be exceeded without the risk of circuit damage.

Loading Rules
Loading specifications for $\mu$-PACs are expressed in terms of "unit loads," both for input loading and output drive capability. The unit load concept simplifies calculation of total loading imposed on a driving stage that is fanned out to a number of different circuit types. For $\mu=\mathrm{PAC}$, a unit load is defined as the power required to drive the input circuit of a NAND gate (nominally 1.6 ma dc ). Unit load ratings apply to the ground signal condition at a gate input. (Gates require no input power when all inputs are passive or are not connected.)

## Current Requirements

Current requirements are listed in the specifications for each individual $\mu-\mathrm{PAC}$. The requirements are calculated on a nominal worst-case basis, in which the circuit inputs are assumed to be in the condition capable of causing the maximum current drain for a particular voltage. The nominal worst-case is selected instead of the extreme worst-case to provide a more realistic figure for power requirements and therefore permit more equipment to be driven by a power supply. Since it is very unlikely that all gates in a system would be on at the same time, the nominal worst-case calculations provide a considerable safety factor.

The current specifications include only the current used in the specific $\mu-\mathrm{PAC}$ and do not include the current going to external loads. Since the input load current is included in the specification, total system current requirements can be calculated by adding the rated currents for all $\mu$-PACs in the system.

## Worst Case Delays

Worst-case delays are specified over the full temperature range and under loading conditions which result in the longest propagation delay. (Eight dc gate loads are assumed for turn-on and one active dc gate load is assumed for turn-off.) For a gating circuit, the delay is specified as the average of the turn-on and turn-off delays. The total capacitance driven under the specified worst-case condition is 15 pf of wiring capacitance plus the capacitance accumulated in a $\mu-B L O C$ system when driving eight unit loads. This capacitance may be present during turn-off as well as turn-on, since it is possible to fan out to eight unit loads and yet have only one gate active. (The other seven loads may be inhibited by inputs at ground.) The effect of additional wiring capacitance on gate delays is discussed under Typical Delay Characteristics.

The preceding conditions apply to all gate and flip-flop circuits. Power amplifier delay specifications assume the condition of driving 25 active dc gate loads plus a total of 250 pf of capacitance.

## Typical Delay Characteristics

The curves in Figure A-2 show typical circuit delays of the basic NAND gate, plotted against variations in temperature, system wiring capacitance, and dc and capacitive loading conditions. For example, the " 5 loads, l active" curve shows the delay characteristic of a gate output that fans out to five gates, four of which are inhibited by logic ZERO signals on other inputs. Connector, printed circuit, and input capacitance when fanning out to 5 unit loads are taken into consideration. The worst-case condition is also plotted. This is the " 8 loads, lactive" curve, where 1 active load is being driven from an output that fans out to 8 unit loads. In this situation, the maximum stray capacitance is being driven by the minimum charging current, resulting in longer turn-off delays.

Although the curves are plotted beyond 40 picofarads of additional wiring capacitance, that amount of wiring capacitance is unlikely to appear on any output in a $\mu$-BLOC


Figure A-2. Typical NAND Gate Circuit Delays (Sheet 1 of 3 )

TYPICAL CIRCUIT DELAY OF NAND GATES SYSTEM OPERATING AMBIENT $=+25^{\circ} \mathrm{C}$ Vcc $=+6$ VOLTS


Figure A-2. Typical NAND Gate Circuit Delays (Sheet 2 of 3)


Figure A-2. Typical NAND Gate Circuit Delays (Sheet 3 of 3)
system. The stray wiring capacitance will vary between 6 and 12 picrofarads per foot, depending on the system wiring density. Due to the relatively small size of a $\mu-B L O C$ the wiring runs are minimized.

## Typical Waveform Characteristics

The waveforms shown in Figure A-3 are typical of a Model MC-335 clock driving a flip-flop, power amplifier, and two NAND gates in a series chain, with all logic elements operating at one-half their rated full load.


Figure A-3. Typical $\mu$-PAC Waveforms

## Basic NAND Circuit

The standard $\mu$-PAC NAND gate is a grounded-emitter, inverter amplifier. All inputs are diode-buffered, and the output is either the voltage of a saturated transistor or the supply voltage. Accidental grounding of the output will not damage the circuit.

The gate performs the NAND function with conventional positive logic $(+6 v=O N E$, $0 v=$ ZERO). For negative logic, the gate performs the NOR function. (See Figure A-4.)

When all inputs are passive $(+6 v)$ or open, the output transistor is turned on, and the output is active (ground). If any input is at ground, the transistor is turned off, and the output is passive (the supply voltage, +6 v ).

F-01 and F-02 NAND Microcircuits
In order to obtain maximum logic flexibility two types of NAND gate microcircuits are used, the F-01 dual NAND gate and the F-02 quad NAND gate. The two NAND gate types have similar specifications and differ only in logic capability. (See Figure A-5.)

The F-0l dual NAND gate microcircuit contains two 3-input gates, each with an input node and a separate load resistor. The number of inputs to any gate can be expanded by tying the node of a gate to the node of a diode cluster. Outputs of gates with separate load resistors can be tied together as shown in Figure A-6, to perform the AND-OR-INVERT function without loss of output drive capability.

The F-02 quad NAND gate microcircuit contains four 2-input NAND gates. Pairs of gates can be wired back to back to form a dc set-reset flip-flop.

Loading
Input Loading: $\quad 1$ unit load
Output Drive Capability: 8 unit loads (capable of also driving 75 pf total capacitance with delays as specified)

Outputs of gates with separate load resistors can be tied together to load resistor with no loss in output drive capability.

Fan-In Expansion Using Nodes
12 at 5 mc
24 at l mc

Maximum fan-in is limited primarily by the maximum tolerable delays. The average propagation delay increases 3 nsec with each diode cluster that is tied to a node. The wire between nodes should be kept as short as possible by locating the PACs as close as possible to one another.

A. LOGIC FUNCTION
B. TRUTH TABLE

| INPUT 1 | INPUT 2 | OUTPUT |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$0=$ GROUND
$1=+6 \mathrm{~V}$
550

Figure A-4. Basic NAND Gate Logic
A. F-OI, DUAL NAND GATE

${ }^{6} 61$
Figure A-5. Types F-01 and F-02 NAND Gate Equivalent Logic Symbols


552

Figure A-6. Paralleled NAND Gates with Common Load Resistors
(Measured at the $+1.5 v$ level, and averaged over 2 stages)
$24 \mathrm{nsec}(t y p)$
30 nsec (max)
The maximum delay specifications stated in the detailed $\mu$-PAC descriptions are based on worst-case loading conditions for both turn on and turn off. Typical delays are based on one-half maximum rated loading.

Load Resistors in Parallel
When the outputs of two type F-02 NAND gates are tied together, the structure has a fanout capability of 4 unit loads (two load resistors are in parallel). When the outputs of three type F-02 NAND gates are tied together, the structure has a fanout of 1 unit load (three load resistors are in parallel).

| Load Resistors <br> in Parallel | Output Drive <br> Capability |
| :---: | :---: |
|  | 8 |
| 2 | 4 |
| 3 | 1 |

Paralleling Outputs with One Load Resistor
The maximum number of type F-01 NAND gate collector outputs that can be connected to one load resistor is limited by the maximum tolerable delay. The average propagation delay increased 3 nsec for each additional collector output that is jumpered through a connector to a standard output.

## TYPE F-03 POWER AMPLIFIER CHARACTERISTICS

The type F-03 power amplifier microcircuit has two 3-input inverter amplifiers with nodes for input gating expansion. (See Figure A-7.) The power amplifier circuit is logically equivalent to the NAND gate but has about three times the output drive capability. It has a short circuit protection network such that accidental grounding of the output will not damage the circuit.

Input Loading
2 unit loads

Output Drive Capability
25 unit loads (capable of also driving 250 pf total capacitance with delays as specified)

NOTE
PIN II IS CONNECTED TO GROUND AND PIN 4 IS CONNECTED TO +6V


Figure A-7. Type F-03 Power Amplifier Equivalent Logic Symbol

## Circuit Delay

(Measured at the +1.5 v level, averaged over two stages)
$24 \mathrm{nsec}(t y p)$
30 nsec (max)
The maximum delay is specified with a total of 250 pf capacitance and a dc current equivalent to 25 input gates.

## TYPE F-04 FLIP-FLOP CHARACTERISTICS

The standard $\mu$-PAC integrated circuit flip-flop, type $F-04$, is a double-rank, J-K flip-flop with dc set and reset capability. Figure A-8 shows the logic symbol and equivalent logic circuit.

The clock gate portion of the flip-flop is composed of the clock and the set and reset control inputs. The control inputs are energized by logic ONEs. A ZERO-ONE-ZERO pulse on the clock will cause the flip-flop to assume the state determined by the condition of the control inputs. With J-K circuitry, no combination of the control input signals can cause an ambiguous state.

The set and reset control inputs may be used as follows.
a. To gate clock pulses
b. As direct set and reset inputs
c. As another clock input when a set and a reset control are tied together.

For dc operation, voltage levels are used on the dc inputs. Signals applied to the dc set and reset inputs take precedence over any ac gating. However, output spikes may occur when the reset clock gate is activated during a dc set, or vice-versa. Such spikes can be eliminated by tying the dc set input to a reset control input and tying the dc reset input to a set control input.

A. LOGIC SYMBOL


553
B. EQUIVALENT LOGIC CIRCUIT

Figure A-8. Type F-04 Flip-Flop Logic Symbol and Equivalent Logic Circuit


Figure A-9. Double-Rank Flip-Flop Pulse Dodging, Timing Diagram

## Pulse Dodging

The flip-flop utilizes the double-rank technique of pulse dodging (Figure A-9). When the clock input makes the transition from ZERO to ONE, the state of the input flip-flop is fixed and data transfer from the input flip-flop to the input of the output flip-flop is inhibited. On the ONE to ZERO transition of the clock input, data from the input flip-flop is shifted to the output flip-flop and the inputs to the input flip-flop are inhibited. Thus the clock provides intrinsic pulse dodging by means of trailing edge triggering. This feature permits strobing of the flip-flop output with input triggering signals.

## DC Operation

If either dc set goes to logic ZERO, the flip-flop will assume the ONE state; if any dc reset goes to ZERO, the flip-flop will assume the ZERO state. If both a dc set and a dc reset go to ZERO at the same time, both the set and the reset outputs will go to logic ZERO. Figure A-10 contains diagrams and equations describing this mode of flip-flop operation.
$\left.A_{1}\right)$ LOGIC DIAGRAM

B) Truth Table and Boolean Equations
$S_{D^{-}}$AND result of the dc set inputs. $\quad S_{D}=S_{1} \cdot S_{2}$ $R_{D}$ - AND result of the dc reset inputs. $R_{D}=R_{1} \cdot R_{2} \cdot R_{3}$ F - state of the flip-flop (set output) $F^{\prime}$ - previous state of the flip-flop

| $\mathrm{S}_{\mathrm{D}}$ | $\mathrm{R}_{\mathrm{D}}$ |
| :--- | :--- |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |$|$| (Both set and reset outputs are 0's.) |
| :--- |

$$
F=R_{D}\left(\bar{S}_{D}+F^{\prime}\right)
$$

c.) TIMING DIAGRAM


Figure A-10. DC Operation

If both the set controls ( $S_{C}$ ) and the reset controls ( $R_{C}$ ) are logic ONES, the flipflop will be complemented by the application of a clock pulse. If only $S_{C}$ or ${ }^{R} C$ is a ONE, the state of the flip-flop will be a ONE or ZERO, respectively, after the clock is energized. If both $S_{C}$ and $R_{C}$ are $Z E R O$, the flip-flop will remain in its previous state. One restriction is that when a control input is used to gate the clock, the control input cannot change from the ONE to the ZERO state while the clock is a ONE. Figure A-ll contains diagrams and equations describing this mode of flip-flop operation.
A) LOGIC DIAGRAM

B) Truth Table and Boolean Equations
$S_{C}-$ AND result of the set control inputs, $\quad S_{C}=s_{1} \cdot s_{2}$
$\mathrm{R}_{\mathrm{C}}$ - AND result of the reset control inputs, $\mathrm{R}_{\mathrm{C}}=\mathrm{r}_{1} \cdot \mathrm{r}_{2}$
$F^{\prime}$ - previous state of the flip-flop
F - state of the flip-flop after the clock pulse

| $S$ | $R$ | $F$ | $F$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | NO CHANGE |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 0 | RESET |
| 0 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 1 | SET |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 0 | COMPLEMENT |

$$
F=S_{C} \overline{F^{\prime}}+\bar{R}_{C} F^{\prime}
$$

557
Figure A-11. Control Inputs Used to Gate Clock Pulses (Sheet 1 of 2 )
(1) COMPLEMENTING

(2) SET

SET CONTROL $\left\{\begin{array}{l}1 \\ 0\end{array}\right]$


SET OUTPUT $\left\{\begin{array}{l}1 \\ 0\end{array}\right.$
(3) RESET


RESET CONTROL $\left\{\begin{array}{l}1 \\ 0\end{array}\right.$

(4) NO CHANGE

CONDITION I
CONDITION 2


558

Figure A-11. Control Inputs Used to Gate Clock Pulses (Sheet 2 of 2)

## Control Inputs Used as a Second Clock

A set and a reset control can be tied together and used as another clock input. In this case, the resultant clock is the ANDed result of both clocks. Figure A-12 contains diagrams describing this mode of flip-flop operation.
A. LOGIC DIAGRAM
 in this example.
B. TIMING DIAGRAM


Figure A-1 2. Control Inputs Used As a Second Clock

Control Inputs Used Directly to Set or Reset
The set and the reset control inputs can also be used separately to change the state of the flip-flop. When the clock is a ONE, the first control input that goes from ONE to ZERO acts as the clock input. After a set control changes from ONE to ZERO, the flip-flop will be in the ONE state. After a reset control changes from ONE to ZERO, the flip-flop will be in the ZERO state. Figure A-13 contains diagrams and equations describing this mode of flip-flop operation.
A.

LOGIC DIAGRAM

B) Boolean Equations
$S_{C}-A N D$ result of the set control inputs
$\mathrm{R}_{\mathrm{C}^{-}}$AND result of the reset control inputs
$F$ - state of the flip-flop
primes (') - previous state of a signal

$$
\begin{array}{ll}
\mathrm{F}=\mathrm{S}^{\prime} \mathrm{C} \cdot \overline{\mathrm{~S}}_{\mathrm{C}} & \text { (setting operation) } \\
\overline{\mathrm{F}}=\mathrm{R}^{\prime} \mathrm{C}^{\prime} \cdot \overline{\mathrm{R}}_{\mathrm{C}} & \text { (resetting operation) }
\end{array}
$$

## C. TIMING DIAGRAM



Figure A-13. Control Inputs Used Directly to Set or Reset

| DC inputs: | $2 / 3$ unit load |
| :--- | ---: |
| Clock input: | 1 unit load |
| Control inputs: | 1 unit load |

Output Drive Capability
8 unit loads (both outputs)
(Capable of also driving 75 pf total capacitance with delays as specified.)

## Circuit Delay

The following circuit delays are specified from the +1.5 v level of the input signal to the +1.5 v level of the output signal.

Clock input (ONE to ZERO transition) to latest output
$\left\{\begin{array}{l}45 \mathrm{nsec} \text { (typ) } \\ 60 \mathrm{nsec} \text { (max) }\end{array}\right.$

DC set input to set output or
( $65 \mathrm{nsec}(t y p)$
DC reset input to reset output $80 \mathrm{nsec}(\max )$

DC set input to reset output or
$\int 45 \mathrm{nsec}(t y p)$
DC reset input to set output
( 60 nsec (max)

Clock and Control Input Timing Requirements
To trigger the flip-flop at the clock or control inputs, pulses must meet the requirements shown in Figure A-14.

DC Input Timing Requirements
To activate a dc input, signals must meet the requirements of Figure A-15.

## Control Inputs

Figure A-16 shows the timing requirements of the set and reset control inputs when they are being used to steer the triggering clock input to set the flip-flop. The reset control input must be completely switched to logic ZERO before the clock starts positive. No control input should go from logic ONE to ZERO while the clock is positive. The set control input must be switched to logic ONE at least 40 nsec before the clock starts towards logic ZERO. The clock must be a positive pulse of 40 nsec minimum duration. The flip-flop changes state on the trailing edge of the positive clock pulse. Reset timing is the same, except that the time relations and logic levels of the set and reset input must be interchanged.


T1 (POSITIVE TIME) $=40$ NSEC. (MIN )
$T_{2}$ (NEGATIVE TIME) $=60$ NSEC. (MIN)
$+V$ (INPUT ONE LEVEL) $=+3.0$ VOLTS (MIN)
TRISE AND TFALL REQUIREMENT - ANY $\mu$-PAC OUTPUT SIGNAL WILL
$561 A$ RELIABLY TRIGGER THE FLIP-FLOP.

Figure A-14. Flip-Flop Input Pulse Requirements


Figure A-15. DC Set and Reset Input Signal Requirements

Maximum Allowable Clock Skew
In cases where a register is being driven by clock (shift) signals from different sources, the output of one stage may arrive at the next stage before late clock signal. If the delay between the early and late clock signals is more than 30 nsec , erroneous data transfer may occur. To guarantee proper operation the allowable clock skew must be as shown in Figure A-17. Note that the triggering signal to flip-flop $B$ is $S_{A}$ rather than $C_{B}$. This situation is not detrimental to the operation of the shift register. Either $S_{A}$ or $C_{B}$ may trigger flip-flop $B$, depending on which occurs first.
SET CONTROL $*\left\{\begin{array}{l}1 \\ 0 — 1.5 \mathrm{v}\end{array}\right.$ RESET CONTROL* $\left\{\begin{array}{l}1 \\ 0\end{array}\right.$
CLOCK

SET OUTPUT


| * INTERCHANGE SET AND | $\left(T_{1}\right)=0($ MIN ) |
| :--- | :--- |
| RESET CONTROL TIMING | $\left(T_{2}\right)=40$ NSEC (MIN) |
| TO RESET THE FLIP-FLOP | $\left(T_{p}\right)=40$ NSEC (MIN) |
|  | $(v)=3.0$ VOLTS (MIN) |

Figure A-16. Timing Requirements for Control Inputs, Using Clock Triggering

$T_{\text {SKEW }}<30$ NANOSEC.
ascs $T_{1} \quad>40$ NANOSEC.

Figure A-17. Allowable Clock Skew, Logic and Timing

TYPE F-09 POWER AMPLIFIER CHARACTERISTICS
The type $\mathrm{F}-09$ power amplifier microcircuit has two 4 -input inverter amplifiers with nodes for input gating expansion. (See Figure A-18.) The power amplifier circuit is logically equivalent to the NAND gate but has about three times the output drive capability. It has a short circuit protection network such that accidental grounding of the output will not damage the circuit.

Input Loading
2 unit loads

## Output Drive Capability

25 unit loads (capable of also driving 250 pf total capacitance with delays as specified)

NOTE:


A3712

Figure A-18. Type F-09 Power Amplifier Equivalent Logic Symbol

## Circuit Delay

(Measured at 1.5 v level, averaged over two stages)
30 nsec (max) - 25 unit loads plus 250 pf stray capacitance
15 nsec (max) - 12 unit loads plus 70 pf stray capacitance
Unless specified otherwise, the general $\mu-P A C$ characteristics also apply to the type F-09 microcircuit.

## GENERAL DESCRIPTION

The Driver Matrix PAC, Model CC-002, contains a three-by-six diode-resistor selection matrix and three transistor lamp driver circuits. Each lamp driver is capable of switching up to 40 ma of current from a positive supply of up to 28 v . The CC-002 operates from standard $\mu$-PAC logic levels.

## CIRCUIT FUNCTION

The selection matrix has six control lines, each of which controls three inputs (Figure A-19). A positive supply ( +6 v ) applied to $a$ control line enables the three inputs associated with it; a ground ( 0 v ) will inhibit them.

During normal operation, only one control line is enabled, the others being held at 0 v . When one of the inputs controlled by the enabled line is passive, the transistor in that circuit is saturated and the lamp turns on. When the input is active, the transistor is biased off and the lamp is extinguished.

A resistor is connected across each of the lamp driver outputs to maintain a small lamp current during its OFF state. This prevents high transient currents from occurring when the lamp is illuminated.

## SPECIFICA TIONS

## Frequency of Operation Output Drive Capability

DC to 200 kc
Input Loading
1 unit load
0.1 w (max, if only one control line is enabled)

## Power Dissipation

40 ma at $+28 v$
Current Requirements
+6 v : 5 ma (max, if only one control line is enabled)

NOTE
This document contains the information stated in Revision A of 3C Document No. A008678.

| $\begin{gathered} \text { Ref. } \\ \text { Desig. } \end{gathered}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| CR1-CR13 | DIODE: Replacement Type 1N914 | 943083001 |
| R1-R6 | RES, fxd, film: $3.3 \mathrm{~K} \pm 2 \%$, $1 / 4 \mathrm{w}$ | 932114061 |
| R7 | RES, fxd, film: $2.2 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w}$ | 932114057 |
| R8 | RES, fxd, comp: $2.26 \mathrm{~K} \pm 3 \%, 1 / 2 \mathrm{w}$ | 932209218 |
| Q1 | TSTR | 943744003 |



Figure A-19. Driver Matrix PAC, Model CC-002, Schematic Diagram and Logic Symbol

CARRY MOST SIGNIFICANT BIT PAC, MODEL CC-034

## GENERAL DESCRIPTION

The Carry Most Significant Bit PAC, Model CC-034 (Figure A-20), contains four F-01 microcircuit gates and three F-09 microcircuit amplifiers. These circuits are interconnected to form the most significant bits of the carry net of a digital computer.

## SPECIFICATIONS

| Frequency of Operation | Output Drive Capability |
| :---: | :---: |
| DC to 5 MHz | Pins Unit Loads Each |
|  | 8, 10, 18,20 12 |
| Input Loading | 6 - 8 |
|  | z2 |
| 1 unit load per F-0l gate | 4 - 4 |
| 2 unit loads per F-09 amplifier | 26 3 |
|  | 17 - 8 |
| Circuit Delay (measured at 1.5 v , averaged over two stages) | Current Requirements |
| F-01 gates: 30 ns (max) | +6v: 111 ma (max) |
| F-09 amplifiers: 15 ns (max) with |  |
| 70 pf stray capacitance and 12 | Power Dissipation |
| unit loads | $0.67 \mathrm{w}(\mathrm{max})$ |

Electrical Parts List

| $\begin{aligned} & \text { Ref. } \\ & \text { Desig. } \end{aligned}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-09 power amplifier integrated circuit | 950100009 |
| M4-M7 | MICROCIRCUIT: <br> F-0l dual NAND gate integrated circuit | 950100001 |
| C1, C2 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-CR14 | DIODE: <br> Replacement Type IN914 | 943083001 |


c 3584

Figure A-20. Most Significant Bit PAC, Model CC-034, Schematic Diagram

CARRY MIDDLE BITS, MODEL CC-035

## GENERAL DESCRIPTION

The Carry Middle Bits PAC, Model CC-035 (Figure A-21), contains two F-01 microcircuit gates and five F-09 microcircuit amplifiers. These circuits are interconnected to form the middle bits of the carry net of a digital computer.

## SPECIFICATIONS

## Frequency of Operation

DC to 5 MHz
Input Loading
1 unit load per F-01 gate
2 unit loads per F-09 amplifier
Output Drive Capability
Pins Unit Loads Each
8,11,13,23, 25,26,28 12
10
22,27
$2 i \quad 4$

Circuit Delay (measured at +1.5 v , averaged over two stages)

F-0l gates $\quad 30 \mathrm{~ns}$ (max) F-09 amplifiers $\quad 15.0 \mathrm{~ns}$ (max) with 70 pf of stray capacity and 12 unit loads

## Current Requirements

+6v: 143 ma (max)
Power Dissipation
0.86w (max)

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :---: |
| M1-M3, M6, M7 | MICROCIRCUIT: <br> F-09, power amplifier integrated circuit <br> MICROCIRCUIT: | 950100009 |
| F-01, NAND gate integrated circuit |  |  |
| CR1-C2 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 ~$ $\mathrm{ff} \pm 20 \%, 50$ vdc |  |
| DIODE |  |  |



CARRY LEAST SIGNIFICANT BIT PAC, MODEL CC-036

## GENERAL DESCRIPTION

The Carry Least Significant Bit PAC, Model CC-036 (Figure A-22), contains one F-01 microcircuit gate and six F-09 microcircuit amplifiers. These circuits are interconnected to form the least significant bits of the carry net of a digital computer.

## SPECIFICA TIONS

## Frequency of Operation

DC to 5 MHz
Input Loading
1 unit load per F-01 gate
2 unit loads per F-09 amplifier
Output Drive Capability
Pins Unit Loads Each

1, 7, 31 32 11 $30 \quad 10$ $24 \quad 9$ 20,22 8

$$
20,26
$$

$$
8
$$

> Circuit Delay (measured at +1.5 v, averaged over two stages) $\begin{array}{r}\text { F-01 gates } \\ \text { F-09 amplifiers (max) } \\ 15.0 \text { ns (max) with } 70 \\ \text { pf stray capacity and } \\ 12 \text { unit loads }\end{array}$

Current Requirements
$+6 \mathrm{v}: 128 \mathrm{ma}(\max )$
Power Dissipation
$0.77 w(\max )$

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :---: |
| M1, M2, M4-M7 | MICROCIRCUIT: <br> F-09 power amplifier integrated circuit <br> MICROCIRCUIT: <br> F-01 NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu \mathrm{f} \pm 20 \%, 50$ vdc <br> CIODE | 950100009 |
| CR1-CR19 |  |  |


(1) pin number of pac
†- pin number of microcircuit
m3 reference designation
M3 REFERENCE DESIGN
OF MICROCIRCUIT
F-04
Figure A-22. Carry Least Significant Bit PAC, Model CC-036, Schematic Diagram

COLUMN DISTRIBUTION REGISTER AND MEMORY INFORMATION REGISTER BIT PAC, MODEL CC-038

## GENERAL DESCRIPTION

The Column Distribution Register and Memory Information Register Bit PAC, Model CC-038 (Figure A-23), is a functional module containing one F-02, three F-09 and three F-0l flat placks. Three diode clusters are provided for node expansion on the F-01 gates. An input bus termination resistor and diode are provided at the input to pin 5 to pull the input signal to +6 volts. Functionally, the PAC provides one bit of Distribution Register and one bit of the Memory Information Register of the computer.

## SPECIFICATIONS

| Frequency of Operation |  |
| :--- | :--- |
|  | Circuit Delay (measured at +1.5 v, |
| DC to 5 MHz |  |
| averaged over two stages) |  |

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2, M6 | MICROCIRCUIT: <br> F-09, power amplifier integrated circuit | 950100009 |
| M3, M4, M7 | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit | 950100001 |
| M5 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| C 1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-CR9 | DIODE: <br> Replacement Type IN914 | 943083001 |
| R1 | RESISTOR, FIXED, COMPOSITION: 510 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007042 |



Figure A-23. Column Distribution Register and Memory Information Register Bit PAC, Model CC-038

COLUMN PAY PAC, MODEL CC-039

## GENERAL DESCRIPTION

The Column PAY PAC, Model CC-039 (Figure A-24), is a functional module which contains seven F-01, three F-02 and one F-09 flat packs plus one discrete diode utilized for input expansion of an $F-01$ gate. Functionally it provides two bits each of the Program Counter, Accumulator and the Memory Address Register of a computer.

## SPECIFICATIONS

| Frequency of Operation | $\text { Circuit Delay (measured at }+1.5 \mathrm{v} \text {, }$ averaged over two stages) |
| :---: | :---: |
| DC to 5 MHz |  |
|  | F-01: 30 ns (max) |
| Input Loading | F-02: 30 ns (max) |
| F-01, F-02 inputs - 1 unit load each | F-09: 15 ns (max) with 12 unit loads and 70 pf stray capacitance |
| Output Drive Capability | Current Requirements |
| Pins $\quad \mu$-Loads | +6v: 158 ma (max) |
| 5,25 1 |  |
| 6,8,10,16 7 | Power Dissipation |
| 9,19 8 |  |
| 13,27 6 | 950 mw (max) |
| 30,32 11 |  |

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 | MICROCIRCUIT: <br> F-09, power amplifier integrated circuit | 950100009 |
| $\begin{aligned} & \mathrm{M} 2-\mathrm{M} 4, \mathrm{M} 6-\mathrm{M} 8, \\ & \mathrm{M} 10 \end{aligned}$ | MICROCIRCUIT: <br> F-01, NAND gate integrated circuit | 950100001 |
| M5, M9, Mll | MICROCIRCUIT: <br> F-02, NAND gate integrated circuit | 950100002 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR 1 | DIODE | 943083001 |


m3 reference designation of microcircuit
F-04 TYPE OF microcircuit

## GENERAL DESCRIPTION

The Power Failure Sense PAC, Model CC-043 (Figure A -25), contains a circuit which monitors the ac line voltage in a system and provides an output when the input voltage drops below a predetermined level. In addition, there are sixteen 510 -ohm resistors connected between the supply voltage and separate output pins.

The sensing circuit must be adjusted prior to being used in a system. The exact adjustment depends on the nominal ac line voltage and the sensitivity that the user desires. It has a range from 80 to 130 v rms . The initial adjustment procedure is as follows:

1. Choose an rms voltage be low that which is to be considered a power failure.
2. Using a Variac or equivalent, set the input voltage to the primary of a transformer (3C Part No. 938016001, or equivalent) at the voltage chosen in 1. Connect the secondary of the transformer to pins 1 and 3 of the CC-043, with the center tap to pin 5.
3. Adjust R7 until negative pulses just begin to appear at pin 2.

Operating in a system with nominal line voltage and with the PAC adjusted as above, pin 8 is active, while pins 4 and 12 are passive. Within 8 ms after the input voltage drops below the adjusted value, these outputs will reverse (i.e., 8 passive, 4 and 12 active) and remain. After the input voltage returns to nominal value the PAC may be reset by momentarily grounding pin 6. A clamp diode to +6 v is provided at pin 12 so that a relay may be driven with this output.

## SPECIFICATIONS

| Input Loading | Current Requirements |
| :--- | :--- |
| Pin 10: l unit load | $+6 \mathrm{v}: 45 \mathrm{ma}$ |
| Pin 6: 2 unit loads | $-6 \mathrm{v}: 10 \mathrm{ma}$ |
| Output Drive Capability | Power Dissipation |
| Pin 8: 6 unit loads | 0.33 w |
| Pin 4: 7 unit loads |  |
| Pin 12: 8 unit loads |  |
| Frequency of Operation |  |

50 or 60 cps input



LEGEND

$$
\begin{array}{ll}
\text { (1) PIN NUMBER OF PAC } \\
-12 & \text { PIN NUMBER OF MICROCIRCUIT } \\
\text { M3 REFERENCE DESIGNATION } \\
\text { OF MICROCIRCUIT }
\end{array}
$$

B3555
Figure A-25. Power Failure Sense PAC, Model CC-043, Schematic Diagram

## PRIORITY PAC, MODEL CC-044

## GENERAL DESCRIPTION

The Priority PAC, Model CC-044 (Figure A-26), contains five F-01, two F-02, and two F-03 microcircuits. They are interconnected to perform the priority function in a digital computer.

## SPECIFICATIONS

## Frequency of Operation

DC to 5 MHz
Input Loading
1 unit load per $\mathrm{F}-01$ gate
1 unit load per F-02 gate
2 unit loads per F - 03 amplifier
Output Drive Capability

19,21,29,31 25
8,17,18,24, 8
28
$6 \quad 7$
$11,13,23,30$,17,18,24,87
411,13,23,30

Circuit Delay (measured at +1.5 v , averaged over two stages):
30 ns (max)
Current Requirements
$+6 \mathrm{v}: 160 \mathrm{ma}(\max )$
Power Dissipation
0.96 w (max)
Pins Unit Loads Each

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M5, M7-M9 | MICROCIRCUIT: <br> F-0l, dual NAND gate integrated circuit | 950100001 |
| M2, M6 | MICR OCIR CUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| M3, M4 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit | 950100003 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-CR19 | DIODE | 943083001 |

## GENERAL DESCRIPTION

The NAND Type I Power Amplifier PAC, ModelCC-045 (FigureA-27), contains three 4 -input and three 2 -input NAND gates that can be used to drive heavy loads. One of the 2 input gates has a node connected to pin 7 which can be used for input expansion. A threediode cluster is also provided for expansion of input gating. Built-in short circuit protection limits the output current if the output is accidentally grounded.

## CIRCUIT FUNCTION

Each gate performs the NAND function for positive logic and the NOR function for negative logic. When all inputs to a gate are positive or not connected, the output will be at ground. If any input is at ground, the output goes to a positive voltage.

NOTE
The following pins must be jumpered together on the connector into which a CC-045 is inserted. These jumpers should be made as short as possible.

Pin 20 to pin 33
Pin 27 to pin 30
Pin 30 to pin 33

## SPECIFICATIONS

## Frequency of Operation

DC to 10 MHz
Input Loading
2 unit loads
Current Requirements
$+6 v-90$ ma (max)
Power Dissipation

## Output Drive Capability

12 unit loads and 70 pf stray capacitance, or 25 unit loads and 250 pf stray capacitance

Circuit Delay (measured at +1.5 v , averaged over two stages)

15 ns (max) with 12 unit loads and 70 pf load 30 ns (max) with 25 unit loads and 250 pf load
0. 54 w (max)

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Ml-M3 | MICROCIRCUIT: <br> F-09, power amplifier integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELEC TRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ <br> CRI-CR3 | 950100009 |

## GENERAL DESCRIPTION

The Master Oscillator PAC, Model CC-046, is a signal generator providing three output signals. Each of these outputs is timed relative to the others as shown in Figure A - 28 and the specifications given below.

The basic oscillator (see Figure A-29) is comprised of two lumped constant delay lines in series with three $\mathrm{F}-09$ power amplifier circuits. Taps placed on delay line DLl are spaced at ll-ns intervals and DL2 taps are spaced 7 ns apart. The half-sections on each end of the delay lines have a delay equal to one-half the full tap delay. Outputs are provided on pins 7 and 21 for fanout expansion.

Pin 2 is an inhibit input which, when it is active, will inhibit the oscillator. When the inhibit signal goes passive, the timing cycle will start at the point indicated in Figure A-27.

## NOTE

This PAC requires two slots in a solderless -wrap BLOC and one slot in a taper-pin BLOC.

Pins listed below should be connected together on the connector into which the PAC is to be inserted. These jumpers should be made as short as possible.

Pin 3 to Pin 33
Pin 5 to Pin 7 to Pin 33
Pin 13 to Pin 31
Pin 15 to Pin 21 to Pin 31
Pin 23 to Pin 29

## SPECIFICATIONS

## Frequency of Operation

### 4.16 mc nominal

Input Loading
Pin 2: 2 unit loads

Output Drive Capability
Pins 6 and 8 combined: 25 unit loads
Pins 10 and 12 combined: 25 unit loads
Pins 14 and 16 combined: 25 unit loads
Pins 18 and 20 combined: 25 unit loads
Pins 24 and 26 combined: 25 unit loads Pin 4: 4 unit loads Pin 22: 4 unit loads

## Current Requirements

+6v: 100 ma (max)
Power Dissipation
600 mw (max)

Timing (Refer to Figure A-28)
T1, T2, T3 $=120 \pm 4 \mathrm{~ns}$
T4, T6 $=90 \pm 4 \mathrm{~ns}$
T5 $=14 \pm 4 \mathrm{~ns}$
T7 $=17 \pm 4 \mathrm{~ns}$


Figure A-29. Master Oscillator PAC, Model CC-046, Schematic Diagram

## GENERAL DESCRIPTION

The Pin Jumper PAC, Model CC-054, contains no components and has the following pins connected via etch.

| Pin $1-3$ | Pin $2-4$ |
| :---: | ---: |
| $5-7$ | $6-8$ |
| $9-11$ | $10-12$ |
| $13-15$ | $14-16$ |
| $17-19$ | $18-20$ |
| $21-23$ | $22-24$ |
| $25-27$ | $26-28$ |
| $29-31$ | $30-32$ |

## GENERAL DESCRIPTION

The ASR Interface PAC, Model CC-057 (Figure A-30) contains a single bidirectional circuit for interfacing with ASR signals. In one mode, standard $\mu-\mathrm{PAC}$ signals are applied to input pins 14 and 16, and the CC-057 functions as an OR circuit. If either or both of the inputs is passive, pin 22 will sink 60 ma (nominal) from a +24 v supply. When both inputs are active, the current drops to below 3 ma .

In the other mode, the presence or absence of a 24 v level at pin 22 is indicated by an output at pin 25 of active or passive, respectively.

NOTE
The CC-057 requires two slots in a solderlesswrap BLOC.

## SPECIFICATIONS

Frequency of Operation
DC to 100 Hz
Input Loading
Pins 14 and 16: 1-1/2 unit
loads each
Output Drive Capability
Pin 22: sink 60 ma from $+24 v$ supply
Pin 25: 2 unit loads


Figure A-30. ASR Interface PAC, CC-057, Schematic Diagram

## GENERAL DESCRIPTION

The NAND Type II Power Amplifier PAC, Model CC-073 (Figure A-31), contains six 3 -input NAND gates that can be used to drive heavy loads. One of the gates has a node connected to pin 8 which can be used for input expansion. A three-diode cluster is also provided for expansion of input gating. Built-in short circuit protection limits the output current if the output is accidentally grounded.

## CIRCUIT FUNCTION

Each gate performs the NAND function for positive logic and the NOR function for negative logic. When all inputs to a gate are positive or not connected, the output will be at ground. If any input is at ground, the output goes to a positive voltage.

NOTE
The following pins must be jumpered together on the connector into which a CC-073 is inserted. These jumpers should be made as short as possible.

> From pin 18 to pin 33
> From pin 25 to pin 28
> From pin 28 to pin 33

## SPECIFICATIONS

## Frequency of Operation Current Requirements

DC to $10 \mathrm{MHz} \quad+6 \mathrm{v}$ : 90 ma (max)
Output Drive Capability Power Dissipation
12 unit loads and 70 pf stray, or 0.54 w (max) 25 unit loads and 250 pf stray

Input Loading
2 unit loads
Circuit Delay (measured at $+1.5 v$, averaged over two stages)
15 ns (max) with 12 unit loads and 70 pf load
30 ns (max) with 25 unit loads and 250 pf load

Electrical Parts List

| $\begin{gathered} \text { Ref. } \\ \text { Desig. } \end{gathered}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-09, power amplifier integrated circuit | 950100009 |
| C1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-CR3 | DIODE | 943083001 |

## GENERAL DESCRIPTION

The Multivibrator Clock PAC, Model CC-074 (Figure A-32), contains a self-starting, free-running multivibrator, a pulse shaper and a pulse amplifier. Frequency of operation is preset to 440 Hz at the factory. The PAC is prewired to provide negation pulses through a standard power amplifier microcircuit. In addition, an oscillator inhibit is internally wired to provide synchronous start/stop capability from external asynchronous signals. The oscillator is inhibited by a passive level and enabled by an active level. The PAC also contains an independent power amplifier.

NOTE
The oscillator inhibit (pin 9) must be at ground in order to generate pulses.

## CIRCUIT FUNCTION

## Multivibrator Circuit

The multivibrator is a self-starting, free-running circuit with an operating frequency range between 0 and 5 mc . Potentiometer R 10 permits continuous variation within the range. However, Rl0 is preset at 440 Hz and then epoxied to prevent frequency deviations because of readjustment or vibration.

Pulse Shaper Circuit
The pulse shaper is a current-mode, non-saturating circuit which is dc-coupled ai the multivibrator by transistor Q6. Pulse widths can be varied by means of a built-in potentiometer-capacitor network. Potentiometer Rl7 can be used to make pulse width adjustment between 1 and $5 \mu \mathrm{sec}$.

Gated Input
This point is a power amplifier microcircuit input. When the gated input is passive, or not connected, pulses from the oscillator will appear at the output. When the input is active, output pulses are inhibited.

## Oscillator Inhibit

When the oscillator inhibit input makes a transition to ground, a pulse will be generated at the PAC output within 200 ns of the transition.

NOTE
The CC-074 PAC occupies two slots in a solderless-wrap $\mu$-BLOC.


| $\begin{aligned} & \text { Ref. } \\ & \text { Desig. } \end{aligned}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 | MICROCIRCUIT: <br> F-03 power amplifier integrated circuit | 950100003 |
| $\mathrm{Cl}, \mathrm{C} 2$ | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313016 |
| C3 | Deleted |  |
| C 4 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: l. $0 \mu \mathrm{f} \pm 2 \%$, 50 vdc | 930316037 |
| C 5 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $1500 \mathrm{pf} \pm 5 \%, 50 \mathrm{vdc}$ | 930313205 |
| C 6 | CAPACITOR, FIXED, MICA DIELECTRIC: $300 \mathrm{pf} \pm 2 \%, 100 \mathrm{vdc}$ | 930005534 |
| C 7 | CAPACITOR, FIXED, DIELECTRIC: $10 \mathrm{pf} \pm 5 \%, 75 \mathrm{vdc}$ | 930700202 |
| C 8 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $680 \mathrm{pf} \pm 10 \%, 50 \mathrm{vdc}$ | 930313102 |
| CRI-CR9 | DIODE: Replacement Type 1N914 | 943083001 |
| CR10 | DIODE: Replacement Type FD777 | 943088001 |
| L1, L2 | $\begin{aligned} & \text { COIL, R.F.: } \\ & 6.8 \mu \mathrm{~h} \pm 10 \% \end{aligned}$ | 939207023 |
| $\begin{aligned} & \mathrm{R} 1, \mathrm{R} 3, \mathrm{R} 5, \mathrm{R} 11, \\ & \mathrm{R} 13, \mathrm{R} 18 \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: $1 \mathrm{~K} \pm 5 \%$, $1 / 4 \mathrm{w}$ | 932007049 |
| R 2 | RESISTOR, FIXED, COMPOSITION: 750 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007046 |
| R 4, R 7, R12 | RESISTOR, FIXED, COMPOSITION: $1.5 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007053 |
| R6,R16 | RESISTOR, FIXED, FILM: 1. $5 \mathrm{~K} \pm 2 \%$, $1 / 4 \mathrm{w}$ | 932114053 |
| R 8, R 9 | RESISTOR, FIXED, FILM: 2. $2 \mathrm{~K} \pm 2 \%$, l/4w | 932114057 |
| R10 | $\begin{aligned} & \text { RESISTOR, VARIABLE, FILM: } \\ & 1 \mathrm{~K} \pm 10 \%, 3 / 4 \mathrm{w} \end{aligned}$ | 933300104 |
| R14 | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & 1 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932114049 |
| R15 | RESISTOR, FIXED, FILM: <br> 360 ohms $\pm 2 \%$, l/4w | 932114038 |
| R17 | $\begin{aligned} & \text { RESIS TOR, VARIABLE, FILM: } \\ & 10 \mathrm{~K} \pm 10 \%, 3 / 4 \mathrm{w} \end{aligned}$ | 933300107 |
| R19 | RESIS TOR, FIXED, COMPOSITION: 270 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007035 |
| Q1 | TRANSISTOR: Replacement Type 2N3012 | 943721002 |
| Q2-Q8 | TRANSIS TOR: | 943722002 |

CABLE PAC, MODEL CC-079

## GENERAL DESCRIPTION

The Cable PAC, Model CC-079 (Figure A-33), terminates 32 twisted pairs of a cable. The source of the signals terminating to and from the PAC are from components mounted in the control panel and main frame logic of a computer. Noise protection is provided by the resistor terminations for passive signals. One end of each resistor is connected to +6 v , thus placing an otherwise floating signal at +6 v .

## Electrical Parts List

| Ref. <br> Desig. | Description | $3 C$ Part No. |
| :--- | :--- | :---: |
| Cl | CAPACITOR, FIXED, ELECTROLYTIC: <br> $2.2 \mu \mathrm{f} \pm 20 \%, 35 \mathrm{vdc}$ <br> RESISTOR, FLXED, COMPOSITION: <br> $1 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 930217017 |

CABLE PAC, MODELCC-080

## GENERAL DESCRIPTION

The Cable PAC, Model CC-080 (Figure A-34), terminates 32 twisted pairs of a cable. The source of the signals terminating to and from the PAC are from components mounted in the control panel and main frame logic of a computer. Noise protection is provided by the resistor terminations for open circuits. One end of each resistor is connected to +6 v , thus placing an otherwise floating signal at +6 v .

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Cl | CAPACITOR, FIXED, ELECTROLYTIC: $2.2 \mu \mathrm{f} \pm 20 \%, 35 \mathrm{vdc}$ | 930217017 |
| R1-R17 | RESISTOR, FIXED, COMPOSITION: $\mathrm{l} \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007049 |

The Universal Flip-Flop PAC, Model CC-085 (Figures A-35 and A-36), contains three versatile, independent flip-flops which can perform the functions of storage, counting, shifting, and control. Each flip-flop circuit has a comprehensive input structure which allows control of the flip-flop from a variety of level and pulse inputs. Each stage has two dc set and two dc reset inputs, set control and reset control inputs, a clock input, and set and reset outputs. There is also a common reset input for clearing all stages simultaneously.

## INPUT AND OUTPUT SIGNALS

DC Set and DC Reset. -- A signal at ground from 80 nsec or longer on any dc set or reset input will set or reset the flip-flop, respectively.

Common Reset. -- A signal at ground for 80 nsec or longer on the common reset input clears the three stages simultaneously.

Set Control and Reset Control. -- +6 v is the enabling level on the control inputs. Refer to Section II for complete information on flip-flop operation.

Clock. -- The flip-flop can change state on the negative transition on the clock input.

## SPECIFICA TIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | Clock input to set or reset output: 60 nsec (max) |
| Input Loading | DC set input to set output, or dc reset |
| DC inputs: $\quad 2 / 3$ unit load each | input to reset output: <br> $80 \mathrm{nsec}(\max )$ |
| Control inputs: 1 unit load each | DC set input to reset output, or dc |
| Clock input: 1 unit load each | reset input to set output: |
| Common input: l unit load each | 60 nsec (max) |
| Common reset: 2 unit lods | Current Requirements |
|  | +6v: $75 \mathrm{ma} \mathrm{(max}$ ) |
| Output Drive Capability | Power Dissipation |
| 8 unit loads | 0.45 w (max) |
|  | Handle Color Code |
|  | Blue |

## APPLICA TIONS

The CC-085 PAC can be used as a counter (Figures A-37 and A-38) or as a shift register (Figure A-39). The method of parallel information drop-in is illustrated in Figure A-40.

Data may be transferred to the flip-flop with single-ended signals by first resetting all stages, then setting only the appropriate ones. With double-ended data transfer, complementary signals are applied to the dc set and dc reset inputs for putting the flip-flop in the appropriate state in one operation.


3255

Figure A-36. Universal Flip-Flop PAC, Model CC-085, Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit | 950100044 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f}, \pm 20 \%$, 50 vdc | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: $22 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007081 |
| R2-R13 | RESISTOR, FIXED, COMPOSITION: $5 \mathrm{lK} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007090 |



677

Figure A-38. Universal Flip-Flop PAC, Model CC-085, Three-Stage Instantaneous Carry Operation


623 A

Figure A-39. Universal Flip-Flop PAC, Model CC-085, Shift Register Operation


Figure A-40. Universal Flip-Flop PAC, Model CC-085, Parallel Information Drop-In

The Counter PAC, Model CC-088 (Figures A-41 and A-42), contains six independent flip-flops that can be used for counting, frequency division, and buffer storage. Each stage has a complement input, dc set and dc reset inputs, and set and reset outputs. There is also a common reset input for clearing all stages simultaneously. Application of a signal to the complement input causes the flip-flop to change state. (Toggling action is accomplished without additional wiring.)

## INPUT AND OUTPUT SIGNALS

DC Set and Reset. -- A signal at 0 v for 80 nsec or longer on the dc set (or reset) input will set (or reset) the flip-flop.

Common Reset. -- A signal at 0 v for 80 nsec or longer on the common reset input will clear the six counter stages simultaneously.

Complement. -- The output changes state on the negative transition of the complement input. This input is the same as the clock input of the integrated circuit flip-flop.

## SPECIFICA TIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | Complement input to flip-flop outputs (counter propagation |
| Input Loading | stage delay): 60 nsec (max) |
| DC inputs: $\quad 2 / 3$ unit load each | DC set input to set output, or |
| Common reset: 4 unit loads | dc reset input to reset |
| 仡 | output: 80 nsec (max) |
| Complement: $\quad 1$ unit load each | DC set input to reset output, or |
| Output Drive Capability | reset input to set ouput: $60 \mathrm{nsec}(\max$ ) |
| 8 unit loads each | Current Requirements |
| Handle Color Code | +6v: 150 ma (max) |
| Blue | Power Dissipation |
|  | 0.90w (max) |

## APPLICATIONS

Each of the stages can be used separately for divide-by-two, complementing operation. Successively connecting the set output of one stage to the complement input of another stage (Figure A-43) results in frequency division by factors of 4, 8, 16, 32 or 64. In this configuration, the PAC has a capacity as a counter of 0 through $2^{6}-1$, a total of 64 states.


Figure A-42. Counter PAC, Model CC-088, Parts Location

Electrical Parts List

| $\begin{aligned} & \text { Ref. } \\ & \text { Desig. } \end{aligned}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M6 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit | 950100004 |
| C 1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| R1 | $\begin{aligned} & \text { RESISTOR, FIXED, COMPOSITION: } \\ & 15 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932007077 |
| R2-R13 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007090 |

The Gated Flip-Flop PAC, Model CC-089 (Figures A-44 and A-45), contains four independent flip-flops. A versatile input structure allows control from a variety of levels and pulses. Typical applications are storage, counting and shifting, and control.

## INPUT AND OUTPUT SIGNALS

DC Set and DC Reset. -- A signal at 0 v for 80 nsec or longer on a dc set (or reset) input will set (or reset) the flip-flop.

Common Reset. -- A signal at 0 v for 80 nsec or longer on the common reset input clears all four stages simultaneously.

Set Control and Reset Control. -- +6 v is the enabling level on the control inputs.
Clock. -- The flip-flop changes state on the negative transition of the clock input.

## SPECIFICA TIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | Clock input to set or reset output: 60 nsec (max) |
| Input Loading | DC set input to dc set output, or dc reset input to reset output: $80 \mathrm{nsec}(\max )$ |
| DC inputs: $\quad 2 / 3$ unit load each | DC set input to reset output or dc |
| Control inputs: 1 unit load each | DC set input to reset output, or dc reset input to set output: 60 nsec (max) |
| Common reset: 3 unit loads | Current Requirements |
| Clock: 1 unit load each | +6v: $100 \mathrm{ma} \mathrm{(max)}$ |
| Output Drive Capability | $\underline{\text { Power Dissipation }}$ |
| 8 unit loads each | 0.60w (max) |
|  | Handle Color Code |
|  | Blue |

## APPLICATIONS

The CC-089 can be used as a counter (Figure A-46) or as a shift resister (Figure A-47). The method of parallel information drop-in is shown in Figure A-54.

Data may be transferred to the flip-flop with a single-ended signal by first resetting all stages, then setting the appropriate ones. For double-ended data transfer, complementary signals applied to the dc set and dc reset inputs set the flip-flop to the appropriate state in one operation.


3143

Figure A -45. Gated Flip-Flop PAC, Model CC-089, Parts Location

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :---: |
| M1-M4 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ <br> R1 <br> RESISTOR, FIXED, COMPOSITION: <br> $22 K \pm 5 \%, 1 / 4 w$ <br> RESISTOR, FIXED, COMPOSITION: <br> $51 K \pm 5 \%, 1 / 4 w$ | 950100004 |



623 A

Figure A-47. Gated Flip-Flop PAC, Model CC-089, Shift Register Operation


Figure A-48. Gated Flip-Flop PAC, Model CC-089, Parallel Information Drop-In

## TERMINATION PAC, MODEL CC-090

## GENERAL DESCRIPTION

The Termination PAC, Model CC-090 (Figure A-49), contains 32 resistors and 32 diodes which are used to clamp negative signals greater than -0.4 v .

## Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| CR1-CR32 | DIODE | RESISTOR, FIXED, COMPOSITION: <br> R1-R32 |

The Fast Carry Counter PAC, Model CC-091 (Figures A-50 and A-51), contains eight pre-wired counter stages that can be set up by a few PAC connector jumpers to operate as an eight-stage binary counter or a two-digit BCD counter. In either configuration, carries are anticipated by gating structures, to reduce counter propagation delays.

Each stage has a dc set input for presetting a starting count, and a common reset input for clearing all eight stages simultaneously.

## INPUT AND OUTPUT SIGNALS

Count. -- The contents of the counter increase by one on the negative transition of the count input. This input is the same as the clock input of the integrated circuit flip=flop.

Common Reset. -- A signal at 0 v for 80 nsec or longer on the common reset input clears all eight counter stages simultaneously.

BCD and BIN inputs. -- These points are to be connected as shown in Figure A-52 for binary counting or as shown in Figure A-53 for BCD counting.

Frequency of Operation (System)
DC to 5 mc
Input Loading
DC set inputs: $\quad 2 / 3$ unit load each
Common reset: 5 unit loads
Complement: 2 unit loads
Output Drive Capability

| Output | Binary Mode | BCD Mode |
| :---: | :---: | :---: |
| A and E | 5 unit loads each | 5 unit loads each |
| $\overline{\mathrm{A}}$ and $\overline{\mathrm{E}}$ | 8 unit loads each | 8 unit loads each |
| $B$ and $F$ | 5 unit loads each | 6 unit loads each |
| $\overline{\mathrm{B}}$ and $\overline{\mathrm{F}}$ | 8 unit loads each | 8 unit loads eac |
| $C$ and $G$ | 6 unit loads each | 7 unit loads each |
| $\overline{\mathrm{C}}$ and $\overline{\mathrm{G}}$ | 8 unit loads each | 8 unit loads each |
| D | 6 unit loads each | 6 unit loads each |
| H | 8 unit loads each | 8 unit loads each |
| $\overline{\mathrm{D}}$ and $\overline{\mathrm{H}}$ | 8 unit loads each | 6 unit loads ea |




Figure A-51. Fast Carry Counter PAC, Model CC-091, Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M8 | MICROCIRCUIT: F-04, flip-flop integrated circuit | 950100004 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: <br> $10 \mathrm{~K} \pm 5 \%$, $1 / 4 \mathrm{w}$ | 932007073 |
| R2-R 9 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007090 |

## BUFFER REGISTER PAC, MODEL CC-092

The Buffer Register PAC, Model CC-092 (Figures A-54 and A -55), contains six flip-flops. Common clock and common reset inputs make simultaneous operations possible on all stages. Typical uses include shifting, accumulating, and clocked parallel transfer.

## INPUT AND OUTPUT SIGNALS

DC Set. -- A signal at 0 v for 80 nsec or longer on dc set input will set the flip-flop.
Set Control and Reset Control. -- +6 v is the enabling level on the control inputs.
Common Clock. -- The flip-flops change state on the negative transition of the clock input.

Common Reset. -- A signal at 0 v for 80 nsec or longer on the common reset input clears all the six stages simultaneously.

## SPECIFICA TIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | Clock input to set or reset output: 60 nsec (max) |
| Input Loading | DC set input to set output, or common |
| DC set: $2 / 3$ unit load each | reset input to reset output: $80 \mathrm{nsec}(\max )$ |
| Control inputs: 1 unit load each | DC set input to reset output, or common |
| Common reset: 4 unit loads | reset input to set output: $60 \mathrm{nsec}(\max$ ) |
| Common clock: 6 unit loads | Current Requirements |
|  | +6v: 150 ma (max) |
| Output Drive Capability | Power Dissipation |
| 8 unit loads each | -0.90w (max) |
|  | Handle Color Code |
|  | Blue |

## APPLICA TIONS

The CC-092 can be used as a shift register in the configuration of Figure A-56. The method of parallel information drop-in is shown in Figure A-57.

For double-ended data transfer, complementary signals applied to the de set and dc reset inputs set the flip-flop to the appropriate state in one operation. Data may be transferred to the flip-flop with a single-ended signal by first resetting all stages, then setting the appropriate ones.


Figure A-55. Buffer Register PAC, Model CC-092, Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M6 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit | 950100004 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: $15 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007077 |
| R2-R7 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007090 |

The Resistor PAC, Model CC-130 (Figure A-58), consists of 201 K resistors. One end of each resistor is brought out to a separate PAC pin. The other ends of the resistors are connected to $+V_{c c}$ on the PAC.

NOTE
The following pins must be jumpered together as indicated:

Pins 2 to 18 to 33
Pins 5 to 15 to 33

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50$ vdc <br> RESISTOR, FIXED, COMPOSITION: <br> $1 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 930313016 |



4015

Figure A-58. Resistor PAC, Model CC-130, Schematic Diagram

NAND GATE PAC, MODEL CC-151

## GENERAL

The NAND Gate PAC, Model CC-151 (Figure A-59), contains 10 independent 2-input NAND gates. Two of the circuits ( $J$ and K) have Miller feedback capacitors to limit the turn-on rise time to a minimum of 50 nsec . These two circuits are also provided with separate load connections made available at the PAC terminals.

The operation of the two F-02 microcircuits ( J and K ) is described in Section II of the $\mu$-PAC Integrated Circuit Modules Instruction Manual, Doc. No. 130071369. The operation of the F-01 microcircuits is also as described in Doc. No. 130071369 except that the delay is longer because of the Miller capacitors.

SPECIFICATIONS

| Frequency of Operation | Circuit Delay |
| :--- | :--- |
| DC to 5 mc (A through H) | Average over two states |
| DC to l mc (J, K) | $150 \mathrm{nsec}(\mathrm{J}, \mathrm{K})$ <br> 30 nsec (A through H) |
| Input Loading Current Requirements |  |
| lunit load each | $+6 \mathrm{v}: 125 \mathrm{ma}$ (max) |
| Output Drive | $\underline{\text { Power Dissipation }}$ |
| 8 unit loads | $0.75 \mathrm{w} \mathrm{(max)}$ |

## Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| C2, C3 | CAPACITOR, FIXED, CERAMIC DIELECTRIC: $10 \mathrm{pf} \pm 10 \%$, 100 vdc | 930173204 |
| M1, M2 | MICROCIRCUIT: <br> F-02 quad NAND gate integrated circuit | 950100002 |
| M3 | MICROCIRCUIT: <br> F-0l dual NAND gate integrated circuit | 950100001 |

TRANSFER GATE PAC, MODEL CC-152

## GENERAL

The Transfer Gate PAC, Model CC-152 (Figure A-60), contains 142 -input NAND gates without collector resistors arranged in four independent groups. Two of the groups contain four NAND gates each with one input being common to the four gates. The other two groups contain three NAND gates each with one input being common to the three gates. All fourteen circuits provide a facility for connecting the NAND gates in parallel without decreasing the output drive capability.

The Model CC-152 PAC can be used for the common transfer control of up to 14 data signals with the common input used as a control or strobe input. Turn-on rise time is controlled so as to have a guaranteed minimum of 50 nsec with no load.

## SPECIFICATIONS

| Frequency of Operation | Circuit Delay |
| :---: | :---: |
| DC to 5 mc (max) | 120 nsec (max) turn on |
|  | 40 nsec (max) turn off |
| Input Loading |  |
| Individual inputs: 1 unit load each | Current Requirements |
| Common inputs: $\begin{aligned} & \text { l unit load per } \\ & \text { gate }\end{aligned}$ | +6v: 95 ma |
|  | Power Dissipation |
| Output Drive Capability |  |
| 8 unit loads | 560 mw (max) |

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| C2-C15 | CAPACITOR, FIXED, CERAMIC DIELECTRIC: $10 \mathrm{pf} \pm 10 \%$, 100 vdc | 930173204 |
| M1-M7 | MICROCIRCUIT: <br> F-0l dual NAND gate integrated circuit | 950100001 |

TRANSMISSION LINE DRIVER PAC, MODEL CC-153
The Transmission Line Driver PAC, Model CC-153 (Figure A-6l), contains six identical circuits which drive twisted-pair cables at $1-m c$ repetition rates. The transmission line receivers should be a high impedance. A standard NAND gate is recommended.

The design principle is such that the PAC can drive up to 20 unit loads in a daisy chain without terminating resistors. The turn-on rise time is limited to a minimum of 35 nanoseconds by means of a Miller capacitor. Positive reflections due to line mismatch are clamped to ground at the receivers. The active pull-up on the output is short circuit protected by means of a series current limiting resistor which also serves as a partial series line-matching resistor.

## CIRCUIT FUNCTION

Each driver circuit which performs a NAND function contains a 2-input F-02 amplifier microcircuit. Each circuit has a ground pin adjacent to the output terminals for the signal return from the transmission line.

## SPECIFICA TIONS

Frequency of Operation
DC to 5 mc
Input Loading
1 unit load each
Output Drive Capability
20 unit loads
Circuit Delay
60 nsec (typ)
80 nsec (max)

## Output Waveform Characteristics

Rise time: 30 nsec (typ) positive voltage transition

Fall time: 40 nsec (typ) negative voltage transition

Current Requirements
+6 v : $120 \mathrm{ma}(\max )$
Power Dissipation
0.8w (max)

## Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| M1-M3 | MICROCIRCUIT: <br> F-02 quad NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50$ vdc <br> CAPACITOR, FIXED, CERAMIC DIELECTRIC: <br> 33 pf $\pm 10 \%$, vdc <br> TRANSISTOR: <br> R1, Q2 <br> R1 | 950100002 |

TERMINATION PAC, MODEL CC-154
The Termination PAC, Model CC-154 (Figure A-62), contains 27 diode clamp circuits to prevent input signals from overshooting below ground. In addition, the PAC has eight inputs which have 1 K resistors connected from input pins to +6 volts.

## SPECIFICATIONS:

Frequency of Operation
5 mc
Input Loading
Inputs with resistors: 3 unit loads Inputs without resistors: 0 unit loads

## Current Requirements

$+6 \mathrm{v}: 50 \mathrm{ma}$
Power Dissipation
300 mw (max.)

## Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-CR27 | DIODE | 943024002 |
| R1-Ro | $\begin{aligned} & \text { RESISTOR, FIXED, COMPOSITION: } \\ & 1 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932007049 |

## GENERAL DESCRIPTION

The timing Distributor PAC, Model CM-003 (Figure A-63 and A-64), provides accurately timed pulse sequences for use in timing and control applications. The CM-003 contains one control flip-flop, a $300-\mathrm{ns}$ long delay line with 12 ns taps, a $50-\mathrm{ns}$ long vernier delay line with 6 ns taps, and nine inverting power amplifier output circuits. Test points are shown in Figure A-65.

The PAC consists of two double-sided printed circuit boards sandwiched together for ease of mounting in a $\mu-B L O C$. Board $A$, which plugs into the connector, contains the four delay lines (DLl through DL4) and five F-03 microcircuit power amplifiers. The delay lines are positioned between the two circuit boards to expose the etched side of board A for timing jumper adjustment.

Board B contains an F-04 microcircuit flip-flop, discrete drivers, and termination loads.

## NOTE

The CM-003 PAC occupies two slots in a taperpin BLOC and three slots in a solderless-wrap BLOC, or the end slot (position l) in either.

## CIRCUIT FUNCTION

Delay lines DL1 through DL3 can be tapped and jumpered to the output power amplifiers and the vernier delay line, DL4, to provide accurately timed output pulses. Input connection points for each amplifier are located on the PAC to facilitate timing flexibility. Refer to Table A-l.

The dc reset of the flip-flop may also be tapped from any point along DLl through DL3 to allow recirculation of the opposite driving edge, thereby establishing fixed pulse widths. An ac set, a dc reset, and the two outputs of the flip-flop are brought to the PAC connector.

Delay line DL4 and its associated output power amplifiers may be interconnected to provide pulses with a $6-$ ns delay resolution.

## SPECIFICA TIONS

Input Loading
Flip-flop dc reset: $2 / 3$ unit load
Flip-flop ac set: 1 unit load
Power amplifiers: 2 unit loads each

Delay Line (DL1 through DL3)
Length: 300 ns $\pm 5 \%, 24$ taps, each $12.5 \pm 1 \mathrm{~ns}$
Minimum pulse width: 85 ns
Maximum pulse width: 330 ns


Figure A-63. Timing Distributor PAC, Model CM-003, Parts Location


Figure A-64. Timing Distributor PAC, Model CM-003, Jumper
Interconnection Diagram, Schematic Diagram, and Logic Symbol


Figure A-65. Timing Distributor PAC, Model CM-003, Test Points

SELECTION PAC, MODEL CM-006/106

## GENERAL DESCRIPTION

The Selection PAC, Model CM-006/106 (Figures A-66 and A-67), contains eight transformer driven transistor switches connected as four (read-write) switch pairs. The CM-006 utilizes two F-03 microcircuit power amplifiers with decoding inputs for two address bits and a decoding enable input. An F-06 microcircuit multi-emitter gate provides timing (read-write) and matrix enable inputs. The PAC may be used as an ' X ' or ' $\mathrm{Y}^{\prime}$ selection switch or sink.

The CM-106 PAC does not contain the F-03 integrated circuits for address input decoding but is otherwise similar to the CM-006.

## CIRCUIT FUNCTION

Two binary address inputs are decoded to select one of the four $\mathrm{F}-03$ integrated circuits. When the decoding enable input is passive, the output of the selected F-03 circuit will be at 0 v . The multi-emitter circuit is turned on when the timing and matrix enable inputs are at +6 v . Current flows through the primary of the transformer which is connected to the enabled F-03 and F-06 circuits. The output transistor is turned on by the secondary of the selected transformer.

The basic selection scheme of the CM-006 can be expanded by jumpering pins 3, 5, 9, and 24 to the corresponding pins on the CM-106. Decoding of the two address inputs will then be common to both PACs. Further expansion is possible by using the common F-03 and F-06 circuit inputs.

## SPECIFICA TIONS

Input Loading

| Timing (read-write) inputs: | 1 unit load |
| :--- | :--- |
| Matrix enable inputs: | 2 unit loads |
| Address inputs: | 3 unit loads |
| Decoding enable inputs: | 4 unit loads |

Outputs Characteristics
Turn-on delay ( 1.5 v of timing input to
$10 \%$ of output current): 40 ns (max)
Turn-off delay ( 1.5 v of decoding enable input to $90 \%$ of output current):

90 ns (max)
Rise time ( $10 \%-90 \%$ ): 80 ns (max)
Fall time ( $90 \%-10 \%$ ): 80 ns (max)
Current: $\quad 425 \mathrm{ma}$ (max)
Voltage: 30 v (max)
Pulse width: 400 ns (max)
Duty cycle: $45 \%$ (max)


M1 AND M2 ARE USED ON CM-OO6 ONLY

Figure A-66. Selection PAC, Model CM-006/106, Parts Location

## Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit | 950100003 |
| M3 | MICROCIRCUIT: <br> F-06, multi-emitter integrated circuit | 950100006 |
| C 1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| Q1-Q8 | TRANSISTOR: | 943723003 |
| R1, R2 | RESISTOR, FIXED, FILM: 150 ohms $\pm 2 \%, 1 / 4 \mathrm{w}$ | 932114029 |
| R3-R6 | RESISTOR, FIXED, COMPOSITION: <br> 270 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007035 |
| Tl-T8 | TRANSFORMER, PULSE: | 938018001 |




## GENERAL DESCRIPTION

The Parallel Transfer Gate PAC, Model CM-022 (Figure A-68), utilizes seven F-01 dual NAND gate microcircuits containing fourteen 2 -input NAND gates without collector resistors. These circuits provide a facility for connecting the NAND gates in parallel without decreasing the output drive capability.

The PAC can be used for the common transfer control of up to fourteen data signals. The data when transferred is inverted in polarity.

## CIRCUIT FUNCTION

The NAND gates are arranged in four independent groups. Two of the groups contain four NAND gates each, one input being common to the four gates. The remaining two groups contain three NAND gates each, one input being common to the three gates.

Each gate performs the NAND function with conventional positive logic $(+6 \mathrm{v}=$ ONE, $0 v=Z E R O)$. When both inputs are at passive or open, the output transistor is turned on, and the output is active (ground). If any input is at ground, the transistor is turned off, and the output is passive (the supply voltage, +6 v ).

The four common inputs can be externally connected to transfer a maximum of 14 bits of data simultaneously. With this arrangement, the data to be transferred is connected to the individual input of each gate and a strobe input is applied to the common input.

## SPECIFICATIONS

| Frequency of Operation | Output Drive Capability |
| :---: | :---: |
| DC to 5 mc | 8 unit loads |
| Input Loading | Circuit Delay (measured at $+1.5 v$ averaged over two stages) |
| Individual inputs: 1 unit load each | 30 ns (max) |
| Common inputs: | Current Requirements |
| 1 unit load per gate | +6v: 95 ma (max) |
|  | Power Dissipation |
|  | 560 mw (max) |


| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 - M7 | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit | 950100001 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |

## SENSE AMPLIFIER PAC, MODEL CM-032

The Sense Amplifier PAC, Model CM-032 (Figure A -69), contains four sense amplifier channels which amplify the core outputs on memory sense lines and convert the information content to $\mu$-PAC logic levels. Inputs to each of the channels are differential signals on twisted pair lines. These information signals are measured differentially across pins 1 and 3, 7 and 8,9 and 1 l , and 14 and 15 and are approximately 50 mv in amplitude.

A strobe input is provided which, when grounded, disables the sense amplifier channels. Strobe enable inputs are provided to gate the strobe input of pairs of sense amplifier channels. An amplifier will be enabled when both the strobe and strobe enable inputs are asserted at that amplifier.

In addition to the direct outputs on each sense amplifier channel, outputs with series 62 -ohm terminations are provided on two of the channels. The sense amplifier input ground return is generally connected to logic ground.

## SPECIFICATIONS

Current Requirements
$\left.\begin{array}{rr}+6 \mathrm{v}: & 100 \mathrm{ma} \\ -6 \mathrm{v}: & 80 \mathrm{ma}\end{array}\right\}$ Strobe input at ground

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M4 | MICROCIRCUIT: F-07, Sense Amplifier Integrated Circuit | 950100007 |
| Cl-C2 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 5 \%$, 50 vdc | 930313016 |
| C3-C6 | CAPACITOR, FIXED, CERAMIC DIELECTRIC: $47 \mathrm{pf} \pm 5 \%, 100 \mathrm{vdc}$ | 930173111 |
| R1-R2 | RESISTOR, FIXED, COMPOSITION: <br> 62 ohms $\pm 5 \%$, l/4w | 932007020 |
| $\begin{aligned} & \text { R3, R4, R21, } \\ & \text { R22 } \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: $3 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007060 |
| R5-R 8 | RESISTOR, FIXED, COMPOSITION: $2 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007056 |
| R9-R12 | RESISTOR, FIXED, COMPOSITION: <br> 150 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007029 |
| R13-R20 | RESISTOR, FIXED, COMPOSITION: 300 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007036 |




Logic symbol

Figure A-69. Sense Amplifier, Schematic Diagram and Logic Symbol

The Sense Amplifier PAC, Model CM-033 (Figure A-70), contains two independent sense amplifier channels which amplify the core outputs on memory sense lines and convert the information content to $\mu$-PAC logic levels. Inputs to each channel are differential signals on twisted pair lines. The information signals (measured differentially across pins l and 3 for one channel and 9 and 11 for the other) are approximately 50 mv in amplitude.

A strobe input is provided which, when grounded, disables the sense amplifier channels. Strobe enable inputs are provided to gate the strobe input of the channels. An amplifier will be enabled when both the strobe and strobe enable inputs are asserted at that amplifier.

Both sense amplifier channels are provided with a direct output and a scries 62-ohm termination output. The sense amplifier input ground return is generally connected to logic ground.

## SPECIFICATIONS

## Current Requirements <br> $\left.\begin{array}{l}+6 \mathrm{v}: \\ -6 \mathrm{v}: \\ \hline 0 \mathrm{ma} \\ \hline 0 \mathrm{ma}\end{array}\right\}$ Strobe input at ground

Electrical Parts List

| $\begin{aligned} & \text { Ref. } \\ & \text { Desig. } \end{aligned}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M3 | Deleted |  |
| M2, M4 | MICROCIRCUIT: <br> F-07, Sense Amplifier Integrated Circuit | 950100007 |
| C1, C2 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 5 \%, 50 \mathrm{vdc}$ | 930313016 |
| C3, C5 | Deleted |  |
| C4, C6 | CAPACITOR, FIXED, CERAMIC DIELECTRIC: $47 \mathrm{pf} \pm 5 \%$, 100 vdc | 930173111 |
| R1, R2 | RESISTOR, FIXED, COMPOSITION: 62 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007020 |
| $\begin{aligned} & \mathrm{R} 3, \mathrm{R} 5, \mathrm{R} 7, \mathrm{R} 9 \\ & \mathrm{R} 11, \mathrm{R} 13, \mathrm{R} 14 \\ & \mathrm{R} 17, \mathrm{R} 18 \end{aligned}$ | Deleted |  |
| R4, R21 | RESISTOR, FIXED, COMPOSITION: $3 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007060 |
| R6, R8 | RESISTOR, FIXED, COMPOSITION: $2 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007056 |
| R10, Rl2 | RESISTOR, FIXED, COMPOSITION: <br> 150 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007029 |
| $\begin{aligned} & \text { R15, R16, } \\ & \text { R19, R20 } \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: <br> 300 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007036 |

COMPONENT PAC, MODEL CM-075
The Component PAC, Model CM-075 (Figure A-71), contains 16 resistors used in microcircuit magnetic core memories for stack drive line discharge. The resistors are assembled on a DC-335 printed circuit board. One end of each resistor is wired to a stack read X-drive line. The other ends of the resistors are bussed together on the memory backplane and wired to 24 v - (nominally -12 volts).

## SPECIFICATIONS

## Current Requirements

24 v - supply: 2 ma per resistor ( 32 ma maximum)
Power Dissipation
640 mw maximum

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| R1-R16 | RESISTOR, FIXED, COMPOSITION: <br> $10 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 937007073 |

MULTI-INPUT NAND PAC, MODEL DC-335
The Multi-Input NAND PAC, Model DC-335 (Figures A-72 and A-73), contains two 6-input NAND gates with nodes, and four 3-diode clusters. The diode cluster nodes can be connected to the gate nodes of this or other PACs to expand the number of gate inputs (Figure A-74).

## INPUT AND OUTPUT SIGNALS

Gate Node. - This point may be connected to diode cluster nodes to expand the number of logic inputs. The connecting wire between nodes should not be cabled, and should have a maximum lead length of 3 in .

Gate Inputs. --Each gate performs the NAND function for positive logic $(+6 v=O N E$, $0 v=$ ZERO). For negative logic, it becomes a NOR gate. When all inputs to a gate are at +6 v or not connected, the output is ground. When any input is at ground, the output is +6 v .

## SPECIFICATIONS

## Frequency of Operation (System)

DC to 5 mc
Input Loading
1 unit load each
Fan-In
Refer to general specifications.
Output Drive Capability
8 unit loads each

## Circuit Delay

(Measured at $+1.5 v$, averaged over two stages)

33 nsec (max)*
Current Requirements
+6v: 25 ma (max)
Power Dissipation
0.150 w (max)

Handle Color Code
Red

## APPLICATIONS

Two NAND gates can be cross-coupled to form a dc set-reset flip-flop.
The diode clusters, which are composed of discrete components, can be used to expand the number of gate inputs as shown in Figure A-74.

The dc-coupled gates operate on levels, pulses, or combinations of both.

[^0]

Figure A-73. Multi-Input NAND PAC, Model DC-335, Parts Location

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| Ml | MICROCIR CUIT: <br> F-01, dual NAND gate integrated circuit <br> Cl <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100001 |
| DIODE: Replacement Type 1N914 |  |  |

NAND TYPE 1 PAC, MODEL DI-335
The NAND Type 1 PAC, Model DI- 335 (Figures A-75 and A-76), contains 10 independent 2 -input NAND gates. Each gate performs the NAND function for positive logic $\left(+6 v=O N E, 0_{v}=Z E R O\right)$. For negative logic, it becomes a NOR gate.

Two of the 10 gates have separate load connections available at the PAC terminals. Outputs of these gates can be tied together, using a single load resistor, without loss of output drive capability.

## INPUT AND OUTPUT SIGNALS

Inputs. -- When both inputs to a gate are +6 v or not connected, the output is at ground. When any input is at ground, the output is $+6 v$.

Load. -- This point is internally connected through a collector load resistor to +6 v .
Collector Output. -- The collector output must be connected to at least one load resistor, either internal or external to the module.

Output. -- Each output terminal is internally connected to a collector load resistor. If an output is connected to load points or other outputs, the output drive capability of the structure is reduced.

## SPECIFICATIONS

## Frequency of Operation (System)

DC to 5 mc
Input Loading
1 unit load each

## Fan-In

Refer to general specifications.
Output Drive Capability
8 unit loads each
Outputs in Parallel
Refer to general specifications.

## APPLICATIONS

The NAND gates operate on levels, pulses, or combinations of both. Two gates can be wired back-to-back to form a dc set-reset flip-flop.

The two gates with separate load outputs form standard NAND gates when the load and collector output terminals are connected. When the collector outputs of gates are connected in parallel as in Figure A-77, the AND-OR-INVERT function is performed. At the point where the outputs are tied together, an AND operation with logic ONEs (OR operation with logic ZEROs) takes place.


528

Figure A-76. NAND Type 1 PAC, Model DI-335, Parts Location

The NAND Type 2 PAC, Model DL-335 (Figures A-78 and A-79), contains six 4 -input NAND gates. Each gate performs the NAND function for positive logic, $(+6 \mathrm{v}=\mathrm{ONE}$, $0 v=$ ZERO). For negative logic, it becomes a NOR gate.

Two of the six gates have separate load connections available at the PAC terminals. Outputs of these gates can be tied together, using a single load resistor, without loss of output drive capability.

## INPUT AND OUTPUT SIGNALS

Inputs. -- When all inputs to a gate are at +6 v or not connected, the output is at ground. When any input is at ground, the output is at +6 v .

Load. -- This point is internally connected through a collector load resistor to +6 v .
Collector Output. -- The collector output of any gate must be connected to at least one collector resistor, either internal or external to the module.

Output. -- Each output terminal is internally connected to a collector load resistor. If an output is connected to load points or other outputs, the output drive capability of the structure is reduced.

## SPECIFICATIONS

Frequency of Operation (System)
DC to 5 mc
Input Loading
1 unit load each
Fan-In
Refer to general specifications.
Output Drive Capability
8 unit loads each
Outputs in Parallel
Refer to general specifications.

## Circuit Delay

(Measured at +1.5 v , averaged over two stages) 30 nsec (max)

## Current Requirements

+6v: 75 ma (max)

## Power Dissipation

$0.45 w$ (max)
Handle Color Code
Red

## APPLICATIONS

The NAND gates operate on levels or pulses, or combinations of both. Two gates can be wired back to back to form a dc set-reset flip-flop.

The two gates with separate load outputs form standard NAND gates when the load and collector output terminals are connected. When the collector outputs of such gates are connected in parallel as in Figure A-80, the AND-OR-INVERT function is performed. At the point where the outputs are tied together, an AND operation with logic ONEs (OR operation with logic ZEROs) takes place.


529
Figure A-79. NAND Type 2 PAC, Model DL-335, Parts Location

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| Ml-M3 | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100001 |
| CRl-CR6 | DIODE: Replacement Type 1N914 | 930313016 |

The Delay Multivibrator PAC, Model DM-335 (Figures A-81 and A-82), contains two independent delay multivibrator circuits (one shots). In response to an input signal, the circuit will produce both a positive and a negative output pulse. If no external connections are made, the pulse width will be 100 nsec . Pulse widths between 50 nsec and $100 \mu \mathrm{sec}$ may be attained by wiring jumpers at the PAC connector. External capacitors may be used to obtain any pulse width up to several seconds. A significant feature of the PAC is that the output transistion times are independent of the input signal and the output pulse width.

## CIRCUIT FUNCTION

The delay multivibrator circuit is activated by a positive (ZERO to ONE) transition on an input (Figure A-83). The output of the NAND gate will drop sharply from +6 v to 0 v , and couple through CR1 and C6 to the base of Q1. The base of Q1 going negative will turn off that transistor, which will then turn on another NAND gate to lock up the junction point of CRl and C6 at ground. The input signal can then drop from a positive voltage to ground without affecting the pulse delay operation.

After the base of $Q 1$ is driven negative, it tries to go positive toward $+6 v$ through R3. The basic timing is derived from the resistor-capacitor combination of $R 3$ and C6. When the base of Ql becomes about +0.7 v , Ql turns on and the output pulse ends. Resistor R2 aids the recovery time by pulling $C 6$ toward $+6 v$.

The pulse width may be changed by connecting different capacitors in parallel with C6. Additional pulse width variation may be obtained by connecting Rl in parallel with K 3. The negation and assertion outputs are taken from two NAND gate microcircuits in series.

## INPUT AND OUTPUT SIGNALS

Input.-- Each delay circuit has two standard microcircuit NAND gate inputs. A positive-going signal at either input triggers an output pulse. If either input is held at ground, triggering by the other input is inhibited.

Enable. - If the enable input is held at logic ONE or is not connected, the circuit can produce output pulses. If logic ZERO (ground) is applied, no output pulses will occur, and if applied during an output pulse, the pulse will end.

Assertion Output.--For the duration of the delay, a positive pulse appears at the assertion output.

Negation Output.-- For the duration of the delay, a negative pulse appears at the negation output.
where $C$ is the required capacitance in picofarads and $P W$ is the desired pulse width in microseconds.

NOTE
If leads used to jumper external capacitors exceed 3 inches, they should be twisted pair with one wire terminated to ground.


Figure A-81. Delay Multivibrator PAC, Model DM-335, Schematic Diagram and Logic Symbol


Figure A-82. Delay Multivibrator PAC, Model DM-335, Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit | $950 \quad 100 \quad 002$ |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| C2, C7 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: 430 pf $\pm 2 \%$, 50 vdc | 930313318 |
| C3, C8 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $4700 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313309 |
| C4, C9 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $47,000 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313317 |
| C5, C 10 | Customer option, listed for reference only |  |
| C6, C 11 | CAPACITOR, FIXED, DIELECTRIC: $43 \mathrm{pf} \pm 2 \%, 100 \mathrm{vdc}$ | 930005514 |
| R1, R5 | RESISTOR, FIXED, FILM: $3.0 \mathrm{~K}, \pm 2 \%, 1 / 4 \mathrm{w}$ | 932114060 |
| R 2, R 6 | RESISTOR, FIXED, COMPOSITION: $1.0 \mathrm{~K}, \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007049 |
| R 3, R 7 | RESISTOR, FIXED, FILM: $2.87 \mathrm{~K}, \pm 2 \%, 1 / 8 \mathrm{w}$ | 932113223 |
| R4, R 8 | RESISTOR, FIXED, COMPOSITION: $3.0 \mathrm{~K}, \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007060 |
| Q1, Q2 | TRANSISTOR: | 943722002 |
| CR1-CR 4 | DIODE: Replacement Type 1 N914 | 943083001 |



| Input Pulse Width $\left(\mathrm{T}_{1}\right)$ | $=50 \mathrm{nsec}(\mathrm{min})$ |
| :--- | :--- |
| Recovery Time $\left(\mathrm{T}_{2}, \mathrm{~T}_{5}\right)$ | $=$ Refer to specifications. |
| Assertion Circuit Delay $\left(\mathrm{T}_{3}\right)$ | $=60 \mathrm{nsec}($ typ $)$ |
| Negation Circuit Delay $\left(\mathrm{T}_{4}\right)$ | $=30 \mathrm{nsec}(\mathrm{typ})$ |
| Voltage (V) | $=3.5 \mathrm{volts}(\mathrm{min})$ |

Figure A-83. Timing of the Delay Multivibrator PAC, Model DM-335

## EXPANDABLE NAND PAC, MODEL DN-335

The Expandable NAND PAC, Model DN- 335 (Figures A-85 and A-86), contains six 3-input NAND gates with nodes. Gate nodes can be connected to the diode cluster nodes of a DC- 335 to expand the number of gate inputs.

Each gate performs the NAND function for positive logic, ( $+6 \mathrm{v}=\mathrm{ONE}, 0 \mathrm{v}=\mathrm{ZERO}$ ). For negative logic, it becomes a NOR gate.

Two of the six gates have disconnected collector load resistors which are available at the PAC terminals. Outputs of these gates can be tied together, using one load resistor, without decreasing the output drive capability.

## INPUT AND OUTPUT SIGNALS

Inputs. -- When all inputs to a gate are at +6 v or disconnected, the output is at ground. When any input is at ground, the output is +6 v .

Node. -- By connecting this point to the nodes of diode clusters, the number of gate inputs can be expanded. The connecting wire between nodes should not be cabled, and lead length should be kept under 3 inches.

Load. -- This point is internally connected through a collector load resistor to +6 v and is a collector termination for a collector output.

Collector Output. -- Every active collector output must be connected to a load or a standard gate output.

Output. -- Each output terminal is internally connected to a collector load resistor. If an output is connected to load points or other outputs, the output drive capability of the structure is reduced.

## Frequency of Operation (System)

DC to 5 mc
Input Loading
1 unit load each
Fan-In
Refer to general specifications.
Output Drive Capability
8 unit loads
Outputs in Parallel

## Circuit Delay

(Measured at +1.5 v , averaged over two stages) $30 \mathrm{nsec}(\max )$

## Current Requirements

+6v: 75 ma (max)
Power Dissipation
0.45 w (max)

Handle Color Code
Red

Refer to general specifications.


531

Figure A-86. Expandable NAND PAC, Model DN-335, Parts Location

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Ml-M3 - M | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100001 |

BASIC FLIP-FLOP PAC, MODEL FF-335
The Basic Flip-Flop PAC, Model FF-335 (Figures A-88 and A-89), contains eight independent flip-flop circuits. Each circuit is formed by two separate NAND gates wired back to back internally. The output of one gate is connected to the input of the other. Figure A-90 illustrates the logic operation. Each stage of the FF-335 has a dc reset input, and a set and reset output.

## INPUT AND OUTPUT SIGNALS

DC Set and DC Reset. -- A signal at logic ZERO (ground) for 60 nsec or longer on either input will set or reset the flip-flop.

## SPECIFICATIONS

| Frequency of Operation (System) | Output Drive Capability |
| :---: | :---: |
| DC to 5 mc | 7 unit loads each |
| Input Loading |  |
|  | Circuit Delay |
| DC inputs: l unit load each | $60 \mathrm{nsec}(\max )$ |
| DC Set and Reset Timing |  |
|  | Current Requirements |
| $60 \mathrm{nsec}(\mathrm{min})$ at logic ZERO to set or reset | $1+6 \mathrm{v}: 100 \mathrm{ma}$ (max) |
| Handle Color Code | Power Dissipation |
| Blue | 0.60 w (max) |

## APPLICATIONS

The FF-335 PAC is used for economical implementation of logic operations, such as input-output registers, storage and buffering applications. Control of data into and out of the register can be easily accomplished by using gating PACs in the $\mu$-PAC line. Figure A-91 illustrates how an FF-335 stage can be used for data storage, with inputs and outputs from several locations.


Figure A-89. Basic Flip-Flop PAC, Model FF-335, Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M4 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |



Figure A-91. Basic Flip-Flop PAC, Model FF-335, Input and Output Logic

NEGATIVE LOGIC LEVEL CONVERTER PAC, MODEL LC-335
The Negative Logic Level Converter PAC, Model LC-335 (Figures A-92 and A-93), contains 10 independent converter circuits. The $N$-input accepts a negative logic signal (i.e., logic ONE is a negative voltage) for conversion into a standard $\mu$-PAC positive logic signal. The $\mu$-input uses a $\mu$-PAC signal to control or gate the negative logic signal. When the circuit is enabled, there is no logic inversion from the converting input to the output. The operation of the circuit is summarized in Tables A-3 and A-4.

Table A-3.
Logic Truth Table

| Negative <br> Logic | $\mu$ | Positive <br> Logic |
| :---: | :---: | :---: |
| N | Output |  |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

For the N -input: Logic $\mathrm{ZERO}=0.0 \mathrm{v}$ to -1.5 v
Logic ONE $=-2.8 \mathrm{v}$ to -15 v (or not connected)
For the $\mu$-input: Logic $Z E R O=0.0 \mathrm{v}$ to +1.2 v
Logic ONE $=+3.0 \mathrm{v}$ to +6.3 v (or not connected)
Table A-4.
Voltage Truth Table (With Nominal Voltages)

| $N$ | $\mu$ | Output |
| :---: | :---: | :---: |
| $0 v$ | $0 v$ | $+6 v$ |
| $0 v$ | $+6 v$ | $0 v$ |
| $-6 v$ | $0 v$ | $+6 v$ |
| $-6 v$ | $+6 v$ | $+6 v$ |

## CIRCUIT FUNCTION

Each level converter consists of a standard NAND gate microcircuit and a level shifter. The converting input ( $N$ ) drives the emitter of a common base transistor whose base is referenced to -2 v . When a logic ZERO ( 0 v ) is applied to this input, the emitter of transistor Ql becomes more positive than the base and Ql is turned off. This is interpreted as a logic ONE at the NAND gate input. When the converting input is a ONE (negative voltage or not connected), Q1 is turned on, causing the NAND gate output to be +6 v .



Figure A-93. Negative Logic Level Converter PAC, Model LC-335, Parts Location

Electrical Parts List

| $\begin{gathered} \text { Ref. } \\ \text { Desig. } \end{gathered}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| M3 | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit | 950100002 |
| $\mathrm{Cl}, \mathrm{C} 2$ | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313006 |
| CR1-CR10 | DIODE: Replacement Type 1N914 | 943083001 |
| Q1-Q10 | TRANSISTOR | 943722002 |
| R1-R10 | RESISTOR, FIXED, FILM: 2. $26 \mathrm{~K} \pm 2 \%$, $1 / 8 \mathrm{w}$ | 932113218 |
| R11 | RESISTOR, FIXED, FILM: 442 ohms $\pm 2 \%, 1 / 8 \mathrm{w}$ | 932113132 |
| R12 | RESISTOR, FIXED, FILM 147 ohms $\pm 2 \%, \quad$ l/ 8 w | 932113109 |

OCTAL/DECIMAL DECODER PAC, MODEL OD-335
The Octal/Decimal Decoder PAC, Model OD-335 (Figures A-94 and A-95), contains a prewired binary-to-octal decimal decoder and two additional independent NAND gates to expand the matrix for BCD-to-decimal decoding. The octal matrix is composed of eight NAND gates and has nine input lines and eight output lines. Of the nine inputs, six accept both polarities of a three-bit binary number. The three additional input expand the matrix from 8 to 16,32 , or 64 outputs by using additional OD-335 PACs (Figure A-96). If a 64-output matrix is not required, one or more of these additional input lines can be used for strobing or sampling of the matrix.

The BCD-to-decimal decoder uses the octal matrix for the output lines 0 through 7 and two independent NAND gates, included on the PAC, for output lines 8 and 9. The two independent gates can be used when BCD-to-decimal decoding is not required.

Octal Matrix. -- Each of the gates in the octal matrix has a total of six inputs. Three of these inputs recognize a discrete binary number from 000 through lll. For an example, the three inputs, $\overline{2}^{0}, 2^{1}$, and $2^{2}$ would drive output line 6 (pin 16 ). The remaining three inputs are common to all eight gates. The six inputs to any gate must be a ONE to activate the gate output. An output line is activated when it is at ZERO (ground). Since inputs $X, Y$, and $Z$ form three common and direct inputs to all eight gates, these inputs must

BCD-to-Decimal Decoder. -- The BCD-to-decimal decoder consists of the octal matrix and the two additional NAND gates (Figure A-97). If the OD-335 is connected in this manner, four binary-coded-decimal bits with both polarities are required. If binary numbers 10 through 15 are forbidden, or if ambiguous outputs resulting from these numbers are permitted, then only the most and least significant bits are required as inputs to gates 8 and 9.

Strobing. -- Provision is made to permit strobing or sampling of the matrix. Strobing is accomplished by applying a positive pulse to input $\mathrm{X}, \mathrm{Y}$, or Z . Prior to the pulse, when the input is a ZERO, the matrix is inhibited and all output lines are ONEs. During the positive pulse, one of the lines is activated and becomes a ZERO. The three common inputs to the octal matrix can be used as separate strobe lines to gate a strobing function.

The OD-335 decodes any combination of binary bits. As the inputs to the PAC change, one or more of the outputs can be transiently selected. For example, a binary counter in changing from 0111 to 1000 passes briefly through states 0110,0100 , and 0000 . These transitory states can cause brief negative spikes at the corresponding output lines of the PAC. To eliminate the spikes, the decoder should be inhibited during the transition of the driving register.

## APPLICATIONS

Matrices for decoding 16,32 , or 64 outputs are formed by using two, four, or eight OD-335 PACs, respectively. All but the one matrix containing the significant output line must be inhibited. In a 64 -output matrix, seven of the eight octal matrices must be inhibited for unique activation of one of the 64 output lines. The seven matrices are inhibited by applying a ZERO to input $X$, $Y$, or $Z$. For example, if binary bit $2^{3}, 2^{4}$, and $2^{5}$ are ONEs, the seven matrices with outputs 0 through 55 are inhibited and only one output from 56 to 63 is activated, depending upon the state of bits $2^{0}, 2^{1}$, and $2^{2}$. Figure A-96 illus trates the logic connections for multioctal matrices.




Figure A-95. Octal/Decimal Decoder PAC, Model OD-335, Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M5 | MICROCIRCUIT: <br> F-01, dual NAND gate integration circuit | 950100001 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-CR29 | DIODE: Replacement Type 1N914 | 943083001 |



*     - THESE inputs are not required if BINARY 10 THROUGH 15 ARE FORBIDDEN.

Figure A-97. Octal/Decimal Decoder PAC, Model OD-335 BCD-to-Decimal Decoder

The Power Amplifier PAC, Model PA-335 (Figures A-98 and A-99), contains six 3 -input NAND gates that can be used for driving heavy loads. Each gate has two electrically common outputs to reduce load distribution current on any single wire. Built-in short-circuit protection limits output current if the output is accidentally grounded.

Each gate performs the NAND function for positive logic (positive voltage is a ONE and $0 v$ is a ZERO). For negative logic, it becomes a NOR gate. When all inputs to a gate are at positive or not connected, the output goes to ground. When any input is at ground, the output goes to a positive voltage.

## SPECIFICATIONS

```
Frequency of Operation (System) Output Drive Capability
DC to 5 mc
    25 unit loads
Input Loading
Circuit Delay
2 unit loads each (Measured at +l.5v, averaged over two
Current Requirements
    stages)
+6v: 80 ma (max)
Power Dissipation
Static: 480 mu
Dynamic: 780 mw
Handle Color Code
Green
```


## APPLICATIONS

The power gates operate on levels, pulses, or with combinations of both. Two gates can be wired back to back to form a dc set/reset power flip-flop.


Figure A-99. Power Amplifier PAC, Model PA-335, Parts Location

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit <br> Cl-C3 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu \mathrm{f} \pm 20 \%, 50$ vdc |

The Power Amplifier PAC, Model PA-336 (Figures A-100 and A-101), contains six 3-input NAND gates that can be used for driving heavy loads. Built-in short-circuit protection limits output current if the output is accidentally grounded.

## CIRCUIT FUNCTION

Each gate performs the NAND function for positive logic (positive voltage is a ONE and 0 v is a ZERO). For negative logic, it becomes a NOR gate. When all inputs to a gate are at positive or not connected, the output goes to ground. When any input is at ground, the output goes to a positive voltage.

## NOTE

The following pins must be jumpered together on the connector into which a PA-336 is inserted. These jumpers should be made as short as possible.

> Pin 1 to pin 33
> Pin 4 to pin 31
> Pin 13 to pin 32

Pin 9 to pin 32
Pin 21 to pin 31

## SPECIFICATIONS

Frequency of Operation (System)
DC to 5 mc
Input Loading
2 unit loads each
Current Requirements
+6 v : $80 \mathrm{ma}(\max )$
Power Dissipation
0.48 w (max) static,
0.78 w (max) at 5 mc and with
$0.78 \mathrm{w}(\mathrm{max})$ at 5 mc and with
Handle Color Code
Green

Output Drive Capability
25 unit loads

## Circuit Delay

(Measured at +1.5 v , averaged over two stages)
30 nsec (max)

## APPLICATIONS

The power gates operate on levels, pulses, or with combinations of both. Two gates can be wired back to back to form a dc set/reset power flip-flop.


3329

Figure A-101. Power Amplifier PAC, Model PA-336, Parts Location

Electrical Parts List

| Ref. <br> Desig. | Description | $3 C$ Part No. |
| :---: | :---: | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100003 |

SCHMITT TRIGGER PAC, MODEL ST-335
The Schmitt Trigger PAC, Model ST-335 (Figures A-102 and A-103), contains two independent trigger circuits, each capable of converting arbitrarily shaped inputs to $\mu$-PAC compatible outputs. The Schmitt trigger is versatile and can be used for such applications as pulse shaping, signal level shifting, level detecting, and level comparing. In addition, each circuit can perform signal attenuation, differentiation and integration by use of available resistor-capacitor networks.

Provisions are made at the input, whereby the input signal may be attenuated before it is applied to the base of the first transistor stage. The attenuating network will be needed only when the input signal exceeds the positive voltage supply of the PAC (usually +6 v , or when the input signal is more negative than -20 v ).

## CIRCUIT FUNCTION

Each circuit has a single input and output. The only amplitude restriction is that the input signal, which appears at the base of the input transistor, must not exceed the positive voltage supply to prevent input clipping. However, the signal may be as low as -20 v with no detrimental effect. These input restrictions are independent of the switching levels. The output of each trigger circuit is directly compatible with the $\mu$-PAC product line.

## SPECIFICATIONS

| Frequency of Operation (System) | Input Signal at Base of Input Transistor |
| :---: | :---: |
| DC to 5 mc | +6v (max positive) |
| Output Drive Capability | -20v (max negative) |
| 8 unit loads and 40 pf stray | Current Requirements |
| capacitance each | +6v: $90 \mathrm{ma} \mathrm{(max})$ |
| Circuit Delay | -6v: $60 \mathrm{ma}(\max )$ |
| 20 nsec (typ) | Power Dissipation |
| Switching Levels | 0.90w (max) |
| (Refer to Table A-5) | Handle Color Code |
| Variation of Switching Levels Over | Orange |
| Temperature |  |

$50 \operatorname{mv}(\max )$



Figure A-103. Schmitt Trigger PAC, Model ST-335, Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Cl-C3 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930.313016 |
| CR1-CR4 | DIODE: Replacement Type lN914 | 943083001 |
| $\begin{gathered} \text { Q1, Q4-Q7, } \\ \text { Q10, Q11 } \end{gathered}$ | TRANSISTOR | 943722002 |
| $\underset{\text { Q9 }}{\mathrm{Q} 2, \mathrm{Q} 3, \mathrm{Q} 8,}$ | TRANSISTOR | 943721002 |
| R1, R15 | RESISTOR, FIXED, COMPOSITION: <br> 51 ohms $\pm 5 \%, 1 / 4 w$ | 932007018 |
| R2, R16 | RESISTOR, FIXED, COMPOSITION: <br> 100 ohms $\pm 5 \%, \quad \mathrm{l} / 4 \mathrm{w}$ | 932007025 |
| R3, R17 | RESISTOR, FIXED, COMPOSITION: $\text { 1. } 3 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007052 |

## APPLICATIONS

Input Level Options. -- Two separate switching levels and sensitivities can be selected for either circuit by making the appropriate pin connections. Switching levels can be varied from $+2.5 v$ to $-2.5 v$. Table A -5 gives two standard variations that can be contained with the various input options. Refer to Figure A-104 for the typical ST-335 waveform characteristics.

Table A-5.
Typical Input Variations

| Option | Pin Connections |  | Switching Levels |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Circuit A | Circuit B | Positive-Moving <br> Input | Negative-Moving <br> Input |
| 1 | 8 and 3 | 24 and 30 | +2.5 v | +1.6 v |
| 2 | 6 and 3 | 27 and 30 | -1.6 v | -2.5 v |

## OPTION <br> 1

OPTION
2


Figure A-104. Schmitt Trigger PAC, Model ST-335, Typical Waveforms


Figure A-105. Schmitt Trigger PAC, Model ST-335, Graph I
e. Linear interpolation and extrapolation is permissible.

For example, given

$$
\begin{aligned}
\mathrm{v}_{2} & =-2.5 \mathrm{v} \\
\mathrm{v}_{1} & =0 \mathrm{v} \\
\mathrm{v}_{1}-\mathrm{v}_{2} & =+2.5 \mathrm{v}
\end{aligned}
$$

then, looking at Graph II, the line marked $V_{2}=-2.5 v$ is the uppermost sloping line radiating from the origin. The uppermost line sloping downward corresponds to $V_{1}-V_{2}=+2.5 \mathrm{v}$ and the resulting intersection is at $\mathrm{R} 11=1.25 \mathrm{~K}$, and $\mathrm{R} 9=1.75 \mathrm{~K}(\mathrm{R} 25=1.25 \mathrm{~K}$ and $R 23=1.75 \mathrm{~K}$ for circuit B).

If $\mathrm{V}_{2}=-2.5 \mathrm{v}$ and $\mathrm{V}_{1}=+2.5 \mathrm{v}$, then $\mathrm{V}_{1}-\mathrm{V}_{2}=+5.0 \mathrm{v}$. The corresponding resistors would be (by linear extrapolation) double those previously found, i.e., R11 = 2.5 K and $\mathrm{R} 9=3.5 \mathrm{~K}$.

When the operating voltage $(+6 v)$ is reduced to $+5 v$, then Graphs I and II are modified as follows.
(1) The maximum input is now reduced to +5 v .
(2) Graph I must be modified by multiplying each labeled value of $\mathrm{V}_{2}$ by (5/6), and each labeled value of $\left(V_{1}-V_{2}\right)$ must be multiplied by $(2 / 3)$.
(3) Graph II must be modified by multiplying $\left(V_{1}-V_{2}\right)$ by (2/3). $V_{2}$ remains unchanged.

External Level and Sensitivity Control. -- If Equations (1) through (5) yield unrealistic resistance values (e.g., requiring excessive power dissipation), then an external power supply must be used and jumper Jl is replaced by an appropriate resistor. Using the same definitions for $V_{1}$ and $V_{2}$, the external supply will be equal to $V_{2}$ and the value of resistance replacing $\mathrm{J} l$ is determined from Equation (6).

$$
\begin{equation*}
\mathrm{R}=\frac{\mathrm{V}_{1}-\mathrm{V}_{2}}{4.15+0.3 \mathrm{~V}_{2}} \tag{6}
\end{equation*}
$$

Switching Level Measurement. -- Switching levels may be measured in the following manner.
a. Select and connect the appropriate network (internal or external) to pin 3 (pin 30 for circuit B).
b. Connect a well-filtered dc supply to the input.
c. Set the dc supply to +6 v . The output should be 0 v .
d. Lower the dc input until the output switches to $+6 v$. This is the dc negativegoing switching level, $\mathrm{V}_{1}$.
e. Raise the dc input until the output switches to 0 v . This is the dc positive-going switching level, $\mathrm{V}_{1}$.

TRANSFER GATE PAC, MODEL TG-335
The Transfer Gate PAC, Model TG-335 (Figures A-108 and A-109), contains four independent functional gate structures. Two of the structures have four 2 -input NAND gates, one input on each gate being common to the four gates. The remaining two structures have three 2 -input NAND gates, one input being common to the three gates. (See Figure A-110.)

The PAC can be used for the common transfer control of up to 14 data signals, the data when transferred is inverted in polarity.

INPUT AND OUTPUT SIGNALS
Common Input. -- This input acts as a control or strobe input to each gate in the structure.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | (Measured at +1.5 v , averaged over two stages) |
| Input Loading | 30 nsec (max) |
| Input: $\quad 1$ unit load each | Current Requirements |
|  | $+6 \mathrm{v}: \quad 155 \mathrm{ma}(\max )$ <br> Power Dissipation |
| Output Drive Capability | 0.95w (max) |
| 8 unit loads | Handle Color Code |

Red

## APPLICATIONS

Each gate structure can be used for the common transfer control of three or four signals (Figure A-111). A separate line is provided for each output signal. The gates may be used separately as inverters when the common inputs are disconnected.


539

Figure A-109. Transfer Gate PAC, Model TG-335, Parts Location

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| M1-M3 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu \mathrm{f} \pm 20 \%, 50$ vdc | 950100002 |


[^0]:    *30 nsec for gate plus 3 nsec for diode cluster

