
DISK 1TM **TECHNICAL MANUAL**



IEEE 696 / S-100

ARBITRATED 24 BIT DMA FLOPPY DISK CONTROLLER







DISCLAIMER ----

Godbout Electronics makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Godbout Electronics reserves the right to revise this publication and to make any changes from time to time in the content hereof without obligation of Godbout Electronics to notify any person of such revision or changes.

> This document was proofread with the aid of SpellGuard^{T M} from Inovative Software Applications, Menlo Park, CA.

TABLE OF CONTENTS

WARNING 1 4 Attention purchasers of CP/M-80 4 ABOUT DISK 1 5 Technical overview 5
HOW TO GET YOUR DISK 1 UP AND RUNNING WITHOUT READING THE MANUAL
System configurations using CompuPro hardware 6
Drive interface - 8 inch drives
5.25 inch drives
Trying to boot the controller
Troubleshooting
Disk interface port map 15 CompuPro drive interface address - 8 inch drive 15
CompuPro drive interface address - 8 inch drive 15
- 5.25 inch drive 16
Port addressing 16
Serial port
Interrupts
Boot EPROM
Boot EPROM routine addressing
Boot routine short description
Wait state enable
Boot enable/inhibit
Arbiter and priority selection
Motor control enable
Modifications for minifloppy drives
Disk 1 connector pinout with 8 and 5.25 inch drives 20
THEORY OF OPERATION
Bus interface & boot circuitry
DMA counters & address drivers
DMA arbiter & sequencer logic
Disk read/write circuitry & data separator 23
Floppy disk controller & interface circuitry 24
Test routines for the DISK 1 controller
Test routine listing
INTEL - Single/double density floppy disk controller 31-46
DISK I BOARD
Logic diagram
Parts list
Component layout
SOFTWARE SECTION
Introduction
Applicable documents
Software user's guide
Software features
Software internal design
CBIOS customization guide
I/O routines alteration guide for Interfacer $1/2$ 69
System Support 1 72
Interfacer 3/4 74
SOURCE LISTINGS
Cbios
Disk Boot
Rom Boot
CUSTOMER SERVICE INFORMATION/LIMITED WARRANTY

Not all floppy disk controllers generate true IBM compatible 3740 and SYSTEM 34 formats. Therefore, we strongly recommend that you do not use the DISK 1 to copy data onto a diskette that has been formatted by another controller! The proper procedure is to format new diskettes using the DISK 1, and copy the contents of other diskettes onto the newly formatted diskettes. (SOFTWARE SECTION; Software User's Guide)

The technical reason for this problem arises from the fact that almost all versions of the 1791 type floppy controller insert a byte of 00s immediately following the header CRC bytes. This byte of 00s is not specified in either IBM standard, and may confuse the 8272/765 controller on the DISK 1.

If your controller generates a true IBM type format, or you are using diskettes formatted by IBM, you will not experience this problem.

ATTENTION PURCHASERS OF CP/M-80

If purchasing CP/M-80 with your DISK 1 controller, you will receive a diskette that contains your serialized version of CP/M-80 (for a 32K system) along with several support utilities and special BIOS files. This diskette should be used to create a working copy only, and not altered in any way. The following procedure should be strictly followed.

- (1) Read the Software User's Guide in the SOFTWARE SECTION.
- (2) Boot your system using the provided diskette.
- (3) Run the FORMAT program and create a scratch diskette with a format identical to the format of your master diskette. (Your master will indicate its format on the label, i.e., 2D-256 = 256 byte format, 2D-1024 = 1024 byte format, etc.
- (4) Run the COPY program and create a duplicate of your entire (system and data tracks) master diskette. (see NOTE (2) below)
- (5) Remove your master diskette and store it in a safe place. Do not use this diskette again unless you damage your working copies. There will be a \$35 charge for recreating your master diskette if you damage or alter it.
- (6) Use your new working copy for all alterations that are made to your system.

NOTE (1): On your copy of CP/M you will receive two versions of the CompuPro BIOS. One version may be altered and reassembled using the CP/M supplied assembler (ASM), and another version must be reassembled and linked under the ACT assembler from SORCIM. The hex code from these files is identical, however, ASM will not assemble the files written for ACT.

NOTE (2): If you wish to change the density of your working disk or go from single sided to double sided, you must use SYSGEN to create the system, and PIP to transfer the data files. The COPY utility will only copy diskettes of identical formats.

ABOUT DISK 1

Congratulations on your decision to purchase the DISK 1 floppy disk controller. DISK 1 has been designed to be the highest performance floppy disk interface available that fully complies with with the IEEE 696/S-100 bus standard. Due to its provision for ready expansion and modification as the state of the computing art improves, the S-100 bus is the professional level choice for commercial, industrial, and scientific applications. We believe that this board, along with the rest of the S-100 portion of the CompuPro family, is one of the best boards available for that bus.

Features such as fully arbitrated DMA data transfer with 24 bits of addressing, 3rd generation LSI floppy disk controller, on-board phantom BOOT EPROM, I/O mapping for uninterrupted memory space, and a startup serial port make the DISK 1 another proud member of the CompuPro family.

TECHNICAL OVERVIEW

The DISK 1 was specifically designed to give the user one of the most powerful floppy disk interfaces available for the S-100 bus. Designed for full electrical and mechanical compatibility with the IEEE 696/S-100 bus standard, this board boasts several innovative features not found on currently available disk controllers. These features include 24 bit DMA data transfers with the ability to cross 64K boundaries, an advanced, 3rd generation floppy disk controller made by NEC or INTEL (765A or 8272), priority arbitration for the onboard DMA circuitry that will allow up to 16 temporary bus masters without conflict, an on-board BOOT EPROM with the capability of supporting eight different processors or BOOT routines, and a start-up serial port for ease of system initialization.

Other features standard to all CompuPro boards include thorough bypassing of all supply lines to suppress transients, on-board regulators, and low power Schottky TTL and MOS technology integrated circuits for reliable, cool operation. All this and sockets for all IC's go onto a double sided, solder masked printed circuit board with a complete component legend.

HOW TO GET YOUR DISK 1 UP AND RUNNING WITHOUT READING THE MANUAL

This section is for the user who is so anxious to see the DISK 1 running that he doesn't want to read the manual. This section will tell you how to set up the DISK 1 board as well as many other CompuPro boards so that it can run CP/M-80 or CP/M-86 in your system with either the on-board serial channel or any other supported serial channel.

We strongly recommend that you relax and read the manual. If, after reading and following the directions in this section, your system does not work, don't panic! Read the manual!

SYSTEM CONFIGURATIONS USING COMPUPRO HARDWARE

The following guide will help the user to configure CompuPro hardware for operation with CP/M type operating systems. This list covers boards in production at the date of printing, and if your particular CompuPro board is not listed, consult the individual manual. For the configuration of CompuPro hardware for the OASIS operating systems, refer to the configuration guide supplied by Phase One.

The following list will describe the proper switch settings and jumper options required by each CompuPro board when run with the DISK 1 controller.

DISK 1	-	The	standard	switch	settings	for	running	CP/M	are	as	follows:

	"OF	F"	S 1	"ON"			"0	FF"	S 2	"ON"	t	
			1	>				*	1	*		
		<	2					*	2	*		
		<	3					<	3 ·			
	•	<	4					<	4			
		<	5						5	>		
	•	<	6						6	>		
		<	7						7	> .		
		<	8						8	>		
Ĵ	J16	=	Short	B-C								
Ĵ	J17	=	Short	A-C	for	CPU-	Z or	CPU	808	5/88		
	J17	=	Short	B-C	for	CPU	8086	/87				

S2 POS 1	ITION 2	I/O BOARD SUPPORTED UNDER CP/M-80 AND CP/M-86
011	011	INTERFACER 1 or 2; Console at OOH, LPT List at O2H DISK 1 serial port as Console - CP/M-80 ONLY!!! SYSTEM SUPPORT 1 at 50H; Console 9600 baud, List as above INTERFACER 3 or 4; 9600 baud, Console user 7, List user 6

These settings select DMA arbiter priority 15, port COH-C3H, wait states enabled, and the BOOT routine as selected.

CPU-Z - The standard switch settings for running the CPU-Z with DISK 1 are:

"OFF"	S 1	"on"	"OFF"	S2	"ON"	"OFF"	S 3	"ON"
ζ.,	1		<	1		<	1	
<	2		<	2		<	2	
<	3		<	3		<	3	
<	4		<	4		<	4	
<	5		<	5			5	>
<	6		<	6		<	6	
<	7		<	7		<	7	
<	8		<	8		<	8	

This assumes that you are not planning to run at the slow CPU-Z speed and that you do not require wait states generated on the CPU.

CPU 8085/88 - The standard switch settings for running the CPU 8085/88 with DISK 1 are:

"OFF"	S 1	"ON"	"OFF"	S2	"ON"		"OFF"	S3	"ON"
	1	>	<	1			<	1	
	2	>	<	2				2	>
	3	>	. <	3			<	3	
<	4		- - 	4			<	4	
<	5		<	5			<	5	
<	6		<	6			<	6	
*	7		<	7		1	<	7	
<	8		<	8			<	8	

Switch S4 should be set to the desired speed. Switch S1-7 should be "OFF" in systems having a front panel and "ON" in systems without a front panel. A wait state is inserted in all I/O cycles.

CPU 86/87 - The standard switch settings for running the CPU 86/87 with DISK 1 are:

"OFF"	S 1	"ON"	"OFF"	S 2	"ON"	"OFF"	S 3	"ON"	"OFF"	S4	"ON"	"OFF"	S 5	"ON"
<	1		<	1		<	1		<	1		<	1	
<	2		<	2		<	2		<	2		<	2	
<	3		<	3			3	>		3	>	<	3	
<	4		<	4			4	>		4	>	<	4	
<	5		<	5		<	5			5	>	<	5	
<	6		<	6		<	6			6	>	<	6	
<	7		<	7			7	>		7	>	<	7	
<	8		<	8		<	8			8	>	<	8	
<	9		<	9						9	>	<	9	
<	10		<	10						10	>	<	10	

JUMPERS: Make sure there is a shorting plug installed at jumper location J8. J8 is located near the top left-hand corner of the board. There should be no shorting plugs installed at jumper locations J0 thru J7, which are located near the bottom left-hand corner of the board.

INTERFACER 1 - The standard switch settings for running the INTERFACER 1 as the console and list device I/O board with DISK 1 are:

"OFF"	S1	"ON"	"OFI	s" s 2	"ON"	"OFF"	S3	"ON"
	1	>		1	>	<	1	
<	2			2	>		2	>
<	3			3	>		3	>
<	4			4	>		4	>
	5	>		5	>		5	>
<	6			6	>		6	>
<	7			7	>		7	>
<	8			< 8		<	8	

This configuration provides the Console device on channel "A" (ports 00H and 01H) at 9600 baud and the List device on channel "B" (ports 02H and 03H) at 9600 baud.

1. Jumpers J3 through J6 should be set in Slave mode.

2. We recommend that Jumpers J7 and J8 be set to match your terminal

and printer specifications and that Jumpers J9 and J10 have traces 2-15, 4-13, 6-11, and 8-9 cut.

3. Baud rates may be altered if desired by resetting Sl.

INTERFACER 2 - The standard switch settings for running the serial section of the INTERFACER 2 as the console device I/O board with DISK 1 are as follows. The list device is assumed to be another INTERFACER 1/2 serial port at locations 02H and 03H.

"OFF"	S2	"ON"	"OFF"	S 3	"ON"	"OFF"	S 4	"ON"
	1	>		1	>		1	>
<	2			2	· · >		2	>
<	3			3	>	<	3	
< 1	4			4	>		4	>
<	5			5	>		5	>
<	6			6	>		6	>
<	7			7	>		7	>
<	8		<	8		K	8	

This configuration provides the Console device on the serial channel (ports 00H and 01H) at 9600 baud and the List device on another INTERFACER 1 or 2 channel.

- 1. Jumpers J5 and J6 should be set in Slave mode.
- 2. We recommend that you set J9 to match your terminal specifications and that Jumper J10 have traces 2-15, 4-13, 6-11, and 8-9 cut.
- 3. Baud rate may be altered if desired by resetting S2.
- 4. The setting of Sl is dependent on your parallel requirements and does not affect the setting of the serial channel.
- 5. The address chosen for the parallel ports is the CompuPro standard of 08H through OBH so that it does not overlap the serial port.

INTERFACER <u>3</u> - The standard switch settings for running the INTERFACER 3 as the console and list device I/O board with DISK 1 are:

"OFF"	S1	"ON"
. <	1	
	2	>
	2 3 4 5	` >
	4	>
<	5	
	6	>
	7	>
	8	>

This configuration provides the Console device on User 7 (left most) at 9600 baud and the List device on User 6 (2nd from left) at 9600 baud.

- 1. Jumpers Jl and J2 should be set in Slave mode.
- 2. We recommend that Jumpers J3 through J14 be removed.
- 3. Jumpers J15 and J16 may remain unwired.
- 4. Jumper J17 should be set for an appropriate number of wait states for your system speed.
- 5. USART assumes 8 data bits, 2 stop bits, no parity, asynch operation, RTS and DTR output in "spacing" (+12V) condition.

6. USART requires that CTS and DSR* be "spacing" (+12V). *(DSR is used to determine if printer is ready on User 6 only)

INTERFACER 4 - The standard switch settings for running the INTERFACER 4 as the console and list device I/O board with DISK 1 are:

"OFF"	S1	"ON"	"OFF"	S2	"ON"	"OFF"	S 3	"ON"
<	1			1	>	<	1	
<	2			2	>	<	2	
<	- 3		<	3		<	3	
· <	4		·	4		<	4	
<	5			5	>		5	>
<	6			6	>		6	>
<	7			7	>		7	>
<	8		<	8			8	>
<	9			9	>			
<	10		<	10				

This configuration provides the Console device on User 7 (left most serial port-CONN3-A) at 9600 baud, the List device on User 6 (middle serial port-CONN3-B at 9600 baud or the CENTRONICS PARALLEL Channel-CONN 2 / SEE ITEM #3 BELOW), and the ULl device on User 5 (right most serial channel).

1. Jumper Sockets JS1-JS3 should contain 8 position DIP SHUNTS (Slave mode for terminals or printers).

2. Jumper J6, J7, or J8 should be installed for 1, 2, or 3 wait states.

3. For a serial list device, use CONN3-B with jumper J26 having "A" shorted to "B", and "C" shorted to "D". For a parallel list device using the CENTRONICS PARALLEL Channel, use CONN2 with jumper J26 having "A" shorted to "C", and "B" shorted to "D"

For an EPSON type printer, install J2-bottom, J3-top, and J4-bottom.

- 4. All other Jumpers may be removed.
- 5. USART assumes 8 data bits, 2 stop bits, no parity, asynch operation, RTS and DTR output in "spacing" (+12V) condition.
- 6. USART requires that CTS and DSR* be "spacing" (+12V). *(DSR is used to determine if printer is ready on User 6 only)

SYSTEM SUPPORT 1 - The standard switch settings for running the SYSTEM SUPPORT 1 as the console device I/O board with DISK 1 are:

"OFF"	S1	"ON"	"OFF"	S2	"ON"	"OFF"	S3	"ON"
<	1			1	>	<	1	
<	.2			2	>	<	2	
<	3			3	>	<	3	
	4	>		4	>	<	4	
<	5		<	5			5	>
<	6		<	6		<	6	
	7	>	<	7			7	>
<	8		<	8		<	8	

This configuration provides the Console device on the SYSTEM SUPPORT 1 serial channel at 9600 baud and the List device as an INTERFACER 1/2 serial channel at ports 02H and 03H.

- 1. USART assumes 8 data bits, 2 stop bits, no parity, RTS and DTR output in "spacing" (+12V) condition. USART requires that CTS be "spacing" (+12V).
- 2. J2 and J8 should be bussed straight across with a shunt.
- 3. For CP/M-86, either a 6116 RAM chip or a G086 JUMP EPROM should be installed in Ul6. The above settings place it at OFF000H for the 8086/88.

RAM 16 - The standard switch settings for operating a RAM 16 as the first 64K of system memory with the DISK 1, this setting places 64K in extended page 0 (base page), are:

"OFF"	S 1	"ON"
	1	>
	2	>
	3	>
	4	>
	5	>
	6	>
	6 7	>
	8	>

RAM 17 - The standard switch settings for operating a RAM 17 as the first 64K of system memory with the DISK 1 are:

"OFF"	S 1	"ON"	"OFF"	S2	"ON"
*	1	*	<	1	
	2	>		2	>
	3	>		3	>
	4	>		4	>
	5	>		5	>
	6	>		6	>
	7	>		7	>
	8	>	•	8	>
	9	>		9	> '
*	10	*		10	>

In systems with front panels, S1-1 should be "ON" and S1-10 should be "OFF". In systems without front panels, S1-1 should be "OFF" and S1-10 should be "ON". This setting places all 64K active and resident in extended page 0 (base page).

RAM 20 - The standard switch settings for operating two RAM 20 boards as the first 64K of system memory with the DISK 1 are:

"OFF"	S1	"ON"	"OFF"	S2	"ON"	"OFF"	S3	"ON"	"OFF"	S4	"ON"
	1	>	<	1			1	>	<	1	
	2	>	<	2			2	>	<	2	
	- 3	>	<	3			3	>	<	3	
	4	>	*	4	*		4	>	<	4	
	5	> ~	<	5			5	>	<	5	
	6	· > ·		6	>	•	6	>	<	6	
	7	>	· <	. 7			7	>	<	7	
	8	>	· <	8			8	· >	<	8	

To set the first RAM 20 (0-32K) should have S2-4 in the "OFF" position and the second RAM 20 should have S2-4 in the "ON" position. The two boards will form 64K (all active and resident) in extended page 0 (base page).

RAM 21

The standard switch settings for operating a RAM 21 as the first 128K of system memory with the DISK 1, this setting places 64K in extended page 0 (base page), and 64K in extended page 1, are as follows:

"OFF" **S**1 "ON" 1 > 2 > 3 4 5 > 6 > 7 8 >

DRIVE INTERFACE - 8 INCH DRIVES

The interface to soft media 8" drives is standard except that the stepper motors must be enabled at all times (not tied to drive select or head load). This causes the steppers to be powered at all times (they will get warm), and allows stepping without the lamp on the front of the drive being "ON" (so be careful). In addition, the head load signal should not be tied to drive select since the 765A/8272 is always scanning the drives (this would result in a buzz). Standard 50 pin ribbon cable should be used to connect the drives to the controller, and the last drive in the line should be terminated as specified in the drive manual.

NOTE: Due to the steppers being enabled at all times, your disk power supply must be able to handle full load on the +24V line all the time and your drive box must have adequate cooling.

SHUGART 800/801: On a Shugart 800/801 drive, the shorting plugs should be installed and removed on all drives as shown on the following example:

INSTALLED (T2, A, B, C, Z, 800) REMOVED (D, DC, X, Y, HL, DS)

Drive select (DSx) should be installed appropriately and the terminators Tl, and T3-T6 should be installed on the last drive of the cable.

SHUGART 850/851: On a Shugart 850/851 drive, the shorting plugs should be installed and removed as shown below, and the DIP shunt should be altered as required. NOTE: SHUGART changes the drive P.C. board on the 850/851 regularly, so this information is for the MLC 12 series and may be dated.

INSTALLED (C,2S,S2,IW,RS,DL,IT,AF,M,850) REMOVED (FS,TS,Y,DS,HLL,HI,D,DC,NF.) SHUNT: CUT HL AND X, ALL OTHERS INTACT. TERMINATOR RESISTORS SHOULD BE INSTAL-LED ON THE LAST DRIVE OF THE CABLE.

QUME DATA TRACK 8: On Qume Data Track 8 drives, the shorting plugs should be installed and removed as shown below, and the DIP shunt should be altered as required.

INSTALLED (C,2S,DL,DSx) REMOVED (T40,GND,DS,D,DC,Y,HA)

SHUNT: CUT HL AND X, ALL OTHERS INTACT. TERMINATOR RESISTORS SHOULD BE INSTAL-LED ON THE LAST DRIVE OF THE CABLE.

SIEMENS MODEL FDD 100-8: On Siemens Model D drives, the shorting plugs should be installed and removed as shown below.

INSTALLED (SS,SE,E,D,RR,O,2,F,RI,L,U,H) REMOVED (HS,8,16,32,1,TE,A,V,B,J,K,M,G)

PC BOARD MODIFICATION FOR RUNNING TWO OR MORE DRIVES: This modification involves the raw read data on pin 46 and the step inhibit signal on IC 6C (7438).

1. Remove the P.C. board and cut the trace leading to IC 6C pin 9. 2. Connect IC 6C pin 9 to IC 6C pin 12 and re-install the P.C. board.

TANDON MODEL 848 On a TANDON 848 drive, the drive will run as shipped except for the alteration of the shunt and the installation of the drive select plug. The following connections should be observed.

> INSTALLED (DC,2S,S2,C,RR,RI,WP) REMOVED (Y,DS,DL,HLL,D,NP,RM,S1)

SHUNT: CUT HL AND X (5 AND 2 OF U3), ALL OTHERS INTACT. TERMINATOR RESISTORS SHOULD BE INSTALLED ON THE LAST DRIVE OF THE CABLE.

MITSUBISHI MODEL M2894-63 On a MITSUBISHI M2894 drive, the shorting plugs should be installed and removed as shown below, and the DIP shunt (PJ1-8) should be altered as required.

INSTALLED (E,Z,2S,I,R,S2,IW,C,WP) REMOVED (A,F,Y,DC,IT,S3)

SHUNT: OPEN PJ4 AND PJ5, ALL OTHERS CLOSED. TERMINATOR RESISTORS SHOULD BE INSTALLED ON THE LAST DRIVE OF THE CABLE.

5.25 INCH DRIVES

Connection to 5.25" minifloppies requires that the DISK 1 board be modified as per the instructions entitled "MODIFICATIONS FOR MINIFLOPPIES" prior to the following drive connections. Standard 34 pin ribbon cable should be used. However, the female transition connector must be offset to the extreme right when seated in connector J10. The serial port may be used as the motor "ON-OFF" control bit if switch S1-3 is placed in the "ON" position.

No modifications need to be made to minifloppy drives except to select the proper drive select line on the programming shunt and leave it intact. If your minifloppy drive does not drive the READY* line, a jumper must be installed between "C" and "B" of J15. If it does drive the ready line, a jumper must be installed between "C" and "A" of J15. Jumpers J11-J13 should be set for 5.25" operation and J14 should be installed.

TRYING TO BOOT THE CONTROLLER

Before inserting your diskette, you should see the following things:

- (1) Your drive activity light should be glowing very dimly to indicate that the floppy controller is scanning the drives.
- (2) If the controller is trying to boot, you will see the activity light of drive #1 flashing on and off approximately once a second (dependent on the CPU speed).

If both of these are present, insert your write protected diskette and listen. If using an I/O port other than the on-board serial port, you should hear several (approx. four) clicking sounds from the drive and see the sign-on message. If using the on-board serial port you should hear one click, and after striking the "U" on the terminal, you should hear the four clicks and see the sign-on message.

TROUBLESHOOTING

If you are having problems getting your DISK 1 up and running and you have read the previous sections of this manual completely, read on. The following section may help you solve your problem.

PROBLEM: ONE OF MORE OF YOUR DRIVE ACTIVITY LIGHTS STAYS "ON" BRIGHT ALL THE TIME.

Solution: This almost always indicates that the drive cable is backwards at either the drive box connector or at the drive. This may be verified by removing the 50 pin cable from either the board or the box. If the lamp goes off, the cable is reversed. NOTE: When using our controller with drives from Morrow Designs, the cable must be reversed due to their non-standard connector pinouts.

PROBLEM: ACTIVITY LAMPS DO NOT GLOW DIMLY OR FLASH BRIGHT

Solution: This generally indicates that the drive is jumpered wrong or there is a controller fault. Make sure that the drives are jumpered correctly and that the activity lamp is activated by drive select and not head load. Make sure that the drive has all of the different DC voltages that it requires. If the lamp still does not light, there could be a problem in either the controller or an open in the 50 pin drive cable.

PROBLEM: ACTIVITY LAMP GLOWS DIMLY BUT DOES NOT FLASH

Solution: This typically indicates either that the CPU is not executing the code in the BOOT EPROM due to the memory not being phantomed OFF, or that the host CPU does not have its jump-on-reset circuit turned off. The lamp will flash even if there is nothing in the system but the CPU and the DISK 1 board (no RAM!). Try removing everything but the CPU and the DISK 1 and verifying that the lamp flashes. If it does not, either of these boards could be at fault. Review your switch settings.

PROBLEM: DRIVE LOADS HEAD THEN UNLOADS AND REPEATS

Solution: If the board clicks and then pauses, and then repeats itself, this is typically an indication that the controller is unable to read the data from the drive. This could be from the data on the diskette being bad, the phase lock loop being out of adjustment, the DMA cycle being inhibited by the CPU, or a hardware problem on either the drive, the cable, or the DISK 1 board. Try to isolate the problem by substitution if possible, otherwise check switch settings and drive hardware for proper configuration. CAUTION: Controller calibration should only be performed by an authorized dealer, OEM or the factory.

PROBLEM: DRIVE LOADS HEAD ONCE THEN STOPS

Solution: A single loading of the head and then nothing generally indicates that the controller is reading the first several sectors OK but either the data is transferred into memory improperly or the system memory is either bad or misaddressed. Improper transfer into memory generally occurs only with dynamic RAM boards that reley on specific CPU timing. If you have dynamic memory, make sure that is can handle DMA and that it generates its own refresh timing. Otherwise make sure that the RAM is addressed properly and in the proper extended page (page 0). Remember that for CP/M-80 you only need 32K and for CP/M-86 you need 64K. If you can run a RAM test, verify that that your memory is OK.

PROBLEM: IMSAI FRONT PANEL "LOCKS UP" WHEN DISK 1 IS INSTALLED

Solution: The new IEEE 696/S-100 bus standard calls for lines 20 and 70 to be grounded on the bus. When the IMSAI front panel was designed, many memory boards had the capability to be "protected" from accidental writes to the board. To accommodate these boards, the IMSAI front panel grounded line 70 but pulled up line 20 with a resistor that also enabled all the front panel functions. When DISK 1 is inserted, line 20 is grounded and the front panel is disabled. The solution is to cut line 20 on the front panel since this line is now defined as ground. ADDITIONAL NOTE: To access system RAM from the front panel after reset or power-up without running the DISK 1, the BOOT INHIBIT switch (S1-4) must be set "ON" to disable the BOOT EPROM.

HARDWARE SECTION

DISK INTERFACE PORT MAP

The DISK 1 interface uses a block of four port addresses for communication between it and the host processor. DISK 1 occupies no memory space of the host processor and performs all data transfers via DMA. The address of the first port is switch settable to any address which is a multiple of four. The ports will be referred to as relative ports 0 - 3.

RELATIVE PORT	FUNCTION
0 FI	DC main status register (read only)
1 F	DC data register
2 S	TATUS register (when read) D7 indicates FDC INT output is asserted. No other bits are significant.
	DMA address register (when written) The DMA address register is actually a push- down stack of three one byte registers. A three byte, twenty-four bit DMA address should be loaded most significant byte first.
3s	SERIAL PORT
	When read, bit D7 will contain the current status of the serial input line.
	When written, bit D7 should contain the new state for the serial output line. The state will be latched until changed.
	When written with a "O" in bit DO, the BOOT EPROM will be disabled. A system reset is required to re-enable the BOOT EPROM.
(1) Bit D7	7 = 1 indicates a SPACING condition or binary 0. (A start bit is a space)

- (2) Bit D7 = 0 indicates a MARKING condition or a binary 1.
- (3) On RESET, the output will be cleared to the MARKING state.

If the SERIAL port is not required for RS232 communications, a switch will allow the output data latch to serve as MOTOR-ON for the 5.25 inch floppy disks.

COMPUPRO 8 INCH DRIVE INTERFACE ADDRESS

The current implementation of all software packages written for the DISK l controller and 8 inch drives including the CompuPro BIOS for CP/M-80 and CP/M-86, as well as single and multi-user OASIS, requires that the base port address be set to COH.

FUNCTION

CO FDC main status register (read only) Cl FDC data register C2 . . . STATUS register (when read) DMA address register (when written) C3 SERIAL PORT

COMPUPRO 5.25 INCH DRIVE INTERFACE ADDRESS

The recommended base port address for the DISK 1 controller and 5.25 inch drives is CCH.

ACTUAL PORT FUNCTION CC FDC main status register (read only) CD FDC data register CE STATUS register (when read) DMA address register (when written) CF SERIAL PORT

PORT ADDRESSING

DIP switch S2, positions 3 thru 8 are used to select the base address of the four port block in a binary fashion as shown below:

SWITC	CH]	208	SI	rı(ON			A	DD	RESS	BIT	
	3		•	•					•	A7		
	4	•		•						A6		
	5			•						A5		"ON" = "0"
										A4		"OFF" = "1"
	7			•		•				A3		
	8									A2		

EXAMPLE: To address this board at addresses COH thru C3H for the CompuPro CP/M BIOS, positions 3 and 4 would be "OFF" and positions 5 thru 8 would be "ON". **EXAMPLE:** To address this board at addresses CCH thru CFH, positions 3, 4, 7 and 8 would be "OFF" and positions 5 and 6 would be "ON".

SERIAL PORT

The serial port on the DISK 1 was designed for initial system startup only and should not be used as the console device for longer than required to patch the BIOS. Since this port is controlled entirely by software, its baud rate limitations are dependent on the host processor's clock rate. With the current implementation of the BIOS, the speed of the terminal is calculated when an upper case "U" is struck on the keyboard, and the sign-on message is then displayed. The terminal may be set to any baud rate, but the following maximum baud rates should be observed for best reliability:

CPU CLOCK SPEED	MAX. BAUD RATE
2MHz	600 baud
4MHz	1200 baud
6MHz	2400 baud

If your processor does not run at any of the above speeds, don't worrythese are only suggested maximum rates. Connector J9 accepts a standard INTER-FACER cable with ground on pin 7, transmit data on pin 3, and receive data on pin 2. No RS-232 handshaking lines are provided.

INTERRUPTS

The DISK 1 is capable of running in either a polled mode or an interrupt driven mode that is particularly suited for multi-user environments. The STATUS port (relative port 2) allows the user to run in the polled mode by sampling the interrupt output of the floppy disk controller on data bit 7. To run in an interrupt driven mode, the interrupt output of the floppy disk controller is driven onto one of the vectored interrupt lines (VIO* thru VI7*) or the INT* line of the S-100 bus. This is accomplished by installing a shorting plug or a #30 wrap wire across the posts at jumper locations J0 thru J7 or J8. Jumpers J0 thru J7 correspond directly to VIO* thru VI7*, and J8 is for INT*. It is recommended that the highest priority vectored interrupt be used to insure that it is not accidentally masked off.

BOOT EPROM

The BOOT EPROM contains the software routines required to load the initial sectors of the disk operating system into memory for system startup. The exact contents of this routine is covered in the SOURCE LISTINGS section under ROM Boot.

Upon power-up, the BOOT EPROM will appear as 256 bytes of memory at the host CPU's reset address. If the CPU does not reset to a location on a 256 byte boundary, the BOOT EPROM will align itself on the nearest 256 byte page. For example, an 8085 or a Z-80 will reset to 0000H, which is on a 256 byte boundary. Therefore, in this case the BOOT EPROM will appear from 0000H to 00FFH. An 8088 or an 8086 resets to 0FFFF0H, which is not page aligned, therefore, the BOOT EPROM will appear from 0FFF00H to 0FFFFH.

The DISK 1 requires that a minimum of 256 bytes of system RAM at the same location as the BOOT EPROM be capable of responding to PHANTOM* by disabling itself. This RAM may be of any amount greater than 256 bytes since the BOOT routine requires no memory for proper operation.

BOOT EPROM ROUTINE ADDRESSING

The BOOT EPROM is capable of holding two sets of four switch selectable BOOT routines of up to 256 bytes each. Positions 1 and 2 of switch S2 select one of the four routines in a binary fashion and jumper J17 selects either the low or high half of the EPROM as shown below:

J17 POSITION	SWITCH S	2 POSITION 2	EPROM STARTING ADDRESS	BOOT ROUTINE #
в	ON		000н	0
В	ON	OFF	100H	1
В	OFF	ON	200н	2
В	OFF	OFF	300н	3
Α	ON	ON	400H	4
Α	ON	OFF	500н	5
Α	OFF	ON	600н	6
Α	OFF	OFF	700н	7

NOTE: In some cases, the DISK 1 may be shipped set for routines 4-7 rather than 0-3. In these cases, please leave J17 as shipped and treat the routines as 0-3 only.

BOOT ROUTINE SHORT DESCRIPTION

As shipped, the BOOT EPROM contains routines for loading several sectors of track 0 into memory and passing on the value associated with the particular BOOT routine. The value passed on allows the proper console I/O routine to be selected as described in a following section. The specific details for passing this value is contained in the description of the CP/M-80 BIOS. The BIOS for CP/M-80 and CP/M-86 (for running under CPU 8085/88) as implemented interprets this value as shown below. Software designed CPU 68K will contain information describing which routine to use.

#4 This BOOT routine specifies a standard INTERFACER 1 or 2 serial port at locations 00H and 01H for the console device and the LPT list device at locations 02H and 03H. (For CP/M-80 and CP/M-86)

#5 This BOOT routine specifies the DISK 1 on-board serial port as the console device and the list device the same as routine #1. (For CP/M-80 only! CP/M-86 does not support the on-board serial port.)

#6 This BOOT routine specifies the serial channel on the SYSTEM SUPPORT 1 board addressed at 50H and for 9600 baud as the console device and the list device the same as in routine #1. (For CP/M-80 and CP/M-86)

#7 This BOOT routine specifies two serial channels on an INTERFACER 3 or 4 addressed at 10H and set for 9600 baud, with user 7 as the console and 6 as the list device. (For CP/M-80 and CP/M-86)

#0 This routine is identical to #4 but for CPU 8086/87 only.

#1 This routine is not used by CPU 8086/87.

#2 This routine is identical to #6 but for CPU 8086/87 only.

#3 This routine is identical to #7 but for CPU 8086/87 only.

WAIT STATE ENABLE

The DISK 1 is capable of inserting wait states into the BOOT EPROM read as well as the I/O and DMA read or write cycles when fast processors are being used. The wait states become necessary when the access time of the BOOT EPROM and the floppy disk controller are longer than the fetch time of the host processor. The wait states are enabled by placing position 1 of switch S1 in the "ON" position. When enabled, the EPROM will have 5 wait states inserted, and the I/O and DMA cycles can have either 2, 3 or 4 wait states. With J16 in position "A", 2 wait states will be inserted, with J16 in position "B", 3 wait states will be inserted, and with J16 removed, 4 wait states will be inserted.

BOOT ENABLE/INHIBIT

The BOOT EPROM may be disabled by putting position 4 of S1 in the "ON" position, and enabled by placing it in the "OFF" position. A possible reason for disabling the BOOT routine would be if two or more DISK 1 controllers were

placed in the system at one time or the DISK 2 hard disk controller was the BOOTING device. In this case, more than one controller trying to boot would cause a system conflict.

Remember, the BOOT hardware on the DISK 1 board requires that a 256 byte page of memory respond to PHANTOM* at the host processor's reset address. If the memory residing at this address does not respond to PHANTOM*, a bus drive conflict will occur and possible damage could result.

ARBITER AND PRIORITY SELECTION

The DISK 1 controller allows multiple DMA devices to be active on the S-100 bus at one time. As long as a DMA board (temporary bus master) conforms to the IEEE 696 specifications concerning DMA arbitration and prioritization, up to 16 different bus masters may gain use of the bus in order of their assigned priority. Remember, there should never be more than one temporary bus master at the same priority level.

The priority of the DISK 1 board is selected in a binary fashion on positions \mathcal{K}_1 thru 8 on DIP switch S1 as shown below:

SWITCH POSITION (S1)	PRIORITY LEVEL	VALUE	
5	PRIORITY 3	8	
6	PRIORITY 2	4	"ON" = NO VALUE
7	PRIORITY 1	2	"OFF" = VALUE
8	PRIORITY 0	1	

EXAMPLE:

- 1. For the highest priority (15), positions 5 thru 8 would be "OFF" (8+4+2+1=15).
- For priority 9, positions 5 and 8 would be "OFF" and positions 6 and 7 would be "ON" (8+1=9).
- 3. For the lowest priority (0), positions 5 thru 8 should be "ON".

MOTOR CONTROL ENABLE

A switch has been provided to allow the output bit of the software serial startup port to act as a "MOTOR-ON" bit for minifloppies. If switch Sl position 3 is "OFF", the serial port may be used, and the minifloppy motors will be on at all times. If position 3 is "ON", the "MOTOR ON" line is active and the motors may be turned "ON" by outputting a "0" to the control bit. The motors may be turned "OFF" by outputting a "1" to the control bit.

MODIFICATIONS FOR MINIFLOPPY DRIVES

If you have purchased a DISK 1 controller for 8 inch drives and wish to convert it to 5.25 inch operation, this modification can be performed at the factory for a nominal charge. Otherwise, the following section may serve as a guide for technically competent users to alter this board. Several modifications need to be made to the DISK 1 board configured as an 8 inch controller prior using it with minifloppy drives. These changes will be outlined below:

(1) The components indicated in the parts list under ALTERNATE PARTS LIST FOR MINIFLOPPY DRIVES must be substituted for the parts that are currently on the board unless they have been substituted at the factory.

(2) The three traces on the solder side of the board pointed to by the three arrows (behind Jll, Jl2, and Jl3) must be cut with a sharp knife. Three jumpers must then be installed to connect the pads labeled "5" and "C". In addition install Jl4.

(3) If your minifloppy does not drive the READY* line, install a jumper on J15 between "A" and "B". If your minifloppy does drive the READY* line, install a jumper between "A" and "C".

At this point, you should be ready to connect your minifloppy drive to the controller and verify its operation. Some alteration of the setting of R35 may be necessary for reliable double density operation. Remember that your 34 pin cable should be offset to the extreme right in connector J10 for proper operation.

DISK 1 J10 PIN	8 INCH DRIVE SIGNAL	DISK 1 J10 PIN		5 INCH DRIVE SIGNAL
2	LOW CURRENT	2	NC	
4	FAULT RESET	4	NC	
6	FAULT	6	NC	
8	NC	8	NC	
10	TWO SIDED	10	NC	
12	NC	12	NC	
14	SIDE SELECT	14	NC	
16	NC	16	NC	
18	HEAD LOAD	18	2	NC
20	INDEX (8")	20	4	NC
22	READY	22	6	DRIVE SELECT 4
24	INDEX (5")	24	8	INDEX
26	DRIVE SELECT 1	26	10	DRIVE SELECT 1
28	DRIVE SELECT 2	28	12	DRIVE SELECT 2
30	DRIVE SELECT 3	30	14	DRIVE SELECT 3
32	DS4/MOTOR ON	32	16	MOTOR ON
34	DIRECTION SELECT	34	18	DIRECTION SELECT
36	STEP	36	20	STEP
38	WRITE DATA	38	22	WRITE DATA
40	WRITE GATE	40	24	WRITE GATE
42	TRACK 00	42	26	TRACK 00
44	WRITE PROTECT	44	28	WRITE PROTECT
, 46	READ DATA	46	30	READ DATA
48	NC	48	32	SIDE SELECT
50	NC	50	34	READY

DISK 1 CONNECTOR PINOUT WITH 8 AND 5.25 INCH DRIVES

PINS 1-49 ODD ARE ALL GROUND RETURNS.

1

THEORY OF OPERATION

The DISK 1 board can be broken down into five subsections that will be discussed in detail in the following pages. These five subsections correspond to the five pages of the schematic, and include: (1) The Bus Interface and Boot Circuitry, (2) The DMA Counters and Address Drivers with the Serial Port, (3) The DMA Sequencing Logic and Priority Arbiter, (4) The Disk Read/Write Circuitry and Data Separator, (5) and The Floppy Disk Controller and Interface Circuitry. While reading this section it is suggested that the reader refer to the schematic and the data sheet on the controller chip.

SECTION (1): THE BUS INTERFACE AND BOOT CIRCUITRY

This section includes the logic for the S-100 bus interface to the floppy controller, the boot circuitry, the strobe generators, the wait state circuitry and the the data bus interface. Octal bus driver U41 buffers the address lines A0 thru A7 for on-board use by the strobe decoder (U11), the boot EPROM (U28), and the address decoder (U40). Octal comparator U40 uses DIP switch S2, address lines A2 thru A7, and sOUT and sINP* to decode a valid four port board select signal BDSEL*. BDSEL*, A0 and A1, OUTPUT* (which is sWO* buffered by U10A), and BUS STB (generated from pDBIN and pWR* by U23), are decoded by the 3-8 line decoder U11 to generate the strobes for the floppy disk controller, the DMA registers, and the serial port. Three of these strobes are multiplexed by U10B,U9 and U16 with BC*, WE, and pDBIN to generate the strobes for the floppy disk controller (RD* and WR*) and the DMA clock (DMA CLK) depending on whether a DMA bus cycle (BC) is occurring or not. During a DMA cycle, WE and pDBIN generate the control strobes for the controller chip, and BC* clocks the DMA counters. During non-DMA cycles, U11 generates these strobes.

The boot circuitry consisting of two SR latches (U7A,C) and U24a, is initialized by INIT* (buffered pRESET* from U10A). When U7A is enabled by switch Sl-4, INIT* generates BOOT, which together with sMEMR generates PROM ENA* to enable the boot EPROM whenever a memory read occurs. The boot software is contained in EPROM U28. One of eight routines within the EPROM is selected by positions 1 and 2 of switch S2 and J17. The data from the EPROM enters the internal data bus (D0-D7) and is buffered onto the S-100 bus by U45. Since PHANTOM* is generated by U38 whenever BOOT is asserted and a DMA bus cycle (BC*) is not occurring, and since system memory boards should be set to become disabled when PHANTOM* is asserted, the host CPU will read the BOOT EPROM during a boot sequence. When the boot is through, U7A is reset by Q of U24a with D0=0 and SER OUT STB* and BOOT is released.

Octal bi-directional bus drivers U44 and U45 buffer data to and from the controller board with steering from U8 and U21. When either a DMA bus cycle (BC*) or an OUTPUT* (command write to the FDC) occurs, U44 is enabled, and the DMA transfer line (XFER) determines the direction of the data. When XFER is high, data is transferred out of the board and onto the DO lines. When XFER is low, data is transferred from the DO bus onto the board (command write). When either a BDSEL*, PROM ENA* or a BC* occurs, the WEN line is asserted, and if BUS STB and OUTPUT* are also asserted, U45 is enabled. When XFER* is high, the internal data is output onto the DI lines (PROM read, FDC read, or DMA write). When XFER* is low, the data goes from the DI lines to the FDC for a disk write operation.

A wait state is left pending in shift register U50 at all times, however it is gated onto the bus only when Sl-1 is closed and WEN is high. After BUS STB is asserted, U50 is allowed to shift its data once on each rising edge of Φ^* during a bus strobe (BUS STB*- pDBIN or pWR*). The first low to inputs d-h of U50 will terminate the wait state after it has been shifted to Qh. Five cycles are required to terminate an EPROM wait state and 2, 3 or 4 cycles to terminate either an I/O or DMA wait state. The wait states are enabled only when switch Sl-1 is closed (ON), and WEN is asserted (EPROM read, I/O operation, or DMA cycle).

SECTION (2) DMA COUNTERS AND ADDRESS DRIVERS

The six DMA counters (U12,13,25,26,29, and 30) form a parallel loading 24 bit counter for address generation during the DMA transfer cycle. When XFER is not asserted (low), and DMA CLK rises (from DMA STB*, non-DMA cycle), the counters are loaded from the internal data bus (U13, U30) or from the previous stage of counter (U12, U29 or U25, U26). When XFER is asserted (a DMA cycle), DMA CLK is generated by BC*, and the counters are incremented for the next byte transferred.

The address buffers (U39, 42, and 43) drive the 24 bits of information from the DMA counters out onto the bus whenever BC* is asserted (during a DMA transfer). Since a full 24 bits of counter are present in this circuit, DMA transfers become independent of the 64K boundaries normally present in 8 bit processors. This allows 16 bit processors with up to 24 bits of direct addressing to be fully supported.

The software controlled serial channel is supported through two sections of op-amp U6, "D" type latch U24B, and one section of Tri-state driver U9. Data bit 7 is latched by U24B on the rising edge of SER OUT STB*, and the Q and Q* outputs drive U6 to convert the levels to the $\pm 12V$ for RS-232 operation. The Q output also drives the MOTOR ENA line for motor control of minifloppy drives, and INIT* clears the latch on power-up. The RS-232 input levels are shifted to a TTL compatible level with the other section of U6 and this TTL level is gated onto the data bus by buffer U9 whenever a SER IN STB* occurs.

SECTION (3) THE DMA ARBITER AND SEQUENCER LOGIC

A DMA cycle is initiated when the floppy disk controller asserts the data request (DRQ) line, the pHOLD* line is not asserted, and the hold acknowledge line (HLDA) is not asserted. After a delay of up to 1.6 uSEC through U22, U7B, R36 and C19, U20A is preset and causes the assert priority line (APRIO) to be asserted along with the pHOLD* line. The priority is asserted onto the DMAO* -DMA3* lines as generated and checked by the logic of U35, 36, 37, and switch Sl positions 5 thru 8. The highest priority line DMA3* is asserted first depending on the switch setting, and if the DMA3* line agrees with the asserted priority (no one with higher priority is asserting the line), then the next lowest priority line (DMA2*) is asserted and checked as in the first case. This process repeats until either a priority mismatch occurs and the sequence is held or the IMHI line is asserted indicating that this board is the highest priority. U20A and the APRIO sequence is held while the processor acknowledges the hold by asserting HLDA line and the DMA cycle occurs. The sequence is terminated at the end of the DMA cycle with BC* and STB INH (U23) or when a reset occurs (INIT* -

U21). As soon as HLDA and IMHI are asserted (U21), the transfer state is entered (XFER or XFER*) in U20B on the next rising edge of Φ *. This state causes the S-100 control strobes to be driven onto the bus in an IDLE state condition with all addresses, status, DO buffers, and control strobes disabled by buffer U27 and U38.

The transfer state is controlled by the sequencing logic of quad "D" latch U4, NOR gates of U3, and U21. Each new state is initiated on the meeting of several conditions and the rising edge of Φ . When XFER* is asserted, and STB INH is not, the bus cycle (BC, BC*) is initiated, the S-100 status lines (U46) and the DMA address lines (U39, 42, and 43) are driven onto the bus. In addition, BC* is fed back to the FDC as an acknowledge signal (DACK), allowing the FDC to enter the data transfer mode. In the next state after BC is asserted, the STB ENA and STB ENA* lines are asserted. This causes the strobes to be switched from the IDLE state to either a read or write state depending on the WE* signal from the FDC. The strobes pDBIN* and pWR* are generated by U31A, pSYNC is generated from BC* and STB INH in U3, and pSTVAL* is generated from pSYNC and Φ^* in U23. The READY state is constantly being generated by pRDY* and is updated every cycle of Φ . When either READY is asserted or STB INH is asserted (U3), and STB ENA* is asserted, the strobe inhibit state (STB INH or STB INH*) is entered. This causes the strobes to be returned to the IDLE state as long as a wait state is not requested. If a wait state has been requested, the strobes will not be changed until the READY state occurs. STB INH also causes the APRIO line to be reset, and on the next rising edge of ϕ , the bus cycle (BC) will be terminated causing the status and address lines to be removed from the bus. As soon as pHOLD* is released and HLDA stops being asserted, the next edge of ϕ * will cause the termination of the transfer state (XFER) and the removal of the S-100 strobes and the IDLE state on the bus.

SECTION (4) DISK READ/WRITE CIRCUITRY AND DATA SEPARATOR

The master clock for the FDC is generated by a crystal oscillator consisting of X1, L1, and U49. This clock is fed to the FDC and is divided by U47A to yield the WRITE CLK through U48 at the proper frequency determined by the signal MFM from the FDC. WRITE CLK is converted to a 250 nSEC. pulse by U34B and is fed to the FDC. The two write precompensation signals PSO and PS1 and the low current signal LC alter the value of the timing resistor of U34A by diode current gating, and allow a varying delay in the disk write data. WRITE DATA from the FDC is fed to U34A, and when enabled by WE and time varied by the precompensation logic, and variable length COMP WRITE* signal is generated. This pulse will have typical output length of 1.1, 1.3, and 1.5 uSEC. for an alteration from NORMAL,(200 nSEC), EARLY, and LATE precompensation. The COMP WRITE* signal is fed to U19B for conversion to a 250 nSEC. pulse signal (WRITE PULSE*) for feeding to the disk.

A phase lock loop is formed by a charge pump consisting of Ul8, Ul7, diodes Dl-3, and resistors Rl3 and Rl8, an error amplifier and integrator consisting U6, C5-6, and R6-8 and R35, and a voltage controlled oscillator (VCO) consisting of U5, R5, R9, and C7-8. The VCO is adjusted by R35 to oscillate at approximately 2.0 MHz when enabled by the signal VCO ENA from the FDC. The output VCO is divided by U47B, and the divided outputs are selected by multiplexor U48 for the proper frequency depending on the current mode (MFM) to generate the signals WINDOW and CELL CLK. Read data (READ DATA*) from the disk is fed to U19A for conversion to a 500 nSEC. or 1000 nSEC. pulse depending on

the state of the FM line (500 nSEC. in MFM, 1000 nSEC. in FM). DATA and DATA* along with CELL CLK and CELL CLK* are fed to the charge pump which determines the relative position of the CELL CLOCK with respect to the DATA and generates a voltage at pin 5. This voltage represents the error in the positioning of the DATA signal with respect to the edge of CELL CLK. This error voltage is integrated and fed to the error amplifier which adjusts the frequency of the voltage controlled oscillator to bring the DATA pulse back in line with the CELL CLK and correspondingly adjust the WINDOW signal (which defines the data cell for the FDC). The DATA* and CELL CLK* signals set and clear U7D, and generate a constant 250 nSEC. read pulse for the FDC (RD DATA).

SECTION (5) THE FLOPPY DISK CONTROLLER AND INTERFACE CIRCUITRY

The floppy disk controller chip (Ul4) provides for the bridging of the previous four sections to the disk interface circuitry and the disk drives. The FDC is reset by INIT* inverted by U33, and is connected to the internal data bus through DO-D7. The FDC interface to the internal bus is controlled by AO, WR*, RD*, and XFER, which leave the FDC enabled at all times except during a transfer state, and steer the data with WR*, and RD*. DRQ initiates the DMA cycle, and BC* initiates the FDC data transfer. CLK and WCK are pulled up by R19 and R24 to achieve a greater voltage swing for the internal clocking logic of the FDC. WINDOW describes the data cell time of the RD DATA pulse from the data separator, and VCO ENA enables the voltage controlled oscillator and MFM describes whether the FDC is expecting single or double density data. WRITE DATA feeds the write precompensation circuitry with PSO and PS1 describing the amount of precomp needed for the particular data pattern. The WE and WE* (inverted by U33) lines control the enabling of the write circuitry and are used to determine the direction of the data transfers to and from the FDC. The INT output from the FDC is the general interrupt signal that is fed to buffer Ul7 for driving the vectored interrupt lines (VIO-VI7) and pINT if jumpered. INT is also buffered by Tri-state buffer U9, which gates the interrupt status onto D7 when a STATUS STB* occurs.

The Drive interface signals are decoded and buffered as described below. The HD line is inverted by U33 and buffered by U32 to drive the SIDE SELECT* line to determine which head of a double sided drive to use. HDL is inverted and used to drive the HEAD LOAD* line of the drive. The RDY signal is controlled by the inverted (U33) READY* line and the IDX signal is controlled by the inverted (U33) INDEX* line from the drive. The unit select lines USO and US1 are fed to decoder U31B to decode the one of four drives possible with this controller, and these four signals are buffered by four sections of U32 to drive the DR SELO* through DR SEL3* lines of the drives. The four signals WP/TS, FLT/TRO, FR/STP, and LCT/DIR each have two functions which are determined by the RW/SK line (read-write/seek). During a read or write operation, the drive signals WRITE PROT*, and FAULT* are inverted and fed to the FDC lines WP/ and FLT/ and the FDC lines FR/ and LCT/ are inverted (U15) and buffered (U16) to drive the FAULT RESET* and LOW CURRENT* drive lines. During a seek operation, the drive signals TWO SIDED*, and TRACK 0* are inverted and fed to the FDC lines /TS and /TRO and the FDC lines /STP and /DIR are inverted (U15) and buffered (U16) to drive the STEP* and DIRECTION* drive lines. These changes are controlled by the RW/SK line which determines which half of U15 will be enabled. The WRITE PULSE* line is buffered (Ul6) to drive the WRITE DATA* line and the READ DATA* line is terminated and fed directly to U19A. The MOTOR ENA signal is run through disable switch S1-3 and inverted to feed the ME line which becomes MOTOR ON* on the minifloppy drives. All lines coming from the floppy drives are terminated by 150 ohm resistors, and jumpers Jll-15 are used to select either 5.25" or 8" drives.

Regulators Ul and U2 provide the regulated +5 volts for the board, and U51 and U50 provide the regulated ± 12 volts for the op-amp. Diodes D10 and D11 insure that U50 and U51 do not shut each other down on power-up due to the opamp not being ground referenced.

TEST ROUTINES FOR THE DISK 1 CONTROLLER

The following program contains primitive routines for (1) Loading the DMA address counters, (2) Specifying the drive characteristics to the controller, (3) Recalibrating the drive (seeking track 00), (4) Seeking a particular track on the drive, (5) Reading sectors from the drive in either single density or 1024 byte double density, and (6) Writing sectors to the drive in either single density or 1024 byte double density. The user should be familiar with the data sheet for the floppy disk controller since these routines are designed to give the user a greater understanding of the operation of the 8272/765A. These routines are by no means the basis for a disk operating system, and are designed for experimentation only.

This program should be treated as several callable subroutines using the jump table at the beginning for reference.

NOTE: This program was written to assemble under an ACT assembler and may require slight modification to assemble under CP/M-80 ASM.

TITLE 'TEST ROUTINES FOR COMPUPRO DISK CONTROLLER.'

;DTEST - Test Routines for CompuPro Disk Controller.

+-----+

DISK TEST

COMPUPRO Oakland Airport Oakland, California 94611

Copyright 1981, CompuPro Corporation.

This product is a program product of CompuPro and is supplied for use with the CompuPro IEEE 696 Floppy Disk Controller.

Version number: 1.1B Version date: April 13, 1981

BEGIN EQU 0100h

;

;

;;

;

;	Assembl	y Constants		
FDPORT	EQU	ОСОН	;Base port address for Control1	ler
FDCS	EQU	FDPORT	;Status register	5 J. 1
FDCD	EQU	FDPORT+1	;Data register	

FDMA	EQU	FDPORT+2	;Dma address (when write)						
INTS	EQU	FDPORT+2	;Status Register (when read)						
SER	EQU	FDPORT+3	;Serial port						
;	Control	ller function def	initions						
5		y (00) command							
, F.RTK	=	02	;Read track						
F.SPEC	=	03	;Specify						
F.DSTS	=	04	;Drive status						
F.RDAT	=	06	;Read sector FM						
F.DRDT	=	46H	Read sector MFM						
F.WRAT	=	05	;Write sector FM						
F.WRDT	=	45H	Write sector MFM						
F.RECA	=	07	recalibrate						
F.RSTS	=	08	Read status						
F.SEEK	=	OFh	Seek						
SRT	- =	16-8	;= Shugart 800s (8 ms)						
;		16-3	;= Shugart 850s (3 ms)						
;		16-3	;= Remex (3 ms)						
HUT:	=	240/16	;Head unload = 240 ms						
HLT:	=	(35+1)/2	;Head load = 35 ms						
ND:	=	00	;Set DMA mode						
;		JUMP TABLE FOR ROUTINES							
;;			able subroutines						
;	Some re	equire parameters	passed in the "A" and "C" registers						
	ODC	DECTN							
START:	ORG JMP	BEGIN	1 and DVA address						
START:		DDMA	;load DMA address						
	JMP	DSPEC	;specify drive stat ;recalibrate (track 00)						
	JMP JMP	RCAL	-						
	JMP JMP	DSEEK	;seek a track ;read sector (FM)						
	JMP	READS DREADS	;read sector (MFM)						
	JMP	WRS	;write sector (FM)						
	JMP	DWRS	;write sector (MFM)						
	Jim	DHILD	,write sector (mm)						
;	DMA add	iress load routin	ne using 16 bit value in						
;		ister for the 24							
DDMA:	MVI	A,0	;extended address						
	OUT	FDMA	;output						
	MOV	A,H	,high byte						
	OUT	FDMA	;output						
	MOV	A,L	;low byte						
	OUT	FDMA	;output						
	RET								
	·								
;		Specify Command							
DSPEC:	MVI	B,LSPEC	;3 byte command						
	LXI	D,SPEC	;point to command bytes						
SPEC1:	IN	FDCS	;get status						
	ANI	ОСОН							
	CPI JNZ	80H SPEC1	;if no master ready bit						

	LDAX OUT INX DCR JNZ RET	D FDCD D B SPEC1	;load command byte ;to controller ;next byte ;dec. counter ;if more bytes
; RCAL:	Recalib MVI LXI	rate drive (seek B,LRECAL D,RECAL	track 0) ;2 byte command ;point to command bytes
RCAL1:	IN ANI CPI	FDCS OCOH 80H	;get status
	JNZ LDAX	RCAL1 D	;if no master ready bit ;load command byte
	OUT INX DCR	FDCD D B	;to controller
	JNZ RET	RCAL1	;if more bytes
;	Seek a	Track with cylin	der number in "A"
DSEEK:	MVI	B,LSEEK	;3 byte command
	LXI	D, SEEK	;point to command bytes
00001	STA	CYLD	;store cylinder #
SEEK1:	IN ANI	FDCS OCOH	;check status
	CPI	80H	
	JNZ	SEEK1	;if not ready
	LDAX	D	;load command byte
	OUT	FDCD	;to controller
	INX	D	•
	DCR	В	
	JNZ	SEEK1	;if more bytes
	RET		
;	FM Sect	or read command	with sector in "A"
;	and cyl	inder in "C"	
READS:	MVI	B,LREAD	;9 byte command
	LXI	D, READ	;point to command bytes
	STA	RSEC	;store sector number
	MOV	A,C	
READ1:	STA	RSCYL	;store cylinder number
READI:	IN OR	FDCS A	;check status
	JP	READ1	;if no master ready bit
	LDAX	D	;load command byte
	OUT	FDCD	;to controller
	INX	D	,
	DCR	В	
	JNZ	READ1	;if more bytes
READ2:	IN	INTS	;check interrupt status
	ORA	A	;for read complete
	JP	READ2	;If not complete

READ3:	IN	FDCS	;in status
	ORA	Α	
	JP	READ3	;if not ready
	IN	FDCD	;read result byte STO
	SUI	40h	;strip
	MOV	L,A	;save
READ4:	IN	FDCS	;in status
	ORA	Α	
	JP	READ4	; if not ready
	IN	FDCD	;read result byte ST1
	SUI	80h	;strip
	MOV	H,A	;save
	MVI	B,7-2	;5 more bytes
READ5:	IN	FDCS	;in status
	OR	Α	·
	JP	READ5	;if not ready
	IN	FDCD	;read result byte
	DEC	В	
	JNZ	READ5	;wait until all done
	MOV	A,L	;check results
	ORA	Н	
	RZ		;return no error
	STC		;set carry
	RET		;return from error
;	MFM Sec	tor read command	with sector in "A"
;	and cyl	inder in "C"	
DREADS:	MVI	B, DLREAD	;9 byte command
	LXI		
	LVT	D,DREAD	;point to command bytes
	STA	D, DREAD DRSEC	;point to command bytes ;store sector number
		•	
	STA	DRSEC	
DREAD1:	STA MOV	DRSEC A,C	;store sector number
DREAD1:	STA MOV STA	DRSEC A,C DCYL	;store sector number ;store cylinder number
DREAD1:	STA MOV STA IN	DRSEC A,C DCYL FDCS	;store sector number ;store cylinder number
DREAD1:	STA MOV STA IN OR	DRSEC A,C DCYL FDCS A	;store sector number ;store cylinder number ;check status ;if no master ready bit
DREAD1:	STA MOV STA IN OR JP	DRSEC A,C DCYL FDCS A DREAD1	;store sector number ;store cylinder number ;check status
DREAD1:	STA MOV STA IN OR JP LDAX	DRSEC A,C DCYL FDCS A DREAD1 D	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte</pre>
DREAD1:	STA MOV STA IN OR JP LDAX OUT	DRSEC A,C DCYL FDCS A DREAD1 D FDCD	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte</pre>
DREAD1:	STA MOV STA IN OR JP LDAX OUT INX	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte</pre>
DREAD1:	STA MOV STA IN OR JP LDAX OUT INX DCR	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller</pre>
DREAD1:	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ1 READ2	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller</pre>
	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect	DRSEC A, C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes</pre>
	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 cor write command er number in "C"	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A"</pre>
;	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ1 READ2	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes</pre>
;	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde MVI	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 cor write command er number in "C" B,LWR	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A" ;9 byte command</pre>
;	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde MVI LXI	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 cor write command er number in "C" B,LWR D,WR	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A" ;9 byte command ;point to command bytes</pre>
;	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde MVI LXI STA	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 cor write command er number in "C" B,LWR D,WR WSEC	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A" ;9 byte command ;point to command bytes</pre>
;	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde MVI LXI STA MOV	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 cor write command er number in "C" B,LWR D,WR WSEC A,C	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A" ;9 byte command ;point to command bytes ;store sector number</pre>
; ; WRS:	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde MVI LXI STA MOV STA	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 cor write command er number in "C" B,LWR D,WR WSEC A,C WSCYL	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A" ;9 byte command ;point to command bytes ;store sector number ;store cylinder number</pre>
; ; WRS:	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde MVI LXI STA MOV STA IN	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 Cor write command er number in "C" B,LWR D,WR WSEC A,C WSCYL FDCS	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A" ;9 byte command ;point to command bytes ;store sector number ;store cylinder number ;check status ;if no master ready bit</pre>
; ; WRS:	STA MOV STA IN OR JP LDAX OUT INX DCR JNZ JMP FM Sect cylinde MVI LXI STA MOV STA IN OR	DRSEC A,C DCYL FDCS A DREAD1 D FDCD D B DREAD1 READ2 cor write command er number in "C" B,LWR D,WR WSEC A,C WSCYL FDCS A	<pre>;store sector number ;store cylinder number ;check status ;if no master ready bit ;load command byte ;to controller ;if more bytes with sector in "A" ;9 byte command ;point to command bytes ;store sector number ;store cylinder number ;check status</pre>

	OUT INX	FDCD D	;to controller
	DCR	B	
	JNZ	WR1	;if more bytes
	JMP	READ1	, 11 more by teb
;	MFM Sec	tor write comman	nd with sector in "A"
;		inder in "C"	
DWRS:	MVI	B,DLWR	;9 byte command
	LXI	D, DWR	;point to command bytes
	STA	DWSEC	;store sector number
	MOV	A,C	
	STA	DWRCYL	;store cylinder number
DWR1:	IN	FDCS	;check status
	OR	A	
	JP	DWR1	;if no master ready bit
	LDAX	D	;load command byte
	OUT	FDCD	;to controller
	INX	D	
	DCR	В	
	JNZ	DWR1	;if more bytes
	JMP	READ2	
		• • •	
; CDEC		on data for contr F.SPEC	
SPEC	DB VFD	4 [®] SRT,4 [®] HUT	;specify command
	VFD	7®HLT,1®ND	
LSPEC	=	*-SPEC	
		DIBO	
RECAL	DB	F.RECA,O	;recalibrate command
LRECAL	=	*-RECAL	,
SEEK	DB	F.SEEK	;seek command
	DB	0	
CYLD	DB	0	
LSEEK	=	*-SEEK	
READ:	DB	F.RDAT	;read command (FM)
DOOVI	DB	0	;hds,dsl,ds0
RSCYL	DB	0	;C = cylinder info
DCDC.	DB DB	0	;Head
RSEC:	DB	1	;Record (first sector)
	DB DB	0 25	;N 128 BYTE SECTOR ;EOT (last sectors)
	DB	7	;EOI (last sectors)
	DB	128	
LREAD	=	*-READ	;DTL
ANDID		KLAD	
DREAD:	DB	F.DRDT	;read command (MFM)
	DB	0	;hds,ds1,ds0
DCYL	DB	2	;C = cylinder info
	DB	0	;Head
DRSEC:	DB	1	Record (first sector)
	DB	3	N 1024 BYTE SECTOR
	DB	7	;EOT (last sectors)

•	DB DB	35н 0	;GPL ;DTL
DLREAD	=	*-DREAD	עוע,
WR:	DB	F.WRAT	;write command (FM)
	DB	0	;hds,dsl,ds0
WSCYL	DB	0	;C = cylinder info
	DB	0	;Head
WSEC:	DB	1	;Record (first sector)
	DB	0	;N 128 BYTE SECTOR
	DB	25	;EOT (last sectors)
	DB	7	;GPL
	DB	128	;DTL
LWR	= .	*-WR	
DWR	DB	F.WRDT	;write command (MFM)
	DB	0	;hds,ds1,ds0
DWRCYL	DB	2	;C = cylinder info
	DB	0	Head
DWSEC:	DB	1	;Record (first sector)
	DB	3	N 1024 BYTE SECTOR
	DB	7	;EOT (last sectors)
	DB	35H	GPL
	DB	0	DTL
DLWR	= .	*-DWR	
	END		


intel

8272 SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER

- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector
- Multi-Sector and Multi-Track Transfer Capability
- Drive Up to 4 Floppy Disks
- Data Scan Capability Will Scan a Single Sector or an Entire Cylinder's Worth of Data Fields, Comparing on a Byte by Byte Basis, Data in the Processor's Memory with Data Read from the Diskette


- Data Transfers in DMA or Non-DMA Mode
- Parallel Seek Operations on Up to Four Drives
- Compatible with Most Microprocessors Including 8080A, 8085A, 8086 and 8088
- Single-Phase 8 MHz Clock
- Single +5 Volt Power Supply
- Available in 40-Pin Plastic Dual-in-Line Package

The 8272 is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The 8272 provides control signals which simplify the design of an external phase locked loop, and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Drive Interface.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. ©INTEL CORPORATION, 1980

8272 SYSTEM BLOCK DIAGRAM



DESCRIPTION

Hand-shaking signals are provided in the 8272 which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the 8237. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor for every transfer of a data byte between the CPU and the 8272. In the DMA mode, the processor need only load a command into the FDC and all data transfers occur under control of the 8272 and DMA controller.

There are 15 separate commands which the 8272 will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available.

Read Data Read ID Read Deleted Data Read a Track Scan Equal Scan High or Equal Scan Low or Equal Specify Write Data Format a Track Write Deleted Data Seek Recalibrate (Restore to Track 0) Sense Interrupt Status Sense Drive Status

FEATURES

Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The 8272 offers many additional features such as multiple sector transfers in both read and write modes with a single command, and full IBM compatibility in both single (FM) and double density (MFM) modes.

8272 REGISTERS — CPU INTERFACE

The 8272 contains two registers which may be accessed by the main system processor; a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after execution of a command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and 8272.

The relationship between the Status/Data registers and the signals $\overline{\text{RD}}$, $\overline{\text{WR}}$, and A_0 is shown below.

A ₀	RD	WR	FUNCTION							
0	0	1	Read Main Status Register							
0	1	0	Illegal							
0	0	0	Illegal							
1	0	0	Illegal							
1	1 0 1		Read from Data Register							
1	1	0	Write into Data Register							

The	bits	in	the	Main	Status	Register	are	defined	as
follo	ws:								

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB ₀	FDD 0 Busy	D ₀ B	FDD number 0 is in the Seek mode.
DB1	FDD 1 Busy	D ₁ B	FDD number 1 is in the Seek mode.
DB2	FDD 2 Busy	D ₂ B	FDD number 2 is in the Seek mode.
DB3	FDD 3 Busy	D ₃ B	FDD number 3 is in the Seek mode.
DB4	FDC Busy	СВ	A read or write command is in process.
DB5	Non-DMA mode	NDM	The FDC is in the non-DMA mode. This bit is set only during the execution phase in non-DMA mode. Tran- sition to "0" state indicates execution phase has ended.
DB ₆	Data inpu∜Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1" then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB7	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Proc- essor. Both bits DIO and RQM should be used to perform the handshaking functions of "ready" and "direction" to the processor.

PRELIMINARY


PIN DESCRIPTION

	PIN		CONNECTION	
NO.	SYMBOL	vo	TO	DESCRIPTION
1	RST	I	μP	Reset: Places FDC in idle state. Resets output lines to FDD to "0" (low)
2	RD	1	μP	Read: Control signal for transfer of data from FDC to Data Bus, when "0" (low)
3	WA	1	μP	Write: Control signal for transfer of data to FDC via Data Bus, when "0" (low)
4	टड	I	μP	Chip Select: IC selected when "0" (low), allowing RD and WR to be enabled
5	A o	14	μP	Data/Status Reg Select: Selects Data Reg $(A_0 = 1)$ or Status Reg $(A_0 = 0)$ c on t en t be sent to Data Buts
6-13	DB0-DB7	i/O ¹	μP	Data Bus: Bidirectional 8-Bit Data Bus
14	DRQ	0	DMA	Data DMA Request: DMA Request is being made by FDC when DRQ "1"
15	DACK	-	DMA	DMA Acknowledge: DMA cycle is active when "0" (low) and Controller is performing DMA transfer
16	тс	1	DMA	Terminal Count: Indicates the termination of a DMA transfer when "1" (high)
17	IDX	-	FDD	Index: Indicates the beginning of a disk track
18	INT	0	μP	Interrupt: Interrupt Request Generated by FDC
19	CLK	I		Clock: Single Phase 8 MHz Squarewave Clock
20	GND			Ground: D.C. Power Return

Note 1: Disabled when $\overline{CS} = 1$.

	PIN		CONNECTION				
NO.	SYMBOL	vo	TO	DESCRIPTION			
40	Vcc			D.C. POWER +5V			
39	RW/SEEK	0	FDD	Read Write/SEEK: When "1" (high) Seek mode selected and when "0" (low) Read/Write mode selected			
38	LCT/DIR	0	FDD	Low Current/Direction: Lowers Write current on inner tracks in Read/Write mode, deter- mines direction head will step in Seek mode			
37	FR/STP	0	FDD	Fault Reset/Step: Resets fault FF in FDD in Read/Write mode, provides step pulses to move head to another cylinder in Seek mode			
36	HDL	0	FDD	Head Load: Command which causes read/write head in FDD to contact diskette			
35	RDY	1	FDD	Ready: Indicates FDD is ready to send or receive data			
34	WP/TS	I	FDD .	Write Protect/Two-Side: Senses Write Protect status in Read/Write mode, and Two Side Media in Seek mode			
33	FLT/TRK0	1	FDD	Fault/Track 0: Senses FDD fault condition in Read/Write mode and Track 0 condition in Seek mode.			
31,32	PS ₁ ,PS ₀	0	FDD	Precompensation (pre-shift): Write precompensation status during MFM mode. Deter- mines early, late, and normal times.			
30	WR DATA	0	FDD	Write Data: Serial clock and data bits to FDD			
28,29	DS1,DS0	0	FDD	Drive Select: Selects FDD unit			
27	HDSEL	0	FDD	Head Select: Head 1 selected when "1" (high) Head 0 selected when "0" (low)			
26	MFM	0	PLL	MFM Mode: MFM mode when "1", FM mode when "0"			
25	WE	0	FDD	Write Enable: Enables write data into FDD			
24	vco	0	PLL	VCO Sync: Inhibits VCO in PLL when "0" (low), enables VCO when "1"			
23	RD DATA	1	FDD	Read Data: Read data from FDD, containing clock and data bits			
22	DW	I	PLL	Data Window: Generated by PLL, and used to sample data from FDD			
21	WRCLK	1		Write Clock: Write data rate to FDD FM = 500 kHz, MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM			

The DIO and ROM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus.



The 8272 is capable of executing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the 8272 and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase:	The FDC receives all information required to perform a particular operation from the processor.
Execution Phase:	The FDC performs the operation it was instructed to do.
Result Phase:	After completion of the operation, status and other housekeeping information are made available to the processor.

During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively. before each byte of the command word may be written into the 8272. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the 8272. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1)before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the 8272 is required in only the Command and Result Phases, and NOT during the Execution Phase.

During the Execution Phase, the Main Status Register need not be read. If the 8272 is in the Non-DMA Mode, then the receipt of each data byte (if 8272 is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal ($\overline{RD} = 0$) will reset the Interrupt as well as output the Data onto the Data Bus. For example, if the processor cannot handle Interrupts fast enough (every 13 μ s for MFM mode) then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the $\overline{\rm WR}$ signal performs the reset to the Interrupt signal.

If the 8272 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The 8272 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a DACK = 0 (DMA Acknowledge) and a $\overline{RD} = 0$ (Read signal). When the DMA Acknowledge signal goes low (DACK = 0) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a \overline{WR} signal will appear instead of \overline{RD} . After the Execution Phase has been completed (Terminal Count has occurred) then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example, has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The 8272 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The 8272 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after successfully completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the 8272 to form the Command Phase, and are read out of the 8272 in the Result Phase, must occur in the order shown in the Command Table. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the 8272 the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the 8272 is ready for a new command. A command may be aborted by simply sending a Terminal Count signal to pin 16 (TC = 1). This is a convenient means of ensuring that the processor may always get the 8272's attention even if the disk system hangs up in an abnormal manner.

POLLING FEATURE OF THE 8272

After the Specify command has been sent to the 8272, the Drive Select Lines DS0 and DS1 will automatically go into a polling mode. In between commands (and between step pulses in the SEEK command) the 8272 polls all four FDDs looking for a change in the Ready line from any of the drives. If the Ready line changes state (usually due to a door opening or closing) then the 8272 will generate an interrupt. When Status Register 0 (ST0) is read (after Sense Interrupt Status is issued), Not Ready (NR) will be indicated. The polling of the Ready line by the 8272 occurs continuously between instructions, thus notifying the processor which drives are on or of line.

		DATA BUS	4			DATA BUS	
PHASE	R/W	D7 D8 D5 D4 D3 D2 D1 D0	REMARKS	PHASE	R/W	D7 D8 D5 D4 D3 D2 D1 D0 READ A TRACK	REMARKS
Command	w	MT MFM SK 0 0 1 1 0 0 0 0 0 0 HDS DS1 DS0	Command Codes	Command	w w	0 MFM SK 0 0 0 1 0 0 0 0 0 0 HDS DS1 DS0	Command Codes
	w	C	Sector ID information		l w	C	Sector ID information
	W	НВ	prior to Command execution		w		prior to Command execution
	l w	N	execution		l w	N	
	W	EOT GPL			w	EOT GPL	
	ŵ	OTL			Ŵ	DTL	
Execution			Data transfer between the FDD and main-system	Execution			Data transfer between the FDD and main-system.
Result	R R R	ST 0 ST 1 ST 2 C	Status information after Command execution				FDC reads all of cylinders contents from index hole to EOT
	I R	H	Sector ID information	Result	R	ST 0	Status information
	R	R	after command execution	Hesult	B	ST0	after Command
		READ DELETED DATA			R R R	ST 2	execution
Command	W	MT MFM SK 0 1 1 0 0	Command Codes		R	С	Sector ID information
Commanu	w	0 0 0 0 0 HDS DS1 DS0	Command Codes		R	R	after Command execution
	w	c	Sector ID information		<u> </u>		execution
	w	H	prior to Command execution		w	READ ID	
	w	N		Command	w	0 MFM 0 0 1 0 1 0 0 0 0 0 0 HDS DS1 DS0	Commands
	w	EC 1					
	w	DTL		Execution			The first correct ID information on the
Execution			Data transfer between the FDD and main-system				Cylinder is stored in Data Register
Result	R	ST0	Status information	Result	R	ST0	Status information
	RR	ST 1 ST 2	after Command execution		R	ST 1 ST 2	after Command execution
	R	C				C	Sector ID information
	R	H	Sector ID information after Command	1	R	H	during Execution
	R	N	execution		R	NN	Phase
		WRITE DATA				FORMAT A TRACK	
Command	w	MT MFM 0 0 0 1 0 1 0 0 0 0 0 HDS DS1 DS0	Command Codes	Command	w w	0 MFM 0 0 1 1 0 1 0 0 0 0 0 HDS DS1 DS0	Command Codes
	w	Ç	Sector ID information prior to Command		w w	N SC	Bytes/Sector Sectors/Track
	l w	R	execution	1 1	w	GPL	Gap 3 Filter Byte
	l w	N EOT			~~	U	
	Ŵ	GPL		Execution			FDC formats an entire cylinder
Execution	~	DTL	Data transfer				
Execution		1 ···	between the main-	Result	R R	ST 0	Status information after Command
			system and FDD		R	ST 2	execution
Result	R	ST 0 ST 1	Status information after Command		R R	C	In this case, the ID
	R	ST 2	execution		R	R N	information has no meaning
	R	ç	Sector ID information	l			meaning
	R	R	after Command	0		SCAN EQUAL	<u>.</u>
	R	WRITE DELETED DATA	execution	Command	w	MTMFM SK 1 0 0 0 1 0 0 0 0 0 HDS DS1DS0	Command Codes
0	141		Commined Condea		w	C	Sector ID information
Command	w	MT MFM 0 0 1 0 0 1 0 0 0 0 0 HDS DS1 DS0	Command Codes		ww	н нн	prior to Command execution
	w	C	Sector ID information		w	NN	execution
		н н	prior to Command		w	EOT GPL	
	W			1 1	ŵ	STP	
	w w w	R N	execution				
	w	N EOT	execution	Execution			Data compared
	****	N	execution	Execution			Data compared between the FDD
Execution	w	N EOT GPL	Data transfer				between the FDD and main-system
Execution	w	N EOT GPL	Data transfer between the FDD	Execution Result	R	ST0	between the FDD and main-system Status information
	w w w	N EOT GPL DTL	Data transfer between the FDD and main-system		RR		between the FDD and main-system
	W W R	N EOT GPL DTL ST 0 ST 1	Data transfer between the FDD and main-system Status information after Command		R R R	ST0 ST1 ST2 C	between the FDD and main-system Status information after Command execution
	W W R	N	Data transfer between the FDD and main-system Status information		RR		between the FDD and main-system Status information after Command execution
Execution Result	w w w	N EOT GPL DTL ST 0 ST 1	Data transfer between the FDD and main-system Status information after Command		RRRR	ST 0 ST 1 ST 2 ST 2 H	between the FDD and main-system Status information after Command execution Sector ID information

Note: 1. Symbols used in this table are described at the end of this section.
2. A₀= 1 for all operations.
3. X = Don't care, usually made to equal binary 0.

TABLE 1. COMMAND SET (Continued)

	r	<u> </u>				DAT	A BU	c		2		DATA BUS									<u> </u>	
PHASE	R/W	D	,	De	Ds	-			D1	Do	REMARKS	PHASE	R/W	D7	D ₆	D ₅			_	D1	Dn	REMARKS
PHASE R/W D7 D6 D5 D4 D3 D2 D1 D0 REMARKS SCAN LOW OR EQUAL									I	1				ALIB				I				
Command	w	0		0	SK 0	0	-	HDS		1 DS0	Command Codes	Command	w w	0	0 0	0	0	0		1 DS1	1 DS0	Command Codes
· · .	w w w	_		_		-	R				Sector ID information prior Command execution	Execution										Head retracted to Track 0
	w					F	N						r					ERRI				
	w					0	PL .					Command Result	R R		0	•	s	то	-	•	•	Command Codes Status information at the end of each seek
Execution	2.									•	Data compared between the FDD											operation about the FDC
							-				and main-system						S	PECI	FY			
Result	R R R	-					T1 T2				Status information after Command execution	Command	w w w		0 SRT_			:		нит		Command Codes
4	RR						н 💷				Sector ID information	W HLT ND SENSE DRIVE STATUS										
	Ř	_					N			_	execution	Command	w	0	0	-	0	-	1	-	0 DS0	Command Codes
Command	l w							OR EC		1	Command Codes	Result	R									Status information about FDD
Command	w	0		0	0	Ó	0	HDS	DS1	DS0	Command Codes		1					SEE	<u>,</u>			
	***						R _				Sector ID information prior Command execution	Command	w w	0	0 0	•	0	1 0	1 HDS	DS1	DS0	Command Codes
	w w w	-				E	OT					Execution	w				N	CN _				Head is positioned over proper Cylinder
Execution											Data compared between the FDD		L	1				NVAL				on Diskette
	•	1.0				:					and main-system	Command	w	<u> </u>								Invalid Command
Result	R R R					s	T1 T2				Status information after Command execution	Command							_			Codes (NoOp — FDC goes into Standby State)
	RR	_					H				Sector ID information after Command execution	Result	R	-			S	то _				ST 0 = 80 (16)

TABLE 2.	COMMAND MNEM	DNICS
SYMBOL	NAME	DESCRIPTION
A0	Address Line 0	A ₀ controls selection of Main Status Register (A ₀ = 0) or Data Register (A ₀ = 1).
c	Cylinder Number	C stands for the current selected Cylinder track number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector.
D7-D0	Data Bus	8-bit Data Bus where D_7 is the most significant bit, and D_0 is the least significant bit.
DS0, DS1	Drive Select	DS stands for a selected drive number 0 or 1.
DTL	Data Length	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT	End of Track	EOT stands for the final Sector number of a Cylinder.
GPL	Gap Length	GPL stands for the length of Gap 3 (spacing between Sectors excluding VCO Sync Field).
н	Head Address	H stands for head number 0 or 1, as specified in ID field.
HDS	Head Select	HDS stands for a selected head number 0 or 1 (H = HDS in all command words).
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write operation has occurred (16 to 240 ms in 16 ms increments).
MFM	FM or MFM Mode	If MF is low, FM mode is selected and if it is high, MFM mode is selected.
MT	Multi-Track	If MT is high, a multi-track operation is to be performed (a cylinder under both HD0 and HD1 will be read or written).
N	Number	N stands for the number of data bytes written in a Sector.

During the Command Phase, the Main Status Register must be polled by the CPU before each byte is written into the Data Register. The DIO (DB6) and RQM (DB7) bits in the Main Status Register must be in the "0" and "1" states respectively, before each byte of the command may be written into the 8272. The beginning of the execution phase for any of these commands will cause DIO and RQM to switch to "1" and "0" states respectively.

READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR)

TABLE 2 TRANSFER CARACITY

SYMBOL	NAME	DESCRIPTION
NCN	New Cylinder Number	NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the completion of SENSE INTERRUPT STATUS Command, Position of Head at present time.
R	Record	R stands for the Sector number, which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data Address Mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD (1 to 16 ms in 1 ms increments). Stepping Rate applies to all drives ($F = 1 ms$, $E = 2 ms$, etc.).
ST 0 ST 1 ST 2 ST 3	Status 0 Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (salected by Ag-0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.
STP		During a Scan operation, if STP = 1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA), and if STP = 2, then alternate sectors are read and compared.

compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-bybyte to the main system via the data bus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MFM (MFM/FM), and N (Number of Bytes/Sector). Table 3 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MFM	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette
0	0	00 01	(128) (26) = 3.328 (256) (26) = 8,656	26 at Side 0 or 26 at Side 1
1 1	0 1	00 01	(128) (52) = 6,656 (256) (52) = 13,312	26 at Side 1
0 0	0	01 02	(256) (15) = 3,840 (512) (15) = 7,680	15 at Side 0 or 15 at Side 1
1	0	01 02	(256) (30) = 7,680 (512) (30) = 15,360	15 at Side 1
0	0	02 03	(512) (8) = 4,096 (1024) (8) = 8,192	8 at Side 0 or 8 at Side 1
1	0	02 03	(512) (16) = 8,192 (1024) (16) = 16,384	8 at Side 1

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 0, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to 0FFH.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 μ s in the FM Mode, and every 13 μ s in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 4 shows the values for C, H, R, and N, when the processor terminates the Command.

TABLE 4. ID INFORMATION WHEN PROCESSOR TERMINATES COMMAND

	Final Sector Transferred to		ID Info	rmation	at Result I	Phase
MT	EOT	Processor	С	н	R	N
ι	1A 0F 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R+1	NC
	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	C+1	NC	R = 01	NC
U	1A 0F 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R+1	ŇĊ
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C+1	NC	R = 01	NC
	1A 0F 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R+1.	NC
1	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	NC	LSB	R = 01	NC
•	1A 0F 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R+1	NC
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C+1	LSB	R = 01	NC

Notes: 1. NC (No Change): The same value as the one at the beginning of command execution.

 LSB (Least Significant Bit): The least significant bit of H is complemented.

다 가 관문

WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Fields. When the current sector number ("R"), stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) flag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same; refer to the Read Data Command for details:

- Transfer Capacity
- EN (End of Cylinder) Flag
- ND (No Data) Flag

- · Head Unload Time Interval
- ID Information when the processor terminates command (see Table 2)
- Definition of DTL when N = 0 and when $N \neq 0$

In the Write Data mode, data transfers between the processor and FDC must occur every 31 μ s in the FM mode, and every 15 μ s in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command.

WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low)), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

READ A TRACK

This command is similar to READ DATA Command except that the entire data field is read continuously from each of the sectors of a track. Immediately after encountering the INDEX HOLE, the FDC starts reading all data fields on the track as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when EOT number of sectors have been read. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the IN-DEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high) and the command is terminated.

FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette: Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with nonsequential sector numbers, if desired.

After formatting each sector, the processor must send new values for C, H, R, and N to the 8272 for each sector on the track. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R + 1 when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes command termination.

Table 5 shows the relationship between N, SC, and GPL for various sector sizes:

FORMAT	SECTOR SIZE	N	SC	GPL ¹	GPL ²	REMARKS
FM Mode	128 bytes/Sector 256 512	00 01 02	1A ₍₁₆₎ 0F ₍₁₆₎ 08	07(16) OE(16) 1B(16)	1B ₍₁₆₎ 2A ₍₁₆₎ 3A ₍₁₆₎	IBM Diskette 1 IBM Diskette 2
FM Mode	1024 bytes/Sector 2048 4096	03 04 05	04 02 01			
MFM Mode	256 512 1024 2048 4096 8192	01 02 03 04 05 06	1A(16) 0F(16) 08 04 02 01	OE ₍₁₆₎ 1B(16) 35(16) 	36(16) 54(16) 74(16) 	IBM Diskette 2D IBM Diskette 2D

TABLE 5. SECTOR SIZE RELATIONSHIPS

Note: 1. Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

2. Suggested values of GPL in format command.

SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system (Processor in NON-DMA mode, and DMA Controller in DMA mode). The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of DFDD = Dprocessor, DFDD < Dprocessor, Of DFDD > Dprocessor. Ones complement arithmetic is used for comparison (FF=largest number, 00=smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremented (R+STP -R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 6 shows the status of bits SH and SN under various conditions of SCAN.

	STATUS R	EGISTER 2		
COMMAND	BIT 2 = SN	BIT 3 = SH	COMMENTS	
Scan Equal	0	1	DFDD = Dprocessor DFDD = Dprocessor	
Scan Low or Equal	0 0 1	1 0 0	DFDD = Dprocessor DFDD < Dprocessor DFDD & Dprocessor	
Scan High or Equal	0 0 1	1 0 0	DFDD = Dprocessor DFDD > Dprocessor DFDD \$ Dprocessor	

TABLE 6. SCAN STATUS CODES

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered When either the STP (contiguous sectors STP = 01, or alternate sectors STP = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27 μ s (FM Mode) or 13 μ s (MFM Mode). If an Overrun occurs the FDC terminates the command.

SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and performs the following operation if there is a difference:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.)

PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

RECALIBRATE

This command causes the read/write head within the FDD to retract to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 1 (high) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulses have been issued, the FDC sets the SE (SEEK END) and EC (EQUIP-MENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command.

The ability to overlap RECALIBRATE Commands to multiple FDDs, and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
 - a. Read Data Command
 - b. Read a Track Command
 - c. Read ID Command
 - d. Read Deleted Data Command
 - e. Write Data Command
 - f. Format a Cylinder Command
 - g. Write Deleted Data Command
 - h. Scan Commands
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

TABLE 7.	SEEK	INTERRUPT CODES

SEEK END	INTERRUPT CODE			
BIT 5	BIT 6	BIT 7	CAUSE	
0	1	1	Ready Line changed state, either polarity	
1	0	0	Normal Termination of Seek or Recalibrate Command	
.1	. 1	0	Abnormal Termination of Seek or Recalibrate Command	

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of the head position (PCN).

SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms ... OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms ... FE = 254 ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information.

INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command. No interrupt is generated by the 8272 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the 8272 is in the Result Phase and the contents of Status Register 0 (STO) must be read. When the processor reads Status Register 0 it will find a 80H indicating an invalid command was received.

A Sense Interrupt Status Command must be sent after a Seek or Recalibrate interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

TABLE 8. STATUS REGISTERS

	BIT		
NO.	NAME	SYMBOL	DESCRIPTION
	-	STATU	S REGISTER 0
D7	Interrupt Code	IC	$D_7 = 0$ and $D_6 = 0$ Normal Termination of Command, (NT). Command was completed and properly executed.
D ₆			$D_7 = 0$ and $D_6 = 1$ Abnormal Termination of Com- mand, (AT). Execution of Command was started, but was not successfully completed.
			$D_7 = 1$ and $D_6 = 0$ Invalid Command issue, (IC). Command which was issued was never started.
	-		$D_7 = 1$ and $D_6 = 1$ Abnormal Termination because during command execution the ready signal from FDD changed state.
D ₅	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recali- brate Command) then this flag is set.
D ₃	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.
D ₂	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.
D1	Unit Select 1	US 1	These flags are used to indicate a
D ₀	Unit Select 0	US 0	Drive Unit Number at Interrupt
		STATU	S REGISTER 1
D7	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.
D ₆			Not used. This bit is always 0 (low).
D ₅	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.
D4	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.
D ₃			Not used. This bit always 0 (low).
D ₂	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set.
,			During executing the READ ID Com- mand, if the FDC cannot read the ID field without an error, then this flag is set.
			During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.

NO.	BIT	SYMBOL	DESCRIPTION
			GISTER 1 (CONT.)
D ₁	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Command, if the FDC detects a write protect signal from the FDD, then this flag is set.
D ₀	Missing Address Mark	МА	If the FDC cannot detect the ID Address Mark after encountering th index hole twice, then this flag is se
			If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.
		STATU	S REGISTER 2
D ₇			Not used. This bit is always 0 (low).
D ₆	Control Mark	СМ	During executing the READ DATA of SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.
D ₅	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.
D ₄	Wrong Cylinder	wc	This bit is related with the ND bit, and when the contents of C on the medium is different from that store in the IDR, this flag is set.
D ₃	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set
D ₂	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.
D ₁	Bad Cylinder	BC	This bit is related with the ND bit, and when the content of C on the medium is different from that store in the IDR and the content of C is FF, then this flag is set.
D ₀	Missing Address Mark in Data Field	MD	When data is read from the mediun if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.
		STATU	S REGISTER 3
D7	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.
D ₆	Write Protected	WP	This bit is used to indicate the status of the Write Protected signa from the FDD.
D ₅	Ready	RDY	This bit is used to indicate the statu of the Ready signal from the FDD.
D ₄	Track 0	то	This bit is used to indicate the statu of the Track 0 signal from the FDD
D ₃	Two Side	TS	This bit is used to indicate the statu of the Two Side signal from the FDI
D ₂	Head Address	HD	This bit is used to indicate the statu of Side Select signal to the FDD.
D ₁	Unit Select 1	US 1	This bit is used to indicate the statu of the Unit Select 1 signal to the FDI
D ₀	Unit Select 0	US 0	This bit is used to indicate the statu of the Unit Select 0 signal to the FDI

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature 10°C to +70°C
Storage Temperature 40°C to + 125°C
All Output Voltages0.5 to +7 Volts
All Input Voltages – 0.5 to +7 Volts
Supply Voltage V _{CC} – 0.5 to +7 Volts
Power Dissipation 1 Watt

•T_A = 25°C

DC CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

		L	IMITS		TEST CONDITIONS
SYMBOL	PARAMETER	MIN	MAX	UNIT	
VIL	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	V	
V _{IL}	(CLK & WR CLK)	-0.5	0.65	v	
VIH	(CLK & WR CLK)	2.4	V _{CC} + 0.5	V	
VoL	Output Low Voltage		0.45	V,	I _{OL} = 2.0 mA
V _{он}	Output High Voltage	2.4	V _{cc}	V	$I_{OH} = -200 \ \mu A$
Icc	V _{CC} Supply Current		150	mA	
Ι _{ΙL}	Input Load Current (All Input Pins)		10 - 10	μΑ μΑ	$V_{IN} = V_{CC}$ $V_{IN} = 0V$
ILOH	High Level Output Leakage Current		10	μΑ	V _{OUT} = V _{CC}
ILOL	Low Level Output Leakage Current		- 10	μΑ	V _{OUT} = +0.45\

CAPACITANCE

 $T_A = 25 \text{ °C}; f_c = 1 \text{ MHz}; V_{CC} = 0 \text{ V}$

		LIN	AITS		TEST
SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
C _{IN(Φ)}	Clock Input Capacitance		20	pF	All Pins Except
C _{IN}	Input Capacitance		10	pF	Pin Under Test Tied to AC
C _{OUT}	Output Capacitance		20	pF	Ground

144

A.C. CHARACTERISTICS

SYMBOL	PARAMETER		MIN	MAX	UNIT	TEST CONDITIONS
tcy	Clock Period		125	1.1.1	ns	
t _{CH}	Clock High Period		40		ns	
tRST	Reset Width		14		tcr .	
Read Cycle	·		ļ			and a second second
tAR	Select Setup to RD+		0		ns	
tRA	Select Hold from RDt		0		ns	
t _{RR}	RD Pulse Width		250		ns	
t _{RD}	Data Delay from RD+		e 19 i	200	ns	C _L = 100 pF
tDF	Output Float Delay		20	100	ns	C_ = 100 pF
Write Cycle						
t _{AW}	Select Setup to WRI		0		ns	1
twa	Select Hold from WRt		0		ns	
tww	WR Pulse Width		250		ns	
t _{DW}	Data Setup to WRt		150		ns	
twp	Data Hold from WRt		5		ns	
Interrupts						
t _{RI}	INT Delay from RDt			500	ns	
twi	INT Delay from WRt		[500	ns	1
DMA						
t _{RQCY}	DRQ Cycle Period		13		μs	
tAKRQ	DACK+ to DRQ+		1 10	200	ns	
	DRQt to RDI		800		ns	8 MHz clock
tROW	DRQt to WR+		250		ns	8 MHz clock
^t RORW	DRQt to RDt or WRt		1	12	μs	8 MHz clock
FDD Interface		TYP ¹	1	ł		
twcy	WCK Cycle Time	2 or 4				
		1 or 2		1	μs	MFM = 0 Note 2
twch	WCK High Time	250	80	350	ns	
tCP	Pre-Shift Delay from WCKt		20	100	ns	
tCD	WDA Delay from WCKt	1	20	100	ns	
twdd	Write Data Width		t _{WCH} - 50		ns	
twe	WEt to WCKt or WEI to WCKI Delay	L		<u> </u>	ns	
twwcy	Window Cycle Time	2			μs	MFM = 0
					<u> </u>	<u>MFM = 1</u>
twrd	Window Setup to RDD [†]		15		ns	
RDW	Window Hold from RDD4		15	}	ns	
^t RDD	RDD Active Time (HIGH)	1	40	1	ns	I .
FDD			1	}	1.	
SEEK/		1				
DIRECTION/						
STEP				1		
tus	US _{0,1} Setup to RW/SEEKt		12		μS	
tsu	US _{0,1} Hold from RW/SEEK		15		μS	
tSD	RW/SEEK Setup to LCT/DIR RW/SEEK Hold from LCT/DIR		7	1	μS	
t _{DS} t _{DST}	LCT/DIR Setup to FR/STEPt		1	1	μS μS	
	LCT/DIR Hold from FR/STEPI		24	1	μs	8 MHz clock
tstu	DS _{0.1} Hold from FR/Stepi		5		μ5	
tSTP	STEP Active Time (High)	5	-	1	μ5	
tsc	STEP Cycle Time	1 .	33	1	μs	Note 3
tFR	FAULT RESET Active Time (High)	1	8	10	μs	
t _{IDX}	INDEX Pulse Width	625	1		μs	J
t _{TC}	Terminal Count Width		1	1	tcr .	1


NOTES:

1. Typical values for $T_A = 25 \,^{\circ}C$ and nominal supply voltage.


2. The former values are used for standard floppy and the latter values are used for mini-floppies.


3. t_{SC} = 33 µs min. is for different drive units. In the case of same unit, t_{SC} can be ranged from 1 ms to 16 ms with 8 MHz clock period, and 2 ms to 32 ms with 4 MHz clock, under software control.

TIMING WAVEFORMS





PROCESSOR WRITE OPERATION





IROR(RD)








46


MEASUREMENT POINT INPUT: 2.0V ∞ 0.8V OUTPUT: 2.0V ∞ 0.8V


0.45V












PARTS LIST

SEMICON	DUCTORS	SEMICONDUCTORS	RESISTOR
UNIT#	PART#	UNIT# PARTS#	R28 not used
U1	7805	U46 74LS244	R29 not used
U2	7805	U47 74LS393	R30 75К ОНМ
U3	74LS02	U48 74LS157	R31 1.0K OHM
U4	74LS175	U49 74LS04	R32 5.1K OHM SIP
U5	74LS221	U50 74LS165	R33 4.7K OHM
U6	4136	U51 78L12	R34 5.1K OHM SIP
U7	74LS279	U52 79L12	R35 10K TRIMPOT
U8	74LS10	052 79112	R36 330 OHM
U9	74LS125	RESISTOR	R37 4.7K OHM
U10	74LS244	R1 4.7K OHM	R38 4.7K OHM
U11	74LS138	R1 4.7K OHM R2 4.7K OHM	
U12	74LS163		CAPACITOR
U12 U13	74LS163		C1-C4 39 uF
U14		R4 4.7K OHM	C5 .01 uF
	765/8272 74LS240	R5* 1.5K OHM	C6 .1 uF
U15		or 3.0K OHM	C7 220 pF
U16	7407	R6* 1.OK OHM	
U17	7406	or 750 OHM	
U18	74LS74	R7 47K OHM	C9 270 pF
U19	74LS221	R8 33K OHM	C10 220 pF
U20	74LS74	R9* 1.5K OHM	C11 220 pF
U21	74LS08	or 3.0K OHM	C12 250 pF
U22	74LS04	R10 1.2K OHM	C13 600 pF
U23	74LS00	R11 150 OHM	C14-C17 1.0 uF
U24	74LS74	R12 150 OHM SIP	C18 220 pF
U25	74LS163	R13* 3.9K OHM	C19 .0027 uF
U26	74LS163	or 2.2K OHM	(31) .01 uF
U27	74LS244	R14 4.7K OHM	· · · · · · · · · · · · · · · · · · ·
U28	2758/2716	R15 4.7K OHM	CRYSTAL
U 29	74LS163	R16* 5.1K OHM	X1* 8.00 MHz
U30	74LS163	or 10K OHM	or 4.00 MHz
U31	74LS139	R17* 5.1K OHM	
U32	7407	or 10K OHM	INDUCTOR
U33	74LS04	R18* 3.9K OHM	L1* 2.2 uH
U34	96LS02	or 2.2K OHM	10 uH
U35	74LS32	R19 1.2K OHM	
U36	74LS08	R20* 1.8K OHM	TRANSISTOR
U37	74LS38	or 3.6K OHM	Q1 2N3906
U38	74LS38	R21 not used	
U39	74LS244	R22 not used	DIODE
U40	25LS2521	R23 150 OHM	D1-D9 809-36
U41	74LS244	R24 1.2K OHM	D10-D11 1N914
U42	74LS244	R25 15K OHM	
U43	74LS244	R26 2.4K OHM	•
U44	74LS245	R27 75K OHM	
U45	74LS245		
ske on to a	II.		

*part alteration for 5.25" drives

.

.52



COMPONENT LAYOUT

S

and the particular sector of the sector of

54

SOFTWARE SECTION

1.0 INTRODUCTION

The purpose of this manual is to describe the software supplied with the Godbout Electronics / CompuPro Disk 1 Floppy Disk Controller for the standard IEEE 696 (S-100) bus. In addition, a section of this manual is devoted to describing how a modified CompuPro CP/M 2.2 CBIOS can be integrated into the CP/M system.

This manual is written for purchaser who are familiar with the CP/M BIOS customizing techniques. If CP/M 2.2 was purchased with the Disk 1 controller then all corrective patches have been installed. On the other hand if the CP/M was purchased for a different controller then be sure to obtain and install all CP/M corrective patches.

The information contained within the document is divided as follows:

- a. Software User's Guide
- b. Software Features
- c. Software Internal Design
- d. CBIOS Customization Guide

The Software User's Guide describes how to use the following software packages:

- a. FORMAT.com --disk formatter
- b. COPY.com / CONVERT.com -- disk copy utility
- c. DSK.com -- CP/M 1.4 compatibility toggle

The next section describes the external features of the supplied software. This section describes the enhancements and assumptions made by the CompuPro CBIOS routines and utility routines.

The Software Internal Design section describes the design of the supplied software. This section should help the user understand how the software components work; thus enabling the purchaser to modify the software for his hardware configuration.

The final section has a step-by-step method describing how to modify and integrate the CompuPro Disk l CBIOS into a CP/M system.

2.0 APPLICABLE DOCUMENTS

The reader should be familiar with the following documents.

- a. NEC uPD765 Floppy Disk Controller Application Note
- b. CompuPro Disk 1 Floppy Disk Controller Description
- c. An Introduction to CP/M Features and Facilities
- d. CP/M 2.0 User's Guide for CP/M 1.4 Owners
- e. CP/M 2.0 Alteration Guide
- f. CP/M 2.0 Interface Guide

3.0 SOFTWARE USER'S GUIDE

The following paragraphs describe the operating features for the supplied utility programs.

3.1 FORMAT.com -- Floppy Disk Format Utility

The FORMAT.com utility program is supplied so that purchasers of the Disk 1 board can change the density of his disk (data is destroyed). The FORMAT.com utility formats floppy disk in IBM compatible formats; not all disk controllers are IBM compatible.

The FORMAT utility contains the Diskl board interface routines allowing the user to run under a current IEEE 696 CP/M 2.2 system.

The FORMAT utility has simple and straight forward operating instructions. The user is prompted for input as needed to control the utilities flow. The user initiates the FORMAT utility by entering the following:

> FORMAT or FORMAT drive

If the drive is not specified on the command line then the FORMAT utility prompts the user with the following line:

Specify drive (A: - D:) :

The user now enters the drive (A thru D) and the FORMAT utility proceeds.

After the user has specified the drive to be formatted, FORMAT attempts to determine the specified disks format. The disk format or lack there of is displayed for the user and a message requesting the new format selection is displayed. The format of these displays are as follows:

Disk is Formatted as 1024 byte sectors.

Select Disk format mode (0,1,2,3): 0 = 128 2 = 512 1 = 256 3 = 1024 >

The user now enter the disk formatting selection and the FORMAT utility begins formatting the disk. As each track is formatted an F appears on the screen (total of 77). After formatting all the tracks the FORMAT utility begins a verify operation. This verify operation informs the user of possible bad spots on the floppy disk. These displays and a description of the output follows:

Confirm ready for format on disk drive B (y).

	1	2				6	7
01234567	8901234	567890	• '	•	•	01234	5678901234567
FFFFFFFF	FFFFFFF	FFFFFF	•	٠	•	FFFFFI	FFFFFFFFFFFFF
VVVVVVS	SSVVVVE	EEVVVV	•	•	•	VVVVV	VVVVSVVSVVEEE

56

These symbols have the following meaning:

F -- successful format operation. S -- error occrued by retry worked. V -- read verified. E -- hard failure.

After the verification, the FORMAT utility asks the user if another disk is to be formatted. The user response will result in one of three actions as follows:

1. Return to CP/M

2. Formatting another disk with the same parameters.

3. Change formatting parameters.

The FORMAT utility uses a lot of user interactions to control the utilities flow. The user can get a general idea of the inputs required by entering the following command line:

FORMAT ?

This will result in the following display:

FORMAT will format a diskette to be used with the CompuPro disk subsystem.

The FORMAT program is initiated by:

FORMAT <dr:><cr>

Where <cr> is the Carriage Return. If the drive <dr:> is not specified, it will be prompted for.

3.2 COPY.com / CONVERT.com -- Disk Copy Utilities.

The COPY and CONVERT.com utility programs perform diskette copy functions. The CONVERT program inverts the data while copying, because some controllers record the data inverted from normal form.

These programs are intended to be used to copy an entire diskette to another diskette. They perform this by reading in a track of data, write it out, reading it back in and comparing.

The user must tell these programs the following information:

- 1. Area of Diskette to be copied.
- 2. Source drive.
- 3. Destination drive.

These programs get this information by prompting the user with the following messages:

CompuPro COPY Utility Version 2.X.

Do you want to copy:

SYSTEM tracks only? (type S) DATA tracks only? (type D) ALL of the disk? (type A) Exit back to system? (type X) _ Source drive? (A, B, C, or D) _

Destination drive? (A, B, C, or D) _

Put source disk on X Put destination disk on Y Then type <return>

As with the FORMAT program the following is available:

COPY ?

This will result in the following display:

Copy will copy disks on the CompuPro disk subsystem. To start, type:

COPY <portion><cr>

Where <cr> is Carriage Return and <portion> is S = system, D = data or A = all. If not entered, a prompting message will be output.

The source and destination drive prompts occur.

A similar message will be output by the CONVERT program.

3.3 DSK.com -- CP/M 1.4 Compatibility Toggle.

The DSK routine is used to toggle 256 byte double density disks between CP/M 1.4 and CP/M 2.0. The differences between the two modes only affects files which are larger than 16K bytes long. There are no real operating instructions and the code is self explanatory.

4.0 SOFTWARE FEATURES

This section describes the features and the assumptions made in the following routines:

- DISK1 ROM / BOOT
- DISK1 CBIOS
- DISK1 FORMAT
- COPY / CONVERT Programs

The above programs assure a disk which has been formatted by the DISK1 FORMAT utility. The DISK1 FORMAT utility always formats side 0 cylinder 0 in 128 bytes sectors, FM, 26 sectors per track. The rest of the disk is formatted in one of the following optional formats:

- 128 byte sectors, FM, 26 sectors per track.
- 256 byte sectors, MFM, 26 sectors per track.
- 512 byte sectors, MFM, 15 sectors per track.
- 1024 byte sectors, MFM, 8 sectors per track.

Also note that due to the size of the DISKI CBIOS; a CP/M System disk must be recorded in one of the MFM modes.

4.1 CompuPro DISK1 ROM / BOOT

The CompuPro DISK1 ROM code must reside within 256 bytes and contain no memory data references. The ROM code is therefore straight line code performing the following functions:

- Reads the first four sectors (BOOT program).
- Disables the ROM.
- Begin executing the BOOT program.

The CompuPro DISK1 ROM will probably not have to be modified while the BOOT code will vary depending upon the memory configuration.

The BOOT program resides in the first four sectors of the disk (512 bytes). It is read by the ROM code into location 0100h and performs the following functions:

- Reads in the CBIOS.
- Jumps to the Cold Start entry of the CBIOS.

The CBIOS resides in the 5th thru 26th sectors of the disk. The code for the ROM and BOOT is very similar and assumes FM disk read (side 0 head 0 is always FM).

The supplied MOVCPM utility program performs the relocation of the BOOT code depending upon the memory size specification.

4.2 CompuPro DISK1 CBIOS

The CompuPro DISKI CP/M CBIOS implements all of the jump vectors described in the CP/M 2.2 Alteration Guide. An additional jump vector was added to allow for the extended addressing available on the IEEE 696 bus.

Since the CompuPro CBIOS uses Blocker / Deblocker code to handle the MFM recorded disks; assumptions are required because CP/M 2.2 does not inform the CBIOS when to flush the disk buffer. Floppy disks are removable media and before a disk can be safely removed the disk buffer must be flushed. <u>Before</u> a change of disk is performed one of the following sequences <u>must</u> be performed:

- 1. A warm start.
- 2. Closing all files and a disk reset.
- 3. Call the CBIOS HOME routine.

Failure to perform one of the above sequences might result in disk data being written on the newly inserted disk.

4.2.1 Cold Start

The Cold Start code performs the following functions:

- Initialize, Location 3 -- IOBYTE
- Location 4 -- Current Flexible disk
- Outputs a sign-on message.
- Performs the Warm Boot function.

4.2.2 Warm Boot

The Warm Boot code loads the CP/M CCP and BDOS modules and transfer control to the CCP.

4.2.3 Unit Record

The Standard Unit Record Input / Output routines are:

Console	Status.		List Output.
Console	Input.		List Status.
Console	Output.		Punch Output.
			Reader Input.

The code included in the CompuPro DISK1 CBIOS assumes the purchaser has a CompuPro Interfacer 1. The Console ports are 0 and 1 while the reader, punch, and list are ports 2 and 3. Other serial Input / Output controllers are quite similar and require very little modifications, however parallel or memory mapped video is a different subject and extensive modifications might be required.

4.2.4 Home

The HOME routine flushes the BLOCKER / DEBLOCKER buffer and sets the selected track to zero (0).

4.2.5 Select Disk

The Select Disk routine performs the following functions:

- Checks for Valid drive selection.
- Computes the specified drive's DPH address.
- If this is a "first time call" then the disk type is determined.

4.2.6 SET Track

Sets the selected track to the specified value for a subsequent disk transfer.

4.2.7 Set Sector

Sets the selected sector to the specified value for a subsequent disk transfer.

4.2.8 Set Disk Memory Address

Sets the disk memory buffer address for the next disk transfer.

4.2.9 Set Extended Address

This routine allows the user to set the high order byte of the DMA address. This allows the CP/M user to assess the entire memory address range available on the IEEE 696 bus.

4.2.10 Set Number of Sectors

This routine allows the user to access more than one sector on a track at a time. This feature is only useful for individuals who perform direct transfers with the CompuPro CBIOS.

4.2.11 READ from disk

A 128 byte record is transferred from the disk previously specified by the Select Disk, Set Track, and Set Sector routines, into the memory buffer defined by the Set Disk memory address routine.

4.2.12 Write to disk

A 128 byte record is transfered from the memory buffer to the previously selected disk track and sector.

4.2.13 Translate Sector Number

A sector translation function is performed on the specified sector using the translation table specified the the caller.

4.3 DISK1 FORMAT

The DISK1 FORMAT utility has some important features. One of these features is the automatic determination of the number of sides the disk supports. The FORMAT utility will adjust the formatting parameters for a two-sided disk.

Another feature of the DISKI FORMAT utility is to perform a read verify which gives the user a check on the ability of the disk to retain data. We have found disks which will have read errors at one density but not a another. If a disk has hard or soft errors at all densities, then this could indicate one of the following problems:

- 1. Disk media is bad.
- 2. Drive heads are dirty.
- 3. Drive is out of adjustment.
- 4. Controller is out of adjustment.

The ability of the FORMAT program to repeat the identical format on another disk saves time when formatting batches of flexible disks.

Some features the purchaser might want to add to the DISKI FORMAT utility are:

- Formatting System Tracks only.
- Formatting Selected Tracks only.

4.4 COPY / CONVERT Utilities

The COPY routine performs a track by track copy of the source disk to the user specified destination disk. The CONVERT utility is provided to support the user that currently has disks that have been written with controllers that invert the data before written (i.e. Western Digital usage).

Both COPY and CONVERT use the standard CBIOS call formats for reading and writing the data. The only know restriction with these programs is that the format of the disk <u>must</u> be compatible with the NEC definition for FM and MFM.

5.0 SOFTWARE INTERNAL DESIGN

This section describes the general flow and philosophy of the supplied components.

5.1 CompuPro DISK1 ROM / BOOT

The DISK1 ROM and BOOT routines are vary straight forward. They are both straight line code routines with few loops. The important item to remember when reviewing the listing is the following system disk layout:

Cylinder 0, Head 0 - FM recording; 128 byte sectors 1-4 reserved for CompuPro DISK1 BOOT. Sectors 5-26 reserved for CompuPro DISK1 CBIOS

Cylinder 0, Head 1 - MFM recording; 256, 512, or 1024 byte sectors. Sectors 1-n not used.

Cylinder 1,Head 0 - MFM; 256, 512, or 1024 byte sectors. Sectors 1-n reserved for CCP and BDOS

Cylinder 1, Head 1 - MFM; 256, 512, or 1024 byte sectors. Sectors 1-n not used.

The value of 'n' which equals sectors per track is: 26 for 256 byte sectors, 15 for 512 byte sectors, 8 for 1024 byte sectors.

5.2 CompuPro DISK1 CBIOS

The CompuPro DISKI CBIOS quite literally makes CP/M work. The CompuPro DISKI CBIOS uses a modified version of the CP/M DEBLOCK routines. The modification stems from the fact that multiple sector formats are supported. All CP/M disk transfers are 128 bytes in length, and a method for combining the 128 byte transfers into a single, transfer is required.

The description of tables and variables used in the CompuPro DISK1 CBIOS are key to its understanding; therefore the following paragraphs describe the key tables and variables.

The DPBASE table contains a CP/M Disk Parameter Header (DHP) for each logical disk drive. The DPH is described in the <u>CP/M</u> 2.0 Alteration <u>Guide</u>, but a few comments here are appropriate. The PDH is used mostly by CP/M, but four entries are of interest to the CompuPro DISK1 CBIOS -- the Translation Table Address, the Disk Parameter Block (DPB) Address, the Check Vector Address, and the Allocation Vector Address. The Check Vector Address and Allocation Vector

62

Address are mentioned here, because storage within the CompuPro DISKI CBIOS must be reserved for these CP/M tables.

The Translation Table Address is used to translate CP/M consecutive sectors into software interlaced external sectors. In order to maintain compatibility between single density disks, a six sector interlace table is used; but for other sector formats different tables are used.

The most important entry within the DPH is the Disk Parameter Block. This address points to a table -- one table for each disk type -- which describes the storage characteristics of the associated disk type. The <u>CP/M 2.0 Alteration</u> <u>Guide</u> describes the entries within the DPB, but the Guide does not describe why the CompuPro DISK1 CBIOS has defined the DPB values. The format of the CompuPro DISK1 CBIOS DPBs follows:

Disk type definition blocks for each particular mode. The format of these areas are as follows:

8 bit = Disk type code 16 bit = Sectors per track 8 bit = Block shift 8 bit = BS mask 8 bit = Extent mask 16 bit = Disk size/1024 - 1 16 bit = Directory size 16 bit = Allocation for directory 16 bit = Check area size 16 bit = Offset to first track

The Sector translation tables contain values which are CP/M compatible or compatible with other popular CP/M implementations.

Now that the description of the tables is complete, the key variables need to be described. The variables contain information about various stages of a disk transfer. The following variables:

ACTDSK	 Disk Selection Value
ACTTRK	 Track Number
ACTTYP	 Disk Type
ACTSEC	 Sector in Track

The information about the data contained within the host disk deblocking buffer is contained in a corresponding set of variables called HSTDSK, HSTTYP, HSTTRK, and HSTSEC. The SEKxxx variables contain the initial CP/M data transfer request. The variables might result in an actual physical transfer, or the data requested could be contained in the host disk deblocking buffer. Each time CP/M calls the WRITE routine, the C register contains a value which indicates on of the following:

> 0 -- Write to a allocated block 1 -- Write to the directory

2 - First write to a previously unallocated block

How the CompuPro DISK1 CBIOS uses these values and other variables reduces the number of unnecessary pre-reads.

The following paragraphs describe the differences between the CBIOS described in the <u>CP/M</u> <u>2.0</u> <u>Alteration</u> <u>Guide</u> and the CompuPro DISK1 CBIOS implementation. The reader should be especially familiar with Sections 6 and 12.

The SECTRAN routine differs from the Alteration Guide by testing register DE. If register DE is zero, then no sector translation is performed. Otherwise, DE contains the translation table address.

Since the CompuPro DISK1 CBIOS attempts to detect the density and number of sides of a floppy disk contains, the SELDSK diverges significantly from the Alteration Guide. When the SELDSK is invoked by CP/M, the disk selection value is saved. SELDSK calculates the DPH address, and the least significant of DE is tested for zero. If the bit is non-zero, then the disk type is extracted and saved, and the DPH address is returned.

The more complicated process begins when the bit is zero. The SELDSK routine calls TREAD to try and determine the floppy disk type. If TREAD returns with the zero flag set, then the type was determined. SELDSK then computes the appropriate DPB address and initializes the translation table and DPB address in the DPH.

The READ routine appears simplified, but this is a result of modularizing its code. This routine first calls the CHKBKD routine, which checks the disk type for single density floppy. If the disk is a single density floppy, then the READ routine jumps to the physical sector reading routine FINAL. If the disk is not a single density floppy, then the host buffer is filled by the FILL routine, and the appropriate 128 byte sector is moved to the user's buffer.

The WRITE routine is significantly more complicated than the READ routine. This complication results from the attempt to reduce the number of unnecessary pre-reads of the disk.

The WRITE routine calls CHKBKD to determine the disk type. If the disk type is a single density floppy, a jump to the physical WRITE routine is performed. If the disk type is not a single density, then the logic parallels the WRITE routine documented in the Alteration Guide.

CompuPro DISKI CBIOS is written fairly straight forward, and only two places are "sneaky". The first sneaky portion is in the FILL routine. The FILL routine returns two parameters on the stack: the host buffer address, and the caller's buffer address. The code to place these two addresses into the stack starts with the XTHL instruction. The other "sneaky" code is in SETUP. SETUP pushes the transfer routine address onto the stack so that the EXEC routine jumps directly to the appropriate disk transfer routine.

This concludes the description of the CompuPro DISKI CBIOS. If the reader wishes more detailed information, he should refer to the listings and source of the supplied CompuPro DISKI CBIOS.

6.0 <u>CompuPro CBIOS</u> Customization Guide

This portion of the manual describes a step-by-step method for installing and customizing the CompuPro released CBIOS. The following paragraphs and operations must be performed in a sequential manner.

6.1 Creating the CompuPro BOOT.hex File

The CompuPro BOOT.hex file is created by assembling the GBBOOT.asm file. Before assembling two equates must be altered: MSIZE and the controller's base port address. The released configuration has the following default values preset into the source:

MSIZE = 20k Controller Port Numbers = COh,...,C3h

The supplied MOVCPM.com will alter the memory size dependent locations and if the controller's port is set to the default this step can be by-passed.

6.2 Creating the CompuPro GBBIOS.hex file

If alterations to the CompuPro CBIOS are required; then the controller's port and MSIZE values must be set. Alterations to the CompuPro CBIOS are required if the user wishes to support unit record (CONSOLE, LIST, PUNCH and READER) which do not use the CompuPro "bit-banger", System Support 1, Interfacer 1/2, or Interfacer 3/4 Boards. The use of these serial interfaces are included within the released CompuPro CBIOS.


After the alterations to the source file(s) are made then a check to insure the resultant CBIOS is not larger than 1000 bytes is required. If the CBIOS is larger than 1000 bytes then the BIOSLN value must be altered appropriately. In addition, a cell within the MOVCPM.com file must be altered. The altered cell contains the CBIOS length (rounded to next 256 byte page). The location of this cell is 805H and 806H as shown in the following figure.


6.3 Understanding the CompuPro MOVCPM.com

The next step in creating the modified CompuPro CP/M 2.2 system is the understanding of how MOVCPM.com works and the key to how MOVCPM.com works is its structure.

The MOVCPM.com file is composed of two parts: a relocating program and a Page Relocatable (PRL) file. The relocating program occupies the first 700h bytes of the MOVCPM.com file and is of little concern. The PRL file on the other hand is of the utmost concern, because it contains not only the binary image of the CP/M system but also the relocating information.

A PRL file allows any byte in the program to have a constant value added to it. This constant is the page offset and is added to the high order byte of the instruction address. That is a sequence of byte C3 25 14 would have the page offset added to the 14 thus "relocating" jump target by a number of pages. In order for the relocating program to know which bytes to add the constant page offset to a bit map is appended to the binary image, one bit for each byte. In addition, there is a header which contains the binary portions length and offset. The header for the CP/M PRL has an additional field indicating the CBIOS's length.






It is important to note here that the above description applies only to the CompuPro released MOVCPM.com and not to other vendors. The unique way the CompuPro System Disks are layed out requires a unique MOVCPM.com and SYSGEN.com.

6.4 Creating the CPMxx.com file

The creation of the CPMxx.com file is a multi-step operation. The goal of this operation is to create a binary image which can be used by the SYSGEN.com program. The format of this image can be "SAVED" on a disk file for later input to the SYSGEN program. The format of this image is as follows:



In order to create this binary image MOVCPM, DDT, GBBOOT.hex, and GBBIOS.hex will be used. The following paragraphs describe the use of these files to create the required binary image.

The first step in building the binary image is to create a CP/M 2.2 relocated for the appropriate memory size. In the following examples we will illustrate using a 32K CP/M.

A>MOVCPM 32 *

•

đ

CONSTRUCTING 32K CP/M vers 2.2 READY FOR "SYSGEN" OR "SAVE 43 CPM32.com" A>SAVE 43 CPM32.com

We have now built a standard released CompuPro 32K CP/M 2.2 binary image on the file CPM32.com. The next step is to combine the GBBOOT.hex, GBBIOS.hex, and CPM32.com files into a new binary image. To do this one enters the following:

A>DDT CPM32.COM DDT VERS 2.2 NEXT PC 2C00 0100 -LB00 72B3 0B00 JMP JMP 72C3 0B03 • -f100,15FF,0 -----> Clear out old image -iGBBOOT.HEX -r800----> Bias of 800h NEXT PC 2000 0000 -iGBBIOS.HEX -hOB00,7000 ----> Compute bias -7B00 9B00 -r9B00

NEXT PC 2C00 0000

The next step is to do a quick verify that everything is in its proper place.

A>SAVE 43 CPM32X.COM

The new CP/M binary image is now on the CPM32X.com file and is ready for input into the SYSGEN program as follows:

A>SYSGEN CPM32X.com SYSGEN Version 2.2B

Destination drive name (or RETURN to terminate). B < -- drive # Destination on B, the type return.

Function complete. <-- new system disk has now been made

- Destination drive name (or RETURN to terminate). <-- RETURN to exit

đ

ħ

P

The system has now been written out on the specified disk and is ready for checkout. Some hints about checking out a new CP/M system. Be sure and check out the disk functions on a test disk before inserting a disk with needed information. Nothing is more upsetting than wiping out a disk by accident.

ALTERATION GUIDE FOR INTERFACER 1/2 I/O ROUTINES

The current version of CP/M-80 has routines that support the serial ports on **INTERFACER** 1/2 boards as the CONSOLE, LIST, and ULl devices. The PUNCH and READER routines are covered through the LIST port. The port addresses for these devices are shown in the table below. Since the **INTERFACER** 1/2 boards are configured under hardware control by programming shunts, the baud rates and serial parameters are not specified in the following code section.

DEVICE	PORT BASE	EQUATE
CONSOLE	00H	GBPO:
LIST	02H	GBP1:
READER/PUNCH	02H	GBP1:
UL1: LIST	04H	GBP2:

To alter the base port addresses, simply alter the equate statement value to the desired base.

INTERFACER 1/2 I/O ROUTINES

CompuPro Interfacer board equates.

£

;

;

;;

;

;

GBPO: EQU	0	;Serial port zero
• • • •		
GBP1: EQU	2	;Serial port one
GBP2: EQU	4	;Serial port two
GBDATA: EQU	0	;Data on even I/O unit
GBSTAT: EQU	1	;Status on odd I/O unit
GBTBMT: EQU	0000001Ъ	;Transmit buffer empty
GBDAV: EQU	0000010Ъ	;Data available
GBOPT: EQU	00000100ъ	;Optional status line
GBPE: EQU	00001000Ъ	;Parity error 1000 0000 - 6
GBOR: EQU	00010000Ъ	;Overrun error 0000 0001 : DIM: SOH
GBFE: EQU	0010000Ъ	Framing error
GBCC: EQU	01000000Ъ	;RS 232 CC input
GBCB: EQU	1000000ь	;RS 232 CB input
GBRIE: EQU	0000001Ъ	;Receiver interrupt enable
GBTIE: EQU	0000010Ъ	;Transmitter interrupt enable
GBCD: EQU	0000100Ъ	;RS 232 CD output
GBCA: EQU	00001000Ъ	;RS 232 CA output
GBTSB: EQU	00010000Ъ	Number of stop bits
GBNP: EQU	00100000Ъ	;No parity
GBEPS: EQU	0100000b	Even parity
GBNBI: EQU	10000000	number of bits/character
•		•

CONSOLE STATUS

This routine samples the Console status and returns the following values in the A register.

;	EXIT	A = 0 (zero), me	ans no character currently ready to read.
;		A = FFh (255), m	eans character currently ready to read.
CONST:	IN	GBPO+GBSTAT	;Input from port
	ANI	GBDAV	;Mask data available
	RZ		;If data not available

```
ORI
                OFFh
        RET
;
        CONSOLE
                        INPUT
;
;
        Read the next character into the A register, clearing the high order
;
        bit. If no character currently ready to read then wait for a character
;
        to arrive before returning.
;
;
;
        EXIT
                A = character read from terminal.
        IN
                GBP0+GBSTAT
CONIN:
        ANI
                GBDAV
        JZ
                CONIN
                                 ; If data not available
                GBPO+GBDATA
        IN
                7Fh
        ANI
        RET
;
        CONSOLE
;
                        OUTPUT
;
        Send a character to the console. If the console is not ready to receive
        a character wait until the console is ready.
:
;
        ENTR Y
                C = ASCII character to output to console.
CONOUT: IN
                GBP0+GBSTAT
        ANI
                GBTBMT
        JZ
                CONOUT
                                 ; If transmit buffer not empty
        MOV
                A,C
        OUT
                GBP0+GBDATA
        RET
;
        Punch
                    Output.
;
;
        Send a character to the punch device. If no punch device exists
;
        then immediately return.
;
        ENTRY
                C = ASCII character to output.
;
PUNCH:
                GBP1+GBSTAT
        IN
        ANI
                GBTBMT
        JZ
                PUNCH
                                 ;If transmit buffer full
        MOV
                A,C
        OUT
                GBP1+GBDATA
        RET
;
;
        Reader
                      Input.
;
        Read the next character from the currently assigned reader device
;
        into the A register.
;
;
        EXIT
                A = character read from the reader device.
;
READER: IN
                                 ;Input from port
                GBP1+GBSTAT
        ANI
                GBDAV
                                 :Mask data available
        JZ
                READER
                                ; If data not available
        IN
                GBP1+GBDATA
        RET
;
```

```
70
```

List Output. ; ; Send a character to the list device. If the list device is not ready ; to receive a character wait until the device is ready. : ; ENTRY C = ASCII character to be output. ; LIST: LDA IOBYTE ;Get IOBYTE status ANI OC OH ;Check for UL1: SUI OC OH JZ UL 1 LIST1: IN GBP1+GBSTAT Get status ANI GBCC+GBTBMT SUI GBTBMT LIST1 JNZ MOV A,C GBP1+GBDATA OUT RET ; UL1: ; LIST OUTPUT ; Send a character to the second interfacer ; ; UL1: IN GBP2+GBSTAT ;Get status ANI GBCC+GBTBMT SUI GBTBMT JNZ UL 1 MOV A,C OUT GBP2+GBDATA RET ; List Status. ; ; Return the ready status for the list device. ; ; : EXIT A = 0 (zero), list device is not ready to accept another character. ; A = FFh (255), list device is ready to accept a character. ; LISTST: LDA IOBYTE OC OH ANI ;Check for UL1: SUT 0COH JZ UL IST IN GBP1+GBSTAT LSTAT: GBCC+GBTBMT ANI SUI GBTBMT RZ ;If ready ORI **OFFh** RET UL1ST: IN GBP2+GBSTAT JMP LSTAT END

71

ALTERATION GUIDE FOR SYSTEM SUPPORT 1 I/O ROUTINES

The current version of CP/M-80 has routines that support the serial port on the SYSTEM SUPPORT 1 as the CONSOLE device and the serial ports on INTERFACER 1/2 boards as the LIST, and UL1 devices. The PUNCH and READER routines are covered through the LIST port. The port addresses for these devices are shown in the table below. The SYSTEM SUPPORT 1 board has a software programmable USART that must be initialized before it can be used. To alter the baud rates and the serial parameters, you must substitute new mode and command words in the sTINIT routine of the CONSOLE INITIALIZATION section below. (Refer to your SYSTEM SUPPORT 1 manual for these values.) Since the INTERFACER 1/2 boards are configured under hardware control by programming shunts, refer to the proper manual for modification settings.

Since the CONSOLE is the only device supported on the SYSTEM SUPPORT 1 board, this code only covers the CONSOLE I/O routines. To alter the LIST, READER/PUNCH, or UL1 code, refer to the ALTERATION GUIDE FOR INTERFACER 1/2 I/O ROUTINES.

DEVICE	PORT BASE	EQUATE
CONSOLE	50н	GBSS:
LIST	02H	GBP1:
READER/PUNCH	02H	GBP1:
UL1: LIST	04H	GBP2:

To alter the base port addresses, simply alter the equate statement value to the desired base.

IF

SYSTEM SUPPORT 1 CONSOLE I/O ROUTINE

;

;

CompuPro System Support 1 equates.

SYSSUP

GBSS:	EQU	50h	System Support starting port
GBMPO:	EQU	GBSS+0	Master PIC port 0
GBMP1:	EQU	GBSS+1	Master PIC port 1
GBSP0:	EQU	GBSS+2	Slave PIC port 0
GBSP1:	EQU	GBSS+3	;Slave PIC port 1
GBTO:	EQU	GBSS+4	Timer number 0
GBT1:	EQU	GBSS+5	Timer number 1
GBT 2:	EQU	GBSS+6	;Timer number 2
GBTC:	EQU	GBSS+7	;Timer control port
GBFPPD:	EQU	GBSS+8	;Floating point processor data port
GBFPPC:	EQU	GBSS+9	;Floating point processor command port
GBCLKC:	EQU	GBSS+10	Clock command port
GBCLKD:	EQU	GBSS+11	Clock data port
GBUD:	EQU	GBSS+12	;Uart data port
GBUS:	EQU	GBSS+13	;Uart status port
GBUM:	EQU	GBSS+14	;Uart modem port
GBUC:	EQU	GBSS+15	;Uart command port
SSDAV:	EQU	0000010Ъ	;System Support Data Available
SSTBMT:	EQU	0000001Ъ	;System Support Transmit Buffer Empty
;			
;	CONS	OLE INIT	IALIZATION
;			
;	This ro	utine performs th	ne initialization required by
SSDAV:	EQU EQU C O N S	00000010b 00000001b O L E I N I T	System Support Data Available System Support Transmit Buffer Empty I A L I Z A T I O N

the System Support USART.

•			· · · · · · · · · · · · · · · · · · ·
; sTINIT:			
	MVI	А,11101110Ъ	Async, 16x, 8 bits, no parity, even, 2 stops
	OUT	GBUM	Set up mode register 1
· ·	MVI	А, 01111110Ъ	;9600 baud
	OUT	GBUM	;Set up mode register 2
	MVI	A,00100111b	; Trans. on, dtr low, rec. on, no break,
	LIVT.	A, 001001110	
	0.1177	00.00	; no reset, rts low
	OUT	GBUC	;Set up command port
	RET		
5			
;	CONS	SOLE STA	TUS
;			
;			he Console status and returns the following
;	values	in the A regist	er.
;	EVTO	$\mathbf{A} = \mathbf{O} \left(\mathbf{a} + \mathbf{a} \right)$	1
5	EXIT		means no character currently ready to read.
;		A = FFh (255),	means character currently ready to read.
SCONST:			
	IN	GBUS	;Input from port
	ANI	SSDAV	;Mask data available
	RZ		;If data not available
	ORI	OFFH	
	RET		
;			
:	CONS	SOLE INP	11 m
			0 1
;			
;		ne next characte	
;	Read th		r into the A register, clearing the high order
	Read th bit.]	If no character	r into the A register, clearing the high order currently ready to read then wait for a charact
	Read th bit.]		r into the A register, clearing the high order currently ready to read then wait for a charact
	Read th bit. 1 to arri	If no character ive before retur	r into the A register, clearing the high order currently ready to read then wait for a charact ning.
; ; ;	Read th bit.]	If no character ive before retur	r into the A register, clearing the high order currently ready to read then wait for a charact
	Read th bit.] to arri EXIT	<pre>If no character ive before retur A = character</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal.
	Read th bit. 1 to arri EXIT IN	<pre>If no character ive before retur A = character GBUS</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning.
	Read th bit. I to arri EXIT IN ANI	<pre>If no character ive before retur A = character GBUS SSDAV</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal.
; ; ;	Read th bit.] to arri EXIT IN ANI JZ	<pre>If no character ive before retur A = character GBUS SSDAV sCONIN</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal.
; ; ;	Read th bit. I to arri EXIT IN ANI	<pre>If no character ive before retur A = character GBUS SSDAV sCONIN GBUD</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal.
	Read th bit.] to arri EXIT IN ANI JZ	<pre>If no character ive before retur A = character GBUS SSDAV sCONIN</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal.
	Read th bit. 1 to arri EXIT IN ANI JZ IN	<pre>If no character ive before retur A = character GBUS SSDAV sCONIN GBUD</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal.
CONIN:	Read th bit. I to arri EXIT IN ANI JZ IN ANI	<pre>If no character ive before retur A = character GBUS SSDAV sCONIN GBUD</pre>	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal.
CONIN:	Read th bit. I to arri EXIT IN ANI JZ IN ANI	If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart
	Read th bit. I to arri EXIT IN ANI JZ IN ANI RET	If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart
SCONIN:	Read th bit. I to arri EXIT IN ANI JZ IN ANI RET C O N S	If no character ive before return A = character GBUS SSDAV SCONIN GBUD 7Fh S O L E O U T. 1	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart
CONIN:	Read th bit. I to arri EXIT IN ANI JZ IN ANI RET C O N S Send a	If no character ive before return A = character GBUS SSDAV SCONIN GBUD 7Fh S O L E O U T. character to the	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart PUT e console. If the console is not ready to rece
CONIN:	Read th bit. I to arri EXIT IN ANI JZ IN ANI RET C O N S Send a	If no character ive before return A = character GBUS SSDAV SCONIN GBUD 7Fh S O L E O U T. character to the	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara	If no character ive before return A = character GBUS SSDAV SCONIN GBUD 7Fh S O L E O U T 1 character to the acter wait until	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready.</pre>
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY	If no character ive before return A = character GBUS SSDAV SCONIN GBUD 7Fh S O L E O U T 1 character to the acter wait until	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart PUT e console. If the console is not ready to rece
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY	If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T 1 character to the acter wait until C = ASCII chara	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart PUT e console. If the console is not ready to rece the console is ready. acter to output to console.
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN	If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T 1 character to the acter wait until C = ASCII chara GBUS	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready. acter to output to console. ;Get uart status</pre>
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN ANI	If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T. character to the acter wait until C = ASCII chara GBUS SSTBMT	r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart PUT e console. If the console is not ready to rece the console is ready. acter to output to console.
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN ANI JZ	If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T. character to the acter wait until C = ASCII chara GBUS SSTBMT sCONOUT	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready. acter to output to console. ;Get uart status</pre>
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN ANI JZ MOV	<pre>If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T : character to the acter wait until C = ASCII chara GBUS SSTBMT sCONOUT A,C</pre>	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready. acter to output to console. ;Get uart status</pre>
SCONIN:	Read th bit. J to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN ANI JZ MOV OUT	If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T. character to the acter wait until C = ASCII chara GBUS SSTBMT sCONOUT	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready. acter to output to console. ;Get uart status</pre>
CONIN:	Read th bit. 1 to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN ANI JZ MOV	<pre>If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T : character to the acter wait until C = ASCII chara GBUS SSTBMT sCONOUT A,C</pre>	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready. acter to output to console. ;Get uart status</pre>
CONIN:	Read th bit. J to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN ANI JZ MOV OUT	<pre>If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T : character to the acter wait until C = ASCII chara GBUS SSTBMT sCONOUT A,C</pre>	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready. acter to output to console. ;Get uart status</pre>
CONIN:	Read th bit. J to arri EXIT IN ANI JZ IN ANI RET C O N S Send a a chara ENTRY IN ANI JZ MOV OUT	<pre>If no character ive before return A = character GBUS SSDAV sCONIN GBUD 7Fh S O L E O U T : character to the acter wait until C = ASCII chara GBUS SSTBMT sCONOUT A,C</pre>	<pre>r into the A register, clearing the high order currently ready to read then wait for a charact ning. read from terminal. ;Get status from uart P U T e console. If the console is not ready to rece the console is ready. acter to output to console. ;Get uart status</pre>

ALTERATION GUIDE FOR INTERFACER 3/4 I/O ROUTINES

The current version of CP/M-80 has routines that support the serial ports on the INTEFACER 3/4 as the CONSOLE, LIST, and UL1 devices. The PUNCH and READER routines are covered through the LIST port of the INTEFACER 1/2 code. The port addresses for the INTERFACER 3/4 are 10H-17H. The USER number for these devices are shown in the table below. The INTERFACER 3/4 board has software programmable USARTs that must be initialized before it can be used. To alter the baud rates and the serial parameters, you must substitute new mode and command words in the I3INIT routine of the CONSOLE INITIALIZATION section below. (Refer to your INTERFACER 3/4 manual for these values.)

DEVICE	PORT BASE	USER NUMBER]	EQUATE
CONSOLE	1 OH	#7		CON:
LIST	10H	#6		PRN:
READER/PUNCH	02H	NONE		GBP1:
UL1: LIST	10H	#5		ULS:

To alter the base port addresses, simply alter the GBI3: equate statement value to the desired base. To alter the USER NUMBER, simply alter the CON:, PRN:, or ULS: equate statement to the desired USER.

INTERFACER 3/4 CONSOLE I/O ROUTINE

	IF	INTER 3	
;	CompuPr	o Interfacer 3/4	support routines
GBI3:	EQU	10h	;Interfacer 3/4 Base address
GBI3D:	EQU	GBI3+0	;Uart data location
GBI3S:	EQU	GBI3+1	;Uart status
GBI3M:	EQU	GBI3+2	;Uart mode register
GBI 3C:	EQU	GBI3+3	;Uart command register
GBI3U:	EQU	GBI3+7	;User select register
GBI3DV:	EQU	0000010Ъ	;Interfacer 3/4 Data Available
GBI3MT:	EQU	0000001Ъ	;Interfacer 3/4 Transmit Buffer Empty
GBI3DS:	EQU	1000000Ъ	;Interfacer 3/4 Data Set Ready
CON:	EQU	7	;Interfacer 3/4 Console Select
PRN:	EQU	6	;Interfacer 3/4 Printer Select
ULS:	EQU	5	;Interfacer 3/4 ULl Select
;			
;	CONS	OLE INIT	ΙΑΙΙΖΑΤΙΟΝ
;			
;	This ro	utine performs t	ne initialization required by the Interfacer 3/4.
;			
I3INIT:			
	MVI	A,CON	;Console select
	OUT	GBI 3U	;Select Uart 7 🚈
	MVI	А,11101110Ъ	Async, 16x, 8 bits, no parity, 2 stops
	OUT	GBI 3M	;Set up mode register l
	MVI	А,01111110Ъ	;9600 baud
	OUT	GBI 3M	;Set up mode register 2
	MVI	А,00100111Ъ	;Trans. on, dtr low, rec. on, no break,
			; no reset, rts low
	OUT	GBI 3C	;Set up command port
	MVI	A, PRN	;Printer Select
	OUT 🖙	GBI 3U	;Select Uart 0

Async, 16x, 8 bits, no parity, 2 stops MVI A,11101110b OUT GBT 3M ;Set up mode register 1 А.01111110Ъ :9600 baud MVT OUT GBT 3M ;Set up mode register 2 MVT A.00100111b :Trans. on, dtr low, rec. on, no break, no reset, rts low OUT GBI 3C ;Set up command port ;User list 1 Select MVT A.ULS OUT GBI 3U :Select Uart 0 ----MVT А,11101110Ъ ;Async, 16x, 8 bits, no parity, 2 stops OUT GBI 3M ;Set up mode register 1 MVI A,01111110b ;9600 baud OUT GBI 3M :Set up mode register 2 MVT A,00100111b ;Trans. on, dtr low, rec. on, no break, no reset, rts low OUT GBI 3C ;Set up command port RET ; CONSOLE STATUS ; ; This routine samples the Console status and returns the following ; values in the A register. ; ; EXIT ; A = 0 (zero), means no character currently ready to read. A = FFh (255), means character currently ready to read. **I** 3CONST: MVI A.CON OUT GBI 3U ΤN GBI3S ;Input from port GBI 3DV ANT ;Mask data available RZ ; If data not available ORT OFFH RET ; CONSOLE INPUT ; ; Read the next character into the A register, clearing the high order ; bit. If no character currently ready to read then wait for a character ; to arrive before returning. ; ; EXIT A = character read from terminal. : T 3CONTN: MVI A, CON OUT GBI3U IN GBI3S Get status from uart ANI GBI 3DV JZ I 3CONIN IN GBI 3D ANI 7Fh RET ; CONSOLE ; ОИТРИТ ; ; Send a character to the console. If the console is not ready to receive a character wait until the console is ready. ;

;			· ·		
;	ENTR Y	C = ASCII charac	ter to output to co	nsole.	
I 3CONOU	T:		•		
	MVI	A,CON	·		
					· · · · · · · · · · · · · · · · · · ·
·	OUT	GBI3U			
	IN	GB13S	Get uart status		
1	ANI	GBI 3MT	;Test if buffer emp	oty	· •
	JZ	I 3CONOUT	2		
	MOV	A,C			
	OUT	GBI 3D			
	RET				
;		•			
,	T 1 0 1	0			
9	LISU	Output.			
;	·				
;			list device. If th		is not ready
;	to rece	ive a character w	wait until the devic	e is ready.	
;					
;	ENTRY	C = ASCII charac	ter to be output.		
I3LIST:	L.DA	IOBYTE	Get IOBYTE status		
1001011	ANI	OCOH	;Check for UL1:		1
	SUI	OCOH	, oneck for obf.		
	MVI	A, ULS		1	· · · · · · · · · · · · · · · · · · ·
	JZ	I JUL 1			
	MVI	A, PRN	· .	and the second	
I 3UL 1:	OUT	GBI 3U			
I3LST1:	IN	GBI3S			
	ANI	GBI 3MT+GBI 3DS			
	SUI	GBI3MT+GBI3DS			
	JNZ	I 3LST 1			
	MOV	A,C			· · · · ·
	OUT	GBI 3D		•	
	RET				
.;				1	
;	List	Status.			
;			•		
;	Return	the ready status	for the list device	•	
:				and the second second	
· •	EXIT	A = 0 (zero) 1	ist device is not re	adv to accent	another charac.
•			list device is ready		
• • • • • • • • •	TDA		LIST device is ready	to accept a c	naracter -
I3LST:	LDA	IOBYTE		л. -	
	ANI		;Check for UL1:		
	SUI	OCOH			
	MVI	A,ULS			
÷.,	JZ	I3LS1			
	MVI	A, PRN			
I3LS1:	OUT	GBI 3U		:	
	IN	GBI3S			
11 A.	ANI	GBI 3MT+GBI 3DS			
	SUI	GBI3MT+GBI3DS			
	MVI	A, OFFH		· · · · ·	,
	RZ				
	XRA	Α			
	RET				
	•		Constant Constant		
	ENDIF				

DISCLAIMER

Godbout Electronics makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Godbout Electronics reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Godbout Electronics to notify any person of such revision or changes.

;CBIOS - Sorcim CompuPro CP/M 2.2 CBIOS. CBIOS ; : CompuPro Sorcim Corp. ; Oakland, CA Santa Clara, CA ; : ; This product is a copyright program product of Sorcim Corp. and is supplied for use with the CompuPro ; Disk controllers. Version number: 2.2K : 80-10-27 Ver 2.2A Ver 2.2E : 81-03-05 Seek fixes. dwd. : 81-03-30 Ver 2.2F Add Bit Banger. phm. ; 81-04-25 Ver 2.2G Add System Support, two list devs. bdg. : 81-05-21 Ver 2.2H Add flushing fixes. dwd 81-09-08 Ver 2.2J Add Interfacer 3 support routines. bdg. : 81-10-26 Ver 2.2K Add list device for interfacer 3. bdg. Fix deblocking in SETTRK ; The following code is supplied to customers who purchase a hard/floppy disk system from CompuPro. The intent of the following code is to illustrate ; how to create a CBIOS for the user supplied ; ;+ CP/M 2.2. Lines of code beginning with ";+" were ;+ modified for assembly with Digital Research's ASM :+ assembler. Syntax changes and comments can be found ;+ near the modified lines. ; ; CompuPro IEEE 696 Floppy Disk Controller. CompuPro IEEE 696 chassis and motherboards. ; CompuPro IEEE 696 Dual Processor board. CompuPro IEEE 696 RAM 20 boards (2). ; CompuPro IEEE 696 Interfacer I (assigned port 0 thru 3). ; OPARM: EOU ;Memory size in Kbytes, or Bios load address 32 VERS: EOU 22 CBIOSV: EQU 11 ;CBIOS revision level (2.2K)

FALSE:	EQU	0.		
TRUE:	EQU	NOT FALSE		
z80:	EQU	FALSE	;Set to true if processor is Z80.	
C8080:	EQU	not Z80	;Otherwise processor is 8080 type.	
HARD:	EQU	FALSE	;Set to true if hard disk code	
BANG:	EQU	TRUE	;False to eliminate Bit Banger.	
SYSSUP:	•	TRUE	;Set to true to include System Sup	
INTER 3:	EQU	TRUE	;Set to true to include Interfacer	3 support
B TOOL N.	ROIL	01.0007	Dies lasth	· · ·
BIOSLN:	тón	01000H	;Bios length	
CR:	EQU	ODh		
LF:	EQU	OAh		
DELCNT:	•	5*1000	;Delay count for 5 Mhz CPU	
· · · · · · · · · · · · · · · · · · ·	- •		,,	
K:	EQU	1024		4 *
;+	IF	OPARM < (64+2)		
option:		false		
	if	oparm/(64+1)		
option:		true		
	endif			
	if	not option		
MSIZE:	EQU	OPARM	;Size of CP/M memory	
BIOS:	EQU	MSIZE*K-BIOSLN		
LWAMEM:	•	MSIZE*K-1	,	
	ENDIF			
;+	IF	OPARM > (64+1)	;If PRL generation	
•	if	option		
		-		
MSIZE:	EQU	(OPARM+BIOSLN)/H	•	
BIOS:	EQU	OPARM	;Start of CP/M jump table	
LWAMEM:	•	OPARM+BIOSLN-1		
BDOS:	ENDIF	PTOC-02006-46	PDOC cotors addat	
CCP:	EQU EQU	BIOS-OE00h+6 BIOS-1600h	;BDOS entry point	
	БQU	B102-100011		
;	Page Zer	ro Definitions.		
		-	en e	
IOBYTE:	•	3	;Location of IOBYTE	
CDISK:	EQU	4	;Location of current disk	
BIORAM:	•	40h	;16 ram cells	
OPTS:	EQU	BIORAM BIORAM+1	;GBC DISK1 board switch options ;GBC (cell before TICK)	
TICK:	EQU	BIORAM+2	GBC Sample period	
DBUF:	EQU	80h	;Default sector buffer	
	-40	• •	,	
;	CP/M to	host disk consta	ants	
UCTC 17 -	ROII	1024	Blocking/Deblocking buffer size	
HSTSIZ: CPMSIB:	•	1024	Standard sectors in block	
OTHOTO:	10 UU	1024/120	Jocandaru Sectors III DIOCK	

ş

CIMPIP: EQU	1024/120	;Standard sectors in block
FPYSIB: EQU	2048/128	;Sectors in floppy disk block

;			ol block equates which define the
;			maximum storage capability of each
;	disk ty	vpe•	
DSKS1:	EQU	0	;Single density, single sided.
DSKS2:	EQU	1	;Single density, double sided.
DS KD 1:	EQU	2	;Double density, single sided.
DSKD2:	EQU	3	;Double density, double sided.
DS KD 3:	•	4	Double density, single sided
DSKD4:	EQU	5	;Double density, double sided
	EQU	6	;Double density, single sided
DSKD6:	•	7	;Double density, double sided
MAXFTP:		DSKD6	;Maximum floppy type
DSK8S1:	•	8	;SA 1002 and first half SA 1004
DS K8S 2:	•	9	;last half SA 1004.
DSK8M1:	•	10	;First half of Memorex 8 inch drive
DSK8M2:	•	11	Last half of Memorex 8 inch drive
2011011	240		yhadd mail of memorem of memory allos
S1DSM:	EQU	((77-2)	*26)/CPMSIB
S 2DSM :	EQU	((77-2)	*2*26)/FPYSIB
D1DSM:	EQU	((77-2)	*2*26)/FPYSIB
D2DSM:	EQU	((77-2)	*2*2*26)/FPYSIB
D3DSM:	EQU	((77-2)	*4*15)/FPYSIB
D4DSM:	EQU	((77-2))	*2*4*15)/FPYSIB
D 5DSM:	EQU	((77-2))	*8*8)/FPYSIB
D 6DSM :	EQU	((77-2)	*2*8*8)/FPYSIB
;	BDOS co	onstants (on entry to write
•			
WRALL:	EQU	0	;write to allocated
WRDIR:	EQU	1	;write to directory
WRUAL:	EQU	2	;write to unallocated
			sting (sector) Blacks for dick drives
;			ating Control Blocks for disk drives
;			hese disk control blocks are as follows:
;			anslation table.
;			area for CP/M.
;		s = -> DI	
;			rameter block.
;			eck vector.
;	10 Dits	a = -> a I	location vector.
NDSK:	SET	0	;Number of disk drives
NOHRD:	SET	Õ	Number of hard disk drives
NOFDD:	SET	0	;Number of floppy disk drives
ALVS:	SET	Õ	;Allocation vector size
CSVS:	SET	0	;Check vector size
			-
;		.	ump table defines the entry points
;	into th	e CBIOS	for use by CP/M and other external
	into th routine	e CBIOS : s; therfo	for use by CP/M and other external ore the order of these jump cannot
;	into th routine be modi	e CBIOS s; therfo fied. T	for use by CP/M and other external ore the order of these jump cannot he location of these jumps can only
;	into th routine be modi	e CBIOS s; therf fied. T fied by	for use by CP/M and other external ore the order of these jump cannot

ţ

	ORG	BIOS	
	JMP	CBOOT	;Cold boot
	JMP	WBOOT	Warm boot
J \$CST	JMP	CONST	;Console status (input)
J\$CIN	JMP	CONIN	;Console input
J \$COUT	JMP	CONOUT	;Console output
J\$LIST	JMP	LIST	;List output
0 YDIDI	JMP	PUNCH	;Punch output
	JMP	READER	;Reader input
	JMP	HOME	;Set track to zero
	JMP	SELDSK	;Select disk unit
	JMP	SETTRK	;Set track
	JMP	SETSEC	;Set sector
	JMP	SETDMA	;Set Disk Memory Address
	JMP		;Read from disk
	JMP	READ WRITE	;Write onto disk
T ÓT OM			-
J \$LST	JMP	LISTST	;List status (output)
والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع	JMP	SECTRN	Translate sector number
	JMP JMP	SETNUM SETXAD	;Set number of sectors to read ;Set extended address bank.
			, see extended address bank
;	Extend	ded bank ac	ddresses.
CXADR:	EQU	00h	;CP/M Bank
BXADR:	EQU	00h	BIOS Bank
	• .		
;	Disk 3	Input / Out	put port assignments.
FDPORT	EQU	OC Oh	;Base port address for Controlle
FDCS	EQU	FDPORT	;Status register
FDCD	EQU	FDPORT+1	l ;Data register
DMA	EQU	FDPORT+2	2 ;Dma address (when write)
INTS	EQU	FDPORT+2	2 ;Status Register (when read)
SER	EQU	FDPORT+3	3 ;Serial port
;	Contro	oller funct	tion definitions
F \$S PEC	equ	03	;Specify
F\$DSTS	equ	04	Drive status
F \$WRT	equ	05	;Write data
F \$RDAT	equ	06	;Read data
F \$RECA		07	;recalibrate
F \$RSTS	equ equ	08	;Read status
F\$DRID	equ equ	10	Read ID
F \$SEEK	equ equ	15	;Seek
- YUUUK	eyu	1.7	, DEEK
;	Disk (drive const	
;	To -1	tor ston -	ate times from the selected 8 ms to a
;			
;	lower	rate, simp	ply comment out (";") the 8 ms rate and

remove the ";" from in front of the faster rate. ; 8 ms step rate is selected as shipped. ; STEPR: equ 8 ;Shugart SA 800 or other 8 ms drive 3 ms step rate for QUME and other drives with 3 ms step ; rates should be set for 4 ms due to problem in 8272 and ; 765A controller chip. ; ;4 ms step rate ;STEPR: equ 4 SRT: equ 16-STEPR :Controller value HUT: 240/16 ;Head unload = 240 ms equ HDLT: 35 :Head load = 35 msequ ND: 0Ъ ;Set DMA mode equ : 7 6 5 4 3 2 1 0 ; ; ST0 SE EC NR HD IC US ; ____+___+ ; () | DE | OR ST1 O | ND | NW | MA | ; EN ; ST2 ① | CM | DD | WC | SH | SN | BC ; | MD ; ST3 | FT | WP | RY | TO | TS | HD | ; US +---+ •+• ; ; IC - Interrupt code. ; 00 - Normal termination by TC signal. ; 01 - Abnormal termination. ; 10 - Invalid command. 11 - Abnormal termination (READY dropped). : ; SE - Seek end, inticates end of seek. EC - Equipment Check. ; NR - Not ready. HD - State of the head select. : ; US - State of the unit select. ; ; EN - End of Cylinder, Read EOT sector. ; ; DE - CRC error in ID or data fields. ; OR - Over run. ND - No Data. ; NW - Not writable (write protect detected) ; ; MA - Missing address mark. ; ; CM - Control Mark (deleted data address mark). ;

;	DD - CRC error in data field.
;	WC - Wrong cylinder.
;	SH - Scan equal hit.
; '	SN - Scan not satisfied.
;	BC - Bad cylinder.
;	MD - Missing data mark.
; ;	FT - Fault.
; ;	WP - Write protect signal.
;	RY - Ready.
;	TO - Track zero.
;	TS - Two sided disk is inserted.
;	Morrow Designs Hard Disk Controller Equates.
•	
HDPORT:	EQU 050h ;Base port address
HDSTAT:	•
HDCMD:	EQU HDPORT+1 ;Command channel
HDFNC:	EQU HDPORT+2 ;Function
HDDATA:	EQU HDPORT+3 ;Data port
;	IN HDSTAT 7 6 5 4 3 2 1 0
;	
; .	Halt <+
;	ILEVEL <+ NREADY <+
; ;	NKEADI <+
;	TIMOUT <+
;	COMPLT <+
;	OPDONE <+
;	TRACK0 <+
;	
;	IN HDCMD 7 6 5 4 3 2 1 0
;	
;	R1 <+
;	R0 <+ RETRY <+
;	SDONE <+
;	SDONE (
;	OUT HDSTAT 7 6 5 4 3 2 1 0
;	
;	WPROT <+
;	DSKCLK <+
;	RUN <+
;	FRENBL <+

; OUT HDFNC 7 6 5 3 0 ; 4 2 1 L 1 1 Ł ; ; NHEAD < ; DIR ; NSTEP <-DRIVE <--; Hard disk commands (OUT ; HDCMD). H\$RBDT: EQU 00h ;reset buffer pointer (data) H\$RSDT: EQU 01h ;Read sector data 03h H\$RSHD: EQU :Read sector header H\$WSDT: EQU 05h Write sector data H\$WSHD: EQU 07h ;Write sector header H\$RHPT: EQU 08h Reset header pointer; ENDIF ; STEPMS: DB (SRT SHL 4)+0 Sector Translation Tables. ; XTABLE: DW XLTS ;Single 128 DW XLTD1 ;Double 256 DW XLTD2 :Double 512 DW XLTD 3 ;Double 1024 XLTS: DB 0, 6, 12, 18, 24, 4, 10, 16, 22, 2, 8, 14, 20 DB 1,7,13,19,25,5,11,17,23,3,9,15,21 XLTD1: DB 0, 1,18,19,36,37, 2, 3,20,21,38,39 4, 5,22,23,40,41, 6, 7,24,25,42,43 DB DB 8, 9, 26, 27, 44, 45, 10, 11, 28, 29, 46, 47 DB 12,13,30,31,48,49,14,15,32,33,50,51 DB 16,17,34,35 0, 1, 2, 3, 16, 17, 18, 19 XLTD2: DB DB 32, 33, 34, 35, 48, 49, 50, 51 DB 4, 5, 6, 7,20,21,22,23 DB 36, 37, 38, 39, 52, 53, 54, 55 DB 8, 9,10,11,24,25,26,27 DB 40, 41, 42, 43, 56, 57, 58, 59 DB 12,13,14,15,28,29,30,31 DB 44,45,46,47 XLTD3: DB 0, 1, 2, 3, 4, 5, 6, 7 DB 24, 25, 26, 27, 28, 29, 30, 31 DB 48,49,50,51,52,53,54,55 8, 9, 10, 11, 12, 13, 14, 15 DB DB 32, 33, 34, 35, 36, 37, 38, 39 DB 56, 57, 58, 59, 60, 61, 62, 63 DB 16,17,18,19,20,21,22,23 DB 40, 41, 42, 43, 44, 45, 46, 47

;	Disk se	lection masks. A B C D E F G H
DSKMSK:	DB	A B C D E F G H OOh, O1h, O2h, O3h, O0h, O0h, O0h, O0h I J K L M N O P
5	Control	Blocks for disk drives
DPBASE:		
ndsk	set	ndsk+l
nuon	dw	xlts,0,0,0,dirbuf,dpbsl+l,csv+csvs,alv+alvs
nofdd	set	nofdd+1
CSVS	set	csvs+(256/4)
alvs	set	alvs+((d6dsm+7)/8)
ndsk	set	ndsk+1
	dw	xlts,0,0,0,dirbuf,dpbsl+l,csv+csvs,alv+alvs
nofdd	set	nofdd+1
CSVS	set	csvs+(256/4)
alvs	set	alvs+((d6dsm+7)/8)
ndsk	set	ndsk+1
	dw	xlts,0,0,0,dirbuf,dpbsl+l,csv+csvs,alv+alvs
nofdd	set	nofdd+1
CSVS	set	csvs+(256/4)
alvs	set	alvs+((d6dsm+7)/8)
nd sk	set	ndsk+l
<i>,</i>	dw	xlts,0,0,0,dirbuf,dpbsl+l,csv+csvs,alv+alvs
nofdd	set	nofdd+1
CSVS	set	csvs+(256/4)
alvs	set	alvs+((d6dsm+7)/8)
	IF	HARD
	ENDIF	
•		pe definition blocks for each particular mode.
;	DISK LY	pe definition blocks for each particular mode.
DPBS1:		;Single density, single sided.
	db	dsks l
	dw	26
	db	3,7,0
	dw	sldsm-1,64-1
	db	11000000Ъ,0000000Ъ
	dw	(64+3)/4
	dw	2
DPBS2:		;Single density, double sided.
	db	dsks2
	dw	26
	db	4,15,1
	dw	s2dsm-1,128-1
	db	11000000Ъ,0000000Ъ
	dw	(128+3)/4
	dw	2*2

DPBD1:		;Double density, single sided.
	11.	1-1-11
	db	dskdl
	dw	2*26
	db	4,15,0
	dw	dldsm-1,128-1
	db	11000000b,0000000b
	dw	(128+3) /4 2
	dw	2
DPBD2:		;Double density, double sided.
	11.	1 - 1 - 10
	db	dskd2
	dw	2*26
	db	4,15,0 d2dam_1_256_1
	dw db	d2dsm-1,256-1
	dw	11110000Ъ,0000000Ъ (256+3)/4
	dw	2*2
	đw	22
DPBD3:		;Double density, single sided.
	db	dskd3
	dw	4*15
	db	4,15,0
	dw	d3dsm-1,128-1
	db	11000000Ъ,0000000Ъ
	dw	(128+3)/4
	dw	2
DPBD4:		;Double density, double sided.
	db	dskd4
	dw	4*15
	db	4,15,0
	dw	d4dsm-1,256-1
	db	11110000Ъ,0000000Ъ
	dw	(256+3)/4
	dw	2*2
DPBD5:		;Double density, single sided.
	11.	
	db	dskd5
	dw	8*8
	db	4,15,0
	dw	d5dsm-1,128-1
	db	11000000b,00000000b
	dw dw	(128+3)/4
	uw.	6
DPBD6:		;Double density, double sided.
	db	dskd6
	dw	8*8
	db	4,15,0

d6dsm-1,256-1 dw db 11110000Ъ.00000000Ъ (256+3)/4 dw dw 2*2 HARD IF DPBS81: ;Shugart SA 1000, first half. DPBS82: ;Shugart Sa 1000, last half. DPBM 81: ;Memorex 8 inch. first half. ;Memorex 8 inch. last half. DPBM82: ENDIF CompuPro Interfacer board equates. ; GBP 0: EOU 0 ;Serial port zero GBP1: EOU 2 ;Serial port one GBP2: EQU 4 ;Serial port two 0 GBDATA: EQU ;Data on even I/O unit Status on odd I/O unit GBSTAT: EQU 1 0000001Ъ GBTBMT: EOU :Transmit buffer empty 0000010Ъ :Data available GBDAV: EOU GBOPT: EOU 00000100Ъ :Optional status line GBPE: EOU 00001000Ъ ;Parity error GBOR: EQU 00010000Ъ :Overrun error GBFE: EQU 0010000Ъ :Framing error GBCC: 0100000Ъ ;RS 232 CC input EQU GBCB: EOU 1000000Ъ :RS 232 CB input GBRIE: EQU 0000001Ъ ;Receiver interrupt enable GBTIE: EOU 0000010Ъ ;Transmitter interrupt enable GBCD: EQU 00000100ъ ;RS 232 CD output GBCA: EQU 00001000Ъ :RS 232 CA output GBTSB: EQU 00010000Ъ ;Number of stop bits GBNP: EQU 0010000Ъ ;No parity GBEPS: EQU 0100000Ъ ;Even parity GBNBI: EQU 1000000Ъ ;number of bits/character ; CONSOLE STATUS ; : This routine samples the Console status and returns the ; following values in the A register. ; ; EXIT A = 0 (zero), means no character ; currently ready to read. ; ; A = FFh (255), means character ; currently ready to read. ; CONST: IN GBP0+GBSTAT ;Input from port ANI GBDAV :Mask data available R7. ; If data not available ORI **OFFh** RET

; CONSOLE INPUT ; : Read the next character into the A register, clearing ; the high order bit. If no character currently ready to ; read then wait for a character to arrive before returning. ; : EXTT ; A = character read from terminal.CONIN: GBP0+GBSTAT IN ANT GBDA V JZ CONIN :If data not available GBPO+GBDATA IN ANI 7Fh RET ; CONSOLE OUTPUT ; ; Send a character to the console. If the console : is not ready to receive a character wait until : the console is ready. ; ; ENTR Y C = ASCII character to output to console. ; CONOUT: IN GBP0+GBSTAT ANI GBTBMT JZ CONOUT ;If transmit buffer not empty MOV A,C GBP0+GBDATA OUT RET ; Punch Output. ; ; Send a character to the punch device. If no punch device exists then immediately return. ; ; ENTR Y ; C = ASCII character to output. PUNCH: IN GBP1+GBSTAT ANT GBTBMT JZ PUNCH :If transmit buffer full MOV A,C OUT GBP1+GBDATA RET ; Reader Input. Read the next character from the currently assigned reader device into the A register. ; ; EXIT A = character read from the reader device.; READER: IN GBP1+GBSTAT ;Input from port ANI GBDAV ;Mask data available JZ READER ; If data not available

GBP1+GBDATA IN RET ; ; List Output. ; Send a character to the list device. If the list ; device is not ready to receive a character wait ; until the device is ready. ; ; ENTR Y C = ASCII character to be output. ; ;Get IOBYTE status LIST: LDA IOBYTE ANI OC OH ;Check for UL1: SIIT OC OH JZ UL 1 LIST1: IN GBP1+GBSTAT ;Get status GBCC+GBTBMT ANI SUI GBTBMT JNZ LIST1 MOV A,C OUT GBP1+GBDATA RET ; UL1: LIST OUTPUT ; ; Send a character to the second interfacer ; ; UL1: IN GBP2+GBSTAT ;Get status ANI GBCC+GBTBMT SUI GBTBMT JNZ UL 1 MOV A,C OUT GBP2+GBDATA RET ; List Status. ; ; Return the ready status for the list device. EXIT A = 0 (zero), list device is not ready to accept another character. A = FFh (255), list device is ready to accept ; a character. ; LISTST: LDA IOBYTE ANI OC OH ;Ceck for UL1: SUI OC OH JZ UL 1ST GBP1+GBSTAT IN LSTAT: ANI GBCC+GBTBMT SUI GBTBMT RZ ;If ready ORI **OFFh** RET

UL1ST:	IN JMP	GBP2+GBSTAT LSTAT				
	IF	BANG				
;		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -				
; ;+ ;	TITLE Bit Ban	'Bit Banger for ger for CompuPro		o DISK1'		
, 81-03	-28	phm				
;		bits, no. parity				
3		Hz 8085, use 300				
;	For 5 M		Baud.			
;	Normal	bit timings.	T TC	v		
;	Baud	uSec/bit	TIC	5MHz	1. M. T. M.	
\$ •	4800	208	2MH2 <<<	25		
;	2400	416	18	46		
;	1200	833	38	92		
;	600	1667	75	216		
;	300	3333	102	>>>	,	
;	110	can't	>>>	>>>		
;						
; ; ; ;	that we counts:	tion on higher r can only adjust Unless number > e percent.	speed b	y integral	TICK	
; ; ; ;	so be v Baud = Cycle =	for the Bit Bang ery careful if c Bit per second Machine cycle (l/n of a bit ti	hanges a of seria clock pe	re contemp: 1 data. riod, T-Sta	lated. ate).	
;	1200 ba	ud = 833 u	Sec/bit			
;	* 2 MHz	= 1667	cycles/b	it		
;	/ 16 sa	mple rate= 104	cycles/T	ic		
yBANG:	EQU	SER ;Serial	bit lat	ch port	ne g Anna A	
samp:	db	Offh				
	DS		s for Sp	ace counts		
	db	Offh				
;	CONGOLE	STATUS				
, :		er has no status	avatlah	10 00 01	-	
, , ,	Exit	replies NO. Th not work when u	is means sing the	that Ctrl	-S will	
-						

```
KONST:
        xra
                 а
        RET
;
;
        Output 1 Character.
         Entry
                 C= Character to output.
;
                 Line assumed marking.
;
;
        Exit
                 Line marking, but stop time not elapsed.
        Transmission format:
;
                 Data bits inverted;
                 Start(0), D0, D1, ..., D6, Stop(1), Leaves marking
:
        Note: Cannot destroy DE or HL.
        Uses
                 AF, BC.
;
KONOUT:
        push
                 h
        push
                 đ
        MOV
                 A,C
                 7fh
         ani
                          ;use Bit7 as Start bit (0)
        xri
                 OFFh
                          ;invert data
        RLC
                          ;adjust
        MOV
                 C,A
        mvi
                 B,7+1+1 ;7 bit data, 1 Start, 1 fudge
        Write 8 bits.
;
;
  outer loop time:
        N = 8
;
        NT = (N * MT+6) + (N+1)*(37) - 3
;
        N = 8
;
        NT = 8*MT + 48+333-3
;
                 = 378 + 8*(43*TICK-3)
;
                 = 378 - 24 + (344 \times TICK)
;
                 = 354 + 344*TICK
;
                 = 10 + 344*(TICK+1)
:
  for each bit:
;
        N1 = 43 * M - 3 + 6 + 37 - 3
;
                 = 37 + 43*M
;
                 = -6 + 43*(TICK+1)
;
procl$n:
        1da
                 tick
                                   7
                          ;(7
        MOV
                 E,A
                          ; (5
                                   4
                          ;(5
        MOV
                 A,C
                                   4
                                   4
        RRC
                          ; (4
                          ;(5
                                   4
        MOV
                 C,A
                          ;(5
                                   4
        dcr
                 В
        JZ
                 proc1$6
                          ; if enuf bits read
                          ; (5
                                   6
        inx
                 h
        Begin output loop for this bit.
;
procl$m:
        OUT
                          ;(10
                 yBANG
                                   10
                                            11)
                 80h
                          ;(7
                                   7
        ani
        RLC
                          ; (4
                                   4
        RRC
                          ;(4
                                   4
        MOV
                 D,A
                          ; (5
                                   4
```

```
90
```

dcr Е ; (5 4 4) JNZ proc1\$m ;(10 10(7) 10) ;(22*M ; ; inner loop= 43*M-3 21*M) ; JMP procl\$n procl\$6: в,2 mvi ;2 Stop bits proc1\$62: 1da TICK MOV E,A inr e procl\$65: A, 0 mvi ;Stop bit= Mark= 1 OUT yBANG ; (10 10 11) 80h ani ;(7 7 RLC ;(4 4 RRC ; (4 4 MOV 4 D,A ; (5 dcr Е ;(5 4 4) JNZ procl\$65 10) ;(10 10(7) dcr В JNZ procl\$62 ; if more stoppers POP D POP н RET ; ; Bit Banger Input. ; ; Exit A= Character read. Bit7 clear. ; Uses AF, BC, DE, HL. ; 8080 Timing for 8085 z80 : KONIN: lxi H, SAMP mvi B,9+1 ; Wait for Start bit. proc2\$10: IN yBANG RLC JNC proc2\$L0 ; if line still Marking Now take 7 uniform samples. ; The number of peeks in each determines the sample width. ; proc2\$n: 1da TICK ;(13 13 MOV E,A ;(5 4 7 mov m,d ;(7 d,0 7 mvi ;(7 dcr В ;(5 4 JZ proc2\$6 ;(10) if enuf bits read inx H ; (5 6

91

Begin sampling loop for this bit. proc2\$m: IN yBANG ; (10 10 11) 80h ;(7 7 ani RLC : (4 4 ADD D ; (4 4 MOV D,A ; (5 4 ;(5 🕤 4) der Е 4 JNZ proc2\$M ;(10 10(7)10) JMP proc2\$n ;(10 10 10) ; (22*M 43*M-3 ; inner loop= 21*M) : Reduce sample counts to data bits. Note that due to DISK1 inversion, : 0 Space = Count[i] > Threshold 1 Mark = Count[i] < Threshold Actually, all counts "near" mid-range are probably : errors. ; proc2\$6: lxi h,SAMP+8 :-> Data bit 6 1da TICK-1 MOV D.A ;C= Threshold for Mark versus Space lxi B,0700h proc2\$64: MOV A,C RLC MOV C,A mov a,m CMP D JNC proc2\$66 ; if large count inr С ;set bit for Mark proc2\$66: dcx Η dcr В JNZ proc2\$64 ; if more bits to reduce MOV A,C RET Determine speed of terminal. ; User must input a 'U' ; Relies on being able to measure the width of the ; Start bit. Therefore, needs an odd-numbered Ascii ; to be input. ; Consecutive samples look like this: ; ···1111111111110000..001xxxxxx... : Mark Mark Space ; : ...Idle Start Data0 (ignore...) baud: 1xi h,SAMP mvi в,3 lxi D.1

Wait for Start bit. proc3\$10: IN yBANG RLC JNC proc3\$L0 ; if line still Marking Now measure width of next several pulses. ; The number of peeks in each determines the sample width. ; proc3\$n: MOV ; (5 C,E 4 1da TICK 13 ; (13 7 mov m.d :(7 7 mvi D,0 ;(7 dcr В 4 : (5 JZ proc3\$6 ;(10) if enuf bits read inx H ; (5 6 Begin sampling loop for this bit. proc3\$m: inr D ; (5 4 4) ΤN yBANG ;(10 10 11) 7 ani 80h ;(7 RLC ; (4 4 CMP С ; (4 4 MOV ;(5 E,A 4 JZ proc3\$M ;(10 10(7) 10) JMP proc3\$N ;(10 10 10) ;(22*M ; 43*M-3 ; inner loop= 21 *****M) ; Reduce sample counts to data bits. ; proc3\$6: lda SAMP+1 sta TICK ;set nominal bit width ora а ; clear carry RAR ;width / 2 = threshold sta TICK-1 RET ENDIF IF SYSSUP CompuPro System Support 1 equates. ; GBSS: EQU 50h ;System Support starting port GBMP 0: EOU GBSS+0 ;Master PIC port 0 GBMP1: EQU GBSS+1 ;Master PIC port 1 GBSP0: EQU GBSS+2 ;Slave PIC port 0 GBSP1: EOU GBSS+3 ;Slave PIC port 1 GBT 0: EQU GBSS+4 ;Timer number 0 GBT1: EQU GBSS+5 ;Timer number 1

GBT 2: GBTC: GBFPPD: GBCLKC: GBCLKD: GBUD: GBUS: GBUM: GBUM: GBUC:	EQU EQU	GBSS+6 GBSS+7 GBSS+8 GBSS+9 GBSS+10 GBSS+11 GBSS+12 GBSS+13 GBSS+14 GBSS+15	;Timer number 2 ;Timer control port ;Floating point processor data port ;Floating point processor command port ;Clock command port ;Clock data port ;Uart data port ;Uart status port ;Uart modem port ;Uart command port
SSDAV: SSTBMT:	EQU EQU	00000010Ъ 00000001Ъ	;System Support Data Available ;System Support Transmit Buffer Empty
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	the Sys		IALIZATION he initialization required by •
sTINIT: ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	MVI OUT MVI OUT RET C O N S This ro	ng values in the	e Console status and returns the A register. eans no character to read. means character
sCONST:	IN ANI RZ ORI RET C O N S Read th the hig	e next character h order bit. If	;Input from port ;Mask data available ;If data not available T into the A register, clearing no character currently ready to aracter to arrive before returning.
,			

; EXIT A = character read from terminal.sCONIN: IN GBUS ;Get status from uart ANT SSDAV JZ SCONTN τN GBIID ANT 7Fh RET ; ; CONSOL оптрит ; ; Send a character to the console. If the console is not ready to receive a character wait until ; the console is ready. ; ; ENTR Y C = ASCII character to output to console. ; sCONOUT: IN GBUS ;Get uart status ANI SSTBMT ;Test if buffer empty JZ SCONOUT MOV A,C OUT GBUD RET ENDIF IF INTER 3 ; CompuPro Interfacer 3 support routines GBI3: EQU 10h :Interfacer 3 Base address GBI3D: EQU GBI3+0 Uart data location GBI3S: EQU GBI3+1 ;Uart status GBI3M: EQU GBI3+2 ;Uart mode register GBI3C: EOU GBI3+3 ;Uart command register GBI3U: EOU GBI3+7 ;Uart select register GBI3DV: EOU 0000010ъ ;Interfacer 3 Data Available GBI3MT: EQU 0000001ъ ;Interfacer 3 Transmit Buffer Empty GBI3DS: EOU 1000000Ъ ;Interfacer 3 Data Set Ready CON: EQU 7 ;Interfacer 3 Console Select PRN: EQU 6 ;Interfacer 3 Printer Select ULS: 5 EQU :Interfacer 3 UL1 Select CONSOLE INITIALIZATION ; ; ; This routine performs the initialization required by the Interfacer 3. ; ; I 3INIT: MVI A, CON ;Console select OUT GBI 3U ;Select Uart 7

MVI OUT MVI OUT MVI OUT	A, 11101110b GBI 3M A, 01111110b GBI 3M A, 00100111b GBI 3C	<pre>;Async, 16x, 8 bits, no parity, even, 2 stops ;Set up mode register 1 ;9600 baud ;Set up mode register 2 ;Trans. on, dtr low, rec. on, no break, ; no reset, rts low ;Set up command port</pre>
MVI OUT MVI OUT MVI OUT OUT	A, PRN GBI 3U A, 11101110b GBI 3M A, 01111110b GBI 3M A, 00100111b GBI 3C	;Printer Select ;Select Uart 0 ;Async, 16x, 8 bits, no parity, even, 2 stops ;Set up mode register 1 ;9600 baud ;Set up mode register 2 ;Trans. on, dtr low, rec. on, no break, ; no reset, rts low ;Set up command port
MVI	A, ULS	;User list l Select
OUT	GBI 3U	;Select Uart O
MVI	А,11101110Ъ	Async, 16x, 8 bits, no parity, even, 2 stops;
OUT	GBI 3M	;Set up mode register 1
MVI	А,01111110Ъ	;9600 baud
OUT	GBI 3M	;Set up mode register 2
MVI	А,00100111Ъ	;Trans. on, dtr low, rec. on, no break, ; no reset, rts low
OUT RET	GBI 3C	;Set up command port

CONSOLE STATUS ; ; This routine samples the Console status and returns the ; following values in the A register. ; ; EXIT A = 0 (zero), means no character currently ready to read. ; A = FFh (255), means character ŝ currently ready to read. ; I 3CONST: MVI A,CON OUT GBI 3U IN GBI3S ;Input from port ANI GBI 3DV ;Mask data available RZ ;If data not available ORI OFFH RET CONSOLE INPUT ; ; ; Read the next character into the A register, clearing

the high order bit. If no character currently ready to ; read then wait for a character to arrive before returning. ; ; EXTT A = character read from terminal.; I 3CONIN: MVT A, CON OUT GBI 3U IN GBI3S ;Get status from uart ANI GBI 3DV JZ I 3CONTN IN GBI 3D ANT 7Fh RET CONSOLE ; OUTPUT ; Send a character to the console. If the console ; is not ready to receive a character wait until ; the console is ready. ; ; ENTR Y : C = ASCII character to output to console. I 3CONOUT: MVI A, CON OUT GBT 3U IN GBI3S ;Get uart status ANT GBT 3MT ;Test if buffer empty JZ I 3CONOUT MOV A,C OUT GBI3D RET ; ; List Output. ; ; Send a character to the list device. If the list ; device is not ready to receive a character wait until the device is ready. ; ; ENTRY C = ASCII character to be output. ; I3LIST: LDA IOBYTE ;Get IOBYTE status OC OH ANI ;Check for UL1: SUI OC OH MVI A.ULS JZ I JUL1 MVI A, PRN I 3UL1: OUT GBI 3U I 3LST1: IN GBI3S ANI GBI 3MT+GBI 3DS SUI GBI3MT+GBI3DS JNZ I 3LST 1 MOV A,C

OUT GBI3D RET ; List ; Status. Return the ready status for the list device. EXIT A = 0 (zero), list device is not ready to : accept another character. : A = FFh (255), list device is ready to accept ; a character. ; IOBYTE I 3LST: LDA ANI OC OH ;Ceck for UL1: SUT OC OH MVI A, ULS JZ I 3LS 1 MVI A. PRN I3LS1: OUT GBI 3U IN GBI3S ANI GBI 3MT+GBI 3DS SUI GBI 3MT+GBI 3DS MVI A, OFFH RZ XRA А RET ENDIF ; File is BIOS4.asm SELECT DISK DRIVE ; ; Select the disk drive for subsequent disk transfers and ; return the appropriate DPB address. This routine ; diverges from the normal CP/M implementation of just ; saving the disk selection value until the transfer is ; performed. This divergence is required because floppy ; disks are a removable media and come in more than on ; format. This routine determines the correct format and ; initializes the DPH with the appropriate values for the ; ; format type. ; ENTRY C = disk delection value.: DE and 1 = 0, must determine disk type. = 1, drive type has been determined. : ; EXIT HL = 0, if drive not selectable. : HL = DPH address if drive is selectable. : DPH is intialized for the appropriate floppy ; disk format. ; SELDSK: MOV A,C CPI NDSK

JNC PUSH MVI	SELD1 D B,0	;If invalid drive ;Save drive selection mask
LXI	H, DS KMS K	
DAD	В	
MOV	A,M	
STA	SEKDS K	;Save selection code
MOV	L,C	;Compute DPH address
MOV	Н,В	•
DAD	Н	;*2
DAD	н	;*4
DAD	Н	;*8
DAD	Н	;*16
LXI	D, DPBASE	
DAD	D	;HL = DPH address
LXI	D,5*2	
XCHG	D	
DAD	D	;HL = DPH (DPB)
MOV INX	А, М Н	
MOV	н,м	
MOV	L,A	
XCHG	л, л.	;DE = DPB address
DCX	D	,DE - DID address
LDAX	D	
STA	SEKTYP	;Save disk type
POP	D	Restore Drive selction mask
CPI	MAXFTP+1	,
RNC		;If hard disk
MOV	A,E	
ANI	1	;Mask selected bit
RNZ		; If drive previously selected
PUSH	н	;Save DPH address
CALL	TREAD	;Determine disk type
POP	Н	Restore DPH address
JNZ	SELD1	;If disk type not determined
STA	SEKTYP	;Save disk type
XCHG		
MOV	L,A	;Move type
MVI	н,0	
DAD	Н	;*2
DAD	H	;*4
DAD	H	;*8 .*16
DAD LXI		;*16
DAD	B,DPBS1+1 B	
XCHG	-	;DE = DPB address
PUSH	н	, <i>DID</i> auur633
LXI	B,5*2	
	-	

	DAD MOV INX MOV	B M,E H M,D	;Compute DPH DPB address ;Set DPB address into DPH	
	ANI MOV MVI LXI DAD	OFEN E,A D,O H,XTABLE D	;Remove sided bit	
	XCHG	-		
	POP LDAX	H D	·Cat there latter table	
	MOV	M,A	;Set translation table ;address into DPH	
	INX	H,A	,audress inco bin	
	INX	D		
	LDAX	D		
	MOV	M,A		
	DCX RET	н		
SELD1:	LXI	н,0		
00001.	MOV	A,L		
	STA	CDISK		
	RET			
; ; ;	номе			
	n .			
` ;	keturn to zero		nis routine sets the track ost disk buffer is flushed	
;	to zero			
; ;	to zero			
; ;	to zero disk. CALL	• The current ho FLUSH	ost disk buffer is flushed	
; ;	to zero disk. CALL XRA	• The current ho FLUSH A	st disk buffer is flushed ;Flush host buffer	
; ;	to zero disk. CALL XRA STA STA	• The current ho FLUSH A HSTACT UNACNT	st disk buffer is flushed ;Flush host buffer ;Clear host active flag	
; ; HOME: ;	to zero disk. CALL XRA STA STA STA STA STA	• The current ho FLUSH A HSTACT UNACNT SEKTRK	st disk buffer is flushed ;Flush host buffer ;Clear host active flag	
; ; HOME: ; ; ; ;	to zero disk. CALL XRA STA STA STA STA RET S E T Set tra	• The current ho FLUSH A HSTACT UNACNT SEKTRK SEKTRK+1 T R A C K.	ost disk buffer is flushed ;Flush host buffer ;Clear host active flag ;Clear sector count	to the
; ; HOME: ; ; ;	to zero disk. CALL XRA STA STA STA STA RET S E T Set tra	• The current ho FLUSH A HSTACT UNACNT SEKTRK SEKTRK+1 T R A C K. ck number• The	ost disk buffer is flushed ;Flush host buffer ;Clear host active flag ;Clear sector count crack number is saved for fer operation.	to the
; ; HOME: ; ; ; ; ; ; ; ; ; ; ; ;	to zero disk. CALL XRA STA STA STA STA STA RET S E T Set tra use dur	• The current ho FLUSH A HSTACT UNACNT SEKTRK SEKTRK+1 T R A C K. ck number• The ing a disk trans	ost disk buffer is flushed ;Flush host buffer ;Clear host active flag ;Clear sector count crack number is saved for fer operation.	to the
; ; HOME: ; ; ; ; ;	to zero disk. CALL XRA STA STA STA STA STA STA STA STA STA ST	• The current ho FLUSH A HSTACT UNACNT SEKTRK SEKTRK+1 T R A C K. ck number. The t ing a disk trans: BC = track numbe	ost disk buffer is flushed ;Flush host buffer ;Clear host active flag ;Clear sector count crack number is saved for fer operation.	to the
; ; HOME: ; ; ; ; ; ; ; ; ; ; ; ;	to zero disk. CALL XRA STA STA STA STA STA RET S E T Set tra use dur	• The current ho FLUSH A HSTACT UNACNT SEKTRK SEKTRK+1 T R A C K. ck number. The f ing a disk transf BC = track numbe Z80	ost disk buffer is flushed ;Flush host buffer ;Clear host active flag ;Clear sector count crack number is saved for fer operation.	to the
; ; HOME: ; ; ; ; ; ; ; ; ; ; ; ;	to zero disk. CALL XRA STA STA STA STA STA STA STA RET S E T Set tra use dur ENTRY IF	• The current ho FLUSH A HSTACT UNACNT SEKTRK SEKTRK+1 T R A C K. ck number. The t ing a disk trans: BC = track numbe	ost disk buffer is flushed ;Flush host buffer ;Clear host active flag ;Clear sector count crack number is saved for fer operation.	to the
; ; HOME: ; ; ; ; ; ; ; ; ; ; ; ;	to zero disk. CALL XRA STA STA STA STA STA STA STA STA STA ST	<pre>• The current ho FLUSH A HSTACT UNACNT SEKTRK SEKTRK+1 T R A C K. ck number• The t ing a disk trans: BC = track numbe Z80 Oedh,43h</pre>	ost disk buffer is flushed ;Flush host buffer ;Clear host active flag ;Clear sector count crack number is saved for fer operation.	to the

i

MOV H,B SHLD SEKTRK ENDIF LHLD UNATRK MOV A,L XRA С MOV C.A MOV A,H XRA В ORA С RZ ;If same track ; Clear Unallocated block count (force pre-reads). ; ;A = 0CUNACT: XRA Α STA UNACNT ;Clear unallocated block count RET ; ; Set the sector for later use in the disk transfer. No actual disk operations are perfomed. ; ; ; Entry BC = sector number. SETSEC: MOV A,C STA SAVSEC ;sector to seek RET ; Set Disk memory address for subsequent disk read or ; write routines. This address is saved in DMAADR until ; : the disk transfer is performed. ; ENTRY BC = Disk memory address. ; ; EXIT : DMAADR = BC. SETDMA: IF Z80 0edh,43h db dw dmaadr RET ENDIF IF C8080 MOV H,B MOV L,C SHLD DMAADR RET ENDIF ; ; Translate sector number from logical to physical. ; ; ENTRY DE = 0, no translation required. ; DE = translation table address. BC = sector number to translate. ;

;;

EXIT HL = translated sector.

SECTRN:

SECTRN:				1997 - A.
	LDA	UNASEC	· · ·	4
	CMP	С		
	CNZ	CUNACT	;If sectors do not match	
	MOV	A,C	Jii bootoio do not maton	
		LOGSEC	3	
	STA		· · · ·	
	MOV	L,C		
	MOV	H,B		
	MOV	A,D		
	ORA	Е		
	RZ		;If no translation	
	DAD	D	,	
	MOV	-		141
		L,M		
	MVI	н,0		
	RET			4. 4 A
;				
;	SET	SECTOR C	Ο U N T	
;				
;	Set the	number of contin	nuous sectors to transfer	. .
;	bet the	number of contri	luous sectors to transfer	•
-	ENTR Y		shaws to two sfam	
;	ENIKI	C - Number of se	ectors to transfer.	
;				
;	EXIT	NUMSEC = C		
SETNUM:				
	MOV	A,C		
	STA	NUMSEC		
	RET			
;				
;	SET	EXTENDED	BANK	
	5 5 1	EXIENDED	DANK	
;	0 - 4 - 4 - 4			
;	set the	extended bank da	ata tranfer address.	
;				
;	ENTRY	C = Extended add	iress bank.	
;				
;	EXIT	DMAADE = C.		
SET XAD:				
522-212 (MOV	A,C		
	STA	DMAADE		
	RET	DHAADE		
	KEI			
;	_	/		
;	Boot	CP/M fr	om disk.	
;				
;	The CBO	OT entry point ge	ets control from the cold	start
;			le for the basic system i	
;	ization	•	outputting a sign-on mes	
;			ing page zero locations:	
;		LOLLOW.		
;	0 1	7. Sat to the way	mstart jump vector.	
;			tial IOBYTE value.	
;		4: Default and lo	ogged on arive.	

5,6,7: Set to a jump to BDOS. ; 40: (Set by BOOT) Board switch options. ; ; If BANG is true (DISK1 bit serial latch is to be supported), then board switch option 1 means to use the BitBanger for console I/O. ; Register C must contain the selected drive, which is ; zero to select the A drive. The exit address is to ; the CCP routine. ; ; The WBOOT entry point gets control when a warm start occurs, a ^C from the console, a jump to BDOS (function ; 0), or a jump to location zero. The WBOOT routine reads ; the CCP and BDOS from the appropriate disk sectors. ; WBOOT must also re-initialize locations 0,1,2 and 5,6,7. The WBOOT routines exits with the C register set to the appropriate drive selection value. The exit address is to the CCP routine. Disk layout Definition. Cylinder 0 Head 0 0 thru 3 Boot program 4 thru 26 Reserved for CBIOS 256 byte sectors -- Cylinder 1 Head 0: CCP 0 thru 7 8 thru 21 BDOS 22 thru 26 **Reserved for CP/M expansion** 512 byte sectors -- Cylinder 1 Head 0: 0 thru 3 CCP 4 thru 11 BDOS 12 thru 15 **Reserved for CP/M expansion** 1024 byte sectors -- Cylinder 1 Head 0: 0 thru 1 CCP 2 thru 5,7 BDOS 6 **Reserved for CP/M expansion** CBOOT: SP, DBUF LXI 1da opts IF BANG CPI 1 CBOOT 4 JNZ ; if BitBanger not selected 1xi H,KONST ! shld J\$CST+1 1xi H,KONIN ! shld J\$CIN+1 1xi H, KONOUT ! sh1d J\$COUT+1 CALL BAUD ;get terminal speed JMP CBOOTX CBOOT 4: ENDIF IF SYSSUP CPI 2

:

:

;

:

:

;

;

; :

;

:

:

: ;

;

:

:

:

:

:

:

;

	JNZ LXI H,s0		LD	;If System support not selected J\$CST+1
	LXI H,s	CONIN ! SH		J\$CIN+1
	LXI H,s			J\$COUT+1
	CALL JMP	STINIT CBOOTX		;Initialize System Support
CBOOT 5:	JHF	CBOOLY		
00001.5.	ENDIF			
	IF	INTER 3		
	CPI	3		
	JNZ	CBOOT 6		;If Interfacer 3 not selected
	LXI H,I	3CONST ! SH	LD	J\$CST+1
	LXI H,I			J\$CIN+1
	LXI H,I			J \$COUT+1
	LXI H,I			J\$LIST+1
	LXI H,I			J\$LST+1
an 0.0m 6 .	CALL	IJINIT		;Initialize Interfacer 3
CBOOT 6:	ENDIF			
CBOOTX:		H, SIGNON		
ODOOL4.	CALL	PRINT		;Output Banner
	XRA	A		, output bunner
	STA	CDISK		;Force A drive
	STA	IOBYTE		;Clear I/O byte
WBOOT:				;Warm boot
	LXI	SP, DBUF		
	CALL	BCPM		;Boot CP/M
	JNZ	WBOOT		;If error
				-0
	LXI	B, DBUF		;Set default data transfer address
	CALL MVI	SETDMA A, OC 3h		;Store jumps in low memory
	STA	0		score jumps in iow memory
	STA	5		
	LXI	H,BIOS+3		
	SHLD	1		
	LXI	H, BDOS		
	SHLD	6		
	LDA	CDISK		
	MOV	C,A		
	JMP	CCP		;Go to CPM
SIGNON:	מת			
	DB	CR, LF, LF	otom	
	DB	CR.LF.MSIZE		S 0',MSIZE mod 10 + '0'
	DB	K CP/M VF	RS/1	0+'0','.', VERS mod 10 + '0'
	DB	CBIOSV+'@',C		
;	. –		,+	
;	Exit	A = 0, load	suce	ssful.
;		Z bit = 1, 1		
BCPM:	CALL	HOME		;Force buffer flush
	mvi	C, 'A'-'A'		;Select Disk 'A'

	lxi CALL	D,0 SELDSK	;Force disk type determination
	MOV	A.L	
	ORA	н	
	JZ	BCPME	;If drive not selected
	LDA	SEKTYP	;Get disk type
	RAR	UNKIT	Remove sided bit
	DCR	A	shemove sided bit
	JM	BCPME	;If invalid boot type
	UII	DOTTE	, ii invaila boot cype
	MOV	C,A	
	lxi	H,BSECT ;Boot s	ector table
	DAD	B .	
	mov	A,M	;Get number of sectors
	STA	NUMSEC	
	lxi	H,CCP	;Set buffer address
	shld	DMAADR	
	MVI	A, CXADR	;Set extended address
	sta	DMAADE	
	LDA	SEKTYP	
	ani	1Ъ	;Mask sided bit
	Adi	1	
	mvi	н,О	
	MOV	L,A	
	shld	SEKTRK ;Set tr	ack
	MVI	A,0	;Set boot sector
	sta	SAVSEC	
	CALL	SETACT	;Move SEK to ACT
	mvi	A,F\$RDAT+040h	;Read data
	CALL	FINAL	
	JNZ	BCPME	;If read erros
•	mvi	A,1	
	sta	NUMSEC	
	LDA	SEKTYP	
	срі	dskd5	
	JC	BCPM1	;If not 1024 byte
	lxi	H,CCP+5*1024-51	
	SHLD	BUFADR	
	mvi	A,7	
	STA	ACTSEC	
	mvi	A,F\$RDAT+040h	;Read data
	JMP	FINAL	•
BCPM1:	XRA	A	;Clear error indicator
	RET		
BCPME:	lxi	в, 500	
	CALL	DELAY	;Delay 500 milli-seconds
	ORI	l	Set error indicator
	RET	•	JUEL ELIUI IMUICALUI
BSECT:	DB	22*256/256	;double 256 byte sectors
DORCT			;double 512 byte sectors
	DB DB	22*256/512	;double 512 byte sectors ;double 1024 byte sectors
	DB	22*256/1024	, double 1024 byte sectors

IF HARD :SA 1000 hard disk DB 22*256/256 :Memorex 8 inch 22*256/512 DB ENDIF ; Read a CP/M 128 byte sector. ; ; A = 0, successful read operation. EXIT ; A = 1, unsucessful read operation. ; Z bit = 1, successful read operation. ; Z bit = 0, unsuccessful read operation. ; READ: CALL CHKBKD ;Check for blocked drive MVI A, F \$RDAT ;Read from single density floppy JC FINAL ; If non-blocked transfer XRA Α ;Set flag to force a read UNACNT STA ;Clear sector counter CALL. FILL ;Fill buffer with data POP Н D POP C8080 IF C,128 MVI CALL MOVDTA :Move 128 bytes endif IF Z80 LXI B,128 ;Move 128 bytes db 0edh,0b0h endif LDA ERFLAG ORA Α RZ ;If no error XRA Α STA HSTACT Clear host active; 001h ORI ;Set error flag RET ; Write the selected 128 byte CP/M sector. ; : ENTR Y C = 0, write to a previously allocated block. ; C = 1, write to the directory. ; C = 2, write to the first sector of unallocated ; data block. ; ; EXIT A = 0, write was successful. ; A = 1, write was unsucessful. ; Z bit = 1, write was successful. ; Z bit = 0, write was unsucessful. ; WRITE: CALL CHKBKD ;Check for blocked drive MVI A, F \$WRT ;Write to single density floppy JC FINAL :If non-blocked transfer

	MO V STA	A,C WRTYPE	;Write type in c
	CPI JNZ LDA CPI	WRUAL WRIT2 SEKTYP MAXFTP	;If write to allocated
	MVI JC MVI	A,2048/128 WRIT1 A,4096/128	;If floppy disk
WRIT1:	STA LHLD SHLD LDA INR JMP	UNACNT SEKTRK UNATRK LOGSEC A WRIT3	;UNATRK = SEKTRK
WRIT2:	LDA ORA JZ DCR STA LDA RAR	UNACNT A WRIT4 A UNACNT SEKTYP	; If no unallocated records
	MOV MVI LXI DAD	L,A H,O D,LSITT-1 D	
	LDA INR CMP JNZ LHLD INX SHLD XRA	UNASEC A M WRIT3 UNATRK H UNATRK A	;Increment logical sector ;Last sector in track table ;If not end of track
WRIT3:	STA MVI	UNASEC A,OFFh	
WRIT4:	CALL POP POP	FILL D H	
	IF MVI CALL endif IF LXI db endif	C8080 C,128 MOVDTA Z80 B,128 Oedh,0b0h	;Move 128 bytes
	MVI STA	A,1 HSTWRT	;HSTWRT = 1

	LDA	ERFLAG	
	ORA	A	
	RNZ		;If any errors occurred
	LDA	WRTYPE	;write type
	CPI	WRDIR	;to directory?
	CZ	FLUSH	;Force write of directory
	LDA	ERFLAG	, TOICE WITE OF directory
	ORA	A	
	RET		
	KBI		
LSITT:	DB	2*26	;Double 256 byte
	DB	4*15	;Double 512 byte
	DB	8*8	;Double 1024 byte
	DB	2*32	;Shugart 8 inch (256 byte)
	DB	4*21	Memorex 8 inch (512 bye)
;			
;	TREAD	- Determine flop	py disk type.
;		•	
;	ENTRY	C = Selected d	rive.
;			
;	Exit	Zbit set = no	error
		A = disk type	
TREAD:	MOV	A,C	
	ADI	A	
	STA	NRDYM2	;Set drive into message
	CALL	SPEC IFY	;Set disk parameters
	lxi	Ъ,240	;Time delay for selecting sides
	call	delay	
	LDA	SEKDSK	Move drive to command buffer
	STA	ACTDSK	;Set into ACTDSK
	lxi	H, DSTS	•
	mvi	B, DSTSL	
	CALL	E XEC P	Perform command
	mvi	B,1	
	CALL	GCMPS	;Get the one status byte
	ANI	020h	;Mask ready bit
	JNZ	TRD1	;If drive is ready
	1xi	H, NRDYM1	· ···
	CALL	PRINT	والأستاج المراجع والمراجع والمراجع والمراجع والمراجع والمراجع
	ORI	OFFh	;Clear zero flag
	RET		·····
			$(1,1,2,\dots,n) = (1,1,2,\dots,n)$
TRD1:	LDA	TEMPBF	;Get status byte
	ANI	008h	;Mask TS bit
	RRC	A	
	RRC		
	RRC		
	STA	SEKTYP	;Save sided flag
	lxi	H,RECAL ;Do a	test seek
	mvi	B, LRECAL	
	CALL	MOVETO	;Process command
	RNZ		;If error

	mvi CALL RNZ	A,2 DOSEEK	;Seek to track two ;Do seek ;If error
TRD2:	mvi STA lxi	A,F\$DRID DRID H,DRID	
	mvi mvi	B, DRIDL C, 7 EVECY	·Duccocc commend
	CALL JZ LDA	EXECX TRD 3 DR ID	;Process command ;If read valid
	XRI STA	040h DRID	;Compliment MFM bit
	ANI JNZ	040h TRD2	;If MFM not tried
	ORI RET	OFFh	
TRD3:	LDA ADD MOV	TEMPBF+6 A B,A	;Get number of bytes
	LDA ORA CMP RET	SEKTYP B A	;Combine N with sided flag ;Set zero flag
DSTS:	DB	F\$DSTS,0	
DSTSL:	equ	\$-DSTS	
RECAL: LRECAL:	DB equ	F\$RECA,0 \$-RECAL	
DRID: DRIDL:	DB equ	F\$DRID,0 \$-DRID	
NRDYM1: NRDYM2:		CR,LF, Drive	
;		<pre>not ready.,0 fill host buffer</pre>	with approprite host sector.
; ; ; ;	ENTRY	A = 0, Read req Otherwise read	uired if not in buffer. not required.
; ;	EXIT	values:	ck will contain the following
;		OP x OP y	;x = host record address. ;y = caller's buffer address.
FILL:	STA LDA CBI	RDFLAG SEKTYP MAYETRIJ	;Save read flag ;Get disk type
	CPI JC SUI	MAXFTP+1 FILL1 DSK8S1-2	;If floppy disk

FILL1:	RRC		;divide by 2
	ANI	3h	
	MOV	B,A	;B = log base 2 (sector size) - 7
	LXI	D, HSTBUF	;initial offset
	LXI	н,128	;128 byte records
	LDA	SEKSEC	;Get logical sector
FILL2:	XCHG		,
	RRC	,	
	JNC	FILL 3	;If low bit not set
	DAD	D	;Add bias to offset
FILL3:	XCHG		
	DAD	н	
	ANI	07Fh	;Mask sector
	DCR	В	
	JNZ	FILL 2	;If not all bits checked
	STA	SEKSEC	
	LHLD	DMAADR	
	XTHL		;Set return parameters
	PUSH	D	•
	PUSH	н	;Set return address
	LXI	H, HSTACT	;host active flag
	MOV	A,M	
	MVI	M,1	;always becomes 1
	ORA	A	
	JZ	FILL6	;If host buffer inactive
	LXI	H, HSTSEC	
	LXI	D,SEKSEC	
	MVI	C,SEKTYP-SEKSEC	:+1
FILL4:	LDAX	D	
	CMP	M	
	JNZ	FILL5	;If mis-match
	INX	H	
	INX	D	
	DCR	C	
	JNZ	FILL4	;If all bytes not checked
	RET		
FILL5:	CALL	FLUSH	;Flush host buffer
		anwhaw	
FILL6:	LHLD	SEKDSK	;Move disk and type
	SHLD	HSTDSK	
	SHLD	ACTDSK	
	LHLD	SEKTRK	
	SHLD	HSTTRK	
	SHLD	ACTTRK	
	LDA	SEKSEC	
	STA	HSTSEC	
	STA	ACTSEC	
	LDA ORA		
	OKA RNZ	Α	. If no read required
	KN2		;If no read required
	MVI	A,F\$RDAT+040h	;Read double density
	TIVI	Mg I YNDAL I UY VII	, and would would be added by

JMP BLKXFR ; FLUSH - Write out active host buffer onto disk. ; FLUSH: H, HSTWRT LXI MOV A,M ORA Α RZ ;If host buffer already on disk MVI м,О LHLD HSTDS K ;Move disk and type SHLD ACTDSK HSTTRK LHLD SHLD ACTTRK LDA HSTSEC STA ACTSEC ;Write double density MVI A,F\$WRT+040h ; BLKXFR -- blocked mode transfer. ; ; ENTR Y A = command. ; BLKXFR: MOV C,A LXI H, HSTBUF ;Set buffer address SHLD BUFADR MVI A, BXADR BUFADE STA MOV A,C JMP FINAL ; ; FINAL -- Preform final transfer processing. ; ; ENTR Y A = Command.; FINAL: CALL PRCDCH ;Process command, drive, cylinder H.CIOPB+0 ;Set buffer address 1xi ;Set command mov m,C Н INX mov m,B ;Set drive INX Н mov ;Set cylinder m, E Н INX m,D mov ;Set head INX Н MOV E,A ;Save N field ACTSEC ;Get sector LDA MOV C.A INR Α mov m,A ;Set beginning sector INX H MOV A,E ;Get type CPI 4 JP HDFNL ;If hard disk ;Set N field mov m, A INX Н

	ADD ADI	A CMDTYP and Offh	;N*2
	MOV	E,A	
	MVI	A, 0	
	ACI MOV	CMDTYP/256	
		D,A NUMSEC	Compute and an eacher number
	LDA ADD	C	;Compute ending sector number
	mov	-	;Set EOT
	INX	m,A H	,Set LOI
	LDAX	d	
	mov	m,A	;Set GPL field
	INX	D	, bet off field
	INX	H	
	LDax	d	
	mov	m,A	;Set DTL
			·
	MVI	A, MRTRY	;Set retry count
FNL1:	STA	RTRY	;Clear retry count
	LDA	CIOPB+2	;Get cylinder number
	CALL	DOSEEK	;Seek to proper track
	JNZ	FNL 3	;If seek error
			-
	lxi	H,BUFADE	
	mvi	в,З	
FNL2:	mov	A, m	;get ext adr
	OUT	DMA	• · · · · · · · · · · · · · · · · · · ·
	Dcx	н	;data is backward in memory
	dcr	В	
	JNZ	FNL2	;If not all 3 bytes
	lxi	H,CIOPB	
	mvi	B,CIOPL	;Set command buffer length
	mvi	C,7	
	CALL	EXEC	;perform operation
	Cpi	40h	
	JNZ	FNL 3	;If error
	LDA	TEMPBF+1	
	SUI	80h	
	STA D7	ERFLAG	TE no onnono
	RZ		;If no errors
FNL3:	LDA	RTRY	·Cat matrix countar
FRLJ:	DCR	A	;Get retry counter
	JNZ	FNL1	;If not permanent error
	ORI	01h	, ii not permanent error
	STA	ERFLAG	;Set error flag
	RET		,
;	HDFNL ·	Hard disk fina	l command processing.
;			
HDFNL:			
	IF	NOHRD	

CALL

HDSEL

	STA DN7	ERFLAG	
	RNZ		;If select error
UDDINT 1.	MVI	A, MRTRY	;Set retry count
HDFNL1:		RTRY	
	CALL	HDSEEK	;Seek to correct track
	CALL	HDXFER	;Perform hard disk transfer
	STA	ERFLAG	TE an announ
	RZ	D/00 V	;If no errors
	LDA	RTRY	4
	DCR	A IDDD I	TE strange 1.5
	JNZ	HDFNL 1	;If attempts left
	LDA	ACTDSK	
	MVI	D,0	
	MOV	E, A	
	LXI	H, HDCYL	
	DAD	D	
	MVI	M,(-1)	;Force track zero seek
	endif		
	XRA	A	
	ORI	001h	
	STA	ERFLAG	
	RET		
RTRY:	DB	0	
MRTRY:	EQU	10	;Maximum retry count
;	Command	buffer disk type	e dependent values.
CMDTYP:	;	GPL DTL	
	DB	007h,128	;Single density
	DB	00Eh,255	;Double density 256 bytes
	DB	01Bh, 255	;Double density 512 bytes
	DB	035h, 255	Double density 1024 bytes
;		•	
;	PRCDCH	- Process Comman	nd, Drive, Cylinder, and Head.
;	ENTRY	A = command.	
;	EXIT	A = N field (0	4).
;		B = drive.	
;		C = command.	
;		D = head.	
;		E = cylinder.	
		-	
PRCDCH:		C,A	;Save Command
	LDA	ACTDSK	
	MOV	B,A	
	LHLD	ACTTRK	;Get track number
	LDA	ACTTYP	;Get type
	CPI	MAXFTP+1	
	JNC XCHG	CDCH2	;If hard disk
	MOV	H,A'	;Save type
	ANI	1	
	JZ	CDCH1	;If single sided

`

	MOV	A,E	
	ANI	1	
	MOV	D,A	;Set head
	RLC	-,	Joet nead
	RLC		
	ORA	В	;Combine head with drive
	MOV	B,A	, sompline nedd with dilve
	MOV	A, E	;Adjust track for cylinder
	RAR	, 2	, agabe track for cyrinder
	MOV	E,A	
		-,	
CDCH1:	MOV	A,H	
	ANI	OFEh	;Remove sided bit
	RRC		,
	RET		
CDCH2:			
	IF	NOHRD	
	MOV	A,L	
	ANI	003h	
	MOV	D,A	;Save head
	DAD	Н	;*2
	DAD	н	;*4
	DAD	Н	;*8
	DAD	H	;*16
	MOV	A,L	;head * 16
	CMA	•	
	ANI	030h	
	ORA	В	;Combine with drive
	MOV	B,A	
	DAD	Н	;*32
	DAD	H	*64
	MOV	E,H	track*64/256 = track/4
	MOV	A,C	
	ANI	00Fh	
	CPI	F \$RDAT	
	MVI	A,4	
	MVI	C,H\$RSDT	
	RZ		;If read command
	MVI	C,H\$WSDT	
	ENDIF		
	RET		
;			
;	Seek to	specified Track	/Sector
;			
;	Entry	A = Track	
DOSEEK:			
	sta	DSEKC+2	
	lxi	H, DSEKC	
	mvi	B, DSEKL	
			·
;	Move he	ad according to	command.
;			

5 5 5	ENTRY	HL = address of $B = length of c$	command buffer. ommand buffer.
5	Exit	Z bit set if no	error.
MOVETO:			
	CALL	E XEC P	;Perform seek
MVTO1:	IN	INTS	
	ORA	A	Add made some late
	JP	MVTO1	;if not complete
	mvi	A, F\$RSTS	
	OUT	FDCD	;request status
	mvi CALL	B,2	Cot status
		GCMPS	;Get status
	Cpi	20h	ate and any late
	RZ	יז ממ עקדיי	;If seek complete
	LDA ANI	TEMPBF 3h	;Get true status byte
			;Mask disk unit
	MOV	C,A	
	LDA	ACTDSK	
	CMP	C	
	JNZ	MVTO1	;If not proper unit
	ORI	001h	;Clear zero flag
	RET		
;	a DEG TEN	0	· •
;	SPECIFI	- Specity disk of	irive characteristics.
SPECIFY			
SPECIFI	lxi	H,SPEC+1	
	mvi	B,LSPEC	
	mvi	C, O	
	LDA	STEPMS	
	ORI	HUT	
	mov		·
	dcx	m, A H	
	JMP	E XEC	·Coordfor distance of
	JHF	EAEC	;Specify disk command
DSEKC	DB	F\$SEEK, 0,0	
DSEKL:	EQU	\$-DSEKC	
201111.	цо	Q=00 EKG	
SPEC	DB	F \$S PEC	
0110	db	(srt sh1 4)+hut	
	db	(hdlt shl l)+nd	
LS PEC	equ	\$-SPEC	
;	equ	Y DIEO	
	ЕХЕС		
; ;		HL = FWA of comm	and huffer
	2	B = # of bytes	
;		C = # of bytes	
;		- " or byces	ivi Status
;	Exit	If $C \Leftrightarrow 0$ then a	ACTINES
,			
EXECP:	mvi	C,0	;Set no status byte
	_, _	-,-	,
EXECX:	INX	H	

	LDA MOV DCX	ACTDSK M, A H	;Set drive into command b	uffer
EXEC: EXEC1:	IN ORA JP mov OUT INx DCR JNZ MOV ORA RZ	FDCS A EXEC 1 A,m FDCD H B EXEC 1 A,C A	<pre>;if no master ready bit ;command byte ;to controller ;if more bytes ;# of status bytes+l ;if no status bytes</pre>	
	MOV	B,C	;# of status bytes	
EXEC 2:	IN ORA JP	INTS A E XEC 2	;If operation not complet	e
;;	Get com	pletion status.		
;	Entry	B= # of status	bytes to read	
2 2 3	Exit	TEMPBF = status A = [TEMPBF] an Flags set accor	•	
GCMPS:				
GCMPS 2:	lxi IN ORA	H, TEMPBF FDCS A	;Set status buffer addres	S
	JP IN mov INx	GCMPS 2 FDCD m,A H	;if not ready ;Get status byte	• •
	Dcr	В	;decrement counter	• · · · ·
	JNZ LDA ANI RET	GCMPS 2 TEMPBF OF 8h	;wait until all done ;Get first status byte	
;	If	C8080	· · ·	
;		- Move data in	memory.	
; ; ;	ENTR Y	C = number of b DE = destinatio HL = source add	n address.	
MO VDTA :				
	MOV STAX INX	A,M D H	;Source character ;to destination	·

INX D ;loop 128 times DCR С JNZ MO VDTA ; If transfer not complete RET ENDIF ; ; Check blocked disk transfer. ; ; EXIT Cbit set, unblocked device. Cbit clear, blocked device. ; CHKBKD: XRA A STA ERFLAG ;Clear error flag LDA SEKTYP CPI DSKD1 JC CBKD2 ; If not blocked device CPI MAXFTP+1 JNC CBKD1 ;If hard disk LHLD SEKTRK MOV A,H ORA L MVI A, DSKS1 ;A = Single density JZ CBKD2 ; If zero force non-blocked CBKD1 LDA SA VSEC STA SEKSEC XRA Α ;Clear carry flag RET SETACT: LDA SEKTYP CBKD2: STA ACTTYP ;Set actual disk type LHLD DMAADR SHLD BUFADR LDA DMAADE STA BUFADE LDA SEKDSK STA ACTDS K LHLD SEKTRK SHLD ACTTRK LDA SAVSEC STA ACTSEC STC ;Set carry flag RET ; Delay the millisecond count contained in BC. ; Delay ; ; Destroys A and flags. DELAY: A, DELCNT/26 MVI DLAY1: DCX В INX В DCR А JNZ DLAY1 ; If not 1 millisecond

DCX В MOV A,C ORA в JNZ DELAY :If not desired count RET ; Print message terminated by zero byte. ; ; ENTR Y HL -> message buffer, terminated by zero. ; ; EXIT HL -> zero byte + 1. ; A = 0.; Z bit set. : ; Destroys only HL, Flags, and A registers. : PRINT: MOV ;Get a character A,M ORA Α INX н RZ ; If zero the terminate PUSH В MOV C.A CALL J \$COUT ;Output to the console POP в JMP PRINT ; Physical data buffer address ((DMAADR) or HSTBUF) ; ;Lower 16 bits (least, middle) BUFADR: DW 0 BUFADE: DB ٥ ;Extended address User data buffer address ; DMAADR: DW 0 ;Lower 16 bits (least, middle) DMAADE: DB 0 Extended address 4,10 ; space BIOS blocking / deblocking flags. ; 0 HSTACT: DB ;host active flag HSTWRT: DB 0 ;host written flag UNACNT: DB 0 ;unalloc rec CNT UNATRK: DW 0 :Track UNASEC: DB 255 ;Sector LOGSEC DB 0 ;Logical sector 4,10 ; space Area for storage of hard disk cylinders. ; HDCYL: if hard db (-1), (-1), (-1), (-1)endif ; CP/M disk work space. ; ALV: DS ALVS

csv:	DS	CSVS						
;	Disk ad	access information.						
;		area is organized into the following groups						
;		sector number						
;		track number						
;		disk drive drive type						
;	Each of		s three cells for the					
;	current	these groups has three cells for the disk request, ACTual disk transfer,						
;		ive host disk.	·					
SEKSEC:	DS	1	;Current request					
SEKTRK:		2	;Current request					
SEKDSK:		1	;Current request					
SEKTYP:	DS	1.	;Current disk's type					
ACTSEC:		1	;Actual transfer operation					
ACTTRK:		2	;Actual transfer operation					
ACTDSK:		1	;Actual transfer operation					
ACTTYP:	DS	1	;Actual disk's type					
HSTSEC:		1	;Active host disk					
HSTTRK:		2	Active host disk					
HSTDSK:		1	Active host disk					
HSTTYP:		1 4,10	;Active disk's type					
;	space Disk tr	ansfer flags and	countors					
-		ansier riags and	counters.					
RDFLAG:		1	;Read flag					
ERFLAG: WRTYPE:		1 1	Error reporting					
WKIIFE:	50	1	;Write operation type					
SAVSEC:		1	;Save sector					
NUMSEC:	DS	1	;Number of sectors					
CIOPL:	EQU	9						
CIOPB:		CIOPL	;Disk command buffer					
TEMPBF:	DS	8	;Result status cells					
ES PACE:								
	ORG	LWAMEM-HSTSIZ-12	28					
DIRBUF:		128	;Directory buffer					
HSTBUF:	DS	HSTSIZ-1	;Host buffer					

END

;+ TITLE 'Sorcim ColdStart Boot for GBC DISK1.' ;BOOT ColdStart Boot load for CP/m 2.2 ; on CompuPro DISK1.

D	1	ş	k		
В	0	0	т		
~	Ŷ		-		

Copyright 1981, Sorcim Corp.

This product is a copyright program product of SORCIM and is supplied for use with the GBC 171 series controllers.

CompuPro Oakland, CA

:

Sorcim Corp. Santa Clara, CA

Version number: 2.2F Version date: 1981 March 31

The following code is supplied to customers who purchase a hard/floppy disk system from CompuPro. The following code is written onto track 0 sector 0 of the hard disk. This routine is read into memory at location 0 by the user's PROM. This routine then loads the rest of the system into memory.

The format of the Floppy Disk Boot sectors are as follows:

, , ,	T	S	ector		Routine Name
;	0	0	thru	3	Boot program (this routine)
;		4	thru	25	BIOS
; ;	1	Ò	thru	7	CCP
; ;		8	thru	21	BDOS
5		22	thru	25	reserved
; +OPARM OPARM:	: EC	U	E(3)	ວນ 2	 *o ;Capture 0 parameter ;Memory size in Kbytes, or Bios load address
VERS:	EQ	U	2:	2	BIDS IDau audress
FALSE: TRUE:	EQ EC	•	0 N(OT F	ALSE

			•
K:	EQU	1024	
biosln:	-	1000h	Tf choolute
;+ option:	IF	OPARM < (64+2) false	;ii absolute
operon.	if	oparm/(64+1)	
option:		true	
	endif		
	if	not option	
MSIZE:	EQU	OPARM	;Size of CP/M memory
CBIOS:	EQU	MSIZE*K-biosln	;Start of CP/M jump table
	ENDIF		
;+	IF	OPARM > (64+1)	; If PRL generation
, '	if	option	, II IND Generation
MSIZE:	EQU	•	;Size of CP/M memory
CBIOS:	EQU	OPARM	Start of CP/M jump table
	ENDIF	.,	
BDOS:	EQU	CBIOS-OE00h+6	;Start of BDOS
CCP:	EQU	CBIOS-1600h	;Start of CCP
0.7770		1.01	
OPTS:	EQU	40h	;Option selections byte
		No. and A.	
;	Assembl	y Constants	a , b , a , b , b , b , b , a , b , a
FDPORT	EQU	OC OH	;Base port address for Controller
FDCS	EQU	FDPORT	;Status register
FDCD	EQU	FDPORT+1	;Data register
DMA	EQU	FDPORT+2	;Dma address (when write)
INTS	EQU	FDPORT+2	;Status Register (when read)
; SER	EQU	FDPORT+3	Input on port disables boot rom.
OLK	цų	FDIOKITS	;Serial port
;+ DELC	NT	= 5000	;Delay count
DELCNT	EQU	5000	;Delay count
;		ler function def:	initions
;		(00) command	· · · · ·
;+ NSEC		0	;Sect verify number
;+ F.RT ;+ F.SP		= 02 = 03	;Read track ;Specify
;+ F.DS		= 04	;Drive status
;+ F.RD.		= 06	;Read data
;+ F.RE		= 07	recalibrate
;+ F.RS	TS	= 08	;Read status
;+ F.SE	EK	= OFh	;Seek
NSEC	equ	0	;Sect verify number
F\$RTK	equ	02	;Read track
F \$SPEC	equ	03	;Specify
F \$DSTS F \$RDAT	equ	04 06	;Drive status
F \$RDAT F \$RECA	equ equ	07	;Read data ;recalibrate
F\$RSTS	equ equ	08	;Read status
F\$SEEK	equ	OFh	;Seek

;+ SRT	=	16-8	;= Shuggart 800s
SRT	equ	16-8	;= Shuggart 800s
;		16-3	;= Shuggart 850s
;		16-3	;= Remex
;+ HUT:	=	240/16	;Head unload = 240 ms
;+ HLT:	=	(35+1)/2	;Head load = 35 ms
;+ ND:	=	00	;Set DMA mode
HUT:	equ	240/16	;Head unload = 240 ms
HDLT:	equ	(35+1)/2	;Head load = 35 ms
ND:	equ	00	;Set DMA mode
;+	space	4,10	

START:
3)

;	Function	n data for controller to boot
DATA	DB	0 ;Extended
;+ ENTRY	Y:	DB high CBIOS
ENTRY:	DB	CBIOS shr 8
;+	DB	low CBIOS
-	DB	CBIOS and Offh
;+ LDMA	EQU	*-DATA
LDMA	EQU	\$-DATA
	•	
;+ SPEC	DB	F.SPEC
SPEC	DB	F \$S PEC
;+	VFD	4\SRT,4\HUT
;+	VFD	7\HLT,1\ND
	db	srt shl (8-4) + hut
	db	(hdlt shl (8-7)) + nd
;+ LS PEC	2	= *-SPEC
LSPEC	equ	\$-SPEC
A IDECAT	DD	E DECA O
; HRECAL		$F \cdot RECA, 0$ = $* - RECAL$
;+LRECAL	DB	F \$RECA, 0
LRECAL		S-RECAL
LKECAL	equ	3-KECKL
;+ READ	:	DB F.RDAT
READ:	DB	F \$RDAT
	DB	0 ;hds,ds1,ds0
	DB	0 ;C = sector ID info
	DB	0 ;Head
	DB	5 ;Record (sector)

122

	DB	0	;N
	DB	26	;Read to end of track
	DB	7	;GPL
	DB	128	;DTL
		*-READ	,011
;+LREAD		S-READ	
LREAD	equ	Ş-KEAD	
CTADT.			
START:	MON		toons boond ontdone
· .	MOV	A,C	;save board options
;+	STO	A,OPTS	
	sta	OPTS	
RETRY:			
;+	LDK	DE,DATA	
	lxi	D, DATA	
;+	LDK	B, LDMA	
	mvi	B,LDMA	
	0	handman DVA ad	1
;	Output	beginning DMA ad	laress
;+ ADDR	:	LD A,[de]	
ADDR:	ldax	d	
	OUT	DMA	;set DMA
	INX	D	
	DCR	В	
	JNZ	ADDR	;if NOT all 3 bytes
;	Load Sp	ecify Command	
;+	LDK	B, LS PEC	
, '	mvi	B,LSPEC	
CDRC 1.		-	
SPEC1:	IN	FDCS	
;+	OR	A	
	ora	A	
	JP	SPEC 1	; if no master ready bit
;+	LD	A,[de]	;load command byte
	ldax	d	;load command byte
	OUT	FDCD	;to controller
	INX	D	
	DCR	B	
	JNZ	SPEC 1	;if more bytes
		01201	,11
;		rate drive	,
;		rate drive	,,,,,,,,
; ;+		rate drive B,LRECAL	,
	Recalib	rate drive	,
	Recalib LDK	rate drive B,LRECAL	,, ,
;+ RCAL1:	Recalib LDK mvi	rate drive B,LRECAL B,LRECAL	, ,,
;+	Recalib LDK mvi IN	rate drive B,LRECAL B,LRECAL FDCS	,
;+ RCAL1:	Recalib LDK mvi IN OR	rate drive B,LRECAL B,LRECAL FDCS A	
;+ RCAL1: ;+	Recalib LDK mvi IN OR ora JP	rate drive B,LRECAL B,LRECAL FDCS A A RCAL1	;if no master ready bit
;+ RCAL1:	Recalib LDK mvi IN OR ora JP LD	rate drive B, LRECAL B, LRECAL FDCS A A RCAL1 A, [de]	;if no master ready bit ;load command byte
;+ RCAL1: ;+	Recalib LDK mvi IN OR ora JP LD Idax	rate drive B,LRECAL B,LRECAL FDCS A A RCAL1 A,[de] d	;if no master ready bit ;load command byte ;load command byte
;+ RCAL1: ;+	Recalib LDK mvi IN OR ora JP LD	rate drive B, LRECAL B, LRECAL FDCS A A RCAL1 A, [de]	;if no master ready bit ;load command byte

	DCR	В	
•	JNZ	RCAL1	;if more bytes
			,
RCAL2:	IN	INTS	
	ORA	A	
	JP	RCAL2	;If not complete
;+	MVI	A, F.RSTS	
	MVI	A,F\$RSTS	
	OUT	FDCD	
RCAL3:	IN	FDCS	
	ORA	Å	
	JP	RCAL3	
	IN	FDCD	
	SUI	20h	
	MOV	C,A	
RCAL4:	IN	FDCS	
KOND 4.	ORA	A	
	JP	RCAL4	
1. S.	IN		and the second
		FDCD	and the state of the second
	ORA	C	
· · · · ·	JNZ	START	
;	Now set	-up read command	
,		. up reau communa	
;+	LDK	B, LREAD	
	mvi	B, LREAD	
READ1:	IN	FDCS	 A second sec second second sec
;+	OR	A	
, T			
	ora	A	alf is mained and the
	JP	READ1	; if no master ready bit
;+	LD	A,[de]	;load command byte
	ldax	d	;load command byte
	OUT	FDCD	;to controller
	INX	D	
	DCR	B	
	JNZ	READ 1	;if more bytes
READ2:	IN	INTS	
	ORA	A	
	JP	READ2	;If not complete
	T \ T	7700	
READ 3:	IN	FDCS	
	ORA	A	
•	JP	READ 3	· · ·
	IN	FDCD	
	SUI	40h	
	MOV	L,A	
READ4:	IN	FDCS	
	ORA	A	
	JP	READ4	
	IN	FDCD	
	SUI	80h	
	MOV	H,A	
	/	·	

;+	LDK mvi	B,7-2 B,7-2	
READ 5:	IN	FDCS	
;+	OR	A	
	ora	Α	
	JP	READ5	;if not ready
	IN	FDCD	;read status
;+	DEC	В	• · · · · · · · · · · · · · · · · · · ·
	dcr	В	
	JNZ	READ5	;wait until all done
	MOV	A,L	
	ORA	н	·
	JNZ	RETRY	;if problems
;+	LD	HL,ENTRY	-
	lhld	ENTRY	
	MOV	D,H	
	MOV	H,L	;reverse
	MOV	L,D	
;+	JMP	[h1]	;enter CBIOS
	pchl		;enter CBIOS

END

TITLE 'ROM Boot for CompuPro DISK1 Controller. :+ ;GBCROM - Sorcim ROM Boot for CompuPro Disk Controller. ; ; ; ROM BOOT ; : ; ; COMPUPRO SORCIM Corp. ; ; Oakland, CA Santa Clara, CA : Copyright 1981, Sorcim Corporation. ; ; This product is a copyright program product of ; Sorcim and is supplied for use with the ; CompuPro IEEE 696 Floppy Disk Controller. ; ; Version number: 2.2F ; 81 March 31 Version date: ; ;+ ROMFWA EOU *o * 100h 0 romfwa equ Assembly Constants ; FDPORT EQU OC OH ;Base port address for Controller FDCS EQU FDPORT ;Status register FDCD EQU FDPORT+1 ;Data register DMA EOU ;Dma address (when write) FDPORT+2 INTS EOU FDPORT+2 ;Status Register (when read) ; Input on port disables boot rom. SER EQU FDPORT+3 ;Serial port 5*1000 ;+ DELCNT -;5 MHz processor delcnt equ 5*1000 ;5 Mhz processor Controller function definitions ; Specify (00) command : ;+ NSEC = 0 ;Sect verify number 02 ;Read track ;+ F.RTK = 03 ;+ F.SPEC ;Specify = ;+ F.DSTS = 04 ;Drive status 06 ;+ F.RDAT :Read data = ;+ F.RECA 07 ;recalibrate = 08 = :+ F.RSTS ;Read status :+ F.SEEK = 0Fh ;Seek 0 NSEC ;Sect verify number equ 02 F \$RTK ;Read track equ F\$SPEC equ 03 ;Specify F\$DSTS 04 :Drive status equ 06 ;Read data F \$RDAT equ F\$RECA equ 07 ;recalibrate

126

;Read status

F\$RSTS equ

F \$SEEK	equ	OFh	;Seek
;+ SRT SRT ; ; ;+ HUT: ;+ HLT:	= equ =	16-8 16-8 16-3 16-3 240/16 (35+1)/2	;= Shuggart 800s ;= Shuggart 800s ;= Shuggart 850s ;= Remex ;Head unload = 240 ms ;Head load = 35 ms
;+ ND:	=	00	;Set DMA mode
HUT:	equ	240/16	;Head unload = 240 ms
HDLT:	equ	(35+1)/2	;Head load = 35 ms ;Set DMA mode
ND:	equ	00	;Set DMA mode
	ORG	ROMFWA	
;+	LOC	0	
START:	JMP	ROM1	;forced jump to location 3
;+ ROM1	:	LDK BC,20	;Wait 20 MSec
ROM1:	lxi	Ъ,20	;Wait 20 MSec
;+	LDK	HL,ROM2	;Return from delay
	lxi	h,ROM2	Return from delay;
	JMP	DELAY	
ROM2:	LXI	D,DATA	
;	Output	beginning DMA ad	dress
•ד אחתא	MVI	B,LDMA	
;+ ADDR	:	LD A,[de]	
;+ ADDR ADDR:	: ldax	LD A,[de] d	·set DMA
	ldax OUT	LD A,[de] d DMA	;set DMA
	: ldax OUT INX	LD A,[de] d DMA D	;set DMA
	ldax OUT	LD A,[de] d DMA	;set DMA ;if NOT all 3 bytes
	: ldax OUT INX DCR	LD A,[de] d DMA D B	
	idax OUT INX DCR JNZ	LD A,[de] d DMA D B	
ADDR:	: Idax OUT INX DCR JNZ Load Spe	LD A,[de] d DMA D B ADDR ecify Command	
ADDR:	idax OUT INX DCR JNZ	LD A,[de] d DMA D B ADDR	
ADDR:	ildax OUT INX DCR JNZ Load Sp MVI	LD A,[de] d DMA D B ADDR ecify Command B,LSPEC	
ADDR: ; SPEC1:	ildax OUT INX DCR JNZ Load Sp MVI IN	LD A,[de] d DMA D B ADDR ecify Command B,LSPEC FDCS	
ADDR: ; SPEC1:	: Idax OUT INX DCR JNZ Load Sp MVI IN OR	LD A,[de] d DMA D B ADDR ecify Command B,LSPEC FDCS A	;if NOT all 3 bytes
ADDR: ; SPEC1:	ildax OUT INX DCR JNZ Load Sp MVI IN OR ora	LD A,[de] d DMA D B ADDR ecify Command B,LSPEC FDCS A A	
ADDR: ; SPEC1: ;+	ildax OUT INX DCR JNZ Load Sp MVI IN OR ora JP LD	LD A,[de] d DMA D B ADDR ecify Command B,LSPEC FDCS A A SPEC1	; if NOT all 3 bytes ; if no master ready bit
ADDR: ; SPEC1: ;+	ildax OUT INX DCR JNZ Load Spo MVI IN OR ora JP LD Idax OUT	LD A, [de] d DMA D B ADDR ecify Command B, LS PEC FDCS A A SPEC 1 A, [de]	; if NOT all 3 bytes ; if no master ready bit ; load command byte
ADDR: ; SPEC1: ;+	ildax OUT INX DCR JNZ Load Spo MVI IN OR ora JP LD Idax OUT INX	LD A, [de] d DMA D B ADDR ecify Command B, LS PEC FDCS A A SPEC 1 A, [de] d	; if NOT all 3 bytes ; if no master ready bit ; load command byte ; load command byte
ADDR: ; SPEC1: ;+	Load Spo MVI IN DCR JNZ Load Spo MVI IN OR ora JP LD Idax OUT INX DCR	LD A, [de] d DMA D B ADDR ecify Command B, LS PEC FDCS A A SPEC 1 A, [de] d FDCD D B	;if NOT all 3 bytes ;if no master ready bit ;load command byte ;load command byte ;to controller
ADDR: ; SPEC1: ;+	ildax OUT INX DCR JNZ Load Spo MVI IN OR ora JP LD Idax OUT INX	LD A, [de] d DMA D B ADDR ecify Command B, LS PEC FDCS A A SPEC 1 A, [de] d FDCD D	; if NOT all 3 bytes ; if no master ready bit ; load command byte ; load command byte
ADDR: ; SPEC1: ;+	Load Spo MVI IN DCR JNZ Load Spo MVI IN OR ora JP LD Idax OUT INX DCR JNZ	LD A, [de] d DMA D B ADDR ecify Command B, LS PEC FDCS A A SPEC 1 A, [de] d FDCD D B	;if NOT all 3 bytes ;if no master ready bit ;load command byte ;load command byte ;to controller
ADDR: ; ; ;+ ;+	ildax OUT INX DCR JNZ Load Spo MVI IN OR ora JP LD Idax OUT INX DCR JNZ Recalib	LD A, [de] d DMA D B ADDR ecify Command B, LS PEC FDCS A A SPEC 1 A, [de] d FDCD D B SPEC 1 rate drive	;if NOT all 3 bytes ;if no master ready bit ;load command byte ;load command byte ;to controller
ADDR: ; ; ;+ ;+	Idax OUT INX DCR JNZ Load Sp MVI IN OR ora JP LD Idax OUT INX DCR JNZ	LD A, [de] d DMA D B ADDR ecify Command B, LS PEC FDCS A A SPEC 1 A, [de] d FDCD D B SPEC 1	;if NOT all 3 bytes ;if no master ready bit ;load command byte ;load command byte ;to controller

;+	OR	A		
	ora	Α		
	JP	RCAL1	;if no master ready bit	
;+	LD	A,[de]	;load command byte	
	ldax	đ	;load command byte	
	OUT	FDCD	;to controller	
	INX	D		
	DCR JNZ	B RCAL 1	tif many hutan	
	JNZ	KOALI	;if more bytes	
RCAL2:	IN	INTS		
	ORA	A		
	JP	RCAL2	;If not complete	1
	MVI	A,F\$RSTS		
	OUT	FDCD		
		I DOD	• •	
;+	LDK	BC,250	;Leave light on .25 seconds	
	lxi	Ъ,250	;Leave light on .25 seconds	
;+	LDK	HL, RCAL 3	;set return address	
	lxi	h,RCAL3	;set return address	
	JMP	DELAY		
RCAL 3:	IN	FDCS		
KOAL J.	ORA	A		
	JP	RCAL3		
	IN	FDCD		
	SUI	20h		
	MOV	C,A	and the second sec	
RCAL4:	IN	FDCS		
	ORA	A	e de la companya de l	
	JP	RCAL4		
	IN	FDCD		
	ORA	С		
	JNZ	ERROR	;If error in recalibrate	
;	Now set	-up read command		
,				
	MVI	B, LREAD		
READ1:	IN	FDCS		
;+	OR	A		
	ora	A		
	JP	READ1	; if no master ready bit	
;+	LD	A,[de]	;load command byte	
	ldax	d EDOD	;load command byte	
	OUT INX	FDCD D	;to controller	
	DCR	B		
	JNZ	B READ1	;if more bytes	
	3112	NERDI	, IL MOLE Dyles	
READ2:	IN	INTS		
	ORA	A		
	JP	READ2	;If not complete	
READ 3:	IN	FDCS		

READ4:	ORA JP IN SUI MOV IN ORA JP IN SUI MOV	A READ3 FDCD 40h L,A FDCS A READ4 FDCD 80h H,A	
READ5: ;+	MVI IN OR ora JP	B,7-2 FDCS A A READ5 ;if	not ready
;+	IN DEC dcr		ad status
;+	JNZ MOV ORA JZ space	A,L H	it until all done no error during read
;	Error d	uring read or recali	prate.
;+ ERRO ;+ ERROR: ; ;+	R: LDK lxi lxi JMP space	HL,ROM2	it l second before retry it l second before retry
;	Delay a ENTRY	period of time. BC = number of mill HL = return address	•
;+ DELA DELAY: DLAY1:	mvi INX DCX DCR JNZ DCX MOV ORA JNZ PCHL		turn to caller
;+	space	4,10	· .

; DATA	Functio DB	n data for O	contro	ller to boot ;Extended
;+	DB	high BOOT		,
	DB	boot shr &	3	
;+	DB	low BOOT		
	DB	boot and ()ffh	
;+ LDMA	EOU	*-DATA		
LDMA	EQU	\$-DATA		
;+ SPEC	DB	F.SPEC		
;+	VFD	4\SRT,4\HU	Л	
;+	VFD	7\HLT,1\NI		
SPEC	DB	F \$S PEC		
	db	(srt shl 4)+hut	
	db	(hdlt shl	(8-7))	+nd
;+ LSPE	C	= *.	-SPEC	
LS PEC	equ	\$-spec		
;+ RECA	L	DB F.	RECA, O)
;+ LREC	AL	= *-	-RECAL	
RECAL	DB	F\$RECA,0		
LRECAL	equ	\$-RECAL		
;+ READ	•		RDAT	,
READ:	DB	F \$RDAT		
	DB	0		;hds,ds1,ds0
	DB	0		;C = sector ID info
	DB	0		;Head
	DB	1		;Record (first sector)
	DB	0		;N
	DB	4		;EOT (last sectors)
	DB	7		;GPL
	DB	128		;DTL
;+ LREA			-READ	
LREAD	equ	\$-READ		

;	Next instruction disables rom, shadow			
;	of next	instruction must	t be jump to	
;	execute	boot code just	loaded at 100h	
;	ORG	ROMFWA+100h-4	;Leave exact room	
;+	DS	(100h-4) - *		
	DS	(100h-4) - \$		
GOBOOT:				
;+	LDK	C,high ROMFWA	;pass board switch value to Boot	
	mvi	c,romfwa shr 8	;pass board switch value to Boot	
	OUT	SER	;must preceed Boot immediately	
BOOT:				
;+	ASSERT	BOOT = 100h		

END

IF YOU NEED ASSISTANCE ALWAYS CONTACT YOUR COMPUPRO DEALER FIRST

CUSTOMER SERVICE INFORMATION

2

Our paramount concern is that you be satisfied with any Godbout CompuPro product. If this product fails to operate properly, it may be returned to us for service; see warranty information below. If you need further information feel free to write us at:

Box 2355, Oakland Airport, CA 94614-0355

LIMITED WARRANTY INFORMATION

Godbout Electronics will repair or replace, at our option, any parts found to be defective in either materials or workmanship for a period of 1 year from date of invoice. Defective parts *MUST* be returned for replacement.

If a defective part causes a Godbout Electronics product to operate improperly during the 1 year warranty period, we will service it free (original owner only) if delivered and shipped at owner's expense to and from Godbout Electronics. If improper operation is due to an error or errors on the part of the purchaser, there may be a repair charge. Purchaser will be notified if this charge exceeds \$50.00.

We are not responsible for damage caused by the use of solder intended for purposes other than electronic equipment construction, failure to follow printed instructions, misuse or abuse, unauthorized modifications, use of our products in applications other than those intended by Godbout Electronics, theft, fire, or accidents.

Return to purchaser of a fully functioning unit meeting all advertised specifications in effect as of date of purchase is considered to be complete fulfillment of all warranty obligations assumed by Godbout Electronics. This warranty covers only products marketed by Godbout Electronics and does not cover other equipment used in conjunction with said products. We are not responsible for incidental or consequential damages.

Prices and specifications are subject to change without notice, owing to the volatile nature and pricing structure of the electronics industry.

"DISK 1" is a trademark of W.J. Godbout.

"TRI-STATE" is a trademark of National Semiconductor Corp.

"SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER" January 1980, pages 1 - 16, Copyright 1980, Intel Corporation. Reprinted by permission of Intel Corporation.

Copyright 1981, 1982 by Godbout Electronics. All rights reserved. We encourage quotation for the purposes of product review if source is credited. Printed in U.S.A.