Technical Manual No. 799804-800 Revision F

## ADDENDUM H - EMBEDDED FORMATTER (DUAL-MODE)

Cipher Data Products 10225 Willow Creek Road San Diego, California 92131

oCopyright 1982 by Cipher Data Products, Inc. Printed in U.S.A.

 $\mathcal{L}_{\mathcal{A}}$ 

 $\mathcal{L}$ 

January 1984

#### ADDENDUM H

#### DUAL-MODE EMBEDDED FORMATTER

This addendum presents a physical and electrical description of the dual-mode embedded formatter installed on the Cipher Magnetic Tape Transport to which this manual is assigned. The addendum, together with the special-configuration also included in the manual, presents all additional operational and maintenance information necessitated by the addition of the formatter to the transport. (For design information, refer to the product specification.) Please read this addendum, the supplement, and the manual thoroughly before operating or placing the transport into the system.

## TABLE OF CONTENTS



## TABLE OF CONTENTS {Continued)

**SECTION** 

Ill Con't.





## TABLE OF CONTENTS (continued)

 $\sim 10^7$ 



 $\sum_{\substack{1\leq i\leq n\\2\leq i\leq n}}$ 

 $\mathcal{L}^{\text{max}}_{\text{max}}$ 

 $\hat{\mathcal{A}}$ 

#### TABLE OF CONTENTS (continued)

# **SECTION** *V* Con't. VI TITLE PAGE NO. LOGIC ELEMENTS AND SYMBOLS.................. 5-1 EMBEDDED DUAL-MODE FORMATTER PWB ....... 5-11 CIRCUIT OPERATION AND DESCRIPTION Clock Logic................................. 5-12 Clock Pulse Generator .......................... 5-12 Command Registers • . • . . • • . • • . . • . • . • • . • • . . • • • 5-14 Gap Centro I . • . . • • • • . . . . . . . . • . . . . • . • . • . . . . • . • 5-14 Gap Counter • . • . 5-21 Write Control. . . • • . • . • • . . • • . . . • . • • . . . • . • • . • . . 5-23 Write Data Encoder ........................... 5-24 NRZI Read Data Registers ..................... 5-29 NRZI Read Error Logic ....................... 5-29 PE READ RECOVERY LOGIC ....................... 5-30 Block Format Control Logic ................... 5-30 Character Control.............................. 5-32 Channel Selection . . . • • . • • . . • . . . . . . . . . . • • . . • • . 5-36 PE Detectors . . . • • . . • • • • • . . • • . • • . . • • . . . . . • . . • 5-38 Skew Buffer . . • • • • . . . . . . • • • • • • . • . • . . . • • . . . . . • 5-40 Error Logic.................................. 5-41 Read Strobe Pulse Generator .................. 5-42 ENGINEERING DOCUMENTATION....................... 6-1

# LIST OF ILLUSTRATIONS

 $\sum_{i=1}^{n}$ 

 $\sum_{i=1}^{n}$ 



 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{0}^{\infty}\frac{dx}{\sqrt{2\pi}}\frac{dx}{\sqrt{2\pi}}\,dx\,dx.$ 

# LIST OF TABLES

TABLE

 $\mathcal{L}$ 

 $\langle \rangle$ 



#### SECTION I

#### **DESCRIPTION**

#### PHYSICAL DESCRIPTION

1-1. All components and circuitry of the formatter embedded within the chassis of the Cipher magnetic tape transport are incorporated on a single printed-wiring board. Also mounted on this board are six connectors, XJIOI, XJI02, XJI03, XPIOIA, XP 102A and XP 103A, which provide all interface connections between the formatter and the transport(s), and another connector, IPIOI, which provides all connections from the board to the interface harness from the system. Connector IP 101 is readily accessible from the rear of the transport.

1-2. The embedded formatter has no separate power supply or controls. These facilities are provided through the interface connections with the transport and/or the system.

#### FUNCTIONAL DESCRIPTION

)

1-3. The embedded formatter contains all logic and functions associated with the reading and writing of IBM/ANSI-compatible PF and NRZI magnetic tapes. Its reading and writing of IBM/ANSI-compatible PE and NRZI magnetic tapes. circuitry includes all logic required for the generation of data records, CRC, LRC, file-mark patterns, and ID bursts involved in magnetic tape recording, and for the data recovery operations of data decoding, buffering, and error and file-mark detection. It performs all timing necessary for the writing of compatible interblock gaps and proper head positioning within the block.

### MECHANICAL AND ELECTRICAL SPECIFICATIONS

1-4. Mechanical and electrical specifications are compatible with those of the transport on which the formatter is mounted.

#### INTERFACE SPECIFICATIONS

1-5. Interface specifications for the formatter are the same as those for the transport, as described in the basic manual. The formatter interface configuration is as shown in Figure 1-1 of this addendum.

 $\sim$  -  $\pm$ 



Figure 1-1. Interface Configuration

 $\sim$ 

#### SECTION II

#### INSTALLATION, SWITCH SETTINGS, AND JUMPERS

#### INSTALLATION

2-1. As noted in Section I, the formatter is installed on the transport during manufacture. The manner of installation and all parts and components involved therein are shown in the drawing and parts list presented in the SPECIAL-CONFIGURATION SUPPLEMENT preceding this addendum.

#### **SWITCHES**

 $\setminus$ ,/

2-2. The dual-mode formatter PWB incorporates one four-position DIP switch (SI), two six-position DIP switches (S2 and S3), one five-position rotary switch (S4), and four jumpers, all of which are used to implement various configuration parameters. The functions of each of these switches and jumpers are presented here as a check list and guide to the technician in making any desired changes in the various modes of operation.

2-3. Density Selection. Switch SI, positions I and 2, are used with seven-track transports to select high-low density combinations.\* SI-1 OFF, SI-2 ON selects densities of 800 and 200 bpi; SI-1 ON, SI-2 ON, 800 and 566 bpi; SI-1 OFF, 556 and 200 bpi.

2-4. Parity Generation. Switch SI-3, in OFF position, selects internal parity generation. ON position selects external parity generation.

2-5. Formatter Address. Switch SI-4, in OFF position, selects formatter address 0; SI-4 ON selects formatter address 1.

2-6. Speed Selection. Switches S2 and S3, in conjunction with the proper headers, are used to set the formatter for operation at either of any two standard tape speeds from 12.5 to 125 ips. Switch S2, with header U7E, sets the high speed, and switch S3, with header U7C, sets the low speed. (See Table 2-1 for switch settings and Table 2-2 for header component values for different speeds.) When transport-to-formatter input !SPEED is true, operation will be at the high-speed setting.

\*The host transport must not be a seven-track machine.

2-7. Host Transport Address. For transports not having a logical unit address select switch, rotary switch S4 is used to set the address of the host transport. With S4 in OFF position, the host transport is selected. Transport address O, I, 2, or 3 is obtained by turning S4 to position O, I, 2, or 3, respectively. In a transport with a logical unit address switch, switch S4 should be set in the address 0 position.

#### **JUMPER OPTIONS**

2-8. Jumper WI is used to route the formatter-to-transport output IWARS to J101 in the host transport. This jumper is used only on transports (such as Model IOOX) in which IWARS is not routed within the transport to the control section.

2-9. Jumper W2 routes +5-volt power from the transport via J101-S to the formatter. This jumper must be removed if power is to be supplied from the system interface through IP 101, or through E1, E2. In this case, the  $+5$ -volt power supply on the transport must be readjusted to compensate for the decrease in load.

2-10. Jumper W3, in the PE mode, causes IRTH2 to be forced true during the data portion of the record.



2-11. Jumper W4 provides for the use of transports with no Read Data strobes.

Table 2-1. Speed Selection Switch Settings



#### Table 2-2. Component Values in Speed Headers U7E and U7C

 $\bigg)$ 

#### **SECTION Ill**

### **INTERFACE CONNECTIONS**

#### **CONNECTORS**

3-1. As noted in paragraph 1-2 of this addendum, all interface connections to the formatter are made through seven connectors: XJ101, XJ102, XJ103, XP101A, XP I 02A and XP I 03A from formatter to transport and IP I 01 from formatter to controller harness. Connectors XJ101, X.1102, and XJ103 are connected by cables to JIOI, JI02, and JI03, respectively, on the host transport, and connectors XPIOIA, XP 102A, and XP 103A are used for daisy chaining. Up to three additional external drives may be attached to the formatter, using Cipher daisy-chain cables.

#### **PIN ASSIGNMENTS**

3-2. The signals, mnemonics, and connector pin assignments pertaining to the interface of the formatter and controller are presented in Table 3-1. (Note that all interface mnemonics are prefixed with the letter "I".) Formatter/transport interface signals and pin assignments are as presented in Table 3-2. Plus 5-volt connectors and pin assignments are shown in Table 3-3.

 $\mathcal{A}(\mathcal{C})$  , and  $\mathcal{C}(\mathcal{C})$ 



\*See Section Ill for definitions of interface functions.

# Table 3-1. Interface Connections, Formatter/Controller

 $\frac{1}{2}$  .



\*See Section Ill for definitions of interface functions.

 $\mathcal{A}^{\mathcal{A}}$ 

 $\sum_{i=1}^{n}$ 

 $\begin{matrix} \mathcal{P} & \mathcal{P} \\ \mathcal{P} & \mathcal{P} \end{matrix}$  $\mathcal{L}_{\mathcal{A}}$ 

Table 3-1. Interface Connections, Formatter/Controller (Continued)

Revised



\*See Section Ill for definitions of interface functions.

Table 3-1. Interface Connections, Formatter/Controller (Continued)

Revised -----



Table 3-2. Transport/Formatter Interface Connections

 $\frac{1}{\sqrt{2}}$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{0}^{\pi} \frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^{2} \frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^{2} \frac{1}{\sqrt{2\pi}}\int_{0}^{\pi}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\$ 

 $\mathbf{r}$ 

Revised

 $\bar{\gamma}$ 



 $\ddot{\phantom{a}}$ 

Revised

<b>CONNECTOR</b>	<b>LIVE</b> <b>PIN</b>	<b>GROUND</b> PIN	SIGNAL	
$J102 - XP102A$	33	34	Write Data 6 (IWD6)	
	35 36		Write Data 7 (IWD7)	

Table 3-2. Transport/Formatter Interface Connections (Continued)

	+5 VOLTS	<b>GROUND</b>		
Connector	Pin	Connector	Pin	
XJI01	26	<b>XP101A</b>	26	
	28		28	
	30		30	
	32		32	
	34		34	
	36		36	
	38		38	
	40			
<b>XP101A</b>	39			
	40			
<b>XP102A</b>	39	<b>XP102A</b>	37	
	40		38	

Table 3-3. Plus 5-volt Power Connections

 $\sim$ 

*,/* 

 $\big\rangle$ 

 $\bar{\lambda}$ 

## **FORMATTER INTERFACING**

3-3. The formatter is designed so that any two Cipher formatters may be daisychained on the formatter/controller interface.

3-4. All interface lines are low-true at the interface, with the true level being less than 0.8V and the false level being greater than 2.4V. All pulses widths must be at least I microsecond.

### **INTERFACE INPUTS (CONTROLLER TO FORMATTER)**

3-5. Formatter Address (IFAD). This is a level which selects one of two possible formatters. A true level on the IFAD line selects formatter address I; a false level selects formatter address 0. The formatter address is determined by switch SI-4: in OFF position, formatter address is O; in ON position, formatter address is I.

3-6. Transport Address (ITAD0, ITAD1). The levels on these two lines determine which of the four possible transports is connected to the formatter. These lines are decoded by the formatter/transport interface. See Table 3-4.

3-7. Initiate Command (IGO). This is a pulse which initiates the command specified by the command lines. The information on the command lines is copied into the corresponding formatter flip-flops on the trailing edge of the IGO pulse. If the formatter and the selected transport are ready, the command is accepted by the formatter, and the IFBY signal is set true.





3-8. Command Lines. The levels on these lines specify commands to the formatter. The levels on the command lines are transferred to the formatter on the trailing edge of the IGO pulse. The levels must be held steady from 0.5 microsecond before to 0.5 microsecond after the trailing edge of IGO. Table 4-1 defines the command coding for various tape operations.

- a. Reverse (IREV). This is a level which, when true, specifies reverse tape motion and when false, specifies forward tape motion.
- b. Write (IWRT). This is a level which, when true, specifies the write mode of operation and when false, specifies the read mode of operation.

Revised

- c. Write File Mark (IWFM). This is a level which, when true and IWRT is also true, causes a file mark to be written on the tape. When this level is true and IWRT is false, a file search is initiated. The operation terminates when a file mark is detected or if load point is encountered in reverse. Read data will also be available during the operation.
- d. EDIT (IEDIT). This is a level which, when true during a read reverse operation, modifies the read reverse stop delay to optimize head positioning for a subsequent edit operation. When this level is true and IWRT is true, the IOVW line is activated, and the selected transport operates in the edit mode.
- e. ERASE (!ERASE). This is a level which, when true in conjunction with a true level in the IWRT line, causes the formatter to execute a dummy write command. The formatter will be conditioned to execute a normal write command but no data will be recorded. A length of tape, as defined by ILWD, will be erased. Alternately, if IERASE, IWRT, and IWFM command lines are true, the formatter is conditioned to execute a dummy write file mark command. A fixed length of tape approximately 3.75 inches will be erased.
- f. Read Threshold Level 2 (ITHR2). The levels on this line are utilized in transports with extra low read threshold capabilities. When true, the extra low threshold is specified, and when false, the normal threshold is specified. The true level should be used only when it is required to recover data of very low amplitude.
- g. Read Threshold Level I (ITHR I). The levels on this line are utilized only in transports with single-gap heads to specify the operating level of the read threshold circuits. A true level specifies selection of the high read threshold level, and a false level specifies the normal read threshold. The true level is normally used only when it is required to perform a readafter-write data check.
- h. Density Select (IDEN) (Optional Seven-Track). When the external density select option is incorporated in seven-channel transports, the levels on this line control the packing density of data transfers to and from tape. This level, when true, selects the lower of two possible packing densities. When false, the higher packing density is selected.
- i. Parity Select (IPAR). The levels on this line are effective only for sevenchannel transports. They control the parity mode for write and read data transfers. When true, this level selects the even (BCD) parity mode. When false, it selects the odd (binary) parity mode.

3-9. Rewind (IREW). This is a pulse which causes the selected transport to rewind to the load point. This pulse is routed directly to the transport and does not cause the formatter to go busy.

3-10. Off-line Command (IOFL-IRWU). This is a pulse which causes the selected transport to revert to the off-line mode. Depending on the tape transport configuration, this line will also cause the selected transport to rewind and unload. This pulse is routed directly to the transport and does not cause the formatter to go busy.

/

#### **NOTE**

#### Current Cipher transports are not equipped with the IRWU option.

3-11. Last Word (ILWD). This is a level which, when true during a WRITE or ERASE (variable-length) command, indicates that the next character to be strobed into the formatter is the last character of the record. It is set true by the controller at the time the last data character of the record is placed on the interface lines.

3-12. Formatter Enable (IFEN). This is a level which, when false, causes the formatter to reset to the quiescent state. This signal is not gated by FAD; hence, if two formatters are connected to the interface, both will reset simultaneously upon receipt of a false-going IFEN level. This line may be used to disable the formatter if controller power is lost, or to clear the formatter logic in the case of illegal commands or unusual conditions.

3-13. Write Data Lines, Write Parity (IWO-IW7, IWP). The eight Write Data lines are utilized to transmit write data from the controller to the formatter. IWO corresponds to the most significant bit and IW7 to the least significant bit of each character.

3-14. For nine-channel operation, the eight data bits appearing on W0-7 are written onto the corresponding channels on tape. For seven-channel operation, WO and WI are not utilized and the remaining six data bits are written onto tape. In either case, W7 corresponds to the least significant bit of the character. Line WP is optional and is used only if it is required to write the parity bit specified by the customer. When this option is not employed, the formatter generates parity internally on the basis of data contained on W0-7, together with the current parity mode.

3-15. The first character of a record should be available on these lines a minimum of one-half cell time before the first IWSTR and remain until the trailing edge of the first IWSTR is issued by the formatter. The next character of information must then be placed on these lines within one-half a character period. Subsequent characters of a record are processed in this manner, until ILWD is set true by the controller when the last character is transmitted.

3-16. Load and On-Line (ILOL). This is a pulse which causes a remote load sequence. A second pulse, spaced a minimum I second from the initial pulse, causes the transport to be placed on line. This pulse is routed directly to the transport interface and may be used only on transports equipped with this option.

#### **NOTE**

Current Cipher transports are not equipped with this option.

#### **INTERFACE OUTPUTS (FORMATTER TO CONTROLLER)**

3-17. Formatter Busy (IFBY). This level is normally utilized by the controller to inhibit further commands to the formatter. The level goes true on the trailing edge of the IGO when a command is issued by the controller and will remain true until tape motion ceases after the execution of the command.

3-18. Data Busy (IDBY). This is a level which goes true when the tape on the selected transport has reached operating speed and traversed the IBG, and the formatter is about to write a preamble on the tape or look for a read signal from the tape. IDBY remains true until the data transfer is completed and the appropriate postrecord delay is completed. IDBY goes false as the capstan starts to decelerate the tape.

3-19. Identification/Check Character Gate (llDENT/ICCG). The functions of this line differ depending upon mode of operation. These functions are described for PE and NRZI mode in paragraphs 3-20 and 3-21, respectively.

3-20. PE Mode. This is a level which goes true to identify phase-encoded (PE) tapes. When reading forward off of the BOT, the formatter inspects the parity When reading forward off of the BOT, the formatter inspects the parity channel for the presence or absence of the identification burst, which distinguishes PE tapes. If an identification burst is detected, this line is set true for a short period as the BOT tab passes over the read head.

3-21. NRZI Mode. This level is set true by the formatter when the read information being transmitted to the controller is a cyclic redundancy check character (CRCC) or a longitudinal redundancy check character (LRCC). It is false when data characters are being transmitted. Data and check information can be distinguished by gating read strobe (RSTR) with CCG or its inverse.

3-22. Hard Error (IHER). This is a pulse or level which, when true, indicates that an uncorrectable read error has been detected by the formatter. When the ERASE command is given to the formatter, the IHER line is disabled. In NRZI mode, this line will be set true for one or more of the following:

- a. Vertical parity error on data character.
- b. Longitudinal parity error.
- c. CRCC parity error.
- d. Improper record format.
- e. CRC error.

3-23. In the case of a vertical parity error, the HER line will be pulsed at the time that the read strobe (RSTR pulse) is issued for the character in error. In all other cases, HER will be pulsed after the complete record has been read. All error information will be transferred to the controller before Data Busy (DBY) goes false. In PE mode, IHER is true for one or more of the following:

- a. False preamble detection.
- b. False postamble detection.
- c. Multichannel dropout.
- d. Parity error without associated channel dropouts.

3-24. In all cases except parity error, the formatter will cease transmission of further read data and search for the IBG. When a parity error is detected, the erroneous character will be transmitted and labeled by a pulse on the IHER line at RSTR time.

3-25. Corrected Error (ICER) (PE Only). This is a pulse which indicates that a single-track dropout has been detected and that the formatter is performing error correction. When the ERASE command is given to the formatter, the ICER line is disabled.

#### **NOTE**

#### When a read-after-write operation is being performed, the record should be rewritten if either a HER or CER error is detected.

3-26. File Mark (IFMK). This is a pulse which indicates that the formatter read logic has detected a file mark. This may be during any READ FORWARD or READ REVERSE command, or during a WRITE FILE MARK command for a read-after-write transport.

3-27. Transport Status. These lines indicate the status of the selected transport and are defined exactly the same as in the interface inputs description. Status lines are as follows: IRDY, IONL, IRWD, IFPT, ILDP, IEOT, INRZ, ISGL, !SPEED, and 17TR.

3-28. Write Strobe (IWSTR). This is a pulse for each data character to be written on the tape. The write data lines (IWP, IWO-IW7) are sampled by IWSTR and are copied character by character into the formatter write logic. The first character must be available before the first IWSTR is generated, and subsequent characters must be set up on the lines within one-half a character period after the trailing edge of each IWSTR pulse. This line will be active during ERASE (variable-length) commands, but data copied into the formatter will have no meaning.

3-29. Read Strobe (IRSTR). This is a pulse which indicates that a read character is present on the controller interface. The read strobes will have the same period as the write data over long-term data transfers. However, due to skew and velocity changes, the instantaneous rate may vary. The controller logic must sample the Read Data lines (IRP, IRO-IR7) at RSTR time. Read strobes (IRSTR) are disabled if the ERASE command is specified. The transmission of check characters (CRC and LRC) is flagged by the check character gate line (ICCG).

3-30. Read Data Lines (IRP, IRO-IR7). The nine read data lines transmit read data from the formatter to the controller. Each character read from the tape is availabe by sampling these lines in parallel by RSTR. Data remains on IRP, IRO-IR7 for a full character period. The corresponding IRSTR pulse is one-third of a character period wide and is timed to occur during the center of each character period.

#### **INTERFACE OUTPUTS (FORMATTER TO TRANSPORT)**

3-31. Transport Select Lines (ISL TO-ISL T3). The levels of these four lines are utilized to select one transport from the possible four. The levels are generated in the formatter by decoding address lines ITAD0 and ITAD1. Only one line can be true at a time. When a transport is selected all interface lines to and from the transport are activated, and the transport is connected to the formatter.

3-32. Synchronous Forward Command (ISFC). This is a level which, when true and the selected transport is ready and on line, causes the tape to move in the forward direction at the specifed speed. When the level goes false, tape motion ceases.

3-33. Synchronous Reverse Command (ISRC). This is a !evel which, when true and the selected transport is ready and on-line, causes the tape to move in the reverse direction at the specified speed. When the level goes false, tape motion ceases.

3-34. Rewind Command (IRWC). This is a pulse which, if the selected transport is ready and on-line, causes the transport to rewind to BOT.

3-35. Off-Line Command (IOFC). This is a pulse which places the selected transport under local control. An off-line command can be given while a rewind is in progress, provided IOFC is separated by at least I microsecond from IRWC.

3-36. Set Write Status (ISWS). The level on this line is the output of a flip-flop within the formatter which identifies the read/write status specified in the last command. The level on this line controls the selected transport's read/write The level on this line controls the selected transport's read/write electronics. When this level is set true, it causes the selected transport to enter the write mode of operation. When this level is false, the transport will enter the read mode of operation.

3-37. Regardless of the state of the ISWS line, the transport will be forced into the read mode of operation under any one of the following conditions:

- a. An RWC or OFC is received.
- b. Transport is switched to the off-line mode.

3-38. Overwrite (IOVW). This is a level which, when true, causes special action in the write electronics of the selected transport to facilitate the editing of tapes. The level is the output of a flip-flop in the formatter logic which stores the condition edit as specified in the last command.

3-39. Read Threshold 2 (IRTH2). The level on this line is the output of a flip-flop within the formatter which stores the condition of IRTH2 specified in the last command. The output on this line is used only by transports which have extra low read threshold capabilities. When this level is true, the read electronics of the selected transport are conditioned to operate in the extra low read threshold mode. When false, the transport reverts to the normal read threshold.

3-40. Read Threshold I (IRTHI). The level on this line is the output of a flip-flop within the formatter which stored the condition of ITHRI specified in the last command. When this level is true and the transport has a single-gap head, the read electronics of the transport are conditioned to operate in the high read threshold mode. When false, the transport reverts to the normal read threshold.

3-41. Write Amplifier Reset (IWARS). This pulse occurs at the end of a write operation. In NRZI mode it causes the LRC character to be written onto tape. In nine-channel NRZI systems, WARS occurs four character periods after the CRC character is written. In seven-channel NRZI systems, WARS occurs four character periods after the last data character is written. In phase-encode mode the WARS pulse occurs immediately following the last character of the postamble during all write operations.

3-42. The leading edge of the IWARS pulse resets the write register in the selected transport at the end of skew delays. This reset action causes all channels to be erased in a uniform direction in the inter-record gap (IRG). Additionally, the WARS pulse is utilized to control the early turn-off of write current during edit operations.

3-43. Write Data Strobe (IWDS). In NRZI mode, this is a pulse for each data character to be written onto tape. In PE operation the frequency of the WDS pulse is twice that of the data transfer rate. The trailing edge of each WDS pulse is utilized to copy data appearing on WOP, WDO-WD7 into the write register in the selected transport logic. The formatter logic holds WOP, WD0-7 steady for the duration of each WDS.

3-44. In nine-channel NRZI systems, the CRC character is written by an additional WDS pulse. This WDS pulse occurs four character periods after the last data This WDS pulse occurs four character periods after the last data character has been written. The appropriate CRC data on WOP, WD0-7 accompanies this pulse.

3-45. Write Data (IWDP, IWDO-IWD7). These nine lines are utilized to transfer the phase-encoded data from the formatter to the selected transport. The information is copied on the edge of each IWDS pulse into the selected transport write logic and written directly onto the tape.

3-46. Data Density Select (IDDS - Optional). The level on this line is the output of a flip-flop in the formatter which stores the condition of DEN as specified in the last command. The levels on this line control the packing density of data transfers to and from tape. IDDS is routed to the Density Indicator line (IDOi). When used with a NRZI, seven-channel transport, a true level on this line selects the lower of two possible packing densities, a false level, the high of the two. When used with a dualmode transport, the true level selects NRZI and the false level selects PE.

3-47. Load and On Line (ILOL). This signal is described in paragraph 3-16 as a controller-to-formatter input.

#### **INTERFACE INPUTS (TRANSPORT TO FORMATTER).**

3-48. Ready (IRDY). This is a level which is true only when the transport is ready to receive external commands. The following conditions must exist:

- a. Initial load or rewind sequence is complete.
- b. Transport is on line.
- c. Transport is not rewinding.

3-49. On Line (IONL). This is a level which, when true, indicates that the selected transport is under remote control. This level is false when the transport is off line and cannot be operated remotely.

3-50. Rewinding (IRWD). This is a level which is true when the selected transport is engaged in a rewind operation.

3-51. File Protect (IFPT). This is a level which is true when the transport power is on and a reel of tape without a write enable ring is mounted on the transport.

3-52. Load Point (ILDP). This is a level which is true when the BOT tab is located under the photo-tab sensor. The ILDP level goes false when the tab leaves the phototab sensor.

3-53. End of Tape (IEOT). This is a level which, when true, indicates that the EOT reflective tab is positioned under the photo-tab sensor. This level is not staticized, and transitions to and from the true state are not necessarily clean.

3-54. Data Density Indicator (IDDI). The levels on this line are relevant only to seven-channel systems. They select either the high or low-density mode of operation for both transport and formatter. When true, the high-density mode is selected; when false, the low-density mode is selected. DDI is normally controlled by the density select switch (HI DÉN) located on the selected transport. Alternatively, if the selected transport contains the external density select option, density selection may be controlled from the customer's equipment via the DEN and DDS interface lines.

3-55. NRZI (INRZ). This is a level which, when true, indicates that the transport is of the NRZI type. When false, this level indicates that the transport is of the PE type. When the level on this line is true, the PE circuitry is disabled. When the level is false, the NRZI circuitry is disabled.

3-56. Seven-Track (17TR). This level, when true, indicates that a seven-channel transport has been selected. When false, it indicates that a nine-channel transport has been selected. This line also forces the formatter to the NRZI mode of operation.

3-57. Single (ISGL). This level, when true, indicates that the selected transport has a single-gap read/write head. When false, the level indicates that the selected transport has a dual-gap read-after-write head. The levels on this line condition the formatter to generate appropriate delays for the generation of the IRG and for head positioning.

3-58. Speed (ISPEED). This line is used when it is desired to attach transports of two different tape speeds to the formatter. When false, it indicates the selected transport is a high-speed unit; when true, it indicates the selected transport is a low speed one.

3-59. Read Data Strobe (IRDS) (NRZI Only). This pulse is generated for each character of information read from tape on the selected transport. The formatter logic samples read data appearing on RDP, RD0-7 on the trailing edge of each RDS pulse.

3-60. Read Data Lines (IRDP, IRDO-IRD7). The nine read data lines are employed to transmit read data from the selected transport to the formatter. In NRZI mode, each character of information is identified by a pulse on the RDS line and is copied into the formatter logic on the trailing edge of RDS.

3-61. In PE mode, these lines are the outputs of nine peak detectors, individually gated with the output of a threshold detector associated with each channel. The read signals are replicas of the PE waveforms used to drive the write amplifiers.

#### **SECTION IV**

#### **OPERATION**

#### **BASIC OPERATION**

4-1. The formatter is capable of executing the commands listed in Table 4-1. When a command is received from the customer's controller, the formatter "goes busy" and performs all control and timing functions necessary to execute the command. Any errors occuring during execution of the command are reported to the On completion of the command execution, the formatter signals the controller, and the controller is then free to issue a further command. Two other command lines, which cause the transport to rewind or to be switched off line, are provided. These commands are routed directly to the selected transport and do not cause the formatter to go busy.

4-2. An automatic read-after-write data check is performed during each WRITE command for transports with dual-gap heads. Read-after-write data is transmitted to the controller in the same manner as during READ commands. NRZI seven- and ninechannel tape formats are illustrated in Figures 4-1 and 4-2, respectively, and Figure 4-3 illustrates the nine-track PE tape format.

#### **NRZI MODE**

4-3. Operations performed by the formatter in the NRZI mode are described in the subparagraphs hereof.

4-4. Gap Generation. The formatter provides all timing necessary for generation of the following gaps for nine- and seven-channel tape formats:

a. lnterblock gap: a gap between each record with a nominal length on a nine-channel tape of 0.6 inch (minimum, 0.5 inch); on a seven-channel tape, 0.75 inch (minimum, 0.68 inch). Maximum interblock gap length depends on the number of consecutive erasures and is not limited by the formatter.



 $\ddot{\phantom{a}}$ 

#### NOTES

- 
- 
- 
- **1. TAPE SHOWN WITH OXIDE SIDE UP.<br>
2. TAPANELS 2 THROUGH 7 CONTAIN DATA BITS IN DESCENDING<br>
CRADER OF SIGNIFICANCE.**<br>
3. CHANNEL P (PARITY FOR NOTHINS ODD DATA PARITY FOR<br>
BINARY TAPES, OR EVEN PARITY FOR BCD TAPES.<br>
4. E
- 
- 





NOTES

- 
- 1. TAPE SHOWN WITH OXIDE SIDE UP.<br>2. CHANNELS 5 THROUGH 7 CONTAIN DATA BITS IN DESCENDING<br> ORDER OF SIGNIFICANCE.
- 
- 
- 
- **3. CHANNEL PEARITY) ALWAYS CONTAINS ODD DATA PARITY.**<br>THE EACH BIT OF THE LRCC ISSUCH THAT THE TOTAL NUMBER OF<br>"I" BITS IN THAT TRACK (INCLUDING THE CRCC AND LRCC) IS<br>EVEN. IN THE 9-TRACK FORMATTHE LRCC WILL MEVER BE AN<br>I
- 

#### Figure 4-2. Nine-Track NRZI Format

 $\mathcal{L}^{\pm}$ 



Figure 4-3. Nine-Track PE Tape Format

- $b.$ Initial gap: a gap preceding the writing of the first data character of the first record from BOT, extending approximately 3.5 inches past the trailing edge of the BOT tab.
- File mark gap: a gap of approximately 3.5 inches of tape preceding the  $\mathbf{c}$ . file mark. The file mark is followed by a normal IBG.


4-5. Writing. During a write operation, the formatter controls the transfer of write data from the controller to the selected transport. The data transfer rate is a function of the tape speed and the data packing density. The CRC and LRC check characters are generated internally by the formatter and are inserted automatically at the end of the record.

4-6. Reading. During reading, data is transferred character by character from the transport to the formatter. The formatter separates data and check characters, performs various error checks, and retransmits the information to the controller via nine data lines and a strobe line, RSTR. Both the data and check characters are identified by a special interface line (CCG), which is true when the check characters are being transmitted.

### **NOTE**

Under certain circumstances, the CRC or LRC character may not exist on tape (all O's character). In this case, no character (or associated RSTR pulse) will be transmitted to the controller.

4-7. File Mark. When executing a Write File Mark (WFM) command, the formatter automatically generates the appropriate file mark patterns to record onto tape. During any read operation (read forward, read reverse, or read-after-write), the formatter tests for the presence of the file mark pattern. When this is detected, the FMK interface line to the controller is pulsed. In addition, the file mark characters read from tape are transmitted to the controller. When reading in a forward read from tape are transmitted to the controller. direction, the first character is transmitted as a data character (CCG false), and the second is transmitted as a check character (CCG true). When reading is in reverse, the two characters are reversed.

4-8. In the case of seven-channel operations in the binary (odd parity) mode, the file mark data character (000 | | | | | ) has "incorrect" parity, and a data parity error (HER) is signalled to the controller. The controller should therefore be designed to ignore error conditions when a file mark is detected.

4-9. Parity. For nine-channel operation, all data transfers take place in the odd parity mode. For seven-channel operation, data parity may either be odd (binary mode) or even (BCD mode) and is selected by the controller via interface line IPAR.

4-10. When writing, the formatter generates the appropriate parity bit from the data present on the eight data lines. A switch option which allows the parity bit to be supplied externally by the controller is provided. In a read operation, the data received from the transport is checked for parity.

4-11. Density Selection. In nine-channel operation, all data transfers take place at a data packing density of 800 bpi. In seven-channel operation, the formatter can perform data transfers at either of two of the three possible packing densities of 800, 556, and 200 cpi. A seven-track machine must not be used as the host transport. The desired density combination (800/556, 800/200) must be identical for both formatter and transport.

4-12. The current density (high or low) can be controlled by a density select switch (HI DEN) on the front panel of the selected transport. When the switch is illuminated, the formatter is conditioned to operate in the high-density mode.

4-13. As an alternative to this, an optional feature in the transport logic permits selection of the current operating density by the controller via the interface line, IDEN.

4-14. BCD Zero Conversion. In the seven-channel BCD (even parity) mode, an all-O's character is invalid. In this mode, the formatter detects the presence of an all-O's character from the controller and automatically substitutes a BCD ten (001010) character.

4-15. Error Checking. During any read operation (read forward, read reverse, or read-after-write) the formatter performs the following checks:

- a. Vertical parity check on each data character.
- b. Vertical parity check on CRC character.
- c. Longitudinal parity check.
- d. Improper record format.
- e. CRC check.
- 4-16. Options. The following options are available:
	- a. Formatter address: 0 or I.
	- b. Internal or external write parity generation.
	- c. Seven-channel density combinations.

### **PHASE-ENCODE MODE**

4-17. Operations performed by the formatter in the PE mode are described in the subparagraphs hereof.

4-18. Identification Burst (Figure 4-3). When performing any write operation from BOT, the formatter automatically writes an IBM-compatible identification mark on the tape. This mark consists of a series of flux reversals at 1600 cpi in channel P, with all other channels erased. Three inches of tape are then erased before the first block of data is written.

4-19. When reading from BOT, the formatter samples the output of the parity track. If the identification mark is found, the IDENT line is pulsed.

4-20. Preamble. When writing, the formatter generates a preamble which precedes the data field of the record. The preamble consists of 40 zero bits, followed by a one bit, recorded in each of the nine tracks.

4-21. Postamble. A postamble is written following the data field of the record. The postamble also consists of 40 zero characters preceded by a one character in each of the nine tracks. When reading, the formatter separates the preamble and postamble from the data.

4-22. Data. When writing, the formatter accepts data character by character and converts it into a phase-encoded signal in which the following conditions exist:

- a. A 0 bit is characterized as a flux transition in the middle of the bit cell away from the erase direction of magnetization.
- b. A I bit is characterized by a transition in the middle of the bit cell toward the erase direction of magnetization.

4-23. File Mark. When in the write mode of operation the formater generates the IBM/ ANSI-compatible file mark, preceded by a long (3.5 inches) gap of erased tape. With the formatter in the read mode, the compatible file mark is detected and verified by the file mark status line (IFMK).

4-24. Gaps. The formatter provides the timing required to generate the following gaps:

- a. lnterblock gap (IRG): a gap with a nominal length of 0.6 inch written between each record.
- b. Initial gap: when writing from BOT, an identification burst, followed by a 3-inch gap, written before the first record.
- c. File mark gap: a gap of approximately 3. 75 inches preceding a file mark.

4-25. All gaps are written by saturating the tape in the erase direction of magnetization.

4-26. Parity. During a write operation, the formatter generates odd parity derived from the data present on the eight data channels. When reading, the formatter checks that the parity of the nine tracks is odd. An error is signaled when the parity check fails.

4-27. Dropout and Error Correction. The formatter provides single and multipletrack dropout detection. When a single-track dropout occurs, the formatter corrects the data by the use of the data in the other seven tracks and the parity bits. A status line to the controller indicates when error correction is taking place. After a dropout has been detected, the output of the affected track will be ignored, and no attempt will be made to resynchronize the discriminators of that track.

# **SECTION V**

# DETAILED ELECTRICAL AND LOGIC DESCRIPTION

### **INTRODUCTION**

5-1. This section consists of a detailed description of the formatter logic operation. Relevant schematic and assembly drawings are presented at the end of Section VII. Reference should also be made to Section IV for a discussion of the block diagram level. Before proceeding, it will be useful to list some of the conventions that have been adopted concerning waveform names, logic levels, and logic symbols.

### INTERNAL FORMATTER SIGNALS

5-2. The formatter logic levels are 0 volts and +4 volts (approximately). The basic waveform names within the formatter have been chosen to correspond to the high-true condition (e.g., the waveform WRT is at +4 volts when writing and at 0 volts when not writing). (See Table 5-1 for detailed descriptions of all waveforms and mnemonics.) The inverse waveform (low-true equivalent) usually retains the same basic name but has an asterisk preceding the mnemonic (e.g., WRT, \*WRT). Logic signals which perform gating functions are identifed at the gate in the form which will satisfy the gate logic.

### INTERFACE SIGNALS

5-3. All signals on the controller/formatter and formatter/transport interfaces are low-true, with signal levels of +3 volts for false and 0 volts for true. The false level of +3 volts is determined by a 220/330-ohm resistor chain which terminates each line at the receiver end. Interface waveform names are always prefixed by the letter "I", e.g., IWRT.

### LOGIC ELEMENTS AND SYMBOLS

5-4. The formatter logic is designed primarily around the low-power Schottky TTL series of integrated circuit (IC) elements. The ICs on the PWB are in a grid array, with each location identified by row (letter) and column (number). The symbol for each logic element includes the appropriate U number and identifies each input and output pin. The device type is listed as well. Two different types of gating elements are employed: the high-true NANO and the high-true NOR. Both types consist of a gating function followed by an inversion.



# Table 5-1. Formatter Signals, Functions, and Mnemonics



 $\mathcal{A}^{\mathcal{A}}$ 





 $\frac{\partial}{\partial t}$ 

 $\left\langle \right\rangle$ 

# Table 5-1. Formatter Signals, Functions, and Mnemonics

 $\mathcal{A}^{\pm}$ 





")<br>V

 $\hat{\mathcal{A}}$ 

 $\bar{\gamma}$ 

 $\mathcal{L}$ 



 $\mathcal{A}^{\mathcal{A}}$ 

 $\sim 10$ 



 $\sim$ 

 $\hat{\mathcal{A}}$ 

 $\mathcal{L}$ 



Table 5-1. F ormater Signals, Functions and Mnemonics (con't .)

 $\mathcal{L}$ 

 $\epsilon$ 

# **NOTE**

See also the paragraphs on NANO/NOR gates and J-K flip-flops in the basic manual, Section IV.

5-5. The high-true NANO (e.g., LS7400, LS7420) can be used as a NANO gate for high-true inputs or as a NOR gate for low-true inputs. Similarly, the high-true NOR (e.g., LS7402) can be used as a NOR gate for high-true inputs or as a NANO gate for low-true inputs. The logic symbols shown on the schematic correspond with the logic function that each gate provides in the circuit. Figure 5-1 illustrates the logic symbols for the LS7400 and LS7401 integrated circuits. Further descriptions in this addendum will refer to gates simply as NOR or NANO, without regard to signal polarity. The presence or absence of circles (state indicators) at the gate inputs indicate the element type. Also, when it is necessary to refer to a particular element or to a signal with no waveform name, it will be identified by the appropritate output pin number (e.g., UE5). Other conventions are illustrated in Figure 5-2. A dot at the output is added to indicate an open collector output.

# EMBEDDED DUAL-MODE FORMATTER PWB CIRCUIT OPERATION AND **DESCRIPTION**

5-6. The PWB consists of a logic board containing 260 integrated circuits (ICs). It provides the logic used to read and write both NRZI and PE-encoded data on tape. It also provides the various control and timing functions required by the formatter. Refer to the schematic diagram of the formatter, Drawing No. 360001-300, and Assembly Drawing No. 160001-000, which shows locations of connectors and test points. The formatter performs the following major logic functions:

- a. Formatter and Transport address selection.
- b. Status and configuration reporting of selected transport to controller.
- c. Generation of initial gaps, interrecord gaps, and file mark gaps.
- d. Writing of seven-channel NRZI data.
- e. Writing of nine-channel NRZI and PE data.
- f. Reading of seven-channel NRZI data.
- g. Reading of nine-channel NRZI and PE data.
- h. Interpretation and storage of various formatter commands.
- i. Data buffering.
- j. Error detection.
- k. Error correction (PE only).
- I. File mark generation and detection.
- m. NRZI check character generator and detection.



Figure 5-1. Logic Symbols LS7400 and LS7402



Figure 5-2. Logic Symbols, 74LS38 and LS7405

5-7. The formatter printed wiring board (PWB) draws approximately 2.2 amperes from the +5-volt supply.

5-8. Clock Logic. All timing on the dual-mode PWB is controlled by the clocks described in paragraphs 5-13 through 5-16, which are produced by the clock pulse generator as described in paragraphs 5-9 through 5-12.

5-9. Clock Pulse Generator. The clock pulse generator (Sheet 2, Drawing No. 360001-300) produces clocks which are used for gap generation, data encoding, NRZI read decoding, and as a standby frequency reference for phase-encode read. It operates at either of two speeds, which facilitates the daisy-chaining of drives of two different speeds on the tape transport interface.

5-10. The speeds are determined by settings of switches S2 and S3 (Sheet I of the schematic and Table 2-1}. Since, by convention, the lower speed drive asserts the SPEED line, switch S3 is set to the parameter for high speed and S2 for low.

5-11. Switches S2 and 53 select a crystal clock and a scaling parameter to produce two waveforms which are frequency-proportional to speed: NRCLK, which drives the NRZI read logic, and SPDCLK which drives the gap-generation logic. The frequency of SPDCLK, a square wave, is one-twelfth that of NRCLK, which is a pulse of approximately 50 nanoseconds.

5-12. Waveforms WRCLK, WRTG, WRTSTRB, and WDS control write data encoding. These waveforms, as shown in Figure 5-3, are phase related. The Enable pulses to U3L (74LS379) occur at six times the character rate, as determined by the density scalar consisting of ICs U3N and U3M (741S161).

5-13. Frequency Lock Clock (Sheet 3). The SPEED line is used to enable one of two voltage-controlled oscillators to generate RDCLK, whose frequency is 24 times the nominal character frequency and is used in the phase-encode read recovery logic. This signal is applied to Ul2D-2 and U7F-12, which, together with NANO gate UIOD, produce a divide-by 24 counter. The output of this counter is applied to pin 3 of phase detectors U6C and U6E, each of which produces positive or negative pulses on pins 5 and 10, depending upon the difference in the two frequencies on pins I and 3. These two voltage pulses either add to or subtract from the charges stored in capacitors CI and C3, thereby increasing or decreasing the voltage at pin 8 of phase detectors U6C and U6E. This voltage is applied to the frequency control input of the selected voltage-control oscillator to increase or decrease its frequency. Thus RDCLK attempts to track at 24 times the reference frequency at pin I of the phase detectors.



Figure 5-3. Write Encoding Clock Pulses

5-14. For purposes of stability, certain discrete components of the VCO itself are changed, depending upon the speed of the transport to which the formatter is These three or four components are on an eight-pin header socket assembly. Hence, only the header needs to be changed to change the speed of the formatter; no soldering or unsoldering is required.

5-15. The reference frequency at pin I of the phase detectors is derived from one of three sources. When no data is being transmitted from the transports, as indicated by a false status of ENV on U6A-3, the reference frequency source is WRTG. When the transport is transmitting read data, ENV on U6A-4 will be true, and the reference

frequency will be derived from U6A-5 as follows: if channel 2 is active, \*CHDROP2 is high, and the frequency reference is XSITPLS2 on U6A-IO; if channel 2 has been dropped, the frequency reference will be XSITPLS7, on U6A-12. The signals on U6Al I and -13 are used to discriminate between the phase and data transitions, since the transition pulse occurs at twice the character frequency before mark one is detected rather than at the character frequency.

5-16. Read Character Clock (RCHCK). The clock, the output of U10D-11, is required as a character frequency by both the block format control logic and the block detector logic. Timing relationships of RCDLK and RCHCK are shown in Figure 5-4.

5-17. Command Registers (Sheet 3, Drawing No. 360001-300). These registers sample the controller command inputs when an initiation pulse (IGO) is given and maintain these lines in a static state throughout the command for use by the formatter and the transport.

5-18. The formatter is selected by a comparison of the formatter address line, IFAD, with the setting of switch Sl-4. If selected, the formatter asserts one of four drive select lines, ISLTO, ISLTI, ISLT2, or ISLT3, as determined by decoding of the two drive select lines, ITAD0 and ITAD1. Also, if IFEN is asserted, the reset condition will be removed from the formatter.

5-19. Commands are strobed into the registers by the GO I pulse, which occurs when an initiate command is accepted by the formatter. Reverse is gated with RAMPUP to force the drive to move tape either forward (ISFC) or reverse (ISRC). IRTHI, ISWS, IOVW, and IDDS are the stored equivalents of controller commands ITHRI, IWRT, !EDIT, and IDEN, respectively. Note the polarity reversal between IDEN and IDDS. IDEN is asserted for low density, whereas IDDS is asserted for high density.

5-20. IRTH2 is generally an equivalent of ITHR2, except that it can be asserted by jumper option to force low threshold over the data portion of a phase-encode record. IRWC and IOFFC are processed directly to the transport interface, forcing the selected transport (ISLTi) to rewind or go off line, respectively. Note that some transports interpret the IOFFC command to unload tape in addition to going off line. IPAR is used to select the permissible even parity recording in seven-track mode.

5-21. Gap Control (Sheet 4, Drawing No. 360001-300). This logic conditionally accepts the controller initiate command (IGO) and produces the time delays required to allow the transport to attain speed prior to writing/reading the first data character. It also produces the post-record delay required to ensure ANSI-compatible interrecord gaps as well as for producing the busy· status indications to the controller. These time delays are listed in Table 5-2 as functions of tape drive speed. Another purpose of the logic is the generation of additonal initiate commands to effect a search file function.

5-22. The waveform diagram for a write operation from load point in phase encode is shown in Figure 5-5. Note that NRZI (7- and 9-track) has identical waveforms, except that IDBRST and TSTIDBRST are not generated. Read operation is essentially identical to this, with STARTGAP and LONGGAP being approximately one-fourth as long as indicated in Table 5-2.



# RDCLK

Figure 5-4. Read Clock Waveforms

 $\sim$ 



Table 5-2. Gap Control Delays (Milliseconds)

տ<br>'



Figure 5-5. Gap Timing, Write From Load Point in PE

5-23. Figure 5-6 illustrates a typical write operation with the tape at other than load point. Note that the start gap duration depends upon head type (single- or dualgap, seven- or nine-track). The single/dual-gap variation reflects the 0.15-inch variation in interrecord gap which could occur due to the presence or absence of read-<br>after-write heads. The seven/nine-track variation reflects the difference in The seven/nine-track variation reflects the difference in conventional interrecord gap size (0.6 inch for nine-track, 0.75 inch for seven). Note also that DATABSY is longer in duration for dual-gap versus single-gap heads, again reflecting the time required to traverse the 0.15-inch read-to-write gap.

5-24. Read-forward timing (not for load point) is illustrated in Figure 5-7. This timing is simpler, since it is independent of transport configuration. DATABSY is set before the read head is over the record on tape, thereby enabling the read electronics to "search" for the record. Since the interrecord gap can be much longer than nominal (25 feet) the duration of DATABSY is not necessarily only the duration of the record to be read. Note that if no data is present on tape, DATABSY could be true until the end of the tape. It is the responsibility of the system to prevent such an occurrence or to terminate it via IFEN should it result from a timeout.

5-25. Read reverse is illustrated in Figure 5-8. Note that the transport continues to move tape, after the record has ended, to position it over the head for a rewrite, which is typically the next operation. The edit function operates to return the tape to the same position with respect to the write head as when the record was originally written. Therefore, it is reasonable to expect that rewriting of a record with the same number of characters will replace the original with a new record in the same position on the tape. In view of the irregularities in tape transport mechanisms and capstan servo misadjustments, however, the number of overwrites should be limited. Otherwise, resulting record drift would lead to nonstandard interrecord gaps.



Figure 5-6. Gap Timing, Normal Write



Figure 5-7. Gap Timing, Read Forward



Figure 5-8. Gap Timing, Read Reverse

 $\frac{\chi}{f}$ 

5-26. File-search operation is illustrated in Figure 5-9. In this example, a file search (forward or reverse) is set up and initiated. The tape transport traverses three non-file-mark records before encountering a file-mark record. The formatter then terminates the operation conventionally.

5-27. Figure 5-10 illustrates a reverse operation into load point and at load point. Note that the formatter is reset on detecting LOP. Should an initiate command be given in a reverse operation while tape is at LOP, the formatter momentarily goes busy (FBY asserted) and then is reset once again.

#### **NOTE**

In a forward file-search operation, should the end-of-tape marker be encountered the operation will be suspended after reading of the<br>current record on the next record current record on the<br>encountered. Should no reco Should no records occur, the formatter will read off the end of the tape. It is the responsibility of the system to prevent th is.



Figure 5-9. Gap Timing, File Search



Figure 5-IO. Gap Timing, Reverse Operation At LOP

5-28. Finally, Figure 5-11 illustrates the timing, in microseconds, between the initiate command, IGO, and RAMPUP. Note that FBY is asynchronously set by the falling edge of the IGO.

5-29. Gap Counter (Sheet 5, Drawing No. 360001-300). This logic works in conjunction with the gap control logic (Sheet 3) to provide the time delays illustrated in Figures 5-5 through 5-10 and enumerated in Table 5-2. IDBRST and ISTIDBRST are generated in this logic, and their operation is shown in Figure 5-5.

5-30. The counter is enabled by one of three exclusively asserted functions: STARTGAP, PSTRECGAP, and RAMPDOWN. The timings selected by these functions are qualified by such functions as 7TR, EDIT, REV, WRT, LONGGAP, SGL, and WFM. Figure 5-12 presents an example of the operation of the counter. Here an enable function (STRTGAP, PSTRECGAP, RAMPDOWN) is asserted, and TD03 is multiplexed to the DL YRST flip-flop. The three enable functions (Sheet 4) are timed out by the DL YRST function. Hence, the duration of the enable line is W+ I clock periods, where:

$$
W = \sum_{i} Z^{i-1}
$$

and i is the decoded TDi, or the time is:

T = 
$$
(W+1) (138.9 \times 10^{-6} / V) \text{ sec.}
$$



Figure 5-11. Gap Timing, Initiate Synchronization



Figure 5-12. Gap Counter Timing Illustration

where V is in ips. Assume the read-forward postrecord gap at 12.5 ips:

$$
T = (2^6+1) (138.9 \times 10^{-6}/12.5) = 0.72
$$
 μsec.

which agrees with Table 5-2. Note also that the waveform generated by TD02, should the counter be free running, is one-fourth the frequency of SPDCLK.

5-31. Write Control (Sheet 6, Drawing No. 360001-300). This logic controls the formatting of the write data. Its principal functions are as follows:

- a. Inserting preamble and postamble in PE.
- b. Generating data strobes until stopped by LWD.
- c. Producing time delays separating CRC and LRC from data portion of record in NRZI.
- d. Writing file mark O's (80 flux changes) in PE.
- e. Controlling data encoding multiplexers.
- f. Generating WEND.

5-32. Figure 5-13 illustrates the waveforms to be expected during the recording of a PE record.





S-33. The rising edge of DATABSY sets flip-flop UIB (upper left of this logic, Sheet 6). The output of this flip-flop is transferred to either the second or fourth flipflop, depending on the level of NRZ. In PE, the second flip-flop is set. In any event, the signal WRITE is asserted, clearing th first flip-flop. The second flip-flop produces the signal PAMBOS, which releases the WRDLY counter, asserts WDEC1, WRITE1, and<br>WDSE. These signals allow the write data encoder (Sheet 7) to output 3200-fci These signals allow the write data encoder (Sheet 7) to output 3200-fci encoded data to the transport.

5-34. When the counter reaches 40, the second flip-flop,  $\bigcup$ 5C-10, is reset. If the command is WFM, this completes the write operation; otherwise, flip-flop three, U7F-6, is set for one clock cycle. This condition asserts PAMB IS, which generates PAMBIEN, which, in turn, writes the preamble, terminating the character on tape. The fourth flip-flop, U4A-6, is set next. Note that if operation is in NRZI mode, the preamble process is bypassed, and writing of data takes place immediately. WRTDATA conditions WEDC0 and WDEC1 to duplicate WRTG. This allows the proper encoding of input data (paragraphs S-37 through S-43). When the final character is to be recorded, the controller asserts LWD, which is synchronized with WRTG by flipflop USC (left center, schematic sheet 6).

S-35. In phase-encode recording mode, this signal resets WRTDATA and sets the fifth flip-flop, U40- IO. This flip-flop sets up the command for encoding the postamble delimiting character, exactly as was done for the preamble. One clock period later it is reset and flip-flop U40-6 is set, again releasing the delay counter to encode the 40 all-O's characters comprising the remainder of the postamble. This accomplished, the last flip-flop is reset, which allows WRITE to go false, thereby generating WEND and terminating the operation. (Actually, read-after-write transports will continue until the read verification is complete.)

5-36. In NRZI operation, WRTDATA is cleared by LWDS (on one character time, if the operation is a WFM), and flip-flop U4A-IO is reset, producing the signal CCDL Y and preventing further recording for three character times (the spacing between the first check character and last data character). In nine-track NRZI, flip-flop U4B-7 then goes set, conditioning the CRC character for encoding. After one character time it is reset, and flip-flop U4B-9 goes set for three more character times and then goes reset. Again, with the reset of the last flip-flop the signal WRITE goes false. This signal then generates the transport WARS signal, producing the LRC character while simultaneously informing the gap control logic that the written record is complete.

S-37. Write Data Encoder (Sheet 7, Drawing No. 360001-300). The purposes of the write data encoder logic are as follows:

- a. Generation of PE all-O's for use in preamble, postamble and file mark.
- b. Generation of PE I's character for preamble and postamble.
- c. Generation of parity on incoming data.
- d. Generation of nine-track, NRZI, cyclic redundancy check (CRC) character.
- e. Detection of a seven-track, NRZI, all-O's character and replacement of it with a BCD 10 character.
- f. Encoding of both NRZI and PE data.

5-38. Write data encoding is accomplished by the four-input, inverting multiplexers, U IOL, U9M, U9N, U IOM, and U IOL and the D registers (shown on the schematic, sheet 7, at right of the multiplexers). The encoding process is controlled by the select inputs to these multiplexers and the ratio of WRCLK to WRTG. In NRZI, this ratio is unity (i.e., one WRCLK pulse for each WRTG), while in PE it is two to one.

5-39. In NRZI encoding, WDECO, WDEC I, and PAMBIEN are always low at the rising edge of WRCLK, while WRITE and WRITEI are always high. As a result, controller write data (which is inverted) is selected by the multiplexers, inverted, and stored in the registers by the rising edge of WRCLK. The data is transmitted to the transport, accompanied by write data strobes (WDS). The result is that the characters are transmitted to the transport with essentially no processing by the formatter. After all nine-track data is transmitted, the formatter asserts the WDECO line to the multiplexers, selecting the CRC character for transmission. produced by the network shown at the left on sheet 7 of the schematic as a result of This character is used for error detection during reading. Seven-track records may be written with odd or even parity. In nine-track records, parity is always odd. When even parity is selected and the character to be written is all O's, there is no means by which the transport, in reading back, can distinguish a character. As a result, the write lines are monitored by the network consisting of U IOP and U6L, and the occurrence of such a character will force W4 and W6 to be asserted, effectively writing a BCD 10 code.

5-40. NRZI file marks are generated by asserting WDECI and negating WDECO. This conditions the multiplexers to the file mark patterns as shown below:



5-41. As stated previously, in PE mode the frequency of WRCLK is twice that of WRTG, since there are two flux transitions possible for each data bit (as opposed to one in NRZI). When WRTG is low (Figure 5-14), the rising edge of WRCLK samples the data lines into the register, as in NRZI. Shortly thereafter, a WDS pulse which copies this data into the transport register is issued. When WRTG is high, WDECO and WDGC I are asserted, causing the outputs of the registers to be inverted and applied to their D inputs. The rising edge of WRCLK (which is missing in NRZI) at this time forces all registers to toggle, producing the PE data transitions. This transition is subsequently copied into the transport. Note that the data transitions for I bits are falling edges, toward the direction of erased tape, while the 0 bit is a rising edge. Note also that there is always a data transition but not necessarily a phase transition.

5-42. The PE preamble/postamble and file mark patterns are all identical. They consist of 80 flux transitions equivalent to 40 all-O's characters. This is produced by selection of the file mark inputs to the multiplexers while WRTG is low. Note that these inputs are all high (the level of a 0 bit). The all-1 's character delimiting the end/beginning of the preamble/postamble is encoded by assertion of PAMBIEN while WRTG is low, thereby disabling the multiplexers and forcing their outputs high (the level of a I bit). The file mark is completed by disabling of the registers associated with dc-erased tracks 1, 3, and 4 by WRITE1.

5-43. PE tapes are identified by a 1600-fci burst written on channel P in the vicinity of the BOT marker. The formatter accomplishes this by dividing the WRCLK by a factor of 4 and applying the resulting signal on WOP. The WDPs are generated normally.



Figure 5-14. PE Writer Data Timing

5-44. NRZI Read Control (Sheet 14, Drawing No. 360001-300). The purposes of the read control logic are as follows:

- a. Detection of first received characters.
- b. Development of half-character timing required to transfer characters between input and output data registers.
- c. Development of isolated character timing required to distinguish check characters.
- d. Detection of end of record.

5-45. For purposes of discussing timing it is important to remember that a ninetrack record might not have a CRC character but must have an LRC character, and that seven-track records might have no LRC character. These situations impose a problem primarily in discriminating check characters in a reverse read operation. The second problem is resolved by the observation that such a record must have at least two characters spaced a single character period apart.

5-46. Nine-track, Read-Forward Operation. This discussion provides the general framework for explaining the other modes. At the start of the read operation, the FCD flip-flop is cleared. The circuit awaits the first RCG pulse, which sets the CD flip-flop (UIOE) at center left. This produces a one-clock (NRCLK)-period characterdetect pulse (CDP) and sets the first-character-detected (FDC) flip-flop. The CDP resets the interval counter consisting of devices Ul2K, UIOH, and Ul2J. The '393 counter counts 16 NRCLK pulses, enabling the D input to the '74 latch. This flip-flop goes set for one clock period, after which it clocks the '175 Johnson counter (U12J) with the result that  $\mathsf{Q}_{0}$  is set and  $\mathsf{Q}_{1}$  and  $\mathsf{Q}_{2}$  are reset. The counter counts another 16 NRCLK pulses and again steps the '175 counter, setting  ${\sf Q}_{\bf 0}$  and  ${\sf Q}_{\bf 1}$  and clearing  ${\sf Q}_{\bf 2}$ .

5-47. Again the counter counts another 16 NRCLK pulses, and, when the '74 latch is set, produces a pulse HCTP as well as stepping the '175 counter. This HCTP pulse simultaneously clears the CD flip-flop and sets the character in output register (CIOR) flip-flop. The falling edge of CD causes the character in the input register (paragraph 5-56) to be transferred to the output register (synchronously), and generates the CIR pulse which clears the input register. The counter now continues to operate, searching for a check character. However, it is usually interrupted by receipt of a RCG pulse, indicating the second data character is received. This produces a character detect pulse which starts events leading to another HCTP one-half character time later. Simultaneously, it sets the gate read strobe flip-flop (GRDSTRB), since a character resides in the output register (CIOR true). After 16 NRCLK pulses, RSTRB is asserted. Sixteen NRCLK pulses later RSTRB goes false so that a read strobe is generated to the controller, allowing it to transfer the character in the output register. Subsequently, a HCTP pulse occurs, moving the new character into the output register.

5-48. These events continue until the last data character is in the output register. As indicated previously, the interval counter continues to run after having produced the HCTP pulse which transferred the last character into the output register. The state of the counter is now  $\mathsf{Q}_0, \mathsf{Q}_1, \mathsf{Q}_2$  set. Another 16 pulses produces  $\mathsf{Q}_1, \mathsf{Q}_2$  set,  $\mathsf{Q}_0$ cleared, another 16 pulses and  $\textsf{Q}_2$  is set,  $\textsf{Q}_0$  and  $\textsf{Q}_1$  cleared. Another 16 pulses clears the flip-flop, which gates the isolated character pulse. This is about one character time since the last character was received. The cycle repeats for an additional character time, thereby producing and ICP pulse.

5-49. This pulse sets the GRDSTRB flip-flop, thereby generating a read strobe for the last data character. It also sets the first stage of the isolated character shift register. Events continue as before until either a CDP pulse occurs because the CRC character is received or an ICP pulse occurs, indicating two more character periods have elapsed with no character received. In either case, the second stage of the isolated character shift register is set. However, a CDP pulse would have the effect of loading the CRC character into the output register and synchronizing the counter in phase with the new character. The counter continues until the next ICP pulse, at which time the third stage of the isolated character shift register is set. This condition asserts CCG and generates a read strobe if CIOR was set, indicating a nonzero CRC in the output register. Two character times later, depending on the race between ICP and CDP, the isolated character register is stepped to the fourth stage. The LRC character which is received generates a CDP and is read into the output register, if this has not already occurred. Following this, the counter continues to run and steps shift register UI2F.

5-50. The first ICP generates the gate format check (GFC), which examines for any subsequent illegal characters arriving from the transport. Two pulses later, the gate error report (GER) signal is asserted, allowing the hard error signal and file mark, if any, to be asserted. One more ICP, and REND is asserted, informing the gap control logic that the read operation is complete.

5-5 I. Seven-Track, Read-Forward Operation. Seven-track, read-forward operation is identical to nine-track, until the last data character is processed. Note that the first two stages of the isolated character shift register are forced set by seven-track<br>status. The ICP pulse generated between the last data character and the LRC The ICP pulse generated between the last data character and the LRC character sets the third stage. This ICP pulse also outputs the last data character, which is now in the output register. Subsequently, the fourth stage of the isolated character register is set either by receipt of the LRC or by an ICP pulse. This condtion asserts CCG. If the LRC character is present, it is entered into the output register and sets the CIOR flip-flop. The next ICP pulse (two character periods after the LRC character) generates the read strobe to output the LRC if the CIOR flip-flop is set (no character, no read strobe). This ICP pulse also sets GFC. The operation is then identical to nine-track operation.

5-52. Nine-Track, Read-Reverse Operation. In nine-track, read-reverse operation, the first character received, the LRC, sets FCD and is entered into the output register. An ICP pulse, which generates a read strobe and sets the first stage of the isolated character shift register, is subsequently generated. Note that CCG is asserted at this time. The next expected event is the CRC character, which, if it occurs, sets the second stage of the isolated character register and is input into the output register; otherwise, the ICP sets the second stage. The next ICP sets the third stage and generates a read strobe if CIOR is set (indicating a CRC is in the output register). The next event is the receipt of the last data character of the record (working from last to first), which sets the fourth stage of the isolated character shift register and clears CCG. Data characters are then output by CDP pulses, exactly as in read-forward operation, until the first character is encountered. It is entered into the output register and remains there until an ICP pulse occurs, drives this character out, and sets GFC. The remainder of the operation is exactly like that of readforward.

5-53. Seven-Track, Read-Reverse Operation. Seven-track, read-reverse starts by forcing the first two stages of the isolated character register set as soon as the first character, which may be the LRC or last data character, is detected.

5-54. When this character occurs, it is entered into the output register and starts the clock. If it is the LRC character, a ICP pulse, which sets the third stage of the isolated character shift register, is generated two character times later. The ICP pulse also. generates a read strobe under a CCG flag (fourth stage of isolatedcharacter register not set). Next, a CDP occurs for the last data character, setting the fourth stage of the ICR. The operation is then as it was in nine-track operation.

5-55. If the LRC character is absent, the first received character is the last data character and must be followed by at least one more data character. This data character forces the third and fourth stages on the isolated character register to be set and outputs the last data character currently in the output register. The operation is then as in nine-track operation.

5-56. NRZI Read Data Registers (Sheet 13, Drawing No. 360001-300). The purpose of this logic is to provide a set of registers to receive a read character (NRZI) from the tape drive while buffering an output character. This double buffering is required primarily to distinguish check characters from data characters in read-reverse operations. In addition, the logic provides the facility to distinguish data characters received from a transport which is not using a RDS. It also recognizes valid NRZI file marks.

5-57. The falling edge of a read data signal or the read data strobe (if used) copies the transport data into the first register, where it resides for about one-half character time. While in this register, it is sensed by the OR network to generate RCG, indicating that a character is received. This received character forces the NRZI read control (paragraph 5-44) to produce an output cycle transferring the character in the second register (if any) to the computer, after which \*CD transfers the received character to the record register, and \*CIR shortly thereafter clears the input register. While the character resides in the output register, it sets up the input to the file-mark-holding flip-flop, U 188. If any character other than a file mark character is detected, the flip-flop is set, subsequently preventing the setting of the NF MK flipflop, U15J, at gate error report time (GER). The output of the second register is presented to the controller read data drivers.

5-58. NRZI Read Error Logic (Sheet 15, Drawing No. 360001-300). The purpose of this logic is to examine the recovered read data for read errors and format errors on write, including the folowing:

- a. Vertical parity error (odd on nine-track, possibly even on seven-track).
- b. CRC parity error, where the CRC parity is odd if the record contains an even number of data characters.
- c. CRC error.
- d. Check character error, meaning the record format is in error.
- e. LRC error.

5-59. Vertical parity is computed for all data characters and pulses the HER line for the particular character in error. CRC parity error is computed for both forward and reverse operation. If RSTRB is generated without a CCG flag, a data character is being processed and the flip-flop holding the error flag is toggled for each such character. The flip-flop is therefore set if the record contains an odd number of data characters; otherwise, it is reset. When a check character occurs, its parity determines whether or not it will toggle the flip-flop. The LRC character always has odd parity (in nine-track operation), hence it will toggle the flip-flop, and the parity of the CRC will determine the final state. If the flip-flop is set at GER, the CRC parity is incorrect.

5-60. CRC parity is computed in the forward direction only. All data characters and the CRC character are operated on by the CRC logic (identical to that on the write data encoder). At the end of the operation, all bits in the register are set, with the exception of RCR2 and RCR4. As a result, the D input of the sampling flip-flop is low if CRC is correct. The RSTRB generated by the LRC character samples this register. At GER time, an error is reported to the controller. A check character error signal checks for the existence of characters where none should exist (GFC) and reports the existence of any such character to the controller.

5-61. In all NRZI read operations, either seven- or nine-track, the tape must be polarized in the same direction at the end of the operation as at the beginning. This means that an even number of data transitions must have occurred in each track, which is the objective of the LRC character. The logic merely counts (modulo 2) the number of data transitions on each track, and if any flip-flop remains set at GER time, indicating an odd number of data transitions, an error is reported.

# PE READ RECOVERY LOGIC

5-62. Block Detector (Sheet 25, Drawing No. 352040-300). This circuitry is driven entirely by two signals: Envelope (ENV) and Read Enable (RDENBL). When a read enable condition is true, indicating that the read section of the formatter logic should be searching for data, this logic is conditioned. If at least two channels are active, envelope (ENV) is detected. When this condition occurs, counter UIIC counts four character periods before enabling Block Detect (BLKDET). ENV must be true for at least four character periods before BLKDET will go true. Once BLKSET is set true, loss of envelope for at least four character periods is required before BLKDET will go false. BLKDET conditions the phase detectors and the format control logic, preventing noise on the tape transport interface from being detected inadvertently as a data record.

5-63. Operation of this logic is best described using the block detector transition diagram, Figure 5-15. Assuming counter UIOB is in state 001, which means UIOB-10 is low, UIOB-2 is low, and UIOB-12 is high, detection of the envelope generates a next state of 010; otherwise it stays in state 001. Once in state 010, if ENV remains true, the counter will advance to state 011; otherwise, it will return to state 001. If the state counter is in either state 010 or 011, the time delay counter, UIIC, will be released via its reset input, pin I. When this counter times out, the state counter goes to state 100, which is the block detect state. Once the state counter is in this state, the same path must be followed in order to lose block detect. Note that when block detect is lost the counter is in state 000. Once in state 000, it will remain there until RDENBL goes false. Hence, only one block detection can occur for each STARTRD signal from the write logic.

5-64. Block Format Control Logic (Sheet 27, Drawing No. 352040-300, Figures 5-16 and 5-17). This logic decodes a phase data block into five intervals: the first half of the preamble, the second half of the preamble, the data portion of the record, the first half of the postamble, and the last half of the postamble. During these decoded intervals, certain tests are performed to detect whether the recorded block has a correct format. If not, FMTER (TP30) is generated. The sequence is started by the signal BOBPLS, on UBA-2. This pulse, which is one read clock period long, sets flipflop UBA-6, which is BGNPRMBL (TP26). This flip-flop goes set approximately four characters into the preamble. The signal is used to enable the file mark detector and also generates the signal PRMBLTST on U9B-13.

5-65. PRMBL TST releases the dual counter (U8D). The counter counts a total of 24 character periods, then produces the signal RDL Y for one clock period. This signal conditions UBC-10, provided a file mark has not been detected. It then resets flip-flop UBA-6, while simultaneously resetting U9A-7. Since U9A-7 is high, it is true for the last half of the preamble. This signal again produces the function PRMBLTST, which releases the counter. Should the counter reach its maximum count and produce the signal RDLY before TP32 goes false, a format error will be generated. This would indicate a long preamble, since mark one would have been detected late.



5-66. Flip-flop U9A is set as pin 7 goes false when the signal SRDOUT (Start Readout) occurs on U9C-I. This signal indicates that the first character has been assembled in the skew buffer and is ready to be processed through postamble detection logic. At this time, RDDATA, on TP3, goes true. This signal will remain true for the entire data portion of the record. If more than one drop channel occurs while RDDATA and DGTI are true (U9D-11 and -9 respectively), a format error will be generated, since more than one drop channel will have occurred over the data portion of the record. When the beginning of the postamble is detected, MK2DET will be true on UIOD-4. This will reset flip-flop UIOA whose negated output will then go high (TP35). This indicates the beginning of the postamble. At this time, the skew buffer should contain an all-0's character. If not, U9D-12 (\*ZEROS) will go true, producing a format error. Note also that the beginning of the postamble produces the signal PSTMBLTST (U9B-1), which once again releases the counter (U8D). When the counter reaches the count 24 condition, the signal RDLY is generated. This simultaneously sets UIOA-9, causing the beginning of the postamble function on TP35 to go low, and U IOA-7 (EOBWDW). During this time, the signal EOBPLS appears on U9D-3. Should this signal occur at any other point in the data record, a format error will be generated. Note that this test is disabled by a file mark condition, since a file mark ordinarily consists of nothing more than a preamble on the selected tracks.

 $5 - 67$ . 5-67. EOBPLS also sets flip-flop U8B-6. Th is condition clears the sequence counter consisting of the five flip-flops (top of sheet). Therefore, an EOPBLS always terminates the read operation. Hence, the end of a one-word read operation is a function of the data envelope and not of any particular characters of the data itself. The gap test condition also releases the 24 character counter, which eventually sets flip-flop U8B-10 to an end read (ENDRD) condition. ENDRD is a signal sent to the write section of the formatter logic indicating that the read section has completed activites on this block. This signal will eventually force a ramp down on the tape drive.

5-68. Character Control (Sheet 28, Drawing No. 352040-300). The exclusive OR gate used in conjunction with flip-flop U9F is the modulo 2 counter for detecting parity. At channel 0 time, the contents of DATAOUTSB are copied into U9F. If DATAOUTSB is a I at that time, U9F-6 is set. Otherwise, it is reset. For channel times I through 7 and parity, U9F will be toggled if DATAOUTSB is true at that particular time.

5-69. The contents of U9F are sampled by register U8H at frame time whenever a character is being read out of the skew buffer. If parity is correct (odd), U9F-6 will be high at that time; hence U8H-12 will then be high. To accommodate the time delay between the skew buffer and the output register, parity is delayed by two character times before being presented to NANO gate U9B. It is then conditioned by \*RDSTRBE, and, if parity is incorrect, a parity error pulse (PARITYERR) will be generated at TP 29 and transmitted to the controller interface. The character parity,  $U8H-12$ , is also presented to the error correction logic (sheet 30).

5-70. The all-O's character discriminator consists of inverter U9E-13 and -12, AND gate U9C-4, -5 and -6 and flip-flop U9F, immediately to the right. If a character containing all O's is presented out of the skew buffer, U9F-10 will be high continously. At channel 0 time the output of the AND gate will be true, thereby setting the flip-flop. This flip-flop will stay set for the entire character if there are no I bits present in the character which would cause the \*K input to be asserted.



Figure 5-16. Read Record Timing

տ<br>|<br>ա<br>ա




Revised

 $5 - 34$ 

5-71. At frame time, when the character is being read out of the skew buffer, the condition of this flip-flop is sampled by register U8H. If the character contained all 0 bits, pin 5 will be forced true. Such characters occur only during the postamble. An all-1 's character detector consists of NANO gate U9C8, 9, and 10, and the flip-flop immediately to its right, U9H. If the character consists of all I bits, DATAINR2, which is presented to the NAND gate, will be true continuously. At channel 0 time, the output will be true; hence, flip-flop U9H will be set. The flip-flop will stay set as long as there are only I bits in DATAINR2. Any 0 bit will condition the K input on the flip-flop, causing it to be reset. The flip-flop is sampled at frame time when a character is being read out of the skew buffer. If the flip-flop is set, indicating that the character consists of all l's, U8H-2 will be set true.

5-72. The all-l's and all-O's character detectors are combined in NANO gate U8F. This NANO gate will be conditioned true if it senses an all-l's data character in register 2, and an all-O's data character being read out of the skew buffer. Such a condition indicates the start of the postamble or the end of the data record. This condition is identified as MK2DET. Should a single-channel dropout condition occur, the logic will still operate correctly, since the all-l's data detector is driven by corrected data while the all-O's data detector is driven by the output of the skew buffer, which will be forced low during the corrected channel. The all-O's character detector is also used to detect erroneous postamble conditions (sheet 3).

5-73. The ANSI-IBM file mark detector consists of three inverters (sheet 28), an 8 input NANO gate, and flip-flop 9H. The detector is examining for channels 2, 6, and 7 active, while channels I, 3, and 4 are simultaneously inactive during the beginning of the preamble. Such a condition causes U9H-9 to be reset. The reset state is FMK (TP 27). FMK is cleared if RDENBL goes false, indicating that the read section is reset.

5-74. The counter, U7B, is a time delay which allows characters to proceed through the postamble detection logic to the output register before enabling read strobes. As the first bit of the first character is being read out of the skew buffer, U7B-14 will be set true. A condition in which U7B-14 is true and pins 13, 12, and 11 are false indicates that only one character is in register I of the postamble detection logic. As the second character is read out of the skew buffer, the first is read into register 2 of the postamble detection logic and the new character into register I. At this time, U7B-13 goes true. The subsequent character forces the initial character into register 3 of the postamble detection logic, and U7B-12 goes true. Finally, the next character arriving causes the initial character to be transmitted to the output register; U7B-l I goes true at this time. This condition will allow a read strobe to be generated to the controller interface.

5-75. USO is the ID burst detector. All phase-encoded tapes must begin with a 1600-fci burst on the parity channel and de erasure on all other channels. Since block detection requires that at least two channels be active, it cannot be true at this time; hence, U50-1 is conditioned true. Simultaneously the parity channel is active; hence, U5D-2 is true, and an ID burst condition is detected. IDBRSTDET will subsequently be gated with positional logic, indicating that the drive is ramping up over the initial gap. It will therefore generate IIDENT to the controller interface.

5-76. Channel Selection (Sheet 26, Drawing No. 352040-300 and Figure 5-18). The major output signals in this circuitry include the select channel conditions, which divide the read character clock to produce 10 intervals, one for each of the nine data channel and one for the frame channel. The drop-channel multiplexing logic samples the nine data channels for channel-drop conditions to produce a time multiplex channel-drop signal, drop counting logic, envelope detection logic, detection logic for a skew-buffer-full condition, and latches for generating a readout skew buffer.

5-77. Channel selection logic consists of a decimal counter composed of binary counter UI9C and NAND gate U20B. For simplicity, the reset condition of the counter is decoded as select channel O, SCHO, the count one condition as select channel I, SCHI, etc., through the count seven condition, which is called select channel 7, SCH7. The count eight condition of the counter is decoded as select channel parity, SCHP, and a count nine condition as select frame, SFRM.

5-78. The select frame condition enables the parallel load on counter UI9C through pin 9. This causes the counter to be reset to the 0 state, which implies that the next channel to be selected is channel 0. The counter is decoded by demultiplexer W8C and The outputs of the decoding network are the complementary conditions: select channel 0 through 7, select channel parity, and select frame. Channel 0 parity and frame are also inverted before being transmitted to other portions of logic.

5-79. The four bits of the counter are also used for time multiplexing purposes. For example, consider the channel drop multiplexer, which consists of NANO gate U20B-6, multiplexer U20C, and NANO gate U20B-3. During channel times 0 through 7, channel bit 3 is low, thereby enabling multiplexer U20C. The other three channel bits are applied to the selection inputs of this multiplexer. Therefore, channel drop 0 applied to the selection inputs of this multiplexer. condition is selected during channel 0 time; channel drop I condition is selected during channel I time, and so forth. The multiplexed output is available on \*U20B-3.

5-80. \*CHNDROP is also inverted and is available at TP 51. During select channel parity time, NANO gate U30B-I is enabled, and the channel drop parity condition is output from the multiplexer. During frame time, neither NANO gate U20B nor multiplexer U20C is selected. Therefore, CHNDROP, on TP 51 is true at every frame time. This condition is required by the skew buffer control logic but should not be construed as being a valid channel drop condition.

5-81. The next operation to be performed is that of counting the number of channels actually dropped and comparing them to a count of one. The counting is done by the 16-state counter, U 18A. Note that the counter is parallel enabled at each channel 0 time. Therefore, the counter samples the condition of channel drop at channel 0 time. If channel 0 were to be dropped, the counter would be preloaded with a count I condition; otherwise, the counter would be cleared. Following this, the counter is incremented each time it sees a channel drop condition.

5-82. The counter is then continously compared to a count I condition through the magnitude comparator, UI9A. At frame time, the output of the magnitude comparator is latched by register U20A. At frame time, if the count in the counter is less than  $I$ ,  $U$   $9A-7$  will be high, and the latch will record a drop channel equal to 0 condition, meaning that all channels are active. If the count is a I frame time, U 19A-6 will be true, and the latch will record a drop-channel-equal-to-I condition. For a count greater than 1, U19A-5 will be true and the latch will record a dropchannel-greater-than-1 condition.





Revised

 $5 - 37$ 

 $\rightarrow$ 

5-83. The count-8 condition is also sampled by the register to produce the signal ENV. If the counter fails to reach state 8, it means that at least two channels are active. Therefore, the signal ENV will be asserted. This signal is used by the block detection logic and also by the read clock selection logic to enable the read clock source to be the input data rather than the crystal write clock. The three drop channel conditions, drop channel equal to 0 (DCEQO), drop channel equal to I (DCEO I), and drop channel greater than I (DCG 11) are used by the error correction and format error logic for correcting parity errors or for detecting uncorrectable read errors.

5-84. The combination of OR gate Ul7C and J-K flip-flop Ul8B forms an any-l's detector. SBFLL, generated by the skew buffer control logic, indicates that a read-in is in process and that the skew buffer has filled its last location on this particular track. Should the signal be true for any of the nine channels, flip-flop U 188-6 will be set true. The state of this flip-flop is sampled at frame time by register U20A. Should the register be set, indicating that at least one skew buffer location has been filled, RDOUTSB (TP 54) will be set true for one frame period. This signal will force the readout of one character from the skew buffer. In addition, the signal SRDOUT will clear the preamble test and set the read data state of the block format control.

5-85. PE Detectors (Sheets 16-24, Drawing No. 352040-300 and Figure 5-19). The PE data detectors are duplicated nine times, once for each data channel. Their function is to synchronize with the incoming data stream, recover the data transition, and ignore the phase transition. The logic is clocked synchronously by the signal RDCLK, which occurs at 24 times the nominal character frequency (24 times for each data transition). Referring to sheet 19 the PE data detector logic outputs some signals not generated by seven of the other data channels. However, the internal logic is identical in all nine tracks.

5-86. Phase-encoded read data from the transports is applied to UI6P-5. This data is synchronized by register U 17V and phase-delayed by one clock period. The output of exclusive-OR gate Ul8W is a pulse for each transition of the input data. Before the block has been detected, MKIDETE will be false, causing flip-flop Ul8L-IO to be reset and U20N-I to be asserted high. The transition pulse is then routed to Ul8D-2. U18D-1 is initially high, since \*BLKDET does not occur for at least four character periods after the start of the preamble. NANO gate Ul8D will assert the parallel load input on UI7E and the K input of J-K flip-flop UI7M, thereby resetting both the counter and the J-K flip-flop on the next clock cycle. When the counter resets, \*CHDROP2 will go high for every input data transition until Mark One has been detected. Mark One is detected by the absence of a phase transition before the all-1 's character which separates the 40 preamble O's from the data portion of the record. The absence of this phase transition allows CHARGATE2 to go set for the first time, thereby allowing the transition on U 18W-6 to be applied to the J input of the DDRDY flip-flop.

5-87. Once Mark One has been detected, U20N-1 will be high only when CHARGATE2 is true (that is, when a gated transition is expected). Therefore, when the preamble portion of the record is completed, transition pulses on U20N-3 occur only for data transitions. The transition pulse is applied to the DDRDY2 flip-flop and causes it to go set, indicating that a data transition has been received from the tape transport for this channel. Simultaneously, the DDATA2 flip-flop samples the polarity of the data at the time this data transition occurs. Hence, DDATA2 corresponds to the actual data bit and will be sampled at channel 2 time. Subsequently, both flipflops will reset. Note that the logic will operate correctly even if the data transition occurs at channel 2 time. Also, note that it is impossible for a DDRDY2 indication to occur unless a Mark One has been detected.



Figure 5-19. PE Detector

 $\sim$ 

 $\Delta$ 

 $\sim$   $\sim$ 

5-88. It is possible that a channel will drop out during a data record, due to deficiencies of the media whereby the input envelope falls below threshold. Since data transitions must always occur at least once per character time in phase encoding, it can be assumed from the absence of the data transition that a channel drop condition has occurred. Absence of this data transition will allow counter Ul7E, together with its extensions, Ul7M and one location of Ul7V, to reach a count 31. This is detected by NANO gate U20V, which causes CHDROP2 to be asserted. When CHDROP2 is asserted, U20D-12 will go low and, since a block detect is present, pin 11 will also go low. This prevents transition pulses from being gated through NANO gate U 180. Hence, the counter stalls at a count 31 condition, and CHDROP2 remains asserted. This condition will evoke error correction on this track. After block detection, a channel which is dropped remains dropped for the remainder of the data record.

5-89. Skew Buffer (Sheet 29, Drawing No. 352040-300). The skew buffer is a first-in first-out type of storage for 10 data channels, of which only nine are actively used. The tenth data channel is required to simplify detection and counting operations, such as parity and drop channel. The two major outputs from the skew buffer are<br>DATAOUTSB and SBFLL. The skew buffer is capable of writing and reading The skew buffer is capable of writing and reading information simultaneously within the same frame period. It samples information for input on the nine data channels. This is accomplished through the multiplexer consisting of Ul6H, Ul6F-6 and Ul6F-8. Ul6F-8 (TP44, DATARDY) will be true for one clock period. Whenever the corresponding data channel has a bit of information to be entered into the skew buffer, the bit is on TP 45, DAT AINSB. DAT AINSB is constructed from the output of the phase detectors, which are time multiplexed coincidentally with the data-ready signals. The data signals have no meaning at all if their corresponding ready signals are not asserted. The polarity of the data is reconstructed through exclusive OR gate U19P. When tape direction is forward, \*REV is high and the exclusive OR inverts the signal before inputting the data to the skew buffer. In a forward direction, a low on 16F-11 is a data bit I.

5-90. The skew buffer consists of four shift registers, each 10 bits in length. The first shift register is composed of U 158, an eight-state shift register, together with one circuit of register UI6C (input pin 6 and output pin 7) and one circuit or register U 160 (input pin 6 and output pin 7). The next register is composed of eight-bit shift register Ul7A and one location each of Ul6C and Ul6D. The third shift register is composed of eight-bit shift register U 16A and one location each of U 16C and U 160. The last register is composed of eight-bit register U ISA, together with one location each of UI6C and UI6D.

5-91. When no information is to be entered, these four shift registers recirculate through the A inputs of multiplexer U ISC. However, when a bit of information is to be entered, indicated by a high on \*TP 44 for one clock period, the multiplexer selects inputs B instead of A. This causes all information in the particular location of each I 0-bit shift register to be transferred to the register to its left. The data bit is then entered into the first shift register U 17A. The information which was in the last register, U 160-10, is discarded.

5-92. When information for any particular channel has been entered into all four shift registers, the skew buffer is said to be full. This condition is detected by the fact that an address of the next location in the skew buffer to be filled is maintained by operation of two ten-bits shift registers in parallel with the four data-shift registers.

5-93. Initially, all four shift registers will be cleared until RDENBLE goes true. When the first bit of data is to be entered, register  $\bigcup$  (6D-12 and 5 are low, indicating that the bit is to be entered into location  $0.$  UI6D-12 is the least-significant bit. Pins 6 and 2 of U 16E, a full adder, are both low. Assuming there is no readout of the skew buffer in process, AND gate UI5E is low. However, since the skew buffer is being read into, U 16E-7, the carry input to the full adder, is true. Hence, the output of the full adder will be a binary I. That is, pin 4 will be high, and pin I will be low. Following these lines around to the eight-bit shift registers, shift register U 168 will have a high input and shift register Ul7B a low input. Therefore, the next time this channel becomes available for entering information the address presented will be address I, whereas it was formerly address 0.

5-94. This process continues for all nine channels until such time as one or more channels have four bits of information entered into their corresponding skew buffers. At this time, the address on register  $U$ 16D-12 and -5 will be 3, both high. Therefore, the corresponding inputs to adder UI6E-8 and -2 will both be high. Again, assuming an input (TP 44) is true, the outputs of the adder will both be low, and the output of NOR gate U15F-I will be true. This, together with the fact that TP 44 is true, produces a<br>skew-buffer-full indication on U15E-II. This condition is latched and. at the  $s$ kew-buffer-full indication on  $U$ 15E-11. beginning of the next frame period, will produce a readout of the skew buffer.

5-95. Information is read out of the skew buffer by multiplexer U 15-D. The information contained in the skew buffer is presented through the four inputs of this multiplexer, pins 6, 3, 4, and 5. The address of the next location to be entered into is presented to the multiplexer on pins 14 and 2. For its respective channel, the address bits point to the next location where data is to be entered. The address of information to be read out is therefore one less this address. For example, consider that the next location to be written into is address 3, pins 14 and 2 are both high on U 15D. The multiplexer selects Ul5D-3 as the data to be output. Looking at the shift register, this is actually address 2. This bit of information is output from the skew buffer on DATAOUTSB (TP 47). This readout process continues for the entire frame period, until one data bit of information has been extracted from each of the nine channels. While this is taking place, readout buffer Ul5E-10 is high. Since there is no channel drop condition, U 15E-9 is high. This has the effect of subtracting one from the next address to be entered into for each of the nine data channels. Therefore, one location from each skew buffer has been emptied.

5-96. Adder U16E will produce the correct address if both the readout and read-in skew buffers are high simultaneously. In this case, the next address to be entered is the same as the previous address. Since the read clock operates at a frequency 24 times the nominal character frequency and each channel is sampled at each 10 read clocks, the effective sampling rate for each channel is 2.4 times the nominal character frequency. This sampling rate allows for considerable peak shift in the input data. Should a channel be dropped, it is not desirable to have a skew-buffer-full indication for that channel. It is desirable to have a logic 0 on DATAOUTSB so that this channel can be corrected if it is a single-channel dropout. This is accomplished by CHNDROP Ul5D-1 and -15 together with \*CHNDROP on U15E-9. Note that channel drop, as discussed previously, is always true at frame time. Using this mechanism, therefore, DATAOUTSB and SBFLL are both false at frame time.

5-97. Error Logic (Sheet 30, Drawing No. 352040-300). This circuitry contains four registers, of which three are organized as 10-bit shift registers and the last as a parallel-in, parallel-out register. The 10-bit shift registers are very similar to those used in the skew buffer. Their purpose is to provide a three-character delay in order to permit calculation of actual parity and correction of data for single-frame drop-out conditions. In addition, they provide a sufficient delay for detection of the all-I's character followed by two all-O's characters, which indicates the end of the data portion of a data record and the beginning of the postamble period.

5-98. Assuming the data in the four registers is static, that is, that data is not currently being read out of the skew buffer, the RDOUTSB buffer on UI IL-I is low. Therefore, the output of RI, U12G-12, is routed back as data input to RI, U13L-2. The output of R2 is routed to the input of R2, and the output of R3 is routed to the input of R3. The data in the four registers remains static. Should a readout skew buffer occur, UllL-1 will be high. The effect is to route DATAOUTSB to the input of register 1,  $\bigcup$  I3L-2. The output of register 1 will be routed to the input of register 2, Ul3N-2, and the output of register 2 will be routed to the input of register 3, Ul3M-2.

5-99. Finally, the contents of register 3 will be transferred to the register composed<br>of UI2M and UI2N. This is the output reaister for data going across to the This is the output register for data going across to the controller. Should a drop channel condition exist, the data out of the skew buffer going into register I on a readout skew buffer will be forced low for the channel. As the data is being transferred into data register I, the parity detection circuits are calculating the parity of the resulting data character, which may be even or odd. Following this, as the erroneous data character is read into register 2 from register 1, the complement of the parity obtained in the previous operation is substituted for the data bit in the erroneous channel. This is accomplished by gates OR U 13C-8 and NOR U 15F-4.

5-100. Read Strobe Pulse Generator. NOR gate Ul5F-10 and J-K flip-flop Ul3A comprise a pulse generator for read strobes. As noted previously, RDSTRBE is a function which goes true when the first valid data character is tranferred to the output register. At this time, RDOUTSB is valid also. Once SCHI is true, flip-flop Ul3A-IO is set. This flip-flop will be reset at SCH7 time, the result being a read strobe pulse of I microsecond, minimum, generated at a data rate of 125 ips. If no format error exists, the read strobe will be gated out to the controller interface.

5-101. Other Error Logic and Related Functions. Immediately below the read strobe driver on the schematic are the nine drivers for the data lines themselves, followed by the driver for the file mark detector and the driver for IDBRST. A logic function which combines the test ID burst is performed on the front end of the IDBRST. This operation affirms that the transport is ramping up on the initial gap and that the ID burst condition has been met.

5-102. The next driver is the corrected error driver, which indicates that a parity error was detected along with one dropped channel. The next two drivers are wire ORed on the output and indicate a hard error function. The first hard error is a parity error detected with no dropped channel (hence, there is no point in correcting the parity error). The second hard error is a parity error.

 $\bar{\omega}$ 

## **SECTION VI**

## **ENGINEERING DOCUMENTATION**

The parts list, schematic diagrams, and assembly drawing for the dual mode embedded formatter are included in the remainder of this section. Engineering documentaion applicable to the configuration of the transport to which this manual is assigned, where different from that in the basic manual, is presented in the specialconfiguration supplement immediately following this addendum.

 $\sim$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$  $\label{eq:2.1} \frac{1}{2} \sum_{i=1}^n \frac{1}{2} \sum_{j=1}^n \frac{$  $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$  $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$  $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1$  $\mathcal{L}(\mathcal{$ 





 $\mathbf{1}$ 



 $100000$ 



10  $\circ$  $\mathcal{O}$  $\Omega$ TP<sub>2</sub> TP<sub>83</sub>  $\cdot$  and  $\cdot \cdot \cdot$  $\mathbf{B}$  $12.702$  $\mathbf{r}$  $\ddot{\cdot}$  $\frac{1}{2}$  $Q_{\text{max}}$ bar ..... bar ..... far ....  $\sum_{i=1}^{n}$  $\frac{1}{2}$  $\frac{1}{c}$ তি  $F1+5$ 



 $12.5$ 

 $12.5 (ALT)$ 

OFF

ON

 $|CN|$ 

ON OFF OFF OFF

 $ON$  CFF OFF

 $\alpha$ 

 $\overline{\mathcal{O}N}$ 

 $1.08$ 

 $1.08$ 





EXTERNAL

 $\mathcal{O}$ 

 $\overline{1}$ 

 $1K$ 

 $\overline{1}$ 



360001-300

 $M$ 

 $\alpha = -1$ 

"All information contained in or disclosed by this<br>document is considered CONFIDENTIAL and PROPRIETARY by<br>Cipher Data Products, Inc. By accepting this material<br>the recipient agrees that this material and the infor-<br>mation



















 $\infty$  (  $\mathbb{R}^2$ 





 $\mathcal{F} = \mathcal{F}$ 





 $\mathcal{A}_\text{in}$  .





















 $\mathbf{v}_C$  or

 $\mathbf{v}_i$  .  $\rightarrow$   $\mathbf{p}$












 $\infty$  ,  $\mathcal{P}$ 

 $\mathbf{v}_0^{\text{in}} \in \mathbb{R}^{n \times n}$ 









 $\sigma_{\rm{max}}$  .

 $\label{eq:2} \begin{split} \mathcal{F}^{(1)}(x) &= \mathcal{F}^{(1)}(x) \ , \end{split}$ 

 $22$ 

 $\ddot{\phantom{a}}$ 

 $\sim$   $\sim$   $\sim$ 

r o cy





 $\sim$ 

 $\bar{z}$ 

 $\zeta$ 







 $\sim$ 

 $20T, 20V$ 

 $\sim$ 

 $\label{eq:1} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^{2}\frac{d^{2}}{d^{2}}$