

Document Title: GDS, IPL Processor-Memory, Moc	lel Independent
Originator/Author: W. H. Specker	
Doc. Date: 2/28/75	
Doc. No.(if applicable) ASLOD211	Revision (if appl.) p
Design Data Base Status: A.3.1	
Applicable Project/Product:	
APPROVAL SIGNATURES:	<u>ĎATE:</u>
Originator: U. H. Specker	Norpe 96. Epockin 2/28/75
Project Manager: G. M. Schumacher	- Gin Silven hug / 25/25
General Manager, ASL Prog. Ofce: J. A. Kershaw	All King Kew 2/33/2-
General Manager, ASL-C: R. 0. Gunderson	Rhand 2/20/25
General Manager, ASL-W: T. F. Belden	- Turat Belly
Director and General Manager, ASL: D. L. Slais	NJ X-lais_
Other:	in the second sec

FORMROLDAVA	
D	ELIVER IO
FIRST NAME	NITAL CONTRACTOR OF A
DEPT	
	TT OF AC
MAIL STATION NO.	ROOM NO. EXT.
	FROM
FIRST NAME	
Janet Kn	IGNE
Advanced Sus	Iah PGAASI
MAIL STATION NO.	ROOM NO. EXT.
	6420
COMMENTS:	-
NOTE TO SENDER: IF I COUL	NFORMATION IS OMITTED DELIVERY D BE DELAYED OR MAIL RETURNED, PORATE TELEPHONE DIRECTORY.
AA361 REV. 1/71	AIR MAIL REQUIRED
an a	
e	
COPY NUME	BER 121

Disclaimer: This document is a working paper only and does not necessarily represent any official intent on the part of National Cash Register Company, nor of Control Data Corporation, nor of the Advanced Systems Laboratory.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO THE NATIONAL CASH REGISTER COMPANY AND CONTROL DATA CORPORATION. ITS CONTENTS SHALL NOT BE DIVULGED OUTSIDE OF EITHER COMPANY NOR REPRODUCED WITHOUT EXPLICIT PERMISSION OF THE DIRECTOR AND GENERAL MANAGER. NCR/CDC ADVANCED SYSTEMS LABORATORY.



:

	,							A.:	3.1
DOCUMENT		SE	CTION						ر میر روند کم میری روند کم میری
	Б		CONTROL DATA	<b>CII C</b>	THIS		RE	PLÁ	ES
NC	R			FILE					
	ADVANCED SYSTE	MS LABOF	RATORY	Feb.	28,	1975	Dec.	٩,	1974
APPROVED	APPROVED	AP	PROVED	PAGE					
	ASL	NCR	CDC	1		_	ī		

# IPL

# General Design Specification

# Model Independent

# Processor/Memory

Doc. No. ASLOD211 Revision D

NGB/GDG PRIVATE

DOCUMENT	<u></u>	SECTION				DOCUMENT		SECTION		
	6	CONTROL DATA	THIS	;	REPLACES			CONTROL DATA	THIS	REPLACES
		L. C. Steller MATTERN	DATE					CONFORATION,	DATE	
·	ADVANCED SYSTEMS LAB	ORATORY	Feb. 28	י 1975 S€	ept. 30, 1974		ADVANCED SYSTEMS		Feb. 28, 1975	Sept. 30, 1974
APPROVED	ASL NCR	CDC			2	APPROVED	ASL	NCR CDC	3	Э
Table of	f Contents				Page No.	Table of	Contents {continu	ed}		Page No.
1.0 1.1 1.2 1.3	Introduction Scope Applicable Documents Configurations	5			13 13 13	5.5.3.7 5.5.3.7	Branch Conditional, X Conditional, X R	ight		45 45 46
1.3.1 1.3.2 1.3.3 1.4	Interelement Transfe Interelement Transfe Interelement Connect General Timing Cons	er Paths er Rates ion Alternativ iderations	es		13 14 14 15	2.2.3.3 2.2.3.4 2.2.3.5 2.2.3.6	Conditional, wit Conditional, Ak Unconditional Br Unconditional Br	h Increment anch, {P} indexed anch, {A} indexed		47 47 48 48-ጔ
2.1 2.1.1 2.1.1.1 2.1.1.2 2.1.1.3	General Description General Registers P Register A Registers X Registers				57 50 74 74 74 74	2.2.4 2.2.4.1 2.2.4.2 2.2.4.3 2.2.4.3 2.2.4.4 2.2.4.4	Copy Copy to Xk from Copy to Xk from Copy to Ak from Copy to Ak from Copy to Xk Right	Xj Aj Xj from Xj Right		49 49 49 49 49 49 49
2.1.2 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4	Instructions Formats jkiD and Sjk Format jk Formats jk@ and Sjk@ Format jk@/2	<id 2</id 			53 55 57 57 57	2.2.5 2.2.5.1 2.2.5.2 2.2.5.3	Address Arithmet Copy A with Disp Copy P with Inde A Indexed	ic lacement xing and Displacem	ent	49 50 50 50
2.1.2.5 2.1.2.6 2.1.2.7 2.1.3 2.1.4 2.1.5	ACCESS Unused Bits Nomenclature Address Arithmetic Address Exception Instruction Referen	ce Number			23 24 24 25 26 26	2.2.6 2.2.6.1 2.2.6.2 2.2.6.3 2.2.6.3 2.2.6.4	Enter Enter j Enter & Enter jk Enter Signs			50 51 51 51 51 51
2.2 2.2.1 2.2.1.1 2.2.1.1	General Instruction: Load and Store Load/Store Bytes, X Load/Store Word, Xk	s ki Length per S	2		26 26 27 24	2.2.7 2.2.7.1 2.2.7.2	Shift Shift {Xj} to Xk Shift {Xj} to Xk	ז Circular ז End-off		52 52 53
2.2.1.3 2.2.1.4 2.2.1.5 2.2.1.5 2.2.1.6 2.2.1.7	Load/Store Bytes, XI Load Bytes, Xk; Len Load/Store Bit, Xk Load/Store Ak Load/Store Multiple	k; Length per ) gth per j Registers	ΧD		29 30 30 32 34	2.2.8 2.2.8.1 2.2.8.2 2.2.8.3	Logical Logical Sumı Dif Logical Compleme Logical Inhibit	ference <sub>n</sub> and Produ nt	ct	53 54 54 54 54
2.2.2 2.2.2.1 2.2.2.2	Integer Arithmetic Integer Sum, Xk Integer Difference, Integer Product, Xk	Xk			39 39 40	2.2.9 2.2.9.1 2.2.9.2 2.2.9.2	Register Bit Str Isolate Bit Mask Isolate to Xk Insert into Xk	ing		55 56 56 56
2.2.2.4 2.2.2.5 2.2.2.6 2.2.2.6 2.2.2.7 2.2.2.4	Integer Quotient, X Absolute, Xk Integer Sum, Xk Rig Integer Difference, Integer Product, Xk	k ht Xk Right Right			42 42 42 42 42	5.3.7 5.5.77 5.5.70 5.5.70	Move,Compare and Mark to Boolean Business Data Pr General Descript	d Logical ocessing Instructi ion	ons	57 58.2 59 59
2.2.2.9 1.2.5.5 NGO	Integer Quotient, XI By Integer Compare	k Right		•	43 44	NGRI	IGDG PRIVATI			

DOCUMENT	·······	SECTION					DCUMENT	
NA		CONTROL DATA	THIS		REPLACES		NC	3
	ADVANCED SYSTEMS LAB	ORATORY		975 De		•••	4	ADVANCED SYSTEMS LA
APPROVED	APPROVED ASL NCR	APPROVED	PAGE 4	113 26	4		PROVED	APPROVED
Table of	Contents {continued}		Pag	e Number		Ta Ta	ble of C	Contents {continued]
5.3.7.3 5.3.7.3 5.3.7.5	Source Field Design Destination Field De Access Types	ators esignators		61 61 62		2	.4.2	Double Precision R Conversion
2.3.2 2.3.2.1 2.3.2.2 2.3.2.3	Data Descriptors Halfword Word Fields D, T, and L Ovenlan			63 63 64 65		2 2 2 2 2	.4.2.1 .4.2.2 .4.3 .4.3.1 .4.3.1	Convert from Integ Convert to Integer Arithmetic Add/Subtract, Norm Product/Quotient,
2.3.2.5	Data and Sign Conver	ntions		67		5	•4•3•3 •4•3•4	Add/Subtract, Xk a Product/Quotient,
2.3.3 2.3.3.1 2.3.3.2 2.3.3.3 2.3.3.3	BDP Numeric Arithmetic Shift Move Comparison			70 72 73 75 76		2 2 2 2	.4.4 .4.4.1 .4.4.2 .4.5	Branch Compare and Brancl Exception Branch Compare
2.3.4 2.3.4.1 2.3.4.2 2.3.4.3 2.3.4.4 2.3.4.4 2.3.4.5	Byte Comparison Byte Scan Translate Move Edit	•		77 77 80 80 82		. 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	•5 •5•1 •5•1•1 •5•1•2 •5•1•3 •5•1•3 •5•1•4	Logical Environmer Processor State Re Job Process State Monitor Process St Page Table Address Page Table Length Page Size Mask 4PS
2.3.5 2.3.5.1 2.3.5.2 2.3.5.3 2.3.5.4 2.3.5.5	Descriptor Move Table Entry Increment Descriptor Move Fields Between Increment and Decrem X Register Calculate Subscript	r fields from Ta X Register and Tent Descriptor	ble Entry Descriptor Fields by	87 88 88.1 89 90 91		22222	.5.1.6 .5.1.7 .5.1.8 .5.1.9 .5.1.10 2.5.1.11 .5.2	Processor Identifi System Interval Ti One Megahertz Cour Processor Test Moc Processor Fault St Environment Contr Process State Regi
2.3.6 2.3.7 2.3.7.1 2.3.7.2 2.3.7.3 2.3.8.1 2.3.8.1 2.3.8.2 2.4 2.4.1 2.4.1.1 2.4.1.1 2.4.1.1 2.4.1.2 2.4.1.3 2.4.1.3 2.4.1.3 2.4.1.3 2.4.1.3 2.4.1.3 2.4.1.3 2.4.1.3 2.4.1.5 UUUUUU	Logical: Memory to Immediate Data Move Immediate Data Compare Immediate Data Add Immediate Data to Register Loads Load A Register Load, Store X Regist Floating Point Instr General Description Formats Standard Numbers Non-Standard Numbers Exponent Arithmetic Normalization	Memory to D{Ak} ata to D{Ak} to D{Ak} to D{Ak} ter fuctions		91.1 91.2 91.2 91.3 91.4 91.4 91.4 91.4 92.4 92.4 92.7 92.9 92.9 92.9 92 92 92 92 92 92 92 92 92			.5.2.4 .5.2.9 .5.2.4 .5.2.5 .5.2.4 .5.2.4 .5.2.4 .5.2.5 .5.2.4.4 .5.2.4.4 .5.2.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4	Program Address Ke A Registers X Registers Kypt Class {Keypo: Flags User Mask {UM} Monitor Mask {IM} User Condition Reg Monitor Condition Debug Mask {DM} Keypoint Mask {KM] Keypoint Code {KCI Process Interval 7 Base Constant {BCI

	DOCUMENT			SECTION							
	BOCOMENT			SECTION					•		
	NC	5		CONTROL	DATA	FILE	THIS		R	EPLA	CES
				1	1 - 1 - ta						
	Α	DVANC	ED SYSTEMS LAE	ORATORY		. Feb.	28,	1975	Dec.	٦٦	1974
	APPROVED	ASI	APPROVED	APPROVED	CDC	PAGE				5	
	Table of Co	ontent	s {continued}		000		F	age Nu	mber		
	2.4.1.6	Excep	otions					98			
	2.4.1.7	Doubl	e Precision Reg	gister Desig	nati	ons		רר			
	2.4.2	Conve	ersion	_				99			
	2.4.2.2	Conve	ert from integen ert to Integer	•				700			
	2.4.2	Anith	metic					101			
	2.4.3.1	Add/S	Subtract, Norma	lized/Unnorm	aliz	ed 7 Xk	:	101			
	2.4.3.2	Produ	ct/Quotient, XI	(   VK+1				103			
	2.4.3.4	Produ	ict/Quotient, X	k and Xk+l				106			
	2.4.4	Branc	:h					110			
	2.4.4.3	Compa	are and Branch					110			
	2.4.5	Compa	are					115			
	2.5	Logic	al Environment					<b>77</b> 3			
	2.2.1	Proce	ssor State Reg	sters				113			
	5.2.7.5	Monit	or Process State t	te {MPS}				114			
	2.5.1.3	Page	Table Address	CPTA3				114 115			
	2.5.1.5 2.5.1.5	Page Page	Size Mask {PSM					112			
	2.5.1.6	Proce	essor Identific	ation {PID}				115			
	2.5.1.7 2.5.1.A	Syste	em Interval Tim Megabertz Count	er (Slîf er				772 547			
	2.5.1.9	Proce	essor Test Mode	(PTM)				116			
	2.5.1.10	Proce	essor Fault Sta	tus {PFS}				երը թրե			
,	2.5.2	Proce	ess State Regis	ters				117			
	2.5.2.1	Progr	ram Address Reg	ister {P}				120			
	2.5.2.3	X Rec	isters					750			
	2.5.2.4	Kypt	Class {Keypoin	t Class Numb	pe <b>r</b> n	KCN3		120			
	2.5.2.6	User	s Mask {UM}					757			
	2.5.2.7 .	Monit	or Mask {MM}					757			
	2.5.2.8	User	Condition Regi	ster lUCKJ egister {MCR	23			757			
	2.5.2.10.	Debug	g Mask {DM}					151			
	2.5.2.11	Keypo	pint Mask {KM}					755 755			
	2.5.2.13	Proce	ess Interval Ti	mer {PIT}				155			
	2.5.2.14	Base	Constant {BC}					755			

ſ	DOCUMENT		SECTION		·	
ļ			1			
	NG		CONTROL DATA	FILE	REPLACES	<u>.</u>
1	لية <b>الحد</b>			DATE		
	A	OVANCED SYSTEMS LAB	ORATORY	Dec. 9, 1974	Sept. 30,	1974
ſ	APPROVED	APPROVED	APPROVED	PAGE	T	
ι		ASL			age Number	
		M 1 1 N		F	age Number	
1	2.2.2.11	Nodel Dependent Flag	35 1110F3 5 5071 2		1.22	
	2.5.2.17	Untranslatable Point	ter fllP}		753	
	2.5.2.18	Segment Table Addres	SS {ATZ} az		753	
	2.5.2.19	Last Processor Ident	tification{LPI}		153	
	2.5.2.20	Trap Enables	· · · · · · · · · · · · · · · · · · ·		753	
	2.5.2.21	Trap Pointer {TP}			124	
	2.2.2.22	Debug List Index {D	LI}		124	
	2.5.2.23	Debug List Pointer	{DLP}		124	
	2.5.2.24	Top of Stack			124	
	2.5.2.25	Model Dependent Word	H {MDW}		124	
					_	
	2.5.3	Clocks			124-1	
	2.5.3.1	One Megahertz Count	er		124.1	
	2.2.3.2	Process Interval Ti	mer		754.7	
	2.5.3.3	System Interval Tim	er		124.1	
	2.5.4	Stacks			722	
	2.2.4.7	Stack Frames			120	
	E•3•3	binding section seg	ment			
	2.6	System Instructions			758	
	5.6.7	Non-privileged Mode			754	
	5.6.7.7	Execute Algorithm a	nd Program Erro	r	758	
	5.6.7.5	Call per {Ai} displ	aced by B∗D₁ Ar	guments per	730	
		[Aj] Static Link p	er {Ak}		1	
	5.6.7.3	Call to tPJ displac	ed by 2×21 Argui	ments per lajs	55	
	2.6.1.4	Return	-		135	
	2.6.1.5	Pop			136	
	2.6.1.6	Exchange			139	
	2.6.1.7	Keypoint, Class j	code equal to f	Xk} Right plus	a 139	
•	2.6.1.8	Compare {Xk} at {Aj	} if not equal	₁ load Xk from	140	
	2.6.1.9	load bit to Xk Right	re ixus at iAj} t from {Ai}- bi	t indexed by fX	03.141	
		Right and set bit i	n Central Memor	y		
	5.6.1.10	Test Page {Aj} and	Set Xk Right		142	
	5.6.1.11	Interrupt Product t	o Xk Right		142	
	5.6.1.15	Copy to Xk from Cen	tral Memory Main	ntenance Regist	er 142	
	2.6.2	local Privileged Mo	de		143	
	2.6.2.1	Conv to Central Mem	orv Maintenance	Register at Xi	143	
		Right from Xk	ory nathcenance	Register at Aj		
	5.6.5.5	Load Page Table Ind	ex per {Xj} to	Xk and Set Xl	344	
		Right	x		1. A.	

DOCUMENT SECTION REPLACES CONTROL DATA THIS NGR FILE LAND HUNDS SIN DATE ADVANCED SYSTEMS LABORATORY Dec. 9. 1974 Sept. 30, 1974 APPROVED APPROVED APPROVED PAGE 7 7 ASL NCR CDC Page Number 2.6.3 Global Privileged Mode 145 2.6.3.1 Interrupt Processor per j and Xk 145 2.6.4 Monitor Mode 146 2.6.5 Mixed Mode 147 2.6.5.1 Branch to {P} displaced by 2\*0 and alter Condition 147 Register per jk 2.6.5.2 Copy 149 Purge Buffer k of Entry per {Xj} 2.6.5.3 1252 Program Monitoring Performance Monitoring Keypoint Software Recording Keypoint Hardware Recording 2.7 154 2.7.1 154 2.7.1.1 154 2.7.1.2 154 2.7.2 Debug 155 2.7.2.1 Debug List 155 Debug Code Debug Operation 2.7.2.2 155 2.7.2.3 156 158 2.8 Interrupts Monitor Condition Register Processor Malfunction Memory Malfunction 2.8.1 158 2.8.1.1 160 2.8.1.2 160 Real Address Out of Range Instruction Specification Error Address Specification Error Invalid Segment Access Violation 2.8.1.3 160 2.8.1.4 161 2.8.1.5 767 161 2.8.1.6 765 2.8.1.7 Environment Specification Error 7P5 5.8.7.8 2.8.1.9 External Interrupt 7P3 2.8.1.10 Page Table Search Without Find 773 2.8.1.11 System Call 2.8.1.12 System Interval Timer 2.8.1.13 Ring Number Zero 2.8.1.14 Outward Call/Inward Return 163 364 364 164 2.8.1.15 Software Error Log 162 Trap Exception 165 2.8.1.16 165 2.8.2 Monitor Mask Register



NGR/GDG PRIVATE

DOCUMENT		SECTION		
NG		CONTROL DATA	FILE	REPLACES
A	DVANCED SYSTEMS		Dec. 9, 1974	Sept. 30, 1974
APPROVED	APPROVED			в
L			· P	age Number
2.8.3	User Condition R	egister uction Fault		165 166
2.8.3.2	Unimplemented In Free Flag	struction		166 167
2.8.3.4	Process Interval Inter-ring Pop	Timer		168 168 168
2.8.3.6	Critical Frame F Keypoint Divine Fault	lag		168 169
2.8.3.10	Debug Arithmetic Overf	low		169 169 178
2.8.3.11	Exponent Overflo Exponent Underfl	W OW oss of Significan	<b>C</b> P	169 169 170
2.8.3.14 2.8.3.15 2.8.3.15	Floating Point I Decimal Loss of Invalid BDP Data	ndefinite Significance		170 170 170
2.8.4 2.8.5	User Mask Regist Exchange Interru	er pt Operation onitor Process Ex	change	170 171 172
2.8.5.2	Monitor Process External Interru	to Job Process Ex	change	172 173 174
2.8.7	Multiple Interru	pts		175
2.9 2.9.1	Buffers Map Buffer			ት77 ት77
2.9.2	Cache Buffer			177
2.10	Interfaces		* · · ·	177

DOCUMENT		SECTION					
Na	0)		ONTROL DATA	FILE	HIS	REPL	ACES
	ANCED SYSTE		RV	DATE			1.0.7.0
APPROVED	APPROVED	APPROVED		Sept.	30, 1974	May 31-	1974
	ASL	NCR	CDC			1	
					Page	e Number	
5.70.7.7 5.70.7	Central Memor Processor Cen	y tral Memory P	ort Selec	tion		177 177	
5.70.5	Service Proce	ssor				178	
5.70.3	Performance M	onitoring				178	
3.0	Virtual Memor	y Mechanism				179	
3.1 3.1.1 3.1.2 3.1.2.1 3.1.2.1 3.1.2.1	General Descr Levels of Add Address Compo Segments Pages	iption resses nents				179 179 179 180 180	
3-1-3	Real Memory A	ddress				1.41	
э. <b>1</b> ц.	Access Brotec	tions				1.42	
3.2.1.3 3.2.1.1 3.2.1.2 3.2.1.3	Process Virtu Format Ring Number Segment Numbe Byte Number	al Address				185 185 183 183 183	
3.3 3.3.1 3.3.1.1 3.3.1.2 3.3.1.2 3.3.1.3 3.3.1.3	Process Segme Segment Descr Control Field Access Valida Active Segmen Conversion to	nt Table iptor s tion Fields t Identifier System Virtu	al Addres	S		143 184 185 185 185 185	· · ·
3.4 3.4.1	System Virtua Active Segmen	l Address t Identifier				188 188	
3.4.2 3.4.2.1 3.4.2.2 3.4.2.3	Byte Number Page Number Page Size Mas Page Offset	k Register		-		188 189 189 189	
3.5	Svstem Page T	able				191	•



NGR/GDG PRIVATE

DOCUMENT		SECTION		
NG	5	CONTROL DATA	THIS	REPLACES
			DATE	
	DVANCED SYSTEMS LAB	ORATORY	Sept. 30, 1974	May 31, 1974
APPROVED	ASL NCR	APPROVED		10
<u></u>			Pa	ge Number
3.5.1 3.5.1.1 3.5.1.2 3.5.1.3	Page Descriptors Control Fields Segment/Page Identif Physical Address	ier		745 745 747
3.5.2 3.5.2.1 3.5.2.2 3.5.2.3	Allocation of Page D Location of a Page D Search for Page Desc Formation of the Rea	escriptors escriptor in th riptor in the P l Memory Addres	e Page Table age Table s {RMA}	193 193 193 194
3.6 3.6.1	Access Protection Access Control Field	s		196 196
3.6.2 3.6.2.1 3.6.2.2 3.6.2.3	Ring Hierarchy Execute Ring Bracket Read and Write Brack Call Ring Bracket	ets		196 197 197 197
3.6.3 3.6.3.1 3.6.3.2 3.6.3.3	Key/Lock Facility Formats of Key/Lock Access Validations Software Conventions	Fields		507 500 749 749
4.0	Central Memory			202
4.1	General	·		202
4.1.1	Memory Storage Unit			203
4.1.2	Memory Distributors			204
4.1.3 4.1.3.1	Memory Port Port Interface Line	Descriptions		207 209

DOCUMENT		SECTIO	N				
		· · · · · · · · · · · · · · · · · · ·	CONTROL DATA	FILE	THIS	REPL	ACES
			a a Altona				
A	DVANCED SYST	EMS LABORAT	ORY	Sept.	30, 1974	May 31	1974
APPROVED	APPROVED	NCR	CDC	PAGE	l .	ll.	
					Pa	age Numbe	er
4.2 4.2.1.1 4.2.1.2 4.2.1.3 4.2.1.3 4.2.1.3 4.2.1.5 4.2.1.5 4.2.1.5 4.2.1.7 4.2.1.7 4.2.1.9 4.2.1.9 4.2.1.10 4.2.1.12	Memory Funct Memory Funct Read Write Partial Writ Read and Set Read and Cle Exchange Read Syndrom Read Syndrom Read Check B Write Check Read Mainten Write Mainte Interrupt	ions and Res ions Lock ar Lock e Bits its Bits ance Registe nance Regist	ponses r er			210 211 212 213 213 214 214 214 214 214 214 214 214 214 214	
4.2.2 4.2.2.1 4.2.2.2 4.2.2.3 4.2.2.3 4.2.2.4 4.2.2.5 4.2.2.5 4.2.2.5 4.2.2.5	Memory Respo Write Respon Write Respon Write Respon Abort Read Respons Read Respons Read Respons	nse Codes se se Uncorrect se Single Er e Uncorrecta e Single Err	able Error ror ble Error or			555 555 555 555 555 555 555 555 557 557	
4.3 4.3.1 4.3.1.1 4.3.1.2 4.3.2 4.3.3	Memory Perfo Bandwidth Ports Distributors Access Time Bank Cycle T	rmance Goals ime				223 223 223 223 223 223 223	
4.4 4.4.1 4.4.2 4.4.3	RAS Features Parity SEC/DED Non-Interlea	ved Mode				223 223 223 224	
4.5 4.5.1 4.5.2 4.5.7	Maintenance Static Statu Operational Control Regi	Registers s Status sters				224 225 225 225	



DOCUMENT				SECTION			
NC	R			CONTROL DATA	FILE	THIS	REPLACES
	ADVAN	CED SYSTEN	IS LABO	ORATORY	DATE Dec.	9, 1974	Sept. 30, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	15	15

Page Number

4.6	Service Processor Interface .	55P
4.7	Clock	55P
5.0	Hardware RAS	227
5.1	States of Hardware	227
5.1.1	Fully Operational	227
5.1.2	Fault Tolerant Operation	227
5.1.3	Degraded Operation	227
5.1.4	Down	227
5.2.1	Minimum Faul-Tolerant and Degradable Operation	227
5.2.2	Features	227
5.2.2	SP	227
5.2.3	SEC/DED	227
5.2.4	Parity Checking	227
5.2.5	Degradable Cache and Map	227
5.2.6	Fault Isolation	228
5.2.6	Reconfiguration and Degradation	228
5.2.7	Instruction Retry	228
5.2.8 5.2.9 5.2.10 5.2.12 5.2.13 5.2.13 5.2.14 5.2.15	Micro-Step Mode Time-Out Power Supplies Packaging Forced Errors Programmable Clock Margins Component Failure Rates Additional Considerations	229 230 230 230 230 230 230 230 230
Appendix A Appendix B	<ul> <li>Instruction Names in Reference Number order</li> <li>Short Instruction Names in Operation Code Order</li> </ul>	



DOCUMENT NCR				SECTION							
				CONT	ROL DATA	FILE	THIS		REPLACES		
	ADVANO	CED SYSTE	MS LAB	DRATORY		DATE Dec.	9, 1974	Sept	• 30 -	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	73		13		

#### 1.0 INTRODUCTION

l·l Scope

This General Design Specification is intended to define the common properties and characteristics of Processor Models P1 through P4, and Central Memory Models. M2 through M4 which constitute major firmware/hardware components of the Integrated Product Line. Included in this model independent specification is the description of the Virtual Memory Mechanism commonly applicable to these major system components.

1.2 Applicable Documents

IPL Architectural Definition IOSS Model Independent GDS IPLOS GDS

1.3 Configurations

The IPL architecture shall allow substantial flexibility in the interconnection of the basic elements of an IPL computer system. These elements shall consist of central processors. central memories and I/O subsystems.

For purposes of this specification, IPL processors will be referred to as processors {P}. Where differentiation between the four models is required, they will be referred to as P1, P2, P3, or P4.

Likewise, central memory will be referred to as memory [M]. Where differentiation between the three models is required, they will be referred to as M2, M3 or M4.

The Processors and their associated memories will be divided into two categories: lower IPL and upper IPL.

The lower IPL processor, designated as PL, is intended to be used primarily as an I/O processor in configurations which include one or more of the Processors, P2, P3, or P4.

#### 1.3.1 Interelement Transfer Paths

All data transfers between processors shall be via central memory.

DOCUMENT	<u> </u>			SECTION		<u></u>
NC	R			CONTROL DATA	THIS	REPLACES
ADVANCED SYSTEMS LABO				ORATORY	Feb.28-1975	Sept.30, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 14	14

Transmission of data between central memories {M2, M3 or M4} and upper IPL central processors {P2, P3 or P4} shall occur over compatible, b4-bit wide data buses. Enforcement of bus compatibility across the three models will allow any of these processors {P2, P3, P4} to be connected to any of the memories {M2, M3, M4}.

Transmission of data between central memories {M2, M3, M4} and the lower IPL processor, {Pl}, shall likewise occur over compatible data buses with a reduction in width to 32 bits. Compatibility in the design of these buses will allow the lower IPL processor, {Pl}, to be connected to any central memory {M2, M3 or M4}.

1.3.2 Interelement Transfer Rates

The maximum transfer rate over the data buses shall be 64 bits or 32 bits every 56 nsec {read or write} for a 64-bit or a 32bit data bus, respectively. This maximum data transfer rate shall be determined by central memory and shall be the same for all three central memory models; M2, M3 and M4. The difference between these models shall be primarily in capacity, number of available ports, and the number of banks for minimizing conflicts.

The characteristics of each central memory model are summarized as follows:

Model	Capacity M bytes	64-bit <u>Ports</u>	32-bit Ports	Number of Banks
M2	Ն-4	5	4	8-16
MЭ	2-8	4	B	JP-35
M 4	4-16	4	1L	32-64

1.3.3 Interelement Connection Alternatives

Each of the upper IPL central processors {P2, P3 or P4} shall provide the means for accommodating two 64-bit ports for attaching two memory buses. This feature will allow for a processor-to have either a redundant {backup} data path to the same memory or individual connections to two independent memories.

For the same reason, the lower IPL processor, PL, shall provide the means for accommodating two 32-bit ports for attaching two memory buses.



	/	· .	SECTION							
NC	R	· · · · · ·	CONTR	ol dată	FILE	THIS			REPLA	ACES
	ADVANCED SY	STEMS LABO	DRATORY		DATE Sept.	30 .	1974	May	31,	1974
APPROVED	APPROVED	NCR	APPROVED	CDC	PAGE	15			78	i

Each of the IPL processors {Pl through P4} shall provide the means for accommodating two interfaces for connection to two Service Processors {SPs}; one active: the second as backup. The SP shall serve as the programmable maintenance facility for these processors.

The multiple 64-bit and 32-bit ports within each of the memory models provides the means for several processors to share the same memory, thus allowing a substantial degree of flexibility in memory and processor configuration alternatives. Typical examples are illustrated in Figures 1.3-1, 1.3-2 and 1.3-3.

Note: The maximum one-way, electrical distance between interconnected IPL processors and central memories shall not exceed 2 clock cycles of propagation delay for L4-bit buses and shall not exceed 3 clock cycles of propagation delay for 32-bit buses. See 4.7.

#### General Timing Considerations

Within each processor, instruction execution shall be "conceptually serialized." Although central memory and register references may occur out of order. {to whatever degree required by a processor's model - dependent implemention in the achievement of its cost/performance goals}, the results from each of the associated instructions, as observed by the processor performing their execution, shall be the same as if such instructions were actually executed in a serialized fashion {i.e., each instruction's execution would be completed before the execution of any subsequent instructions would begin.} The single exception to this concept shall occur in the case of self-modifying programs as stated in paragraph 2.1.2 of this specification.

Processor operations shall be further serialized, as observed by other processors, only to the extent that the function referred to as "serialization" is included within the execution of certain instructions as described in section 2.6 of this specification.

Program interruptions shall occur between the execution of instructions, and with timing precision relative to the cause of such interruptions, to the extent specified in section 2.8 of this specification.



1.4



Figure 1.3-1: Example of a Single Central Processor Configuration



Note: See 2.10.1.1 for a description of processor port selection with respect to redundant paths to central memory.

DOCUMENT			SECTION		
NC	R		CONTROL DATA	THIS	REPLACES
	ADVANO	ED SYSTEMS LA	BORATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	ASL	APPROVED	CDC	PAGE 17	17







Note: SI Se

SP interfaces are not shown. See 2.10.1.1 for a description of central memory unit selection.



Figure 1.3-2: Example of a Dual Central Processor Configuration NOTE: SP interfaces are not shown

H



DOCUMENT			SECTION			
NCR		•	CONTROL DATA	THIS	REPLACES	
ADVA	NCED SYSTEM	AS L'ABO	ORATORY	DATE Sept. 30, 1974	May 31, 1974	
APPROVED	APPROVED	NCR	APPROVED	PAGE	19	

#### 2.0 Processor

Processor Models Pl through P4 shall provide the means for reading and translating each of the instruction codes contained in the instruction repertoire, as well as performing the corresponding execution of these instructions as defined by the descriptions contained in this specification.

In order to accomplish instruction fetch and execution, each processor shall additionally provide the means for referencing central memory. Central memory references shall be performed either in virtual mode, which shall include the address translation and protection facilities as described in Sections 3.0 through 3.6 of this specification, or in real mode which shall involve neither address translation nor protection facilities as described in subparagraph 2.1.1.d of this specification.

## 2.1 General Description

For the purposes of this specification the operation codes from the instruction repertoire shall be divided into four groups of instructions referred to as the General Instructions, the Business Data Processing Instructions, the Floating Point Instructions, and the System Instructions. In addition to central memory, addressed in virtual or real mode, the execution of the instructions within the first three of these instruction groups, namely the General, BDP, and Flt. Pt. Instructions, shall require the means to reference general containers referred to as the P Register, the A Registers, and the X Registers. Also, the means for detecting and indicating exceptional conditions, which may occur in the course of executing these instructions shall be provided in accordance with the appropriate instruction descriptions contained in this specification.

The fourth group, namely the System Instructions, shall additionally require the means to reference special containers referred to as the Processor State Registers, Process State Registers, and Memory Maintenance Registers in accordance with the appropriate descriptions contained within sections 2.5 and 2.6 of this specification.

## 2.1.1 General Registers

The means for referencing a total of 33 General Registers shall be provided.

NGR/GDG PRIVATE
-----------------

DOCUMENT				SECTION							
NC	R			CONTROL DAT	A F	ILE	THI	6	R	EPLACE	ES
	ADVANO		MS LABO	ORATORY	F	eb.	28,	1975	Sept.	30,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	oc <sup>r</sup>	PAGE	20		ā	20	

#### 2.1.1.1 P Register

The Program Address Register, referred to simply as the P Register, shall consist of L4 bits, numbered from left to right, beginning with bit position DD. Conceptually, the P Register shall contain the Process Virtual Address, PVA, of an instruction in central memory during the time it is <u>read</u>, <u>interpreted</u>, and <u>executed</u> by the processor. Similarly, the P Register shall contain "Keys" to central memory during each instruction's execution. The contents of the P Register shall be formatted as follows: where the RN {Ring Number}, SEG {Segment} and BN {Byte Number} fields are individually described within Section 3.2 of this specification, and the GK {Global Key} and LK {Local Key} fields are individually described within paragraph 3.6.3 of this specification, with respect to virtual addressing mode.

00	02	08	10	16	20	35 P3	
0 0	GK	00	LK	RN	SEG	BN	
5	Ь	5	Ь	4	75	35	
Kevs PVA							

With respect to real addressing mode, only the BN field from the P Register shall be used. As a result of <u>not</u> utilizing the  $GK_1$  $LK_1$  RN and SEG fields, neither address translation nor protection checking shall be performed and the BN field from the PVA shall be used directly as the real memory address fRMA}. The format of an RMA is described in Paragraph  $\exists .L \exists$  of this specification.

## 2.1.1.2 A Registers

The sixteen A Registers, referred to as the AD Register through the AF Register fusing hexadecimal notation}, shall consist of 48 bits each, identical in format to the rightmost 48 bits of the P Register as just previously described, with respect to both real and virtual addressing modes.

Note. Although these address registers are intended for general use in explicitly supplying such PVA's as may be required for branch {jump} and operand references to central memory an aggregate of eight A Registers. fnamely AD through A7], shall be implicitly utilized during BDP and CALL instruction executions as described in Sections 2.3 and 2.6, respectively of this specification.

1GR/GDG PRIVATE

DOCUMENT		SECT	ION	/	
NC	R		CONTROL DATA	THIS	REPLACES
	ADVANCED SYSTI	EMS LABORA	TORY	DATE Sept. 30, 1	174 May 31, 1974
APPROVED	APPROVED	NCR	OVED	PAGE 21	57

## 2.1.1.3 X Registers

The sixteen X Registers, referred to as the XO Register through the XF Register fusing hexadecimal notation, shall consist of 64 bits each with their bit positions numbered from left to right, beginning with bit position OD, as follows:



The L4-bit contents of an X Register may be treated as a logical quantity, a signed binary integer, or a signed floating point number. Bit string, byte string, 32-bit halfword frightjustified in bit positions 32 through L31, and L4-bit word operations shall be provided for the contents of the X Registers.

Note. Although these operand registers are intended for general use in explicitly supplying such operands as may be required for accomplishing the execution of a majority of instructions, the first two X Registers, fnamely, XO and XL, shall be implicitly utilized during certain instructions which require additional input arguments or execution results. In these cases, Register XD Right shall <u>normally</u> be used to supply additional input parameters to instruction execution and Register XL Right shall be utilized to receive additional results from instruction execution. Whenever applicable, the instruction descriptions contained in this specification will fully define all register utilizations which shall be implicit in nature, including those cases in which the contents of Register XD shall be interpreted as consisting, partially or entirely, of zeros.

## 2.1.2 Instructions

Instructions shall be 16 bits or 32-bits in length, according i one of the six formats described in the following sub-paragra.



DOCUMENT			SECTION			······
NC	R		CONTROL DATA	FILE	THIS	REPLACES
A	DVANCED SY	STEMS LABO	DRATORY	DATE Sept.	30, 1974	31 May- 1974
APPROVED	APPROVED	NCR	APPROVED	PAGE	22	22

Programmed modification of the instructions comprising a stored program in central memory may lead to undefined results.

2.1.2.1 | Formats jk i D and S jk i D



For these 32-bit instruction formats: the j, k, and i fields shall provide register designations, the D field shall provide either a signed shift count, a positive displacement or a bitstring descriptor, and the S field shall provide a sub-operation code.

#### 2.1.2.2 Format j k

Operation Code	j	k
	4	4

For this 16-bit instruction format, the j field shall provide a register designation, a sub-operation code, or an immediate operand value and the k field shall provide a register designation.

2.1.2.3 | Formats j k Q and S j k Q



DOCUMENT				SECTION				
						THIS	REP	LACES
NC	R			CONTROL DATA	FILE			
	ADVAN	CED SYSTE	MSLAB	DRATORY	DATE Sept.	30, 1974	31 May	₁ <u>1</u> 974
APPROVED		APPROVED		APPROVED	PAGE			
	ASL	]	NCR	CDC		23	23	

For these 32-bit instruction formats, the j and k fields shall provide register designations or sub-operation codes. The L6-bit  $\varrho$  field shall provide a signed displacement or an immediate operand value. The S field shall provide a sub-operation code.

## 2.1.2.4 Format j k Q/2



For this 32-bit instruction format, the j and k fields shall provide 2 register designations each and the LL-bit & field shall provide 2 separate displacement values of 8 bits each. This instruction format shall be used exclusively by the instructions in the BDP Instruction group and the definition of the manner in which the fields from instructions of this format are used, is detailed in Section 2.3 of this specification.

## 2.1.2.5 Access

Instruction accesses shall be confined to byte addresses which are D, modulo 2. Thus, values which have a one bit in position b3 shall be detected at the time an attempt is made to transfer such values into the P Register, and Address Specification error shall be detected, and the corresponding program interruption shall occur.

For the purpose of establishing central memory access validation, the reading of every instruction shall be an Execute type access. When specifically included within an instruction's description, the appropriate central memory access, performed for the purpose of fetching the instruction to be subsequently executed, shall be execute validated, provided such a reference occurs in virtual addressing mode. Execute type accesses shall use the ring number contained in the P Register for access validation. The access validation procedure, which requires the classification of central memory accesses into read, write, execute, and call types, is described in Section 3.6 of this specification.

DOCUMENT				SECTION			
		<u> </u>	······································			THIS	REPLACES
NC	R			CUNTRUL DATA	FILE		
				RATORY	DATE		
-					Feb.	28, 1975	Dec. 9- 1974.
APPROVED		APPROVED		APPROVED	PAGE		
	ASL		NCR	CDC		24	24

procedure is intended to provide hardware assistance in satisfying the requirements for privacy and protection of information stored in central memory, while simultaneously sustaining the ability of various processes to share central memory information to varying degrees, for varying purposes. With respect to "demand page" interrupts {Page Table Search without Find conditions as described in subparagraph 2.8.1.10 of this spec-

Find conditions as described in subparagraph 2.8.1.10 of this specification} the fetching of an instruction shall be considered as part of <u>that</u> instruction's execution. This shall apply even when the instruction fetch is immediately preceded by a branch exit {as described in paragraph 2.2.3 of this specification} on the part of the previous instruction. Thus, with respect to demand paging, the execution of an instruction shall never include the fetching of the next instruction to be executed.

## 2.1.2.6 | Unused Bits

When one or more bits from an instruction are unused, i.e., their value{s} and associated function{s} are not specified within the instruction description, the execution of these instructions shall not be affected by the values of these bits. However, it is recommended that such bits are equal to zeroes.

## 2.1.2.7 Nomenclature

Throughout the instruction descriptions contained in this specification, the following conventions shall be used with respect to nomenclature.

The expressions "Register Aj" and "the Aj Register" shall be used interchangeably to denote the 48-bit A Register specified by the 4-bit j field from an instruction, Thus, "Aj" shall denote one of the sixteen A Registers, AD through AF fin hexadecimal notation? corresponding to j field values of D through 15 fin decimal notation?, respectively.

The 4-bit k field from an instruction shall be interpreted in a manner identical to the j field {as just described} with respect to the interchangeable expressions "Register Ak" and "the Ak Register."

b. The expressions "Register Xj" and "the Xj Register" shall be used interchangeably to denote the L4-bit X Register specified by the 4-bit j field from an instruction. Thus, "Xj" shall denote one of the sixteen X Registers, XO through

DOCUMENT	··		SECTION			
NC	R		CONTROL DATA	FILE	THIS	REPLACES
	ADVANO	CED SYSTEMS LAB	ORATORY	DATE Feb.	28, 1975	Sept. 30, 1974
APPROVED	ASL	APPROVED	APPROVED	PAGE	25	25

XF {in hexadecimal notation} corresponding to j field values of O through 15 {in decimal notation}, respectively.

The 4-bit k field from an instruction shall be interpreted in a manner identical to the j field {as just described} with respect to the interchangeable expressions "Register Xk" and "the Xk Register."

- c. With respect to the X Registers, the terms "Left" and "Right" shall be used to denote the leftmost and rightmost 32-bit positions, respectively. Thus, "Register Xk Left" shall denote the leftmost 32-bit positions, OD through 31, of the Xk Register and "Register Xk Right" shall denote the rightmost 32-bit positions, 32 through 63, of the Xk Register.
- d. Parentheses shall be used within instruction names to denote "the contents of".
- e. Units of information shall be referred to as bytes {& bits}, parcels {LL bits}, halfwords {32 bits} or words {L4 bits} with the following numbering conventions:

Bits	00 <u>-&gt;</u> 08->	116-→ 24->	• 32>40	≥,48>	56->
Bytes		. г. з.	4 5		7
Parcels		] <u>1</u>	2, 2		3
Halfwords		0		Ţ	
Word			0		
				>	63

Note: Alphanumeric {including decimal} and floating point data formats are illustrated in Sections 2.3 and 2.4, respectively of this specification.

2.1.3 Address Arithmetic

Address arithmetic operations, referred to as "indexing" and "displacement," shall be performed on signed, 32-bit integers using 2's complement addition without overflow detection.



DOCUMENT			SECTION			
					THIS	REPLACES
NC	R			FILE		
	ADVANO	ED SYSTEMS LAB	ORATORY	DATE		
				Feb.	28, 1975	Dec. 9, 1974
APPROVED		APPROVED	APPROVED	PAGE		
	ASL	NCR	CDC		26	56

## 2.1.4 Address Exception

When the leftmost bit of the BN field, {position 32}, in any PVA is equal to a one at the time it is used to access central memory, an Address Specification error shall be detected, the central memory access shall be inhibited, and the corresponding program interruption shall occur.

2.].5 Instruction Reference Numbers

Note: The descriptions for <u>all</u> instructions, or sub-groups of instructions, shall include the name, reference number and field designators for each individual instruction.

Reference numbers for each instruction shall consist of three digits and shall correspond to the associated instruction's entry in Appendix A of this specification.

2.2 General Instructions

For the purpose of this specification, the instructions comprising the General Instruction group shall be further classified, according to function, as described by the titles for paragraph numbers 2.2.1 through 2.2.11 of this specification.

For the applicable instructions in this subgroup₁ as well as the instructions in the BDP group₁ {Section 2.3}₁ "false" exception conditions shall not be detected as a result of interpreting any PVA for which the associated central memory data field has a length equal to zero.

2.2.1 Load and Store

This sub-group of instructions shall provide the means for transferring data, in the form of a single bit, a byte string, a L4-bit word, or multiple L4-bit words between one or more Registers and one or more locations in central memory as specified by the individual operation codes.

For the purpose of establishing operand access validity for the associated central memory read and write accesses the ring number used for validation shall be the value of the ring number contained in bit positions Lb through L9 of the associated A Register. Access validation shall occur in Virtual Addressing Mode only.

The central memory operand access types shall be read-access for any instruction which loads an A or X register, and write-access for any instruction which stores an A or X register.



DOCUMENT		· · · · · · · · · · · · · · · · · · ·	SECTION			
NCR			CONTROL DATA	FILE	THIS	REPLACES
ADVAN	ICED SYSTEM	IS LAB	ORATORY	DATE Feb•	28, 1975	Sept. 30, 1974
APPROVED		NCR	APPROVED	PAGE	27	27

Instructions which transfer data from one or more Registers to central memory, {namely, Store instructions}, shall not alter the contents of any Register which serves as a source of the data to be transferred to central memory.

## 2.2.1.1 Load/Store Bytes: XK; Length Per S

- a. Load Bytes to Xk from {Aj} displaced by D and indexed by {Xi}Right, Length Per S DOL SikiD
- b. Load Bytes to Xk from [Aj] displaced by & Length PERS.
- c. Store Bytes from Xk at {Aj} displaced by D and indexed by {Xi} Right, Length Per S DD3 S ikiD

Store bytes from Xk at this displaced by Q. Length Per 004 S/jk@

Operation: These instructions shall transfer a field of bytes between Register Xk and a byte field in central memory. The direction of transfer is determined by the operation code, and the length of the byte field to be transferred shall be determined by adding one to the value obtained from the S-field of the instruction. The bytes in Register Xk shall be rightjustified, so that the appropriate left-most byte positions in Register Xk shall be cleared for load instructions with lengths less than eight, and the appropriate left-most byte positions within the Xk Register shall not be transferred for store instructions with lengths less than eight.

> Addressing: The beginning {the leftmost byte position} of the byte string in central memory shall be determined by means of the <u>PVA</u> obtained from the Aj Register, modified by a byte item count determined as follows:

DOCUMENT				SECTION				
NC	R			CONTROL DATA	FILE	IS	REPL	ACES
	ADVANO	CED SYSTE	MS LABO	DRATORY	Sept, J	0, 1974	31 May	י 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 28		85	

Displacement and Indexing: The 32-bit halfword obtained from register Xi Right and the 32-bit quantity obtained by leftextending the D field with zeroes shall be added to the rightmost 32 bits of the PVA obtained from the AjRegister. In this context, the contents of the XD Register shall be interpreted as consisting of all zeroes.

Displacement: The Q field from the instruction shall be expanded to 32 bits by means of sign extension and the 32-bit result shall be added to the rightmost 32 bits of the PVA obtained from the Aj Register.

#### 2.2.1.2 | Load/Store Word, Xk

a. Load Xk from {Aj} displaced by 8\*D and indexed by 8\*{Xi} Right DD5 jkiD

c. Store Xk at {Aj} displaced by 8\*D and indexed by 8\*{Xi} Right DD7 jkiD

d. Store Xk at {Aj} displaced by 8\*0 008 jk0

Operation: These instructions shall transfer a word between Register Xk and a word location in central memory. The direction of transfer shall be determined by the operation code.

Addressing: The item location in central memory shall be determined by means of the PVA obtained from register Aj modified by a 32-bit quantity calculated as follows:

Displacement and Indexing: The 32-bit halfword obtained from register Xi Right shall be shifted left 3 bit positions, endoff with zeroes inserted; the 12-bit quantity obtained from the D field of the instruction shall be expanded to 29 bits by inserting zeroes on the left and shall then be shifted left 3 bit positions with zeroes inserted on the right. The two 32-bit quantities resulting from these operations shall then

NGR/GDG PRIVATE

DOCUMENT				SECTION							
NC	२	·····		CON	TROL DATA	FILE	THIS			REPLA	CES
. · · A	DVANC	ED SYSTEM	IS LAB	ORATORY	,	DATE Sept.	ЭO,	197.4	31	Mayı	1974
APPROVED	ASI	APPROVED	NCB	APPROVED	CDC	PAGE				29	

be added to the rightmost 32 bits of the PVA obtained from the Aj register. In this context, the contents of register XD shall be interpreted as consisting of all zeroes.

Displacement: The Q field from the instruction shall be expanded to 29 bits by means of sign extension, and shall then be shifted left 3 bit positions with zeroes inserted on the right. The 32bit result shall then be added to the rightmost 32 bits of the PVA obtained from the Aj register.

Notes: Unless the PVA from the Aj Register consists of a byte address which is D modulo 8, an Address Specification error shall occur, the loading or storing of the Xk register shall be inhibited, and the corresponding program interruption shall take place.

2.2.1.3 | Load/Store Bytes, Xk; Length Per XD

a. Load Bytes to Xk from {Aj} displaced by D and indexed by {Xi} Right, Length Per XD DD9 jkiD

Load Bytes to Xk from TAj] displaced by & Length Bo

- c. Store Bytes from Xk at [Aj] displaced by D and indexed by {Xi} Right, Length Per XD Dll jkiD
- d. Store Bytes from Xk at [Aj] displaced by Q<sub>1</sub> Length Per XD D12 jkQ

Operation: These instructions shall transfer a field of bytes between Register Xk and a byte field in central memory with the direction of the transfer determined by the operation code. The length of the byte field shall be determined by the contents of Register XD Right.

When the length is equal to zero, these instructions shall result in no operation. When the length is greater than eight, an Instruction Specification error shall be detected, loading or storing of



the Xk Register shall be inhibited, and the corresponding program interruption shall occur. The bytes in Register Xk shall be right-justified so that the appropriate leftmost byte positions within the Xk Register shall be cleared for load instructions with lengths less than eight but greater than zero, and the appropriate leftmost byte positions within the Xk Register shall not be stored for store instructions with lengths less than eight.

Addressing: Identical to that described in Section 2.2.1.1

- 2.2.1.4 Load Bytes, Xk; Length Per j
  - a. Load Bytes to Xk from [P] displaced by Q . Length per j Dl3 jkQ
  - Operation: This instruction shall transfer a field of bytes from central memory to register Xk. The length of the byte field shall be determined by the j-field. In all other respects, the operation is identical to that described in 2.2.1.3.

Addressing: The beginning [the leftmost byte position] of the byte field in central memory shall be determined by expanding the & field to 32 bits by means of sign extension and then adding the result to the rightmost 32 bits of the PVA obtained from the P Register.

2.2.1.5 Load/Store Bit, Xk

- Load Bit to Xk from [Aj] displaced by Q and bit indexed
   by [XD] Right
   D14 ikQ
- b. Store Bit from Xk at {Aj} displaced by Q and bit indexed by {XD} Right D15 jkQ



DOCUMENT				SECTION				<u>-</u>	
	6			CONT	ROL DATA	FN F	THIS		EPLACES
	ĸ				1997) - Ar				
	ADVANO	CED SYSTE	MS LAB	ORATORY		Feb.	28, 1975	Sept.	30, 1974
APPROVED		APPROVED		APPROVED		PAGE			····
	ASL		NCR		CDC		31		37

Operation: These instructions shall transfer a single bit between Register Xk Right, bit position b3, and a bit position in central memory, with the direction of the transfer determined by the operation code. Additionally, the load instruction shall clear the Xk Register in its leftmost b3 bit positions, D0 through b2.

Addressing: The byte in central memory, containing the bit position to be loaded from or stored into, shall be addressed by means of the PVA contained in the Aj Register modified as follows: The 32-bit halfword obtained from Register XD Right shall be shifted right three bit positions, end-off with sign extension on the left, and the Q field from the instruction shall be expanded to 32 bits by means of sign extension. These two 32-bit results shall then be added to the rightmost 32 bits of the PVA obtained from the Aj Register.

Bit Selection: The bit position within the addressed byte in central memory shall be selected by means of the rightmost three bits obtained from Register XO Right, bit positions L1 through L3. Values from O through 7 for these three bits shall select the corresponding bit position, O through 7 within the central memory byte.

Note: The instruction which transfers a bit to central memory shall accomplish the associated central memory operations in a non-preemptive manner, i.e., the byte containing the bit to be stored shall be read, modified in the appropriate bit position to the extent required, and then written such that no other accesses to the addressed byte shall be permitted between these read and write accesses. Moreover, those processors having a Cache, {See 2.9}, shall bypass it with respect to the read access and shall purge the associated entry from it with respect to the write access.

> When the instruction which transfers a bit to central memory is executed in virtual addressing mode<sub>7</sub> <u>operand</u> access validation shall consist of write access validation only.

DOCUMENT				SECTION						
				CONTRO	l data	<b>E</b> II <b>E</b>	THIS		REPLA	ACES
	R			standard a						
	ADVANO	CED SYSTE	MS LAB	ORATORY		DATE Sent.	30.	1.974	31 May	1974
APPROVED		APPROVED		APPROVED		PAGE		<u> </u>		
	ASL		NCR		CDC		35		35	

#### 2.2.1.6 Load/Store Ak

a. Load Ak from {Aj} displaced by D and indexed by {Xi} Right Dlb jkiD

- c. Store Ak at {Aj} displaced by D and indexed by {Xi} Right DLA jkiD

Operation: These instructions shall transfer six bytes between the Ak register, right-justified, and a six byte field in central memory, with the direction of transfer determined by the operation code.

Addressing: The left-most byte position of the six byte field in central memory shall be addressed by means of the PVA initially contained in register Aj, modified by a byte item count, in a manner identical to that described in section 22.1.1.

Special Load Conditions: The instructions which load Register Ak shall unconditionally transfer only the rightmost 44 bits of the six byte field from central memory to bit positions 20 through L3 of Register Ak.

When this instruction is executed in virtual addressing mode, the larger value of, 1} the leftmost 4 bits of the six byte field from central memory, 2} the leftmost 4 bits in bit positions 14 through 19 of the Aj Register and 3} the Rl field contained in the 4-bit positions D8 through 11 of the segment descriptor associated with the PVA obtained from Register Aj, shall be transferred to bit positions 16 through 19 of Register Ak.

(For the format of a segment descriptor and the definition of its Rl field, see paragraphs 3.3.1 and 3.6.2 of this specification, respectively.



DOCUMENT		SEC	TION			
			CONTROL DATA		THIS	REPLACES
NG	R			FILE		
	ADVANCED	SYSTEMS LABOR	ATORY	DATE Sept.	30, 1974	31 May 1974
APPROVED	ASL		ROVED	PAGE	31	31

Operation: These instructions shall transfer a single bit between Register Xk Right, bit position b3, and a bit position in central memory, with the direction of the transfer determined by the operation code. Additionally, the load instruction shall clear the Xk Register in its leftmost b3 bit positions, D0 through b2.

Addressing: The byte in central memory, containing the bit position to be loaded from or stored into, shall be addressed by means of the PVA contained in the Aj Register modified as follows: The 32-bit halfword obtained from Register XD Right shall be shifted right three bit positions, end-off with sign extension on the left, and the @ field from the instruction shall be expanded to 32 bits by means of sign extension. These two 32-bit results shall then be added to the rightmost 32 bits of the PVA obtained from the Aj Register.

Bit Selection: The bit position within the addressed byte in central memory shall be selected by means of the rightmost three bits obtained from Register XD Right, bit positions L1 through L3. Values from D through 7 for these three bits shall select the corresponding bit position, D through 7 within the central memory byte.

Note: The instruction which transfers a bit to central memory shall accomplish the associated central memory operations in a non-preemptive manner, i.e., the byte containing the bit to be stored shall be read, modified in the appropriate bit position to the extent required, and then written such that no other accesses to the addressed byte shall be permitted between these read and write accesses. Moreover, those processors having a Cache, fSee 2.97, shall bypass it with respect to the read access and shall purge the associated entry from it with respect to the write access.

NGR/GDG PRMMTE

DOCUMENT SECTION THIS REPLACES CONTROL DATA FIL F DATE ADVANCED SYSTEMS LABORATORY 31 May 1974 Sept. 30, 1974 APPROVED APPROVED APPROVED PAGE 32 32 ASL NCR CDC

#### 2.2.1.6 Load/Store Ak

- Load Ak from {Aj} displaced by D and indexed by {Xi} Right
   D16 jkiD
- b. Load Ak from [Aj] displaced by @ 017 jk@
- c. Store Ak at [Aj] displaced by D and indexed by {Xi} Right DIA jkiD
- d. Store Ak at {Aj} displaced by Q D19 jkQ

Operation: These instructions shall transfer six bytes between the Ak register, right-justified, and a six byte field in central memory, with the direction of transfer determined by the operation Code.

Addressing: The left-most byte position of the six byte field in central memory shall be addressed by means of the PVA initially contained in register Aj, modified by a byte item count, in a manner identical to that described in section 2.2.1.1.

Special Load Conditions: The instructions which load Register Ak shall unconditionally transfer only the rightmost 44 bits of the six byte field from central memory to bit positions 20 through b3 of Register Ak.

When this instruction is executed in virtual addressing mode, the larger value of, 1} the leftmost 4 bits of the six byte field from central memory, 2} the leftmost 4 bits in bit positions 1b through 19 of the Aj Register and 3} the Rl field contained in the 4-bit positions D8 through 11 of the segment descriptor associated with the PVA obtained from Register Aj, shall be transferred to bit positions 1b through 19 of Register Ak.

[For the format of a segment descriptor and the definition of its Rl field, see paragraphs 3.3.1 and 3.6.2 of this specification, respectively.

DOCUMENT			SECTION		
NC	R		CONTROL DATA	THIS	REPLACES
· · ·	ADVAN	CED SYSTEMS LA	BORATORY	Sept. 30, 1974	May 31, 1974
APPROVED	ASL	APPROVED	APPROVED	PAGE	33

NGH//HIG P

When this instruction is executed in real addressing moden the larger value of the leftmost 4 bits of the six byte field from central memory and the leftmost 4 bits of the Aj Registern shall be transferred to bit positions 16 through 19 of the Ak Register.

When the leftmost 4 bits of the six byte field from central memory are all equal to zero, a Ring Number Zero condition shall be detected and, following the completion of the associated Load instruction's execution, the corresponding program interruption shall take place.



#### 2.2.1.7 Load/Store Multiple Registers

- | a. Load Multiple Registers from {Aj} displaced by &\*k. Selectivity per {XO} Right D2D jk
- b. Store Multiple Registers at {Aj} displaced by &\*k, Selectivity per {XD} Right D2L jk

Operation. These instructions shall transfer data between the general registers and central memory with the direction of the transfer determined by the operation code. Central memory address formation and general register selections shall be performed as follows:

Address Formation. The beginning address in central memory, of the contiguous word locations to which or from which, as determined by the operation code, the designated transfers shall take place, shall be formed by means of displacement addressing. The 4-bit k field from the instruction shall be expanded to 27 bits by extending leftmost zeroes, these 29 bits shall be shifted left three bit positions with zeros inserted on the right, and this 32-bit shifted result shall be added to the rightmost 32 bits of the PVA <u>initially</u> contained in the Aj Register. The resulting PVA shall be used as the beginning address of the word field in central memory referenced by these instructions.

Register Selection. Selectivity of transfers between general registers and central memory shall be accomplished by interpreting the rightmost Lb-bits initially contained in Register XD Right as four fields of 4-bits each in the following manner:

DOCUMENT		SECT	TION			
NCR		·····	CONTROL DATA	FILE	THIS	REPLACES
ADVA	NCED SYSTEM	IS LABOR	ATORY	DATE Sept.	30, 1974	May 31, 1974
APPROVED	APPROVED	NCR		PAGE	35	35



Number of the first A Register to be transferred

When the first register number is greater than the associated last register number, none of the registers from the corresponding A or X Register groups shall be loaded or stored.

Transfers between registers and central memory shall begin with the A Register Group and end with the X Register Group to the extent that the Registers within these groups are designated by the rightmost LL-bits of Register XD Right. A positive offset, applied to the PVA designating the first word location of the central memory field, shall begin with zero and shall be increased by eight for each designated transfer as it is accomplished during the course of instruction execution.

The relationship between the bits contained in positions 48 through L3 of Register XO Right, the LL registers contained in each of the general register groups A and X, and the positive offset values applied to the beginning address of the word field in central memory, are illustrated in Figure 2.2-L for the case in which all 32 Registers are transferred.

The leftmost Lb-bits of the word locations in the central memory field, which are associated with A Registers to the extent designated, shall not be used by the instruction which loads



DOCUMENT			SECTION			
NGR			CONTROL DATA	FILE	THIS	REPLACES
ADVAN	CED SYSTEI	MS LABO	DRATORY	DATE Feb•	28, 1975	Sept. 30, 1974
APPROVED	APPROVED	NCR	APPROVED	PAGE	36	Зь

multiple registers and shall be cleared by the instruction which stores multiple registers.

Special Load A Conditions: The instruction which loads A Registers shall unconditionally transfer <u>only</u> the rightmost 44-bit positions 20 through b3 of each appropriate word from central memory to the corresponding bit positions of the designated A Registers.

When the Load Multiple instruction is executed in virtual addressing mode, the larger value of 1} the 4 bits in bit positions 1b through 19 of each appropriate word from central memory, 2} the leftmost 4 bits in bit positions 1b through 19 of the Aj Register, and 3} the Rl field contained in the 4-bit positions 0& through 11 of the segment descriptor associated with the PVA obtained from Register Aj, shall be transferred to bit positions 1b through 19 of each of the appropriately designated A Registers.



DOCUMENT				SECTION							
NC	R			CONT	ROL DATA	FILE	THIS			REPLA	CES
	ADVANO		MS LABO	ORATORY		DATE Sept.	30,	1974	May	37,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	37			Э7	

When the Load Multiple instruction is executed in real addressing mode, the larger value of, 14 the 4 bits in positions 14 through 19 of each appropriate word from central memory, 23 the leftmost 4 bits of the Aj Register, shall be transferred to bit positions 16 through 19 of each of the appropriately designated A Registers.

With respect to the designated A Registers, when all 4 bits in positions 16 through 19 of any associated word from central memory are equal to zero, a Ring Number Zero condition shall be detected and, following the completion of the Load Multiple instruction's execution, the associated program interruption shall occur.

Notes: For both of these operation codes unless the PVA initially contained in the Aj Register consists of a byte address which is equal to D, modulo A, an Address Specification error shall be detected, all transfers associated with the execution of these instructions shall be inhibited, and the corresponding program interruption shall occur.

NGR/GDG PRIVATE



Figure 2.2-1 Register Selectivity Correspondence



DOCUMENT		SEC	CTION				
NCR			CONTROL DATA	FILE	THIS	REPL	ACES
AD	VANCED SYSTI	EMS LABOR	ATORY	DATE Sept.	30, 1974	May 31,	1974
APPROVED	APPROVED	NCR	PROVED	PAGE	39	39	

2.2.2 Integer Arithmetic

Integer arithmetic operations shall be performed on words and halfwords contained in Register Xk and Register Xk Right, respectively, as described in the following subparagraphs.

Binary integers contained in the X Registers shall consist of signed, two's complement, 32-bit or L4-bit quantities. The leftmost bit, fin position OD for L4-bit integers and in position 32 for 32-bit integers}, shall constitute the sign bit. Positive quantities shall consist of a sign bit in the zero state with the 31 or L3 contiguous bits immediately to the right of the sign bit, expressing the magnitude of the number. Negative quantities shall be expressed as the two's complement of their positive representations, resulting in a sign bit in the one state. Conceptually, the two's complement of a binary integer shall be formed by adding one to its one's complement representation. {Conceptually, the one's complement of a binary integer shall be formed by subtracting it, bit-for-bit, from another number consisting entirely of one bits}.



The ranges in magnitude, Mn covered by binary integers in each of the two fixed point formats, shall be as follows:

32-bit Integer: -2<sup>31</sup>≤M≤2<sup>31</sup>-1 64-bit Integer: -2<sup>63</sup>≤M≤2<sup>63</sup>-1

2.2.2.1 Integer Suma Xk

- a. Integer Sum, {Xk} replaced by {Xk} plus {Xj} D22 jk
- b. Integer Sum, {Xk} replaced by {Xj} plus &
   143 jk@

These instructions shall obtain a L4-bit addend from the initial contents of Register Xj, or from the LL-bit sign extended  $\varrho$  field of the instruction, as determined by the operation code. The L4-bit addend thus derived shall be added to the L4-bit word initially

contained in Register Xk or Xj

DOCUMENT				SECTION						
		<u> </u>		CONTROL	ΠΛΤΛ		THIS	R	EPLAC	ES
					1.19.60	FILE				
	ADVANO	ED SYSTEM	SLAB	ORATORY		DATE Dec•	9, 1974	Sept.	30 ,	1974
APPROVED	ASI	APPROVED	NCR	APPROVED	CDC	PAGE	40		40	

as correspondingly determined by the operation code,

and shall transfer the L4-bit sum to Register Xk. Each L4-bit word shall be treated as a signed two's complement integer.

When the augend and addend are identically signed, and their addition produces a sum with a sign opposite that of the addend and augend, an 0verflow condition shall be detected, and when enabled the corresponding program interruption shall occur.

2.2.2.2 Integer Difference: Xk

## 

This instruction shall subtract the b4-bit word initially contained in Register Xj from the b4-bit word initially contained in Register Xk and shall transfer the b4-bit difference to Register Xk. Each b4-bit word shall be treated as a signed two's complement integer.

When the minuend and subtrahend are oppositely signed and the subtraction produces a difference with a sign opposite that of the minuend, an Overflow condition shall be detected, and when enabled, the corresponding program interruption shall occur.

2.2.2.3 Integer Products Xk

Integer Product, {Xk} replaced by {Xk} times {Xj}

This instruction shall multiply the b4-bit word initially contained in Register Xk by the b4-bit word initially contained in Register Xj, with each of these b4-bit words treated as signed, two's complement integers. The result of this multiplication shall consist of a 128-bit intermediate product, algebraically signed.

L4 bits of this intermediate product shall be transferred to the Xk Register.

Unless the leftmost 65 bits of the properly signed intermediate product are all in the same state, an Overflow condition shall be detected and when enabled, the corresponding program interruption shall occur.

NGR/GOG PRIVATE

DOCUMENT	-			SECTION			
NC	R			CONTROL DAT	FILE	THIS	REPLACES
	ADVANO		VIS LABO	DRATORY	DATE Dec	ዓ <sub>ካ</sub> 1974	Sept. 30, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	4 <u>L</u>	41.

2.2.2.4 Integer Quotient, Xk

Integer Quotient{Xk}replaced by {Xk} divided by {Xj}

025 jk

This instruction shall divide the L4-bit word initially contained in the Xk Register by the L4-bit word initially contained in the Xj Register. Provided the divisor is not equal to zero, the results of the division, consisting of a L4-bit quotient, algebraically signed, shall be transferred to Register Xk.

When the divisor is equal to zero, the contents of Register Xk shall not be changed, a Divide Fault condition shall be detected, and when enabled, the corresponding program interruption shall occur.

For the case in which  $-2^{b3}$  is divided by  $-2^{D}$ , the quotient result shall have the form of  $-2^{b3}$ , an Overflow condition shall be detected, and when enabled, the corresponding program interruption shall occur.

Note: The division shall produce a quotient result which, in its absolute form, shall not have been rounded upwards. Thus, when the absolute value of the quotient result is concatenated to a single zero bit, that quantity shall be equal to or less than the absolute value of the quotient computed to one additional bit of precision in the rightmost position. Moreover, when the absolute value of the quotient result is increased by one and concatenated to a single zero bit, that quantity shall be greater than the absolute value of the quotient computed to one additional bit of precision in the rightmost position.

2.2.2.5 Absolute Xk

Integer {Xk} replaced by Absolute {Xj} D2L jk

This instruction shall treat the b4-bit word initially contained in the Xj Register as a signed two's complement integer and shall transfer its absolute value to the Xk Register. Thus, positively signed values initially contained in Register Xj shall be transferred to Register Xk without change. However, negatively signed



DOCUMENT SECTION REPLACES THIS CONTROL DATA FILE Sector de alsais DATE ADVANCED SYSTEMS LABORATORY Sept. 30, 1974 May 31, 1974 APPROVED APPROVED PAGE APPROVED 42 NCR CDC 42 ASL

values initially contained in Register Xj shall be two's complemented and transferred to Register Xk.

When the L4-bit word transferred to Register Xk maintains a negative sign despite the two's complement operation, an Overflow condition shall be detected and when enabled, the corresponding [program interruption shall occur; i.e., {Xj}=80->0,

2.2.2.6 Integer Sum, Xk Right

- a. Integer Sum, {Xk} Right replaced by {Xk} Right plus {Xj} Right
  - 027 jk
- b. Integer Sum {Xk} Right replaced by {Xj} Right plus & D2A jk &
- c. Integer Sum, {Xk} Right replaced by {Xk} Right plus j D29 jk

Operation: These instructions shall obtain a 32-bit addend from the initial contents of Register Xj Right, from the Lb-bit sign extended  $\ell$  field of the instruction, or from the 4-bit zeros extended j field of the instruction, as determined by the operation code.

The 32-bit addend thus derived, shall be added to the 32-bit halfword initially contained in Register Xk Right or Register Xj Right, as determined by the operation code and the sum shall be transferred to Register Xk Right. Each of these 32-bit halfwords shall be treated as signed two's complement integers.

When the augend and addend are identically signed, and their addition produces a sum with a sign opposite that of the addend and augend, an Overflow condition shall be detected, and when enabled the corresponding program interruption shall occur.

- 2.2.2.7 Integer Difference, Xk Right
  - a. Integer Difference, {Xk} Right replaced by {Xk} Right minus {Xj} Right
    - 030 jk
  - b. Integer Difference, {Xk} Right replaced by {Xk} Right minus j

031 jk

Operation: These instructions shall obtain a 32 bit subtrahend from the initial contents of Register Xj Right or from the 4-bit zeros extended j field from the instruction, as determined by the operation code.



DOCUMENT		S	SECTION				·····
NGE	Q		CONTROL DATA	FILE	THIS	RE	PLACES
AD	VANCED SYSTE	NS LABO	RATORY	DATE Dec.	ዓ <sub>ግ</sub> 1974	Sept.	30, 197
APPROVED	APPROVED	NCR		PAGE	43		43

The 32-bit subtrahend thus derived shall be subtracted from the 32-bit halfword initially contained in Register Xk Right and the difference shall be transferred to Register Xk Right. Each of these 32-bit halfwords shall be treated as signed two's complement integers.

When the minuend and subtrahend are oppositely signed and the subtraction produces a difference with a sign opposite that of the minuend, an Overflow condition shall be detected, and when enabled the corresponding program interruption shall occur.

- 2.2.2.8 Integer Product, Xk Right
  - a. Integer Product, {Xk} Right replaced by {Xk} Right times {Xj} Right
    - 032jk
  - b. Integer Product, {Xk} Right replaced by {Xj} Right times & D33jk@

These instructions shall obtain a 32-bit multiplier from the initial contents of Register Xj Right or from the Lb-bit sign extended  $\varrho$  field of the instruction, as determined by the operation code.

The 32-bit multiplier thus derived shall be taken times the 32-bit half-word initially contained in Register Xk Right or Register Xj Right as determined by the operation code. The result of the multiplication shall consist of a 64-bit intermediate product, algebraically signed.

The rightmost 32 bits of this intermediate product shall be transferred to Register Xk Right.

Unless the leftmost 33 bits of the properly signed intermediate product are all in the same state, an Overflow condition shall be detected and when enabled, the corresponding program interruption shall occur.

2.2.2.9 Integer Quotient, Xk Right

Integer Quotient, {Xk} Right replaced by {Xk} Right divided by {Xj} Right

034 jk

This instruction shall divide the 32-bit halfword initially



DOCUMENT			SECTION		
NG	2		CONTROL?DATA	THIS	REPLACES
	ADVAN	CED SYSTEMS LAB	ORATORY	DATE Dec. 9, 197	4 Sept. 30, 1974
APPROVED	ASL	APPROVED	APPROVED	PAGE 44	44

contained in Register Xk Right by the 32-bit halfword initially contained in Register Xj Right. Provided the divisor is not equal to zero, the results of the division, consisting of a 32-bit quotient, algebraically signed, shall be transferred to Register Xk Right.

When the divisor is equal to zero, the contents of Register Xk shall not be changed, a Divide Fault condition shall be detected, and when enabled, the corresponding program interruption shall occur.

For the case in which  $-2^{3L}$  is divided by  $-2^{0}$ , the quotient result shall have the form of  $-2^{3L}$ , an Overflow condition shall be detected, and when enabled, the corresponding program interruption shall occur.

Note: The division shall produce a quotient result which, in its absolute form, shall not have been rounded upwards. Thus, when the absolute value of the quotient result is concatenated to a single zero bit, that quantity shall be equal to or less than the absolute value of the quotient computed to one additional bit of precision in the rightmost position. Moreover, when the absolute value of the quotient result is increased by one and concatenated to a single zero bit, that quantity shall be greater than the absolute value of the quotient computed to one additional bit of precision in the rightmost position.

## 2.2.2.10 Integer Compare

TR PRIMITE

- a. Integer Compare, {Xj} to {Xk}, result to Xl Right D35 jk
- b. Integer Compare, {Xj} Right to {Xk} Right, result to Xl Right D3L jk

Operation: These instructions shall perform an algebraic comparison of the signed, two's complement, binary integer initially contained in Register Xj to the signed, two's complement, binary integer initially contained in Register Xk. These compared values shall consist of L4-bits or 32-bits {right-justified in positions 32 through L3} as determined by the operation code. In this context the contents of the XD Register shall be interpreted as consisting entirely of zeros.

Results: When the comparison finds these quantities equal, Register XL Right shall be cleared in all 32 bit positions. When the comparison finds the quantity obtained from Register Xj greater than the quantity obtained from Register Xk, Register XL

DOCUMENT				SECTION					
NC	R			CONTROL DATA	FILE	THIS	· · · · ·	REP	LACES
	ADVAN	CED SYSTER	MS LABO	ORATORY	DATE Sept.	30 1	1974	May 31-	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	45		45	;

Right shall be cleared in the leftmost 31 bit positions, 32 through b2, and shall be set in the rightmost bit position, 53. When the comparison finds the quantity obtained from Register Xj less than the quantity obtained from Register Xk, Register Xl Right shall be set in all 32 bit positions.

#### 2.2.3 Branch

The instructions within this subgroup shall consist of both conditional and unconditional branch instructions.

Each conditional branch instruction shall perform a comparison between the contents of two general registers. Then, based on the relationship between the results of that comparison and the branch condition as specified by means of the instruction's operation code, each conditional branch instruction shall perform either a normal exit or a branch exit.

Normal exit: When the results of a comparison do not satisfy the branch condition as specified by the operation code, a normal exit shall be performed. A normal exit for all conditional branch instructions shall consist of adding four to the rightmost 32 bits of the PVA obtained from the P Register with that 32-bit sum returned to the P Register in its rightmost 32-bit positions.

Branch exit: When the results of a comparison satisfy the branch condition as specified by the operation code, a branch exit shall be performed. A branch exit shall consist of expanding the Lbbit Q field from the instruction to 3L bits by means of sign extension, shifting these 3L bits left one bit position with a zero inserted on the right, and adding this 32-bit shifted result to the rightmost 32-bits of the PVA obtained from the P Register with the 32-bit sum returned to the P Register in its rightmost 32bit positions.

Unconditional branch instructions shall perform branch exits according to the appropriate instruction descriptions contained in subparagraphs 2.2.3.5 through 2.2.3.6 of this specification.

2.2.3.1 Conditional X

- a. Branch to {P} displaced by 2\*0 if {Xj} equal to {Xk} D37 jk0
- b. Branch to {P} displaced by 2\*@ if {Xj} not equal to {Xk} D3A jk@



DOCUMENT			SECTION				
NC	R		CONTROL DATA	FILE	THIS	REPLACES	
Ļ	DVANC	ED SYSTEMS LAB	ORATORY	DATE Sept.	30, 1974	May 31, 19	74
APPROVED	ASL	APPROVED	APPROVED	PAGE	46	46	

- c. Branch to {P} displaced by 2\*ℓ if {Xj} greater than {Xk} D39 jkℓ
- | d• Branch to {P} displaced by 2∗@ if {Xj} not less than {Xk} 040 jk@

Each of these instructions shall perform an algebraic comparison of the L4-bit word obtained from Register Xj to the L4-bit word obtained from Register Xk. Each of these L4-bit words shall be treated as signed, two's complement, binary integers. The contents of Register XD shall be interpreted as consisting entirely of zeros.

These instructions shall perform a normal exit or a branch exit in the manner previously described in Paragraph 2.2.3 of this specification.

- 2.2.3.2 Conditional, X Right
  - a. Branch to {P} displaced by 2\*@ if {Xj} Right equal to {Xk} Right 04] jk@
  - b. Branch to {P} displaced by 2\*@ if {Xj} Right not equal to {Xk} Right 042 jk@
  - c. Branch to {P} displaced by 2∗ℓ if {Xj} Right greater than {Xk} Right D43 jkℓ
  - d. Branch to {P} displaced by 2\*0 if {Xj} Right not less than {Xk} Right

044 jk@

Each of these instructions shall perform an algebraic comparison of the 32-bit halfword obtained from Register Xj Right with the 32-bit halfword obtained from Register Xk Right. Each of these 32-bit halfwords shall be treated as signed, two's complement, binary integers. The contents of Register XD shall be interpreted as consisting entirely of zeros.

These instructions shall perform a normal exit or a branch exit in the manner previously described in Paragraph 2.2.3 of this specification.



DOCUMENT				SECTION							
				CONTR	OL DATA		THIS			REPLA	CES
MC	R					FILE			1		
	ADVAN	CED SYSTE	MS LABO	DRATORY		DATE Sept.	30,	1974	May	31,	1974
APPROVED		APPROVED		APPROVED		PAGE					
	ASL		NCR		CDC		47			47	_

## 2.2.3.3 ) Conditional, with Increment

This instruction shall perform an algebraic comparison of the b4-bit word initially contained in Register Xj with the b4-bit word initially contained in Register Xk. Each of these b4-bit words shall be treated as signed, two's complement, binary integers.

When this comparison does not find the value initially contained in Register Xj less than the value initially contained in Register Xk a normal exit shall be performed in the manner previously described in Paragraph 2.2.3 of this specification.

When this comparison finds the value initially contained in Register Xj less than the value initially contained in Register Xk, a branch exit shall be performed in the manner previously described in Paragraph 2.2.3 of this specification. In addition, the L4-bit word initially contained in Register Xj shall be increased by one in value with the L4-bit result returned to Register Xj.

#### 2.2.3.4 Conditional, Ak

This instruction shall perform a bit-for-bit comparison between the 12-bit SEG field contained in bit positions 20 through 31 of Register Aj and the 12-bit SEG field contained in bit positions 20 through 31 of Register Ak. When the comparison finds the SEG fields not equal, this instruction shall perform a branch exit in the manner described in paragraph 2.2.3 of this specification.

When the comparison finds the SEG fields equal, this instruction shall perform an algebraic comparison of the 32-bit BN field contained in bit positions 32 through 63 of Register Aj to the 32-bit BN field contained in bit positions 32 through 63 of Register Ak and shall perform a normal exit in the manner described in Paragraph 2.2.3 of this specification.

The algebraic comparison of the BN fields shall treat each of these 32-bit quantities as signed two's complement binary integers



and shall store the result of their comparison into Register XL Right as follows: When the BN fields are equal, Register XL Right shall be cleared in all 32-bit positions.

When the BN field from Register Aj is greater than the BN field from Register Ak, Register X1 Right shall be cleared in the leftmost ] 31-bit positions, 32 through L2, and shall be set in the rightmost bit position, L3.When the BN field from Register Aj is less than the BN field from Register Ak, Register X1 Right shall be set in all ] 32-bit positions.

2.2.3.5 Unconditional Branch, {P} indexed

Branch to {P} indexed by 2\*{Xk} Right 047 jk

This instruction shall perform an unconditional branch exit by modifying the contents of the P Register in its rightmost 32bit positions as follows:

The 32-bit halfword obtained from Register Xk Right shall be shifted left one bit position, end-off with a zero inserted on the right, and the 32-bit shifted result shall be added to the rightmost 32-bits initially contained in the P Register. This 32-bit sum shall be returned to the P Register in its rightmost 32-bit positions.



DOCUMENT		·		SECTION							
NCF	2			CONTRO	ol data	FILE	THIS	;	F	REPLA	ACES
A	OVANO	CED SYSTEI	MS LAB	ORATORY		DATE Feb.	26,	1975	Dec.	9,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	48.	1		48.	Ъ.

2.2.3.6 Unconditional Branch, {A} indexed

Branch to {Aj} indexed by 2\*{Xk} Right D4A jk

In the absence of all associated Virtual Addressing Mechanism exceptions fother than a Page Table Search Without Find condition atthe branch address} this instruction shall perform a branch exit by modifying the GK, LK, SEG and BN fields contained in the P Register as follows:

The 12-bit Segment field, SEG, contained in bit positions 20 through 31 of Register Aj shall be transferred to the corresponding 12-bit positions of the P Register.

The 32-bit halfword obtained from Register Xk Right shall be shifted left one bit position, end-off with a zero inserted on the right, and the 32-bit shifted result shall be added to the rightmost 32-bits obtained from Register Aj in bit positions 32 through b3. [In this context, the contents of Register XD shall be interpreted as consisting entirely of zeroes]. This 32-bit sum shall be transferred to the rightmost 32-bit positions, 32 through b3, of the P Register.

The Global Key field initially contained in the P Register shall be checked and conditionally altered, and the Local Key field initially contained in the P Register shall be altered, according to the descriptions contained in subparagraph 3.6.3.2 of this specification.

The P{RN} field shall not be changed by the execution of this instruction. Moreover, the Execute validation procedure for the next instruction fetch; i.e. the fetching of the instruction at the branch address, shall be included in this branch instruction's execution such that the detection of associated Access Violations, as described in Subparagraphs 3.3.1.1 and 3.6.2.1 of this specification, shall result in the corresponding program interruption and the execution of this instruction shall be inhibited.

Note: Unless the PVA contained in Register Aj consists of a byte address which is equal to D, modulo 2, an Address Specification error shall be detected, the execution of this instruction shall be inhibited and the corresponding program interruption shall occur.



DOCUMENT				SECTION		
	Б			CONTROL DATA	THIS	REPLACES
	K			and the second second second		
	ADVAN		DATE Sept. 30, 1974	May 31, 1974		
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 49	49

#### 2.2.4 Copy

The instructions within this subgroup shall provide the means for accomplishing inter-register transfers to the extent defined by the following instruction descriptions.

2.2.4.1 Copy to Xk from Xj D49 jk

> This instruction shall transfer the 64-bit word initially contained in Register Xj to the 64-bit positions of Register Xk.

2.2.4.2 Copy to Xk from Aj 050 jk

> This instruction shall transfer the 48 bits contained in Register Aj to the rightmost 48-bit positions, 16 through 53, of Register Xk. The leftmost 16-bit positions, 00 through 15, of Register Xk shall be cleared.

2.2.4.3 Copy to Ak from Aj 051 jk

This instruction shall transfer the 48 bits contained in Register Aj to the 48-bit positions of Register Ak.

2.2.4.4 Copy to Ak from Xj D52 jk

2.2.5

This instruction shall unconditionally transfer the rightmost 44 bits, contained in positions 2D through b3, of Register Xj to the corresponding 44-bit positions of Register Ak. The 4-bit field having the larger value in bit positions 1L through 19 of the Xj Register or the P Register, shall be transferred to the corresponding 4-bit positions of the Ak Register.

2.2.4.5 Copy to Xk Right from Xj Right

This instruction shall transfer the 32-bit halfword initially contained in Register Xj Right to the 32-bit positions, 32 | through b3, of Register Xk Right. The initial contents of Register Xk Left shall not be changed. Address Arithmetic

The instructions within this subgroup shall provide the means

DOCUMENT		SECTION	· ·	· · · · · · · · · · · · · · · · · · ·
NCR		CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEMS LA	DATE Sept. 30, 1974	May 31, 1974	
APPROVED	APPROVED	APPROVED	PAGE 50	50

for accomplishing address arithmetic to the extent defined by the following instruction descriptions.

2.2.5.1 Copy A with Displacement

Address {Ak} replaced by {Aj} plus @ 054 jk@

This instruction shall transfer the leftmost 1b bits initially contained in bit positions 1b through 3L of Register Aj to the corresponding 1b-bit positions of Register Ak. In addition, the 1b-bit & field from the instruction, expanded to 32-bits by means of sign extension, shall be added to the rightmost 32 bits initially contained in bit positions 32 through b3 of Register Aj and the 32-bit sum shall be transferred to the corresponding rightmost 32-bit positions of Register Ak.

#### 2.2.5.2 | Copy P with Indexing and Displacement

Address {Ak} replaced by {P} plus 2\* {Xj} Right plus 2\*@ 055 jk@

This instruction shall transfer the leftmost 15 bits contained in bit positions 15 through 31 of the P Register to the corresponding 15-bit positions of the Ak Register. In addition, the 15-bit & field from the instruction shall be expanded to 31 bits by means of sign extension, these 31 bits shall be shifted left one bit position with a zero inserted on the right, and this 32-bit shifted result shall be added to the rightmost 32 bits obtained from the P Register. This 32-bit sum shall be added to the rightmost 32-bit soltained from Register Xj Right, shifted left one bit position with a zero inserted on the right, and the final result shall be transferred to the rightmost 32-bit positions, 32 through 63, of Register Ak. In this context, the contents of Register XD shall be interpreted as consisting entirely of zeros.

## 2.2.5.3 A Indexed

Address {Ak} replaced by {Ak} plus {Xj} Right

- This instruction shall add the 32-bits contained in Register Xj Right to the rightmost 32-bits initially contained in bit positions 32 through 63 of Register Ak and shall return the 32-bit sum to the rightmost 32-bit positions of Register Ak.
- 2.2.6 Enter

The instructions within this subgroup shall provide the means

DOCUMENT		5	SECTION					
NCR		1	CONTROL DATA	FILE	THIS		REF	PLACES
ADVAN	ICED SYSTEM	IS LABO	RATORY	DATE Feb•	58° J	775	May 31	ւ 1974
APPROVED	APPROVED	NCR	APPROVED	PAGE	51			51

for entering immediate operands, {consisting of logical quantities or signed, two's complement binary integers}, into the X Registers to the extent defined by the following instruction descriptions.

#### 2.2.6.1 Enter j

- a. Enter Xk Right with plus j 057 jk
- b. Enter Xk Right with minus j D58 jk

Operation. These instructions shall expand the 4-bit j field from the instruction to 32-bits by extending 28 zeros on the left and shall transfer this 32-bit result or the two's complement of this 32-bit result, as determined by the operation code, to the 32-bit positions, 32 through 63, of Register Xk Right.

#### 2.2.6.2 Enter Q

Enter Xk Right with sign extended @ 059 jk@

This instruction shall expand the Lb-bit  $\varrho$  field from the instruction to 32-bits by means of sign extension and shall transfer this 32-bit result to the 32-bit positions. 32 through L3. of Register Xk Right.

2.2.6.3 Enter jk

Enter XD Right with logical jk ПБП jk

This instruction shall transfer the 4-bit k field from the instruction to bit positions LD through L3 of Register XD Right, shall transfer the 4-bit j field from the instruction to bit positions 55 through 59 of Register XD Right, and shall clear the leftmost 24 bit positions, 32 through 55 of Register XD Right.

2.2.6.4 Enter signs

Enter Xk Left with signs per j DLl jk

The value of the rightmost 2-bits of the j field from the instruction shall be translated as follows:



DOCUMENT		SI	ECTION		
				THIS	REPLACES
NC	R		CONTROL DATA	FILE	
	ADVANCED SYSTE	MS LABO	RATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED	NCR	PPROVED CDC	PAGE 52	52

- b. When the 4-bit j field from this instruction is equal to 1, the 32-bit positions OD through 31, of Register Xk Left shall be set.
- c. When the 4-bit j field from this instruction is equal to 2, the sign bit in position 32 of Register Xk Right shall be transferred to all 32-bit positions, 00 through 31 of Register Xk Left.
- d. When the 4-bit j field from this instruction is equal to 3 through F fhex}, the execution of this instruction shall result in no operation.

## 2.2.7 Shift

The instructions within this subgroup shall provide the means for shifting the initial contents of the Xj Register and transferring the result to the Xk Register, to the extent defined by the following instructions.

All of the instructions within this subgroup shall derive the computed shift count in the following manner: The 12-bit D field from these instructions shall be expanded to 32-bits by means of sign extension, these 32-bits shall be added to the 32-bits initially obtained from Register Xi Right and this 32-bit sum shall represent the computed shift count. In this context the contents of Register XD Right shall be interpreted as consisting entirely of zeros.

The instructions within this subgroup shall interpret the computed shift count as follows: The sign bit in the leftmost position of the 32-bit computed shift count shall determine the direction of the shift. When the computed shift count is positive, fsign bit of zero, these instructions shall left shift, with the number of bit positions to be shifted determined by the value of the computed shift count in its rightmost 5-bit and b-bit positions for 32-bit and b4-bit operands, respectively. When the computed shift count is negative. (sign bit of one), these instructions shall right shift, with the number of bit positions to be shifted determined by the two's complement of the computed shift count in its rightmost 5-bit and b-bit positions for 32-bit and b4-bit operands, respectively.

When these interpretations of the computed shift count result in an actual shift count of zero, the associated instructions shall transfer the initial contents of the Xj Register to the Xk Register and no shifting shall be performed.

2.2.7.1 | Shift {Xj} to Xk, Circular

NGS//GUG PISIMATE

Shift {Xj} to Xk Circular, Direction and Count per {Xi} Right plus D D62 jkiD

DOCUMENT			·····	SECTION						
NC	R	······································		CONTR	ol data	FILE	THIS		REPL	ACES
	ADVAN	CED SYSTEI	IS LAB	ORATORY		DATE Sept.	30,	1974	May 31.	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	53		53	

This instruction shall shift the L4-bit word initially contained in Register Xj, with the direction and number of bit positions to be shifted determined by the computed shift count, and shall transfer the result to Register Xk. The computed shift count shall be derived and interpreted in the manner described in Paragraph 2.2.7 of this specification.

This instruction shall shift circularly such that bits shifted out one end of the L4-bit word shall be transferred into bit positions which become unoccupied at the opposite end of the L4-bit word as a result of the shift.

#### 2.2.7.2 ] Shift {Xj} to Xk, End-off

- a. Shift {Xj} to Xk, Direction and Count per {Xi} Right plus D Db3 jkiD
- b. Shift {Xj} Right to Xk Right, Direction and Count per {Xi} Right plus D Ob4 jkiD

Operation: These instructions shall shift the b4-bit word initially contained in Register Xj or the 32-bit half word contained in Register Xj Right, as determined by the operation code, and shall transfer the result to Register Xk or Register Xk Right as correspondingly determined by the operation code. The direction and number of bit positions to be shifted shall be determined by the computed shift count. The computed shift count shall be derived and interpreted in the manner described in Paragraph 2.2.7 of this specification.

Right Shift: Right shifts shall be performed end-off on the right and sign extended on the left. Thus, bits shifted out of the rightmost bit position shall be lost and the leftmost bit position, which would otherwise become unoccupied for each bit position shifted, shall be left unchanged.

Left Shift: Left shifts shall be performed end-off on the left with zeros inserted on the right. Thus, bits shifted out of the leftmost bit position shall be lost and the rightmost bit position, which becomes unoccupied for each bit position shifted, shall be cleared.

2.2.8 Logical

The instructions within this subgroup shall provide the means for performing Boolean operations on the L4-bit words contained in the X Registers to the extent defined by the following instruction descriptions.



DOCUMENT		SECTION		
NCR		CONTROL DATA	THIS FILE	REPLACES
ADVAN	CED SYSTEMS LA	BORATORY	DATE May 31, 1974	÷
APPROVED	APPROVED	APPROVED R CDC	PAGE 54	

2.2.8.1 Logical Sum, Difference, and Product

- a• Logical Sum• £Xk} replaced by £Xk} OR £Xj} DLS jk
- b. Logical Difference, {Xk} replaced by {Xk} EOR {Xj} DLL jk
- c. Logical Product, {Xk} replaced by {Xk} AND {Xj} DL7 jk

These instructions shall perform a logical operation between the L4-bit word initially contained in the Xj Register and the L4-bit word initially contained in the Xk Register and shall return the L4-bit Boolean result to the Xk Register.

The logical operations performed by these instructions shall consist of a logical sum  $\{0R\}$  a logical difference  $\{E0R\}$  or a logical product  $\{AND\}$ , as determined by the operation code, and accomplished according to the following truth tables.

0R:	0077	E0R:	0011		AND:	0011
	0101		0101	•		0101
	0111		0110			0001

2.2.8.2 Logical Complement

Logical Complement, {Xk} replaced by {Xj} NOT DLA jk

This instruction shall transfer the one's complement of the L4-bit word initially contained in the Xj Register to the L4bit positions of the Xk Register.

Conceptually, taking the one's complement of a L4-bit word shall be accomplished by subtracting it, bit-for-bit, from a L4-bit word consisting entirely of one bits.

0ne's	Complement	Truth	Table;	l's	:	7777	
				{Xj}	:	0110	
				{Xk}	:	1001	

## 2.2.8.3 Logical Inhibit

Logical Inhibit, {Xk} replaced by {Xk} AND {Xj} NOT DL9 jk



DOCUMENT			SECTION		
Mar	3		CONTROL DATA	THIS	REPLACES
AD	<b>3</b> VANCED SYSTE	MS LABO	DRATORY	DATE Sente 30, 1974	21 - May 1924
APPROVED	APPROVED	NCP		PAGE 55	55 55

This instruction shall perform a logical product between the one's complement of the L4-bit word initially contained in the Xi register and the L4-bit word initially contained in the Xk register and shall return the L4-bit Boolean result to the Xk register.

The truth tables for the logical product and one's complement operations are provided in Subparagraphs 2.2.8.1 and 2.2.8.2, respectively, of this specification.

## 2.2.9 Register Bit String

The instructions within this subgroup shall provide the means for addressing a contiguous string [field] of bits, beginning and ending independently with any bit positions within a 64-bit word.

For each of the instructions in this subgroup, the bit strings shall be addressed by means of a L2-bit field referred to as a bit string descriptor. Any field of bits, including the field constituting a bit field descriptor, shall be numbered from left to right, with the leftmost bit numbered OD. The six-bit subfield in bit positions OD through OS of a bit string descriptor shall designate the beginning, or leftmost, bit position within a L4-bit word. The L-bit subfield in bit positions OL through L1 of the bit string descriptor is a length designator that is interpreted as designating one less than the length {in bits} of a bit string within a L4-bit word.



For all instructions within this subgroup, indexing shall be carried out as follows: the bit string descriptor obtained from the D field of the instruction shall be zero-extended on the left to 32 bits and then added, without overflow detection, to the contents of register Xi Right in this context, the contents of register XD shall be interpreted as all zeroes; the rightmost L2 bits of the result shall then be interpreted as



a bit string descriptor in the manner described above. For each of the instructions in this subgroup, when, after indexing, the sum of the "Leftmost Position Designator" and the "Length Designator" is greater than L3 [decimal] an Instruction Specification error shall be detected, the execution of the associated instruction shall be inhibited and the corresponding program interruption shall occur.

DOCUMENT		SECT	ION		
NCR			CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEM	DATE Sept. 30, 1974	4 31 Maya 1974		
APPROVED	APPROVED	NCR	OVED	PAGE 56	56

2.2.9.1 | Isolate Bit Mask

Isolate Bit Mask into Xk per {Xi} Right plus D 070 jkiD

This instruction shall generate, in Xk, a bit mask consisting of a field of contiguous one bits whose leftmost and rightmost bit positions are determined by the bit field descriptor calculated and interpreted as specified in subparagraph 2.2.9. All bit positions to the left of the leftmost bit position and all bit positions to the right of the rightmost bit position fleftmost bit position plus length designator}, if any, shall consist of zeroes.

## 2.2.9.2 | Isolate to Xk

Isolate into Xk from Xj per {Xi} Right plus D D71 jkiD

This instruction shall obtain a field of contiguous bits from the initial contents of the Xj register, shall clear all 64 bit positions of the Xk register, and shall then transfer that field of contiguous bits, right justified, into the Xk register. The leftmost and rightmost bit positions of the field obtained from the Xj register shall be defined by the bit field descriptor calculated and interpreted as specified in subparagraph 2.2.9.

2.2.9.3 | Insert into Xk

Insert into Xk from Xj per {Xi} Right plus D 072 jkiD

This instruction shall transfer a field of contiguous bits, initially contained right justified in the Xj register, to a field of contiguous bit positions in the Xk register. The length of the bit string obtained from the Xj register, and the leftmost and rightmost bit positions of the Xk register shall be defined by the bit string descriptor calculated and interpreted as specified in paragraph 2.2.9. All bit positions to the left of the leftmost bit position, and all bit positions to the right of the rightmost bit position of the Xk register, if any, shall be left unchanged.

DOCUMENT REPLACES THIS NCR CONTROL DATA DATE ADVANCED SYSTEMS LABORATORY Dec. 9, 1974 Feb. 28, 1975 APPROVED APPROVED APPROVED PAGE 57 57 ASL NCR CDC

#### 2.2.10 Move, Compare and Logical

The instructions in this sub-group shall provide the means for accomplishing memory-to-memory move, comparison and logical operations on variable-length byte fields, referred to as source and destination fields.

The leftmost byte addresses of the source and destination fields shall be designated by the PVA's contained in Registers Aj and Ak, respectively. The lengths of the source and destination fields shall be designated by the 32-bit halfwords contained in Registers XD Right and XL Right, respectively.

The source and destination fields shall be processed from left to right. For the reading of each byte associated with the source field, the BN field contained in Register Aj shall be incremented by one and the 32-bit halfword contained in Register XD Right shall be decremented by one. For the processing, reading and/or writing, of each byte associated with the destination field, the BN field contained in Register Ak shall be incremented by one and the 32-bit halfword contained in Register XL Right shall be decremented by one.

Whenever either field has been exhausted, i.e., its length has been decremented to zero, increment and decrement operations on the contents of its associated A and X Registers, respectively, shall be inhibited.

For the purpose of establishing operand access validation in virtual addressing mode, each central memory operand access type shall be a read access with respect to bytes read from the source and destination fields and a write access with respect to bytes stored into the destination field.

For each of these instructions, when the initial contents of Register XD Right or Xl Right are negative {bit 32 equal to a one}, an Instruction Specification error shall be recorded, the execution of the associated instruction shall be inhibited, and the corresponding program interruption shall occur.

a. Move

Move Bytes Direct, {Ak} replaced by {Aj} per XO and Xl. 073jk

Move and Complement Bytes Direct, {Ak} replaced by {Aj} per XD and XL. 153jk

These instructions shall move from 0 to 256 bytes from a source field in central memory to a destination field in central memory.

FILL un complemented



JC			1							
	P			CONTRO	L DATA FILE	ТНІ	S	R	EPLA	ACES
	ADVANCE	D SYSTEN	IS LABOR	ATORY	DATION	E 24.	1975	Dec.	9.	1974
PROVED	ASL	PROVED	NCR	ROVED	CDC	بور دو دو			58	
	Each byt field ur operatic describe of this	ce from t nchanged on code. ed in the specific	he sourc or one' The bit truth t ation.	e field s comple -for-bi able co	shall b emented t one's ntained	e move as de comple in sub	d to the termined ment op paragra	e dest d by t eratio ph 2.2	ina he n i	ation 2
	When the positior as requi	e source ns 24 thr ired to c	field ha ough 31 omplete	s been o of Regis the Move	exhauste ster XO ⊇ operat	dı a f Left s ion.	ill byt hall be	e from used	ı bi as	t often
5	When the destinat Xl Left	Move op ion fiel shall be	eration dı the 3 cleared	termina 2-bit po	tes as a ositions	resul , OD t	t of ex hrough	hausti 31, of	ng Re	the gister
	When the of 256 b tinatior shall be	e Move op oytes in fielda e set in	eration the des the 32-b all 32-þ	termination tination it halfu it posit	tes as a n field word con tions <sub>n</sub> D	resul withou tained O thro	t of sto t exhau: in Reg ugh 31.	oring sting ister	a m the Xl	aximum des- Left
b.	Compare 144jk	Bytes Di	rectı {A	j} to {/	Ak} per	XD and	Xl			
	This ins field ir the dest from lef signed	struction central ination t to rig binary v	shall c memory field in ht, byte alue.	compare a to a max centra -by-byto	a maximu kimum of l memory e, with	m of 2 256 c • The each b	56 byte: orrespo compar yte tre	s from nding ison s ated a	h th byt shal is a	ne source ces from 1 occur an un-
	When the bit posi often as field ha	e lengths itions 24 s require aving the	of the through d, to co shorter	two fie 31 of 1 ntinue length	lds are Register the comp has bee	unequa XO Le arison n exha	l₁ a fi ft shal operat usted.	ll-byt l be u ion af	e f Isec ter	rom 1- as the
	When the correspo destinat positior shall be subparag destinat	e operati onding by tion fiel ns, OO th e transfe graph 2.2 tion fiel	on termi tesı as dsı Regi rough 31 rred to 0.2.10 of ds analo	nates as individu ster X1 a and th Register this s ogous to	s a resu ually as Left sh he resul r Xl Rig pecifica the Xj	lt of sociat all be ts of ht in tion and Xk	inequal ed with cleare the une the man {with t Regist	ity be the s d in a qual c ner de he sou ersŋ r	etwe sour all comp scr urce resp	en two rce and 32 bit parison ribed in and pectively:
and state of the second second	When bot occurrer 32-bit p	th the so nce of in positions	urce and equality	l destin n Regis	ation fi ter Xl L	elds a eft sh	re exha all be	usted cleare	wit ed i	thout the in all
	When a m occurrer Register 31.	naximum c nce of in r XL Left	of 256 co equality shall b	omparison and wi be set in	ns have thout ex n all 32	been p hausti -bit p	erforme ng both osition	dı wit field sı OO	chou i l∉ thr	ut the engths rough
	ភា ភាពិ	เลกกกกระ								

DOCUMENT		SECTION			. ]
NCR		CONTROL DATA	FILE	THIS	REPLACES
ADVAN	CED SYSTEMS LAB	DATE Feb.	28, 1975	Dec. 9, 1974	
APPROVED ASL	APPROVED	APPROVED	PAGE	58.1	58.1

When the initial contents of both Register XD Right and Register XL Right consist entirely of zeroes. Register XL Left shall be cleared in all 32-bit positions and no comparisons shall be performed.

c. Logical

Logical Sum, {Ak} replaced by {Ak} 0R {Aj} per XD and Xl l5ljk

Logical Difference, [Ak] replaced by [Ak] EOR [Aj] per XD and XL 152jk

Logical Product, [Ak] replaced by [Ak] AND [Aj] per XO and XL 15Djk

Each of these instructions shall perform a logical operation between a maximum of 25L bytes from the source field in central memory and a maximum of 25L corresponding bytes from the destination field in central memory. The logical operation shall consist of a Logical Sum, {OR}, Logical Difference {EOR}, or Logical Product {AND} as determined by the operation code. The bit-for-bit OR, EOR, and AND are defined by the truth tables contained in subparagraph 2.2.8.1 of this specification.

For each of these instructions, when the source field is exhausted, a f<u>ill-byte from bit positions</u> 24 through 31 of Register XO Left, shall be used, as often as required, to complete the logical operation.

When these logical operations terminate as a result of exhausting the destination field, the 32-bit positions OD through 31, of Register X1 Left shall be cleared.

When these logical operations terminate as a result of storing 25b bytes in the destination field without exhausting the destination field, the 32-bit halfword in Register X1 Left shall be set in all 32-bit positions, DD through 31.

For each of these instructions, when the source field is to the left of the destination field and the fields overlap, the results of the logical operation shall be undefined.

NovaLiDITY CHECK.

DOCUMENT			SECTION								
				CONT			THIS	5	RE	PLACE	S
NCR		CONTROL DATA		FILE							
	ADVANO	CED SYSTE	MS LAB	DRATORY		DATE Feb.	28,	1975	Sept.	30,	197
APPROVED		APPROVED		APPROVED		PAGE					
	ASL		NCR		CDC	1 1	58.83		1 5	0, C	

## 2.2.11 Mark to Boolean

Set Xk Right per j and {XL} Right

145 jk

This instruction shall test the two bits initially contained in the rightmost two bit positions, b2 and b3, of Register X1 Right according to the 4-bit j field from the instruction. When the value of the two rightmost bits initially contained in Register X1 Right is equal to any of the one or more values specified by the instruction's j field, Register Xk Right shall be cleared in bit positions 32 through b2 and shall be set in bit position b3. When the value of the two rightmost bits initially contained in Register X1 Right is not equal to any of the one or more values specified by the instruction's j field, Register Xk Right shall be cleared in all 32 bit positions, 32 through b3. The values of the j field and the rightmost two bits initially contained in Register XL Right shall be interpreted with respect to equality {EQ} as follows:

j	Bits 62	and 63 of X1 Right	- respectively	/•
	00	. 01	70	l'I
0000		Unconditional inec	uality	
0001				EQ
0010			EQ	
0011			EQ	EQ
0100		EQ		
0101		EQ		EQ
0110		EQ	EQ	
OIII		EQ	EQ	EQ
1000	EQ			
1001	EQ			EQ
1010	EQ		EQ	
TOTT	EQ		EQ	EQ
7700	EQ	EQ		
7707	EQ	EQ		EQ
7770	EQ	EQ	EQ	
1111		Unconditional Equa	lity	
···			<b>†</b>	1
4				



# 2.3 Business Data Processing Instructions

The general form of execution for the instructions in this group shall involve the utilization of a first data field in central memory, referred to as the "source," to modify replace, or compare with a second data field in central memory referred to as the "destination," Both the source and destination fields shall be individually described by means of independently designated Data Descriptors, with respect to the types of representation, sign and zone conventions, lengths and <u>relative</u> locations of the data fields. Each Data Descriptor, consisting of a 32-bit halfword or a 54-bit word, shall be obtained from an associated table in central memory referred to as a Data Descriptor Table, {DD/J}

# 2.3.1 General Description

The instructions in this group shall be further characterized by their exclusive use of the jk@/2 instruction format, interpreted as follows:



2.3.1.1 Operation Codes

A total of 31 operation codes shall be utilized by the instructions comprising the DDP Instruction group. These instructions are individually listed with their full names in Appendix A of this specification. For the purpose of this specification, the BDP Instruction group shall be further divided into six subgroups including "short" instruction names, as follows:

Note: /For the order of exception sensing for these instructions, as well as all other instructions, see paragraph 2.8.7 of this specification.



This instruction shall test the two bits initially contained in the rightmost two bit positions, 62 and 63, of Register X1 Right according to the 4-bit j field from the instruction. When the value of the two rightmost bits initially contained in Register X1 Right is equal to any of the one or more values specified by the instruction's j field, Register Xk Right shall be cleared in bit positions 32 through 62 and shall be set in bit position 63. When the value of the two rightmost bits initially contained in Register X1 Right is not equal to any of the one or more values specified by the instruction's j field, Register XK Right shall be cleared in all 32 bit positions, 32 through 63. The values of the j field and the rightmost two bits initially contained in Register X1 Right shall be interpreted with respect to equality [EQ] as follows:

j	/Bits 62	and 63 of X1 Right	respectively	/
. 1	00	, oí	10 /	11
_ 0000 /		Unconditional inec	quality /	
0001/			All and a second s	EQ
0010		1	EQ/	
0011		1	ΕQ	EQ /
0100		EQ		/
<b>\0101-</b>	1	EQ	All and a second se	EQ 🖌
0110		EQ	/ EQ	de la companya de la comp
0777	de la compañía	EQ 🌶	EQ	ÆQ
1000	EQ	/		/
1001	EQ	e sur		/ EQ
7070	/ EQ		EQ	1
1011	EQ		EQ	EQ
7700 X	EQ	EQ	ر مەرى	
1101 /	EQ	EQ	1	EQ
1110	EQ	/ EQ	EQ /	1
TTTT		Unconditional Equa	ality 🖌	
1		1	1	

Note: The four bits of j can be visualized as pointers which are associated ffrom left to right} with the four possible values {OD, OL, 10 and 11} of the tested bit-pair {bits b2 and b3 of Register X1 Right}. For example, if j = OLOL,/equality shall be detected when the value of the tested bit pair is OL or 11.



## 2.3 Business Data Processing Instructions

The general form of execution for the instructions in this group shall involve the utilization of a first data field in central memory, referred to as the "source," to modify, replace, or compare with a second data field in central memory referred to as the "destination." Both the source and destination fields shall be individually described by means of independently designated Data Descriptors, with respect to the types of representation, sign and zone conventions, lengths and <u>relative</u> locations of the data fields. Each Data Descriptor, consisting of a 32-bit halfword or a L4-bit word, shall be obtained from an associated table in central memory referred to as a Data Descriptor Table. {DDT}

## 2.3.1 General Description

The instructions in this group shall be further characterized by their exclusive use of the jk0/2 instruction format, interpreted as follows:



#### 2.3.1.1 Operation Codes

A total of 31 operation codes shall be utilized by the instructions comprising the BDP Instruction group. These instructions are individually listed with their full names in Appendix A of this specification. For the purpose of this specification, the BDP Instruction group shall be further divided into six subgroups, including "short" instruction names, as follows:

<u>Note:</u> For the order of exception sensing for these instructions, as well as all other instructions, see paragraph 2.8.7 of this specification.

DOCUMENT				SECTION							
NC	R			CONT	rol data	FILE	THIS			REPLA	ACES
	ADVAN	CED SYSTE	MS LAB	ORATORY		DATE Sent.	30, 1	.974	May	31,	1974
APPROVED	461	APPROVED	NCD	APPROVED	000	PAGE				ЪП	

Subgroup	Short Name (31)
BDP Numeric	Sum Difference Product Quotient Scale Scale Rounded Decimal Compare Numeric Move
Byte	Compare Compare Collated Scan While Non-Member Translate Move Bytes Edit
Descriptor -	Move Table Entry Increment by Table Entry Insert Extract Increment by X-Register Decrement by X-Register Calculate Subscript and Move
Logical	AND OR XOR NOT
Immediate Data	{ Move Immediate Data ? ? Compare Immediate Data ? Mayba Add Immediate Data
Register Load	Load A-Register Load X-Register

DOCUMENT			SECTION		- <u> </u>
MAD			CONTROL DATA	THIS	REPLACES
			in the second second		
ADV	NCED SYSTEM	IS LAB	ORATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED		APPROVED	PAGE	
ΑΑ	SL	NCR	CDC	1 67	6.0.0

## 2.3.1.2 Source Field Designators

Designators associated with source fields shall be interpreted from jk0/2 formatted instructions as follows:

The 1-bit jO field shall be interpreted in the zero state as designating Register A4, and in the one state as designating Register A5, with respect to specifying the A Register which contains the PVA corresponding to the first location in central memory of the Data Descriptor Table associated with the source field.

The A-bit 40 field shall be interpreted as a halfword item count with respect to designating a specific Data Descriptor in central memory as contained in the DDT associated with the source field. Thus, the A-bit 40 field shall be expanded to 30 bits by extending zeros on its left, these 30 bits shall be shifted left 2 bit positions with zeros inserted on the right, and the 32-bit shifted result shall be added to the rightmost 32 bits of the PVA obtained from Register A4 or Register A5, fas determined by j0, with respect to the formation of the central memory word or halfword address corresponding to the location of a specific Data Descriptor associated with the source field.

The 3-bit jl field, after concatenation to a one bit in the most significant position, shall be interpreted according to the resulting value. A through 15, as designating one of the eight A Registers, AB through AF, respectively, with respect to specifying the A Register which contains the PVA corresponding to the unmodified leftmost byte address {base} of the source field in central memory. See Figure 2.3-1.

2.3.1.3 Destination Field Designators

Designators associated with destination fields shall be interpreted from jk0/2 formatted instructions as follows:

The 1-bit kD field shall be interpreted in the zero state as designating Register A4, and in the one state as designating Register A5, with respect to specifying the A Register which contains the PVA corresponding to the first location in central memory of the Data Descriptor Table associated with the destination field.

NGR/GDG PRIVATE
DOCUMENT				SECTION							
NC	R			CONT	ROL DATA	FILE	THIS			REPLA	CES
	ADVANO	CED SYSTE	MS LAB	ORATORY		DATE Sept.	30,	1974	May	31,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	64			64	

2.3.2.2 Word DATA DESCRIPTOR.

NGR/GDG PHUANE

Data Descriptors where the F field is equal to L shall be 64bits in length, shall be located on any word boundary within a DDT and shall be formatted as follows:



Unless the PVA used to access a L4-bit word as a Data Descriptor  $_{O}$ -S (weed Bounders) is equal to  $O_1$  modulo  $B_1$  an (Address Specification) error shall be detected, the associated BDP instruction execution shall be inhibited and the corresponding program interruption shall take place.

Word Data Descriptors shall utilize the Lb-bit O field, in bit positions Lb through 3L as a byte item count to be applied as a signed offset [2's complement for negative offset] to the leftmost byte address (base) of the associated source or destination field in a manner identical to that previously described for Halfword Data Descriptors. However, Word Data Descriptors shall also utilize the 32-bit B field, in bit positions 32 through L3 as a byte item count to be applied as a signed index (two's complement if negative), to the leftmost byte address (base) of the associated source or destination field. Thus, both the signed offset represented by the Lb-bit O field, and the signed index represented by the 32-bit B field, shall be added to the rightmost 32-bit positions of the PVA obtained from the A Register specified by jL+8, or the A Register specified by kL+8, with respect to the formation of the leftmost byte address of the source or destination field, respectively.

DOCUMENT SECTION REPLACES THIS CONTROL DATA FIL F DATE **ADVANCED SYSTEMS LABORATORY** Sept. 30, 1974 May 31, 1974 APPROVED APPROVED APPROVED PAGE ASL NCR 65 CDC 65

## 2.3.2.3 Field, D, T and L

The D<sub>1</sub> T<sub>1</sub> and L fields shall be identically interpreted for both Data Descriptor formats, as follows:

a. D Field: The D field is a reserved field consisting of 2 bits in positions OL and O2 of the Data Descriptor.



-							
DOCUMENT				SECTION			
				CONTROL DATA		THIS	REPLACES
				CUNIRUL DATA	FILE		
				and the second			`
	ADVANO	ED SVOTE			DATE		
-			MJ LAD	UNAIUNI	Dec.	9 <sub>7</sub> 1974	Sept. 30, 1974
APPROVED		APPROVED		APPROVED	PAGE		
	ASL		NCR	CDC	:	66	66

- b. T Field: The T field shall consist of 4 bits, in bit positions O3 through Ob of the Data Descriptor, and shall describe the type of data representation used in the associated source or destination field. The 1b values of the T field are assigned data type representations as follows:
  - O Packed Decimal No Sign
  - L Packed Decimal No Sign Leading Slack Digit
  - 72 Packed Decimal Signed
  - **V** 3 Packed Decimal Signed Leading Slack Digit
  - 4 Unpacked Decimal Unsigned
  - 5 Unpacked Decimal Trailing Sign Combined Hollerith
  - 6 Unpacked Decimal Trailing Sign Separate
  - 7 Unpacked Decimal Leading Sign Combined Hollerith
  - 8 Unpacked Decimal Leading Sign Separate
  - Alphanumeric
  - ∩∑10 Binary Unsigned
    - 11 Binary Signed
  - 12-15 Reserved

As determined by the operation code, source and destination field data types shall be restricted to only those combinations which are defined as valid within the instruction descriptions. The designation of invalid T field combinations within the associated Data Descriptors shall result in the detection of an Instruction Specification error, the instructions execution shall be inhibited and the corresponding program interruption shall occur. See 2.8.1.4.

DOCUMENT				SECTION					
				loatupat u	17.		THIS	REPLA	CES
LJ (S				CONTRUED		FILE			
	ADVANO	CED SYSTEM	AS LABO	ORATORY		DATE Dec.	9, 1974	Sept. 30-	197
APPROVED		APPROVED		APPROVED		PAGE			
	ASL		NCR		CDC		67	67	

c. L Field: The L field shall consist of 9 bits, in bit positions 07 through 15, and shall describe the length of the associated source or destination field. The length shall be expressed in terms of bytes. Although the L field can contain larger values {maximum 511}, the length of a BDP operand shall be restricted to a smaller value according to the operand data type. These inclusive limits are the following:

19 bytes for Packed Decimal {types 0 through 3};

8X (38 bytes for Unpacked Decimal {types 4 through 8} 🛒 (A) bytes for Binary {types 10 and 11}; 256 bytes for Alphanumeric {type 9}.

When any L field exceeds the specified maximum associated with a given data type, an Instruction Specification error shall be detected the execution of that instruction shall be inhibited and the corresponding program interruption shall occur. See 2.8.1.4.

### 2.3.2.4 Overlap

The execution of BDP Instructions shall be undefined, with respect to the generated results, for every case in which the source and destination fields overlap and are not coincident in their leftmost and rightmost byte positions.

2.3.2.5 Data and Sign Conventions

With respect to numeric data and sign conventions, interpretation shall be performed according to Type {T} where applicable, for characters {C}, Digits {D} and Signs {S}, using hexadecimal notation, as follows:

Note: Data field examples are illustrated as three byte fields.





					Δ	THIS	REPL	ACES
CR				JONTINUL DAI	FILE			
ADVAN	CED SYSTE	MS LA	BORATO	RY	DATE Sept.	30, 1974	May 31	, 1974
ED	APPROVED		APPROVED	D	PAGE	т <u>п</u>	1.0	
ASI	·L	NC	R	CD				
a. Type	D: Packed	d Deci	mal No	Sign				
D		D	D		D	D	D	-
D: H Note deci b∙ Type	ex{O} thro : This for mal number l: Packec	nugh ha rmat co r d Decin	ex{9}; orrespo mal No	Decima: onds to a Sign Sla	l O thr an even ack Digi	ough 91 re number of t	espectivel digits i	ly. n the
	]	D	D		D	D	D	
D: H D: H Note	ex{0}; Dec ex{0} thro ; This for	cimal bugh ho rmat cu	0 ex{9};	Decima:	1 0 thr	ough 🕤 re	espective]	ly₀ the
D: H D: H Note deci c. Type	ex{D}; De ex{D} thro : This for mal number 2: Packec	cimal bugh ho mat co ' J Decin	0 ex{9} i orrespo mal Sig	Decima onds to a oned	1 O thr	ough ዓ <sub>ካ</sub> re number of	espective] digits in	ly. the SDS
D: H D: H Note deci c. Type	ex{O}; Ded ex{O} thro : This for mal number 2: Packed	cimal bugh h rmat c r Decin	D ex{9}; orrespo mal Sig	Decima onds to a ned	1 D thr n odd r D	ough 5, re number of D	espective] digits in	ly. the ,SDS
D: H D: H Note deci c. Type D: H S: H H Note	ex{O}; Dec ex{O} thro : This for mal number 2: Packed : Packed b ex{O} thro ex{O} thro ex{A}, {B} ex{D} : ne : This for	cimal ough ho mat co D D D D D D D D D D D D D D D D D D D	D ex{9}; mal Sig D ex{9}; tE}; e.	Decima onds to a ned Decimal or {F} :	1 0 thr n odd r D 0 thro positi	ough 9, re number of 	espectivel digits in <u>Spectively</u> is pref digits in	ly. the SDS 
D: H D: H Note deci c. Type D: H S: H H Note deci	ex{O}; Ded ex{O} thro : This for mal number 2: Packed ex{O} thro ex{O} thro ex{O} : ne : This for mal number	cimal bugh h mat c d Decin D bugh h t fCP egativ mat c	D ex{9;; mal Sig D ex{9;; , {E}; e. orrespo	Decima onds to a pned Decimal or {F} :	1 0 thr n odd r D thro positi	ough 9, re number of D ugh 9, res lve (hex(C number of	espectivel digits in <u>spectively</u> is pref digits in	ly. the SDS 
D: H D: H Note deci c. Type D: H S: H H Note deci d: Type	ex{D}; Ded ex{D} thro : This for mal number 2: Packed ex{D} thro ex{D} : ne : This for mal number 3: Packed	cimal bugh hu mat co i Decin D bugh hu f (C) egativ mat co i Decin	D ex{9}; mal Sig <u>D</u> ex{9}; tE}; orrespo mal Sig	Decima nds to a ned Decimal or {F} : onds to a ned Slac	1 D thr n odd r D thro positi n odd r ck Digit	ough 9, re number of D ugh 9, res lve {hex{C number of	espective] digits in <u>spectively</u> is pref digits in	ly. the SDS erred the SD <sup>S</sup>
D: H D: H Note deci c. Type D: H S: H H S: H H H deci d: Type	ex{D}; Ded ex{D} thro : This for mal number 2: Packed ex{D} thro ex{D} thro ex{D} : ne : This for mal number 3: Packed	cimal bugh h mat co d Decin bugh h f {C} egativ mat co d Decin D	D ex{9}; mal Sig mal Sig ex{9}; tE}; orrespo mal Sig	Decima nds to a ned Decimal or {F} : onds to a nds to a	1 D thr n odd r D thro positi n odd r k Digit	ough 9, re number of ugh 9, res ive thextC number of t	espective] digits in <u>spectively</u> digits in <u>c</u> S	the SDS erred the
D: H D: H Note deci c. Type D: H S: H H Note deci d: Type d: Type C: H D: H S: H H S: H H	ex{D}; Dec ex{D} thro : This for mal number 2: Packed ex{D} thro ex{D} : ne : This for mal number 3: Packed d ex{D}; Dec ex{D}; Dec ex{D}; ne ex{D}; ne	cimal mat co d Decin D bugh ho to fCl egative mat co d Decin D cimal hough ho to fCl egative	D ex{9}; mal Sig mal Sig ex{9}; tE}; orrespo mal Sig ex{9}; , tE; e.	Decimal onds to a pecimal or {F} : onds to a gned Slac Decimal or {F} :	1 D thro n odd r D thro positi an odd r k Digit D thro positi	ough 9, re number of ugh 9, res ive thextC number of t ugh 9, res ive thextC	espectivel digits in spectively digits in digits in c spectively f is pref	the SDS erred the SD <sup>S</sup>

NGR/GDG PRIVATE

COMENT			SECTION		· .	
			CONT		THIS	REPLACES
J C	K			FILE		
	ADVANCE	D SYSTEMS	LABORATORY	DATE Sept	. 30, 1974	May 31, 1974
PROVED	ASL	PROVED	NCR	CDC	69	69
e.	Туре 4:	Unpacked	Decimal Unsi	gned		2
		D		D	D	
f.	D: ASCII hext3 Type 5:	character 9}, respec Unpacked	O through 9 tively. Decimal Trai	represent lina Sian	ed by hex[30] Combined Holl	} through
i.		•				~ CHC
1	$\square$	D 1		D	C C	
	D: ASCII hex13	character 9}, respec	0 through 9 tively;	represent	ed by hex{30:	through
	C: An AS	CII charac	ter decoded a	as follows	:	·
i t	IIJZA IIJZA	l through <u>A</u> through	9 {hex{31} { <u>I</u> { <u>hex{41}</u> {	through he through <u>he</u>	x{37}} eit <u>x{47}</u> } +l 1	ter represents through +9
	AZCII	J through	R {hex{4A} and hex{5D}	through he through he	x{4F} repr x{52}} -1 t	resents Chrough -9
	ASCII	<u>{</u> ıDı& { <u>h</u>	<u>ex{7B}</u> hex{	30], hex[2	6}} repr	resents +O
	ASCII	<u>},-</u> { <u>h</u>	<u>ex[7]</u> hex[	5D}}	repr	resents -0
	Note: Th	e underlin	ed characters	and code:	s are the pre	eferred ones.
g.	Туре Ь:	Unpacked 3	Decimal Trail	ling Sign S	Separate	~ D DSS
		D		D	2	
	D: ASCII hex{3	character ]}, respect	0 through 9 tively.	represente	ed by hex{30}	through
and the state of the	Z: ASCII ASCII	character chàracter	+ {hex{2B}} - {hex{2D}}	: positive : negative	e sign: e sign.	
h.	Type 7:	Unpacked 1	)ecimal Leadi	ng Sign Co	ombined Holle	rith.
1				-		

NGR/GDG PRIVATE

DOCUMENT			SECTION			
NC	R		CONTROL DÀTA	FILE	THIS	REPLACES
	ADVANO	CED SYSTEMS LA	BORATORY	DATE Dec∙	9. 1974	Sept. 30, 19
APPROVED	ASL	APPROVED	APPROVED R CDC	PAGE	70	70

i. Type &: Unpacked Decimal Leading Sign Separate

C D D

D and S have the same meaning as for type L in subparagraph g.

j. Type 9: Alphanumeric

С С,

C: Any ASCII character code.

k. Type 10: Binary Unsigned

The field defined by the number of bytes contains the positive binary value of the operand.

1. Type 11: Binary Signed

The field defined by the number of bytes contains the signed binary value of the operand, negative values being represented in the 2's complement form.

2.3.3 BDP Numeric

The instructions in this subgroup shall provide the means for performing arithmetic, shift, conversion and comparison operations for byte fields in central memory consisting of numeric decimal data.

Unless the length, type and format fields within the Data Descriptors associated with the source and destination fields, conform to the restrictions defined within the following instruction descriptions, the detection of a Length. Type or Data Descriptor Specification error shall result in an Instruction Specification Error condition, the execution of the associated instruction shall be inhibited and the corresponding program interruption shall occur.

DOCUMENT			SECTION		
NG	•		CONTROL	THIS	REPLACES
A 1	DVANC	ED SYSTEMS LAB	ORATORY	DATE Dec. קי 1974	Sept. 30, 1974
APPROVED	ASL	APPROVED	APPROVED	PAGE 71	71



OVERFLOW

B

When invalid decimal data is encountered in the course of executing one of the following instructions, an Invalid BDP Data condition shall be detected and upon completion of the associated instruction execution, the corresponding program interruption shall occur, if enabled.

When the results from a decimal operation exceed the capacity of the designated destination field such that significant digits are not stored into central memory. fi.e., leftmost nonzero digits are truncated. a <u>Decimal Significance Loss shall</u> be detected and upon completion of the associated instruction's execution, the corresponding program interruption shall occur, if enabled.

Leading zeros shall be supplied and leading digits shall be truncated with respect to accommodating unequal source and destination field lengths. Thus, conceptually, these instructions shall process the data fields from right to left.

Note that these conventions shall cover the end cases for numeric operands of length equal to 1 for all numeric data types. For instance, a Move Numeric from a type 5 operand to a type 3 or type 5 operand of length 1 would amount to an extraction of the source field sign.

A source BDP operand of numeric type 10 through DB, 10 and 11) and of length zero, shall be interpreted as the value zero.

A destination BDP operand of length zero shall transform the associated instruction into a no-op. However, exception sensing for the source field shall occur normally, including the testing for a (Decimal Significance) Loss condition, provided the source field does not also have a length of zero.

Note: The representations for zero zones and signs shall be normally determined by interpreting the T field from the Data Descriptor associated with the destination field.

Division by zero shall not be allowed to the extent that the destination field in central memory shall not be changed and a Divide Fault condition shall be detected.

Minus zero shall be considered equivalent to plus zero by all the instructions in this subgroup, with respect to decimal numeric data.



DOCUMENT				SECTION			·		. '		
NC	R			CONTR	ROL DATA	FILE	THI	s	R	EPLACE	S
	ADVANC	ED SYSTE	NS LAB	ORATORY		DATE Feb•	28,	1975	Sept.	30 r	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	72			72	

For the instructions in this subgroup. Inamely the Decimal instructions, as well as all the instructions contained in the BDP Instruction group. the term "D{Aj!" shall be used to denote "the contents of the source data fields," addressed by means of the components associated with the BDP instruction's j field designators. Similarly, the term "D{Ak!" shall be used to denote "the contents of the destination data field," addressed by means of the components associated with the BDP instruction's k field designators.

## 2.3.3.1 Arithmetic

- a. Decimal Sum, D{Ak} replaced by D{Ak} plus D{Aj} 074 jk@/2
- b. Decimal Difference, D{Ak} replaced by D{Ak} minus D{Aj} D75 jk@/2
- c. Decimal Product, D{Ak} replaced by D{Ak} times D{Aj} 076 jk@/2
- d. Decimal Quotient, D{Ak} replaced by D{Ak} divided by D{Aj} D77 jkQ/2

Operation: These instructions shall arithmetically modify the initial contents of the destination field in central memory, {treated as an augend, minuend, multiplicand or dividend as determined by the operation codel by the contents of the source field in central memory {treated as an addend, subtrahend, multiplier or divisor as determined by the operation codel and shall transfer the decimal result consisting of a sum, difference, product or quotient, as determined by the operation code, to the destination field in central memory.

Types:All Packed decimal types and all Unpacked decimal types, except for the Leading Sign formats, shall be freely allowed for decimal arithmetic; i.e., types D, L, 2, 3, 4, 5, 6, shall be compatible for these instructions.

Unpacked Decimal Leading Sign fboth conventions} shall not be supported in the decimal arithmetic. A Numeric Move instruction must be generated to format the operands of those types prior to their use in arithmetic operations.

Lengths: The maximum allowable lengths for the source and destination fields shall be determined according to their respective decimal data types as defined in subparagraph  $2 \cdot 3 \cdot 2 \cdot 3$  item  $c_1$  of this specification.



DOCUMENT				SECTION					
NC	R			CONTROL DATA	FILE	THIS		REPLAC	ES
	ADVANO	CED SYSTE	MS LAB	ORATORY	DATE Dec.	9, 1974	Sept	• 301	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	73		73	

Notes: Decimal operands shall be treated as integer values. Division by zero shall be illegal to the extent that such operations shall be treated as Divide Faults in the manner described in paragraph 2.3.3 of this specification.

The results from these instructions shall be algebraically signed unless they are equal to zero in their entirety, in which case their signs shall be made positive.

These instructions shall generate a result value in accordance with the type T of the destination field and the preferred sign convention for that given type.

## 2.3.3.2 Shift

The following instructions shall move the data initially contained in the source field to the destination field. Unless the 32-bit halfword contained in Register XD Right consists entirely of zeros in its rightmost 8-bit positions, these instructions shall also shift the data from the source field as it is moved to the destination field.

The 32-bit halfword contained in Register XD Right shall be interpreted as a signed binary integer providing a signed shift count. When this 32-bit halfword is positive, the direction of the shift shall be left with the number of decimal digit positions to be shifted determined by the value of the rightmost A bits, in bit positions 56 through 63, of Register XD Right. When this 32-bit halfword is negative, the direction of the shift shall be right with the number of decimal digit positions to be shifted determined by the value of the two's complement of the rightmost & bits, in bit positions 55 through L3, of Register XD Right. {Once the direction of the shift has been determined, bit positions 32 through 55 of the shift count shall be ignored? Thus, positive shift counts shall provide the means for multiplying the source data field by powers of 10, and negative shift counts shall provide the means for dividing the source data field by powers of ten, as the source data is moved to the destination field.

When non-zero digits are shifted left end-off, or truncated on the left, a Decimal Significance Loss condition shall be detected.

Shifting shall be accomplished end-off with zero fill on the appropriate end(s) as required to accommodate the <u>length</u> and <u>type</u> of the receiving field. (For example, when the destination field is longer than the source field, and the difference in field lengths is greater than the left shift count, such a scale instruction shall provide zero fill, to the extent required, on both the right <u>and</u> left ends of the destination field result.)

DOCUMENT				SECTION							
NC	R			CONTRO	L DATA	FILE	THI	S	1	REPL	ACES
	ADVANO	CED SYSTE	MS LABO	ORATORY		DATE Feb•	28 J	1975	Dec.	- - - -	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGÉ	74			74	

Types: All packed decimal types and all unpacked decimal types, except for the Leading sign formats, shall be freely allowed for decimal scale instructions, i.e., types D, L, 2, B, 4, 5, and 6 shall be freely compatible for these instructions.

Lengths: The maximum allowable lengths for the source and destination fields shall be determined according to their respective decimal data types as defined in subparagraph 2.3.2.3, item c, of this specification.

- Decimal Scale, D{Ak} replaced by D{Aj}, scaled per {XD} Right.
   D78 jk@/2
- b. Decimal Scale Rounded, D{Ak} replaced by rounded D{Aj}, scaled per [XD] Right.

079 jk@/2

Operation: These instructions shall move and scale, according to the contents of Register XD Right, the decimal data field initially contained in the source field to the destination field. They shall transfer the sign of the source field to the destination field without change, funless the results consist entirely of zeros in which case the sign of the destination field shall be made positive or unless the result would otherwise contain a non-preferred sign in which case the sign.

Scale Rounded: When specified by means of the operation coder rounding shall be performed for negatively signed scale factors by adding five to the last digit shifted end-off and propagating carries, if any, through the decimal result transferred to the destination field. Thus the absolute value shall be rounded upwards.

DOCUMENT				SECTION			
						THIS	REPLACES
NC	R			CONTROL DATA	FILE		
	ADVANO	ED SYSTE	NS LABO	ORATORY	DATE Feb•	28, 1975	Dec. 9, 1974
APPROVED		APPROVED		APPROVED	PAGE		
I .	ASL		NCR	CDC	1	75	75

# 2.3.3.3 Move DECIMPIL AND BINMA

Numeric Move, D{Ak} replaced by D{Aj} after formatting 092 jk0/2

This instruction shall format the number obtained from the source field and shall transfer the result to the destination field.

The source field shall be validated according to the T field from its associated descriptor; the source field shall be reformatted according to the T field from the data descriptor associated with the destination field and the result shall be transferred to the destination field.

The format of the different data types allowed in this instruction are described in subparagraph 2.3.2.5 of this document. The conversion and format operation shall be performed on any combination of fields of type 0 through 11. In this instruction, an operand of type 9 shall be handled exactly as an operand of type 4, including length restriction, zero-fill, and data validation conventions as well as right to left processing. If the source has a decimal data type and the destination a binary data type, a conversion from decimal to binary shall. be performed. In this case, the maximum length for the source shall be determined by the decimal data type: 19 bytes for Types 0 through 3, and 38 bytes for Types.4-thru 8; the maximum field length for the destination shall be 8 bytes. If the destination field is not long enough to accommodate the entire binary number, truncation of the leftmost bytes shall occur. If the destination field is longer than the result of the conversion, the sign bit shall be extended on the left.

If the source has a binary data type and the destination a decimal data type, a conversion from binary to decimal shall be performed. The length restrictions on the operands are the same as in the previous case. If the destination field is too Traubchic be truncated according to the destination's data type. If the receiving field is longer than the converted number. leading ZERO zeros shall be supplied in accordance with the decimal data type: full ACCII character zero thexiolit.

When truncation of binary data results in loss of significance or an improper sign, an Arithmetic Overflow condition shall be recorded. When truncation of decimal data results in loss of significance, a Decimal Loss of Significance condition shall be recorded.

NGR/GDG PRIMATE

DOCUMENT			SECTION			
NC	R			CONTROL DATA	THIS	REPLACES
	ADVAN	CED SYSTE	S LABORAT	DRY	DATE Feb.28. 1975	Dec.9. 1974
APPROVED	ASL	APPROVED	NCR	ED CDC	PAGE 76	76
	When shall types ficat shall resul of le chara	both opera be determ as define ion. be filled t either i ading zero cter zero	nds are dec ined accord d in subpar f from right n truncati s according (hex{3D})	imal, thei ling to the agraph 2.3 t to left. on of the 3 g to the do or digit zo	r maximum allo ir respective 8.2.3. item c. Unequal field Leading digits estination dat. ero {hex{D}}.	buable lengths decimal data of this speci- he destination d lengths shall or in insertion a type: ASCII
2.3.9.4	Compa	rison			Y	
,	Decim C	al Compare 183 jk@/2	⊇ D{Aj} to	D{Ak}₁ res	ult to X1 Righ	<b>t</b> •
	This tents tinat ter X	instructions of the solution field (1) of the solution field (1) of the solution of the soluti	on shall al ource field and shall cording to	gebraicall to the de transfer a the resul	y compare the cimal contents 32-bit halfwo ts of the comp	decimal con- of the des- rd to Regis- arison.

When the contents of the source and destination fields are equal, the entire 32-bit positions of Register XL Right shall be cleared.

When the contents of the source field are greater than the contents of the destination field. Register XL Right shall be cleared in the leftmost 3L bit positions. 32 through 62, and shall be set in the rightmost bit position. 63.

When the contents of the source field are less than the contents of the destination field, Register XL Right shall be set in all 32 bit positions.

Types: All Packed decimal types and all Unpacked decimal data types except for the Leading Sign formats, shall be freely allowed in comparisons, i.e., types 0, 1, 2, 3, 4, 5, 6 shall be compatible for this instruction.

Lengths: Lengths shall be confined to the same maximum values as for a Decimal Difference instruction. Unequal field lengths shall be accommodated by providing zero fill in the leftmost positions, as required, for the field having the shorter length. The maximum number of bytes occupied by each operand is a function of its data type and is specified in subparagraph 2-3-2-3, item c, of this specification, Note: As previously stated in 2-3-3, minus zero shall be interpreted as being equal to plus zero.



#### 2.3.4 Byte

The instructions in this subgroup shall provide the means for comparing, scanning, translating, moving, and editing byte fields in central memory to the extent defined by the following instruction descriptions.

These instructions shall utilize spaces for extending Alpha-| numeric {Type 9} fields, with the space being represented by hex {20}.

A source byte operand of length zero shall be functionally interpreted as a string of space characters {ASCII character: hex {2D}} for all the instructions in this subgroup.

A destination byte operand of length zero shall transform the associated instruction into a no-op. However, exception sensing for <u>non-zero length fields</u> shall occur normally, despite the destination field length of zero.

' Decimal Significance Loss shall not be detected for the in-S structions in this subgroup.

#### 2.3.4.1 Comparison

a. Byte Compare, D{Aj} to D{Ak}, result to Xl Right, index to XD Right

D&4 jkd/2 b. Byte Compare Collated D{Aj} to D{Ak}, both translated per\_{Ap}, result to XL Right, index to XD Right ( D&5 jkd/2

These instructions shall compare the bytes contained in the source field to the bytes contained in the destination field and shall transfer the results of that comparison to Register X1 Right.

The comparison shall proceed from left to right. When the field lengths are unequal trailing space characters shall be used for the field having the shorter length. The maximum length for each operand shall be 256 bytes.

These instructions shall ignore the Type field. Each byte from the source and destination field shall be treated as an A-bit quantity having an absolute value with respect to the comparison operation.





DOCUMENT		SECTION			• ;
NCR		CONTROL DATA	FILE	THIS	REPLACES
ADVAN	CED SYSTEMS LAB	ORATORY	DATE Feb•	28, 1975	Dec. 9, 1974
APPROVED	APPROVED	APPROVED	PAGE	78	78

The comparison shall continue until the longer field has been exhausted or until an "inequality" is detected between corresponding bytes from the source and destination fields according to the following definitions. For the Compare instruction, inequality between the bytes obtained directly from the source and destination fields shall result in the completion of the comparison. For the Collated Compare instruction inequality of the bytes obtained directly from the source and destination fields shall result in the translation of both bytes, by means of a translation table, and inequality of the translated bytes shall result in the completion of the comparison. When the translated bytes are equal, and the longer field has not been exhausted, comparison between the corresponding bytes obtained directly from the source and destination fields shall be resumed.

When every byte associated with the source field is equal to every corresponding byte associated with the destination field, fincluding the trailing space characters if anyl, the entire 32-bit positions of Register XL Right shall be cleared. When the first inequality between bytes occurs as a result of a byte associated with the source field having a greater value than the corresponding byte associated with the destination field, Register XL Right shall be cleared in the leftmost 31-bit positions, 32 through b2, and shall be set in the rightmost bit position, b3. When the first inequality between bytes occurs as a result of a byte associated with the source field having a value less than the corresponding byte associated with the destination field, Register XL Right shall be set in all 32-bit positions. In addition, the sequence number of the byte which caused the lst inequality will be placed in Register XD Right.

Translation Table: The translation table used for each occurrence of direct inequality during Collated Compare instructions, shall be addressed by means of Address Register A7.

Each byte shall be translated by using its value as a positive offset to be added to the beginning {leftmost} address of the Translation Table, as contained in Register A7, for the purpose of addressing the translated byte to be read from central memory.



2.3.4.2 | Byte Scan

Court sequence # - finde

Byte Scan While Non-Member, D{Ak} for presence bit in D{Aj}, index to XD Right, character to XL Right. D&L jk@/2

Operation: The operation shall proceed from left to right on the destination field addressed by D{Ak}. One character at a time shall be taken from this character string and used as a bit address into the string addressed by D{Aj}. The scan shall terminate if the bit thus addressed is ON or if the destination field has been exhausted; otherwise the next character in D{Ak} is considered.

Source Field: The type and length fields in D{Aj} shall be ignored. The operand addressed by D{Aj} shall be interpreted as a bit string consisting of 256 bits {32 bytes}.

Destination Field: The type field in D{Ak} shall be ignored. The operand addressed by D{Ak} shall be interpreted as a byte string, and restricted to no more than 25L characters.

The binary value of the sequence number in the string, of the byte which caused the scan to terminate shall be placed right justified into XD Right.

The binary value of the character itself which caused the scan to terminate shall be placed right justified into XL Right.

If the scan stops by exhaustion of the characters in the byte string, XD Right shall contain the length of the original byte string and X1 Right shall be set equal to -1.

Note: The function Byte Scan While Member can be performed by means of the Byte Scan While Non-Member if the bit string specifying the characters not allowed in the byte string has been previously logically negated.

Add the value of damed = Dartes to de lermine Bit address ( D(AG) at check for ones.

DOCUMENT			SECTION				
NCR			CONTROL DATA	FILE	THIS	REPLA	CES
ADV	ANCED SYSTE	MS LABO	ORATORY	DATE Feb. 201 1975		Sept. 30, 19	
APPROVED	APPROVED	NCR	APPROVED	PAGE	80	80	

2.3.4.3 Translate

Byte Translate, D{Ak} replaced by D{Aj}, translated per A7 D&& jk@/2

This instruction shall translate each byte contained in the source field, according to the translation table in central memory and shall transfer the results of the byte by byte translation to the destination field.

The translation table shall be addressed in a manner identical to that previously described for the Collated Compare instruction in subparagraph 2.3.4.1 of this specification.

The Type fields in the Data Descriptors associated with the source field and the destination field shall be ignored. Both operands shall be restricted to no more than 256 bytes.

The translation operation shall occur from left to right with each source byte used as a positive offset to be added to the beginning {leftmost byte} address of the translation table for the purpose of permitting each byte's translation. Translated bytes, thus obtained from the translation table, shall be transferred to the destination field. The translation operation shall terminate after the destination field length has been exhausted. When the source field length is greater than the destination field length, rightmost bytes from the source field shall be truncated, to the extent required, with respect to the translation operation. When the source field length is less than the destination field length, <u>translated</u> space characters shall be used to fill the rightmost byte positions of the destination field to the extent required.

## 2.3.4.4 Move

R//(GI)6 (PR//////15

This instruction shall provide the means for moving the bytes contained in the source field to the destination field. The type fields of the source and destination data descriptors shall be ignored and any combinations of the values 0 through 11 shall be allowed.



Move Bytes, D{Ak} replaced by D{Aj}.

089 jk@/2

This instruction shall move the bytes contained in the source field to the destination field. The operation shall be performed from left to right with unequal field lengths accommodated by the truncation of trailing characters from the source field or the insertion of trailing spaces into the destination field.

AK)





DOCUMENT		SECTION			
MAD	· · · · ·	CONTROL DATA		THIS	REPLACES
NBK			FILE		
ADVA	NCED SYSTEMS LAP	DATE			
			Dec.	<u>9, 1974</u>	Sept. 30, 1974
APPROVED	APPROVED	APPROVED	PAGE		
AS	L NC	R CDC		82	58

2.3.4.5 Edit

Edit, DfAk} replaced by DfAj} edited per MfA7}. D9l jk0/2

This instruction shall edit the digits or characters contained in the source field according to an edit mask in central memory and shall transfer the result to the destination field. The edit mask shall be addressed by the PVA contained in A7. The edit mask shall consist of a one byte length indication followed by a string of micro-operations.

The edit instruction shall terminate under control of the mask. If the destination field is filled before the end of the mask is encountered, then the writing of further characters beyond the destination field shall be disabled but the Edit shall proceed until the end of the mask is encountered; an Invalid BDP Data condition shall be recorded. If the Edit terminates before the destination field is filled, then any further characters in the destination field shall remain undisturbed and no exception conditions shall be detected for these circumstances.

Type: The Data Descriptor type fields shall be confined to the following:

Source

Destination

0,1,2,3,4,5,6,7,8,9

Special Conventions: The edit operation shall utilize the tables and toggles listed below.

a. Special Characters Table {SCT}: The SCT is an eight byte table that shall be initialized by the machine at the start of each edit operation to contain the following.



ADVANCED SYSTEMS LABORATORY       Date         PPROVED       ASL       APPROVED       Sept. 30, 1974       May 31, 1974         ASL       NCR       CDC       A3       A3         Entries in the SCI shall be readable/writable under control of certain micro-operations comprising the mask.       b.       The Symbol (SM): The symbol is a string of 0 to 15 character that shall be created under control of the edit mask and 0 inserted into the destination field under control of the edit mask.         b.       The Symbol (SM): The symbol is a string of 0 to 15 character that shall be created under control of the edit mask.         b.       The Symbol (SM): The symbol is a string of 0 to 15 character that shall be created under control of the edit mask.         b.       The Symbol (SM): The symbol is a string of 0 to 15 character that shall be created under control of the edit mask.         c.       Entries of an edit operation, the SM shall have a zero length.         The SM shall be utilized for the floating sign and floating currency editing features. It shall also be utilized for sign sensitive and significance sensitive character string insertion.         c.       End Suppression Toggle (ES): This toggle controls zero suppression. At start of edit, the ES shall be initialized FALSE. The ES shall be set TRUE when zero suppression ends.         Sorted premas.       Signifies the sign of the source field.         c.       End Suppression Toggle (SN): This toggle signifies the sign of the source field. At start of edit, the SN shall be initialized TR	TRE		CO CO	NTROL DATA	THIS	REPLACES
ASI       NCR       CDC       B3       B3         Entries in the SCI shall be readable/writable under control of certain micro-operations comprising the mask.       b.       The Symbol [SN]: The symbol is a string of D to L5 Character that shall be created under control of the edit mask and inserted into the destination field under control of the edit mask.         b. The Symbol [SN]: The symbol is a string of D to L5 Character that shall be created under control of the edit mask and inserted into the destination field under control of the edit mask.         c. Inserted into the destination field under control of the edit mask.       The SN shall be utilized for the floating sign and floating currency editing features. It shall also be utilized for sign sensitive and significance sensitive contracter string insertion.         c. End Suppression Toggle fESN: This toggle controls zero suppression. At start of edit, the ES shall be initialized FALSE. The ES shall be set TRUE when zero suppression ends.         SN=Ttede fermes = Sign Negate.       SN=Ttede fermes = Sign Negate.         d. Negative Sign Toggle fISN: This toggle signifies the sign of the source field. At start of edit, the Sign Signifies the sign of the source field is zero or non-zero. It shall be initialized TRUE for a negative numeric source field.         e. Zero Field Toggle fIFS: This toggle signifies whether the source field.         e. Zero Field Toggle fIFS: The mask shall be interpreted as a string of one byte micro-instructions with the following format.         fALSE for an alphanumeric source field and TRUE for a numeric source field.         Edit Micro-Operations: The mask shall b	AD\	ANCED SYSTEM	IS LABORATOR	Y	DATE Sept. 30, 1974	May 31, 1974
Entries in the SCI shall be readable/writable under control of certain micro-operations comprising the mask. b. The Symbol <u>ISM</u> : The symbol is a string of D to <u>IS</u> character that shall be created under control of the edit mask and edit mask. Once the SM has been inserted into the destinatio TiEld. It must be recreated before it can be inserted again. At the start of an edit operation, the SM shall have a zero length. The SM shall be utilized for the floating sign and floating currency editing features. It shall also be utilized for sign sensitive and significance sensitive character string insertion. C. End Suppression Toggle (ES): This toggle controls zero suppression. At start of edit, the ES shall be initialized FALSE. The ES shall be set TRUE when zero suppression ends. SNITED Formation field. It shall be initialized initialized FALSE for an alphanumeric source field or a positive numeric source field. The SM of Toggle ZFP: This toggle signifies whether the source field is zero or non-zero. It shall be initialized TRUE for a negative numeric source field and TRUE for a numeric source field. Edit Micro-Operations: The mask shall be interpreted as a string of one byte micro-instructions with the following format. MOP SV The MOP is a micro-operator. It specifies an editing function. The SV is a specification value. It's meaning varies according to the specific MOP which it follows.	PROVED	APPROVED	NCR	CDC	PAGE B3	83
	b G C d C T T T T T T T T T T T	Entries in of certain The Symbol that shall inserted if edit mask. Field, it m At the star length. The SM shal currency eff sinsertion. End Suppression FALSE. The Negative Si of the sour initialized positive nu TRUE for a Zero Field source fiel FALSE for a source fiel FALSE for a source fiel thicro-Oper one byte mic	the SCT shal micro-operat <u>SM</u> : The s be created w to the desti- Once the SM nust be recre t of an edit libe utilized diting featur ive and sign ssion Toggle assion Toggle to At start e ES shall be gn Toggle [SI ce field. A t FALSE for an meric source negative num Toggle [ZF]: d is zero or an alphanumer d. sations: The cro-instruction ceification v MOP which i	l be read ions comp ymbol is <u>ider cont</u> has been ated befo operatio d for the es. It s ificance CES1: Th Set TRUE N=TRUE fer V1: This t start o n alphanu field. This to non-zero t source mask sha ons with 3 7 SV SV It spe alue. It follows	able/writable of rising the mask a string of <u>l</u> <u>eld under cont</u> inserted into re it can be in na the SM shall f <u>loating sign</u> hall also be uf sensitive char sensitive char (s that an er toggle signifies the ES shall be when zero supp reg. = SIGN NEGE toggle signifies . It shall be interpret field and TRUE ll be interpret the following f cifies an edit 's meaning vari	under control to 15 characters to a 5 characters to a 5 characters to a 6 characters the destination iserted again. I have a zero and floating tilized for acter string narcheen supports to s zero a initialized to s the sign shall be tes the sign shall be teld or a tilized whether the initialized whether the initialized to a numeric ted as a string format.

DOCUMENT			SECTION			
NC	R		CONTROL DATA	FILE	THIS	REPLACES
	ADVANC	ED SYSTEMS LAB	DATE Dec.	9, 1974	Sept. 30, 1974	
APPROVED	ASL			PAGE	84	дц

Edit control shall proceed from left to right on the mask, one character for micro-operation} at a time. After interpretation of the micro-operation, action shall be taken on the source and destination field characters for source digits} which shall also be operated from left to right.

Indexing through the source field shall be by bytes unless its data-type is packed numeric when indexing shall be by half-bytes. Indexing through the destination field shall be by bytes.

Notation for MOP descriptions.

- i Index for source field, initialized to D.
- j Index for destination field, initialized to D.
- k Index for mask, initialized to D.
- SC{i} The source character addressed by base of source field indexed by i.
- SD{i} The source digit addressed by base of source field indexed by i.
- DC[j] The destination byte addressed by base of destination field indexed by j.
- MC[k] The mask byte addressed by base of mask field indexed by k
- ES End suppression toggle.
- ZF Zero field toggle.
- SN Sign toggle.
- SCT Special character table
- SCT[n] Nth entry in the SCT [value must be D-7].
- SV Specification value.
- SM The symbol.
- LSM Length of the Symbol in bytes, initialized to zero.
- R A loop counting mechanism {associated with SV}.
- C A loop counting mechanism {associated with LSM}.

Note: The one byte l'ength indication contained in the leftmost byte position of the Edit Mask shall include itself in specifying the length of the Edit Mask. {Thus, a maximum of 254 microoperations may be specified by this byte}.

NGR/GDG PRIMATE

DOCUMENT				SECTION						
				CONTROL	ΔΤΔ		тні	s	R	EPLACES
NC	K					FILE			ł	
	ADVANO	CED SYSTE	MS LAB	ORATORY		DATE Feb•	28 -	1975	Dec.	9, 1974
APPROVED		APPROVED		APPROVED		PAGE				
	ASL		NCR	(	DC		85			85

Although not included in each description, prior to the execution of each micro-operation the edit mask index shall be incremented by one.

The following descriptions of the micro-operations are not intended to rigidly dictate the implementation technique so long as the function of each individual MOP is accomplished.

The logic is specified concisely using a SWL-like notation.

What happens	a۰	Move Source Digits [MOP= SV may be a value 0-15	= <b>D}</b> ~ /	SOURCE FIELD DATA
When you are	$\int$	ES := TRUE; FOR R := 1 to SV DO		AS TYPE 4
tomove the sign		DC{j} := NUMERIC {SD{ i := i+l; j := j+l; F	Ci}}; FOREND;	
	b	Move Source Characters { SV may be a value 0-15	[WOD=73	See-item=r=for-special case=
	T	ES := TRUE; {I FOR R := 1 to SV DO	gnore type {	SOURCE-FIELD DATA
	Ĺ	DC{j} := SC{i}; i := i+1; j := j+1; F	FOREND	TREATED AS TYPE S COT IN ALL
-	c۰	Skip Source Positions f SV may be a value D-15	10P=23	THE SIZE OF EACH SOURCE POSITION SHALL BE DETERMINED BY THE SAUBCE EVEL DATA TYPE
	d.	1 := 1+&V Skip Destination Positio	ons {M0P=3}	SOURCE LIELD DATA TIPE.

 Skip Destination Positions [M0P=3] SV may be a value D-15

> ES := FALSE; j := j+SV;

e. Move Mask Characters {MOP=4} SV may be a value D-15

FOR R := L TO SV DO

DC{j} := MC {k+l}; `j := j+l; k := k+l; FOREND;∕



DOCUMENT				SECTION		<u></u>		
NC	R			CONTROL DATA	FILE	THIS	RE	PLACES
	ADVANO	ED SYSTEM	S LAB	ORATORY	DATE Dec.	9, 1974	Sept.	30, 197
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	85.3	6	85.3

- 1. Insert Symbol or SCT Character if Negve., Else blanks {MOP=11} SV may be a value 0-15 This MOP is similar to MOP 10. Substitute IF SN for IF NOT SN in that algorithm.
- m. Insert Symbol or SCT Character, Unless Suppression {MOP=12} SV may be a value 0-15 .

IF SV >7 THEN

26

RP

FOR C := 1 to LSM D0
IF ES THEN DC{j} := SM{C-l};
ELSE DC{j} := SCT{L};
j := j+1; LSM := LSM-l;
FOREND; LC7 "SUPPRESS" ELSE "IF SV < 8 THEN" [51716] 

 IF ES DC{j} := SCT {SV};
 [SV] "

 ELSE DC{j} := SCT{L};
 IFEND;

 "SUPPRESS" j : = j + l IFEND; n. Write SCT Entry [MOP=13] Mask -> SCT SV maý be a value O-F SV shall be evaluated by ignoring the high order bit. TSV -SCT{SV} := MC{k+1}; k := k+1;

[ רו]

- o · Spread Suppression Character {MOP=14} SV may be a value 0-15
- FOR R == 1 TO SV DO 27 DC{j} := SCT{L}; j := j+L; FOREND;

DOCUMENT SECTION REPLACES THIS CONTROLEDATA R 2 FILE DATE ADVANCED SYSTEMS LABORATORY Dec. 9, 1974 Sept. 30, 1974 APPROVED APPROVED APPROVED PAGE ASL NCR CDC 86 86

	p.	Reset and Suppress, On Zero Field {MOP=15} SV may be a value D-15						
		IF ZF THEN						
		j := D "RESET TO START OF DEST. FIELD" FOR R := 1 TO SV DO						
		<pre>DC{j} := SCT{l}; j := j+l; FOREND;</pre>						
		ELSE RETURN; [I] "IE. TERMINATE EDIT INSTRUCTION"						
l		IFEND;						
	q۰	Function NUMERIC						
	(	This function shall be used by micro-operations D and 7 to move a source digit into the destination field.						
		ach source digit shall be checked, invalid decimal igits shall cause an Invalid BDP Data condition to be etected and, if enabled, a program interruption shall occur pon the completion of the Edit instruction. hen the source field is packed numeric, appropriate ASCII one bits shall be supplied for the destination character.						
		A non-zero digit shall cause the ZF toggle to be set FALSE						
İ	r.	Special Case. (MOP = 1						
	ſ	When SV is not equal to zero, and i would not reference a byte boundary, it shall be increased by one prior to beginning the operation.						
	~~~~							



DOCUMENT				SECTION				
	П			CONTROL DATA	FILE	THIS	REPLAC	CES
			SLAB	ORATORY	DATE Sept.	30, 1974	May 21	1.974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	87	87	

## 2.3.5 Descriptor

The instructions in this subgroup shall provide the means for moving or algebraically modifying Data Descriptors, or Data Descriptor fields, to the extent defined in the following subparagraphs.

The fields within a 64-bit Data Descriptor shall be described singly and in limited combinations by means of a 3-bit field designator, having values from 0 through 7, as follows:



For these instructions, the jl and/or the kl fields shall be interpreted as field designator with respect to the associated Data Descriptor Operations.

Note: For the instructions in this subgroup, "F{jl}" or "F{kl}" represent the descriptor field specified by the value of the field designator in jl or kl, and "D{j0.40}" or "D{k0.41}" represent the descriptor in the DDT specified by j0 or k0 and whose offset within the DDT is given by 40 or 41.



DOCUMENT		<del>//</del>		SECTION					
Ma				CONTROL	DATA	FILE	THIS	REPL	ACES
		ED SYSTE	MS LABO	ORATORY		DATE			
						Dec.	9- 1974	Sept. 3	0, 1974
	ASL	AFFROTED	NCR	AFFROYED	CDC	FAGE	88	- 88	

- 2.3.5.1 Move Table Entry
  - Descriptor Table Entry Move, F{kl} of D{kD,dl} replaced by F{jl}
    of D{j0,dD}
    094 jkd/2

| This instruction shall move the Data Descriptor Table Entry associated with the source field to the Data Descriptor Table entry associated with the destination field according to the 3-bit designators jl and kl from the instruction.

The interpretation of the jl and kl designators shall be performed in the manner described in paragraph 2.3.5 of this specification with respect to designating the source and destination fields within the corresponding Data Descriptors.

These field designator values shall be confined to the following combinations:

jl {Source}	kl {Destination]
0 or 5	0
l or 5	l
2 or 5	. 2
3 or 5	Э
4 or 5	4
5 or L	5
5 or 6	Б.
7	

Unequal field lengths shall be accommodated by performing truncation in the leftmost bit positions, to the extent required.

DOCUMENT				SECTION			
						THIS	REPLACES
<u> Henri</u>	1.3			LOUNTROE DATA	FILE		
	ADVANO	CED SYSTER	DATE Dec.	9,1974	Sept. 30, 1974		
APPROVED		APPROVED		APPROVED	PAGE		
	ASL		NCR	CDC		88.1	88.1

2.3.5.2 Increment Descriptor fields from Table Entry

Descriptor Table Entry Increment, F{kl} of D{kD,dl}
replaced by F{kl} of D{kD,dl} plus F{jl} of D{j0,d0}

095 jk@/2

This instruction shall add selected fields of the Data Descriptor associated with the source field to selected fields of the Data Descriptor associated with the destination field and shall transfer the result to the Data Descriptor Table entry associated with the destination field.

The interpretation of the 3-bit designators jl and kl from the instruction, shall be performed in the manner described in paragraph 2.3.5 of this specification, with respect to designating the participating fields within . / the associated Data Descriptors.

The field designator values shall be confined to the following combinations:

jl	{Source}	kl {Destination}
0	or 5	0
г	or 5	Г
2	or 5	2
3	or 5	3
4	or 5	4
5	or 6	5
5	or L	6
	7	7

Unequal field lengths shall be accomodated by performing truncation in the leftmost bit positions, to the extent required.

DOCUMENT			SECTION			
NG	R	· · ·	CON	ITROL DATA	THIS	REPLACES
et.	ADVANO	ED SYSTEMS L	DATE Dec. 5, 1974	Sept. 30, 197		
APPROVED	ASL	APPROVED		CDC	PAGE 各日	89

2.3.5.3 Move fields between X-Register and Descriptor

Descriptor Field Insert from X-Register, F{kl} of D{k0,0} replaced by {Xj} 145 jk0/2

Operation: This instruction shall move the contents of register Xj into the field specified by kl, within the Data Descriptor specified by D{kD.gl}.

Source: For the purposes of this instruction, the entire j field (i.e., jD concatenated with jL} shall be interpreted as the X-Register designator. The source data shall be assumed right justified in the X-Register.

Destination: The Data Descriptor normally associated with the destination field shall serve as the destination field itself for the instruction. The 3-bit Kl designator from this instruction shall be interpreted in the manner described in paragraph 2.3.5 of this specification with respect to designating the field within the destination Data Descriptor to which the source field data shall be transferred. Unequal field lengths shall be accommodated by performing truncation in the leftmost bit positions of the source data field to the extent required.

Descriptor Field Extract to X-Register, Xk replaced by F{jl} of D{j0,00} 147 jk0/2

Operation: This instruction shall move the contents of the field specified by F{jL} within the Data Descriptor specified by D{jD,40} into register Xk.

Source: The Data Descriptor normally associated with the source field shall serve as the source field itself for this instruction. The 3-bit jl designator determines which fields are to be extracted from the Data Descriptor [see paragraph 2.3.5.]. The contents of the specified fields shall be treated as binary data to be moved right justified to the destination X-Register.

DOCUMENT				SECTION					
NC	R			CONT	ROL DATA	FILE	THIS	REPLA	CES
lana kanya kata kata	ADVAN		AS LAB	ORATORY	DUAL ON	DATE Dec.	9, 1974	Sept. 30-	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	90	90	

Destination: For the purposes of this instruction, the entire k field fi.e., kD concatenated with kL3 shall be interpreted as the X-Register designator. The X-Register, XD-XF, so specified shall receive the binary data right justified. When extracting individual fields to Xk, signed fields fi.e., 0 and B fields3 shall be sign extended to the left. When extracting unsigned fields or combinations of fields to Xk, the unused portion of the X-Register shall be zero filled to the left.

2.3.5.4 Increment and Decrement Descriptor fields by X-Register

Descriptor Field Increment by X-Register, Fikl} of DikD.Ql} incremented by {Xj} Right 148 jkg/2

Descriptor Field Decrement by X-Register, F{kl} of D{kD,Ql} decremented by {Xj} Right 149 jkQ/2

Operation: According to the Op code, these instructions shall add/subtract in signed binary arithmetic, the contents of the source register Xj Right to the field specified by F{kl} within the Data Descriptor specified by D{kD.4l}.

Source: For the purposes of this instruction, the entire j field {i.e., jD concatenated with jL} shall be interpreted as the X-Register designator. The source data shall be assumed signed binary right justified in Xj Right.

Destination: The Data Descriptor normally associated with the destination field shall serve as the destination field itself for this instruction. The 3-bit kl field shall determine which field is to be incremented/decremented [see paragraph 2.3.5]. The only legal values for kl are  $\exists_7$  4 or 5. Thus, when kl is not equal to  $\exists_7$  4 or  $\vdots_7$  an Instruction Specification error shall be detected, the execution of the instruction shall be inhibited and a program interruption shall occur.

The result shall be truncated on the left to match the length of the destination field.





		71110					
		IHIS	REPLACES				
CUNTRUL DATA	FILE						
ADVANCED SYSTEMS LABORATORY							
PPROVED	PAGE						
P		CONTROL DATA FILE CATORY PROVED CDC	CONTRUL DATA FILE CONTRUL DATA Feb. 28. 1975 PROVED PAGE CDC 51.				

2.3.5.5 Calculate Subscript

> Calculate Subscript and Move per D{Ai} times {XD} Right, result moved to D{kD\_Ql} and to X1 Right. 096 jkg/2

This instruction shall obtain a 32-bit, two's complement binary integer from the source field in central memory, either directly for binary source field data, or by converting decimal source field data to its binary equivalent. The signed, 32-bit halfword thus obtained, shall be multiplied by the positive 32-bit halfword contained in Register XD Right. The algebraically signed result shall consist of a 32-bit binary integer which shall be transferred to both the Data Descriptor Table entry associated with the destination field and Register X1 Right.

Source Field: The Data Descriptor associated with the source field shall be confined to Type field values of 0 through 6, 10 and 11 with the maximum Length field value determined by the Source field data Type as defined in subparagraph 2.3.2.3. item c. of this specification.

Exceptions: When the 32-bit halfword contained in Register XD Right is negative an Instruction Specification error shall be detected. Likewise, when either the conversion or multiplication phases of instruction execution result in a signed, 32-bit binary integer outside of the range from -2<sup>31</sup> to 2<sup>31</sup>-1 an Instruction Specification error shall be detected. In this context, the detection of an Instruction Specification error shall result in inhibiting the execution of this instruction and the corresponding program interruption shall occur.

Destination Field: The Data Descriptor Table entry normally associated with the destination field shall serve as the destination field itself for this instruction. The positive 32bit binary integer resulting from the multiplication phase of instruction execution, shall be transferred to central memory at F{L} of D{kOnQl} and Register X1 Right.

The 3-bit kl designator from this instruction and the initial value of the Data Descriptor Table entry associated with the destination field shall not be translated by this instruction.

Unless the PVA of the Data Descriptor associated with the destination field is equal to D, modulo 4, an Address Specification Error shall be detected, the execution of this instruction shall be inhibited, and a program interruption shall occur.



DOCUMENT				SECTION									
				00117			тніз	;	RE	PLACE	S		
NC	R			CUNT	CUL DATA	FILE							
	ADVANO	ED SYSTE	MS LABO	ORATORY		DATE Feb.	58,	1975	Sept.	30 m	1974		
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	91.	·l	93	1.1			

2.3.6 Logical: Memory to Memory

See paragraph 2.2.10 of this specification.



DOCUMENT				SECTION				
						THIS	REPLACES	
<b>NG</b>	R			GUNIRUL DAIA	FILE			
	ADVANO	CED SYSTEI	DATE Dec.	9, 1974	Sept. 30, 1	974		
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	91.2	91.2	

## 2.3.7 Immediate Data

2.3.7.1 Move Immediate Data to D{Ak}.

154 jk@/2

Operation: This command shall move the explicit value contained in the 4D field to the destination field after an eventual format conversion to match the destination type.

Source: The 40 field shall contain the literal to be moved. The least significant 2 bits of the j field shall be used as an encoding of the operation to be performed:

- a. if = DD, the unsigned {considered positive} numeric value {Type 10} contained in 4D shall be moved right justified to the receiving field which must be of type 10 or 11. If necessary, the destination field is filled with zeros on the left.
- b. if = Dl, the decimal numeric {Type 4} contained in @D shall be moved right justified, to the receiving field after possible reformatting to match the data type of the destination. If the format requires a sign, a positive sign shall be supplied. The destination shall be restricted to one of the decimal data types D, L, Z, H, S, or L. This move shall be executed according to the rules of the numeric move for truncation, padding and validation.

c. if = 10, the ASCII character contained in QD is repeated left to right in the receiving field. The destination data How type shall be ignored.

d. if = 11, the ASCII character contained in  $\ell D$  is moved left justified into the receiving field, and the rest of that field is <u>space</u> filled. The destination data type shall be ignored.

2.3.7.2 Compare Immediate Data to D{Ak} 155 jk@/2

> This command shall, depending on the value of the j field, compare the explicit value contained in the 4D field to D{Ak} after a possible reformatting to match the data type and shall transfer a 32-bit halfword to Register XL right according to the result of the comparison.

> When the contents of the source and destination fields are equal, the entire 32-bit positions of Register XL Right shall be cleared.



DOCUMENT		· · · · · · · · · · · · · · · · · · ·	SECTION			
NG	5	· ····	CONT	ROL DATA	THIS	REPLACES
A	DVAN	CED SYSTEMS LA	BORATORY	i Reference P	DATE 9ес. 9. 1974	Sept. 30, 1974
APPROVED	ASL	APPROVED	APPROVED	CDC	PAGE 91.3	91.3

When the contents of the source field are greater than the contents of the destination field, Register X1 Right shall be cleared in the leftmost 31-bit positions, 32 through 62, and shall be set in the rightmost bit position, 63.

When the contents of the source field are less than the contents of the destination field, Register X1 Right shall be set in all 32-bit positions, 32 through 63.

The interpretations of the source and destination fields are analogous to those described under the Move Immediate Data instruction.

2.3.7.3 Add Immediate Data to D{Ak} 15b jk@/2

Operation: This command shall add the explicit integer value contained in the dD field to D{Ak} after a possible conversion to match the destination data type.

Source: The &D field is used to store the integer value of the addend.

The j field is used as an encoding of the type of the data contained in AD. The least significant bit of the j field is decoded as follows:

a. if = D, &D contains an unsigned {considered positive} binary integer value; &D = Data Type 10

b. if = 1, 40 contains one ASCII character representing a decimal digit; if invalid decimal data is encountered in 40, an Invalid BDP Data condition shall be detected and upon completion of the instruction's execution, the corresponding program interruption shall occur, if enabled; 40 = Data Type 4.

If the source corresponds to case a. above, the destination shall be confined to types 10 and 11.

If the source corresponds to case b. above, the destination shall be confined to types D, L, 2, 3, 4, 5, or L.

If unauthorized data types are specified, an Instruction Specification error shall be detected, the instruction's execution shall be inhibited, and the corresponding program interruption shall occur. See 2.8.1.4.



DOCUMENT				SECTION		
NCR	l			CONTROL DATA	THIS	REPLACES
AD	VANC	ED SYSTE	MS LAB	ORATORY	DATE Feb. 28-1975	Sept. 30, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 91.4	91.4

2.3.8 Register Loads

2.3.8.1 Load A Register

Load Ak with computed address per descriptor D{Aj} 157 jk@/2

Operation: This instruction shall compute the PVA corresponding to D{Aj} and place it into Ak. For the purposes of this instruction, the entire k field {i.e., kO concatenated with kl} is interpreted as the A Register designator.

2.3.8.2 Load, Store X Register

Load Xk from {D{Aj}}
 158 jk@/2

Operation: This instruction shall load Register Xk rightjustified with the value of the data item addressed by D{Aj}. If the data item is shorter than & bytes, Register Xk is zero filled according to the data type of D{Aj} or filled with sign bit extension if the data type of D{Aj} is <u>1</u>.

Destination: For the purposes of this instruction, the entire k field {i.e., kD concatenated with kl} shall be interpreted as the X Register designator.

Source: D{Aj} is the source field descriptor. Its length field is limited to a maximum value of 8 bytes.

Type 10.11 only

b. Store {Xj} into D{Ak} 159 jk@/2

Operation: This instruction shall store the contents of Register Xj into the data item addressed by D{Ak}. If the destination field is shorter than & bytes, the most significant bytes or digits shall be truncated. If the destination field is longer than & bytes, it shall be zero filled on the left according to the data type, except if the type is L in which case the sign bit is extended.

Destination: D{Ak} is the destination field descriptor. Its length shall be limited to a maximum value of 8 bytes.

Source: For the purposes of this instruction, the entire j field {i.e., jD concatenated with jL} shall be interpreted as the X-Register designator.



2.4 Floating Point Instructions

2.4.1 General Description

A floating point number shall consist of a signed exponent and a signed fraction. The signed exponent shall also be referred to as the characteristic and the signed fraction shall also be referred to as the coefficient.

The quantity expressed by a floating point number shall be of the form {f}2<sup>x</sup> where f represents the signed fraction and x represents the signed exponent of the base 2.

The exponent base of 2 shall be an implied constant for all floating point numbers and thus shall not explicitly appear in any floating point format.

#### 2.4.1.1 Formats

Floating point data shall occupy one of two fixed length formats; 64-bit word {Single Precision} or 128-bit doubleword {Double Precision}.

In both the single and double precision formats, the leftmost bit position, OD, shall be occupied by the sign of the fraction. The fifteen bit positions immediately to the right of bit OD, OL through 15, shall be occupied by the signed exponent.

The field immediately to the right of the signed exponent shall be occupied by the fraction which in single precision format shall consist of 48 bits and in double precision format shall consist of 96 bits, according to the following figures.



DOCUMENT				SECTION						
NC	R			CO	NTROL DATA	FILE	THIS		REPLAC	ES
ADVANCED SYSTEMS LABORATORY							30,	1974	May 31,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE 92			92	

. .

### 2.4 Floating Point Instructions

## 2.4.1 General Description

A floating point number shall consist of a signed exponent and a signed fraction. The signed exponent shall also be referred to as the characteristic and the signed fraction shall also be referred to as the coefficient.

The quantity expressed by a floating point number shall be of the form  $\{f\}Z^X$  where f represents the signed fraction and x represents the signed exponent of the base 2.

The exponent base of 2 shall be an implied constant for all floating point numbers and thus shall not explicitly appear in any floating point format.

2.4.1.1 Formats

.

Floating point data shall occupy one of two fixed length formats; L4-bit word {Single Precision} or L28-bit doubleword {Double Precision}.

In both the single and double precision formats, the leftmost bit position, DD, shall be occupied by the sign of the fraction. The fifteen bit positions immediately to the right of bit DD, DL through LS, shall be occupied by the signed exponent.

The field immediately to the right of the signed exponent shall be occupied by the fraction which in single precision format shall consist of 48 bits and in double precision format shall consist of 96 bits, according to the following figures.





Single Precision Floating Point Number

00	րո	·	15	16						Ë	.з
S	Signed	Exponent		Leftmost	48	bits	of	the	96-bit	fraction	
			1								,
64			71	72						12	!7
				Rightmost	48	bits	of	the	96-bit	fraction	

Double Precision Floating Point Number

A double precision floating point number shall consist of two single precision floating point numbers located in consecutively numbered X Registers. The two single precision floating point numbers comprising a double precision floating point number shall be referred to as the leftmost and rightmost parts as contained in the Xn and Xn+L Registers, respectively. The leftmost part may be any single precision floating point number and when it is normalized, {the leftmost bit of the fraction, in bit position LL, is equal to a one} the double precision floating point number shall be considered to be normalized. The sign of the fraction and the characteristic of the leftmost part shall constitute the sign of the fraction and the characteristic of the double precision

The fraction field of the leftmost part shall constitute the leftmost 48 bits of the 9b-bit double precision fraction. The fraction field of the rightmost part shall constitute the rightmost 48 bits of the 9b-bit double precision fraction. The sign of the fraction and the characteristic of the rightmost part shall not be utilized from any number constituting an input operand {argument} to a double precision floating point operation. Such operations shall assume that the sign of the fraction of the rightmost part is the same as the sign of the fraction of the leftmost part and that the characteristic of the rightmost part is

NGW/GUG PW/MIE
----------------

DOCUMENT				SECTION						
MCC				CONTROL DAT	A		THI	s	REPLA	CES
NCR					FILE					
	ADVANO	CED SYSTEM	SLAB	ORATORY		DATE Feb.	28,	1975	May 31	1974
APPROVED	451	APPROVED	NCD	APPROVED	20	PAGE			94	

48 less than the characteristic of the leftmost part. However, the formation of a double precision floating point result shall include making the sign of the fraction of the rightmost part the same as that of the leftmost part and, except for certain cases involving non-standard forms of floating point results, shall also include making the characteristic of the rightmost part 48 less than the characteristic of the leftmost part. See 2.4.3.3.

## 2.4.1.2 Standard Numbers

The fraction field of a floating point number shall have its binary point immediately to the left of its leftmost bit position, 16. Both positive and negative quantities shall have a true fraction with the sign indicated solely by means of the sign bit. A number shall be positive or negative depending on whether the sign is a zero or a one, respectively.



The fraction shall be considered to be multiplied by the power of 2 expressed by the exponent which, in encoded form, occupies bit positions OL through L5. The exponent field shall be used to represent both standard and non-standard floating point numbers. Standard floating point numbers shall have an actual exponent range from -409L to 4095 inclusive, and shall be encoded into the exponent field by adding a bias equal to 2<sup>14</sup>. The effect of biasing the exponent is demonstrated in Table 2.4-L for standard floating point numbers in which the ascending order from smallest to largest encoded representations corresponds to the smallest to largest progression of multiplier values represented by the actual exponents in the range of -409L to 4095 inclusive.



DOCUMENT		SECTION	· · ·	
NCR		CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEMS L	ABORATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED		PAGE 95	95

The ranges in magnitude,  $M_1$  covered by standard, normalized floating point numbers in each of the two formats is as follows:

Double precision; 2<sup>-10</sup> 1/2 M 4 {1-2<sup>-10</sup> 1/2<sup>-10</sup> 1/3 {Approximately 28.9 decimal digits of precision}

For both formats these ranges approximate to:

## 2-4-1-3 Non-standard Numbers

The exponent field shall also be used to represent non-standard floating point numbers referred to as Zero. Infinity and Indefinite. Further, the exponent field shall be used to represent Out of Range values resulting from Exponent Overflow for actual exponents of 4096 to 12,287 inclusive, and Exponent Underflow for actual exponents of -4097 to -12,288 inclusive, provided such overflow or underflow conditions are enabled for a corresponding program interruption at the time such exceptions occur.

Table 2.4-1 illustrates hexadecimal exponent codes for corresponding non-standard as well as standard floating point numbers.

a.} <u>Zero</u>. Non-standard floating point numbers constituting input arguments to floating point operations shall be treated as if they consisted entirely of zeroes when [bit 01] and [bit 02 and/or 03] are equal to zeroes.

When non-standard floating point input arguments generate a zero result by definition and when the occurrence of exponent underflow in a floating point result is detected but not enabled with respect to the generation of the corresponding program interruption, such results shall consist entirely of zeroes. [Also, see 2.4.1.6, item c for add/subtract, special case].

b.} Infinity. Non-standard floating point numbers constituting input arguments to floating point operations shall be treated as infinite values when bit Ol is equal to one and bits O2 and O3 are not equal to each other.



NGR			CONTROL DATA	FILE	REPLACES	
ADV	ANCED SY	STEMS LABO	DRATORY	DATE Sept. 30, 1974	May 31, 1974	
APPROVED	APPROVED	NCR	APPROVED	PAGE 月日	96	
		- Hexadecim	al Exponent Re	presentation inc	luding co-	
			-Actual expone	nt to the base 2		
<b>A</b>	7XXX		Indefinite In	put Arguments;Re	sults=7000.0-+	
	ЬĘFF	575595	Infinite Inpu	t Arguments		
	6000	5,9785	Exponent Over	flow Results;		
	SEFF	28191	Overflow Mask	=0, Infinite Res	ults=5000.00	
	5000 ·	24046	Overflow Mask	=l <sub>1</sub> Out of Range	Results as sho	
Coefficient	4FFF	24095			1	
sign		<u>ិ្ម</u> ្រ	Standard Elea	ting Doint Angum	onte and Result	
equal to	4000 3FFF	2-l	Standard Flua	ting Point Argum	ents and Kesuit	
{positive	_↓					
numbers}		2-4076				
	2777	2.077	Zero Input Ar	guments		
	2000	3-8195	Exponent Unde	rflow Results;		
	<b>l</b> FFF	5-8783	Underflow Mas	k=D₁ Zero Result	s=0000.00	
	↓ J	¥	Underflow Mas	k=l <sub>1</sub> Out of Rang	e Results as	
	1000	2-12-288	snown			
<b>₩</b> "	OXXX					
<b>^</b>	АХХХ	0	Zero Input Ar	guments: Results	=0000.0-+0	
1 1	9000	5-15-598	Zero Input Ar	guments		
		<b>T</b> 7-8193	Company to Manda			
		2-8192	Exponent unde	rtiow Resuits. k=0. Zero Result	s=0000.0>0	
	1	<b>^</b>	Underflow Mas	k=l <sub>1</sub> Out of Rang	e Results as	
P	AFFF	5-4097	shown			
cient icient	•	▲ IIII				
equal to	BFFF	5 <b>-</b> 7	Standard Floa	ting Point Argum	ents and Result	
ŗ	cooo	зu				
{negative	CFFF	¥4095	· · · · · · · · · · · · · · · · · · ·			
	D000	24096	Infinite Inpu	t Arguments	,	
	DFFF	28191	Exponent Over	flow Results;		
	E000	59795	Overflow Mask	=0, Infinite Res	ults=D000.0→0	
$\checkmark$	EFFF		<u>Overflow Mask</u>	-La Out of Kange	Kesuits as sho	
•	1 ^ ^ ^	-	TUGELTUITCE TH	put Argumentosike	50105 1000-0 /	

DOCUMENT				SECTION		
	Б		· · ·	CONTROL DATA	THIS	REPLACES
<b>MD</b>	کما					
	ADVAN	CED SYSTEM	IS LAB	ORATORY	Sept. 30, 1974	May 31, 1974
APPROVED		APPROVED		APPROVED	PAGE	
	ASL		NCR	CDC	97	97

When non-standard floating point input arguments generate an infinite result by definition and when the occurrence of exponent overflow in a floating point result is detected but not enabled with respect to the generation of the corresponding program interruption, such results shall consist entirely of zeroes except in bit positions OL and O3 which shall be ones and bit position OD which shall be a one or a zero as determined by the rules of algebra.

c.} <u>Indefinite</u>. Non-standard floating point numbers constituting input arguments to floating point operations shall be treated as indefinite values when bits OL through O3 are all equal to ones.

When non-standard floating point input arguments generate an indefinite result by definition. such a result shall consist entirely of zeroes except for bits Ol through D3 which shall consist of all ones.

d.) <u>Notes.</u> When non-standard results are generated, as previously described by items a through c, the rightmost part shall be made identical to the leftmost part for all cases of double precision floating point results.

### 2.4.1.4 Exponent Arithmetic

When the exponent fields from input arguments are added, as for floating point multiplication, or subtracted, as for floating point division, the exponent arithmetic shall be performed algebraically in 2's complement mode. Moreover, such operations shall take place, conceptually, as if the bias were removed from each exponent field prior to performing the addition or subtraction and then restored following exponent arithmetic so as to correctly bias the exponent result.

Exponent Underflow and Overflow conditions shall be detected for all single precision, but only for the leftmost part of double precision floating point results. When the generation of the exponent of the rightmost part, by reducing the exponent of the leftmost part by 48, results in underflow for the rightmost part, this underflow shall not be detected and utilization of an Out of Range exponent shall permit the rightmost part of the double precision floating point number to correctly express its value.





#### 2.4.1.5 Normalization

A normalized floating point number shall have a one in the leftmost bit position, 16, of the fraction field. If the leftmost bit of the fraction is a zero the number shall be considered unnormalized. The normalization process shall consist of left shifting the fraction until the leftmost bit position contains a one and correspondingly reducing the characteristic by the number of bit positions shifted. For double precision floating point numbers, the entire fraction shall participate in the normalization such that the rightmost part may or may not appear as a normalized single precision number as determined by the value of the fraction.

Normalization shall usually take place when intermediate results are changed to final results and shall be referred to as postnormalization. Normalization shall also take place prior to multiplication and division operations, if required, and shall be referred to as prenormalization.

For normalized operations, the input arguments shall not be required to be in normalized form. For both normalized and unnormalized operations, intermediate results in which overflow has occurred with respect to the fraction, shall be shifted right one bit position with the characteristic correspondingly increased by one, ito account for the right shift of the fraction.

Numbers with zero fractions cannot be normalized and such fractions shall remain equal to zero irrespective of normalization operations. Moreover, prenormalization of such fractions shall also leave their corresponding exponents unchanged.

When exponent arithmetic and/or prenormalization operations on standard floating numbers generate an intermediate exponent which is Out of Range, but postnormalization requirements generate an adjusted exponent which is no longer Out of Range, then neither Exponent Overflow nor Exponent Underflow shall be detected for the final results.

#### 2.4.1.6 Exceptions

With respect to floating point exceptions, [specifically Exponent Overflow, Exponent Underflow, Indefinite, and Loss of Significance}, Register assignments and bit position assignments within those Registers shall be in accordance with Section 2.8 of this specification.



DOCUMENT				SECTION		
NCR				CONTROL DATA	THIS	REPLACES
	ADVAN	CED SYSTE	MS LAB	ORATORY	DATE Sept. 30, 1974	Hay 31, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 99	99

- a. When the use of standard floating point numbers generates an Out of Range result, the Exponent Overflow or Exponent Underflow exception shall correspondingly be indicated in the Condition Register
- b. Whenever an Indefinite result is generated by a floating point operation, the corresponding Indefinite exception shall be indicated in the Condition Register.
- c. When the use of standard floating point input arguments, by any floating point addition or subtraction instruction, would generate a final fraction result which would consist entirely of zeroes at the time the appropriate program interruption is enabled, the intermediate exponent and fraction results shall be used, unchanged, as the final results and the Loss of Significance exception shall be indicated in the Condition Register. For this set of circumstances, occurring at the time the appropriate program interruption is not enabled, the final result shall consist entirely of zeroes
- 2.4.1.7 Double Precision Register Designators

The terms "Xk+l" and "Xj+l" shall be used to designate an X Register associated with the rightmost part of a double precision floating point number. When the leftmost part of a double precision floating point number, as designated by the terms "Xk" and "Xj" is associated with Register XF {in hexadecimal notation} the terms "Xk+1" and "Xj+1" shall be interpreted as designating Register XD.

2.4.2 Conversion

> The instructions within this subgroup shall provide the means for converting 64-bit words, contained in the X Registers, between floating point and integer formats.

2.4.2.1 Convert from Integer

> Floating Point Convert from Integer, Floating Point {Xk} formed from Integer {Xj} 097 jk



This instruction shall convert the signed, two's complement, binary integer initially contained in the L4-bit positions of Register Xj to its equivalent, normalized floating point representation and shall transfer this 64-bit result to Register Xk. Integers outside of the range of  $-2^{44}$  through  $2^{44}$ -1 shall be truncated in the rightmost bit positions during conversion.

The integer initially contained in Register Xj shall be interpreted as having a magnitude [M] within the following range:

When the integer initially contained in Register Xj consists entirely of zeros, it shall be transferred without change to Register Xk.

2.4.2.2 Convert to Integer

> Floating Point Convert to Integer, Integer {Xk} formed from Floating Point {Xj} 098 jk

This instruction shall convert the 64-bit floating point number initially contained in the Xj Register to a signed, two's complement, binary integer and shall transfer this 64-bit result to Register Xk. [The fractional part of the binary equivalent shall be lost as a result of truncation}.

64-bit floating point numbers, initially contained in the Xj Register. shall be converted to 64-bit words consisting entirely of zeros whenever:

- such numbers are Indefinite a.
- such numbers have actual {unbiased} exponents which are less b. than or equal to zero
- such numbers have co-efficients which consist entirely of zeros c.

Floating point numbers with magnitude {M} shall be correctly converted provided such numbers are within the following range:

-1263\_2751 < M < 263\_215



 $\mu$  For numbers outside of this range, the integer transferred to Register Xk shall represent only the least significant, {right-most} 64-bits of the actual result, an Overflow condition shall be detected, and if enabled the corresponding program interruption shall occur. {Thus, such numbers shall be truncated in their leftmost bit positions}.

DOCUMENT				SECTION			
NC	R	-		CONTRO	dl data	THIS	REPLACES
	ADVANO	CED SYSTE	MS LAB	ORATORY		DATE Sept. 30, 1974	May 31, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE LDL	707

2.4.3 Arithmetic

The instructions within this subgroup shall provide the means for performing arithmetic operations on floating point numbers to the extent described in the following subparagraphs.

#### 2.4.3.1 Add/Subtract, Normalized/Unnormalized, Xk

- a• Floating Point Sum• {Xk} replaced by {Xk} plus {Xj} O99jk
- b. Floating Point Difference, {Xk} replaced by {Xk} minus {Xj} 100 jk
- c. Floating Point Sum Unnormalized، {Xk} replaced by {Xk} plus {Xj} المالي jk
- d. Floating Point Difference Unnormalized, {Xk} replaced by {Xk} minus {Xj} LO2 jk

Operation: The subtract instructions in this subgroup shall differ from the add instructions in this subgroup only to the extent that they shall interpret the co-efficient sign initially contained in the Xj Register in its opposite state. Thus, conceptually, subtraction shall be accomplished by changing the sign of the subtrahend obtained from Register Xj and performing floating point addition.

These instructions shall add the b4-bit floating point number initially contained in the Xj Register {with the sign of the coefficient interpreted according to the operation code} to the b4-bit floating point number initially contained in the Xk Register, and shall transfer the b4-bit floating point result to the Xk Register as follows:

Exponent Equalization: Prior to aligning the coefficient by performing exponent equalization, the 48-bit coefficients from the floating point numbers initially contained in the Xk and Xj Registers shall be expanded to 9b-bits each by appending 48 zeros to their rightmost bit positions. The exponents of the two floating point numbers, initially contained in the Xk and Xj Registers, shall be algebraically compared and when they are equal, that common exponent shall serve as the intermediate exponent result, with instruction execution proceeding directly to the coefficient arithmetic phase. However, when their exponents are not equal, the 9b-bit expanded coefficient of the number associated



DOCUMENT			SECTION	· · · · · · · · · · · · · · · · · · ·	
NG	R		CONTROL DATA	THIS	REPLACES
	ADVANCED SYS	TEMS LABO	DRATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED	NCR	APPROVED CDC	PAGE 102	705

with the smaller exponent shall be shifted right, end-off, the number of bit positions designated by the difference between the exponents, up to a maximum of 9L. Thus, the coefficients shall be aligned and the larger exponent shall be used as the intermediate exponent result.

Coefficient Arithmetic: The two aligned coefficients, each consisting of a signed fraction having 9L-bits of precision, shall be algebraically added with the signed result consisting of an intermediate coefficient having 9L-bits of precision and an overflow bit. {The overflow bit can be a one only when the coefficients have like signs}

Normalization: When the overflow bit resulting from the addition of the expanded and aligned coefficients is a one, the intermediate coefficient result shall be right shifted one bit position, end-off, with a one inserted on the left. This signed coefficient result, consisting of a normalized fraction having 9L-bits of precision, shall be used in its leftmost 48-bit positions as the final coefficient. The intermediate exponent result shall increased by one, fto account for the right shift performed on the intermediate coefficientl, and the sum shall be used as the final exponent. The final signed coefficient result and the final biased exponent result shall be transferred to the L4-bit positions of the XK Register, subject to the conditional treatment of exceptional results involving non-standard floating point numbers.

When the overflow bit resulting from the addition of the expanded and aligned coefficients is a zero, it shall be dropped from further consideration in accomplishing the floating point addition. The leftmost 48-bits of the intermediate coefficient result shall be used as the final result irrespective of the state of its leftmost bit or, shall be shifted left tup to a maximum of 47 bit. positions with zeros inserted on the right until its leftmost bit position is a one, as determined by the operation code. Thus, unnormalized arithmetic operations shall not involve any left shifts whatsoever and normalized arithmetic operations shall involve left shifts to the extent required to achieve normalization, with respect to the formation of the final coefficient result. For each bit position that the intermediate coefficient shall be shifted left, the intermediate exponent shall be decreased by one, unless the intermediate coefficient consists of 48 leading zeros, in which case both the intermediate exponent and intermediate coefficient shall be left unchanged. After left shifts to achieve normalization, along with the corresponding exponent adjustments, have been accomplished to the extent required and allowed, the coefficient sign, the



DOCUMENT	· · · · · · · · · · · · · · · · · · ·		SECTION		
NC	R		CONTROL DATA	THIS	REPLACES
	ADVANO	ED SYSTEMS LAB	ORATORY	DATE Feb. 28, 1975	May 30, 1974
APPROVED	ASL	APPROVED	APPROVED	PAGE 103	103

48 bits of the coefficient and the biased exponent shall be used as the final results and shall be transferred to the L4-bit positions of the Xk Register, subject to the conditional treatment of exceptional results involving non-standard floating point numbers.

Exceptions: These operations may result in Exponent Overflow, Exponent Underflow, Indefinite, or Significance Loss, conditions which shall be treated in the manner described in subparagraphs 2.4.1.3 and 2.4.1.6 with respect to the effects of these conditions on the floating point result and the generation of program interruptions, respectively, {Exponent Underflow conditions cannot occur for operation codes designating unnormalized addition or subtraction}.

Tables 2.4-2 and 2.4-3 indicate the generation of non-standard floating point results for combinations of both standard and non-standard floating point input arguments.

#### 2.4.3.2 Product/Quotient, Xk

The following floating point multiply and divide instructions shall involve the prenormalization of the multiplier and multiplicand and the divisor and dividend, respectively. For each bit position that an input argument is shifted left, end off with a zero inserted on the right, the associated exponent shall be reduced by one, except when the coefficient consists entirely of zeroes in which case both the exponent and coefficient fields shall be left unchanged.

With respect to floating point exceptions, these operations may result in Exponent Overflow, Exponent Underflow or Indefinite conditions which shall be treated in the manner described in subparagraphs 2.4.1.3 and 2.4.1.6 with respect to the effects of these conditions on the floating point result and the generation of program interruptions. respectively.

When one or both input arguments for these instructions consist of non-standard floating point numbers, the non-standard floating point results shall be generated according to Tables 2.4-4 and 2.4-5 irrespective of prenormalization, exponent arithmetic, coefficient arithmetic or postnormalization operations.

a. Flt. Pt. Product, {Xk} replaced by {Xk} times {Xj} 103 jk

his instruction shall multiply the L4-bit floating point number

DOCUMENT				SECTION					
NC	R			CONT	ROL DATA	FILE	THIS		REPLACES
	ADVANO	CED SYSTE	MS LAB	ORATORY		DATE May	31,	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE 上口4			

initially contained in Register Xj by the L4-bit floating point number initially contained in Register Xk and shall transfer the L4-bit floating point product to Register Xk.

Exponent Arithmetic: Following prenormalization, if required, the signed exponents of the multiplier and multiplicand shall be algebraically added and the sum shall be used as the intermediate exponent result.

Coefficient Arithmetic: The 48-bit normalized coefficient of the multiplicand shall be multipled by the 48-bit normalized coefficient of the multiplier and the result shall consist of an algebraically signed product having 96-bits of precision.

Postnormalization: When the leftmost bit of the 9½-bit intermediate product is equal to a one, it shall be used in the leftmost 48-bit positions as the final coefficient result and the intermediate exponent, including bias, shall be used as the final exponent result.

When the leftmost bit of the 9L-bit intermediate product is equal to a zero, the entire intermediate product shall be shifted left one bit position, end-off with a zero inserted on the right, and the intermediate exponent shall be reduced by one. The leftmost 48-bit positions of the shifted intermediate product shall be used as the final coefficient result and the reduced intermediate exponent, including bias, shall be used as the final exponent result.

The final L4-bit floating point result, consisting of the coefficient sign, the biased exponent, and the 48-bit fraction, shall be transferred to the Xk Register.

b. Flt. Pt. Quotient, {Xk} replaced by {Xk} divided by {Xj} 134 jk

This instruction shall divide the 64-bit floating point number initially contained in Register Xk by the 64-bit floating point number initially contained in Register Xj and shall transfer the 64-bit floating point quotient to Register Xk.

Exponent Arithmetic: Following prenormalization, if required, the signed exponent associated with the divisor shall be subtracted from the signed exponent associated with the dividend and the difference shall be used as the intermediate exponent result.



DOCUMENT				SECTION				ъ.	
NC	R	·····		CONT	ROL DATA	FILE	THIS		REPLACES
	ADVAN		IS LAB	ORATORY		<sub>рате</sub> Мау	31,	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE			

dividend shall be expanded to 9L-bits by appending 48 zeroes to its rightmost bit position and these 9L-bits shall be divided by the 48-bit normalized coefficient of the divisor. The quotient shall consist of an algebraically signed result having 48 bits of precision plus an overflow bit.

Postnormalization: When the overflow bit is a one the 48-bit quotient shall be shifted right one bit position, end-off with a one inserted on the left, and the intermediate exponent shall be increased by one. The shifted 48-bit quotient shall be used as the final coefficient result and the increased intermediate exponent, including bias, shall be used as the final exponent result.

When the overflow bit is equal to a zero, the 48-bit quotient shall be used as the final coefficient result and the intermediate exponent including bias, shall be used as the final exponent result.

Note: With respect to the formation of the quotient, the division of the coefficients shall generate an unrounded result according to the algorithm constraint as previously defined for integer divide in subparagraph 2-2-2-4 of this specification.

- 2.4.3.3 Add/Subtract, Xk and Xk+1
  - a. Flt. Pt. DP Sum, {Xk, Xk+l} replaced by {Xk, Xk+l} plus {Xj, Xj+l} LO5 jk
  - b. Flt. Pt. DP Difference, {Xk, Xk+l} replaced by {Xk, Xk+l} minus - {Xj, Xj+l}
    - \_106\_jk

Operation: These instructions shall add the double precision floating point number contained in Registers Xj and Xj+l {with the sign of this coefficient interpreted according to the operation code; in its true state for Sum and in its inverted state for Difference} to the double precision floating point number initially contained in Registers Xk and Xk+l and shall transfer the double precision floating point result to Registers Xk and Xk+l.

These instructions shall operate identically to the Normalized Sum and Normalized Difference instructions described in subparagraph 2.4.3.1 of this specification with the obvious exception that double precision rather than single precision floating point numbers shall be accomodated according to the format described in subparagrph 2.4.1.1 of this specification.

DOCUMENT	DOCUMENT							
			CONTROL DATA		THIS	R	PLAC	ES
			CONTINUE DATA	FILE				
		D SVSTEMS I ABO		DATE				
P		D SISIEMS LAD	DIATONT	Sept.	30, 1974	May	31,	1974
APPROVED	AF	PROVED	APPROVED	PAGE				
	ASL	NCR	CDC	ומב	-		106	

Only those phases of instruction execution differing from single precision operations shall be described and then, only to the extent of defining those differences.

Exponent Equalization: The 9L-bit coefficients which shall be aligned during this phase of instruction execution shall be comprised in the rightmost 48-bit positions of the coefficient field from Register Xk+1 and Register Xj+1 with respect to the augend and addend, respectively.

Normalization: The 9L-bit normalized coefficient, resulting from this phase of instruction execution, shall be used in its rightmost 4A-bit positions as the fraction to be transferred to Register Xk+1. The coefficient sign transferred to Register Xk+1 shall be equal to the coefficient sign transferred to Register Xk.

When the execution of these instructions results in the generation of a standard floating point number, the biased exponent transferred to Register Xk+1 shall be 48 less than the biased exponent transferred to Register Xk.

| When the execution of these instructions results in the generation of a non-standard floating point number, the L4-bit word transferred to Register Xk+1 shall be identical to the L4-bit word transferred to Register Xk.

2.4.3.4 Product/Quotient, Xk and Xk+1

Each of these double precision floating point instructions shall operate identically to the corresponding single precision floating point instruction described in subparagraph 2.4.3.2 with the obvious exception that double precision floating point numbers shall be accomodated according to the format described in subparagraph 2.4.1.1 of this specification.

- Only those phases of instruction execution differing from single precision operations shall be described and then, only to the extent of defining those differences.
- a. Flt. Pt. DP Product, {Xk, Xk+1} replaced by {Xk, Xk+1} times {Xj, Xj+1} 107 jk

This instruction shall multiply the double precision floating point number initially contained in Registers Xj and Xj+l by the double precision floating point number initially contained in Registers Xk and Xk+l and shall transfer the double precision

DOCUMENT			SE	CTION	· · · · · · · · · · · · · · · · · · ·	
NC	R		··1	CONTROL DATA	THIS	REPLACES
ADVANCED SYSTEMS LABORATORY					DATE Sept. 30, 1974	May 31, 1974
APPROVED	ASL	APPROVED		PROVED	PAGE 107	107

floating point product to Registers Xk and Xk+1.

Coefficient Arithmetic: The multiplier and multiplicand shall each consist of a signed coefficient having 9L bits of precision. The result of the multiplication shall consist of an algebraically signed product having 192 bits of precision. The rightmost 95 bits of this product shall be truncated {discarded} and the leftmost 97bits shall serve as the intermediate coefficient result to be normalized.

Postnormalization: The 96-bit normalized coefficient, resulting from this phase of instruction execution, shall be used in its rightmost 48-bit positions as the fraction to be transferred to Register Xk+1. The coefficient sign transferred to Register Xk+1 shall be equal to the coefficient sign transferred to Register Xk.

When the execution of this instruction results in the generation of a standard floating point number, the biased exponent tranferred to Register Xk+1 shall be 48 less than the biased exponent transferred to Register Xk. For non-standard results, see 2.4.1.3, item d.

b. Flt. Pt. DP Quotient, {Xk, Xk+1} replaced by {Xk, Xk+1} divided by {Xj, Xj+l} 108 jk

This instruction shall divide the double precision floating point number initially contained in Registers Xk and Xk+1 by the double precision floating point number initially contained in Registers Xj and Xj+l and shall transfer the double precision floating point result to Register Xk and Xk+1.

Coefficient Arithmetic: The 96-bit normalized coefficient of the dividend shall be expanded to 192 bits by appending 96 zeroes to | its rightmost bit position and these192-bits shall be divided by the 9L-bit normalized coefficient of the divisor. The quotient shall consist of an algebraically signed result having 96 bits of precision plus an overflow bit.

Postnormalization: The 96-bit normalized coefficient, resulting from this phase of instruction execution, shall be used in its rightmost 48-bit positions as the fraction to be transferred to Register Xk+1. The coefficient sign transferred to Register Xk+1 shall be equal to the coefficient sign tranferred to Register Xk.

When the execution of this instruction results in the generation of a standard floating point number, the biased exponent transferred to Register Xk+1 shall be 48 less than the biased exponent trans-



DOCUMENT			SECTION				
NC	R		CONTROL DATA	THIS	REPLACES		
ADVANCED SYSTEMS LABORATORY				DATE Feb. 28, 1975	May 30, 1974		
APPROVED	ASL	APPROVED	APPROVED	PAGE LDA	108		

ferred to Register Xk. For non-standard results, see 2.4.1.3, item d.

			Xj							
		W	+ =0	- 40	<u>+</u> IND					
Xk	₩ +== <u>-</u> == <u>+</u> IND	S + =0 - =0 IND	+ <sup>eD</sup> ∳eD IND IND	_ ⊂ IND _ do IND	IND IND IND IND					

Table 2.4-2: {Xk} + {Xj}

			Xj						
		W	+ 9	_9	<u>+</u> IND				
Xk	⊎ + =□ <u>+</u> IND	D +=0 ==0 IND	IND IND IND	+ <sup>=0</sup> + <sup>=0</sup> IND IND	IND IND IND IND				

			Xj							
		+ N	-N	+0	-0	+ =0	0	<u>+</u> IND		
Xk	+N -N +0 -0 + =0	+ P - P 0 0 +=0	- P + P 0 - =	0 0 0 IND	0 0 0 IND	+ =0 = =0 IND IND + =0	_=0 +=0 IND IND _=0	IND IND IND IND IND		
	- ⊨o <u>+</u> IND	IND	+ =□ IND	IND	IND	- =0 IND	+≞ IND	IND		

## Table 2.4-4: {Xk} \* {Xj}





DOCU	MENT				SECTION					
		Б			CONT	ROL DATA	FILE	HIS	REP	LACES
		ADVANCE	) SYSTEI	NS LABO	DRATORY		DATE	A. 1975	May 30	. 1.97
APPRO	VED	APP	ROVED	NCR	APPROVED	CDC	PAGE		10	9
						Xj				
			+N	-N	+0	-0	+ =0	0	<u>+</u> IND	
	Xk	+N -N +O - O + P - R + IND	+ Q - Q 0 + 8 - 8 IND	- & + & 0 - = + 0 IND	+ =0 - =0 IND IND + =0 IND	- =0 + =0 IND IND - =0 + =0 IND	0 0 1 1 1 1 1 1 1 1 1 1 0	0 0 0 IND IND IND	IND IND IND IND IND IND IND	
]			1	able 2	.4-5: {	Xk} / {	Xj}			- ,
•						Xj				1
			+ N	- N	+0	-0	+ =0	_ 0	<u>+</u> IND	
	Xk	+N -N +0 -0 + = + =		> > > TND	< > = = < > TND	< = = > TND	> > > = >	< < < < =	IND IND IND IND IND IND	

Table 2.4-6∶ Xj ≦ Xk

KEY:

For  $\pm$   $\pm$  1ND and  $\pm$  D, see Table 2.4-1

 $W = Any word except + c_1 + HND$   $N = Any word except + c_1 + HND, or + D$ S = Algebraic Sum

- D = Algebraic Difference
- P = Product
- Q = Quotient

DOCUMENT			SECTION						
NCD		CONTROL DATA	FILE	THIS	REPLACES				
ADVANCED SYSTEMS LABO			ORATORY	Sept.	30, 1974	May 31,	1974		
APPROVED	ASL	NCR	APPROVED	PAGE		110			

#### 2.4.4 Branch

The instructions in this subgroup shall consist of conditional branch instructions.

Each of these conditional branch instructions shall perform a comparison between two floating point numbers. Then, based on the relationship between the results of that comparison and the branch condition as specified by means of the instruction's operation code, each conditional branch instruction shall perform either a normal exit or a branch exit.

Normal Exit: When the results of a comparison do not satisfy the branch condition as specified by the operation code, a normal exit shall be performed. A normal exit for all conditional branch instructions shall consist of adding four to the rightmost 32 bits of the PVA obtained from the P Register with that 32-bit sum returned to the P Register in its rightmost 32-bit positions.

Branch Exit: When the results of a comparison satisfy the branch condition as specified by the operation code, a branch exit shall be performed. A branch exit shall consist of expanding the Labit & field from the instruction to 3L bits by means of sign extension, shifting these 3L bits left one bit position with a zero inserted on the right, and adding this 32-bit shifted result to the rightmost 32-bits of the PVA obtained from the P Register with the 32-bit sum returned to the P Register in its rightmost 32bit positions.

2.4.4.1 | Compare and Branch

Branch to {P} displaced by 2\*0 if Flt. Pt. {Xj} equal to {Xk} lD9 jk0

- Branch to {P} displaced by 2\*@ if Flt. Pt. {Xj} not equal to {Xk}
  llg jk@
- Branch to {P} displaced by 2\*0 if Flt. Pt. {Xj} greater than {Xk} lll jk0
- | Branch to {P} displaced by 2\*0 if Flt. Pt. {Xj} not less than {Xk} ll2 jk0

Operation: Each of these instructions shall perform an algebraic comparison of the L4-bit word obtained from Register Xj to the L4-bit word obtained from Register Xk. Each of these L4-bit words





DOCUMENT		SE	CTION		<del></del>
NCR	· ·		CONTROL DATA	THIS	REPLACES
ADVANCED SYSTEMS LABORATORY				DATE Feb. 28, 1975	May 30, 1974
APPROVED	APPROVED	NCR	PROVED	PAGE LLL	lll

shall be treated as a signed single precision floating point number as described in subparagraph 2.4.1.1 of this specification. The contents of Register XD shall be interpreted as consisting entirely of zeroes.

When the coefficient signs are alike, a floating point subtract shall be performed in the manner described in subparagraph 2.4.3.1 of this specification, with the exception that the result shall not be transferred to Register Xk but shall be interpreted in its post-normalized form to determine the results of the comparision.

However, indefinite shall not be interpreted as being equal to, greater than, or less than any other number. With respect to non-standard floating numbers the results of comparisons shall occur according to Table 2.4-6.

These instructions shall perform a normal exit or a branch exit in the manner previously described in Paragraph 2.4.4 of this specification.

### 2.4.4.2 Exception Branch

Branch to {P} displaced by 2\*0 if FLT.Pt. Exception per j contained in Xk 113 jk0

This instruction shall perform a branch exit in the manner previously described in Paragraph 2.4.4 of this specification when the exception condition, as designated by the rightmost 2-bits of the j field from the instruction, is applicable to the 64-bit floating point number contained in the Xk Register.

This instruction shall perform a normal exit in the manner previously described in Paragraph 2.4.4 of this specification when the exception condition, as designated by the rightmost 2-bits of the j field from the instruction, <u>is not</u> applicable to the L4-bit floating point number contained in the Xk Register.

The values of the rightmost 2-bits of the j field from the instruction shall be associated with exception conditions as follows:

> if OD, Exponent Overflow if OL, Exponent Underflow if LO or LL, Indefinite



### 2.4.5 Compare

Compare Flt. Pt. {Xj} to {Xk}, result to Xl Right ll4 jk

When either or both of the L4-bit floating point numbers contained in Register Xj and Register Xk are indefinite, the results of comparing these two numbers shall <u>not</u> be transferred to Register XL Right and this instruction shall result in no operation.

The comparison of the 64-bit floating point numbers initially contained in Registers Xj and Xk shall be performed in a manner identical to that previously described in subparagraph 2.4.4.1 of this specification. For this instruction also, the contents of the XD Register shall be interpreted as consisting entirely of zeroes.

When the initial contents of the Xj Register are equal to the initial contents of the Xk Register, Register XL Right shall be cleared in all 32-bit positions.

When the initial contents of the Xj Register are greater than the initial contents of the Xk Register, Register XL Right shall be cleared in the leftmost 31-bit positions, 32 through 62 and shall be set in the rightmost bit position 63.

When the initial contents of the Xj Register are less than the initial contents of the Xk Register, Register XL Right shall be set in all 32 bit positions.



DOCUMENT		SECTIO	N					
NCR	- <u> </u>	<b>I</b>	CONTROL DATA	FILE	THIS		REPLAC	ES
ADVANCED SYSTEMS LABORATORY					28, 1,	975	Sept. 30,	1974
APPROVED	APPROVED	NCR	VED CDC	PAGE	113		113	

### 2.5 Logical Environment

A logical environment shall be defined by two sets of registers. The first set shall be referred to as the Processor State Register and shall include all items which are <u>not</u> unique to a process. Each processor shall have one set of Processor State Registers.

The second set of registers shall be referred to as the Process State Registers and shall include all items which <u>are</u> unique to a process. The act of going from one process state to another shall be referred to as an exchange. The contents of the Process State Registers associated with the exchange shall be referred to as an Exchange Package. Therefore, each process shall have one Exchange Package to define its unique environment.

## 2.5.1 Processor State Registers

See Table 2.5-1 and the following paragraphs for the definition of each of the Processor State Registers.

Processor State Register	Bit Positions {inclusive}
Job Process State	32 - 63
Monitor Process State	32 - 63
Page Table Address	32 - 63
Page Table Length	56 - 63
Page Size Mask	57 - 63
Processor Identification	40 - 63
System Interval Timer	32 - 63
One Megahertz Counter	0 - 63
Processor Test Mode	Processor model dependent
Processor Fault Status	Processor model dependent
Environment Control	Processor model-dependent
Table 2.5-1. Bit positions of	Processor State Registers when
copied to or from a 64-bit X Rec	gister.

DOCUMENT				SECTION			·				
NC	R	· <u>-</u> /· · · · ·	i	CONT	ROL DATA	FILE	THIS			REPL	ACES
ADVANCED SYSTEMS LABORATORY				DATE Sept.	30 ,	1974	May	31,	1974		
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	ԼՆ 4			114	

### 2.5.1.1 Job Process State {JPS}

The JPS shall consist of a 32-bit real memory byte address. It shall point to the first entry in the exchange package for the job process. The JPS address shall be aligned with bits OD through 31 of real memory addresses. The JPS address shall be On modulo A. Bits On 29, 30, and 31 shall be ignored and treated as zeros.

Note: See 3.1.3 for the definition of a real memory address.

## 2.5.1.2 Monitor Process State {MPS}

The MPS shall consist of a 32-bit real memory byte address. It shall point to the first entry in the exchange package for the monitor process. The MPS address shall be aligned with bits OD through 3L of real memory addresses. The MPS address shall be On modulo 8. Bits On 29, 30, and 3L shall be ignored and treated as zeros.

### 2.5.1.3 Page Table Address {PTA}

The PTA shall consist of a 32-bit real memory byte address. It shall point to the first entry in the Page Table. The PTA address shall be aligned with bits OO through 31 of real memory addresses. The PTA address shall be 0, modulo the Page Table Length. Bit 0 and the rightmost bits defined as 0, modulo the Page Table Length, shall be ignored and treated as zeros.



DOCUMENT		· · ·		SECTION					
NC	R			CONT	Rol data	FILE		REPLACI	IS
	ADVANO	CED SYSTE	MS LAB	ORATORY		DATE Sept. 30	1 1974	May 31, 1	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE 115		115	

#### 2.5.1.4 Page Table Length {PTL}

The PTL shall consist of an A-bit mask which shall specify the length of the Page Table. The PTL mask shall express the page table length in multiples of 409b bytes. The mask shall consist of a contiguous string of one bits, beginning in the rightmost bit position of the PTL Register and extending towards the leftmost bit position of the PTL Register. Thus, the number of b4bit entries in the Page Table shall range from 512 {PTL Mask with all & bits clear} to 131.072 {PTL Mask with all & bits set}. See paragraph 3.5.

### 2.5.1.5 Page Size Mask {PSM}

The PSM shall consist of a 7-bit mask which shall specify the page size used in allocating real central memory. The PSM shall express this page size in multiples of 512 bytes. The PSM shall consist of a contiguous string of one bits beginning in the leftmost bit position of the PSM and extending towards the rightmost bit position of the PSM. Thus, the page size provided to a processor for its interpretation shall range from 64K bytes fPSM with all 7 bits clear} to 512 bytes {PSM with all 7 bits set}. See subparagraph 3.4.2.2.

## 2.5.1.6 Processor Identification {PID}

The PID shall consist of 24-bits which shall uniquely identify each IPL processor, world-wide. The eight leftmost bits of the PID shall encode the processor's model number. The LL rightmost bits of the PID shall encode the processor's serial number.

2.5.1.7 System Interval Timer {SIT}

The SIT shall be a 32-bit counter which the system shall use to establish a maximum time interval for job mode execution. See paragraph 2.5.3.3 for details.

2.5.1.8 One Megahertz Counter

The One Megahertz Counter shall consist of a free-running L4-bit counter. It shall increment once each microsecond. See paragraph 2.5.3.1 for details.

DOCUMENT		•		SECTION					
NC	R			CONTR	ROL DATA	FILE	THIS	RE	PLACES
ADVANCED SYSTEMS LABORATORY						<sub>DATE</sub> Feb•	28, 1975	Sept.	30, <u>1</u> 97
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	<b>J</b> ] P	]	'JP

#### 2.5.1.9 Processor Test Mode {PTM}

The PTM register shall provide the means for forcing faults within a processor in order to test its hardware fault-sensing logic. Moreover, the PTM shall provide the means for individually testing each fault-sensing mechanism within a Processor. Thus, the exact bit definitions of the PTM shall be model-dependent.

2.5.1.10 Processor Fault Status {PFS}

The PFS register shall provide the means for indicating a processor's hardware fault status. The exact bit definitions in the PFS shall be model-dependent.

## 2.5.1.11 Environment Control {EC}

The EC register shall provide the means for the Service Processor to control a processor's environment to the extent of determining its mode of operation. Except for the following, the bit definitions for the EC shall be model-dependent.

- a. Monitor Mode: This bit, when set, shall place a processor in Monitor Mode. This bit shall be toggled during the execution of an Exchange operation.
- b. Real Addressing Mode: This bit, when set, shall bypass the Virtual Addressing Mechanism such that all central memory references shall be performed with neither virtual address translation nor protection {validation}, on the part of the associated processor.
- c. Test Mode: This bit, when set, shall permit the copy instruction {reference number 131} to write into the Processor Test Mode and Fault Status Registers. Attempts to write into PTM or PFS when not in Test Mode shall result in an Instruction Specification Error.





DOCUMENT		······································	SECTION					
NC	R			CONTROL DATA	FILE	THIS	REPLAC	ES
	ADVANO	ED SYSTEMS L	DATE Dec.	9, 1974	Sept. 30,	1974		
APPROVED	ASL	APPROVED		CDC	PAGE	117	775	

2.5.2 Process State Registers

Each Process State shall be defined by an individual Exchange Package. An Exchange Package shall consist of a minimum of 52 L4-bit words in Central Memory at contiguous word locations. The contents of an Exchange Package shall be formatted according to this specification such that corresponding interpretation by a processor shall provide the means for establishing a unique Process State.

Each Exchange Package in Central Memory shall contain Process State information in sufficient quantity and detail such that a processor may be dynamically switched between Exchange Packages. Moreover, when a processor is switched from a first Exchange Package to a second Exchange Package and at some later time is switched back to the first Exchange Package, the integrity of the processing which occurs for the Process State represented by the first Exchange Package shall not be affected.

Those items in the Exchange Package which shall exist in registers when an Exchange Package is active shall be processor model dependent. The processor model dependent specifications shall define those items.

Figure 2.5-2 defines the contents of the first 52 words in an Exchange Package. The sections which follow shall define the items contained in those words.

a. When the information contained in an Exchange Package is implicitly utilized in the course of instruction execution on the part of the associated "process" or is explicitly read, where applicable, by a "Copy to Xk per {Xj}" instruction {reference No. 130}, the states of the following bits shall be ignored and treated as zeros.

Word	0:	Bits	00° 01°	08° 09 and	63	{P}	
Word Word Word	2: 7: 16:	Bits Bits Bits	02 throu 00 throu 00 throu	Igh 13 Igh 03 Igh 03		{Unused} {Unused} {Unused}	
Word Word	35: 36:	Bits Bits	13, 14, 08, 09,	and 15 10 and E	1 through	{Unused} ⊾3 {Unused ♪LP}	and

DOCUMENT			ľ	SECTION					
				CONTR	DATA		THIS	RE	PLACES
ЫG	R			GONTR		FILE			
	ADVANO	CED SYSTE	MS LABO	RATORY		DATE Feb•	28, 1975	Sept.	30, <b>197</b>
APPROVED		APPROVED		APPROVED		PAGE		Ι.	
	ASL		NCR		CDC		779	1 1	ЪQ

When the information contained in an Exchange Package is implicitly updated in the course of instruction execution on the part of the associated "process" or is explicitly written, where applicable, by a "Copy from Xk per {Xj}" instruction {reference number l3l}, the states of these same bits shall be undefined.

- b. The statements made in item a. shall also apply to the Exchange Package. Word 3. Bits OD through OL {leftmost 7-bit positions of the User Mask} with the exception that these bits shall be treated as ones.
- c. When the information contained in words 37 through 51 of an Exchange Package is utilized during "call," "return," "pop" or "exchange" operations on the part of the associated "process," bits 0 through 15 of these words shall not be altered in central memory.
- d. The modification of Process State Register values in a central memory exchange package by one processor at the time that process is being executed by another processor. shall result in undefined operation. Overlapped exchange packages in central memory may also result in undefined operations.
- e. To provide the alternative, on a model-dependent basis, for cache addressing by means of PVA or SVA, exchange packages should be kept in Cache By-Pass Segments in order to prevent any anomalous operations which might result from "stale" cache data conditions.



	CONTROL DATA	THIS	REPLACES
<b>IG</b> R		FILE	
ADVANCED SYST	EMS LABORATORY	DATE Dec. 9. 1974	Sept. 30 l'
OVED APPROVED	APPROVED NCR CDC	PAGE	119
		· · ·	
	1		
•			
Р			
Keypoint Mask	AD		
Flags Trap Enable	sAl		· · · · · · · · · · · · · · · · · · ·
User Mask	A2		
Monitor Mask	EA	·	
User Condition	A4	<u></u>	
Monitor Condition	A5		
Kypt Class Last	АЬ		
Processor Identifier	A7		
Keypoint Code	A8		
<u> </u>	PA		
Process Int. Timer	AA		
			<u>-</u>
Base Constant			
Madal Deservices Elses			· · · · · · · · · · · ·
Forest Table Langth			· · ·
vo			
h			
₹:		κ	
XF			
nodel vependent word	lunturen 1 - total a Dadata		
segment lable Address	The Printer		·····
Dobug Today Dobug Mack	Trap Pointer		
beddg Index Debdg Hask	Ten of Stock Birs No. 1	······	
	TOP OF STACK KING NO. L		
÷ ۲	÷		
	·		
	Top of Stack Ring No. 15	···· ··· · · · · · · ·	
	140		
	rigure 2.5-2	•	

DOCUMENT				SECTION			
		۰.		CONTROL		THIS	REPLACES
				CONTROL DATA	FILE		
	ADVAN		MS LABO	ORATORY	DATE Dec.	9, 1974	Sept. 30, 1974
APPROVED		APPROVED		APPROVED	PAGE		
	ASL		NCR	CDC	;	750	150

2.5.2.1 Program Address Register {P}

See paragraph 2.1.1.1 for the definition of the P Register's contents.

P shall be located in bits DD through L3 of word D in the Exchange Package.

2.5.2.2 A Registers

The lb A Registers, AD through AF, shall be located in bits lb through b3 of words l through lb, respectively, in the Exchange Package. See paragraph 2.1.1.2. for the definition of the A Register's contents.

## 2.5.2.3 X Registers

The 16 X Registers, XO through XF shall be located in bits DO through 63 of words 17 through 32, respectively, in the Exchange Package. See paragraph 2.1.1.3 for the definition of the X Register's contents.

2.5.2.4 | Kypt Class {Keypoint Class Number, KCN}

KCN shall consist of a 4-bit code which identifies the keypoint class number which resulted in a keypoint interrupt. The KCN recorded shall correspond to the keypoint mask bit number that enabled the keypoint interrupt. See 2.5.2.11 and 2.6.1.7.

The KCN shall be located in bits []4 through []7 of word 7 in the Exchange Package.

#### 2.5.2.5 Flags

The Flags field shall consist of two separate single bit flags which have the following definitions. The Copy instructions {reference numbers 13D and 131} shall provide the means for setting and clearing these flags on the part of the associated process.

a. Critical Frame Flag {CFF}.

The CFF, if set, shall indicate that the currently active stack frame for the process defined by this Exchange Package is a "critical frame." In this context, software shall have exclusive control over the state of CFF.

CFF shall be located in bit D of word 2 in the Exchange Package.

b. On Condition Flag {OCF}

The OCF is intended to facilitate the handling of "on condition" traps on the part of the "process monitor." In this context, software shall have exclusive control over concerned the state of OCF.

DOCUMENT	SECTION			
NG	CO	NTROL DATA	THIS	REPLACES
		V DATE		
APPROVED		Dec.	9, 1974	Sept. 30, 1974
AFFROVED	ASL	CDC	75T	757
	OCF shall be located Package.	in bit 1 of w	ord 2 in th	ne Exchange
E•3•E•B	UM shall be used by user There shall be LL bits in tails.	processes to n the UM• See	enable trag paragraph	o interrupts. 2.8.4 for de-
	The UM shall be located Exchange Package.	in bits OO thr	ough 15 of	word 3 in the
2.5.2.7	Monitor Mask {MM}			
	MM shall be used by the There shall be 16 bits i details.	monitor to ena n the MM. See	ble exchang paragraph	ge interrupts. 2.8.2 for
	The MM shall be located Exchange Package.	in bits 00 thr	ough 15 of	word 4 in the
2.5.2.8	User Condition Register	{UCR}		×
	UCR shall be a lL-bit re specified conditions wit for details.	gister which r hin the proces	ecords the sor• See	occurrence of paragraph 2.8.
	UCR shall be located in change Package.	bits OO throug	h 15 of wo	rd 5 in the Ex
2.5.2.9	Monitor Condition Regist	er {MCR}		
	MCR shall be a lL-bit re specified conditions wit See paragraph 2.8.l for	gister which m hin the proces details.	ecords the sor and ce	occurrence of ntral memory.
	MCR shall be located in Exchange Package.	bits OO throug	gh 15 of wo	rd <b>b</b> in the
2.5.2.10	Debug Mask {DM}			
	♪M shall be used to help rupts to occur for any o cribes the debug operati	debug program f several reas on•	ns by enabl sons• Sect	ing trap inter ion 2.7.2 des-
	The ♪M bits shall be loc in the Exchange Package.	ated in bits The assignme	Ll through ents are:	15 of word 36
	bit ll - Data Readı	first address	of string	
	bit 12 - Data Writer	first addres	s of string	
	bit 13 - Instruction	fetch		
	bit 14 - Branching i	nstruction		
	bit 15 - Call instru	iction		
NPDIP	בודהתתופות הה			
11.11.0101//10	יוויה ורותעוויאגעווב			

DOCUMENT				SECTION				
				CONTROL	ΠΑΤΑ		THIS	REPLACES
NC	R			CONTROL		FILE		
		CED SYSTE	MS LAB	ORATORY		DATE		
						Feb.	28, 1975	Dec. 9, 1974
APPROVED		APPROVED		APPROVED		PAGE		
	ASL		NCR		CDC		755	755

### 2.5.2.11 Keypoint Mask {KM}

KM shall consist of a LG-bit mask which selectively enables keypoint interrupt to occur whenever a keypoint instruction is executed with a keypoint code which corresponds to the KM. See paragraph 2.7.1.1.

The KM shall be located in bits DD through 15 of word 1 in the Exchange Package.

2.5.2.12 Keypoint Code {KC}

KC shall consist of a 32-bit code which defines the keypoint event which caused the keypoint interrupt. See paragraph 2.7.1.1 and the Keypoint instruction {reference number 136.}

The KC shall be located in bits OD through 15 of words 9 and 10 in the Exchange Package. Word 9 shall contain the leftmost 16 bits of the KC.

2.5.2.13 Process Interval Timer {PIT}

PIT shall be a 32-bit counter which a process shall use to determine time intervals. See paragraph 2.5.3.2 for details.

The PIT shall be located in bits D through 15 of words 11 and 12 in the Exchange Package. Word 11 shall contain the leftmost 16 bits of PIT.

# 2.5.2.14 Base Constant {BC}

The BC is intended to provide the means for communication from "System Monitor" to "Process Monitor" by designating the BN field of the Segment D PVA which points to the corresponding process' "Run Message In Buffer." See 0S GDS, Section IX; Run Descriptors.

The BC shall be located in bits OD through 15 of words 13 and 14 in the Exchange Package. Word 13 shall contain the leftmost 16 bits of BC.

2.5.2.15 Model Dependent Flags {MDF}

MDF shall consist of 16 bits. MDF shall be processor model dependent and shall be defined in the processor model dependent specification.

MDF shall be located in bits OD through 15 of word 15 in the Exchange Package.

2.5.2.16 Segment Table Length {STL}



DOCUMENT			SECTION				DOCUMENT
NC	2		CONTRO	L DATA	THIS	REPLACES	NC
	DVANC	ED SYSTEMS LAB	ORATORY		DATE Dec. 9, 1974	Sept. 30, 1974	
APPROVED	ASL	APPROVED NCR	APPROVED	CDC	PAGE 123	153	APPROVED
	It are pos	shall be used t actually withi sitive 12-bit va	o verify t n the defi lue. See	chat r ned S parag	references to th Segment Table. graph 3.3.	e Segment Table STL shall be a	
	The Exc	e STL shall be l change Package.	ocated in	bits	4 through 15 of	word 16 in the	
2.5.2.17	Unt	ranslatable Poi	nter {UP}				2.5.2.
		shall be the PV Id not be trans	A which ca lated into	aused a re	an Int al address.	errupt because i	t
	The Exc	e UP shall be lo change Package.	cated in b	oits ]	6 through 63 of	word 34 in the	
2.2.2.18	Seg	gment Table Addr	ess {STA}				2.5.2.1
18	ST/ ent int bit Wor	A shall be a rea ry in the Segme cerpreted as equ s OO through 15 rd 34 shall cont	l memory b nt Table. Wal to On m of words ain the le	yte a See iodulo 34 ar eftmos	address that poi paragraph 3.3. b 8. STA shall nd 35 of the Exc st 16 bits of ST 2T3	nts to the first STA shall be be located in hange Package. A.	
	LP] sor age 00 sor	[ shall be a 24- r to execute the ≥. Bits O& thro through ⊥5 shal r in words 7 and	bit identi process c ugh 15 sha l contain 8 respec	fier define all co the s tive	that identifies ad by the curren ontain the model serial number of Ly, of the Excha	the last proces t Exchange Pack- number and bits the last proces nge Package.	- 2.5.2.
2.5.2.20	Tra	ap Enables {TE}			· .		2.5.2.
	TE be £X TE sha Sea	shall consist o enabled. The b j}" instruction can be cleared all normally be section 2.8.6	f a 2-bit its in TE {reference by the "Co cleared by for a deso	field shall numb py fr the ripti	I that determine be set by the ber 131}. Altho om Xk per {Xj}" hardware action on of trap inte	s how traps shal "Copy from Xk pe ugh the bits in instruction the described below rrupt operation.	1 [13] r y
	į	a. Trap Enable	Flip-flop	{TEF]	+		
		TEF shall be operation to described ab a trap inter	the flip occur whe ove and st rupt occur	-flop en it nall b rs.	which enables a is set. It sha be cleared by ha	trap interrupt ll be set as rdware whenever	2.5.2.
		TEF shall be Package	located i	in bit	: 14 of word 2 i	n the Exchange	
	k	• Trap Enabled	Delay {T	ED3			
		TED shall be interrupts u	a flip-fl ntil after	lop wh r the	nich delays the next Return ins	enabling of trap truction {ref-	ຒຓຉ
							NIGL

NGE		CONTROL DATA	THIS	REPLACES	ŊG	0). A	CON	ROL DATA FILE	IHIS	MEPLACES
AD	VANCED SYSTEMS LABO	RATORY	DATE	Sept. 30, 1974		ADVANCED SYSTEM	<b>WS LABORATORY</b>	Dec	ք Հ. 9դ 1974	Sept. 30, 1974
APPROVED			PAGE	123	APPROVED	APPROVED		CDC	E 124	124
	It shall be used to are actually within positive 12-bit val	verify that the defined sue. See parag	references to t Segment Table• graph 3•3•	he Segment Table STL shall be a		erence inhibi clears just p	number ll?} i ted as long as TED• TED sha reviously desc	s executed TED is se ll be set ribed.	• The trap t• The Retu by the Copy	enable shall be rn instruction instruction as
	The STL shall be lo Exchange Package.	cated in bits	4 through 15 o	f word lL in the	· ·	TED sh Packag	all be located e.	in bit 15	of word 2	in the Exchange
2.5.2.17	Untranslatable Poin	ter {UP}			2.5.2.21	Trap Pointer	{TP}			
Ì	UP shall be the PVA could not be transl	which caused ated into a re	an In eal address.	terrupt because it		TP shall con a binding se	sist of a PVA ction. The TP P.A.L.	which poin shall be	ts to a code used wheneve	base pointer in r a trap interrupt
I	The UP shall be loc Exchange Package.	ated in bits 🕻	⊾6 through 63 o	f word 34 in the		The TP shall Exchange Pac	be located in kage.	bits 16 t	hrough 63 of	word 35 in the
2.5.2.18	Segment Table Addre	ss {ATZ} as			2.5.2.22	Debug Index	fDI}			
	STA shall be a real entry in the Segmen interpreted as equa bits OD through 15	memory byte t Table• See l to D• module of words 34 au	address that po paragraph 3.3. b 8. STA shall nd 35 of the Ex	ints to the first STA shall be be located in change Package.		DI shall cor debug list. resume after	nsist of 2 flag It shall reco r a debug list	s and a b rd where t find has b	-bit word-in the debug li been process	dex into the st search must ed. See. 2.7.2.3.
10 <sup>-</sup>	Word 34 shall conta	in the leftmo:	st 16 bits of S otl	ΤΑ-		The DI shal	l be located i kage.	n bits OO	through 07 c	of word 36 in the
C•2•C•7J		tilication th	that identifie	a the last process	2.5.2.23	Debug List P	ointer {DLP}			
	sor to execute the age. Bits D& through	process defin gh 15 shall co	ed by the current ontain the mode	nt Exchange Pack- 1 number and bits		♪LP shall co debug list.	nsist of a PVA See 2.7.2.1.	that poin	its to the fi	irst entry in the
	sor in words 7 and	8, respective	ly, of the Exch	ange Package.		The DLP shal Exchange Pac	l be located i kage•	n bits 16	through 63 c	of word 36 in the
2.2.2.20	Trap Enables {TE}		· .		2.5.2.24	Top of Stack	{Z0T}			
	TE shall consist of be enabled. The bi {Xj}" instruction { TE can be cleared b	a 2-bit field ts in TE shall reference num v the "Copy fi	d that determin l be set by the ber 1313. Alth rom Xk per fXi}	es how traps shall "Copy from Xk per ough the bits in " instruction thev		Each TOS sha associated s each of the	all consist of stack. There s 15 rings.	a PVA that hall be ar	; points to f individual	the top of its TOS pointer for
	shall normally be c See section 2.8.6 f a. Trap Enable F	leared by the or a descript: lip-flop {TEF:	hardware actio ion of trap int }	n described below. errupt operation.		The TOS's sh through 51 i located in w	nall be located in the Exchange word 37n the TO	in bits l Package. S for ring	L6 through L3 The TOS for 3 2 shall be	3 of words 37 r ring 1 shall be located in word
	TEF shall be	the flip-flop	which enables	a trap interrupt		Son ett.	dent Word (MDW)	۴		
	operation to described abo a trap interr	occur when it ve and shall i upt occurs∘	is set. It sh be cleared by h	all be set as ardware whenever	E•3•L•L.	MDW shall co and shall b	onsist of 64-b: e defined in t	itsı shall ne process	be processo or model dep	r model dependent endent specifica <del>:</del>
	TEF shall be Package•	located in bi	t 14 of word 2	in the Exchange		tion. MDR shall_b	e located in b	its OO thr	ough 63 of w	ord 33 in the
	b. Trap Enabled	Delay {TED}				i Exchange Pa	ckage•			
	TED shall be interrupts un	a flip-flop w til after the	hich delays the next Return in	enabling of trap struction {ref-	мари		772			
NGR/G	UG PRUVANE				KIBIII		UL		• •	
							•			

SECTION
DOCUMENT				SECTION			
NCR				CONTROL DATA	FILE	THIS	REPLACES
	ADVANO	CED SYSTEI	MS LABO	DRATORY	DATE feb. 28- 1975		Dec. 9,1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	124.1	124.1
2.5.3	C10	ocks					

2.5.3.1 One Megahertz Counter

The One Megahertz Counter shall be a free-running L4-bit counter that shall increment once each micro second. It shall be cleared by a power-on master clear and shall run as long as power is on. The Copy instructions freference numbers L3D and L3L} shall provide the means for reading and writing the One Megahertz Counter.

# 2.5.3.2 Process Interval Timer

The Process Interval Timer {PIT} shall be a 32-bit counter that shall decrement once each microsecond. When it decrements to zero it shall set the Process Interval Timer bit in the Condition Register. This, in turn, shall cause a trap interrupt to occur per the masking and enabling requirements described in section 2.8.

The PIT contains a different count for each User process. When a particular process is not in active execution its PIT value is stored in its Exchange Package. By this means each User process may keep track of time intervals within its own program execution.

PIT shall be set by the "Copy from Xk per {Xj}" instruction described in section 2.6.5.2., as well as during an "Exchange" operation, described in 2.6.1.6 and 2.8.5.

#### 2.5.3.3 System Interval Timer

The System Interval Timer {SIT} shall be a 32-bit counter that shall decrement once each microsecond. When it decrements to zero it shall set the System Interval Timer bit in the Condition Register. This, in turn, shall cause an interrupt to occur per the masking and enabling requirements described in section 2.8.

By this means the Monitor process may keep track of time intervals within the processor. SIT shall be set by the "Copy from Xk per {Xj}" instruction described in section 2.6.5.2.

DOCUMENT		J		SECTION		
					THIS	REPLACES
NC	R			CONTROL DATA	FILE	
	ΔΟΛΟΝΟ			RATORY	DATE	
ADVANCED STSTEMS LADO					Sept. 30, 1974	May 31, 1974
APPROVED		APPROVED		APPROVED	PAGE	_
	ASL		NCR	CDC	125	752

#### 2.5.4 Stacks

Each process shall have the means for addressing 15 stacks, one for each possible ring of execution as determined by the value of the ring number contained in the P Register.

The beginning of each stack shall be defined by the PVA referred to as the Top of Stack pointer, previously described in subparagraph 2.5.2.24 and illustrated in Figure 2.5-2 of this specification.

Note: TOS pointers shall be addressed, using real addressing mode, as follows:

Address of TOS pointer = {Job Process State Register or Monitor Process State Register} plus {288} plus {8 times the value of the ring number contained in the P Register.}

# 2.5.4.1 | Stack Frames

Each stack shall be comprised of one or more stack frames. The beginning of each stack frame shall be defined by the PVA referred to as the Current Stack Frame Pointer. At the time a procedure is activated for called} the CSF pointer shall be obtained by using the TOS pointer which corresponds to the procedure's ring of execution. During the time a procedure utilizes a stack frame, its length, from the beginning address, shall be defined as including each contiguous PVA up to, but not including, the PVA referred to as the Dynamic Space Pointer.

When within a process, a procedure "calls" another procedure, with the intention that the "called" procedure will "return" to its "caller," the stack frame associated with the "calling" procedure is intended to provide the means for preserving its environment so that its execution may be suspended, fat the time the other procedure is "called"; and then resumed, fat the time the "called" procedure "returns.

At the end of each stack frame, a "save area" shall be defined for that part of a procedure's "environment" which is implicit to the Call and Return instructions as defined in subparagraphs 2.L.1.2 through 2.L.1.4 of this specification. The stack frame save area shall consist of from four to thirty-three contiguous 64-bit words, beginning at the address defined by the Dynamic Space Pointer with respect to Call instructions and beginning at the address defined by the Previous Save Area Pointer with respect to the Return instruction.





DOCUMENT				SECTION		<u></u>		
ADVANCED SYSTEMS LABO				CONTROL DATA	FILE	THIS	REPLACES	
				DRATORY	DATE Sept. 30, 1974		May 31,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	756	156	

The Stack Frame Save Area shall be formatted as follows:

	UVR	р
$\uparrow$ $\uparrow$		P Register
Minimum	1	AD Register {Dynamic Space Pointer}
Savel	2	Frame Descript. Al Register {Current Stack Frame Pointer}
Areav	Э	User Mask A2 Register {Previous Save Area Pointer}
	4	A3 Register ¥
1	5	A4 Register
	Ь	A5 Register
	7	AL Register {Argument Pointer}
Maximum	81	47 Register
Save		
Area		
	16	DD
	17	XD Register
		•
	• 1	
· ¥	32	XF Register

\* Static Link or Binding Section Pointer

Thus the "environment" which is implicit to the Call and Return instructions shall include:

- Minimally; P Register Register AD through A2 {DSP, CSF and PSA} Frame Descript. {Stack Frame Save Area Descriptor} User Mask
- Selectively; Register A3 through AF {contiguously numbered} Register XD through XF {contiguously numbered}
- Notes: The PVA initially contained in the P Register shall be increased by four prior to writing the entire P Register fincluding its Global and Local Key fields}, into the Current Stack Frame Save Area, Word D, whenever such an operation occurs on the part of a Call instruction's execution.

Unused fields in the Stack Frame Save Area shall be cleared during the execution of Call instructions and shall be ignored during the execution of a Return instruction



HADR

DOCUMENT		SECTION		
NCR		CONTROL DATA	THIS	REPLACES
ADVANO	CED SYSTEMS LAB	ORATORY	DATE Dec. 9, 1974	Sept. 30, 197
APPROVED	APPROVED	APPROVED	PAGE 127	127

The Stack Frame Save Area Descriptor shall consist of LL-bits formatted as follows:



CFF: Critical Frame Flag

OCF: On Condition Flag

X<sub>s</sub>: X Register, starting number {First X Reg. No.}

A<sub>r</sub> : A Register, terminating number {Last A Reg. No.}

X<sub>T</sub> : X Register, terminating number {Last X Reg. No.}

Trap Interrupt shall generate a maximum Stack Frame Save Area 133 words}, by definition.

For Call instructions, the A and X Registers to be stored into the Stack Frame Save Area shall be interpreted according to the contents of Register XD Right, in the manner described in subparagraph 2.2.1.7 of this specification, with the exception that bit positions 48 through 51 of Register XD Right shall be ignored and the storing of the A Register group shall unconditionally begin with Register AD. When X<sub>s</sub> is greater than X<sub>T</sub>, none of the X Registers shall be

stored by Call instructions, and none shall be loaded by a Return instruction.

The execution of a Call instruction or a Trap Interrupt shall store the states of the Critical Frame and On Condition Flags into the Frame Descriptor associated with the Stack Frame Save Area. The execution of a Return instruction shall load these Flags from the Frame Descriptor contained within the Stack Frame Save Area.



DOCUMENT		·	1	SECTION		
NC	R			CONTROL DATA	THIS	REPLACES
	ADVAN	CED SYSTE	MS LABO	RATORY	DATE Dec. 9, 1974	Sept. 30, 1974
	ASL	APPROVED	NCR	APPROVED CDC	PAGE 128	128

2.5.5 Binding Section Segment

A Binding Section Segment shall be identified by the RP field within its associated Segment Descriptor as described in 3.3.1.1 of this specification.

Binding Section Segments are intended to facilitate software linking of both code and data segments from one procedure to another •

Also, the detection of a PVA having a ring number of zero, along with the corresponding program interruption, as described for the Load instructions in subparagraph 2.2.1.6 of this specification, are performed for the purpose of identifying "unlinked" pointers.

With respect to the Call instruction, as described in subparagraph 2.6.1.2 of this specification, having both inter-ring and inter-segment branching capabilities, a Binding Section Segment shall be used to contain the Code Base Pointer to the "called" procedure. The Code Base Pointer shall be located on a word boundary, shall consist of 64-bits and shall have the following format:

00	07	08	75	16	120	<u> 32 33</u>	3 63	L
св – Ки	/L	CB - R2	CB-R3	CB-R1	SEG	ХP	BN	1
e	3	4	4	4	75	7	31	4

With respect to the "called" procedure these fields shall have the following interpretation:

CB-K/L : Code Base Pointer, Global Lock and Local Key/Lock CB-R2 : Code Base Pointer, Highest Ring Number for Execute CB-R3 : Code Base Pointer, Highest Ring Number for Call CB-R1 : Code Base Pointer, Lowest Ring Number for Execute SEG - Segment Number BN - Byte Number

Note: When the External Procedure Flag is a one, the next contiguous word location from the Code Base Pointer shall contain a PVA in its rightmost 48-bit positions, 16 through b3, referred to as a Binding Section Pointer. Thus, a new Binding Section Pointer shall be provided fat the address of the Code Base Pointer plus 83 when an "external procedure" is "called".

DOCUMENT		s	SECTION					
NCR	3		CONTROL DATA FILE					
AD	VANCED SYSTE	MS LABO	RATORY	DATE Dec.	9. 1974	Sept. 30, 1974		
APPROVED	APPROVED	NCR	PPROVED	PAGE	159	152		

2.6 System Instructions

2.6.1 Non-privileged Mode

ł

This class of instructions shall be permitted to execute in any processor mode.

2.6.1.1 Execute Algorithm and Program Error

a. Execute Algorithm 139Sjk0

> This instruction shall be a processor model dependent instruction. As such, it shall be defined in the appropriate processor model dependent specification.

S field	Use	Defining Document
0	Century Compatibility	Pl Spec: ASLOD210
ľ		
5		
З		
4		
5		
Ь		
7		

Note: For those processors in which one or more of the above algorithms have not been implemented, the corresponding Execute Algorithm instructions shall result in the recording of an Unimplemented Instruction condition.

b. Program Error 121 jk

> The execution of this instruction shall result in the detection of an Instruction Specification error and the corresponding program interruption shall occur.

The operation code for this instruction shall consist entirely of zeroes.

The j and k fields from this instruction shall not be translated and their values shall have no effect on the execution of this instruction.



DOCUMENT		SECT	ION				
NC	R	<b>1</b>	CONTROL DATA	FILE	THIS	REP	LACES
	ADVANCED SYSTE	MS LABOR	TORY	DATE Feb. a	28, 1975	Dec 9-	1974
APPROVED	APPROVED	NCR	ROVED CDC	PAGE	130	130	)

2.6.1.2 Call per {Ai} displaced by 8\*D, Arguments per {Aj}, Static Link per {Ak}

Operation. This instruction shall save the "environment", as designated by the contents of Register XD Right, in the stack frame save area pointed to by the Dynamic Space Pointer initially contained in Register AD. The stack associated with the current ring of execution, as determined by the RN field initially contained in the P Register, shall be "pushed" by transferring the Dynamic Space Pointer, modified in its rightmost 32-bit positions by the addition of a times the number of words stored into the stack frame save area, to the appropriate Top of Stack entry in the executing process' Exchange Package.

The PVA obtained from Register Ai shall be modified in its rightmost 32-bit positions by the addition of the zero-extended D field from the instruction, ishifted left 3-bit positions with zeroes inserted on the right, and the resulting PVA shall be used to address a Code Base Pointer from a Binding Section Segment. This Code Base Pointer shall be translated into a PVA used to address the first instruction to be executed in the "called" procedure. The ring of execution of the called procedure. PIRNJ final, shall be used to obtain a Top of Stack pointer from the process' Exchange Package to be used as the new Current Stack Frame Pointer.

The AD, AL, and A2 Registers shall be altered to reflect changes with respect to the Current and Previous Stack Frames and the AJ, and AL Registers shall be altered to reflect pertinent parameter changes as required, in accomplishing this transfer of control from a "calling" procedure to a "called" procedure.

Register assignments shall be as follows:

- {AD} Dynamic Space Pointer
- [Al] Current Stack Frame Pointer
- {A2} Previous Save Area Pointer
- {A3} Static Link or Binding Section Pointer
- {AL} Argument Pointer

Note: Execute Access Validation shall be performed by using the Code Base Pointer {as previously described in paragraph 2.5.5 of this specification} instead of the Segment Descriptor associated with the SEG field contained in the Code Base Pointer.



The associated program interruption shall occur and the execution of this instruction shall be inhibited when any of the exceptions are recorded from the following sequence of exception sensing:

Instruction Specification error when the value of the 4-bits in bit positions 56 through 59 of Register XD Right is less than 2.

## Address Specification Error

{Ai} not equal to 2, modulo &.
An invalid PVA {bit position 32 equal to a one} for any access to
the Binding Section.

Segment Descriptor Invalid for the Binding Section Segment.

Access Violation (See 3.3.1.1 and 3.6.2.2) Code Base Pointer not contained in a "Binding Section" Segment Code Base Pointer not contained in a "ring-readable" Segment

Page Table Search Without Find for the Binding Section page{s}

Ring Number Zero when the Code Base Pointer RL is equal to zero.

#### Access Violation

Ai Ring Number greater than Code Base Pointer R3 Initial P Ring Number greater than Code Base Pointer R3 Initial P Global Key not equal to Code Base Pointer Global Lock in the absence of "master key" and "no-lock" values, respectively.

Outward Call when the initial P Ring Number is less than the Code Base Pointer R1.

#### Address Specification Error

Final {P} would not be equal to  $O_7$  modulo 2. An invalid PVA {bit position 32 equal to a one} for any access to the Current Stack Frame Save Area. Initial {AD} not equal to  $O_7$  modulo 8.

Segment Descriptor Invalid for the Current Stack Frame Save Area.

#### Access Violation

Current Stack Frame Save Area not in a "writable" Segment {See 3.3.1.1, 3.6.2.2 and 3.6.3.2}

Page Table Search Without Find for the Current Stack Frame Save Area page{s}.





<sup>115</sup> jkiD

DOCUMENT			s	ECTION						
NCR CONTROL DATA.					FILE	THIS		RE	PLACE	S
ADVANCED SYSTEMS LABORATORY					DATE Feb•	28,	1975	Sept.	30,	197
APPROVED	ASL	APPROVED		PPROVED	PAGE	135		13	32	

In the absence of a program interruption, the following sequence of events shall accomplish the execution of the instruction:

		0pe	<u>ration</u>	Remarks
I	*	a۰	"Environment" to Stack Frame Save Area, then Copy P Left to XD Left	See paragraph 2.5.4.1 Copy Caller's ID
	*	٥.	Store initial {AD}, incremented by A times the number of save area words, to Exchange Package per initial P Ring Number	Update TOS pointer See paragraph 2.5.2.24
	*	c.	If P Global Key is not a "Master Key" go to step e.	See subparagraph 3.6.3.2 and paragraph 2.5.5
	*	d.	Load P Global Key with Code Base Pointer Global Lock	
	*	e.	Load P Local Key with Code Base Pointer Local Lock	
	*	f.	If P Ring Number is not greater than Code Base Pointer R2₁ go to step h.	Intra-ring Call
	*	g.	Set P Ring Number equal to Code Base Pointer R2	Inward Call
	*	h.	Load P SEG and BN fields with Code Base Pointer SEG and BN fields	Clear bit position 32 of P Register
:	**	i.	If Code Base Pointer "XP" is Da Copy {Ak} to A3 and go to step k	Internal Procedure
	*	j.	Load A3 with new Binding Section Pointer	See paragraph 2.5.5
;	**	k۰	Copy {Aj} to AL	Pass parameters
	*	1.	Copy initial {AO} to A2	DSP to PSA pointer
	*	m.	Clear On Condition Flag	Clear OCF
	*	n.	Load Al from Exchange Package per final P Ring Number and clear Critical Frame Flag	TOS to CSF pointer Clear CCF
	*	0.	If {Al} equal to D <sub>1</sub> <u>modulo A</u> 1 go to step q.	
	*	p.	{Al} + 7 to Al, O modulo & result.	Round upwards; word address
	*	q۰	Copy Al to AD	CSF pointer to DSP

See 2.8.6

\* Unconditionally included in a Trap Interrupt; \*\* Unconditionally omitted from a Trap Interrupt;

DOCUMENT				SECTION					
						THIS		REPLA	CES
NC	R			CONTROL DATA	FILE				
	ADVANO	CED SYSTEM	SLAB	ORATORY	DATE				_
	712 07 UT			UNATON	Sept.	30 1	1974	May 31	1974
APPROVED		APPROVED		APPROVED	PAGE				
	ASL		NCR	CDC	:	733	_	733	

2.6.1.3 Call to {P} displaced by 2\*@, Arguments per {Aj}, Static Link per {Ak}. ll6 jkQ

> Operation. This instruction shall save the "environment" as designated by the contents of Register XD Right, in the stack frame save area pointed to by the Dynamic Space Pointer initially contained in Register AD. The stack associated with the current ring of execution, as determined by the RN field initially contained in the P Register, shall be "pushed" by transferring the Dynamic Space Pointer, modified in its rightmost 32-bit positions by the addition of & times the number of words stored into the stack frame save area, to the appropriate Top of Stack entry in the executing process' Exchange Package.

The P Register shall be modified in its rightmost 32-bit positions by the sign extended Q field from the instruction. fleft shifted 1-bit position with a zero inserted on the right} and the final contents of the P Register shall be used to address the first instruction to be executed in the "called" procedure.

Registers AD, Al and A2 shall be altered to reflect changes witb respect to the Current and Previous Stack Frames and the A3 and Ab Registers shall be altered to reflect pertinent parameter changes as required, in accomplishing this intra-ring, intra-segment transfer of control from a "calling" procedure to a "called" procedure.

Register assignments shall be as follows:

{AO} - Dynamic Space Pointer

- {Al} Current Stack Frame Pointer
- {A2} Previous Save Area Pointer
- {A3} Static Link
- {AL} Argument Pointer

DOCUMENT			SECTION		
NC	R		CONTROL DATA	THIS	REPLACES
	ADVANO	CED SYSTEMS LAB	ORATORY	DATE Feb. 28, 1975	Dec. 9, 1974
APPROVED	ASL	APPROVED	APPROVED	PAGE 134	134

The associated program interruption shall occur and the execution of this instruction shall be inhibited when any of the exceptions are recorded from the following sequence of exception sensing:

<u>Instruction Specification</u> error when the value of the 4-bits in positions 5L through 59 of Register XO Right is less than 2.

Address Specification Error Initial {AD}not equal to D, modulo 8.

An invalid PVA {bit position 32 equal to a one} for any access to the  $\ensuremath{\mathsf{Stack}}$  Frame Save Area.

Segment Descriptor Invalid for the Stack Frame Save Area Segment.

Access Violation {See 3.3.1.1, 3.6.2.2 and 3.6.3.2} Current Stack Frame Save Area not in a "writable" Segment

Page Table Search without Find for the Stack Frame Save Area page{s}.

In the absence of a program interruption, the following sequence of events shall accomplish the execution of this instruction:

## <u>Operation</u>

#### <u>Remark</u>

a.} "Environment" to Stack Frame Save See paragraph 2.5.4.1 Area, then Copy P Left to XO Left Copy Caller's ID

b.} Store initial {AD}, incremented by & times the number of save area words, to Exchange Package per initial P Ring Number

c.} {P} plus 2\*@ to P

- d.} Copy {Ak} to A3 and {Aj} to Ab
- e•} Copy initial {AD} to A2 and clear Critical Fence Flag
- f.} Copy initial {AD}, incremented by 8 times the number of save area words, to AD and AL.
- g.} Clear On Condition Flag

Clear ØCF

Clear CFF

Pass parameters

DSP to PSA pointer

TOS to CSF pointer

Update TOS pointer

See paragraph 2.5.2.24

Intra-ring, intra-segment Call



DOCUMENT			SECTION	V					
						THIS		REPLACES	_
NC	R			CONTROL DATA	FILE				
				in the second	0.175				_
	ADVANO	CED SYSTEMS LAE	ORAT	ORY	DATE				
					Feb.	28,	1975	Dec. 4, 1974	
APPROVED		APPROVED	APPROV	'ÉD	PAGE				
	ASL	NCF	1	CDC		135		135	

# 2.6.1.4 Return

ll7jk

Operation. This instruction shall re-establish the Stack Frame and "environment" of a previous procedure as defined by the Previous Save Area Pointer.

The j and k fields from this instruction shall not be translated. Thus, their values shall have no effect on the execution of this instruction for which all execution parameters shall be implicit.

The Stack Frame Save Area from which a previous procedure's "enironment" shall be obtained, shall be addressed by means of the PVA initially contained in Register A2. The format of the previous procedure's Stack Frame Save Area shall conform to the description contained in paragraph 2.5.4.1 of this specification.

The associated program interruption shall occur and the execution of this instruction shall be inhibited when any of the exceptions are recorded from the following sequence of exception sensing:

Address Specification Error when the initial [A2] not equal to D, modulo A, or an invalid PVA, {bit 32 equal to one}.

Segment Descriptor Invalid with respect to the PVA initially contained in Register A2.

Access Violation when initial {A2} would not address a "readable" segment {See 3.3.1.1, 3.6.2.2 and 3.6.3.2}

<u>Page Table Search Without Find</u> with respect to any central memory accesses to the previous procedure's Stack Frame Save Area.

# Environment Specification Error

The value of the field designating the last A Register to be loaded, as contained in the Previous Stack Frame's Descriptor, is less than 2.

<u>Segment Descriptor Invalid</u> with respect to the PVA contained in Word O of the previous procedure's Stack Frame Save Area.

Address Specification Error

Final {P} would not be equal to D, modulo 2. Final {P} would be an invalid PVA, {bit 32 equal to one}.



DOCUMENT			s	SECTION							
				CONTROL	DATA		THIS	3	RE	PLACE	S
NC	R			CUNTRUL	DATA	FILE					
	ADVANO	CED SYSTEMS	LABO	RATORY		DATE Feb.	28,	1975	Sept.	30,	1971
APPROVED	ASI	APPROVED	NCR	APPROVED	CDC	PAGE	136		134		

#### Access Violation

Final {P} would not address an "executable" segment.

Final {P} Local Key would not "strictly - equal" the associated segment's Local Lock.

Final {P} Global Key would not "strictly - equal" the associated segment's Global Lock, provided the associated segment's Global Lock is not a "No Lock."

Note: The term "strictly - equal" infers bit-for-bit equivalence.

Environment Specification Error Final P ring number would be less than initial A2 ring number. Final {AD} would not equal initial {A2}.

Outward Call {Inward Return} if initial P ring number is greater than initial A2 ring number.

<u>Critical Frame Flag</u> if the initial state of the Critical Frame Flag is equal to a one.

In the absence of a program interruption, the following sequence of events shall accomplish the execution of this instruction:

#### **Operation**

#### Remarks

Ripple

a. Load the "environment"from the previous procedure's Stack Frame Save Area.

See 2.5.4.1 [Loaded per Frame Descriptor X A and X<sub>T</sub>: A<sub>2</sub>=0}

CSF -> TOS pointer

See 2.5.2.20

- b. For each A Register ring number which is less than the P Register's ring number, set the associated A Register's ring number equal to the P Register's ring number.
- c. Store the final {Al} to the Exchange Package per the final P ring number. See paragraph 2.5.2 pu

d. Clear the Trap Enable Delay if set.

#### 2.6.1.5 Pop 118 jk

Save Area.

Operation. This instruction shall re-establish the Stack Frame of a previous procedure as defined by the Previous Stack Frame's

The j and k fields from this instruction shall not be translated. Thus, their values shall have no effect on the execution of this instruction for which all execution parameters shall be implicit.

DOCUMENT				SECTION			
NC	R			CONTROL DAT	A	THIS	REPLACES
	ADVANO	CED SYSTEM	IS LAB	ORATORY		DATE Feb. 28, 1975	Dec. 91 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	DC	PAGE 137	137

The Stack Frame Save Area from which a previous procedure's Stack Frame pointers shall be obtained, shall be addressed by means of the PVA initially contained in Register A2. The format of the previous procedure's Stack Frame Save Area shall conform to the description contained in paragraph 2.5.4.1 of this specification.

The associated program interruption shall occur and the execution of this instruction shall be inhibited when any of the exceptions are recorded from the following sequence of exception sensing:

#### Address Specification Error

Initial {A2} not equal to 0, modulo 8. Initial {A2} an invalid PVA {bit 32 equal to one}.

Segment Descriptor Invalid with respect to the Segment Descriptor associated with the PVA initially contained in Register A2.

Access Violation {See 3.3.1.1, 3.6.2.2 and 3.6.3.2} Initial {A2} does not address a "readable" segment.

Page Table Search Without Find with respect to the central memory accesses to the previous procedure's Stack Frame Save Area.

#### Environment Specification Error

Initial {A2} not equal to Word 1 contained in the previous procedure's Stack Frame Save Area.

Inter-Ring Pop if the RN field contained in the P Register is not equal to the RN field initially contained in Register A2.

Critical Frame Flag if the initial state of the Critical Frame Flag is equal to a one.

In the absence of a program interruption, the following sequence of events shall accomplish the execution of this instruction.

#### **Operation**

Load Al with the PVA from a.ł Word 2 of the previous procedure's Stack Frame Save Area

Update CSF pointer

Remarks



DOCUMENT				SECTION					
NC	R			CONTRO	ol data	FILE	THIS	RI	PLACES
ŀ	DVAN	CED SYSTE	NS LABO	DRATORY		DATE Feb•	28, 1975	Sept.	30, 197
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	139	L	39
2.6.1.6	75C	:hange ]jk							

When executed in Monitor mode this instruction shall change the processor from monitor process state to job process state. See 2.8.5.2.

When executed in Job mode this instruction shall change the processor from job process state to monitor process state. See 2,8.5.1. In addition, the System Call bit in position 10 of the Monitor Condition Register, job process state, shall be set.

The PVA contained in Word D {P Register} of the Exchange Package associated with the state <u>from</u> which the exchange is taking place, shall be updated such that it points to the instruction which would have been executed had the exchange not taken place, the PVA of the "Exchange" instruction with 2 added to its BN field.

The j and k fields from this instruction shall not be translated and their values shall have no effect on the execution of this instruction.

2.6.1.7 Keypoint, class j, code equal to {Xk} Right plus & 136 jk@

<u>Operation</u> - The Keypoint instruction shall cause an interrupt to occur if the keypoint mask bit is set which corresponds to the keypoint class number in the j field of the keypoint instruction. Before the interrupt occurs the 4 bits of the j field shall be copied into the keypoint class number [KCN] register and the 32bit keypoint code shall be copied into the keypoint code register. See 2.5.2.4, 2.5.2.11, and 2.5.2.12.

The keypoint code shall be formed by the addition of Q<sub>1</sub> expanded to 32 bits by means of sign extension, to the contents of Register Xk Right. For the purpose of this instruction, the contents of Register XD Right shall be interpreted as consisting of zeros. Arithmetic Overflow shall not be detected during the formation of the keypoint code.

The Keypoint Interrupt shall be recorded in bit DL of the User Condition Register as described in 2.8.3.7.



DOCUMENT				SECTION			
NC	R			CONTROL DATA	FILE	THIS	REPLACES
	ADVANO	CED SYSTEM	IS LABO	ORATORY	DATE Feb.	28, 1975	Dec. 9, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	140	140

2.6.1.8 Compare {Xk} at {Aj}; if not equal, load Xk from {Aj}; if equal, store {XD} at {Aj} 125 jk

> This instruction shall compare the L4-bit word in Register Xk with the L4-bit word in central memory whose PVA is contained in Register Aj. If equality is found, the contents of Register XD shall be stored in central memory at the PVA contained in Register Aj. If equality is not found, Register Xk shall be loaded with the central memory word whose PVA is contained in Register Aj.

A serialization function shall be performed before this instruction begins and again at its ending. Execution of this instruction shall be delayed until all previous accesses to central memory on the part of this processor are completed. Execution of subsequent instructions shall be delayed until all central memory accesses due to this instruction are completed.

Conceptually, the execution of this "Compare" instruction on the part of a processor shall result in preventing other processors from accessing the central memory word at the PVA contained in Register Aj between the read and write accesses associated with the execution of this instruction, provided such processors are also executing a "Compare" instruction. With respect to this instruction only, in order to satisfy its "non-preemptive" requirement, the use of b4-bit words consisting entirely of ones in their leftmost 32-bit positions, OD through 31, shall be reserved for each processor's implementation of this instruction. When the 32-bit halfword initially contained in Register XD Left consists entirely of ones, an Instruction Specification Error shall be detected the execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

Notes: For the purpose of establishing operand access validation, the central memory operand access types shall consist of both a read and a write access. Moreover, those processors having a Cache shall bypass it with respect to the read access and shall purge the associated entry from it with respect to the write access, {See 2.9}. Unless the central memory operand address consists of a byte address which is 0, modulo 8, an Address Specification error shall be detected, the execution of this instruction shall be inhibited, and the corresponding interruption shall occur.

DOCUMENT				SECTION							
				CONT			THIS			REPL	ACES
NC	R			CONT	KUL DATA	FILE					
	ADVANO	CED SYSTE	MS LABO	DRATORY		DATE	70	1970	Mau	21.	1974
APPROVED		APPROVED		APPROVED		PAGE	101	1114	nay	100	1117
	ASL		NCR		CDC		141	Լ		141	

2.L.l.9 Load Bit to Xk Right from {Aj} bit indexed by {XD} Right and set bit in central memory 124 jk

> <u>Operation</u> - This instruction shall transfer a single bit into Register Xk Right, bit position b3, from a bit position in central memory. This instruction shall also clear the Xk Register in its leftmost b3 bit positions, OD through b2. The bit position in central memory shall be unconditionally set without changing any other bit positions within the byte or word.

No other processor shall be permitted access to the byte in central memory from the beginning of the read access until the end of the write access which sets the bit within that byte.

A serialization function shall be performed before this instruction begins and again at its ending. Execution of this instruction shall be delayed until all previous accesses to central memory by this processor are completed. Fetching or execution of subsequent instructions by this processor shall be delayed until all central memory accesses from this instruction are completed.

Addressing - The byte in central memory, containing the bit position to be loaded shall be addressed by means of the PVA contained in the Aj Register modified by a bit item count, consisting of a 32-bit index, as follows: The 32-bit halfword obtained from Register XD Right shall be shifted right three bit positions, end-off with sign extension on the left, and the 32-bit shifted result shall be added to the rightmost 32 bits of the PVA obtained from the Aj Register.

Bit Select - The bit position within the addressed byte in central memory shall be selected by means of the rightmost three bits obtained from Register XO Right, bit positions L1 through L3. Values from O through 7 for these three bits shall select the corresponding bit position, O through 7 from the central memory byte.

Notes: For the purpose of establishing access validity, the central memory operand access types shall consist of a read and a write access. Moreover, those processors having a Cache {See 2.9} shall bypass it with respect to the read access and shall purge the associated entry from it with respect to the write access.



DOCUMENT			SECTIO	N .			r.	
NC	R			CONTROL DATA	FILE	THIS		REPLACES
	ADVANC	ED SYSTEMS LA	BORAT	ORY	Feb.	28, 1975	Dec	• 9 <sub>1</sub> 1974
APPROVED	ASL	APPROVED	CR	/ED CDC	PAGĚ	142		142

2.6.1.10 Test Page {Aj} and Set Xk Right 126 jk

This instruction shall test for the presence of the page in central memory corresponding to the PVA contained in Register Aj.

When this instruction finds the corresponding page in central memory, the "Used" bit in the UM field of the associated Fage Descriptor shall be set, {See 3.5.1.1}, and the Real Memory Address {RMA} translated from the PVA contained in Register Aj shall be transferred to Register Xk Right.

When this instruction cannot find the corresponding page in central memory, Register Xk Right shall be set in all 32 bit positions, 32 through L3.

Note: Central memory Access Validation {per Section 3.6} shall not be performed during the execution of this instruction

2.6.1.11 Interrupt Product to Xk Right 123 jk

> This instruction shall transfer the bit-by-bit product of the Monitor Mask and Monitor Condition Register to bit positions 32 through 47 of Register Xk Right and shall transfer the bit-bybit product of the User Mask and User Condition Register to bit positions 48 through 63 of Register Xk Right. [See tables 2.8-1 and 2.8-2 for the bit definitions of the Mask and Condition Registers].

2.L.l.l2 Copy to Xk from Central Memory Maintenance Register at {Xj} Right 132jk

> This instruction shall copy the central memory Maintenance Register specified by the contents of Register Xj into the Xk Register. All L4 bits of the Xk Register shall be cleared before the selected register is copied into it.

The Processor Memory Port to be utilized during the execution of this instruction shall be determined in the manner defined in subparagraph 2.10.1.1 of this specification with the exception that, for this instruction, bit 33 of the Xj Register shall be used in place of bit 01 of the Real Memory Address as described in that subparagraph, item a.

Bits 5L through L3 of the Xj Register shall contain the number of the central memory Maintenance Register, the contents of which shall be copied into the Xk Register. See Section 4.5 of this point specification for central memory Maintenance Register definitions.

DOCUMENT				SECTION			
		,,,		CONTROL DATA	[ E    E	THIS	REPLACES
	ĸ			a sure a sure of a	FILE		
		CED SYSTE	MSIAR	RATORY	DATE		
				MAIONI	Feb.	28, 1975	Dec. 9, 1974
APPROVED		APPROVED		APPROVED	PAGE		
	ASL		NCR	CDC		143	1.43

#### 2.6.2 Local Privileged Mode

This class of instructions shall be permitted to execute only when the processor is in either local privileged mode or in global privileged mode. If an instruction in the local privileged mode class, attempts execution when the processor is not in either local privileged mode or in global privileged mode, a Privileged Instruction Fault shall be detected, execution of that instruction shall be inhibited, and the corresponding program interruption shall occur.

Instructions in the local privileged mode class shall be executable whenever a processor is executing instructions from a segment whose Segment Descriptor defines that segment as either a local privileged executable segment or a global privileged executable segment. See 3-3-1-13

2.6.2.1 Copy to Central Memory Maintenance Register at Xj Right from Xk 133 jk

This local privileged instruction shall copy the contents of Register Xk into the Central Memory Maintenance Register selected by the contents of Register Xj.

The Processor Memory Port to be utilized during the execution of this instruction shall be determined in the manner defined in subparagraph 2.LO.L.l of this specification with the exception that, for this instruction, bit 33 of the Xj Register shall be used in place of bit 0L of the Real Memory Address as described in that subparagraph, item a.

Bits 5L through L3 of the Xj Register shall contain the number of the central memory Maintenance Register into which the contents of Register Xk shall be copied. See Section 4.5 of this Specification for central memory Maintenance Register definitions.



 	APPROVED		RY Se	pt. 30, <u>1</u>	974 May	31, 1974
ASL		NCR	CDC	<u> </u>		144
Loa 127	d Page Table jk	Index pe	r {Xj} to Xk	and Set	Xl Right	
Thi cen Xkı the	s local priv tral memory, and shall s search.	ileged in shall re et Regist	struction sh turn the fin er Xl Right	all searc al index according	h the Page value to to the re	e Table in Register esults of
The the a d sub	entry searc System Virt escription o paragraph 2.	hed for w ual Addre f the for L.5.3 of	ithin the Pa ss {SVA} con mat for an S this specifi	ge Table tained in VA in an cation•	shall be Register X Registe	defined by Xj. For r. see
The by psu Len The the the	Page Table the Virtual edo-randomiz gth {PTL}, i ner describe Page Table PTL, shall purpose of Page Table.	shall be Addressin ed {hashe n order t d in subp Address { be concat determini	searched in g Mechanism. d}, in conju o obtain a n aragraph 3.5 PTA} interpr enated to th ng the first	the manne Thusn t nction wi ominal in .2.1 of t eted as e is nomina location	r normall he SVA sh th the Pa dex value his speci qual to D l index v to be se	y employed all be ge Table in the fication. , modulo alue for arched in
Beg sea ent Con in fic	inning with rched, {with ry which doe tinue bit eq the manner d ation.	this loca the nomi s not cor ual to lŋ escribed	tion the Pa nal index va respond to t up to a max in subparagr	ge Table lue incre he SVA bu imum of 3 aph 3.5.2	shall be ased by & t does co 2 entries .2 of thi	linearly for each ntain a searched} s speci-
Whe in ass and thr	n a Page Des Register Xj ociated with Register X1 ough L3.	criptor c is found that ent Right sh	orresponding the index i ry shall be all be set i	to the S nto the P transferr n all 32-	VA initia age Table ed to Reg bit posit	lly containe which is ister Xk ions <sub>1</sub> 32
Whe a F tai Con the par	n the Page T age Descript ned in Regis tinue bit eq index into ed shall be ries searche	able sear or which ter Xjŋ { ual to O the Page transferr d shall b	ch terminate corresponds whether the or performir Table associ ed into Regi e transferre	s as a re to the SV terminati g a maxim ated with ster Xj a d to Regi	sult of n A initial on result um of 32 the last nd the co ster X1 R	ot finding ly con- s from a comparisons] entry com- unt of ight.

APPRO

2.6.

DOCUMENT				SECTION			······	
NC	R			CONTR	ol data	FILE	THIS	REPLACES
	ADVANO	ED SYSTER	AS LABO	DRATORY	·	DATE Dec.	9, 1974	Sept. 30, 197
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	1,45	145

#### 2.6.3 Global Privileged Mode

This class of instructions shall be permitted to execute only when the processor is in global privileged mode. If an instruction in the global privileged mode class attempts execution when the processor is not in global privileged mode a Privileged Instruction Fault shall be detected, execution of that instruction shall be inhibited, and the corresponding program interruption shall occur.

Global privileged mode shall exist whenever the processor is executing instructions from a segment whose Segment Descriptor defines that segment as a global privileged executable segment. See 3.3.1.1

2.6.3.1 | Interrupt Processor per {Xk}.

155 jk

The execution of this global privileged class instruction shall send an external interrupt to one or more other processors via their central memory ports. The processors shall be identified by the central memory port number to which they are connected.

The interrupting processor shall send the contents of Register Xk Right to central memory. Central memory shall then send an external interrupt to the processor[s] on those ports whose port numbers, plus 32, correspond to the bit positions, which are set within Register Xk Right. When the interrupting processor has two ports connected to the same memory {See Figure 1.3-1}, a "switch" shall select the port used to transmit the contents of Register Xk Right to central memory along with the "interrupt" function .{See 2.10.1.1 for "switch" definition}

When the interrupting processor has two ports connected to independent memories {See Figure 1.3-3} the state of Bit OD of Register Xk shall select the port used to transmit the contents of Register Xk Right to central memory along with the "interrupt" function. When Bit OD is clear, Port D shall be used; when Bit OD is set, Port 1 shall be used.

A serialization function shall be performed before this instruction begins execution. That is execution of this instruction shall be delayed until all previous central memory accesses on the part of the interrupting processor are complete.



DOCUMENT	· · ·	SECTION				
NCP		CONTROL DATA	FILE	THIS	REPL	ACES
ADVAN	CED SYSTEMS LAB	ORATORY	DATE Sept.	30, 1974	May 31,	1974
APPROVED	APPROVED	APPROVED	PAGE	146	346	

2.6.4 Monitor Mode

NGR/GDG PRMATE

This class of instructions shall be permitted to execute only when the processor is in monitor mode. If an instruction in the monitor mode class attempts execution when the processor | is not in monitor mode, an Instruction Specification error shall be detected. Execution of that instruction shall be inhibited, and the corresponding program interruption shall occur.

Monitor mode shall exist whenever the processor is in the state defined by the Monitor Exchange Package. The address contained in the Monitor Process State Register shall point to the Monitor Exchange Package.

Note: No single operation code shall be confined to Monitor mode execution. However, sub-operation codes for the instructions defined in 2.6.5 are confined to Monitor mode according to the descriptions contained within that paragraph of this specification.

DOCUMENT				SECTION						
NC	R			CONTR	ROL DATA	FILE	THIS	RE	PLACE	<u>s</u>
	ADVANCED SYSTEMS LABORATORY						9, 1974	Sept.	30 ı	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	147		147	

#### 2.6.5 Mixed Mode

This class of instructions shall include those instructions whose mode is dependent on a parameter selection within the instruction. Depending on the value of the parameter, the mode of the instruction shall be non-privileged, local privileged, global privileged, or monitor. The description of each instruction shall define which parameter selects the mode and how the selection is made.

2.6.5.1 Branch to {P} displaced by 2\*0 and alter Condition Register per jk. 134 ik0

-

This instruction shall test the value of a selected bit in the Condition Register. The j field selects the bit number within the Monitor Condition Register or within the User Condition Register depending on the k field. The k field shall also determine the branch decision and Condition Register bit alteration as follows:

- k = D·or B, if bit j of the Monitor Condition Register is set clear it and take a branch exit.
- k = 1 or  $9_1$  if bit j of the Monitor Condition Register is not set, set it and take a branch exit.
- k = 2 or A<sub>1</sub> if bit j of the Monitor Condition Register is set take a branch exit.
- k = 3 or B<sub>1</sub> if\_bit j of the Monitor Condition Register is not set<sub>1</sub> take a branch exit.
- k = 4 or C, if bit j of the User Condition Register is set, clear it and take a branch exit.
- k = 5 or D<sub>1</sub> if bit j of the User Condition Register is not set<sub>1</sub> set it and take a branch exit.
- k = L or E, if bit j of the User Condition Register is set, take a branch exit.
- k = 7 or F₁ if bit j of the User Condition Register is not set; take a branch exit.

DOCUMENT		·	SECTION				
NC	R	· · ·	CONTROL DATA	FILE	THIS	REPLACE	S
	ADVANO	ED SYSTEMS LAE	BORATORY	DATE Dec.	9, 1974	Sept. 30	1974
APPROVED	ASL	APPROVED	APPROVED R CDC	PAGE	148	148	

Normal exit - When the test of bit j does not satisfy the branch condition as specified by the k field of this instruction, a normal exit from this instruction shall be performed. A normal exit from this 32-bit instruction shall consist of adding 4 to the rightmost 32 bits of the PVA contained in the P Register, with the sum returned to the P Register's rightmost 32 bits.

<u>Branch Exit</u> - When the test of bit j satisifes the branch condition as specified by the k field of this instruction, a branch exit from this instruction shall be performed. A branch exit shall consist of expanding the Q field from the instruction to 3L bits by means of sign extension, shifting these 3L bits left one bit position with a zero inserted on the right, and adding the 32 bit result to the rightmost 32 bits of the PVA contained in the P Register with the sum returned to the P Register's rightmost 32 bits.

<u>Monitor and Privileged Mode</u> - Some values of the k field of this instruction shall cause this instruction to be a Monitor or Nonprivileged instruction as follows:

k	Mode
D or B D or 9 D or 9 D or 8 D or 8	Monitor Monitor Non-privileged Non-privileged
4 or C 5 or D 6 or E 7 or F	Non-privileged Non-privileged Non-privileged Non-privileged

NGR/GOG PRIMATE

Unless the processor is in monitor mode when execution is restricted to monitor mode, an Instruction Specification Error shall be detected, execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

DOCUMENT				SECTION			
NC	2			CONTROL DATA	FILE	THIS	REPLACES
A	DVAN	CED SYSTE	MS LABO	DRATORY	DATE Dec.	9, 1974	Sept. 30, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	149	1.49

#### 2.6.5.2 Copy

This group of instructions shall provide the means to copy an X Register to/from a state register. The state register shall be addressed by the contents of the rightmost & bits fbits 5L through L3J of Register Xj Right. The list which follows shall define the address assigned to each state register and the bit number location of the register within a word. State registers with addresses in the range AD through BF shall be read-only with respect to the processor, although the Service Processor may read and write them. State Registers with addresses in the range CD through FF shall be read or written from the Service Processor only.

Some implementations of this GDS may not use separate flip flop registers. Some state registers may be held in central memory even when they are in active use. For such cases these copy instructions shall make state registers held in central memory appear to operate as copy instructions and not as load or store instructions.

Unless the processor is in Monitor mode when execution is restricted to Monitor mode, an Instruction Specification error shall be detected, execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

Unless the processor is in the appropriately privileged-mode when execution is restricted to local or global privileged mode, a Frivileged Instruction error shall be detected, the execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

See Table 2.6-1 for register definitions.

Note: Multiple Address assignments have been specified for certain Registers so that, by properly choosing the appropriate address, the contents of a single X Register may be used as both the address and data value for the purpose of copying into such Registers.



DOCUMENT		SECTION							1
		CON			THIS			REPLACES	, ,
NC	R	CON		FILE					
	ADVANCED SYSTEMS LAB	ORATORY	1	DATE Feb•	28,	1975	Dec	. 9 <sub>7</sub> 1974	
APPROVED	APPROVED ASL NCR	APPROVED	CDC	PAGE	15	0		150	
Register <u>Number</u>	<u>Register Name</u>		Positio <u>an X Re</u>	n in q	Pos an <u>Pkq</u>	ition i Exchang {word/	n e Bits	Write <u>Mode</u>	-
00-01 02-03 04 05 06	Critical Frame Flag On Condition Flag Debug Index Debug Mask Register User Mask Register Reg	ister	6 56-6 59-6 48-6			3/00-7 3P/77- 5/07 5/07 5/00	·07 ·15 ·5*	Unprivile	geo
20-23 24 25 26 27 28 29	Trap Enables Trap Pointer Debug Pointer Keypoint Mask Keypoint Code Keypoint Class Number Process Interval Timer		62-6 16-6 16-6 48-6 32-6 60-6 32-6			2/14-1 35/16- 36/16- 1/00-1 9,10/0 7/04-0 11,12/	5 63 5 10-15 17 700-1	Local Privilege 5	d
40	Processor Test Mode		**			Proces	sor	Global Privilege	d
60	Processor Fault Status		**			Proces	sor	. ↓	
80 81 82 83 84 85 85	Monitor Mask Register Job Process State Poin Page Table Address Page Table Length Page Size Mask System Interval Timer One Megahertz Counter	ter	48-6 32-6 32-6 56-6 57-6 32-6 00-6			4/00-1 Proces	i5 sor	Monitor	
AD A1 A2 A3 A4 A5 A4 A5 A5 A5 A5 A5 A7 A8	Processor Identificati Monitor Process State Monitor Condition Regi User Condition Registe Untranslatable Pointer Model Dependent Flags Model Dependent Word Segment Table Length Segment Table Address Base Constant	on Pointer ster r	40-4 32-4 48-4 48-4 48-4 48-4 52-4 32-4 32-4			Proces ↓ 5/00-1 5/00-1 34/16- 15/00- 34/16- 34/16- 34/16- 34/16- 34/16- 34/16- 34/16- 34/16- 34/16- 34/16- 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00-1 15/00	sor 5 5 15 15 15 15 00-1 00-1	Non-Writab by processor "Copy" 5 5 5	le
CT CD	P Register Environment Control		00-6 *	3 **		0/00-6 Proces ↓	3 sor	Service Processor only	

DOCUMENT SECTION REPLACES THIS CONTROL DATA CR FILE DATE ADVANCED SYSTEMS LABORATORY Feb. 28, 1975 Dec. 9, 1974 APPROVED APPROVED APPROVED PAGE ւՏւ 151 ASL NCR CDC

# a. Copy to Xk per {Xj} l3Djk

This instruction shall copy the contents of the state register addressed by the contents of Register Xj into Register Xk. The address assignments and bit locations shall be those defined in Table  $2\cdot b - 1$  The Xk Register shall be cleared before the state register is copied into it.

This instruction shall be a non-privileged instruction.

b. Copy from Xk per {Xj} l3ljk

> This instruction shall copy the contents of Register Xk into the state register addressed by the contents of Register Xj. The address assignments and bit locations shall be defined in Table 2.5.1 Several of the registers can not be written into by this instruction, as previously described in this subparagr.ph.

Monitor and Privileged Mode - This instruction shall have its mode determined by the state register address contained in Register Xj as follows:

Mode	State Register Number
Unprivileged	00 through lF
Local privileged - Test Mode Global privileged - Test Mode	20 through 3F 40 through 7F
Monitor Non-writable by processor "Copy"	80 through 9F A0 through BF
Service Processor only	CO through FF

Bits D through DL are permanently set.
 Processor model dependent.

Table 2.6-1 Register Definitions for "Copy" instructions.





DOCUMENT			S	ECTION					
NC	R			CONTROL DATA	FILE	THIS	R	EPLACE	S
	ADVANO		MS LABO	RATORY	DATE Dec.	9, 1974	Sept.	30 1	1974
APPROVED	ASL	APPROVED	NCR	PPROVED	PAGE	152	ľ	52	

2.6.5.3. Purge Buffer k of Entry per {Xj} 138 jk

> Operation - The Purge Buffer instruction shall invalidate entries in the Map and Cache buffers. The purge may invalidate all entries in a buffer, invalidate all entries in a buffer which derive from a given segment, invalidate all entries in a buffer for a given page, or invalidate all entries in a buffer for a given 512 byte block. Register Xj shall contain the required address information, either System Virtual Address {SVA} or Process Virtual Address {PVA}.

An SVA shall contain the Active Segment {ASID} in bits IL through 31 of Register Xj. A PVA shall contain the Segment number {SEG} in bits 20 through 31 of Register Xj. Bits 32 through L3 shall contain the Byte Number {BN} for either an SVA or a PVA. The rightmost 9 bits of the BN shall be ignored and assumed to be zeros since the smallest purgeable portion of a buffer shall be a 512 byte page or a 512 byte block of a larger page. Proportionately more rightmost bits of the BN shall be ignored and assumed to be zero as page size becomes larger than the 512 byte

16 20	32	55	<u>ь</u> з
SEG	BN	V////	
DIZA	BN	V/////	

The value of k shall determine the buffer to be purged a the range of entries to be purged, and the type of addressing used to determine the range of entries to be purged. The definition of k follows.

- k=O, Purge all entries in Cache which are included in the 512 byte block defined by the SVA in Xj.
- k=l, Purge all entries in Cache which are included in the ASID defined by the SVA in Xj.

DOCUMENT				SECTION					
NC	Б	<u></u>		CONT	ROL DATA	FILE	THIS	RE	PLACES
				2					
ADVANCED SYSTEMS LABO				ORATORY		DATE Dec.	9, 1974	 _Sept.	30, 197
APPROVED		APPROVED		APPROVED		PAGE			
	ASL		NCR		CDC		153	1 1.	53

k=2, Purge all entries in Cache.

- k=3, Purge all entries in Cache which are included in the 512 byte block defined by the PVA in Xj.
- k=4>7 Purge all entries in Cache which are included in the SEG defined by the PVA in Xj.
  - k=8, Purge all entries in Map which are included in the page defined by the SVA in Xj. The size of the page involved shall be determined by the contents of the Page Size Mask Register.
  - k=9. Purge all entries in Map which are included in the ASID defined by the SVA in Xj.

K=A→F - Purge all entries in Map.

For k = 0, 1, 7,  $3 \rightarrow F$  this instruction shall be a local privileged instruction. It shall be non-privileged for all other values of k.

A serialization function shall be performed before this instruction begins execution and again when it completes execution. Execution of this instruction shall be delayed until all previous accesses to central memory on the part of this processor, are completed. Fetching or execution of subsequent instructions shall be delayed until all central memory accesses due to this instruction are completed.

The implementation of this instruction shall be processor model dependent in that some processor models may not have a Map and/or Cache buffer and they may invalidate more than the required buffer entries. A processor which does not have a Cache shall execute this instruction as a no operation instruction when cache purges are called for by this instruction. Likewise, a processor which does not have a Map shall execute this instruction as a no operation instruction when map purges are called for by this instruction. The processor model dependent specifications shall fully define these model dependent charactistics.





DOCUMENT				SECTION							
MAG			····	CONTR	OI DATA	Critic .	THIS		F	REPLA	CES
	3					FILC					
ADVANCED SYSTEMS LABORATORY						DATE Sept.	30 m 3	1974	May	31,	1974
APPROVED		APPROVED		APPROVED		PAGE					
	ASL		NCR		CDC		154		1 1	54	

### 2.7 Program Monitoring

2.7.1 Performance Monitoring

Performance of the overall software/hardware system shall be monitored via the insertion of Keypoint instructions at "key" points in the software. Each Keypoint instruction shall be identified by its class and by its code within each class. Keypoint classes and keypoint codes shall be assigned such that system performance data shall be determined from the order and frequency of the occurrence of keypoint instructions of various classes and codes.

Two methods of gathering the keypoint data shall be provided. The first method shall be via software internal to the processor. The second method shall be via an external hardware device. See paragraph 2-10-3 of this specification.

## 2.7.1.1 Keypoint Software Recording

Software Recording of keypoint data shall be based on the occurrence of a trap whenever the keypoint class number in the keypoint instruction matches a mask bit in the keypoint trap mask register. The trap routine shall record the keypoint class number, keypoint code and the time. Another routine shall subsequently analyze the data gathered by the keypoint trap routine to produce the system performance data.

# 2.7.1.2 Keypoint Hardware Recording

NGR/GDG PRMATE

Hardware recording of keypoint data may be accomplished via an external hardware device which shall record the keypoint events as they occur. Each time a keypoint instruction is executed the hardware keypoint recorder may record the keypoint class number, keypoint code and time.

Hardware keypoint recording gives minimum interference to program execution since the keypoint event data can be recorded without a trap taking place. The CPU shall provide a signal to the keypoint monitor device indicating that a keypoint instruction is being performed. The CPU shall also supply the keypoint monitor device with the keypoint class and keypoint code for the keypoint instruction being performed.

DOCUMENT				SECTION						<i></i>
			CONTROL					REPLACES		
		CUNTRUL	FILE							
ADVANCED SYSTEMS LABORATORY				DATE	70	וולםר	Mau 21.	1970		
APPROVED		APPROVED		APPROVED		PAGE	501	11.4	ILIAY JIJ	
	ASL		NCR		CDC		155		1,55	

2.7.2 Debug

2.7.2.1 Debug List

The format of a Debug List entry is:



where DC is the Debug Code, BN {LOW} is the byte number of the beginning of the contiguous field in memory to which the Debug Code applies. BN {HIGH} is the byte number of the last byte in the contiguous field in memory to which the Debug Code applies, and SEG is the process segment number to which the Debug Code applies.

Debug List entries shall be aligned on word boundaries.

The Debug List shall not be longer than 32 entries {64 words} in length. Entries beyond 32 shall be ignored.

The matching of BN {LOW} and BN {HIGH} shall be against the address of the leftmost byte of a piece of information only; whether it is a word, halfword, byte string, or L-bit instruction. The matching shall include the end points. That is:

BN {LOW}  $\leq$  Address  $\leq$  BN {HIGH}.

The first entry in the Debug List shall be at the PVA contained in the Debug List Pointer Register {see 2.5.2.23}. Position within the Debug List during a scan shall be kept track of by the Debug List Index Register {see 2.5.2.22}.

2.7.2.2 Debug Code {DC}

The DC bit assignments are:

Bit D: Data Read, first address of string - applies to all central memory accesses that are defined as read accesses for purposes of access protection.



DOCUMENT		SECTION		
NCR		CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEMS LAB	ORATORY	DATE Dec. 9, 1974	Sept. 30, 1974
APPROVED	APPROVED	APPROVED	PAGE 156	156

Bit 1: Data Write, first address of string-applies to all central memory accesses that are defined as write accesses in the memory protection system.

Bit 2: Instruction Fetch

Applies to all central memory accesses that are defined as an execution access in the memory protection system. Note that the instruction fetch from memory will have already occurred.

# Bit 3: Branching instruction

Applies to branch and return instructions which, when executed will result in a branch exit to the next instruction. The address bracket shall apply to the address of the instruction branched to.

# Bit 4: Call instruction

Applies to the occurrence of either Call instruction finstruction reference number 115 or 1163. The address bracket shall apply to the address of the called procedure.

# Bit 5: End of list

Denotes that this is the last entry in the Debug List

More than one bit may be set in a DC entry. The End of List DC {bit 5} shall be interpreted after all other bits in the same DC have been interpreted and acted upon.

#### 2.7.2.3 Debug Operation

The Debug List shall be scanned after instruction fetch but prior to instruction execution, provided traps are enabled, the Debug Mask bit in the User Mask Register is set, one or more bits in the Debug Mask Register are applicable to the instruction to be executed, and the End of List Seen Flag in the Debug Index Register is clear.

When the Debug Scan in Progress flag is clear, the Debug List shall be scanned by reading the first word from the Debug List in central memory at the PVA specified by the contents of the Debug List Pointer Register. After the first word of the Debug List has been read, the Debug Scan in Progress flag in the Debug Index Register shall be set and each successive word from the Debug List shall be read by incrementing the L-bit word-index



DOCUMENT		SECTION			
NC	2	CO	NTROL DATA	THIS	REPLACES
A	DVANCED SYSTE	MS LABORATOR	Y D	ATE ec. 9, 1974	Sept. 30, 197
APPROVED	APPROVED	NCR	CDC	AGE 157	157

field contained in the Debug Index Register by one, and referencing the Debug List at the PVA specified by the initial contents of the Debug List Pointer Register, modified in its rightmost 3P-bit positions by the addition of the zero-extended, righmost L-bits of the Debug Index Register.

The Debug Index Register, contained in bit positions DD through D7 of word 36 in the Exchange Package, shall be formatted as follows:



When one or more bits contained in the Debug MaskRegister are set and are equal to one or more of the corresponding leftmost 5 bits of the Debug Code contained in the first word of a doubleword entry in the Debug List, and one or more of the appropriate PVAs associated with the instruction's execution are contained within the address bracket defined by the corresponding double word entry from the Debug List, the Debug bit in the User Condition Register shall be set, the execution of the instruction shall be inhibited and a trap interrupt shall occur. Moreover, when the End of List bit in Debug Code is set or the 32nd double word entry from Debug List has been scanned, the End of List Seen Flag contained in the Debug Index Register shall be set.

The second word of the double word Debug List entry which causes a trap interrupt shall be identifiable by the value of the rightmost L-bits of the Debug Index Register and the PVA contained in the Debug List Pointer Register.

The Debug Index Register shall also provide the means for properly initiating, resuming and terminating Debug Scan operations, {particularly when an instruction's execution has been inhibited by one or more program interrupts occurring on the one or more immediately preceding fetches of the associated instruction]. Thus, the clearing of the Debug Index Register shall occur, conceptually, at the completion of each instruction's execution for which a Debug Scan has immediately preceded that execution.



For the purpose of establishing central memory access validation, each central memory access performed for the pur-pose of reading a word from the Debug List as a part of a Debug Scan operation, shall be a read type access.

DOCUMENT		SECTION			
NCR	······································	CONTROL DATA	FILE	S REPLAC	ES
ADVAN	CED SYSTEMS L	DATE Feb 28-	1975 Sept. 30	, 197i	
APPROVED	APPROVED	APPROVED	C LSC	3 158	

2.8 Interrupts

There shall be two classes of interrupts. One class shall be called an Exchange Interrupt. The other class shall be called a Trap Interrupt.

Exchange interrupts shall <u>normally</u> originate from bits in the Monitor Condition Register and shall cause an exchange operation from Job Mode to Monitor Mode to occur. The Monitor Mask Register shall enable selected conditions in the Monitor Condition Register to generate an exchange interrupt.

Trap interrupts shall <u>normally</u> originate from bits in the User Condition Register and shall cause a trap operation to occur. The User Mask Register shall enable selected conditions in the User Condition Register to generate a trap interrupt.

# 2.8.1 Monitor Condition Register

The Monitor Condition Register shall contain Lb bits. Each bit, when set, shall indicate that a particular condition has occurred in the processor or that the processor has been informed of an event which occurred external to itself.

When a bit in the Monitor Condition Register is set and the processor is in Job Mode, an Exchange interrupt shall occur if the associated bit in the Monitor Mask Register is set.

When a bit in the Monitor Condition Register is set and the processor is in Monitor Mode, a Trap Interrupt shall occur if the associated bit in the Monitor Mask Register is set, the Trap Enable Flip-Flop is set, and Trap Enable Delay is clear.

Table 2.8-1 shall define the bit number assignments for the Monitor Condition Register and the action to be taken for each bit under various circumstances.

A Monitor Condition Register bit once set, shall remain set until cleared by a master clear, by a "Branch and alter Condition Register" instruction {reference number 1343, provided the instruction has specified that the bit shall be cleared, or by alteration when the Condition Register is held in an Exchange Package in central memory.

Each bit in the Monitor Condition Register is defined in the sections which follow.



DOCUMENT		SECTION		
		CONTROL DATA	THIS	REPLACES
		and the second second		
ΔΟΛΑΝΟ	CED SVSTEMS I AR	OBATORY	DATE	
			February 28-197	5 Dec. 9- 1974
APPROVED	APPROVED	APPROVED	PAGE	
ASL	NCR	CDC	1,59	159

		Action taken when Condition <u>occurs</u>				
Monitor Condition			Monitor	Mode		
or Mask Bit Number	Monitor Condition Name	Job Moden Mask Bit Set	Trap Enabled *	Trap Disabled		
00 02 03 04 05 06 07	Processor Malfunction Memory Malfunction Real Address Out of Range Instruction Specification Error Address Specification Error Invalid Segment Access Violation Environment Specification Error	Exchange Exchange Exchange Exchange Exchange Exchange Exchange Exchange	Тгар Тгар Тгар Тгар Тгар Тгар Тгар Тгар	Halt Halt Halt Halt Halt Halt Halt Halt		
08 09 10 12 13 13 14 13	External Interrupt Page Table Search Without Find System Call System Interval Timer Ring Number Zero Outward Call/Inward Return Software Error Log Trap Exception	Exchange Exchange Exchange Exchange Exchange Exchange Exchange Exchange	Trap Trap Trap Trap Trap Trap Trap Trap	Stack Halt Stack Stack Halt Halt Stack Halt		

Halt - Stop processor. SP can intervene and restart processor. Stack - Test for opportunity to Trap or Exchange, each instruction fetch Job Mode, Mask Bit Clear - Same as Monitor Mode, Trap Disabled \* Trap Enabled - See 2.8.1 for the definition of "Trap Enabled"

Table 2.8-1

Monitor Condition Register and Mask Register Bit Definitions



DOCUMENT		· ·		SECTION							
				CONTROL	DATA	FILE	THIS		1	REPL	ACES
	2 م			A second second	• • • • •						
ADVANCED SYSTEMS LABORATORY					Sept.	30 ,	1974	May	31,	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	160			160	·

#### 2.8.1.1 | Processor Malfunction

The processor malfunction bit in the Monitor Condition Register, if set, shall indicate that a condition has been detected in the processor which is not indicated by other Condition Register bits. These conditions shall include the following:

- a. Power failure imminent
- b. Excessive temperature
- c. Other processor model dependent conditions is specified in the processor model dependent specification.

The PVA which shall be stored when a Processor Malfunction interrupt occurs shall point to the instruction whose execution was not completed because of the Processor Malfunction.

#### 2.8.1.2 Memory Malfunction

The memory malfunction bit in the Monitor Condition Register, if set, shall indicate that a condition has been detected in a central memory unit which is used by this processor but is not indicated by other Condition Register bits. These conditions shall include the following conditions.

- a. Address, data transmission, or function parity errors on central memory accesses from this processor.
- b. Non-correctable central memory data parity errors on central memory accesses from this processor.
- c. Power failure imminent in central memory
- d. Excessive temperature in central memory

The PVA which shall be stored when a Memory Malfunction interrupt occurs shall point to the instruction whose execution was not completed due to the Memory Malfunction.

2.8.1.3 | Real Address Out of Range

The real address out of range bit in the Monitor Condition Register, if set, shall indicate that the real address used for central memory access by this processor is for a central memory address which is not physically accessable by the processor. See 3-1-3.

The PVA which shall be stored when a Real Address Out of Range interrupt occurs shall point to the instruction which made the





central memory access to the address which is out of range.

2.8.1.4 | Instruction Specification Error

The instruction specification error bit in the Monitor Condition Register, if set, shall indicate that one of the following errors has occurred.

- Length Specification errors as described in paragraph 2.2.9 and subparagraphs 2.2.1.3, 2.3.2.3, and 2.3.4.5 and 2.2.10.
- b. Type Specification errors as described in paragraph 2.3.3 as well as all type combinations, other than those defined as valid, for the instructions described in each subparagraph of paragraphs 2.3.4 through 2.3.7.
- c. Field Descriptor errors resulting from combinations, other than those defined as valid, for each of the instructions described in subparagraphs 2.3.5.1 through 2.3.5.4.
- Instruction Specification errors as described for the Calculate Subscript instruction in subparagraph 2.3.5.5.
- Execution of a Program Error instruction as described in subparagraph 2-6-1-1.
- f. Execution of a Monitor Mode operation when the processor is not in Monitor mode. See 2.6.4 and 2.6.5.

The PVA which shall be stored when an Instruction Specification Error interrupt occurs shall point to the instruction with the faulty specification.

2.8.1.5 Address Specification Error

The address specification error bit in the Monitor Condition Register, if set, shall indicate that an attempt was made to use an improper address. Improper addresses shall include:

- a. The address modulus defined for specified instructions or specified registers is not met. See 2.6.1.2 through 2.6.1.5.
- b. Other address bit{s} defined as zero{s} for specified instructions or specified registers are not zero{s}. See
- 3.2.1.3. The PVA which shall be stored shall point to the instruction which made the central memory access that caused the Address Specifica-

tion interrupt to occur.

2.8.1.6 Invalid Segment

The invalid segment bit in the Monitor Condition Register, if set,



JA	CONTROL D	ATA FILE	REPLACES	NG
A	DVANCED SYSTEMS LABORATORY	DATE Sept. 30, 1974	May 31, 1974	
PROVED	APPROVED APPROVED APPROVED NCR	CDC 162	765	APPROVED
	shall indicate that a PVA could memory address for one of the f a. Segment table length exce b. Invalid segment descripte	I not be translated ollowing reasons. reded. See 3.3. or element. See 3.	into a real 3.1.1.	
	The PVA which shall be stored f shall point to the instruction access which resulted in the Ir	or an Invalid Segm which attempted th avalid Segment Cond	ent interrupt e central memory ition.	2.8.1.
8.1.7	Access Violation			
	The access violation bit in the shall indicate that the request cause it did not have the requi violations shall be detected for access situations. See section details.	Monitor Condition red memory access w red access permiss or the following ce a 3.6 of this speci	Register, if set, as blocked be- ion. Access ntral memory fication for	
	<ul> <li>a. Read central memory when read is not within read read b. Write central memory when write is not within write</li> <li>c. Attempt to execute when execute is not within exe</li> <li>d. Call via a code base poir section segment. See 2-b</li> <li>e. Call from a process beyor</li> <li>f. Key/lock violations. See of key/lock violations.</li> </ul>	read access is not ing limits. write access is n ering limits. execute access is n ecute ring limits. ter which is not i 1.2. d the call ring li e section 3.6.3.2	granted or ot granted or ot granted or n a binding mit. See 2.6.1.2. for the definition	2.8.1.
	The PVA which shall be stored w occurs shall point to the instr memory access which attempted f mechanism.	when an Access Viol ruction which made to violate the acce	ation interrupt the central ss protection	2.8.1.
8.1.8	Environment Specification Error	<b>-</b>		
	The environment specification of if set, shall indicate that an vironment during a trap operat Pop instruction. Environmenta detected for the following reas	error bit inthe Cor error was detectec ion, a Return instr l specification err sons.	dition Register in the en- ruction, or a rors shall be	
	a. The Code Base Pointer's A for a trap operation. So b. The new DSP pointer is no DOMNOTIC a Return or Pol	External Procedure ee 2.8.6. ot equal to the old o instruction. See	bit is not set I PSA pointer for 2.L.l.4 and	NGD

#### SECTION REPLACES 2 THIS CONTROL DATA FILE Low Photo A DATE ADVANCED SYSTEMS LABORATORY \$ept. 30, 1974 May 31, 1974 APPROVED APPROVED PAGE ASL 163 1P3 NCR CDC The PVA which shall be stored when an environment error interrupt occurs shall point to the instruction which caused environment specification error or to the instruction which would have been executed had the trap interrupt, associated with the environment specification error, not occurred. External Interrupt

The external interrupt bit in the Monitor Condition Register if set, shall indicate the presence of an interrupt from another processor. (The recipient processor may read a message in central memory to determine who the calling processor is and the purpose of the external interrupt.)

The PVA which shall be stored when an External Interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred.

2.8.1.10 Page Table Search Without Find

The page table search without find bit in the Monitor Condition Register, if set, shall indicate that the requested page table entry was not found during the linear search of the page table which begins at the "hashed" entry address and ends a maximum of 32 entries later. Thus, the system virtual address could not be mapped into a real memory address. See 3.5.2.

The PVA which shall be stored for a Page Table Search Without Find interrupt shall point to the instruction which attempted the central memory access which resulted in the Page Table Search Without Find condition.

### 2.8.1.11 System Call

The system call bit in the Monitor Condition Register, if set, shall indicate that a process has executed an Exchange instruction {reference number 120} which caused an exchange interrupt from job process state to monitor process state. This bit shall not be set by an Exchange instruction going from monitor process state to job process state. See 2.5.1.5.

The PVA which shall be stored for a system call interrupt shall point to the instruction which would have been executed if the interrupt had not occurred.

DOCUMENT	· · · ·	S	SECTION				
NCR	· · ·		CONTROL DATA	FILE	THIS	REPL	ACES
ADVANCED SYSTEMS LABORATORY					30, 1974	May 31,	1974
APPROVED	APPROVED	NCR		PAGE	164	1,64	

#### 2-8-1-12 | System Interval Timer

The system interval timer bit in the Monitor Condition Register, if set, shall indicate that the System Interval Timer has decremented to a count equal to zero. See 2.5.3.3.

The PVA which shall be stored when a  $^{\rm S}$ ystem Interval Timer interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred.

# 2-8-1-13 Ring Number Zero

The ring number zero bit in the Monitor Condition Register, if set, shall indicate that the ring number of a PVA is equal to zero. A ring number equal to zero shall mean that the pointer has not been linked.

The PVA stored when a Ring Number Zero interrupt occurs for a Call instruction shall point to the call instruction which attempted the central memory access which resulted in the Ring Number Zero condition. See 2-6-1-2-

The PVA stored when a Ring Number Zero interrupt occurs for a "Load A" instruction shall point to the mext instruction which would have been executed if the interrupt had not occurred. See 2.2.1.5 and 2.2.1.7.

#### 2.8.1.14 Outward Call/Inward Return

The outward call/inward return bit in the Monitor Condition Register, if set, shall indicate that an outward call or an inward return has been attempted by the processor. An outward call shall have been attempted if the call instruction attempts a call to a procedure with a ring number larger than the ring number of the procedure which contains the call instruction. An inward return shall have been attempted if the return instruction attempts a return to a procedure which contains the ring number smaller than the ring number of the procedure which contains the return instruction. See 2.6.1.2 and 2.6.1.4.

The PVA stored when an Outward Call/Inward Return interrupt occurs shall point to the instruction which attempted the outward call or inward return.



# 2.8.1.15 | Software Error Log

The software error log bit in the Monitor Condition Register, if set, shall indicate the need for software to log the occurrence of errors which the hardware has detected and corrected. These error conditions shall include:

- a. The central memory corrected error register{s} is full. This error register{s} logs corrected errors in central memory for the port{s} used by this processor.
- b. Other processor model dependent errors shall be specified in the appropriate processor model dependent specification.

The PVA which shall be stored when a Software Error Log interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred.

#### 2.8.1.16 | Trap Exception

The trap exception bit in the Monitor Condition Register, if set, shall indicate that a fault was detected during the trap interrupt operation. The fault detected shall be indicated by setting the appropriate bit in the Monitor Condition Register. Thus at least one other Monitor Condition Register bit shall be set whenever the trap exception bit is set.

The PVA which shall be stored when a trap exception interrupt occurs shall be the PVA of the instruction which would have been executed had the trap interrupt, associated with the trap exception, not occurred.

## 2.8.2 Monitor Mask Register

The Monitor Mask Register shall be used by the system to enable an exchange interrupt to occur when the processor is in job mode and a bit in the Monitor Condition Register is set. There shall be an individual bit in the Monitor Mask Register for each bit in the Monitor Condition Register.

Table 2.8-1 defines the Monitor Mask Register bit numbers as well as the action that shall take place for each bit in the Monitor Condition Register under various circumstances.

2.8.3 User Condition Register

The User Condition Register shall contain 16 bits. Each bit, when set, shall indicate that a particular condition has occurred



DOCUMENT		SECTIO	N				DOCUM	IENT
NCF	3		CONTROL DATA	FILE	S	REPLACES	N	CR
· A[	OVANCED SYS	TEMS LABORAT	ORY	DATE Sept. 30-	1974	May 31, 1974		ADV
APPROVED	APPROVED	NCR	CDC	PAGE	6	166	APPROV	/ED
	in the pro a trap in Enablemen flip flop and the U Condition	cessor. Whe terrupt shall t of a trap i is set, the ser Mask Regi Register bit	n a bit in occur if t nterrupt sh Trap Enable ster bit wh is set.	the User the trap i all inclu Delay fl tich corre	Conditi nterrup de - t ip flop sponds	on Register sets t is enabled. the Trap Enable is not set to the User	2.8	•3•3
	Table 2.8 Condition various e	-2 shall defi Register and nvironments.	ne the bit the action	number as to be ta	signmen ken by	ts for the User each bit in		
-	A User Con cleared b Register" has speci when the central m	ndition Regis y a master cl instruction fied that the Condition Reg emory.	ter bit onc earı by a " {reference bit shall ister is he	e set st 'Branch ar number 13 be cleare ald in an	all rem d alter 43 whe d or b Exchang	ain set until Condition In the instruction y alteration Package in	)n	
	Each bit which fol	in the User C Low.	ondition Re	egister is	define	ed in the sectior	ıs	ller
5.8.3.1	Privilege	Instruction	Fault					Cor
	The privi ister, if has occuri	leged instruc set, shall i red.	tion fault ndicate tha	bit in th at one of	ne User the fol	Condition Reg- lowing faults		Bit Nun
	a. An a in o priv b. An a tion 2.6	attempt was m other than lo vileged execu attempt was m n in other th 3.	ade to exec cal privile table mode ade to exec an global p	ute a loc ged execu See 2.6 ute a glo privilegeo	al priv utable m utable m bal pri d execut	vileged instructi node or in global vileged instruc- cable mode. See	ion I	
	The PVA wh caused the	ich shall be Privileged	stored sha Instruction	all point Fault ir	to the iterrupt	instruction whic to occur.	:h	
2.8.3.2	Unimplemen	nted Instruct	ion				· .	
	The unimp if set, sl is not imp execution bit is pro in the app	emented inst all indicate lemented in in that proc cessor model propriate proc	ruction bit that an in a particula essor model dependent cessor mode	in the l struction process The in and shall depende	lser Con operat or mode plement be ful ent spec	dition Register ion code which l has attempted ation of this ly specified ifications.		ــــ ۱
	The PVA w	vich shall ho	stored sha	11 noint	to the	Unimplemented		

which caused the interrupt to occur.

DOCUMENT			SECTION	1					
			-t			THIS		REP	LACES
NCR				CUNTRUL DATA	FILE				
		ED SVSTEMS I AF			DATE				
	ADIAN		ONAT		Feb.	28- l	975	Dec. 9	<u>, 1974</u>
APPROVED		APPROVED	APPROV	ED	PAGE				
	ASL	NCI	۱	CDC		167		167	

Free Flag

The free flag bit in the User Condition Register, if set, shall indicate that this process shall take immediate note of a sitation which occurred when this process was not in active exeution.

A process' free flag shall normally be set in the process' ex-change package when the exchange package is in central memory. In this way, a system process shall gain the object process' immediate attention the next time the object process begins active execution.

The PVA which shall be stored shall point to the instruction which would have been executed if the Free Flag interrupt had not occurred.

		Action taken when Condition <u>occurs</u>				
User Condition			Trap Dis	abled		
or Nask Bit Number	User Condition Name	Trap Enabled **	Job Mode	Monitor Mode		
00* 01* 02* 03* 04* 05* 05* 05*	Privileged Instruction Fault Unimplemented Instruction Free Flag Process Interval Timer Inter-ring Pop Critical Frame Flag Keypoint Divide Fault	Тгар Тгар Тгар Тгар Тгар Тгар Тгар Тгар	Exchange Exchange Stack Stack Exchange Exchange Stack Stack	Halt Halt Stack Stack Halt Halt Stack Stack		
04 09 10 12 12 13 14 14	Debug ∨ Arithemtic Overflow Exponent Overflow Exponent Underflow F. P. Loss of Significance F. P. Indefinite × Decimal Loss of Significance × Invalid BDP Data	Тгар Тгар Тгар Тгар Тгар Тгар Тгар Тгар	N/A Stack Stack Stack Stack Stack Stack Stack Stack	N/A Stack Stack Stack Stack Stack Stack Stack		

- \*Mask bit is permanently set Halt Stop Processor. SP can intervene and restart processor. Stack Test for opportunity to Trap or Exchange. each instruction fetch. N/A Not Applicable. Debug condition cannot occur when Traps are disabled. (However. once Debug Trap occurs. condition bit should be reset by software prior to re-enabling Trap. Eachdage
  - \*\* See 2.8.3 for the definition of "Trap Enabled"

Table 2.8-2

P D D User Condition Register and Mask Register Bit Definitions

DOCUMENT		SECTION			DOCUMENT		SECTION			
NG	2	CONTROL	DATA FILE	REPLACES	NG	3	C	ONTROL DATA	THIS	REPLACES
A	DVANCED SYSTEMS	LABORATORY	DATE Sent. 30, 197	4 May 31, 1974	A	DVANCED SYS	STEMS LABORATO	RY	DATE Sente 30a 1974	H May 31, 1974
APPROVED	APPROVED	APPROVED	PAGE CDC 168	168	APPROVED	APPROVED	APPROVED	CDC	PAGE 169	169
2.8.3.4	Process Interval The process int if set, shall in decremented to The PVA which s which would hav rupt had not oc	al Timer cerval timer bi ndicate that t zero. See 2.5 shall be stored ve executed if ccurred.	it in the User Con the process interv 5.3.2. Shall point to t the Process Inter	dition Register al timer has he instruction val Timer inter-	8.5.3.5	Divide Fau For the de criptions The PVA wh in which t	ult efinition of thi in subparagraph nich shall be st che divide fault	s conditi s 2.2.2.4 ored shal occurred	ion, see the in 4, 2.2.2.9 and 11 point to the 5.	struction des- 2.3.3.1. instruction
2.8.3.5	Inter-ring Pop   The inter-ring   shall indicate   in one ring wit	pop bit in the that an attemp th a Pop instru	e User Condition R ot was made to "po uction freference	egisterı if setı p" a stack frame number 1181 ex-	2.8.3.9	Debug For the de in section	efinition of thi 1 2.7.2.	s condit	ion, see the de	bug description
2-8-3-6	ecuting in a di The PVA which s which attempted Critical Frame	fferent ring. shall be stored the inter-rir Flag	See 2.6.1.5. d shall point to t ng pop.	he Pop instruction		The PVA which cause of this de part of the shall be de struction	nich shall be st sed the Debug in efinition an ins ne execution of considered part	ored sha terrupt truction that inst of the ex	ll point to the to occur. {For fetch shall be truction and a xecution of the	instruction the purposes considered branch taken branch in-
	The critical fr if set, shall i "return" from, The PVA which s tion or the Pop from, a critica	rame flag bit i indicate that a a critical sta shall be stored o instruction w l stack frame	in the User Condit an attempt was mad ack frame. See 2. d shall point to t which attempted to	ion Register, e to "pop", or 6.1.4 and 2.6.1.5. he Return instruc- "pop," or "return"	2.8.3.10	Arithmetic For the de criptions through 2 The PVA wh which woul	2 Overflow 2 finition of thi in subparagraph 2 2 9 2 3 3 3 3 1 ch shall be st d have been exe	s condit: s 2.2.2.3 and 2.4.6 ored shal cuted if	ion, see the in 1 2.2. 11 point to the the Arithmetic	struction des- instruction Overflow trap
2.8.3.7	Keypoint The keypoint bi indicate that a See section 2.7 The PVA which s which would hav occurred.	t in the User selected keyp and subparag hall be stored been execute	Condition Registe point instruction raph 2.6.1.7. I shall point to t d if the keypoint	rı if setı shall has been executed. he next instruction interrupt had not	2.8.3.11	interrupt Exponent ( For the de subparagra The PVA wh which woul interrupt	had not occurre Overflow affinition of thi aph 2.4.1.3 and hich shall be st d have been exe bad not occurre	d. s condit: 2.4.1.6. ored shal cuted if	ion, see the de item a. Ll point to the the Exponent 0	scriptions in instruction verflow trap
					2.8.3.12 ( 	Exponent l For the de subparagra	Inderflow finition of thi aphs 2.4.1.3 and	s conditi 2.4.1.6	ion, see the de , item a.	scriptions in
NGR/E	DG PRIVATE	- 1 1			NGR//G	DG PBN				

.

4

OCUMENT		SECTION		•	•	DOCUMENT		SECTION			
NGE		CO	NTROL DATA	THIS	REPLACES		Ð	I	CONTROL DATA	THIS	REPLACE
			DATE						1291 94100N	DATE	
AD	VANCED SYSTEM	VIS LABORATOR	Y De	c. 9, 1974	Sept. 30, 1974		ADVANCED SYS	STEMS LABORAT	DRY	Sept. 30, 1974	May 31 - 1
PPROVED	ASL	NCR	CDC	170	170	APPROVED	ASL	NCR	CDC	171	171
	The PVA which which would h interrupt had	n shall be sto nave been exec d not occurred	ored shall p uted if the d.	oint to the Exponent Ur	instruction nderflow trap	· ·	Register. interrupt	A User Mask from occurrin	bit when no g.	ot set shall dis	able a tra
2.8.3.13	Floating Poir	nt Loss of Sig	gnificance	· · · · · ·			defines t	-2 defines the he action that ition Register	shall tak	e place for each	bit in the es. Bits
	For the defir 2.4.3.1 and E	nition of this 2.4.3.3.	s condition	see subpara	graph 2.4.1.6.		through D interpret	6 of the User ed as equal to	Mask Regis ones.	ter shall be und	onditional
	The PVA which which which would h	n shall be sto nave been exec	ored shall p cuted if the	oint to the Floating P	instruction oint Loss of	2.8.5	Exchange Int	errupt Operati	on		
2.8.3.14	Significance Floating Poir	trap interru	ot had not o	ccurred.			Exchange int   a change fro	cerrupts shall om a Job Proces	be that cl ss state to	ass of interrup the Monitor Pr	ts which ca ocess state
<b>P.A.</b> 7.15	For the defir and 2.4.1.6. The PVA which which would h trap interrup Decimal Loss	nition of this item b. h shall be st have been exe pt had not occ of Significat	s condition ored shall p cuted if the curred. nce	see subpara oint to the Floating P	graphs 2.4.1.3 instruction oint Indefinite		The Monitor tains only t provide for The hardware processor is shall be cau identified a	Process state the most basic subsequent act s shall disabl s in the monit used by those l as exchange in	shall cont operations tion on exc further e or process pits in the terrupt cor	ain a small pro necessary to r change interrupt exchange interru state. Exchang condition Regi ditions in Tabl	gram which ecognize a condition pts while e interrup sterswhich cs2.8-1 ar
	For the defir The PVA whick which would b ficance trap	nition of thi h shall be st have been exe interrupt ha	s condition ored shall p cuted if the d not occurr	see paragra oint to the Decimal Lo ed•	ph 2.3.3. instruction ss of Signi-		The exchange central memo package sha when the pro activate one	e package {see bry at separat 11 be used to bcess is activ e process and	Figure 2.5 e locations establish t ated. An e activate a	5-2} shall be co s for each proce the environment exchange operati second process	ntained in ss. The ex for each pu on shall du
2.8.3.16	Invalid BDP For the defin	Data nition of thi	s condition	see paragra	ph 2.3.3 and		The exchange the current establishing it from its	e operation sh process state g the environm central memor	all consist into its o ent for the v location:	t of moving the central memory l e next process s s.	environmen ocations a tate by mo
· · · · · · · · · · · · · · · · · · ·	subparagraph The PVA which which would b	2.3.3.3. h shall be st have been exe	ored shall p cuted if the	oint to the Invalid BDI	instruction P Data		The number a state is fully speci	of items in th active shall b fied in the pr	e exchange e processo ocessor mod	package held ir ^ model depender del dependent sp	registers t and shal ecificatio
2.8.4	User Mask Reg	gister	curreu.				The PVA stor for each con	red in the P R ndition that c	egister pom an cause an	rtion of the Exc n exchange inter	hange Pack
	The User Mask permit a traj Register is s Register is s the Trap Enal bit in the Us	k Register sh p interrupt t set₁ provided set₁ the Trap ble Flip-flop ser Mask Regi	all be used o occur wher the corresp Enable Dela is set. Th ster for ead	by the user a bit in t bonding bit ay Flip-flop here shall b th bit in th	processes to he User Condition in the User Mask is clear, and e an individual e User Condition		2.8.3}. The exchange in that the PV instead.	same definiti terrupt is for A shall be sto	on for the ced to beco red in the	PVA stored shal ome a trap inter Current Stack F	l apply where a second se
	DE PRIMAT					NGR	7GDG PRIV	MTE			

DOCUMENT			-	SECTION								
NCR				CONT	CONTROL DATA FILE RE					REPLA	PLACES	
			MS LABO	ORATORY		DATE Sept.	30,	1974	May	31,	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	145		1	172		

2.8.5.1 Job Process to Monitor Process Exchange

The hardware shall perform the following steps when doing a Job Process to Monitor Process exchange.

- a. Store the current job process state exchange package in central memory beginning at the address contained in the job process state pointer register.
- b. Disable Exchange interrupts.
- c. Load the monitor process state exchange package from central memory, beginning at the address contained in the monitor state pointer register, into the processor environment registers.

Exchange interrupt conditions which occur in the monitor process state while traps are enabled shall be trapped.

Exchange interrupt conditions which occur in the monitor process state while traps are disabled shall be held until traps are enabled, in which case, a trap shall be taken; or held until an exchange has been made back to a job process state, in which case an exchange interrupt shall be taken. For those cases in which continued processor execution is impossible or likely to destroy information, the processor shall halt. The SP may then take appropriate action such as terminating the job and/or removing the processor from the system.

See Tables 2.8-1 and 2.8-2 for the definition of how the conditions are handled under various circumstances.

#### 2.8.5.2 Monitor Process to Job Process Exchange

INGUG PRIVINTE

The hardware shall perform the following steps when performing a monitor process to job process exchange, {See 2.6.1.6}.

- a. Store the monitor process state exchange package in central memory beginning at the address contained in the monitor process state pointer register.
- b. Enable exchange interrupts
- C. Load the job process state exchange package into the processor environment registers from central memory beginning at the address contained in the job process state pointer register.

<u>Notes</u>: The monitor process shall establish the next job process for execution by loading the job process state pointer register with the central memory location of the next job's exchange package.

DOCUMENT		SECTION		· · · · · · · · · · · · · · · · · · ·	
NC	2	CONTR	OL DATA	THIS	REPLACES
A	DVANCED SYSTE	MS LABORATORY	DA Se	τε pt. 30, 1974	May 31, 1974
APPROVED	APPROVED	APPROVED NCR	CDC PA	<sup>GE</sup> 173	173

#### 2.8.5.3 External Interrupt

External interrupts are inter-processor interrupts which shall cause an interrupt to occur in the processor which receives such a signal. The purpose of the external interrupt shall be to permit efficient inter-processor communication.

Messages shall be passed between processors via central memory Refer to the IPLOS GDS for details.

External interrupts shall be generated by the "Interrupt Processor per j and {Xk} Right" instruction {Reference number 122}. See 2.6.3.1.



DOCUMENT		SECTION			DOCUMENT
		CONTROL DAT	THIS	REPLACES	NG
NG	K			-	
	ADVANCED SYSTEMS LA	BORATORY	Sept. 30, 1974	May 31, 1974	
APPROVED	APPROVED ASL NC	R CD	PAGE	174	APPROVED
.8.6	Trap Interrupt 0pe	ration			
	Trap Interrupts sh instruction to an	all be accompli external proced	shed by simulatin lure•	g a Call	
	A Trap Frame shall subparagraph 2.5.4 shall be used to s cedure.	be established .l of this spec tore the "envir	l in the manner de ification. This onment" of the "t	scribed in Trap Frame rapped" pro-	
	Code Base and Bind the PVA contained "{Ai} plus &*D" as fdescribed in subp the Trap Interrupt	ing Section Poi in the Trap Poi utilized by th aragraph 2.6.1. shall simulate	nters shall be o'n nter Register in e explicit Call i 2 of this specifi	tained by using place of the nstruction, cation, which	
	All exception cond Call instruction exceptional condit the Condition Regi	itions which re shall result in ions shall set ster.	sult from the sim an Exchange Inte the "Trap Excepti	ulation of the rrupt• Such on" bit in	2.8.7
	The Call instructi described in 2.6.1 plished as follows in Register AO, sh sult shall be stor Top of Stack point the "trapped" proc	on shall be sim •2 with steps i • The Dynamic all be increase ed into the pro er correspondin edure•	ulated by means o and k omitted an Space Pointer ini d by 264 fdecimal cess' Exchange Pa g to the ring of	f the sequence d step b accom- tially contained } and the re- ckage as the execution of	
	Unless the Code Bas to a one, an Envir the Trap Interrupt or a processor hal	se Pointer's Ex onment Specific shall be inhib t shall occur.	ternal Procedure ation Error shall itied, and an Exc {See Table 2.8-1	bit is equal be detected hange Interrupt }.	
	The trap operation the occurence of a software after the cleared. See parag	shall be disab trap. The tra condition caus graph 2.5.2.20.	led by hardware in p operation may be ing the trap has b	mmediately upon e re-enabled by been sensed and	
	All bits in the Con interrupts shall ca circumstances descr	ndition Registe ause a trap int ribed in Tables	rs which are iden errupt when set, 2.8-1 and 2.8-2.	tified as trap under the	

DOCUMENT

APPROVED

NGR/GDG PRIVATE

2.8.6

DOCUMENT			SECTION		
NC	R		CONTROL DATA	THIS	REPLACES
	ADVANCI	ED SYSTEMS LA	BORATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	ASL	PPROVED	R CD	PAGE 175	175

User processes shall have control over whether a user condition will cause a trap, via the User Mask Register. Bits in the User Mask Register when set shall permit corresponding User Condition bits to trap. Several of the User Mask Register bits shall be permanently set and are specified in section 2.8.4.

Trap Conditions which occur when traps are not enabled shall in some cases become exchange interrupts. {Also when the processor is in Monitor mode, the processor shall halt.} Table' 2.8-2 defines how each User Condition bit is handled for these circumstances.

The PVA stored in the P Register portion of the Current Stack Frame save area, for each condition that can cause a trap interrupt, is defined in each Condition Register bit definition in paragraphs 2.8.1 and 2.8.3.

### Multiple Interrupts

When more than one bit is set in the Condition Registers {Monitor and User} the following priority shall be observed:

- a. Exchange interrupts shall be serviced before trap interrupts.
- b. Within either type of interrupt, the priority listed in Table 2.8-3 shall be observed.

Priority group 3 in Table 2.8-3 specifies the priority which shall be used in testing for conditions within this group. The first condition found within this group shall cause testing for lower priority conditions to terminate.

NGR/GDG PRIVATE

DOCUMENT				SECTION					
NC	R	· · · · · · · · · · · · · · · · · · ·	<b>4</b>	CONTROL DATA	FILE	THIS	RE	PLACES	
	ADVANO		MS LABO	DRATORY	DATE Dec.	9, 1974	Sept.	30,	197
APPROVED	ASL	APPROVED	NCR	APPROVED CDC	PAGE	176	17	6	

Priority Group	Condition Register Bit	Group Characteristics
. l.	Processor Malfunction Memory Malfunction Real Address Out of Range	Mid-execution faults
2a.	System Interval Timer Software Error Log External Interrupt Free Flag Process Interval Timer	Between Commands Not Instruction Generated
26.	System Call Keypoint Arithmetic Overflow Exponent Overflow Exponent Underflow F.P. Loss of Significance F.P. Indefinite Decimal Loss of Significance Invalid BDP Data	Between Commands Instruction Generated
3.	Instruction Specification Error Address Specification Error Invalid Segment Access Violation Environment Specification Error Page Table Search without Find Ring Number Zero Outward Call/Inward Return Trap Exception Privileged Instruction Fault Unimplemented Instruction Inter-ring Pop Critical Frame Flag Divide Fault Debug	Instruction Generated Pre-tested before execution.

Table 2.8-3 Condition Registers Bit Groupings

[Highest priority at top of Group 3, lowest priority at bottom of Group 3, except where otherwise specified by individual instruction descriptions]



DOCUMENT				SECTION							
				CONTR			THIS		F	EPLAC	ES
NC	NCR			CUNTR	UL DATA	FILE					
	ADVANO	CED SYSTEM	IS LABO	RATORY		DATE Feb•	28,	1975	Sept.	30 -	1974
APPROVED		APPROVED		APPROVED		PAGE	1				
	ASL		NCR		CDC		715			177	

#### 2.9 Buffers

Two buffers to increase processor performance may be included in the processor. These buffers are described in the following sections. The existence, size, performance, and organization of these buffers shall be processor model dependent.

#### 2.9.1 Map Buffer

The Map Buffer shall be a high speed memory used to eliminate repeated references to the segment tables and the page table.

Map size, operation and entry replacement algorithm shall be processor model dependent.

#### 2.9.2 Cache Buffer

The Cache Buffer shall be a high speed memory which shall be used to reduce the access time to central memory for words which are used more than once.

Cache size, operation, and entry replacement algorithm shall be processor model dependent.

# 2.10 Interfaces

#### 2.10.1 Central Memory

The processor central memory interface shall be compatible with the central memory interface specified in 4.1.3 & 4.2 of this specification. Compatible shall mean that all signals and operations shall be provided as specified in 4.1.3 & 4.2 except that transmitted signals become received signals and vice versa.

2.10.1.1 Processor Central Memory Port Selection

Each processor shall provide the means for accommodating two ports to central memory as previously described in paragraph 1.3.3 of this specification.

a. When these two ports are connected to independent memories, as illustrated in Figure 1.3-3 of this specification, the processor central memory port used for any given central memory access shall be determined by the state of bit 01 of

DOCUMENT		SECT	TION					
NCR			CONTROL DATA	FILE	THIS	RE	PLACES	3
ADVA	NCED SYSTEMS	LABOR	ATORY	Feb.	28, 1975	Sept.	30,	197
APPROVED		NCR	ROVED	PAGE	177.1			

the Real Memory Address, {See 3.1.3}, as used for the central memory access. If the bit is set, port 1 shall be used. If the bit is clear, port 0 shall be used.

Note: When used in this manner, bit D1 of the Real Memory address {RMA} shall not be transmitted to central memory.

b. When only a single port is present, as well as when two ports are connected to the same memory according to the illustration in Figure 1.3-1 of this specification, a "switch" shall select the port to be active at any given point in time. Moreover, the RMA shall be neither translated nor modified in the manner described in item a.of this subparagraph.

Note: At a minimum, the state of this "switch" shall be controlled by the service processor, {SP}.

DOCUMENT				SECTION							
NCR				CON	ITROL DATA	THIS		R	REPLACES		
A	DVAN	CED SYSTE	MS LAB	ORATOR	· · · · ·	DATE Feb•	28, 1975	Sept.	30,	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	178	1	178		

## 2.10.2 Service Processor

The Service Processor [SP] Interface shall carry the fundamental signals which are necessary for control, maintenance, and initialization of the processor. The SP Interface shall be identical for upper IPL Processors P2, P3 and P4.

For redundancy, each processor shall contain two Service Processor Interfaces, a primary and a backup. A "switch" shall select one and only one of the interfaces to be active at any given point in time.

The following capabilities shall be included:

- Master Clear
- Start {Processor}
- Halt {Processor}
- Read Registers
- Write Registers
- Write Control Memory
- Read Control Memory
- Clear Selected Error

Additional information to be supplied at a later date.

2.10.3 Performance Monitoring

The performance monitoring interface shall provide the following information with respect to keypoint {See 2.6.1.7 and 2.7.1.2}:

Keypoint	Code	Number	4	bits
Keypoint	Code		35	bits
Keypoint	Data	Ready	l	bit

In addition to providing keypoint data, the objectives for the performance monitoring facilities are as follows:

 A single external device for the acquisition of performance monitoring data.

DOCUMENT				SECTION					
NC	R	<u>_,                                     </u>		CONTROL DATA	FILE	THIS	F	REPLAC	ES
	ADVANO		S LABO	DRATORY	DATE Feb•	28, 1975	Sept.	30,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	178.1			

- b. A single software system for the analysis of performance monitoring data thus acquired.
- c. A single interface to both IPL Hardware and IPL Software.

d. Hardware/Firmware implementation: Two 32-bit Counters All events independently selectable into each counter Exchange Package bits to enable counting 8-bit op-code and 8-bit op-code mask

e. Model-independent events {with the exception of Phase I IPL}:

Number of central memory references Number of exchange jumps Number of page faults Number of external interrupts Number of Map misses Number of Segment Table references Number of Page Table references Number of executions of a masked op-code Number of BDP result fields less than 9 bytes Number of BDP result fields greater than & bytes Time - 1 M hertz Free-running counter Number of Instruction issues. Number of central memory operand read references Number of central memory operand write references

f. Model-dependent events:

Number of Branches out of stack

Number of Branches in stack

Number of Instruction "block" references

Number of minors waiting for central memory Number of minors waiting for result conflict resolution

Number of Cache read references; search.

Number of Cache read references; find.

First Level/Second Level Cache monitor selection.



DOCUMENT		SECTION		
NAR		CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEMS LAB	ORATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED	APPROVED	PAGE 179	179

#### 3-D VIRTUAL MEMORY MECHANISM

#### 3.1 General Description

IPL central memory shall be addressed by means of virtual memory addresses. This section concerns itself with the definition formation and translation of virtual memory addresses as well as the access protection mechanisms provided in IPL systems.

#### 3.1.1 Levels of Addresses

Within IPL systems, three levels of central memory addresses shall be recognized: <u>Process virtual address</u> {PVA} <u>system</u> <u>virtual address</u> {SVA}, and <u>real memory address</u> {RMA}.

Each process virtual address {PVA} shall consist of three major components: A segment number {SEG}, a byte number {BN} and a ring number {RN}. The process virtual address shall be local to a process and shall be translated into a global, system virtual address {SVA} by means of the process segment table. The translation process shall consist of converting the process segment number {SEG} into the system's active segment identifier {ASID} and checking the appropriate access controls to the segment.

To address central memory, the system virtual address [SVA] shall be further translated into the real memory address [RMA] through the <u>system page table</u>. Each paged segment shall be divided into <u>pages</u> and shall be allocated into real memory accordingly.

#### 3.1.2 Address Components

The process virtual address {PVA} shall consist of a segment number {SEG}, a byte number {BN} and a ring number {RN}. The RN shall be used for access control and the combination of the SEG and BN shall specify a byte address.

The system virtual address {SVA} shall consist of an active segment identifier {ASID} and a byte number {BN}. Within the SVA, the BN shall be further divided into subfields. The BN shall consist of a page number {PN} and a page offset {PO}.

DOCUMENT				SECTION	•					
NG	)			CONTROL DATA	FILE	THIS			REPL	ACES
				CONTRACTOR	DATE					
		SED STSTEMS		JAIONT	Sept	<b>.</b> 30 -	1974	May	31,	1974
APPROVED		APPROVED		APPROVED	PAGE					
	ASL		NCR	CDC		180			790	

The concepts of segment and page are discussed in the following sub-paragraphs.

### 3.1.2.1 Segments

In IPL systems, data and programs shall be organized into units consisting of segments. Each segment shall be defined to be a contiguous bit-string of information with a maximum length less than or equal to 2<sup>31</sup> bytes. An instruction {or datum} shall be identified {addressed} by the segment name to which it belongs and the byte name within the segment where it is located. The segment shall be defined to be the basic unit of information sharing among different processes. In order to retain a level of flexibility in naming, each process shall identify a segment with its own [process] segment number. The 12-bit process segment number shall be translated into a 16-bit system {global} segment identifier, called the active segment identifier {ASID}, by means of the process segment table. The process segment table shall effectively define the process virtual addressing space. The 12-bit process segment name shall limit the maximum number of addressable segments by a process to 4096.

The Lb-bit active segment identifier {ASID} shall consist of a segment name used by the system to identify each segment currently active in the system. To each active segment, one and only one ASID shall be assigned even though it might correspond to more than one process segment number. From the perspective of the system software, the ASID shall provide a "short" name for the more permanent segment {file} name used in the IPL information storage subsystems. The translation from the permanent name to the "short" ASID shall be accomplished by the software.

3.1.2.2 Pages

To facilitate mapping segments into real memory, and to enable management of the very large central memories envisaged for the IPL, the segments shall be subdivided into <u>pages</u>. Page sizes shall vary between a minimum of 512 bytes and a maximum of 54k bytes. [Note: for Phase I IPL the maximum page size shall be &k bytes]. In any given processor, the page size shall be fixed. Within each page, addressing shall be performed to the byte. The total hierarchy then, shall be:





DOCUMENT			SECTION		
NCR			CONTROL DATA	THIS	REPLACES
ADVA	NCED SYSTE	MS LAB	DRATORY	DATE Sept. 30, 1974	Mav 31, 1974
APPROVED	APPROVED		APPROVED	PAGE	
A	SL	NCR	CDC	181	181



of 16 million bytes {24 bits of RMA}.

# 3.1.4 Access Protections

Having established an environment in which many users may share code and data it is a requirement that a suitable protection mechanism be provided so as to insulate the individual users from each other. Four facilities are provided to guarantee interprocess and intraprocess protection. The interprocess protection shall be achieved via the process segment table which defines the address space of a process. The intraprocess protection shall be achieved by means of ring and key/lock facilities. Within the process address space, segments shall be organized into a privileged hierarchy according to the ring numbers associated with each of those segments. Ring one shall be the most privileged ring while ring 15 shall be the least privileged ring.

In general, a procedure executing in a particular ring shall have access to code and data in that ring and in any ring outside, {having a greater ring number than}, its own. Access to inner rings can only be made through carefully controlled entry points. The key/lock facility shall be used to partition the process address space into several subspaces. In general, a procedure executing in a partition with a given key/lock shall have controlled access to the code and data of other partitions having different key/locks. When both key/lock and ring facilities are used, the process address space shall be organized with a vertical privileged hierarchy complemented by horizontal partitions.

3.2 Process Virtual Address

The following paragraphs define the format of the process virtual address and the logical algorithms used for translating the process virtual address into the system virtual address.

#### 3.2.1 Format

The <u>process virtual address</u> [PVA] shall constitute the effective address presented by a program {process} to address the central memory. The formation of the PVA shall be determined by the instruction repertoire and the manner in which the various fields





Figure 3.1-1: Address Component Hierarchy

It must be noted, however, that in general, users shall refer only to a segment and a byte number within a segment. Pages shall be transparent to the user in much the same way that central memory banks shall be transparent to users in real memory.

# 3.1.3 Real Memory Address

The Real Memory Address {RMA} shall be defined as a 32-bit byte address with the leftmost position referred to as the sign bit according to the following format:



The actual central memory size shall be a system installation parameter. Addressing central memory with an RMA which exceeds the actual size of central memory, or with a negative RMA, shall generate a Real Address Out of Range interrupt.

Phase I IPL shall be size-limited to a Maximum Real Memory {RMA}

NGR/GDG PRIMATE

DOCUMENT				SECTION						
NC	P		I	CONTROL DATA	FILE	TH	5	R	EPLAC	S
	ADVANO	CED SYSTEM	IS LABO	DRATORY	DATE Feb.	28,	1975	Sept.	30,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 上日	Э			183	

from each instruction shall be used to form the effective address. The format of the PVA shall be as follows:



## 3.2.1.1 Ring Number

The <u>ring number</u> {RN} shall consist of a four bit field contained in bit positions 16 through 19 of each PVA. It shall be used for access validation as discussed in section 3.6.

RN shall also be used as a special flag such that a ring number of zero, {RN = D} shall denote an unlinked Pointer. See 2.8.1.13.

#### 3.2.1.2 Segment Number

The <u>segment number</u> {SEG} shall consist of a 12-bit field contained in bit positions 20 through 31 of each PVA. It shall be used to identify a single segment from all other segments addressable by the process.

# 3.2.1.3 Byte Number

The byte number {BN} shall consist of a 32-bit field contained in bit positions 32 through b3 of each PVA. It shall specify the byte location {or displacement} within a segment. Bit position 32 of each PVA shall constitute the sign bit of the BN field and must be in the zero state. In the one inegative} state: this bit shall generate an Address Specification interrupt at the time it is used to address central memory.

#### 3.3 Process Segment Table

The process virtual address shall be translated into the system virtual address by means of the <u>process segment table</u>. The <u>process segment table</u> shall be specified by two values: the segment table address (STA) and the segment table length (STL). The STA shall represent the real address of the first entry of the process segment table. Each entry within a segment table shall be 64-bits long and shall be accessed by indexing the STA with the appropriate segment number. The STL, plus one, shall represent the number of usable entries in the associated segment table. The segment number, which is applied as an index to the STARmust be less than or equal to the value of the

DOCUMENT				SECTION				
NC	R			CONT	ROL DATA	FILE	THIS	REPLACES
	ADVAN	CED SYSTE	MS LAB	ORATORY		DATE May	31, 1974	
APPROVED	ASI	APPROVED	NCB	APPROVED	CDC	PAGE 1.A.4		

STL. The process segment table shall effectively define the process virtual address space. The maximum number of entries which may be contained in a segment table shall be 4096.

#### 3.3.1 Segment Descriptors

Each of the L4-bit entries contained in the segment table shall be referred to as <u>segment descriptors</u> and shall be formatted as follows:







DOCUMENT		1	SECTION		
NCR			CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEM	IS LABO	RATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED	NCR		PAGE 185	185

# 3.3.1.1 Control Fields

The & control bits contained in each segment descriptor. {bit positions DO through D7. shall be grouped into 4 2-bit fields referred to as VL. XP. RP. and WP. Each of these four groups shall be decoded and translated as follows:

<u>VL</u>		<u> </u>	
00	Invalid Entry	00	Non-Readable Segment
01	{Reserved}	01	Read Controlled by Key/lock
<b>1</b> 0	Regular Segment	10	Read Not Controlled by Key/
II.	Cache By-Pass Segment	77	lock Binding Section Segment-Read not Controlled by Kev/Lock
<u>XP</u>		WΡ	
00	Non-Executable Segment	00	Non Writable Segment
0ľ	Non-Privileged Executable Segment	01	Write Controlled by Key/lock
10	Local Privileged Executable Segment	10	Write not Controlled by Key/ lock
JJ	Global Privileged Executable Segment	7.7	{Reserved}

<u>Notes.</u> Binding Section Segments shall be created by the System software {Linker} and shall be used during the execution of Call instructions as described in Section 2.6 of this specification.

Read, Write and Execution privileges are described in Section 3.6 of this specification.

## 3.3.1.2 Access Validation Fields

The RL and R2 fields shall all consist of 4 bits each. GL shall be a 2-bit field and key/lock a b-bit field. These fields shall constitute inputs to the access control mechanism in order to perform access validation as described in Section  $\exists$ -b of this specification.

3.3.1.3 Active Segment Identifier

The active segment identifier {ASID} shall consist of a Lb-bit field and shall constitute a global name which identifies a single segment from all other segments currently active in the system.



DOCUMENT		SECTION		· · · · · · · · · · · · · · · · · · ·
NCR		CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEMS LAB	ORATORY	May 31, 1974	
APPROVED	APPROVED	APPROVED	PAGE	
ASL	NCR	CDC	186	

3.3.1.4 Conversion to System Virtual Address

The process segment table entries shall be used primarily to validate central memory accesses. However, they shall also be utilized to convert the PVA to a system virtual address {SVA}, by substituting a Lb-bit active segment identifier for the L2-bit process segment number. The formation of the SVA is illustrated in Figure 3.3-L.



- SYSTEM VIRTUAL ADDRESS
- Figure 3.3-1 Conversion of PVA to SVA

NGR/GDG PRIVATE

DOCUMENT SECTION REPLACES THIS CONTROL DATA FILE DATE ADVANCED SYSTEMS LABORATORY May 31, 1974 APPROVED APPROVED APPROVED AGE 188 ASL NCR CDC

# 3.4 System Virtual Address

This section specifies the format of the system virtual address and the logical algorithms used for translating the system virtual address into the real memory address. The <u>system virtual</u> <u>address</u> {SVA} shall represent a global address shared by all processes active in the system. An SVA shall consist of an active segment identifier {ASID} and a byte number {BN}. The format of an SVA shall be defined as follows:



#### 3.4.1 Active Segment Identifier

The <u>active segment identifier</u> {ASID} shall consist of a L4-bit field contained in bit positions L4 through 3L of the SVA. The ASID shall represent a global name that identifies the segment from all other currently active segments in the system. Two processes which are sharing a segment may have different {process} segment numbers {SEG} to address that segment, but must have the same ASID.

3.4.2 Byte Number

The <u>byte number</u> {BN} shall consist of a 31-bit field contained in bit positions 33 through b3 of the SVA. It shall specify the byte location {or displacement} within a segment.



DOCUMENT										
NC	R			CONTROL	DATA	FILE	THIS		REPLACES	
	ADVAN	CED SYSTE	MSLABO	RATORY		DATE May	31, 1	974		
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE 189				

Within the BN, the address translation mechanism shall further recognize two subfields: a page number  $\{PN\}$  and a page offset  $\{PO\}$ .

<u>Note</u>. It must be stressed that these subfields are recognized only by the address translation mechanism and are transparent to general programs.

# 3.4.2.1 Page Number

The <u>page number</u> [PN] field shall be variable in size and range from 15 to 22 bits, as determined by the page size of the system. The page size shall be fixed on a per installation basis and shall not vary while the system is running. The actual size of the page number field shall be contained as a mask in the page size mask register.

# . 3.4.2.2 Page Size Mask Register

The <u>page size mask register</u> shall be set such that its use against bits 48 through 54 of the SVA shall allow the separation of the page number from the page offset. Bit positions 33 through 47 of the SVA shall be automatically included in the page number, and bits 55 through b3 shall be automatically included in the page offset. The <u>page size mask</u> shall consist of 7 bits and shall represent a logical prefix vector with {7-U} ones, followed by U zeros, where the page size is  $2^U \times 512$  bytes. For example, U=2 yields a page size of  $2^{\{2+9\}}=2048$  bytes. The corresponding page size mask would be set to : "lill100."

# 3.4.2.3 Page Offset

NGR/GDG PRMATE

The <u>page offset</u> {P0} shall represent the displacement of the central memory location to be accessed relative to the page boundary. This field shall vary with the page size and range from 9 to 16 bits.

The formation of the page number and the page offset from the byte number and the page size mask is illustrated by Figure 3.4-1 as follows:



# <u>BYTE NUMBER</u>



Figure 3.4-1

Formation of Page Number and Page Offset



DOCUMENT			SECTIO	N						
NC	R			CONTROL DATA	FILE	THIS	3	RE	PLACE	s
	ADVANO	ED SYSTEMS LA	BORAT	ORY	DATE Feb•	28,	1975	Sept.	30 ,	1974
APPROVED	ASL	APPROVED	CR	VED CDC	PAGE	191		] ]	191	

#### 3.5 System Page Table

System virtual addresses shall be translated into real memory addresses by means of the system page table. The <u>system page</u> <u>table</u> shall be specified by two values: the page table address (PTA) and the page table length (PTL). The page table address shall represent the real address of the first entry of the system page table on an integral page table length boundary. Each page table entry shall consist of 64-bits. The desired entry in the page table shall be located by means of a combination of indexing and linear searching. The indexing value shall be obtained by hashing the S/PAGEID, which represents the combination of ASID and PN. Page table length shall consist of a mask which shall serve to force the index used to access the page table to be modulo the size of the table.

Page table length shall consist of & bits and shall also specify the length of the System Page Table as  $2^n \times 40^{\circ}$  Bytes for n=0.1,  $2_1 \dots 3^{\circ}$ . The minimum page table length shall be 4096 bytes and the maximum page table length shall be 1 million bytes.

The system page table size shall be determined by real central memory size and the page size, and shall usually be 2-4 times larger than the number of available page frames.

# 3.5.1 Page Descriptors

System page table entries shall consist of L4-bits each, and shall be referred to as <u>page descriptors</u>. Each page descriptor shall identify a page frame to be accessed as well as record usage of that page frame. Page descriptors shall be formatted as follows:

٧c	UM	SEGMENT/PAGE IDENTIFIER	{38} PH	HYSICAL ADDRESS {22}
0 1	З З	4	41 42	63



#### 3.5.1.1 Control Fields

The four control bits in positions OD through D3 shall be grouped into two 2-bit fields referred to as VC and UM. These fields shall be decoded and translated as follows:

#### <u>vc</u>

- 00 invalid entry, stop search
- Ol invalid entry, continue search
- 10 valid entry, stop search
- ll valid entry, continue search

# <u>um</u>

- 00 fresh page
- Ol {reserved}
- LO used but not modified
- Ll used and modified

The search control codes shall provide the means for controlling the search of the page table for the proper SVA. They shall specify whether the page table search shall be continued to the next page descriptor when no match for the SVA is found within the current page descriptor. The <u>used</u> and <u>modified</u> codes shall indicate whether the page table entry has been used for address translation, and when used, if the real memory location was modified.

# 3.5.1.2 Segment/Page Identifier {S/PAGEID}

The 38-bit Segment/Page Identifier field shall identify the System Virtual Address for the Page Descriptor Entry. It shall include the 1b-bit ASID and the 22-bit Page Number. For a system in which the page size is larger than \$12 bytes, i.e., Page Number less than 22 bits, zeroes shall be correspondingly added in the rightmost bit positions.

# 3.5.1.3 Physical Address

The 22-bit Physical Address shall be used as a physical Page Frame Address.


DOCUMENT				SECTION					
NC	R			CONT	ROL DATA	FILE	THIS	RE	PLACES
ADVANCED SYSTEMS LABORATORY					Feb.	28, 1975	Dec. 9	ղ 1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	13	19	3

When the page size is larger than 512 bytes, zeros must be present in the rightmost bit positions to obtain proper alignment. A 31bit physical address shall be obtained as a result of address translation.

3.5.2 Allocation of Page Descriptors

3.5.2.1 Location of a Page Descriptor in the Page Table.

In order to facilitate their retrieval when necessary, a Page Descriptor associated with a given page frame is located within the System Page Table according to the following fixed procedure. There is a pseudo randomizing function thashing function, H, which maps a 38-bit field into a Lb-bit field. This function is used to evaluate the <u>nominal</u> Page Descriptor location associated with a System Virtual Address {NOML{SVA}} according to the following algorithm.

NOML {SVA} = {H{ASID|PN}^{PTL|111111 }} }} GOOD See Fig. 3.5-2}

Where NOML is a 2D-bit byte displacement, ASID PN is the concatenation of ASID and PN of the System Virtual Address,

PTL is the Page Table Length Mask, "A" is a logical-AND, "|" denotes bit concatenation.

The NOML (SVA) is the displacement from the origin of the System Page Table (PTA). NOML (SVA) identifies the first L4-bit entry which is a candidate to be associated with the specified SVA. Successive candidates' displacement shall be obtained by adding eight (modulo Page Table Length) to the previous displacement.

3.5.2.2 Search for Page Descriptor in the Page Table

The Search for Page Descriptor Algorithm accepts as a parameter of a System Virtual Address and produces as a result either a physical address pointer to the proper Page Descriptor entry or a flag indicating No Descriptor Found. The search algorithm is described in the following pseudo program:

Search PD : COUNT = 1

J = NOML {SVA} L : K = {PTA}|J ENTRY = Page Descriptor {K}

if  $\{VC = DD\} \land \{NOT PRE-VALIDATED\}$  then go to 3

- if {VC = D1} A [NOT PRE-VALIDATED] then go to 2
- if {S/PAGEID = ASID PN} then go to 4

if {VC = 10} then go to 3



Note: "NOT PRE-VALIDATED" means that the page has not been previously found in the page table as part of the current instruction's execution.



2: if {COUNT = 32} then go to 3 else COUNT = COUNT+1

Set flag "No Descriptor Found"; return

4: return {ENTRY}

з:



3.5.2.3 Formation of the Real Memory Address {RMA}

to a real memory address is depicted in Figure 3.5-1. The algorithm to obtain the proper Page Descriptor in the System Page Table has been described in the previous subparagraphs.

The logical algorithm for translating a system virtual address

The dotted lines indicate the variations in field lengths which are introduced by the variable page size.

DOCUMENT			s	ECTION	·			
NC	R			CONTROL DATA	THIS		REPL	ACES
ADVANCED SYSTEMS LABORATORY					Sept. 30	1974	May 31,	1974
APPROVED	ASL	APPROVED	NCR	PPROVED	PAGE 195		19	5



Real Memory Address {RMA}

Figure 3.5-1

Translation of SVA to RMA

NGR/GDG PRIVAVE

DOCUMENT SECTION REPLACES THIS CONTROL DATA 0 EII C DATE ADVANCED SYSTEMS LABORATORY May 31, 1974 Sept. 30, 1974 APPROVED APPROVED APPROVED 196 ASL NCR CDC 196

### 3.6 Access Protection

Within IPL, the smallest unit of access protection which can be specified shall be a segment. Four mechanisms shall be provided to facilitate interprocess and intraprocess protections. The interprocess protection shall be achieved by means of the process segment table which shall define the address space of a process. Three facilities shall be provided to achieve intraprocess protection. Segment Descriptor control fields shall be used to specify whether Read. Execute or Write access to a segment is permitted. The ring structure shall be used to organize the segments into a privileged hierarchy according to the ring number associated with each of the segments. The key/lock facility shall be used to partition the process access space into several subspaces with only restricted access from one to the other. When both ring and key/ lock facilities are used. the process address space shall be organized with a vertical privileged hierarchy complemented by horizontal partitions.

#### 3.L.1 Access Control fields.

The Execute, Read and Write access to each segment shall be controlled by the XP, RP and WP fields of each associated Segment Descriptor. The format and descriptions of the fields are specified in paragraph 3.3.1.1 of this specification.

# 3.6.2 Ring Hierarchy

The ability to grant access rights to a particular segment is not sufficient control, and that mechanism is augmented by a technique governing intra-process control. This technique is an extension of the common two state isystem state and user state} machines. The IPL may operate in any of fifteen states. These states are rings of protection. In general, segments in the same ring have access to each other limited only by their prescribed access modes. However, communication between segments in different rings is carefully controlled. Passing control inwards ito a smaller ring number} is achieved by providing the callee with a gate through which the caller must pass. The most common example of this process occurs when a user calls on the operating system to perform a task. To ensure protection when returning from an outward call, both outward calls and inward returns shall result in interrupts and transfer of control to the operating system.

NGR/GOG PRIVATE

DOCUMENT			SE	CTION			
NC	R		<b>U</b>	CONTROL DAT	FILE	THIS	REPLACES
ADVANCED SYSTEMS LABORAT				ATORY	DATE Feb	28, 1975	Dec. 9, 1974
APPROVED	ASL	APPROVED		PROVED	PAGE	197	197

# 3.6.2.1 Execute Ring Bracket

It is frequently convenient to allow a segment to execute in several rings. This is accomplished by giving the segment an <u>execute</u> bracket. This bracket delimits the rings in which the segment may be executed - always provided that the segment has execute access granted by the XP field. The RL-R2 fields in the segment descriptor are used to denote the rings of which a segment may be a member.

#### Execute Access R1 ≤ P.RN ≤ R2

If a process is executing in a ring contained in the execute bracket of a segment, and control is transferred to that segment, then the ring of execution is unchanged, {See the Branch instruction description in sub-paragraph 2.2.3.6 of this specification}.

For the Call instruction, as described in sub-paragraph 2.6.1.2 of this specification, if the current ring of execution was greater than the ring bracket, it would be set equal to the greater ring number in the bracket, assuming the transfer of execution control is allowed.

#### 3.6.2.2 Read and Write Limits

The concept of executering bracket is extended to read and write protection. A process must be executing within the read or write limit of a segment, and appropriate access must have been granted for their operations to be executed. The conditions for reading and writing a segment are given below.

<u>Write Access</u>	Read Access
₽VA.RN < RL	PVA•RN € R2

Where the PVA.RN is the ring number contained in the A Register with which the access is being made.

3.6.2.3 Call Ring Limit {See 2.5.5 for Code Base Pointer Format}

When a procedure makes a call on another procedure executing in same or inner ring bracket, the right to make the call must first be validated, and the proper use of the gate must be checked. The

DOCUMENT				SECTION						
NC	R			CONTROL DATA	FILE	THI	5	F	EPLAC	ES
ADVANCED SYSTEMS LABO				DRATORY	DATE Dec. 91 1974		1974	Sept.	30 1	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 198				198	

authority to make the call has been given to the caller if:

PVA.RN& CB-R3 {Code Base Pointer - Ring 3}

and if it is entered via the proper entry points {gate}. To further assure that the call is not made to an outer ring bracket, a check on PVA.RN  $\geq$  Rl is also made. The control of the call gate is implemented via the binding section which contains all the allowable entry points {code base pointers} to a procedure. The binding section is constructed by System Linker and is not modifiable by regular procedures. The format of code base pointer is described in Section 2.5.5.

### 3.6.3 Key/Lock Facility

The Key/Lock is another protection facility that complements the ring hierarchyfor controlling the intraprocess access. It can be used to partition procedures and/or data within the same ring bracket into zones with restricted access between each other. Functionally, the Key/Lock structure is an extension of conventional storage key structure. The unit of protection, however, has been changed from physical storage blocks into virtual segments.

The Key/Lock facility provides the following capabilities:

- Total firewalling between subsystems in the same ring bracket.
  - Total isolation of data in less privileged rings from more privileged rings.
  - Facile validation of access of call arguments on calls between procedures of different keys, where one of the keys is the master key.
  - Write control within a ring bracket running under the master key {e.g., process services}
  - Write control of data in less privileged rings from more privileged rings.

3.6.3.1 Formats of Key/Lock fields

The 8-bit field {Bit 32 to 39} of the Segment Descriptor specifies the Key/Lock for the associated segment. The format of the field is as follows.



G L-master key п 0 G-master key/No Lock L-6 bit key G-master key/No Lock п ٦. 0 G-L bit key/Lock L-master key ٦. G-L bit key/Lock L-6 bit key ٦. ٦. Data segment

#### G L. L-No lock ۵ G-No lock 0 L-6 bit lock G-No lock 0 Ŀ L-No lock G-6 bit lock Ŀ п L-L bit lock ٦. G-6 bit lock Ŀ

Where G = global key/lock and L = local key/lock

Two different keys may be associated with the P-Register for the executing segment, the format is as follows.

00	01	02		07	08	09	70		1±5
0	0		G		٥	0		L	
5			6		5			6	

where master key = zero

G = global key L = local key



DOCUMENT				SECTION							
NC	R			CONTRO	)L DATA	FILE	THIS		RE	PLACE	<u>s</u>
ADVANCED SYSTEMS LABORATORY				DATE Feb•	28,	1975	Sept.	30,	197		
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	200		200	)	

Conceptually each segment has two keys which can be tested on every access; global to global, local to local, with access being granted if both key/lock tests succeed. In fact, since there is only one six-bit field in the segment descriptor word, it is only possible for each segment to have one non-zero key so that in the case where both the global and local keys are non-zero they must be the same. The only exception to this is the P register of the machine where it is necessary to carry two non-zero non-identical keys in order to support access validation on calls and write control.

#### 3.6.3.2 Access Validations

The key/lock is further controlled by the RP and WP controlled field in the Segment Descriptor {Please refer to Section 3.3.1.1 for the format of RP and WP}.

#### <u>Read-Write access</u>

For read or write accesses the double key comparison only occurs if key/lock control is specified for that type of access, i.e., RP = D1 and/or WP = D1.

The G-key and L-key of the P-register are tested with the G-lock and L-lock of the segment to be accessed; G to G and L to L with access being granted if <u>both</u> key lock tests succeed. A test is successful if: key equal to lock; or master key; or no lock.

<u>Call/Branch</u> {See 2.6.1.2 and 2.2.3.6, respectively}

For a Call or Branch, the P-register G-key is compared with the G-lock of the "called" or "branched to" segment. A Call or Branch is permitted if G-key equal to G-lock, or G-master key, or G-no lock.

Note: For the inter-segment Call instruction, the Key/Lock field shall be used from the Code Base Pointer only. Thus, for that instruction, the Key/Lock field from the associated segment descriptor shall be neither tested nor loaded but simply assumed to be equal to the Code Base Pointer's Key/ Lock field.

<u>P-Register</u>

For Call/Branch, the new Global and Local keys are set according to the following rules, where



DOCUMENT		SECTION	<u></u>	
NCD		CONTROL DATA	THIS	REPLACES
		the second second		
ADVAN	CED SYSTEMS I ABO	ORATORY	DATE	
<u></u>			Feb. 28, 1975	Dec. 9, 1974
APPROVED	APPROVED	APPROVED	PAGE	
ASL	NCR	CDC	507	507

<u>G-Key</u>

Caller's G-key <u>{Old P-register}</u>	Callee's G-key/lock {Segment Descriptor or Code Base Pointer}	New G-key óf P-register
0	. 0	0
	k	k
k	0	k
k	k .	k

No other key transformations are allowed.

<u>L-key:</u>

The new Local L-key of the P-register is always obtained from the callee's L-key in the segment descriptor or Code Base Pointer.

Return {See 2.6.1.4}

G-key {New P Register}	G-lock {Associated Segment Descriptor}	L-key {New P Register}	L-lock {Associated Segment Descriptor}
0	<u> </u>	0	0
k	k	k	k
k	0		

All other key/lock combinations shall result in an Access Violation.

# 3.6.3.3 Software Conventions

It is expected that some software conventions will be followed for using the key/lock facility. The following are examples of such conventions:

- I. By using non-zero local locks, data can be restricted to be written or accessed by only"local"procedures. Normally, no procedure will have a master local key.
- 2. User and System procedures are normally assigned with a non-zero local key and a master global key. All non-local data are not controlled {D\_D}.
- 3. To isolate Subsystems from each other, master global key is not<sup>2</sup> assigned to them. Data to be shared by User or System {but not other Subsystems} are assigned with a global lock but no local lock. Local lock is still used for truly local data.

	for	truly	local	dat
որող զոր		200005	717	
	ГU	וטינענ	JL	

DOCUMENT				SECTION					•		
NC	R			CONT	ROL DATA	FILE	TI	HIS	R	EPLAC	ES
ADVANCED SYSTEMS LABORATORY					DATE Dec.	۶.	1974	Sept∘	30 r	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	203	Լ.Լ	20	1.1	





DOCUMENT				SECTION		
NC	R			CONTROL DATA	THIS	REPLACES
	ADVANO	CED SYSTE	NS LAB	ORATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE 203	203

# 4.1.1 | Memory Storage Unit

The storage unit shall be organized into eight independent banks, with each bank having a data word width of L4 bits plus & bits for error correcting code. The storage media shall be the 4K MOS array. The memory shall be volatile. {Information lost if power drops.}

Access to the storage unit shall have a data path L4 bits wide. Data shall be accompanied by error correcting code. Address and control signals shall be accompanied by parity bits.

Normally contiguous addresses shall be interleaved into the storage unit as illustrated in Figure 4.1-2. This shall give the storage unit a stream rate capability of one transfer per clock period. The storage unit shall also have a non-inter-leaved mode of operation. This mode shall allow the system to be reconfigured around a failing memory bank. This mode will degrade the stream rate for a storage unit to one transfer per bank cycle time. A more detailed explanation of this feature is contained in section 4.4.

Each storage unit shall have a maximum capacity of two million bytes, however, units shall be available in one and two megabyte options. The one mega-byte model shall be implemented by reducing the number of array paks in the storage unit by one half. The degree of interleaving within the one megabyte storage unit shall remain at eight, however, the bank size shall be reduced from 256K bytes to 128K bytes. {1K = 1024 Bytes}



DOCUMENT			SECTION					
NC	R		CON	TROL DATA	THIS	T	REPLAC	ES
	ADVANC	ED SYSTEMS LA	BORATORY	/	DATE Sept. 30, 1	974	May 31,	1974
APPROVED	ASL	APPROVED	APPROVED	CDC	PAGE 204		204	
			_		Word (64 bi	ts +	8 SEC/DE	D <b>}</b>
	Bank	< 0		Ad	ldress D	]		
	Bank	с ],	Γ	Ad	dress l	]		
· · ·	Bank	< 2		Ad	dress 2	]		
	Bank	ε Ξ	1	Ad	dress 3	]		
	Bank	<b>; 4</b>		Ad	dress 4	]		
	Bank	: 5		Ad	dress 5	]		
	Bank	сь		Ad	dress b	]		
	Bank -	. 7		Ad	dress 7	]		
.			Figure U	1_7				

Figure 4.1-2

Memory Bank Interleaving

4.1.2

Memory Distributors

The number of central memory distributors shall differ depending on the number of ports and storage units possible on a given model. The maximum stream rate through any path shall be one word every clock cycle. Greater bandwidths may be achieved by implementing parallel distributors.

Port selection shall be made within a clock cycle. This shall allow transfers from different ports to occur at one clock cycle intervals. A port shall not request a distributor cycle if the destination bank is busy.



DOCUMENT			SECTION				
				THIS		REPLA	CES
				FILE			
	NCED SVSTER			DATE			
			ONATONT	Sept. 30,	1974	May 31	1974
APPROVED	APPROVED		APPROVED	PAGE			
A	5L	NCR	CDC	205		205	

Port selection shall be made on a priority basis. No port shall be able to lock out any other port from a bank longer than one bank cycle time. The maximum delay that can occur at any port shall be in-llTc, where n=the number of ports and Tc= bank cycle time.

Routing transfers to storage units shall be accomplished by making address translations at the distributor. Routing transfers from storage units back to ports shall be implemented with distributor generated port numbers.

Error correcting logic shall reside with the distributor hardware. This will minimize the cost of SEC/DED for the memory system. The SEC/DED hardware shall support a stream rate of one transfer per clock cycle.

The circuits required for partial write capability shall also reside within the distributor. A description of the partial write operation which requires this hardware is included in section 4.2.

Figure 4.1-3 illustrates the architecture of this distributor.



DOCUMENT				SECTION		· · · · · · · · · · · · · · · · · · ·	
NC	R			CONTRO	)l data	THIS	REPLACES
	ADVANO	CED SYSTEI	MS LAB	ORATORY	-	DATE Sept. 30, 1974	May 31, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE 20L	206



Figure 4.1-3

Memory Distributor

1/16

DOCUMENT				SECTION						
		· · · · · · · · · · · · · · · · · · ·			THIS		REPLACES	s		
NCR		CONTROL DATA	FILE							
ADVANCED SYSTEMS LABORATORY				Sept. 30, 1	974	May 31, 1	974			
APPROVED		APPROVED		APPROVED	PAGE					
	ASL		NCR	CDC	207		207			

# 4.1.3 | Memory Port

The IPL central memory shall be accessed via two types of ports. The lower IPL processor PL, as well as the Peripheral Processor, shall attach to a 32-bit port. The upper IPL processors P2, P3 and P4 shall attach to a 64-bit port. See Figures 1.3-1 through 1.3-3.

Both types of ports shall be synchronous to the hardware system clock. All processor interfaces to these ports shall also be synchronous with the hardware system clock.

Either type of port shall be capable of accepting a memory request every clock cycle. This shall give the L4 bit port a maximum bandwidth of B bytes per clock period, and the 32 bit port a maximum bandwidth of 4 bytes per clock period. When either port is unable to accept additional requests, due to a memory bank busy or distributor busy, it shall send a PORTBUSY signal to the processor interface. There shall be sufficient buffering within the central memory port to allow for cable delay and processor recognition of the PORTBUSY signal. This delay shall not exceed & clock periods.

Transmission from a processor to a central memory port shall be via coaxial cable.

Table 4.1-1 and Table 4.1-2 specify the signals at the 32 bit and L4 bit port.

NGR/GDG PRIMATE

DOCUMENT	SECTION	
	THIS	BEPLACES
	CONTROL DATA	
ADVANCED SYSTEMS LA	BORATORY	
APPROVED APPROVED	APPROVED PAGE	May 31 1974
ASL	CDC 208	805
	Table 4.1-1	
	64 BIT POPT	
Input into Central Memory Por	<u>t</u>	
Data In	64 lines + & lines {Parity	}
Address Mark Lines	28 lines + 4 lines (Parity)	} \
Tag In Lines	8 lines + 1 line {Parity	r }
Function Code	4 lines + 1 line {Parity	}
kequest	L line	
Output from Central Memory Po	<u>rt</u>	
Data Out	64 lines + 8 lines {Parity	ŀ
Tag Out Lines Response Code	A lines + 1 line (Parity)	E.
Response	l line	F .
Port Busy	l line	
Interrupt	l line	
	Table 4.1 <del>.</del> 2	
	32 Bit Port	
Input to Central Memory Port		
Data In	32 lines + 4 lines {Parity]	+
Address Mark Lince	29 lines + 4 lines [Parity]	÷.
Tag In Lines	4 lines + L line {Parity] A lines + L line {Parity]	
Function Code	4 lines + 1 line {Parity]	+
Request	l line	
Output from Central Memory Por	• <u>t</u>	
Data Out	32 lines + 4 lines {Parity}	
Response Code	8 lines + 1 line {Parity}	
Response	L line	
Port Busy	l line	
Interrupt	ь line	

NGR/GOG PRIVATE

During partial write operations these lines shall indicate which bytes are valid within the 8 byte Data In word. One parity bit shall accompany the Mark Lines.

REPLACES

May 31, 1974

209

THIS

Sept. 30, 1974

209

DATE

PAGE

CDC

The Data In lines shall contain the information which is to be stored into central memory during write operations.

The address lines shall contain the address in memory which is to be accessed. The address shall be accompanied by four parity bits. The format of the address field is model

The 32 bit port shall contain one additional address bit in order to specify halfword addresses. This is required in order to perform halfword stores from the 32 bit port. The bit being clear shall specify halfword D, the bit

A parity bit shall accompany each byte of data.

SECTION

APPROVED

being set shall specify halfword 1.

NCR

Port Interface Line Descriptions

ADVANCED SYSTEMS LABORATORY

APPROVED

a. Data In

b. Address

dependent.

ASL

CONTROL DATA

d. Tag In Lines

c. Mark Lines

DOCUMENT

APPROVED

4.1.3.1

Na

The Tag In lines shall contain requesting processor defined information during read or write operations. This tag information shall be returned unmodified to the requesting processor with the response from memory. The requesting processor may use this information for internal sequencing and routing of the response. A parity bit shall accompany the Tag In lines.

Function Code ο.

> The function lines shall contain the desired Function Code for a given memory request. Four lines shall specify up to sixteen functions. The function lines shall be accom-panied by a parity bit. A detailed definition of the various functions is included in Section 4.2 of this specification.



DOCUMENT				SECTION							
NAD	1		-	CONTRO	ΠΛΤΆ		THIS			REPLA	CES
NGK				CONTINO	L DAIA	FILE					
ADV		ED SYSTE		ORATORY		DATE					
				S. ATOM		Sept.	30,	1974	May	37'	1974
APPROVED		APPROVED		APPROVED		PAGE					
1	ASLÍ		NCR		CDC	21	60		21	0	

#### f. Request

This line shall be the strobe for all signals coming into the port.

g. Data Out

The Data Out lines shall contain the information being returned in response to a read operation. A parity bit shall accompany each byte of data.

h. Tag Out Lines

The Tag Out lines shall contain a copy of the information placed on the Tag In lines during the read or write request. The requesting processor may use this information for internal sequencing and routing of the response. A parity bit shall accompany the Tag Out lines.

i. Response

This line shall be the strobe for the Data Out lines, the Tag Out lines, and the Response Code. The time interval between a request being honored and a response being returned shall be the same for all operations.

j. Response Code

These lines shall specify the nature of the response being returned to the processor. These codes are described in detail in Section 4.2. The Response Code shall be accompanied by a parity bit. Three lines specify up to eight response codes.

k. Interrupt Line

This line shall transmit an interrupt signal to the processor which is attached to the port. Section 4.2 describes how this signal is generated.

- Memory Functions and Responses
- 4.2.1 Memory Functions

4.2

Memory shall perform the operation specified by the four bit code received on the function lines. The functions are:



DOCUMENT		SECTION			
NCR	CON	CONTROL DÀTA			
ADV	ANCED SYSTEMS	Sept. 30, 1974	May 31, 1974		
APPROVED	APPROVED	APPROVED	CDC	PAGE 211	511

0000	READ
0001	ENOT ASSIGNED}
0010	WRITE
0011	PARTIAL WRITE
0700	READ AND SET LOCK
0707	READ AND CLEAR LOCK
0770	EXCHANGE
0777	READ SYNDROME BITS
7000	READ CHECK BITS
7007	WRITE CHECK BITS
1010	READ MAINTENANCE REGISTER
7077	WRITE MAINTENANCE REGISTER
7700	INTERRUPT
7707	{NOT ASSIGNED}
7770	{NOT ASSIGNED}
7777	ENOT ASSIGNED

#### 4.2.1.1 Read

This operation shall read one central memory word from the location specified by the address received on the address lines. The normal response to a read function shall be a Read Response code, data, and the tag. Corrected data shall not be rewritten into memory.

# 64 Bit Port: Condition

a. b.	Normal Single error	Read Response, 64 data bits, tag Read Response Single Error, 64 bits of connected data, tag
c۰	Address parity error or multiple bit error	Read Response Uncorrectable Error

Response

32 Bit Port: The 32 bit port shall have two responses. The second response shall occur one clock period after the first.



DOCUMENT	SECTION				DOCUMENT	
		CONTROL DATA	THIS	REPLACES		
NC		CONTROL DAIA	FILE			
	ADVANCED SYSTEMS LABORATO	DRY	DATE Sept. 30, 1974	Mav 31, 1974		ADVANCED
APPROVED	APPROVED APPROVE ASL NCR	D CDC	PAGE 212	212	APPROVED	ASL
	Condition	Res	ponse		4.2.1.3	Partia
	a. Normal	lst	: - Read Response	an 32 data bitsn		This o
		2nd	I - Read Response	n 32 data bitsı		Mark 1
	b. Single Error	lst	tag - Read Response	Single Error,		to a p
	-		32 bits of co	rrected data		the ta
		2nd	tag I - Read Response	Single Error,		data p
			32 bits of co	rrected data		inhibi
	c. Address parity error	lst	- Read Response	Uncorrectable		modifi
	or multiple bit erro	r	Error, 32 bit	s of incorrect		
		2nd	- Read Response	Uncorrectable		BT DIC
			Error, 32 bit	s of incorrect		<u>Condit</u>
4.2.1.2	Unito					a. No
4.5.7.5	W.ICE					c• Ad
	This operation shall wri	te one cer	itral memory word	l with the		da
	the address received on	the addres	s lines. The no	ormal response		
	to a write function shall	l be a Wri	te Response code	and the tag.		32 Bit
	data parity error. Writ	ing shall	be inhibited whe	en an address		
	parity error is detected	•				
	64 Bit Port:					
	<u>Condtion</u>	Res	ponse			
	a. Normal	Mri	to Response, tag	•	v	<u>Condit</u>
	b. Address or data pari	ty Wri	te Response Unco	rrectable		a No
	error	Err	orı tag			b. Si
	32 Bit Port: Request, 3	2 bits on	Data In- Functio	n Tag and		da
	Address In period wit	formation h the comp	shall be followe anion 32 bits on	d in one clock Data In.		mu
	Condition				4.2.1.4	Read a
	CONDICION	<u>kes</u>	ponse			This o
	a. Normal	Uri	te Responsen tag			the lo
	auress or data part error	Ly Uri Err	ce πesponse Unco or₁ tag	rrectable		In lines.
יו מסות	בוצגייטטופוש פושים	ć	-	2.7.1		, П. П. П. II. II. II. II. II. II. II. II.
111111124111						

.

· .

						THIS		1	REPLA	CES	
NG	R			CUNIRUL DAIA	FILE						
	ADVAN	VANCED SYSTEMS LABO		ORATORY		30 r	1974	May 31, 19		1974	
PPROVED	ASL	APPROVED		CD(		573		573			
.2.1.3	Par Thi	tial Write s operation	shall mo	dify one c	entral m	nemor	∽y wor	d at	the		
	location specified by the address received on the address lines. Mark lines shall indicate which bytes are to be modified with the data received on the Data In lines. The normal response to a partial write function shall be a Write Response Code and the tag. This operation shall utilize a read/write cycle. Incorrect data shall be written into memory when there is a data parity error or a multiple bit error. Writing shall be inhibited when an address parity error is detected. A single bit error on read data shall be corrected before the word is modified.										
	L4 Bit Port: Any byte within the word may be modified.										
	<u>Con</u>	dition		Re	sponse						
	a. b. c.	Normal Single bit Address pa data parit multiple b	error rity erro y error o it error	ม่r ม่r r มr F Er	Write Response, tag Write Response Single Error, tag Write Response Uncorrectable Error, tag						
	32 Bit Port: Request, 32 bits on Data In, Mark Lines, Function Tag and address information shall be received in one clock period. A partial write on the 32 bit port shall not exceed four bytes. The halfword to be modified shall be specified by the address. Any combination of bytes within the halfword may be modified.										
	<u>Con</u>	dition		Re	sponse						
	a. Normal b. Single bit error c. Address parity error₁ data parity error₁ or multiple bit error.				Write Response, tag Write Response Single Error, tag Write Response Uncorrectable Error, tag					tag	
.2.1.4	Rea	d and Set Lo	ock								
	This operation shall read and modify a central memory word at the location specified by the address received on the address lines. The logical "OR" of data read from memory and the Data In lines shall be written into memory. The normal resoonse to										

DOCUMENT		SECTION		
NCR		CONTROL DATA	THIS	REPLACES
ADVAN	CED SYSTEMS LAB	ORATORY	DATE Dec. 9. 1974	Sept. 30, 1974
APPROVED	APPROVED	APPROVED	PAGE 214	214

a Read and Set Lock shall be a Read Response code, data, and the tag. This operation shall utilize a read/write cycle. Writing shall be inhibited when an address parity error, data parity error, or multiple bit error is detected. Single bit errors on read data shall be corrected before the logical "or".

64 Bit Port: The bytes to be modified shall be specified by the Mark Lines.

#### Condition Response Normal Read Response, 64 data bits, tag a. Single bit error Read Response Single Error, 64 b. bits of corrected data, tag Read Response Uncorrectable Address parity error c. or multiple bit error Error, 64 bits of incorrect data, taq Write Response uncorrectable Error, d. Data parity error 64 bits of correct data, tag

32 Bit Port: Request, 32 bits on Data In, Mark Lines, Function, Tag, and address information shall be received in one clock period. This shall be a partial write operation for the 32 bit port. The halfword to be modified shall be specified by the address.

### Condition

a. Normal

b. Single bit error

d. Data parity error

Address parity error

or multiple bit error

# <u>Response</u>

- lst Read Response 32 data bits tag
- 2nd Read Response, 32 data bits, tag
- Lst Read Response Single Error, 32 corrected data bits, tag 2nd - Read Response Single Error,
- 32 corrected data bits, tag 1st - Read Response Uncorrectable
- Error 32 bits of incorrect data tag
- 2nd Read Response Uncorrectable Error, 32 bits of incorrect data, tag
- Lst Write Response Uncorrectable Error, 32 bits of correct data, tag
- 2nd Write Response Uncorrectable Error, 32 bits of correct data, tag

DOCUMENT		SECTION			
Na	•	CONTR	ROL DÂTA	THIS	REPLACES
4	NDVANCED SYSTEM	S LABORATORY	n An She	Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED	APPROVED	CDC	215	212
4.2.1.5	Read and Clear	Lock			
	This operation the location s lines. The lo in lines shall a Read and Cle tag. This ope shall be inhit error, or mult read data shal	a shall read ar specified by the ogical "and" of be written in ear Lock shall wration shall u bited when an a siple bit error l be corrected	nd modif ne addre f data r nto memo be a Re utilize address r is det d before	y a central me ead from memor ry. The norma ad Response, d a read/write c parity error d ected. Single the logical "	mory word at the address y and the data l response to ata, and the ycle. Writing ata parity bit errors on and".
	64 Bit Port:	The bytes to b Mark Lines.	be modif	ied shall be s	pecified by the
	Condition		Resp	onse	
	a• Normal b• Single bit	error	Read Read bits	Response 64 Response Sing of corrected	data bitsı tag le Errorı Ь4 dataı taq
	c• Address pa or multipl d₀ Data parit	arity error .e bit error :y error	Read 64 b Writ 64 b	l Response Unco its of incorre e Response Unc its of correct	rrectable Error ct datan tag orrectable Erron datan tag
	32 Bit Port:	Request: 32 bi Tag: and addre one clock peri operation for modified shall	its on D ess info iod. Th the 32 l be spe	ata In, Mark L rmation shall is shall be a bit port. The cified by the	ines, Function, be received in partial write halfword to be address.
	<u>Conditio</u> n		Resp	onse	
	a. Normal		lst	- Read Respons	e 32 data bits,
			2nd	- Read Respons	e 32 data bits,
	b. Sinale bit	; error	lst	- Read Respons	e Single Error

Address parity error

or multiple bit error

c.

- lst Read Response Single Error 32 corrected data bits, tag
- 2nd Read Response Single Error 32 corrected data bits, tag
- Lst Read Response Uncorrectable Error, 32 bits of incorrect data, tag
- 2nd Read Response Uncorrectable Error, 32 bits of incorrect data, tag



с.

DOCUMENT .		SECTION			DOCUMENT			SECTION			
NC	R	CONTROL	DATA FILE	REPLACES	NC	R	· · · · · · · · · · · · · · · · · · ·	CONTROL	DATA FI	THIS	REPLACES
	ADVANCED SYSTEMS LA	ABORATORY	Sept. 30, 1974	May 31, 1974		ADVANO	CED SYSTEMS LAB	ORATORY	D	ATE Sept. 30, 1974	May 31, 1974
APPROVED	APPROVED ASL N		CDC 21L	576	APPROVED	ASL	APPROVED	APPROVED	CDC	AGE 217	217
.2.1.6	<ul> <li>d. Data parity e</li> <li>Exchange</li> <li>This operation sh location specifie</li> <li>Read data shall b</li> <li>lines shall be wn</li> <li>Exchange function</li> <li>tag. This operat</li> <li>shall be inhibite</li> <li>error is detected</li> <li>L4 Bit Port: The the</li> </ul>	arror adl read and to ad by the addr be sent to the isten into men shall be a R ion shall uti d when an add b when an add b bytes to be to a Mark Lines.	<pre>lst - Write Respons Error, 32 bit data, tag 2nd - Write Respons Error, 32 bit data, tag write a central memo ess received on the requestor. Data on mory. The normal re ead Response Code, d lize a read/write cy ress parity error or exchanged shall be sp Response</pre>	e Uncorrectable s of correct e. Uncorrectable s of correct ry word at the address lines. the Data In sponse to an ata. and the cle. Writing data parity pecified by	4.2.1.7	c. d. Rea Thi: as rec	Address parity or multiple bit Data parity err d Syndrome Bits s operation shal a result of read pived on the add Bit Port: The s	error error or l read the ing a locat ress lines yndrome bit	2nd · lst · 2nd · lst · 2nd · 2nd ·	<ul> <li>Read Response</li> <li>32 corrected</li> <li>Read Response</li> <li>Error, 32 bit</li> <li>data, tag</li> <li>Write Response</li> <li>Error, 32 bit</li> <li>data, tag</li> <li>Write Respons</li> <li>Error, 32 bit</li> <li>data, tag</li> <li>Write Respons</li> <li>Error, 32 bit</li> <li>data, tag</li> <li>write Respons</li> <li>Error, 32 bit</li> <li>data, tag</li> </ul>	Single Error data bits, ta Uncorrectabl s of incorrec Uncorrectabl s of incorrec e Uncorrectab s of correct e Uncorrectab s of correct are generated address position.
	<ul> <li>a. Normal</li> <li>b. Single bit er</li> <li>c. Address parit or multiple b</li> <li>d. Data partiy e</li> <li>32 Bit Port: Req inf Thi hal the tag Res</li> <li>Condtion</li> <li>a. Normal</li> </ul>	ror y error it error ormation shall s shall be a p fword to be ey address. Res shall be foll ponse, 2nd 32	Read Response, 64 d. Read Response Singl. corrected data bits Read Response Uncor 64 bits of incorrect Write Response Uncor 64 bits of correct 64 bits of correct 64 bits of correct 64 bits of correct 64 bits of correct 65 correct 64 bits of correct 64 bits of correct 64 bits of correct 65 correct 66 correct 66 correct 66 correct 67 correct 67 correct 67 correct 66 correct 67 correct	ata bits, tag e Error, 64 , tag rectable Error, t data, tag rrectable Error, data, tag and address clock period. ion and the ecified by ata out, and iod later} by ag.	•	<u>Con</u> a. b. 32 <u>Con</u> a.	The r dition Normal Address partiy Bit Port: The s 0. T Shall tag Respo diton Normal	error yndrome bit he remainde be zeros hall be fol nseı 2nd 30	f the u <u>Resp</u> Read B4 in ts sha er of h Respu llowed bits <u>Resp</u> <u>l</u> st - 2nd -	word shall be z <u>onse</u> Response, 64 d Response Uncor ncorrect data b 11 occupy byte halfword D and onse, 32 bits o in one clock p of data, and t <u>onse</u> - Read Response tag - Read Response tag	eros. ata bits, tag rectable Erro its, tag O of halfword l f data and eriod by ag. y 32 data bit y 32 data bit
NGR/ (	b. Single bit er	ror	tag 2nd - Read Response tag 1st - Read Response 32 corrected (	ı 32 data bitsı Single Errorı data bitsı tag	NGRI	l . MDC	Address parity	error	⊥st • 2nd •	- Read Response Error, 32 bit data, tag - Read Response Error, 32 bit data, tag	Uncorrectabl s of incorrec Uncorrectabl s of incorrec

JCI	য	CONTROL D	ATA	THIS	REPLACES
	DVANCED SYSTEMS L	ABORATORY	DATE Sept.	30, 1974	May 31, 1974
PROVED	APPROVED			218	218
.1.8	Read Check Bits				
	This operation s in the location s lines.	nall read the S specified by t	SEC/DED c ne addres	heck chara s received	cter contained on the address
	64 Bit Port: The rem	e check bits s nainder of the	hall be i word sha	n byte O po 11 be zero:	osition. The s.
	<u>Condition</u>	.•	<u>Response</u>		
	a• Normal b• Address parit	y error	Read Res Read Res 64 incor	ponsea 64 ponse Unco rect data	data bitsı tag rrectable Error bitsı tag
		•			ç
	32 Bit Port: The D. sha sha 2nd	e check bits s The remainder all be zero. A all be follower 3 32 bits of da	hall occu r of half Response d in one ata and t	py byte 0 word 0 and 32 bits o clock perio ag•	of halfword halfword l f data and tag od by Response
	32 Bit Port: The D. Sha Sha Zno <u>Condition</u>	e check bits s The remainder all be zero. I all be followe ∃ 32 bits of da	nall occu r of half Responsen d in one ata and t <u>Response</u>	py byte 0 o word 0 and 32 bits o clock perio ag.	of halfword halfword l f data and tag od-by Response-
	32 Bit Port: The D. sha sha <u>Condition</u> a. Normal	≥ check bits s The remainder all be zero∙ f all be followed 3 32 bits of da	nall occu r of half Responsen d in one ata and t <u>Response</u> 1st - Re	py byte 0 o word 0 and 32 bits o clock perin ag. ad Respons	of halfword halfword l f data and tag od by Response en 32 data bits
	32 Bit Port: The D. Sha Sha 2nd <u>Condition</u> a. Normal	≥ check bits s The remainder all be żero• f all be followe 3 32 bits of da	hall occu of half Response d in one ata and t <u>Response</u> lst - Re ta 2nd - Re	py byte 0 word 0 and 32 bits o clock peri ag. ad Respons g ad Respons	of halfword halfword l f data and tag od by Response en 32 data bits en 32 data bits
	32 Bit Port: The D. Sha Sha <u>Condition</u> a. Normal b. Address parit	≥ check bits s The remainder all be zero• f all be followed ∃∃2 bits of da ;y error	hall occu r of half Responsen ata and t <u>Response</u> 1st - Re ta 2nd - Re ta 1st - Re ta	py byte 0 word 0 and 32 bits o clock perin ag. ad Respons g ad Respons g ad Respons ror 32 bi ta- tao	of halfword halfword L f data and tag od by Response en 32 data bits e 32 data bits e Uncorrectable ts of incorrect
	32 Bit Port: The D. Sha Sha Zno <u>Condition</u> a. Normal b. Address parit	≥ check bits s The remainden all be zero• f all be followed ∃∃2 bits of da	hall occu r of half Response ata and t <u>Response</u> 1st - Re ta 2nd - Re Er da 2nd - Re Er da 2nd - Re	py byte 0 word 0 and 32 bits o clock perin ag. ad Respons g ad Respons ror: 32 bi ta: tag ror: 32 bi ta: tag	of halfword halfword L f data and tag od by Response e 32 data bits e Uncorrectable ts of incorrect e Uncorrectable ts of incorrect
2.1.9	32 Bit Port: The O. Sha Sha Zno <u>Condition</u> a. Normal b. Address parit	≥ check bits si The remainden all be zero. I all be followed i 32 bits of da ;y error	hall occu r of half Response ata and t <u>Response</u> 1st - Re ta 2nd - Re ta 1st - Re ta 2nd - Re Er da 2nd - Re Er da	py byte 0 word 0 and 32 bits o clock peri ag. ad Respons g ad Respons ror, 32 bi ta, tag ad Respons ror, 32 bi ta, tag	of halfword halfword 1 f data and tag od by Response en 32 data bits e Uncorrectable ts of incorrect ts of incorrect



<u>Con</u>	<u>dition</u>		Response
a. b.	Normal Address of parity er	r data ror	Write Responsen tag Write Response Uncorrectable Errorn and tag
35	Bit Port:	The 32 bit port : halfword write. byte 0 of halfwor	shall treat this function as a The check character shall occupy rd D.
<u>Con</u>	<u>dition</u>		Response
a. b.	Normal Address or parity erm	r data ror	Write Response, tag Write Response Uncorrectable Error, and tag
Rea	d Maintenar	nce Register	
Thi	s operation	shall nead the	contonts of the Maintonance

This operation shall read the contents of the Maintenance Register specified by the address received on the address lines and return the contents along with a Read Response code to the requesting processor. A description of the Maintenance Register is included in section 4.5. This function may access the Static Status registers and the Operational Status registers. Only the Service Processor shall have access to the control registers. Any read to registers other than an existing Static Status or Operational Status shall generate an abort response code. peration shall read the contents of the Maintenance

64 Bit Port:

Condition

4.2.1.10

2

64 Bit Port:

## Response

- a. Normal b. Address parity
- Read Response, 64 data bits, tag Read Response Uncorrectable Error 64 data bits, tag
- c. Illegal Address or Function

Abort

32 Bit Port: The 32 bit port shall have two responses. The second response shall follow the first by one clock.





DOCUMENT	S	ECTION	· ·		DOCUMENT		SECTION		
NCR	3	CONTROL DAT	A THIS FILE	REPLACES	NC	R	CONTROL DA		REPLACES
AD	OVANCED SYSTEMS LABO	RATORY		Sept. 30, 1974	A	DVANCED SYSTEM	S LABORATORY	DATE Sept. 30, 1974	Mav 31, 197
PROVED	APPROVED AI		PAGE DC 220	220	APPROVED	APPROVED	APPROVED NCR C	PAGE 221	557
	<u>Conditon</u> a. Normal	<u>1</u> [	<u>Response</u> Lst - Read Response	en 32 data bitsn		c. Data Pari	ty Error	Write Respons Error	e Uncorrectal
2.1.11	<ul> <li>b. Address parity E</li> <li>c. Illegal address Function</li> <li>Write Maintenance Re</li> <li>This operation shall into the Maintenance on the address lines may be written by th generate an Abort.</li> <li>Register shall be a</li> <li>b4 Bit Port:</li> <li>Condition</li> </ul>	rror ] or ] gister write the o Register sp • Only the e ports• A The normal r Write Respor	tag 2nd - Read Response tag 1st - Read Response Error, 32 dat 2nd - Read Response Error, 32 dat 2nd - Abort 2nd - Abort 2nd - Abort 2nd - Abort 2000 (0) (0) (0) (0) (0) (0) (0) (0) (0)	e, 32 data bits, e Uncorrectable ta bits, tag e Uncorrectable ta bits, tag ta In lines dress received s registers r register shall e Maintenance	4.2.1.12	<pre>d. Illegal A Function Interrupt This function to the port s the Data In 1 Bit 0 Bit 1 Bit n One or more p operation. A No response i is model depe The 32 bit no</pre>	ddress or shall send an int pecified by the co ines. Bits are ass orts may receive i ny port may send a s returned for thi ndent.	Abort errupt to the proce ntents of the data igned as follows: Interrupt Port D Interrupt Port 1 	ssor attached received on interrupt other port. umber of port
ی ۲۰۰۰ ا	<ul> <li>a. Normal</li> <li>b. Address parity e</li> <li>c. Data parity erroid. Illegal address function</li> <li>32 Sit Ports: Requesion</li> </ul>	rror W rror W r I or A st, 32 bits	Urite Response Urite Response Unco Corror finhibit Writ Write Response Unco bort	orrectable :e} orrectable Error iness Eunctions	4.2.2	which halfwor Memory Respon Memory respon as the functi code shall be tion. The re	d the Data In line se Codes se codes shall spe ons are processed returned via the sponse codes are:	s represent. cify the nature of in the memory. The port to the sender	the operatio response of the func-
	Condition a. Normal	and Address e clock peri tion on the dified shall	information shall od. This shall be 32 bit port. The be specified by t cesponse Write Response	be received a 32 bit write halfword to the address.		777 770 707 707 707 707 707 707 707 707	WRITE RESPONSE WRITE RESPONSE U WRITE RESPONSE S ABORT READ RESPONSE READ RESPONSE UN READ RESPONSE SI {NOT ASSIGNED}	NCORRECTABLE ERROR INGLE ERROR CORRECTABLE ERROR NGLE ERROR	
	b. Address parity e	rror	Write Respons	se Uncorrectable	4.2.2.1	Write Respons	e		
GRIG	DG PRIVATE				NGR/E	DG PBIVAT			•

DOCUMENT			5	SECTION		
NC	R			CONTROL DATA	THIS	REPLACES
	ADVANO	CED SYSTEM	IS LABO	RATORY	DATE Sept. 30, 1974	May 31, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE222	222

	The Write Response code shall indicate the successful completion	
	Units Because Unconnectable Ennon	4.3
4.2.2.2	write kesponse uncorrectable trror	4.3.L
	This code shall indicate the unsuccessful completion of any write operation.	4.3.L
4.2.2.3	Write Response Single Error	
	This code shall indicate the successful completion of a partial write operation although there was a single bit error in the data read from the location to be modified.	4.3.1
4.2.2.4	Abort	
	An Abort response shall indicate one of the following conditions:	
	<ul> <li>An attempt to reference a nonexistent address</li> <li>An illegal function</li> <li>An abnormal condition</li> </ul>	
4.2.2.5	Read Response	4.3.2
	This response shall indicate the successful completion of one of the following operations:	
	Read Read and Set Lock Read and Clear Lock Exchange Read Syndrome Bits Read Check Bits Read Maintenance Register	4.3.3 4.4
4.2.2.6	Read Response Uncorrectable Error	4.4.1
	This response shall indicate the unsuccessful completion of a read operation. Read data shall be returned with the response code.	
4.2.2.7	Read Response Single Error	
	This response shall indicate that a single error has been detec- ted and corrected on a read operation. The corrected data shall	4.4.2
NGR/(	BDG PRIMATE	NG

DOCUMENT				SECTION							
NC	R			CONT	Rol data	FILE	THIS			REPL	ACES
	DVAN	CED SYSTE	MS LABO	ORATORY		DATE Sept.	30 -	1974	May	31,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	223		i	23	

not be rewritten into memorv. Memory Performance Goals L Bandwidth 1.1 Ports The maximum transfer rate through a memory port shall be one transfer per clock period. 1.2 Distributors The distributors shall have independent read and write paths. The maximum transfer rate through either path shall be one transfer per clock period. Transfers on the read and write paths may occur simultaneously. In memory models with multiple distributors, read transfers may occur simultaneously with other read transfers and write transfers may occur simultaneously with other write transfers. 2 Access Time Access time will depend to a large part on memory chip charac-teristics. However, it is a goal that access time as measured at the port interface, not exceed 14 clock periods.

3.3 Bank Cycle Time

Bank cycle time is also largely dependent on chip characteristics. It is a goal that this time not exceed 10 clock periods.

RAS Features

SEC/DED

L Parity

All addresses, control codes, and data which are not protected by SEC/DED shall be accompanied by parity bits. It shall be required that all processors connected to the memory have the ability to inhibit the transmission of all parity bits. This feature used in conjunction with the Operational Status registers (section 4.5) shall provide for parity network checking and fault isolation.

DOCUMENT				SECTION	- <u></u>						
NC	र			CONTRO	dl data	FILE	THIS		1	REPL	ACES_
الأعطنا الطادي		CED SYSTE	MS LAB	ORATORY	VA PLON	DATE Sept.	30 1	1974	May	31,	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	224			221	+

SEC/DED logic. It shall be possible to disable the SEC/DED hardware by utilizing the Control Registers. {Section 4.5} Data shall be corrected on partial write operations. The SEC/DED parity check matrix used shall minimize the chances of triple errors being interpreted as single errors. Non-Interleaved Mode A storage unit shall have the capability of operating in noninterleaved mode. This condition shall be determined by the contents of the Control Register. {Section 4.5} Placing a storage unit in non-interleaved mode shifts the bank selection bits to the high order bits of the address. The format of the address is model dependent.

All data words within the memory banks shall be protected with

The non-interleaved feature shall make sequential addresses reside in the same memory bank. This will allow software to flaw out bad addresses within a page with a minimum impact on memory capacity. The transfer rate shall be degraded to one transfer per bank cycle time.

#### Maintenance Registers

4.4.3

4.5

Memory maintenance registers shall consist of three types.

Static Status - These registers shall provide information such as equipment identification, serial number, modification history, etc.

Operation Status - These registers shall be used to reconfigure memory, disable checkers, test checkers, etc.

It shall be possible to address up to 255 maintenance registers. The three types of registers shall be mapped into the 255 possible locations consistant with the IPL processor.

The Static Status and Operational Status shall be accessible by the ports and the Service Processor interface. The Control Registers shall be accessable only by the Service Processor interface.

As specific requirements for maintenance registers become more visible, more features will be added.

ADV APPROVED 4.5.3 4.5.2	ANCED SYSTEMS LAB	Bit Position 0-31 32-47 48-53 0-53	DATE Dec. 9, 1974 Sept. 30, 1 PAGE 225 225 Description Equipment Identifier Equipment Serial Number Model Number Modification History	197
APPROVED	ASL APPROVED NCF Static Status Register Address 20 20 20 21 0perational Status	Bit Position 0-31 32-47 48-63 0-63	Dec. 9, 1974 Sept. 30, 1 PAGE 225 225 Description Equipment Identifier Equipment Serial Number Model Number Modification History	<u> </u>
4.5.l	ASL NCF Static Status Register Address 20 20 20 21 0perational Status	Bit Position 0-31 32-47 48-63 0-63	225 225 <u>Description</u> Equipment Identifier Equipment Serial Number Model Number Modification History	
4.5.2 4.5.2	Static Status Register Address 20 20 20 21 0perational Status	<u>Bit Position</u> 0-31 32-47 48-63 0-63	<u>Description</u> Equipment Identifier Equipment Serial Number Model Number Modification History	
4.5.2	Register Address 20 20 20 21 0perational Status	Bit Position 0-31 32-47 48-63 0-63	<u>Description</u> Equipment Identifier Equipment Serial Number Model Number Modification History	
4.5.2	20 20 20 21 Øperational Status	0-31 32-47 48-63 0-63	Equipment Identifier Equipment Serial Number Model Number Modification History	
4.5.2	20 21 0perational Status	48-63 0-63	Model Number Modification History	
4.5.2	21 Operational Status	0-63	Modification History	
4.5.2	Operational Status		-	
	<u>Register Address</u>	<u>Bit Position</u>	Description	
	Eð	D	Indicates a single error	
	Eð	1-4	Port receiving the correc	:te
	Eð	5-12	Svndrome bits for the err	or
	Eð	13-33	Address of the failure	
	Eð	14-63	Unassigned Indicates an uncorrectabl	e
	<b>E</b> 1	U	error	. e
	E9	1-4	Port receiving the error	_
	E9	2-14	the nature of the error a	and
			data path where it occurr	red
1	E9	20-40	Specifies the memory addr	res
	E J	-1-0-	Bhassighed	
4.3.3	Control Registers	Rit Docition	Description	
	<u>Register Address</u>	BIC PUSICION	Description	
	70		Disable the transmission the parity bits on read	of
		-	data to the processor.	
	70 20	. 2 <b>-</b> 9	Bit indications for store	age
			units in non-interleaved	-
	20	1.0	mode. S.P. Intenface Designator	n
	70	11-16	Unassigned	



DOCUMENT				SECTION					
NC	R			CONT	ROL DATA	THIS		REPLA	CES
ADVANCED SYSTEMS LABORATORY					Sept. 30	1974	May 3lı	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE 22L		552	

4.6

## Service Processor Interface

The service processor shall provide the fundamental signals which are required for control, maintenance, and initialization of memory.

For redundancy, each memory shall have two Service Processor Interfaces. A switch shall select one and only one of the interfaces to be active.

The specification of the Service Processor Interface is under development, however, the following capabilities are required:

- Master Clear
- Read Maintenance Registers
  Write Maintenance Registers
- Fault Line

4.7

¢

Clock

The memory clock shall be supplied from a common system source. The clock shall have a frequency of 17.857 megahertz. All elements of the memory system shall be synchronous to this clock.

DOCUMENT				SECTION	······		·	
NC	R	· · · · · ·	·	CONT	ROL DATA	FILE	THIS	REPLACES
	ADVANO	CED SYSTEI	MS LAB	ORATORY		DATE Sept.	30, 1974	May 31, 1974
APPROVED	ASI	APPROVED	NCB	APPROVED	CDC	PAGE	227	227

#### 5.0 Hardware RAS

The scope of reliability is to reduce failure rates of hardware and software, increasing the availability of the system to the customer, and minimize component faults from becoming element and system failures. Fault-tolerant and graceful degradation techniques which yield the greatest increase in reliability per cost, and which are within the guidelines of total expenditures for RAS features shall be used.

5.1 States of Hardware

NGR/GOG PRIMITE

- 5.1.1 <u>Fully operational</u> Hardware capable of rated throughput with no faults present.
- 5.1.2 <u>Fault-tolerant operation</u> Fault has occurred, but hardware is capable of recovery from and operating with fault having no discernable impact on throughput.
- 5.1.3 <u>Degraded operation</u> Operating with a fault occurrence and not achieving fully acceptable throughput with maintenance action in progress.
- 5.1.4 <u>Down</u> Fault occurrence which prevents acceptable work.
- 5.2 Minimum Fault tolerant and Degradable Operation Features
  - 5.2.1 <u>SP</u> The presence of another processor referred to as a service processor on all systems is required to ensure that the maintenance personnel or program can interrogate the system in the case of a failure of the central processors.
  - 5.2.2 <u>SEC/DED</u> Shall be implemented on main memory with flags to the SP and Operating System {0.S.} when error correcting and whether single error or double error has occurred.
  - 5.2.3 Parity checking Parity shall be checked on all data paths [] bit/Byte}, address paths, channels, and registers.
  - 5.2.4 <u>Degradable Cache and Map</u> Cache buffer and Map buffer shall have the capability of having portions of them faulted such that cache can be faulted one entry at a time and Map faulted one entry at a time. The CPU shall also have the capability of bypassing Cache or Map or both {degraded operation}.

DOCUMENT				SECTION					
NCR				CONTROL DATA FILE			REPLACES		
	ADVANO	CED SYSTE	MS LABO	DRATORY	DATE Sept.	30, 1974	May 31, 1974		
APPROVED	ASL	APPROVED	NCR	APPROVED	PAGE	228	228		

5.2.5 Fault isolation - Error signals which localize faults shall be provided for 0.S. and SP so that appropriate degradation or reconfiguration may take place and maintenance action time can be minimized. 90% of errors shall allow error isolation to be possible to a module level by use of hardware and software to localize a single fault. Error detection circuitry shall be designed so that errors do not propagate beyond the next interface in the system before they are detected, which will minimize the hardware checks required to localize the fault.

When an error signal is detected, diagnostics shall determine if the machine or detection circuits have failed.

5.2.6 <u>Reconfiguration and Degradation</u> - When permanent failures occur, the system shall be reconfigured by a combination of hardware and software techniques [goal is to be fully automatic].

> All functional components {adders, busses, etc.} shall be designed with reconfiguration and degradation ideas in mind in case of failure. If an arithmetic operation such as a divide were to fail, reconfiguration in the form of subtraction could possibly be used to emulate the divide.

Reconfiguration is a way of maintaining availability by avoiding a down state. Reconfiguration/Emulation within the CPU is only possible if the error detection logic can localize the fault so that ambiguity does not exist as to what is to be reconfigured. This becomes more difficult when failures occur outside a well defined unit such as an adder with error detection. etc.

5.2.7 <u>Instruction retry</u> - A combination of hardware and software techniques shall be used to retry failing instructions. At a minimum, the hardware shall detect failing instructions by use

DOCUMENT				SECTION			······································	
NC	R			CONTROL	DATA	FILE	THIS	REPLACES
ADVANCED SYSTEMS LAB				ORATORY		DATE Dec.	9, 1974	Sept. 30, 1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	229	229

of error detecting circuitry [SEC/DED, parity, residue, coding, if used, etc.] and provide error signal to the 0.S. and SP for software implemented retry of instructions and logging of error type that has occurred. Error signals shall cause an interrupt to an error handling routine [software]. This shall occur during the failing instruction so as not to allow following instructions to alter registers or memory. The address of instruction which caused the error interrupt shall be included in the exchange package.

An error status register shall be implemented with access by SP and 0.5., which will indicate what type of error occurred; such as instruction failure, memory read error, single or double error, etc.

5.2.8 <u>Micro-Step Mode</u> - An SP Controlled Micro Step Mode shall be implemented so as to allow micro program control instruction execution starting at any micro code address and breakpoint at any micro code address. Any number of micro instructions can then be executed, including single micro instructions.

The ECC shall also be checked on each address contents.

5.2.9 <u>Time Out</u> - Whenever one system facility is connected to another via command/response protocol, a time-out mechanism shall be provided to ensure continuing operation of the

DOCUMENT	,		s	ECTION					
NC	R	. <u>.</u>		CONTROL	DATA	FILE	THIS	REPLACE	S
ADVANCED SYSTEMS LABO			.ABO	RATORY		DATE	ዓ. 1974	Sept. 30,	1974
APPROVED	ASL	APPROVED		PPROVED	CDC	PAGE	530	230	

system.

- 5.2.10 <u>Power Supplies</u> All cabinets shall have individual power supplies, and circuit breakers shall be used in place of fuses. This philosophy will extend to all fused circuits in the machine.
- 1 5.2.11 <u>Packaging</u> The number of module types shall be held to a minimum so as to reduce spares cost, increasing the likelihood of available module types on hand in the event of failure. All like modules shall be fully interchangable and replaceable when power is on.

Circuit board differences within the module {if more than one circuit card per module} shall also be held to a minimum to simplify manufacturing. Chip layout on the circuit boards shall be standardized for the purpose of reducing hole patterns to be drilled, therefore, reducing artwork layout costs and manufacturing costs.

The largest reasonable number of test points shall be provided in a standardized pattern on all modules. Access to all circuit chip pins shall be provided for probing each chip signal directly or with module extenders. Packaging and logic design shall provide the ability of using module extenders on all modules at some degraded clock speed which is unknown at this time.

- 5.2.1<sup>2</sup> Forced Errors For all checking circuits {Parity, SEC/DED, etc.} and status register indications, there shall be a method of forcing conditions {programmable} so that checks can be made of the reliability circuitry.
- 5.2.13 <u>Programmable Clock Margins</u> Clock frequency must be <sup>+</sup> 5% program adjustable {via SP}.
- 5.2.14 <u>Component Failure Rates</u> The following page has a list of component failure rates to be used in determining the reliability of the machine. These rates are subject to change as data improves.
- 5.2.15 <u>Additional Considerations</u> Other possible considerations are residual coding for double error detection in arithmetic units or redundant arithmetic units which may be more feasible if MSI and LSI is used, and redundancy in registers and other control areas.





DOCUMENT				SECTION				
						THIS	REPI	ACES
NC	R			CONTROL DATA	FILE			
		CED SYSTEM	SLAB	ORATORY	DATE			
				Sept.	30, 1974	May_31	1 1974	
APPROVED		APPROVED		APPROVED	PAGE			
	ASL		NCR	CDC		537	23	l

# Component Failure Rates\*

Component Type

1

# Failure Rate %/1K hrs

.001 .0025 .004-.006 .006-.008 .005-.01

•01-•02 •05

.08 .05-.1 .0002-.001

•01-•009/Conn• •004-•009/Conn•

•01-•03/Conn• •00012/Pin

•00013 •00013 •00015

•002 n{•002} •0033 n{•0033} •002

•00025 •00001 •00001 •0002 •000013 •00005 - --

EC1 JDK SSI	
C(1 - 20K 621	
CCI JUN WOL	
CCL BAMS SIL to LU bitol	
ELLA RANA 116 CO 64 DICSS	
ELL, RANA 1256 to LUES DITS!	
MOST RAMS LLE TO E4 DITS!	
MOST RAMS 1256 to LU24 bits}	
MOST RAMS LAK DITSI	
Terminators {Ceramic}	
PC BD Conn. 3500	
PC BD Conn. 6000	
PC BD Conn 7000	
Taper Pins	
Eyelets	
Wire Wraps	
Conn. Pins {Cable Conn.}	
8600 Inter Bd• Conn•	
Circuit Boards	
ЭхЭSingle Layer	
3 x 3 n Layers	
5 x 8 Single Layer	
5 x 8 n Layers	
Capacitors, TANT {Solid}	
Capacitors, Ceramic	
Solder Joints {Thru Bd}	
Solder Joints {Surface/Lap}	
Wire Jumpers	
Silicon Diode {Logic}	

\*Subject to Change as Data Improves

# NGR/GDG PRIVATE

NC	P	CO	NTROL DATA	THIS		REPLAC	ES
	ADVANCED SYSTEM	IS LABORATOR	Y DAT	€ 2C• 9₁ 1974		Sept. 30,	19
APPROVED	APPROVED	NCR	CDC	232		232	
ference mber	•	Instruction N	lame	0perat Code	ion	Format	Pa Nu
101	Load Bytes to X and indexed by	k from {Aj} c {Xi} Right, l	displaced b ength per	y D D⊡) S	) D7	SjkiD	
200	Load Bytes to X Length per S	k from {Aj} d	displaced b	y @, C□→	C7	SjkQ	
003	Store Bytes fro and indexed by	m Xk at {Aj} {Xi} Right, l	displaced ength per	by D D8→ S	DF	SjkiD	
004	Store Bytes fro Length per S	m Xk at {Aj}	displaced	by Q₁ C8→	CF	SjkQ	
005	Load Xk from {A indexed by &*{X	j} displaced i} Right	by å∗⊅ and	82		jkiD	
006	Load Xk from {A	j} displaced	by 8∗@	82		jkQ	
007	Store Xk at {Aj indexed by &*{X	} displaced b i} Right	oy å∗D and	EA		jkiD	i
008	Store Xk at {Aj	} displaced b	oy 8∗@	. 83		jkQ	
009	Load Bytes to X and indexed by	k from {Aj} c {Xi} Right, L	displaced b .ength per	у <b>⊅</b> , А4 Х⊡		jkiD	
070	Load Bytes to X Length per XD	k from {Aj} c	displaced b	y 24 - 84		jkQ	
011	Store Bytes fro and indexed by	m Xk at {Aj} {Xi} Right, l	displaced ength per	byD A5 XD		jkiD	۰.
015	Store Bytes fro	m Xk at {Aj}	displaced	by Q , 85		jkQ	

DOCUMENT		SECTION Appendix A									
NC	R					FILE	тні	<u>s</u>	RI	PLACE	S
ADVANCED SYSTEMS LABORATORY					DATE Dec.	9n (	1974	Sept.	30 r	1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	23	3		233	

Reference Number	Instruction Name	0peration Code	Format	Page Numbe
013	Load Bytes to Xk from {P} displaced by Qn Length per j	86	jkQ	30
014	Load Bit to Xk from {Aj} displaced by & and bit indexed by {XD} Right	88	jkQ	30
015	Store Bit to Xk from {Aj} displaced by @ and bit indexed by {XD} Right	89	jkQ	30
016	Load Ak from {Aj} displaced by D and indexed by {Xi} Right	AD	jkiD	32
017	Load Ak from {Aj} displaced by Q	80	jkQ	35
018	Store Ak at {Aj} displaced by D and indexed by {Xi} Right	۲A	jki⊅	32
019	Store Ak at {Aj} displaced by @	81	jkQ	35
020 i	Load Multiple Registers from {Aj} displaced by &*k, Selectivity per {XD} Right	70	jk	34
021	Store Multiple Registers to {Aj} displaced by &∗k₁ Selectivity per {XD} Right	רד. י	jk	34
022	Integer Sum, <b>{</b> Xk} replaced by {Xk} plus {Xj}	24	jk	39
653	Integer Difference, {Xk} replaced by {Xk} minus {Xj}	25	jk	40
024	Integer Product, {Xk} replaced by {Xk} times {Xj}	26	jk	40
025	Integer Quotient, {Xk} replaced by {Xk} divided by {Xj}	27	jk	4 <b>ጌ</b>

NGR/GDG PRIVATE



DOCUMENT				SECTION		
				Appendix	Α	
			CONTROL DATA	THIS	REPLACES	
	K I			CONTROL DATA	FILE	
يبين كالمكار كالمدام		1				
ADVANCED SYSTEMS LABORATORY				Dec. 9. 1974	Sept. 30, 1974	
APPROVED		APPROVED		APPROVED	PAGE	
	ASL		NCR	CDC	234	234

Reference Number	Instruction Name	Operation Code	Format Page Numbe	e er
026 027	Integer {Xk} replaced by Absolute {Xj} Integer Sum, {Xk} Right replaced by {Xk} Right plus {Yi} Right	50 58	jk 41. jk 42	
028	Integer Sum, {Xk} Right replaced by {Xj} Right plus Ø	8 A	jk@ 42	
029	Integer Sum {Xk} Right replaced by {Xk} Right plus i	28	jk 42	
030	Integer Difference, {Xk} Right replaced by {Xk} Right minus {Xj} Right	57	jk 42	
031	Integer Difference, {Xk} Right replaced by {Xk} Right minus j	29	jk 42	
032	Integer Product, {Xk} Right replaced by {Xk} Right times {Xj} Right	22	jk 43	
033	Integer Product, {Xk} Right replaced by {Xi} Right times @	8C	jk@ 43	
034	Integer Quotient, {Xk} Right replaced by {Xk} Right divided by {Yi} Right	23	jk 43	
035	Integer Compare {Xj} to {Xk}, result to XI Right	5D	jk 44	
036	Integer Compare {Xj} Right to {Xk} Right, result to X1 Right	50	jk 44	
037	Branch to {P} displaced by 2*0 if {Xj} equal to {Xk}	94	jk@ 45	
038	Branch to {P} displaced by 2*0 if {Xj} not equal to {Xk}	95	jk@ 45	
039	Branch to {P} displaced by 2*@ if {Xj} greater than {Xk}	96	jka 46	
040	Branch to {P} displaced by 2*0 if {Xj} no less than {Xk}	ot 97	jka 46	
041	Branch to {P} displaced by 2∗4 if {Xj} Right equal to {Xk} Right	90	jk@ 46	
042	Branch to {P} displaced by 2*0 if {Xj} Right not equal to fXk} Right	91 91	jka 46	
043	Branch to {P} displaced by 2*0 if {Xj} Right greater than {Xk} Right	92	jk@ 46	
044	Branch to {P} displaced by 2*4 if {Xj}Rig	1ht 93	jka 46	
045	Branch to {P} displaced by 2*0 and increment {Xj} if {Xj} less than {Xk}	۶C	jk@ 47	

DOCUMENT				SECTION					
				Appendi	X A				
				CONTROL DATA		THIS		REP	ACES
NC	R			CONTROL DATA	FILE				
	ADVANO	ED SYSTEMS	S LABO	ORATORY	Feb.	28,	1975	Dec. 9	ղ 1974
APPROVED		APPROVED		APPROVED	PAGE				
	ASL		NCR	CDC		235		235	

Reference Number	Instruction Name 0	peration Code	Format	Page Number
046	Branch to {P} displaced by 2*0 if SEG{Aj} not equal to SEG{Ak}; else Compare BN{Aj}	9D	jkQ	47
047 048 050 051 052 053 053 054 055	to BN{Ak}, result to XL kight Branch to {P} indexed by 2* {Xk} Right Branch to {Aj} indexed by 2* {Xk} Right Copy to Xk from Aj Copy to Xk from Aj Copy to Ak from Aj Copy to Ak from Xj Copy to Xk Right from {Xj} Right Address {Ak} replaced by {Aj} plus <i>a</i> Address {Ak} replaced by {P} plus 2*{Xj} Ri plus 2* <i>a</i>	2E 2F OD OB OP OA OC AE ght AF	j	48.] 49 49 49 49 49 49 50 50
056 057 058	Address {Ak} replaced by {Ak} plus {Xj} Rig Enter Xk Right with plus j Enter Xk Right with minus j	iht 2A 3D 3E	jk jk jk	50 51 51
059 060 061 062	Enter Xk Right with sign extended @ Enter XD Right with logical jk Enter Xk Left with signs per j Shift {Xj} to Xk Circular Direction and Co	8D 3F JF Sunt A8	jkû jk jk jki	51 51 51 D 52
063	per {Xi} Right plus D Shift {Xj} to Xk, Direction and Count per 4 Pickt clup D	[Xi] A5	jki	D 53
064	Shift [Xj] Right to Xk Right, Direction and	d Count AA	jki	D 53
065	Logical Sum {Xk} replaced by {Xk} OR {Xj}	18	i jk	54
066	Logical Difference, {Xk} replaced by {Xk} XOR {Xj}	Te Te	i jk	54
067	Logical Product, {Xk} replaced by {Xk} AND {Xj}	<i>۱</i> ۲	јк	. 54
068	Logical Complement, {Xk} replaced by {Xj} Not	<u>-</u>	з јк 	54
069	Logical Inhibit, {Xk} replaced by {Xk} AND {Xj} NOT	) تا ا	_ јк	54
070	Isolate Bit Mask into Xk per {Xi} Right plus D	A	_ јкі	.9 56
071 072 073	Isolate into Xk from Xj per {Xi} Right plu: Insert into Xk from Xj per{Xi} Right plus j Move Bytes Direct, {Ak} replaced by {Aj}, per XD and XL	SDAI DAI 4	) jki 5 jki 5 jk	.D 56 .D 56 57





DOCUMENT		s	ECTION							
L			Apr	endix	Α					
	1		CONTR	OL DATA		T	lis		PLAC	S
NCR			CONTR		FILE					
ADV	ANCED SYSTE	MS LABO	RATORY		DATE Dec.	٦,	1974	Sept.	30 n	1974
APPROVED	APPROVED	A	PPROVED		PAGE					
	ASL	NCR		CDC		23	<b>ч</b> Б	1 2:	36	

Re N	ference lumber	Instruction Name	peration Code	Format	Page Number
	074	Decimal Sum, D{Ak} replaced by D{Ak} plus D{Ai}	EO	jk@/2	72
	075	Decimal Difference, D{Ak} replaced by D{Ak} minus D{Ai}	El	jk@/2	72
	076	Decimal Product D{Ak} replaced by D{Ak} times D{Aj}	E2	jk@/2	72
	077	Decimal Quotient, D{Ak} replaced by D{Ak} divided by D{Aj}	E3	jk@/2	72
	078	Decimal Scale, D{Ak} replaced by D{Aj} scaled per {XD} Right	E4	jk@/2	74
	079	Decimal Scale Rounded, D{Ak} replaced by rounded D{Aj} scaled per {XO} Right	E5	jk@/2	74
	080 081 082	Unimplemented Instruction Unimplemented Instruction Unimplemented Instruction			N/A N/A N/A
	083	Decimal Compare, D{Aj} to D{Ak}, result to Xl Right	EL	jk@/2	76
	084 ,	Byte Compare, D{Aj} to D{Ak}, result to X1 Right, index to XD Right	E8	jkQ∕2	77
	085	Byte Compare Collated, D{Aj} to D{Ak}, both translated per {A7}, result to X1 Right, index to X0 Right	E9	jk@/2	77
1	086	Byte Scan While Non-Member, D{Ak} for presence bit in D{Aj}, index to XO Right, character to XL Right	EA	jk@/2	79
	087 088	Unimplemented Instruction Byte Translate, D{Ak} replaced by D{Aj}, translated per fA7}	EB	jk@/2	N/A 80
	P80	Move Bytes, D{Ak} replaced by D{Aj}	EC	jk@/2	81 N ( A
	091	Byte Edit, D{Ak} replaced by D{Aj} edited	ED	jk@/2	82
	092	Numeric Move, D{Ak} replaced by D{Aj}, aft formatting	ter E7	jk@/2	75
	093 094	Unimplemented Instruction Descriptor Table Entry Mover F{kl} of D{kOr &l} replaced by F{jl} of D{jOr &D}	EE	jk@/2	N/A 88

DOCUMENT SECTION Appendix A							
NG	•		CONTROL DATA	FILE	THIS	REF	LACES
				DATE			
F		ED SYSTEMS LAB	URATORY	Dec.	9, 1974	Sept.	30, 197
APPROVED	ASL	NCR	CDC	PAGE	237	23	37

Number	0 Instruction Name	code	Format	Page Number
095	Descriptor Table Entry Increment, F{kl} of D{kD, Ql} replaced by F{kl} of D{kD, Ql} plus Ffill of D{iD, QD}	EF	jk@∕2	88.]
096	Calculate Subscript and Move per D{Aj} times [XO] Right, result moved to D{kD, Ql} and to Xl Right	F4	jk@/2	91
097	Flt. Pt. Convert from Integer, Flt. Pt.	ЗA	jk	99
098	Flt. Pt. Convert to Integer, Integer {Xk} formed from Flt. Pt. {Xi}	38	jk	700
100 100	<pre>Flt. Pt. Sum, {Xk} replaced by {Xk} plus {Xj} Flt. Pt. Difference {Xk} replaced by {Xk} minus {Xi}</pre>	31 30	jk jk	707 707
707	Flt. Pt. Sum Unnormalized, {Xk} replaced by	38	jk	707
705	Flt. Pt. Difference Unnormalized, {Xk} replac by {Xk} minus {Xi}	ed 39	jk	JOT
703	<pre>Flt. Pt. Product: {Xk} replaced by {Xk} times {Xi}</pre>	35	jk	103
104	Flt. Pt. Quotient, {Xk} replaced by {Xk} divided by {Xj}	33	jk	104
105	Flt. Pt. DP Sum {Xk, Xk+l} replaced by {Xk, Xk+l} plus {Xj, Xj+l}	34	jk	105
106	Flt. Pt. DP Difference {Xk, Xk+l} replaced by {Xk, Xk+l} minus {Xj, Xj+l}	35	jk	105
107	Flt. Pt. DP Product {Xk, Xk+l} replaced by {Xk, Xk+l} times {Xj, Xj+l}	36	jk	706
108	Flt. Pt. DP Quotient, {Xk, Xk+l} replaced by {Xk, Xk+l} divided by {Xj, Xj+l}	37	jk	107
109	Branch to {P} displaced by 2*0 if Flt. Pt. {Xj} equal to {Xk}	98	jkQ	770
770	Branch to {P} displaced by 2*0 if Flt. Pt. {Xj} not equal to {Xk}	99	jkQ	110
777	Branch to {P} displaced by 2*0 if Flt. Pt. {Xi} greater than {Xk}	۶A	jkQ	770
115	Branch to {P} displaced by 2*ℓ if Flt. Pt. {Xi} not less than {Xk}	9B	jkQ	770
773	Branch to {P} displaced by 2*0 if Flt. Pt.	٩E	jkQ	777
324	Compare Flt. Pt. {Xj} to {Xk}, result to Xl Right	ЭC	jk	775





DOCUMENT				Appendix A	1			
NC	R			CONTROL DATA	FILE	THIS	REPLACES	
	DVANG	CED SYSTEM	AS LAB	DRATORY	DATE Dec.	9, 1974	Sept. 30, 1	971
APPROVED		APPROVED		APPROVED	PAGE			
	ASL		NCR	CDC	1	238	238	

Reference Instruction Name 0peration Format Page Number Code Number 115 Call per {Ai} displaced by 8\*D, Arguments 130 jki⊅ AЬ per {Aj}, Static Link per {Ak} 116 Call to {P} displaced by 2\*@, Arguments per BD jkQ 733 {Aj}, Static Link per {Ak} 175 Return 04 jk 135 118 Pop jk 06 136 119 jk jk jk jk jk jk Unimplemented Instruction 01 N/A 750 Exchange 02 139 151 Program Error 00 753 755 Interrupt Processor per {Xk} Interrupt Product to Xk Right 03 145 753 jk 7D 142 124 Load Bit to Xk Right from {Aj} bit indexed 14 jk 141 by {XO} Right and set bit in Central Memory 125 Compare {Xk} at {Aj}; if not equal, Load to jk 15 140 Xk from {Aj}; if equal, Store from XD at {Aj} 756 Test Page {Aj} and Set Xk Right jk 142 լը 752 Load Page Table Index per {Xj} to Xk and 17 jk 144 Set Xl Right 158 Unimplemented Instruction N/A 753 Unimplemented Instruction N/A 130 Copy to Xk per {Xj} DE jk 151 Copy from Xk per [Xj] Copy to Xk from Central Memory Maintenance **7**37 DF ik 151 735 jk 08 142 Register at {Xj} Right Copy to Central Memory Maintenance Register at 133 07 jk 143 {Xj} Right from Xk 134 Branch to {P} displaced by 2\*@ and alter 9F jkQ 147 Condition Register, per jk 135 Unimplemented Instruction N/A **73**P Keypoint, Class j, code equal to {Xk} Bľ jkQ 734 Right plus Q 137 Unimplemented Instruction N/A 138 Purge Buffer k of Entry per {Xj} Reserved Op Code, Model Dependent jk 05 152 139 Execute Algorithm; Reserved Op Code, Model sjkQ Bå→ BF 752 Dependent 140 Unimplemented Instruction N/A

		Append	ix A		
NCR		CONTROL DATA	FILE	THIS	REPLACES
ADVANC	ED SYSTEMS LAB	ORATORY	Feb.	28, 1975	Dec. 9, 1974
APPROVED	APPROVED	APPROVED	PAGE		
ASL	NCR	CDC		239	<u>9</u> 25

SECTION

Reference	2	<b>Operation</b>		Page
Number	Instruction Name	Code	Format	Number
141 142	Unimplemented Instruction Unimplemented Instruction			N/A N/A
143	Integer Sum, {Xk} replaced by {Xj} plus @	8B	jkQ	39
544	compare Bytes Direct LAJF to LAKF per XU and X1	44	јк	58
145	Set Xk Right per j and {Xl} Right	ΓE	jk	58.2
146	Descriptor Field Insert from X-Register, F{kl} of D {kD, Ql} replaced by {Xj}	FO	jk@∕2	89
147	Descriptor Field Extract to X-Register, Xk replaced by Fiil} of Dip, 40}	Fl	jk@/2	89
148	Descriptor Field Increment by X-Register, Fikly of DikD, Oly incremented by fXil Right	F2	jk@/2	90
149	Descriptor Field Decrement by X-Register, Ffkl) of DfkD, dl) decremented by fXik Right	FΒ	jk@/2	90
150	Logical Product, [Ak] replaced by [Ak] AND [Ai] ner XD and XI	42	jk	58.1
151	Logical Sum, {Ak}, replaced by {Ak} OR {Aj}	40	jk	58.1
152	Logical Difference, [Ak} replaced by [Ak} EOR	41 ("S	jk	58.1
123	Move_and Complement Bytes Direct, {Ak} replace by {Ai} per XD and XL	d 4575	jk	57
154	Move Immediate Data to D{Ak}	F9	jkQ/2	91.2
155	Compare Immediate Data to D{Ak}	FA	jkQ/2	91.2
156	Add Immediate Data to D{Ak}	FB	jkQ/2	91.3
157	Load Ak with computed address per descriptor D{Aj}	FC	jk@/2	91.4
158	Load Xk from{D{Aj}}	FD	jk@/2	91.4
159	Store {Xj} into D{Ak}	FE	jkQ/2	91.4





DOCUMENT

DOCUMENT			SECTION						
NC	R		CONTROL DATA	FILE	THIS		RE	PLAC	ES
	ADVANO	CED SYSTEMS LAB	ORATORY	DATE Feb•	28, 19	175	Dec.	9,	1974
APPROVED	ASL	APPROVED	APPROVED	PAGE	240		i	240	

DOCUMENT				SECTION						
NCR				CONTR	CONTROL DATA FILE			REPLACES		
· ·	ADVANO	CED SYSTE	MS LABC	RATORY		DATE Feb. 28-	1975	Dec.	9, 1974	
APPROVED	ASL	APPROVED	NCR	APPROVED	СDС	PAGE 241		Ē	!4ጌ	

APPENDIX B

					APPENDIX B	
٥P	Ref.	Short Name {Format jk}	j	k	xo	XI
00	757	Program Error				
01	-	Unimplemented Instruction	1			
02 ·	750	Exchange		1		
03	755	Interrupt Processor		x		
04	117	Return		1		
05	739	Purge	X	Sub-op		
06	779	Pop	l '			
07	733	Copy to C.M. Maint. Register	X	) X		
08	735	Copy from C.M. Maint. Register	X	X		
09	051	Copy to Ak from Aj	A	A		
DA	052	Copy to Ak from Xj	X	A		
OB	050	Copy to Xk from Aj	A	X		1
OC	053	Copy to Xk from Xj <sup>1</sup> Halfword	X	X		
OD	049	°Copy to Xk from Xj	X	X		
DE	730	Copy from State Register	Х	X		. I
DF	737	Copy to State Register	X	X		
70	020	Load Multiple Registers	A	Displace	Select	
77	057	Store Multiple Registers	A	Displace	Select	
75		Unimplemented Instruction				
ET		Unimplemented instruction				
14	754	Test and Set, Bit	A	X	Index	
72	752	Compare and Swap	A	X	LOCK	
15	752	lest Page	A	X		
71	761	Load Page lable index	X	X		Mark
70	065	Logical Sum	X	X	· · ·	
7.7	066	Logical Difference	X	X	· ·	
1A		Logical Product	X	X		
10		Logical Complement	X	l û		
בית 1 ת	1007	Logical Innibic	*	÷.		
15	7023	Convert Mark to Peolean	Subjer	l û		Annunant
16	011	Extend Walfword Sign non i	Sub-op	<b>\$</b>		Angument
лг	197	Excend natiword sign per j	200-00	^		
		and the second		L		

νp	Ket.	Short Name (Format jk)	. J	ĸ	XU	ХТ
20	027	Add Integer, Halfword	X	X		
22	650	Multiply Integers Halfword	l û	1 0		
22	030	Divide Integers Halfword	l û	l û		•
20	227	Add Integen	Î Î	l û		
25	022	Subtract Integer	Ŷ	Î Ŷ		
26	020	Multiply Integer	Ŷ	Ŷ		
27	025	Divide Integer	Ŷ	Ŷ		
24	023	Increase Halfword by i	Operand	Ŷ		
29	031	Decrease Halfword by j	Operand	x x		
24	056	Add Address, Halfword	x	Å		
28	025	Convert to Absolute	X	· Ŷ		
20	036	Compare Integers Halfword	K unless D	X unless D		Mark
20	035	Compare Integer	K unless D	Y unless D		Mark
25	047	Unconditional Branch, Intra-Segment		X		
2F	ПЧА	Unconditional Branch, Inter-Segment	Δ.	x		
30	099	Add Fit. Pt.	Î X	x		
71	100	Subtract Flt. Pt.	x	x		
32	103	Multiply Flt. Pt.	x	x		
77	104	Divide Flt. Pt.	X	X.		
34	105	Add Flt. Pt., Double Precision	X {2}	X (5)		
35	106	Subtract Flt. Pt., Double Precision	X {2}	X {5}		
36	107	Multiply Flt. Pt., Double Precision	X {5}	X {5}		
37	138	Divide Flt. Pt., Double Precision	X {5}	X {2}		
38	101	Add Flt. Pt., Unnormalized	X	Х		
37	705	Subtract Flt. Pt., Unnormalized	X	Х		
ЗA	097	Convert Integer to Flt. Pt.	X	Х		
33	098	Convert Flt. Pt. to Integer	X	. X		
ЭC	114	Compare Flt. Pt.	X unless D	X unless D	· · · · · ·	Mark
ΞD	057	Enter Halfword with plus j	0perand	X		
35	058	Enter Halfword with minus j	Operand	X		
ЗF	060	Enter Halfword with plus jk	0pera	and	Dest. Reg.	•
40	151	Logical Sum- Direct	A	A	Fill/Length	Mark/Leng
41.	152	Logical Difference, Direct				
42	150	Logical Product, Direct				
43	153	Move Complement, Direct				
44	144	Compare Direct				
45	073	Move, Direct	V	Ϋ́	¥	Y
46	-	Unimplemented Instruction				
$\downarrow$						
2E	¥					



100

NGR/GDG PRIVATE

DOCUMENT				SECTION						
NGR			CONT	ROL DATA	THIS REPLA				ACES	
ADVANCED SYSTEMS LABO				DRATORY	and a second	DATE Feb.	281	1975	Dec. 9	1974
APPROVED	ASL	APPROVED	NCR	APPROVED	CDC	PAGE	242		242	

DOCUMENT		SECTION		
NCR		CONTROL DATA	THIS	REPLACES
ADVANO	CED SYSTEMS LAB	ORATORY	Dec. 9, 1974	
APPROVED ASL	APPROVED	APPROVED CDC	PAGE 243	

					APPENDIX B	
0p	Ref.	Short Name {Format jkiD}	j	k	i	xo
AD Al A2 A3 A4 A5 AL	016 018 005 007 011 115	Load A Bytes, Indexed/Displaced Store A Bytes, Indexed/Displaced Load X Word, Indexed/Displaced Store X Word, Indexed/Displaced Load X Bytes, Indexed/Displaced Store X Bytes, Indexed/Displaced Call, Displaced	A A A A A A	A A X X X A	X unless D	Length Length Select
A7 A8 A9 A6 A6 A0 A2 AD AE AF	062 063 064 - 070 071 072	Unimplemented Instruction Shift Word, Circular Shift Hord, End-off Unimplemented Instruction Isolate Bit Mask Isolate Bit String Insert Bit String Unimplemented Instruction	× × × ×	x x x x x x	X unless D X unless D	
00	Ref.	Short Name (Format jk0}	j	k	x0	
80 81 82 87	116 136 -	Call, Displaced Relative Keypoint Unimplemented Instruction	A Code	A X. unless D	Select	
0p	Ref.	Short Name (Format Sjk0)	j	k		<b>.</b>
B& ↓ BF CD ↓ C7 C8 ↓ CF	139 002 004	Execute Algorithm D V Load X Bytes, Displaced L=1 L=8 Store X Bytes, Displaced L=1 L=8 L=8				
0p	Ref.	Short Name {Format SjkiD}	j	k	i	
D0 ↓ D7 D8 ↓	003	Load X Bytes, Indexed/Displaced, L=1 L=8 Store X Bytes, Indexed/Displaced, L=1 J		× × × × × ×	X unless D	

APPENDIX B

0p	Ref.	Short Name {Format jkd}	j	k	XO	Xľ
Op         801234567894800EF0123456789           8048567894800EF0123456789	Ref. 017 014 010 012 012 013 014 015 028 143 028 143 028 045 055 041 055 041 037 038 037 038 037 038	Short Name (Format jk4) Load A Bytes, Displaced Store A Bytes, Displaced Load X Word, Displaced Load X Word, Displaced Store X Word, Displaced Store X Bytes, Displaced Load X Bytes, Displaced Load X, Bytes, Displaced Load X, Bit Store X, Bit Store X, Bit Multiply Integer, Halfword plus 4 Add Integer, Word plus 4 Add Address, A plus 4 Add Address, A plus 4 Add Address, A plus 4 Add Address, X plus P plus 4 Branch E4, Halfword Integer Branch GT, Halfword Integer Branch E4, Integer Branch E4, Integer Branch Not LT, Halfword Integer Branch Not LT, Not LT, Not LT, Integer Branch Not LT, Not LT, Not LT, Not LT, Not LT, Not LT, N	j A A A A Length-l A X X X X X X X X X X X X X X X X X X	k X X X X X X X X X X X X X X X X X X X	XD Length Length Index Index	Xl
98 99 98	110	Branch NE <sub>1</sub> Flt. Pt. Branch GT <sub>1</sub> Flt. Pt.				
9B 9C 9D 9E 9F	112 045 046 113 134	Branch Not LT, Fit. Pt. Branch and Increment LT, Integer Branch NE, SEG; else Compare BN Branch EQ, Fit. Pt. Exception Branch/Alter, Condition Register	X A Sub-op Bit	X A X Sub-op		Mark

NGR/GDG PRIVATE

NGR/GDG PRIVATE

DOCUMENT			SI	ECTION						
NCR				CONTROL DATA	FILE	THIS		[	REPL	ACES
	ADVANO	CED SYSTEM	IS LABOI	RATORY	DATE Feb•	28,	1975	Dec.	9,	1974
APPROVED	ASL	APPROVED	NCR	PPROVED	PAGE	244				•

Short Name (Format jk@/2) Α7 0p Ref. jO | jl | k0 кЪ хo ХŢ \*\* 074 BDP Numeric Sum \*\* \* ¥ 074 075 076 077 078 078 Difference Product Quotient 5.C. 5.C. Scale Scale Rounded 680 560 Compare Mark Move 084 Byte Compare Count Mark Compare Collated Table 085 Count Mark 085 Scan While Non-Member Count Find Translate Table Move Ý ED EE EF FO 091 094 095 Edit Ý Pattern Descriptor Move Increment \*\*\* \*\*\*  $\Psi$ \*\*\* Insert \*\*\* Fl Extract ¥ Increment by X Decrement by X \*\*\* Y \*\*\* Mult. Dest. Calculate Subscript \* \*\* -----Unimplemented Instruction Immediate Data Move Sub-op \* \* \* Compare Add Mark Load A-Register, Computed Address Load X-Register, BDP Data Store X-Register, BDP Data \* \*\* \* \*\* \*\* \* Unimplemented Instruction -

: A4/A5 Selection \*

\*\* : AA → AF Selection
\*\*\* : Data Descriptor field designator

S.C. : Shift Count



١

APPENDIX B

Mult: Multiplier Dest: Destination