

*Equipment Diagrams*

**CONTROL DATA 8092**  
TELEPROGRAMMER




## TABLE OF CONTENTS


Page	Title	Drawing Number	Page	Title	Drawing Number
1	Block Diagram	364038	12	Register - S & S'	364160
2	Main Control	360426	13	Storage Translators	360431
3	Main Timing	364156	14	Typical Storage Circuits	360442
4	Registers, F & F' & Translators	360449	15	Register - Tag 1, 2, & 3	360433
5	Function Translators	360427	16	Input/Output Control	360425
6	R & Q Inverters	360428	17	Interrupt	360434
7	Register - A'	364157	18	Buffer Controls	360447
8	Registers - A & O	360429	19	Registers - BFR, BXR, BER	360432
9	Registers - Z	364158	20	Control Console	360437
10	Registers - P & P'	360430	21	Power Supply - 8606A	364071
11	Register - PSR	364159	22	Cabling & AC - DC Dist.	360441

Page	Title	Drawing No.
23	8092 Display	47032300, sheet 1 of 4
24	8092 Display	47032300, sheet 2 of 4
25	8092 Display	47032300, sheet 3 of 4
26	8092 Display	47032300, sheet 4 of 4

**SINGLE INVERTER** - A single inverter inverts input signals so that a "1" input results in a "0" output and a "0" input results in a "1" output. Inputs to symbols are identified by arrowheads.




**FLIP FLOP (FF)** - The flip flop is a storage device with two stable states, designated "1" or Set, and "0" or Clear. It is composed of two inter-connected inverters; the logical symbol (figure A) is a square formed by the combination of the two single inverter symbols. By convention, "1" (or Set) inputs and outputs are shown with the upper part of the symbol and "0" (or Clear) inputs and outputs are shown with the lower part of the symbol. This diagrammatic convention simplifies the actual interconnection of the two inverters as shown in figure B.




**CONTROL DELAY** - A control delay consists of an H--- part, which receives the input, and a V--- or N--- part, which provides the output. The output is a clocked pulse which is delayed with respect to the input pulse by one phase time of the clock (0.2 microsecond). Conventions which apply to control delays are:

1. Clock pulse inputs to control delays are not shown on the diagrams and must be obtained from the equation file.
2. The logical number designation indicates the clock phase of the output signal. An odd number indicates an odd clock phase; an even number indicates an even clock phase.
3. The time scales shown on all sequence diagrams are in 0.2 microsecond (1 clock phase time) intervals.




**CAPACITIVE DELAY** - A capacitive delay is used in an AND configuration to delay the "1" input to a logic element. The capacitor is shown with the curved (negative) plate adjoining the AND symbol. A small box shows the equation file symbol assigned to that delay, the duration of the delay, and the coordinate jack and pin number where physical connection to the capacitor(s) is made.



**SYMBOLICAL REPRESENTATION OF TYPICAL EQUATIONS**


$$\begin{aligned}
 X504 &= V001 X503 & X505 &= V903 X502 \\
 31 \ 003A: I554: I593: & & 31 \ 003C: I592: I553 & \\
 X502 &= V903 X513 X500 + I550 I551 V025 X500 & & \\
 32 \ 002A: X513: X505: & & & \\
 X503 &= I580 + J007 V004 & & \\
 32 \ 002C: I590: X504 & & &
 \end{aligned}$$




**JACK ASSIGNMENTS** - The jack assignments of the printed circuit cards associated with each logic symbol appear near the logical designation on the diagram. Jack assignments indicate the physical location of a printed circuit card.

Plug-in cards are designed with from one to four circuits, denoted by the letters A, B, C, or D. The omission of the circuit letter denotes a one circuit card. Two circuit inverter cards are labeled (top circuit, as card is viewed in the chassis connector) and C. Three circuit input (M---) and output (L---) amplifiers are labeled A, B, and C.

Single flip flop cards are not identified by circuit, but it is understood that the even-numbered inverter is associated with circuit A, the odd-numbered inverter with circuit C.



**KEY TO SYMBOLS USED ON LOGIC DIAGRAMS**



REVISIONS		
REV.	DATE	BY
A	12/13/63	W.E. MOE


REFERENCE DRAWINGS		

COMPONENTS (UNLESS OTHERWISE INDICATED)		
TOLERANCE	VALUE	SIZE
RESISTORS		
CAPACITORS		



**CONTROL DATA CORPORATION**  
**I D P DIVISION**

PROJECT OR PRODUCT




DRAWING NUMBER: 364038  
 REV: A  
 PAGE: 1



REVISIONS APPROVED: [Signature] CHECKED: J.H. NIPP DRAWN: N.K. BECK DESIGNED: [Signature]	REFERENCE DRAWINGS		
	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	RESISTORS	VALUE	SIZE
	CAPACITORS	VALUE	SIZE
TITLE LOGIC DIAGRAM, MAIN CONTROL			CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT <b>8092 TELEPROGRAMMER</b> DRAWING NUMBER <b>360426</b> REV. <b>A</b> SHEET <b>2</b> OF <b>2</b>




REV. AUTH. DATE. REL. DRW. CHK. APPROVED		REVISIONS		REFERENCE DRAWINGS		CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT <b>8092 TELEPROGRAMMER</b> DRAWING NUMBER <b>364156</b> SHEET PAGE <b>3</b>
APPROVED: W. B. ...		CHECKED: J. H. NIPP 2/24/64		COMPONENTS (UNLESS OTHERWISE INDICATED)		
DRAWN: N. K. BECK 2/24/64		DESIGNED: ...		RESISTORS		
				CAPACITORS		
TITLE				LOGIC DIAGRAM, MAIN TIMING		



XXXX10X  
 XXXX01

REV. NO.		DATE		APPROVED																													
B	1585	3/15/64	KH	JK	JK																												
A	143	10/22/63	JK	JK	JK																												
DESIGNED		DRAWN		CHECKED																													
N. K. BECK		N. K. BECK		J. H. NIPP																													
2/14/64		2/24/64		2/24/64																													
<table border="1"> <tr> <th colspan="4">REFERENCE DRAWINGS</th> </tr> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> <tr> <th colspan="4">COMPONENTS (UNLESS OTHERWISE INDICATED)</th> </tr> <tr> <th>RESISTORS</th> <th>TOLERANCE</th> <th>VALUE</th> <th>SIZE</th> </tr> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> <tr> <th colspan="4">CAPACITORS</th> </tr> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> </table>						REFERENCE DRAWINGS								COMPONENTS (UNLESS OTHERWISE INDICATED)				RESISTORS	TOLERANCE	VALUE	SIZE					CAPACITORS							
REFERENCE DRAWINGS																																	
COMPONENTS (UNLESS OTHERWISE INDICATED)																																	
RESISTORS	TOLERANCE	VALUE	SIZE																														
CAPACITORS																																	
<b>CONTROL DATA CORPORATION</b> <b>I D P DIVISION</b>				<b>PROJECT OR PRODUCT</b> <b>8092 TELEPROGRAMMER</b>																													
<b>TITLE</b> <b>LOGIC DIAGRAM, REGISTERS, F &amp; F' &amp; TRANSLATORS</b>				<b>DRAWING NUMBER</b> <b>360449</b>																													
<b>REV</b> <b>4</b>				<b>REV</b> <b>1</b>																													





10  
14  
20  
24  
30  
34

1145  
2145  
3145

4145  
5145

65  
66  
69

REV. AUTH.		DATE	REL. ENGR.	CHK.	APPROVED
C	1585	3-15			
B	1411	11-10			
A	1334	3-6-64			

APPROVED	W. E. MOE	2/24/64
CHECKED	J. H. NIPP	2/24/64
DESIGNED	N. K. BECK	2/17/64


REFERENCE DRAWINGS		
COMPONENTS (UNLESS OTHERWISE INDICATED)		
RESISTORS	TOLERANCE	VALUE SIZE
CAPACITORS		
TITLE		
LOGIC DIAGRAM, FUNCTION TRANSLATORS		

CONTROL DATA CORPORATION	
I D P DIVISION	
PROJECT OR PRODUCT	
8092 TELEPROGRAMMER	
DRAWING NUMBER	REV
360427	1
SHEET	PAGE
5	5

check on

DF




**SUBTRACT**  
 OUTPUTS → R =  $\bar{Z}$   
 L → Q = A

**ADD**  
 R = Z  
 Q = A






REV. AUTH. DATE REQ. DWRK. CHK. APPROVED	REFERENCE DRAWINGS		
APPROVED: W.B. MOSE 2/28/64 CHECKED: J.H. NIPP 2/24/64 DRAWN: I.N.K. BECK 2/18/64 DESIGNED:	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			
TITLE <b>LOGIC DIAGRAM,    R AND Q INVERTERS</b>			
CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT <b>8092 TELEPROGRAMMER</b>			REV
DRAWING NUMBER <b>360428</b>			
SHT	PAGE		6



*Handwritten notes:*  
 Borrow bit 6  
 Store Enable 7  
 Borrow bit 7  
 (GBG)  
 (G1)  
 (GB1)  
 (SPI)


REV. AUTH. DATE REQ. DRY. CHG. APPROVED REVISIONS APPROVED: W.S. MAE 2/18/64 CHECKED: J.H. NIPP 2/19/64 DRAWN: N.K. BECK 2/19/64 DESIGNED:	REFERENCE DRAWINGS		
	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	TOLERANCE	VALUE	SIZE
	RESISTORS		
CAPACITORS			
TITLE			
LOGIC DIAGRAM, REGISTER - A'			
PROJECT OR PRODUCT			
8092 TELEPROGRAMMER			
DRAWING NUMBER		REV	
364157			
SHT	PAGE		
	7		


**CONTROL DATA CORPORATION**  
 I D P DIVISION  
 PROJECT OR PRODUCT  
**8092 TELEPROGRAMMER**  
 DRAWING NUMBER  
**364157**  
 SHEET  
 PAGE  
**7**



REFERENCE DRAWINGS		 CONTROL DATA CORPORATION I D P DIVISION
COMPONENTS (UNLESS OTHERWISE INDICATED)		
RESISTORS	TOLERANCE	VALUE
CAPACITORS	TOLERANCE	VALUE
TITLE		REV
LOGIC DIAGRAM		360429
REGISTERS - A AND O		PAGE 8

- SENSE AMPLIFIERS**
- H01 Y200
  - H02 Y210
  - H03 Y220
  - H04 Y230
  - H05 Y240
  - H06 Y250
  - H07 Y260
  - H08 Y270





APPROVED: <i>W.E. NISE</i>		DATE: 2/24/64	
CHECKED: J.H. NIPP		DATE: 2/24/64	
DRAWN: I.N.K. BECK		DATE: 2/17/64	
REV.	AUTL.	DATE	REVISIONS
B	1585	2/25/64	1
A	1402	2/24/64	1

REFERENCE DRAWINGS		
COMPONENTS (UNLESS OTHERWISE INDICATED)		
RESISTORS	TOLERANCE	VALUE
CAPACITORS	TOLERANCE	VALUE

CONTROL DATA CORPORATION	
I D P DIVISION	
PROJECT OR PRODUCT	
8092 TELEPROGRAMMER	
DRAWING NUMBER	REV
364158	B
SHT	PAGE
	9


**LOGIC DIAGRAM REGISTER-Z**



APPROVED: <i>W.B. McE</i> CHECKED: <i>J.H. NIPP</i> DRAWN: <i>N. K. BECK</i> DESIGNED:		REFERENCE DRAWINGS COMPONENTS (UNLESS OTHERWISE INDICATED) RESISTORS CAPACITORS TITLE <b>LOGIC DIAGRAM REGISTERS - P AND P'</b>	CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT <b>8092 TELEPROGRAMMER</b> DRAWING NUMBER <b>360430</b> REV <b>A</b>
REVISIONS 1. 1/15/64 2. 2/24/64 3. 2/14/64	DATE 1/15/64 2/24/64 2/14/64	SHEET <b>10</b>	PAGE <b>10</b>

*1st*  
*Present*



**P, P' STORAGE REGISTER**



*113*  
*13*  
*3*  
*13*  
*223*


*P21*  
*P31*

APPROVED		DATE		REV.		DATE		REV.		DATE		REV.	
A 1583		2/22/64		2/24/64		2/3/64		2/3/64		2/3/64		2/3/64	
DESIGNED		DRAWN		CHECKED		APPROVED		DATE		REV.		DATE	
N. K. BECK		N. K. BECK		J. H. NIPP		W. E. ROSE		2/22/64		2/24/64		2/3/64	
TITLE		LOGIC DIAGRAM		REGISTER - PSR		REFERENCE DRAWINGS		COMPONENTS (UNLESS OTHERWISE INDICATED)		RESISTORS		CAPACITORS	
PROJECT OR PRODUCT		8092 TELEPROGRAMMER		DRAWING NUMBER		364159		REV		A		PAGE	
SHEET		11		CONTROL DATA CORPORATION		I D P DIVISION		TITLE		LOGIC DIAGRAM		REGISTER - PSR	




A 1595 REV. AUTH. DATE REVISIONS APPROVED: W.P.M. CHECKED: J.H.N.I.P.P. DRAWN: N.K.BECK DESIGNED:	REFERENCE DRAWINGS			CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT 8092 TELEPROGRAMMER DRAWING NUMBER 364160 REV A SHEET PAGE 12	
	COMPONENTS (UNLESS OTHERWISE INDICATED)				
	RESISTORS	TOLERANCE	VALUE		SIZE
	CAPACITORS				
TITLE LOGIC DIAGRAM REGISTERS - S AND S'					






APPROVED: <i>[Signature]</i>		REV. DATE																						
CHECKED: J.H. NIPP		2/24/64																						
DRAWN: N.K. BECK		2/13/64																						
<table border="1"> <tr> <th colspan="3">REFERENCE DRAWINGS</th> </tr> <tr> <td> </td> <td> </td> <td> </td> </tr> <tr> <th colspan="3">COMPONENTS (UNLESS OTHERWISE INDICATED)</th> </tr> <tr> <th>RESISTORS</th> <th>TOLERANCE</th> <th>VALUE</th> <th>SIZE</th> </tr> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> <tr> <th>CAPACITORS</th> <td> </td> <td> </td> <td> </td> </tr> </table>				REFERENCE DRAWINGS						COMPONENTS (UNLESS OTHERWISE INDICATED)			RESISTORS	TOLERANCE	VALUE	SIZE					CAPACITORS			
REFERENCE DRAWINGS																								
COMPONENTS (UNLESS OTHERWISE INDICATED)																								
RESISTORS	TOLERANCE	VALUE	SIZE																					
CAPACITORS																								
<table border="1"> <tr> <td>TITLE</td> <td>LOGIC DIAGRAM</td> </tr> <tr> <td> </td> <td>STORAGE TRANSLATORS</td> </tr> </table>		TITLE	LOGIC DIAGRAM		STORAGE TRANSLATORS	<table border="1"> <tr> <td colspan="2">CONTROL DATA CORPORATION</td> </tr> <tr> <td colspan="2">I D P DIVISION</td> </tr> <tr> <td colspan="2">PROJECT OR PRODUCT</td> </tr> <tr> <td colspan="2">8092 TELEPROGRAMMER</td> </tr> <tr> <td>DRAWING NUMBER</td> <td>REV</td> </tr> <tr> <td>360431</td> <td>A</td> </tr> <tr> <td>SHT</td> <td>PAGE</td> </tr> <tr> <td>13</td> <td>13</td> </tr> </table>		CONTROL DATA CORPORATION		I D P DIVISION		PROJECT OR PRODUCT		8092 TELEPROGRAMMER		DRAWING NUMBER	REV	360431	A	SHT	PAGE	13	13	
TITLE	LOGIC DIAGRAM																							
	STORAGE TRANSLATORS																							
CONTROL DATA CORPORATION																								
I D P DIVISION																								
PROJECT OR PRODUCT																								
8092 TELEPROGRAMMER																								
DRAWING NUMBER	REV																							
360431	A																							
SHT	PAGE																							
13	13																							



REV. AUTH. DATE		REV. AUTH. DATE		REV. AUTH. DATE		REV. AUTH. DATE		REV. AUTH. DATE	
A	1585	1/27/64							
APPROVED: W.P. MOSE		CHECKED: J.H. NIPP		DRAWN: N.K. BECK		DESIGNED:			
DATE: 1/27/64		DATE: 2/24/64		DATE: 1/27/64		DATE:			
REFERENCE DRAWINGS									
COMPONENTS (UNLESS OTHERWISE INDICATED)									
RESISTORS	TOLERANCE	VALUE	SIZE						
CAPACITORS									
TITLE					SCHEMATIC DIAGRAM, TYPICAL STORAGE CIRCUITS				
PROJECT OR PRODUCT					CONTROL DATA CORPORATION I D P DIVISION				
DRAWING NUMBER					8092 TELEPROGRAMMER				
REV					360442				
PAGE					A				
SHEET					14				



REVISIONS		
REV.	DATE	REVISIONS
A	1/5/65	REVISED

REFERENCE DRAWINGS		
NO.	TITLE	DATE

COMPONENTS (UNLESS OTHERWISE INDICATED)			
RESISTORS	TOLERANCE	VALUE	SIZE

**CONTROL DATA CORPORATION**

**I D P DIVISION**






PROJECT OR PRODUCT  
**8092 TELEPROGRAMMER**

DRAWING NUMBER  
**360433**


TITLE  
**LOGIC DIAGRAM, REGISTER - TAG 1, 2, & 3**

REV  
**A**

SHT  
**15**



REV. DATE		REV. DATE		REV. DATE		REV. DATE		REV. DATE		REV. DATE		REV. DATE		REV. DATE		REV. DATE		REV. DATE		REV. DATE	
C	1965	B	1964	A	1954																
APPROVED: W. E. MOSE		CHECKED: J. H. NIIPP		DRAWN: N. K. BECK		DESIGNED:		REFERENCE DRAWINGS		COMPONENTS (UNLESS OTHERWISE INDICATED)		TOLERANCE		VALUE		SIZE		RESISTORS		CAPACITORS	
TITLE										LOGIC DIAGRAM, INPUT/OUTPUT CONTROL											
CONTROL DATA CORPORATION										I D P DIVISION											
PROJECT OR PRODUCT										8092 TELEPROGRAMMER											
DRAWING NUMBER										360425											
SHEET										PAGE 16											



REVISIONS			
REV.	AUTH.	DATE	REASON
C	1585	11/15/64	
B	1354	7/26/64	
A	1334	7/26/64	


REFERENCE DRAWINGS			
COMPONENTS (UNLESS OTHERWISE INDICATED)			
TOLERANCE	VALUE	SIZE	
RESISTORS			
CAPACITORS			

CONTROL DATA CORPORATION	
I D P DIVISION	
PROJECT OR PRODUCT	
8092 TELEPROGRAMMER	
DRAWING NUMBER	REV
360434	1
SHT	PAGE
	17

LOGIC DIAGRAM  
INTERRUPT

PE




BUFFER REGISTERS TRANSMISSION CONTROL

REV.	NO.	DATE	BY	CHK.	APPROVED	REVISIONS
F	1585	11-21-64	KH	JH		
E	1505	11-19-64	MB	JH		
D	1470	11-19-64	JK	JH		
C	1431	11-19-64	JH	JH		
B	1411	11-19-64	JH	JH		
A	1334	11-19-64	JH	JH		


COMPONENTS	TOLERANCE	VALUE	SIZE
RESISTORS			
CAPACITORS			

REFERENCE DRAWINGS	
CONTROL DATA CORPORATION I D P DIVISION	
PROJECT OR PRODUCT 8092 TELEPROGRAMMER	
DRAWING NUMBER 360447	REV 1
SHT 18	PAGE 18

TITLE  
LOGIC DIAGRAM  
BUFFER CONTROLS




BUFFER DATA REGISTER (BFR)



BUFFER EXIT REGISTER (BXR)

BUFFER ENTRANCE REGISTER (BER)

1585 REV. AUTH. DATE 3-15 1/30/64	APPROVED - W.B. [Signature] CHECKED - J.H. NIPP DRAWN - N.K. BECK	2/24/64 1/30/64	REFERENCE DRAWINGS _____ _____ _____	CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT <b>8092 TELEPROGRAMMER</b> DRAWING NUMBER <b>360432</b> REV <b>A</b> SHEET PAGE <b>19</b>
	REVISIONS _____ _____	COMPONENTS (UNLESS OTHERWISE INDICATED) RESISTORS CAPACITORS	TOLERANCE VALUE SIZE	
	TITLE <b>LOGIC DIAGRAM          REGISTERS-BFR, BXR, BER</b>	_____ _____	_____ _____	
	_____ _____	_____ _____	_____ _____	



REV.	DATE	BY	CHKD.	APP'D.
D	1/28/64	W.B. MOE	W.B. MOE	N. K. BECK
C	1/28/64	W.B. MOE	W.B. MOE	N. K. BECK
B	1/28/64	W.B. MOE	W.B. MOE	N. K. BECK
A	1/28/64	W.B. MOE	W.B. MOE	N. K. BECK

REFERENCE DRAWINGS		
COMPONENTS	TOLERANCE	VALUE
RESISTORS		
CAPACITORS		

**CONTROL DATA CORPORATION**  
I D P DIVISION

PROJECT OR PRODUCT  
**8092 TELEPROGRAMMER**


DRAWING NUMBER  
**360437**


TITLE  
**SCHEMATIC DIAGRAM, CONTROL CONSOLE**



REV **D**

SHT **20** PAGE **20**






REV. AUTH. DATE DES. DRW. CHK. APPROVED REVISIONS	REFERENCE DRAWINGS	 CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT
	COMPONENTS (UNLESS OTHERWISE INDICATED)	
	RESISTORS	
	CAPACITORS	
APPROVED	DATE	1/19/53
CHECKED	DESIGNED	
TITLE		DRAWING NUMBER
SCHEMATIC, POWER SUPPLY-		364071
MODEL 8606-A		REV
		PAGE
		21



APPROVED: [Signature] REV. AUTH. DATE DESIGNED: [Signature]	REFERENCE DRAWINGS		CONTROL DATA CORPORATION I D P DIVISION PROJECT OR PRODUCT <b>8092 TELEPROGRAMMER</b> DRAWING NUMBER <b>360441</b> SHEET PAGE <b>22</b>
	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	RESISTORS	TOLERANCE VALUE SIZE	
	CAPACITORS	TOLERANCE VALUE SIZE	
TITLE		REV	
<b>CABLING &amp; AC-DC DIST</b>		<b>A</b>	

REVISIONS						
REV.	ECO.	ZONE	DESCRIPTION	DRFT.	DATE	CHK'D APPD.
A			RELEASED		11-10-64	WAM
B	8230		REVISED PER ECO	RAH	4-5-65	FES




NOTES:

2. DOTTED LINES SHOW CONNECTIONS WITHIN A CONNECTOR OR COMPONENT.

1. KEY LOCK SWITCH KLS IS SHOWN IN NON-LOCK RUN POSITION. KLS IS ALSO SHOWN AS VIEWED FROM FRONT OF PANEL.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: DECIMALS: ANGLES: ± .005 ± .005 ± .005	<b>CONTROL DATA CORPORATION</b> CEDAR ENGINEERING DIVISION DIGITAL ENGINEERING DEPARTMENT MINNEAPOLIS, MINNESOTA	TITLE SCHEMATIC DIAGRAM 8092 DISPLAY	
		PRODUCT 8092 DISPLAY DRAWN P. De... 11-13-64 CHECKED J. ... 11-13-64 ENGINEER F. ... 11-13-64 APPROVED	SIZE C DRAWING NO. 47032300 REV B
MATERIAL	DO NOT SCALE DRAWING	SCALE	SHEET 1 OF 4



REVISIONS				
REV.	DESCRIPTION	E.C.O.	DATE	APPROVAL

TO X-127-1 SHEET 3 OF 4


47032300  
B

"P" REGISTER


TAG REGISTER

FROM	REQD.	PART NO.	DESCRIPTION	MATL.	MATL. SPEC.	NEXT ASBY.	USED ON	FORM. ASSC.	RECY. ASBY.										
<b>LIST OF MATERIAL</b>																			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND TOLERANCES ARE: FRACTIONS: ±1/64 (0.00)±0.01 DECIMALS: ±0.002±0.005 BREAK ALL EDGES AND SHARP CORNERS TO 1/16". DIMENSIONS APPLY AFTER PLATING OR HEAT TREAT. BLINDS: NO LOOSE BLINDS PERMITTED. TIGHT BLINDS PERMITTED IF THEY CANNOT BE DETECTED BY NORMAL VISION OR TOUCH. SURFACE FINISH: ✓ ALL INSIDE SURFACES ✓ ALL OUTSIDE SURFACES			BY	DATE	NAME	<table border="1"> <tr> <td>DRAWN</td> <td> </td> </tr> <tr> <td>CHECKED</td> <td> </td> </tr> <tr> <td>ENG.</td> <td> </td> </tr> <tr> <td>PROB.</td> <td> </td> </tr> <tr> <td>FORMED</td> <td> </td> </tr> </table>				DRAWN		CHECKED		ENG.		PROB.		FORMED	
DRAWN																			
CHECKED																			
ENG.																			
PROB.																			
FORMED																			
SCHEMATIC DIAGRAM 8092 DISPLAY						CONTROL DATA CORP. CEDAR ENGINEERING DIVISION 8805 WEST 80TH ST. MIDDELAND, OH, 44130													
SCALE						QTY. REQD. 47032300 SHEET 3 OF 4													

REVISIONS							
REV.	ECO.	ZONE	DESCRIPTION	DRAFT.	DATE	CHK'D	APPD.



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: DECIMALS: ANGLES: ± ± ± DO NOT SCALE DRAWING	<b>CONTROL DATA</b> CORPORATION CEDAR ENGINEERING DIVISION DIGITAL ENGINEERING DEPARTMENT MINNEAPOLIS, MINNESOTA	TITLE SCHEMATIC DIAGRAM 8092 DISPLAY	
		MATERIAL FINISH	PRODUCT 8092 DISPLAY DRAWN CHECKED ENGINEER APPROVED
SCALE		SHEET 3 OF 4	



REVISIONS							
REV.	EDD.	ZONE	DESCRIPTION	DRFT.	DATE	CHK'D	APPD.

"Z" REGISTER

LEGENDS

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: DECIMALS: ANGLES: ± ± ± DO NOT SCALE DRAWING	<b>CONTROL DATA</b> CORPORATION CEDAR ENGINEERING DIVISION DIGITAL ENGINEERING DEPARTMENT WHEELING, W. VIRGINIA	TITLE <b>SCHEMATIC DIAGRAM</b> <b>8092 DISPLAY</b>	
		MATERIAL FINISH	PRODUCT <b>8092 DISPLAY</b> DRAWN CHECKED ENGINEER APPROVED
SCALE		SHEET <b>4</b> OF <b>4</b>	REV <b>B</b>