CONTROL DATA® 6675 Data Set Controller

EQUIPMENT DIAGRAMS CIRCUIT DESCRIPTIONS CARD PLACEMENT MAINTENANCE PARTS LIST

	RECORD OF REVISIONS											
REVISION	DATE ENTERED	INITIALS	NOTES									
А	1-30-67		ECO number CF373, update and correct pages 1-1, 1-3, 1-4,									
			1-6, 1-7, 1-9, 1-10, 1-11, 1-15, 1-17, 1-18, and 1-30.									
<u> </u>	7-5-67	D.K.M.	ECO number 16584, which did not effect the Product Designation. Pages 1-7, 1-9, and 1-17 revised.									
· · · · · · · · · · · · · · · · · · ·												

Publication number 38700400 February 1967 © 1967, Control Data Corporation Printed in the United States of America Control Data Corporation Special Systems Division Special Systems Publications 4201 North Lexington Avenue St. Paul, Minnesota 55112

CONTENTS

PART 1 EQUIPMENT DIAGRAMS AND CIRCUIT DESCRIPTIONS*

PART 2 MAINTENANCE

PART 3 PARTS LIST

*includes card placement

PART 1 EQUIPMENT DIAGRAMS AND CIRCUIT DESCRIPTIONS

Introduction	1-1
Symbol Index	1-2
Block Diagram	1-4
Transmit Mode	1-4
Receive Mode	1-4
Interrupt	1-4
Status-All	1-4
Input Lines	1-6
Multiplexer Clear	1-6
Controller Select	1-6
Control Signals from DCA	1-6
Function Select	1-6
Status	1-6
Request Status-All	1-6
Request Status N	1-6
Output Lines	1-8
Communication Signals from Controller	1-8
Control Signals to DCA	1-8
Full	1-8
Empty	1-8
Active	1-8
Inactive	1-8
Transmit Control	1-10
No Data Flow	1-10
Receive Control	1-10
Clear Circuit	1-10
Select	1-10
Communication Signals from Multiplexer	1-10
Input/Output Register	1-12
I/O Full for Transmit FF	1 - 12
I/O Empty for Receive FF	1-12

Assembly/Disassembly Register	1 - 12
I/O and A/D Control	1-12
Timing	1 - 14
Counter Control	1-14
Cyclic Encoder/Decoder Control	1-14
A/D Counter	1-14
Timing Chain	1 - 14
Communication Signals from the Data Set	1-14
Status All	1-14
Full and Receive	1 - 1 4
Empty and Transmit	1-14
Error	1 - 14
Status Bits	1 - 1 6
Interrupt Word Received	1 - 16
Busy	1-16
Sync Word Acknowledge	1 - 1 6
Cyclic Error	1 - 16
Receive and $\overline{\text{COO}}$ FF	1 - 1 6
Transmit and CS	1-16
Error Indicator	1-16
Operations Indicators	1-16
Communications Signals to Multiplexer	1 - 1 6
Status/Data Output Lines	1-16
Transmit Response (for Sync Word Detected during Receive Mode)	1 - 18
Receive Response (for Sync Word Sent during Transmit Mode)	1-18
Disassembly Circuit	1-20
Interrupt Word (7622) Detector	1-20
Sync Word (4257) Detector	1-20
Cyclic Encoder/Decoder	1-22
Error Detector	1-22
Encoder Clear	1-22
Encode:/Decoder Controls	1 - 22

Data Set	Simulator	1-24
Transm	it Timing Diagram	1-26
Receive	Timing Diagram	1-27
Cyclic I	Encoder/Decoder Operation	1-28
Cyclic I	Encoder/Decoder Function	1-29
Card Pl	acement Chart	1-30
Key to I	logic Symbols	1-31
PAF	T 2 MAINTENANCE	
Introduc	tion	2-1
Testing		2-2
Loca	al-to-Remote Station Testing	2-2
Use of I	Data Set Simulator	2-3
PAR	T 3 PARTS LIST	
Introduc	tion	3-1
Orderin	g of Parts	3-1
6675 Da Multi _l	ta Set Controller, plexer Chassis Assembly	3-2
Printed Multip	Circuit Card Assembly, plexer Chassis	3-3
6675 Da Chass	ta Set Controller, Controller is	3-3
Printed Contr	Circuit Card Assembly oller Chassis	3-4
6675 Da Asser	ta Set Controller, Final nbly	3-4
	FIGURES	
Figure	Title	Page
1 - 1	6675 Simplified Block Diagram	1 - 1
2-1	Simulator Cable Connections	2-3
	TABLES	
Table	Title	Page
1-1	DCA Control Signals	1-6
1-2	External Function Codes	1 - 6

PART 1

EQUIPMENT DIAGRAMS AND

CIRCUIT DESCRIPTIONS

INTRODUCTION

The CONTROL DATA* 6675 Data Set Controller enables remote computers to communicate with a Control Data 6000 Series Computer System over leased telephone transmission lines. The remote computers may be any computers using data sets compatible with the 6675.

The Control Data 6675 consists of a Data Channel Adaptor (DCA), a multiplexer, up to four data set controllers (DSC's), and a DATA-PHONE** Data Set for each controller. Each installation, job performed, and the software operating system determines the number of DSC's and type of data sets used.



Figure 1-1. 6675 Simplified Block Diagram

An identifying letter designates the number of DSC's in each 6675 configuration. These letters are:

6675A	includes one DSC
$6675\mathrm{B}$	includes two DSC's
6675C	includes three DSC's
6675D	includes four DSC's

DATA-PHONE** Data Set 301B is the standard data set for the 6675 although any of the listed data sets may be used or intermixed as long as the remote data set is the same as the local data set. Maximum transmission rate for the 6675 is 240 kilobits/second.

Bell System Data Set	Serial bit transfer rate
301 B	40.8 kilobits/second
201 A	2.0 kilobits/second
201 B	2.4 kilobits/second
X303A10	19.2 kilobits/second
X303A20	50.0 kilobits/second
X303A30	230.4 kilobits/second

Figure 1-1 shows a 6675 equipped with four DSC's. The multiplexer assigns individual DSC's to transmit or receive. Each DSC converts 12-bit parallel words from the computer (via the DCA) to serial bits for the data set. The data set transmits serial data from the DSC's over a leased transmission line.

Customer engineering information contained in this publication covers the multiplexer and the DSC. Since all DSC's are identical, only one DSC is described in this manual. The Data Channel Adaptor (DCA) is described in the QSE 649 Data Channel Adaptor Reference/Customer Engineering Manual, publication number CDC 38700100. Control Data Peripheral Controller Cabinets CE Manual, publication number 60097300, discusses the cabinet cooling system, power supply, control wiring and temperature monitoring. The chassis maps, equation summary, and wire tabs for the 6675 are included in publication number CDC 38710000. Bell System Data Communication reference manuals describe the data sets.

This manual includes the following for the multiplexer and data set controller (DSC):

- 1) Circuit theory and diagrams
- 2) Card placement
- 3) Cable connections and pin assignments
- 4) Applicable tests and maintenance
- 5) Parts list

The equipment diagrams on pages 1-7 and 1-9 illustrate the multiplexer circuitry; the remaining diagrams relate to the DSC.

Programming information for the 6675 is given in the 6675 Data Set Controller Reference Manual, publication number 38701400.

^{*}Registered trademark of Control Data Corporation.

^{**}Registered trademark of Bell Telephone System.

SYMBOL LIST

A000	C20A	1-13	C133	F34C	1-23	1005	B15 C	1-11	1067	DIIC	1-15	1150	EI7A	1-23
A001	C20C	1-13	C134	F35A	1-23	1006	Al4B	1-11	1071	E18 C	1-15	1151	E17B	1-23
A002	C21A	1-13	C135	F35C	1-23	1007	El6B	1-11	1075	D14A	1-15	1152	El8D	1-23
A003	C21C	1-13	C136	F36A	1-23	1008	D15 D	1-11	1076	E19B	1-15	I153	E20B	1-23
A004	C22 A	1-13	C137	F36C	1-23	1009	B04B	1-11	1077	D18 B	1-15	1154	E17 C	1-23
A005	C22C	1-13	C138	F37 A	1-23	1010	D41A	1-11	1078	B36A	1-15	1155	E19C	1-23
A006	C23A	1-13	C139	F37C	1-23	1011	D06B	1-11	1079	B35D	1-15	1156	E21B	1-23
A007	C23C	1-13	C140	F38 4	1_22	1012	A12 C	1-11	1080	D22B	1-15	1157	El8A	1-23
A008	C24A	1-13	C140	FBC	1-23	1013	B04C	1-11	1081	D23B	1-15	1158	D21B	1-23
A009	C24C	1-13	C141	FOC	1-23	T014	DISC	1-11	1082	D24B	1-15	1159	D20 A	1-23
A010	C25A	1-13	C142	FJAR	1-23	1015	DISB	1-11	1083	D25B	1-15	1160	E26C	1-23
A011	C25C	1-13	C143	F39C	1-23	1016	DIGB	1-11	1084	D26B	1-15	1161	E23B	1-23
A 012	C26A	1-13	C144	F40A	1-23	1017	B12B	1-11	1085	D27B	1-15	1162	E27A	1-23
4013	C26C	1_19	C145	F40C	1-23	1011	A13B	1-11	1086	D28B	1-15	1163	E24B	1-23
A013	C28C	1-13	C146	F41A	1-23	1010	A115D	1-11	1000	102015 1725 A	1-15	1103	E24D	1-20
A014	C27A	1-13	C147	F41C	1-23	1015	DIAD	1-11	1067	E23A	1-13	1104	E21C	1-20
A015	C27C	1-13	C148	F42 A	1-23	1020	DI2 B	1-11	1100	Daga	1-17	1165	E23C	1-23
AUIS	C28A	1-13	C149	F42C	1-23	1021	DISA	1-11	1101	B32B	1~17	1166	E28A	1-23
A017	C28C	1-13				1022	DIIA	1-11	1102	B32C	1-17	1167	B04D	1-23
A018	C29A	1-13	F900	A19B	1-7	1023	B03A	1-11	1103	B33A	1-17	1168	E28C	1-23
A019	C29C	1-13	F901	A19C	1-7	1024	C35A	1-13	1104	B33B	1-17	1169	DIOA	1-14
A020	C30A	1-13	F902	A22 A	1-7	1025	C32 A	1-13	Щ05	B33C	1-17	1170	D09C	1-11
A021	C30C	1-13	F903	A20A	1-7	1026	C33A	1-13	П06	B34A	1-17	1171	E22B	1-23
A022	C31A	1-13	F904	A20C	1-7	1027	C34A	1-13	1107	B35A	1-17	1172	E26A	1-23
A023	C31C	1-13	F905	A21B	1-7	1028	C35B	1-13	1108	B35B	1-17	1173	E31B	1-23
			F906	A22B	1-7	1029	C32 C	1-13	109	B35C	1-17	I174	E29B	1-23
C100	F18 A	1-23	F908	A23A	1-7	1030	C33C	1-13	1110	B34B	1-17	1175	E30B	1-23
C101	F18 C	1-23	F909	A23B	1-7	10 31	C34C	1-13	111	B34C	1-17	1176	E38 D	1-23
C102	F19A	1-23	F910	A23C	1-7	1032	C17 B	1-13	1112	B36B	1-17	1177	B06B	1-11
C103	F19C	1-23	F911	A23D	1-7	1033	B17 C	1-13	П13	B36C	1-17	1179	B03C	1-11
C104	F20A	1-23	F920	B14A	1-7	IO 34	C18 A	1-13	Il14	A15 C	1-17	1180	E32B	1-23
C105	F20C	1-23	F921	B14B	1-7	1035	C18 C	1-13	II15	B37A	1-17	1181	E33B	1-23
C106	F21A	1-23	F922	A18 A	1-7	1036	C19 A	1-13	1116	B37B	1-17	1182	E34B	1-23
C107	F21C	1-23	F923	A19 A	1-7	1037	C19 C	1-13	1117	B04A	1-17	1183	E19A	1-23
C108	F22A	1-23	F924	A18 C	1-7	1038	E36A	1-13	1123	D34A	1-19	1184	Bl4C	1-11
C109	F22C	1-23	F925	A28A	1-7	1039	B16B	1-13	1124	D34C	1-19	1185	Dl4C	1-11
C110	F23A	1-23	F930	A25A	1-7	1040	B17A	1-13	1125	D38A	1-19	1186	D38 C	1-11
C111	F23C	1-23	F931	A25C	1-7	IO 41	B18A	1.13	1126	D09A	1-19	1187	BllD	1-11
C112	F24A	1-23	F932	A26B	1-7	1042	B18 C	1-13	1127	D38B	1-19	1188	Dl0B	1-11
C113	F24C	1-23	F933	B32A	1-7	I043	B19 A	1-13	1128	D09B	1-19	1189	D10 C	1-11
C114	F25A	1-23	F034	A27B	1-7	1044	Bl9C	1-13	П29	D39B	1-19	1190	D31A	1-11
C115	F25C	1-23	F940	BOLA	1-7	1045	E36B	1-13	1130	D40B	1-19	1191	DI5B	1-17
C116	F26A	1-23	F041	BOIC	1-7	I046	BI3A	1-13	1131	D41C	1-19	1192	B36D	1-11
C117	F26C	1-23	F 941	BOLC	1-7	1047	B14A	1-13	1137	E35A	1-21	1200	E02 A	1-25
C119	F20C	1 99	F 942	BUZA	1-7	1048	BISA	1-13	1139	E85C	1-21	12:00	FO2C	1-25
CIID	FORC	1-23	F 943	1020	1-7	10 49	AIGD	1_13	1120	ESC	1-21	12.01	F08 A	1_25
Clan	F27C	1-23	Fabr	DOOR	1-7	10.50	BISC	1-13	11.35	E30C	1-21	12.02	FORC	1-25
C120	F26A	1-23	F'951	BUSB	1-7	1050	DIA	1-19	1140	ESTA	1-21	1203	FORD	1-20
CI21	F28C	1-23	F952	BISA	1-7	1052	DISA	1-12	1141	ESSE	1-21	12 04	E02D	1-25
C122	F29A	1-23	F953	B04B	1-7	10.52	DISC	1-13	1142	E35D	1-21	1800	B34A D04D	1-9
C123	F29C	1-23	F954	B05B	1-7	1053	1206	1-13	1143	E36D	1-21	1801	B34B	1-9
C124	F30A	1-23	F955	B06B	1-7	1034	AIZA	1-15	1144	E37 C	1-21	1802	B34C	1-9
C125	F30C	1-23	F956	B07B	1-7	1022	D31B	1-15	Ш45	D29B	1-21	1803	B35A	1-9
C126	F31A	1-23	F957	B08B	1-7	1057	D31C	1-15	Π46	D30B	1-21	1804	B35B	1-9
C127	F31C	1-23				1058	B37 C	1-15	1147	D31D	1-21	1805	B35C	1-9
C128	F32A	1-23	1000	A16A	1-11	1059	B37D	1-15	1148	D32B	1-21	1806	B37 A	1-9
C129	F32C	1-23	1001	A15A	1-11	1060	D33A	1-15	I 1 49	D33C	1-21	1807	B36B	1-9
C130	F33A	1-23	1002	A16B	1-11	1061	C07B	1-15						
C131	F33C	1-23	1003	A16C	1-11	1062	C08B	1-15						
C132	F34A	1-23	1004	C35C	1-11	1063	E18 B	1-15						

SYMBOL LIST CONTINUED

men Norm	1808	B37B	1-9	1947	B15 C	1~9	K087	C42B	1-15	1.201	E09C	1-25	S012	B11A	1-17
mm mod mod <td>1809</td> <td>B37C</td> <td>1-9</td> <td>1948</td> <td>B14D</td> <td>1-9</td> <td>K088</td> <td>C40A</td> <td>1-15</td> <td>1.202</td> <td>EllC</td> <td>1-25</td> <td>S013</td> <td>B11B</td> <td>1-17</td>	1809	B37C	1-9	1948	B14D	1-9	K088	C40A	1-15	1.202	EllC	1-25	S013	B11B	1-17
mm	1810	B38B	1-9				12060	C40C	1-15	1.203	ELLA	1-25	S014	ASSA	1-17
mm ms sist si	1811	B38C	1_0	K000	A01 A	1-11	12000	C40C	1_15	1 204	FILA	1-2.5	S015	£08C	1-17
mm mb mb <	1011	1330 C	1.0	K001	ADIC	1-11	1000	C42C	1-15	1.205	FIOC	1-25			
min min <td>1012</td> <td>BION</td> <td>1-5</td> <td>K005</td> <td>BOLA</td> <td>1-11</td> <td>KOOL</td> <td>C42D</td> <td>1 19</td> <td>1 206</td> <td>E13A</td> <td>1-25</td> <td>X001</td> <td>E08</td> <td>1-11</td>	1012	BION	1-5	K005	BOLA	1-11	KOOL	C42D	1 19	1 206	E13A	1-25	X001	E08	1-11
min min <td>101.3</td> <td>BIOD</td> <td>1-5</td> <td>1002</td> <td>DOIA</td> <td>1-11</td> <td>12090</td> <td>C36A</td> <td>1-13</td> <td>1.200</td> <td>FISC</td> <td>1-25</td> <td>1100-</td> <td></td> <td></td>	101.3	BIOD	1-5	1002	DOIA	1-11	12090	C36A	1-13	1.200	FISC	1-25	1100-		
min min </td <td>101-1</td> <td>DICC</td> <td>1-9</td> <td>K003</td> <td>DOL</td> <td>1-11</td> <td>K097</td> <td>C36C</td> <td>1-13</td> <td>15207</td> <td>ELSC.</td> <td>1 20</td> <td>¥000</td> <td>1305</td> <td>1-11</td>	101-1	DICC	1-9	K003	DOL	1-11	K097	C36C	1-13	15207	ELSC.	1 20	¥000	1305	1-11
mart birg birg <t< td=""><td>101.0</td><td>DIGD</td><td>1-9</td><td>K004</td><td>DOZA</td><td>1-11</td><td>K098</td><td>C37A</td><td>1-13</td><td>34100</td><td>1220 4</td><td>1-15</td><td>¥001</td><td>C01</td><td>1-11</td></t<>	101.0	DIGD	1-9	K004	DOZA	1-11	K098	C37A	1-13	34100	1220 4	1-15	¥001	C01	1-11
min bit bit <td>1010</td> <td>BITA</td> <td>1-9</td> <td>K005</td> <td>1502 C</td> <td>1-11</td> <td>K099</td> <td>C37C</td> <td>1-13</td> <td>M100</td> <td>Danc</td> <td>1-15</td> <td>V002</td> <td>1305</td> <td>1-11</td>	1010	BITA	1-9	K005	1502 C	1-11	K099	C37C	1-13	M100	Danc	1-15	V002	1305	1-11
main	1817	BITB	1-9	K010	DOIA	1-11	K100	D35A	1-19	MIOI	D40A	1.16	1002	D07	1.11
Bail Bail <t< td=""><td>1818</td><td>BITC</td><td>1-9</td><td>KOII</td><td>DOIC</td><td>1-11</td><td>K101</td><td>D35C</td><td>1-19</td><td>M102</td><td>D40A</td><td>1-15</td><td>1005</td><td>D07</td><td>1-11</td></t<>	1818	BITC	1-9	KOII	DOIC	1-11	K101	D35C	1-19	M102	D40A	1-15	1005	D07	1-11
body Hale	1819	BIYD	1-9	K012	D02 A	1-11	K102	D36A	1-19	M103	BAUC	1~15	1004	D01	1-11
Barb Hab Hab </td <td>1820</td> <td>1318 A</td> <td>1-9</td> <td>K013</td> <td>D02C</td> <td>1-11</td> <td>K103</td> <td>D36B</td> <td>1-19</td> <td>W104</td> <td>DAIG</td> <td>1-15</td> <td>1005</td> <td>C01</td> <td>1-15</td>	1820	1318 A	1-9	K013	D02C	1-11	K103	D36B	1-19	W104	DAIG	1-15	1005	C01	1-15
bbb bbb </td <td>1821</td> <td>131813</td> <td>1-9</td> <td>K 014</td> <td>D03A</td> <td>1-11</td> <td>K104</td> <td>D37A</td> <td>1-19</td> <td>MI05</td> <td>BAIC</td> <td>1~15</td> <td>1008</td> <td>C01</td> <td>1 15</td>	1821	131813	1-9	K 014	D03A	1-11	K104	D37A	1-19	MI05	BAIC	1~15	1008	C01	1 15
mma mma <td>1822</td> <td>BI8C</td> <td>1-9</td> <td>K015</td> <td>D03C</td> <td>1-11</td> <td>K105</td> <td>D37C</td> <td>1-19</td> <td>M200</td> <td>FIZA</td> <td>1-25</td> <td>Y007</td> <td>C02</td> <td>1 15</td>	1822	BI8C	1-9	K015	D03C	1-11	K105	D37C	1-19	M200	FIZA	1-25	Y007	C02	1 15
disk HibA 1.2 Kol7 Mail Lid Kol7 Data Lid Kol7 Data Lid Kol7 Mail Lid Col1 Lid Col1 Lid Col1 Lid Col1 Mail Lid Col1 Mail Lid Col1 Mail Lid Mail Mail Mail Mail Mail Mai	1823	B18 D	1-9	K 016	D04A	1-11	K106	D36C	1-19	M201	E12 A	1-25	2008	C02	1-10
mbm 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.3 1.4 1.4 1.3 1.3 1.4 </td <td>1824</td> <td>B19 A</td> <td>1-9</td> <td>K017</td> <td>D04C</td> <td>1-11</td> <td>K107</td> <td>D36D</td> <td>1-19</td> <td>M202</td> <td>E14A</td> <td>1-25</td> <td>¥010</td> <td>C01</td> <td>1-10</td>	1824	B19 A	1-9	K017	D04C	1-11	K107	D36D	1-19	M202	E14A	1-25	¥010	C01	1-10
math	I825	B19B	1-9	K018	D05A	1-11	K108	E39A	1-19	M203	E14C	1-25	¥011	D07	1-15
b27 D100 1-5 K030 M20 1-14 K100 K100 1-10 C001 M20. 1-13 C013 D00 1-13 222 120 1-3 K02 M01 1-14 K10 M14 1-14 C001 M20. 1-13 K101 M14 1-14 223 1-15 K012 M14 1-16 K101 M14 1-16 C001 M21. 1-13 M14 M14 M14 121 M21. 1-3 K012 M14 M14 M15 M14	1826	B19 C	1-9	K019	D05C	1-11	K109	E39C	1-19				Y012	D07	1-15
Base Const Base Base <t< td=""><td>I327</td><td>B19 D</td><td>1-9</td><td>K020</td><td>D08A</td><td>1-11</td><td>K110</td><td>E40A</td><td>1-19</td><td>0000</td><td>B20A</td><td>1-13</td><td>Y013</td><td>D07</td><td>1-15</td></t<>	I327	B19 D	1-9	K020	D08A	1-11	K110	E40A	1-19	0000	B20A	1-13	Y013	D07	1-15
BR30 BR30 Lion	I828	B20A	1-9	K021	D08C	1-11	кш	E40B	1-19	O001	B20C	1-13	Y014	D07	1-15
Bas Bas Bas Cool Bas Cool Bas Bas Cool Bas Bas Cool Bas Cool <thc< td=""><td>1829</td><td>B20B</td><td>1-9</td><td>K042</td><td>B07A</td><td>1-15</td><td>K112</td><td>E41A</td><td>1-19</td><td>O002</td><td>B21A</td><td>1-13</td><td>Y015</td><td>D07</td><td>1-15</td></thc<>	1829	B20B	1-9	K042	B07A	1-15	K112	E41A	1-19	O002	B21A	1-13	Y015	D07	1-15
Ball	1830	B20C	1-9	K043	B07C	1-15	K113	E41C	1-19	O003	B21C	1-13	Y016	B05	1-17
biss isiba isiba <	1831	B20D	1-9	K044	B08A	1-15	K114	E40C	1-19	O004	B22A	1-13	Y017	A09B	1-17
bils	1832	B21A	1-9	K045	B08C	1-15	K115	E40D	1-19	O005	B22C	1-13	Y020	B05	1-19
bis1	1833	B21B	1-9	K046	B09A	1-15	K116	E42A	1-19	O006	B23A	1-13	Y021	C02	1-16
hab lab lab </td <td>I834</td> <td>B21C</td> <td>1-9</td> <td>K047</td> <td>B09C</td> <td>1-15</td> <td>K117</td> <td>E42C</td> <td>1-19</td> <td>0007</td> <td>B23C</td> <td>1-13</td> <td>Y022</td> <td>C01</td> <td>1-15</td>	I834	B21C	1-9	K047	B09C	1-15	K117	E42C	1-19	0007	B23C	1-13	Y022	C01	1-15
Indo BizA 1-7 K449 BiAC 1-15 K149 Q-10 Q-10 BiAC 1-13 Y-24 C-0 Q-14 Bio2 BizA 1-7 K051 C03C 1-15 K120 D-42 1-40 O010 BizA 1-31 Y-25 C02 1-4 Bio3 BizA 1-7 K051 C03C 1-15 K120 D-42 1-23 O-012 BizA 1-31 Y-26 C01 1-15 Bio4 BizA 1-7 K054 C03C 1-15 K120 D-26 1-25 O13 B27 1-31 Y-20 D07 1-31 Bio5 BizA 1-7 K056 C05C 1-15 K900 A30A 1-7 O-014 B2A 1-31 Y-20 D07 B2A Bio5 BizA 1-7 K056 C05C 1-15 K900 A30A 1-7 O13 B2A 1-31 Y-20 D07 B2A Bio5 BizA 1-7 K051 C05C 1-15 K900 B30A 1-7 O13 B2A 1-31 Y-20 D03 B2A Bio5 BizA 1-7 C031 BizA </td <td>I835</td> <td>B21D</td> <td>1-9</td> <td>K048</td> <td>Bl0A</td> <td>1-15</td> <td>K118</td> <td>C41C</td> <td>1-19</td> <td>O008</td> <td>B24A</td> <td>1-13</td> <td>Y023</td> <td>C02</td> <td>1-15</td>	I835	B21D	1-9	K048	Bl0A	1-15	K118	C41C	1-19	O008	B24A	1-13	Y023	C02	1-15
Indi Rade I-7 Noão O20 I-3 Naíz P42 I-10 On00 B53A I-3 N23C I-3 <	1900	B22A	1-7	K049	B10 C	1-15	K119	C41D	1-19	O009	B24C	1-13	Y024	C01	1-15
Indeg Ba3A I-7 No1 CB3C I-7 No12 CB3C I-16 N12 D42C I-19 On01 Bi2AC I-13 N220 CD1 I-11 Bi04 Bi4A I-7 N032 CP4A I-15 K131 R23C I-23 ORI3 Bi2AC I-33 V228 CP4 I-31 Bi05 Bi2A I-7 N054 CP4C I-15 K201 P01C I-25 ORI4 Bi2A I-33 V200 D604 I-27 Bi06 Bi2A I-7 N054 CP4C I-35 K201 P01C D20 D01A Bi2A I-31 V200 D604 I-23 Bi07 Bi2A I-7 N054 CP6C I-5 K201 P01C D20 D01A Bi2A I-31 V201 D00 I-23 Bi08 I-7 N054 CP6C I-5 K202 D00A I-7 O201 Bi2A I-31 V204 P04 I-2 Bi10 I-7 N024 I-7 N026 I-7 N026 I-7 N026 I-23 N204 I-2 Bi11 I-7 N026 I-7 N0	1901	B22C	1-7	K050	C03A	1-15	K120	D42A	1-19	O010	B25A	1-13	Y025	C02	1-13
bb3 bb3 </td <td>1902</td> <td>B23A</td> <td>1-7</td> <td>K051</td> <td>C03C</td> <td>1-15</td> <td>K121</td> <td>D42C</td> <td>1-19</td> <td>O011</td> <td>B25C</td> <td>1-13</td> <td>Y026</td> <td>C01</td> <td>1-11</td>	1902	B23A	1-7	K051	C03C	1-15	K121	D42C	1-19	O011	B25C	1-13	Y026	C01	1-11
IndIndIndKod1.15KinKon1.280.0131.2421.13Y028C011.41IbosB2AC1.7K054C05A1.15K20D2C1.25O0141271.43Y029D071.41IbosB2AC1.7K055C05C1.15K201B2C1.25O015127C1.43Y020D061.241907B2AC1.7K057C06C1.15K201B2C1.7O017B2AC1.3Y201D201.241908B27A1.7K067C06C1.15K201B2C1.7O017B2AC1.13Y201D201.241909B27B1.7K061C09C1.15K002B30A1.7O018B29A1.3Y204D201.241910B28B1.7K061C09C1.15K004B10C1.7O018B29A1.3Y205P661.241911B29D1.7K064C10C1.5K004B10C1.7O021B30C1.3Y206P621.241913B29D1.7K064C12A1.5K006B11C1.7O022B31C1.3Y204B421.241914B30B1.7K066C12A1.5K006B12C1.7S001A02A1.17Y002B421.241915B31B1.7K066 <td>1903</td> <td>B23C</td> <td>1-7</td> <td>K052</td> <td>C_{04A}</td> <td>1-15</td> <td>K130</td> <td>E38A</td> <td>1-23</td> <td>O012</td> <td>B26A</td> <td>1-13</td> <td>Y027</td> <td>C01</td> <td>1-15</td>	1903	B23C	1-7	K052	C _{04A}	1-15	K130	E38A	1-23	O012	B26A	1-13	Y027	C01	1-15
IntoBa'AI-7K64C6AI-3K60PolCI-25OdB27I-3V129P07I-3B07B26AI-7K655C06AI-15K203B07CI-25Od6B28AI-3V200P04I-3B07B27BI-7K657C06AI-15K203B07CI-25Od6D28AI-13V200P04I-3B08B27BI-7K667C06AI-15K004A30AI-7Ou73B28AI-13V201P03I-3B109B28BI-7K666C09AI-15K004B09AI-7Ou73B28AI-3V204P04I-3B109B298I-7K662C00AI-15K004B09AI-7Ou73B28AI-13V204P04I-3B104B298I-7K662C00AI-15K004B10AI-7Ou21B30AI-13V204P04I-3B114B202I-7K663C1CI-15K004B10AI-7Ou23B31AI-13V204P04I-3B126B320I-7K664C1CI-15K604B10AI-7S01AA02AI-17V901B42I-9B136B320I-7K667C12CI-15K604B10AI-7S01AA02AI-17V901B42I-9B14B320I-7K607 </td <td>1904</td> <td>B24A</td> <td>1-7</td> <td>K053</td> <td>C04C</td> <td>1-15</td> <td>K131</td> <td>E38C</td> <td>1-23</td> <td>O013</td> <td>B26C</td> <td>1-13</td> <td>Y028</td> <td>C01</td> <td>1-15</td>	1904	B24A	1-7	K053	C04C	1-15	K131	E38C	1-23	O013	B26C	1-13	Y028	C01	1-15
InorInorInorKosCos1.5KosCos1.5Cos1.5Cos1.5CosInor <th< td=""><td>1905</td><td>B24C</td><td>1-7</td><td>K054</td><td>C05A</td><td>1-15</td><td>K200</td><td>E01C</td><td>1-25</td><td>O014</td><td>$B27\Lambda$</td><td>1-13</td><td>Y029</td><td>D07</td><td>1-17</td></th<>	1905	B24C	1-7	K054	C05A	1-15	K200	E01C	1-25	O014	$B27\Lambda$	1-13	Y029	D07	1-17
InorPize1-7KosCok1-5KosCok1-2KosCok1-2YaoNo1-21806167KosCok1-5KosAaaA1-7OutB26A1-3YaoNo1-21806127CokCokCok1-5KosAaaC1-7OutB26A1-3YaoNo1-2181012811-7KosCok1-5KosBas1-7OutBas1-3YaoRos1-2191212911-7KosCok1-5KosBas1-7OutBas1-3YaoRos1-319141361-7KosCok1-5KosBas1-7OutBas1-3YaoRos1-219141361-7KosCok1-5KosBas1-7OutBas1-3YaoBas1-219141361-7KosCok1-5KosBas1-7OutBas1-1YaoBas1-219141381-7KosCok1-5KosBas1-7SooAaz1-1YaoBas1-21914Bas1-7KosCok1-5KosBas1-7SooAaz1-1YaoBas1-71915Bas1-7Kos1-7Kos1-7SooAaz1-1YaoBas<	1906	B25A	1-7	K055	C05C	1-15	K201	E01C	1-25	O015	B27C	1-13	Y030	B05-1	1-17
indic lind lind <thlind< th=""> lind lind</thlind<>	1907	B25C	1-7	K056	C06A	1-15	K203	E07C	1-25	O016	B28A	1-13	Y200	1:04	1-25
Indo Barb I-7 Knool Cond I-15 Knool I-7 Onds B20A I-7 Onds B20A I-7 Onds B20A I-3 Vaca B20A	1908	B26A	1-7	K057	C06C	1-15	K900	A30A	1-7	O017	B28C	1-13	Y 201	E03	1-25
Ind Bable 1-7 Kofe Colo 1-3 Kofe Colo 1-3 Kofe 1-3 Kofe 1-3 Ind Bable 1-7 Colo Gold 1-3 Kofe 1-3 Kofe 1-3 Ind Arro 1-7 Colo Gold 1-3 Kofe 1-3 Kofe 1-3 Ind Bable 1-7 Colo Bable 1-3 Kofe Dia 1-7 Bable 1-7 Kofe Colo 1-3 Kofe Dia 1-7 Colo Bable 1-3 Kofe Dia 1-2 Bable 1-7 Kofe Cila Kofe Cila Kofe Bila 1-7 Colo Bable 1-3 Kofe Bila 1-7 Bable 1-7 Kofe Cila Kofe Cila Kofe Bila Bila 1-7 Colo Bable 1-3 Kofe Bila 1-7 Bable 1-7 Kofe Cila Kofe Bila Bila 1-7 Sold Adal	1909	B27B	1-7	K060	C09A	1-15	K901	A30C	1-7	O018	B29A	1-75	Y 20 2	E03	1-25
Indiant Indiant <thindiant< th=""> <thindiant< th=""> <thindiant< th=""></thindiant<></thindiant<></thindiant<>	1910	B28B	1-7	K061	C09C	1-15	K902	B09A	1-7	O019	B29C	1-13	Y204	E06	1-25
IP2 ATC I-7 K063 Cl0C I-15 K094 BI0A I-7 O021 B30C I-13 Y206 P03 I-23 B13 B20C I-7 K064 CLA I-15 K065 B10C I-7 O022 B31A I-13 Y207 E03 I-23 B14 B308 I-7 K066 CLA I-15 K066 B11A I-7 O023 B31C I-13 Y200 B42 I-9 B16 B31B I-7 K066 CLA I-15 K066 B11A I-7 S000 A02A I-17 Y903 B42 I-9 B17 B32C I-7 K067 CLC I-15 K906 B12C I-7 S001 A02A I-17 Y903 B42 I-9 B17 B32C I-7 K069 CL3C I-15 K906 B30A I-9 S001 A02A I-17 Y904 B42-30 I-7 B10 A24B I-7 K071 CL3C I-15 K914	1911	132913	1-7	K062	Cl0A	1-15	K903	B09C	1-7	O020	B30A	1-13	Y 205	E06	1-25
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1912	A17C	1-7	K063	C10 C	1-15	K904	BIOA	1-7	O021	B30C	1-13	Y 206	E03	1-25
Init Base 1-7 Ko65 CliC 1-15 Ko66 Bibs 1-7 Ko67 Bibs 1-7 Ko66 Bibs 1-7 Ko66 CliA 1-15 Ko70 Bibs 1-7 Ko66 Bibs 1-7 Ko66 CliA 1-15 Ko70 Bibs 1-7 Ko61 Bibs 1-7 So61 A042 1-7 So61<	1913	B26C	1-7	K064	CIIA	1-15	K905	BIOC	1-7	0022	B31A	1-13	¥207	E03	1-25
1915BS1B1-7K066C12A1-15K007B11C1-7Y01B421-91916B32D1-7K067C12C1-15K008B12A1-7S000A02A1-17Y002B421-91917B33C1-7K068C13A1-15K909B12C1-7S001A02C1-17Y003B421-91918A22D1-7K069C13A1-15K909B32C1-9S002A03A1-17Y034B421-71919B32B1-7K070C14A1-15K911B39C1-9S004A04A1-17F935A22C1-71921A24B1-7K071C14C1-15K912B40A1-9S004A04A1-17F935A22C1-71926A28C1-7K071C14C1-15K913B40B1-9S004A04A1-17F935A22C1-71927A29B1-7K073C15C1-15K913B40B1-9S004A04A1-17F935A22C1-71930A31B1-7K074C16A1-15K913B40B1-9S004A04A1-17F936A17C1-71933A31B1-7K075C16C1-15K914B40C1-9S006A06A1-17K914K914K9141-91934A32B1-7K086 <td< td=""><td>1914</td><td>B30B</td><td>1-7</td><td>K065</td><td>CIIC</td><td>1-15</td><td>K906</td><td>BUA</td><td>1-7</td><td>O023</td><td>B31C</td><td>1-13</td><td>¥900</td><td>1342</td><td>1-9</td></td<>	1914	B30B	1-7	K065	CIIC	1-15	K906	BUA	1-7	O023	B31C	1-13	¥900	1342	1-9
IntRefR	1915	B31B	1-7	K066	C12 A	1-15	K907	BLIC	1-7				¥901	B42	1-9
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1916	B32 D	1-7	K067	C12 C	1-15	K908	12124	1-7	\$000	A02 A	1-17	¥902	B42	1-9
Init1921A24B1-7K071K072C15A1-15K913B40B1-9S006A06A1-17Init <td>1917</td> <td>B33C</td> <td>1-7</td> <td>K068</td> <td>C13A</td> <td>1-15</td> <td>K 909</td> <td>B120</td> <td>1-7</td> <td>S000</td> <td>A02C</td> <td>1-17</td> <td>Y903</td> <td>1342</td> <td>1-9</td>	1917	B33C	1-7	K068	C13A	1-15	K 909	B120	1-7	S000	A02C	1-17	Y903	1342	1-9
Internal baseInternal base1921A24B1-7K071C4C1-15K913B40B1-9S006A04C1-17F936A17C1-71930A34B1-7K073C16C1-15K916B40C1-9S007A06C1-17Internal baseInternal base <td>1918</td> <td>A22 D</td> <td>1-7</td> <td>K069</td> <td>Cl3C</td> <td>1-15</td> <td>K 910</td> <td>B12C</td> <td>1-9</td> <td>50.02</td> <td>A03A</td> <td>1-17</td> <td>¥904</td> <td>B42-3</td> <td>1-7</td>	1918	A22 D	1-7	K069	Cl3C	1-15	K 910	B12C	1-9	50.02	A03A	1-17	¥904	B42-3	1-7
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1919	B32B	1-7	K070	C14A	1-15	K 011	12200	1-9	5002	BILC	1-17			
M21M41M	1010	A24B	1-7	K071	C14C	1-15	K 019	Base	1-9	5003	004.0	1-17	F935	A22C	1-7
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1026	A39C	1.7	K072	Cl5A	1-15	K012	BAOA	1-0	5004	A04C	1.17	F936	A17C	1-7
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1020	A200	1-1	K072	CISC	1-15	K019	134013	1-9	5005	AGEA	1 17	F 937	B32C	1.7
Insta <th< td=""><td>1927</td><td>A 21 D</td><td>1-7</td><td>K074</td><td>CIGA</td><td>1-15</td><td>K 914</td><td>B41A</td><td>1-9</td><td>5006</td><td>AUSA</td><td>1 17</td><td>1.001</td><td>1020</td><td></td></th<>	1927	A 21 D	1-7	K074	CIGA	1-15	K 914	B41A	1-9	5006	AUSA	1 17	1.001	1020	
HS1 A32B 1-7 K013 CdC 1-10 K016 B40C 1-9 S008 A06A 1-17 H932 A33B 1-7 K080 C38A 1-15 B40D 1-9 S009 A06A 1-17 H933 A34B 1-7 K081 C38C 1-15 S010 A07A 1-17 Rev. A H934 B33A 1-7 K082 C41A 1-15 L000 B38A 1-17 S010 A07A 1-17 Rev. A H940 B13A 1-9 K083 C41B 1-15 L001 B38B 1-17 S010 A07A 1-17 H942 B13B 1-9 K083 C41B 1-15 L001 B38B 1-17 1-17 1-17 H944 B13C 1-9 K084 C39A 1-15 L002 B38C 1-17 1-17 1-17 1-17 H946 B14C 1-9 K085 C39C 1-16 1-10 1-17 1-17 1-17 1-17 1-17 1-17 1-17	1930	Aaab	1 7	1074	CleC	1-15	K915	B41C	1-9	5007	Ause	1-17			
In32 A33B I-7 K080 C33A I-13 K07 B40D I-9 S009 A06C I-17 I933 A34B I-7 K081 C36C I-16 S010 A07A I-17 Rev. A I934 B33A I-7 K082 C41A I-15 L000 B38A I-17 S010 A07C I-17 I940 B13A I-9 K082 C41A I-15 L000 B38B I-17 S010 A07C I-17 I942 B13B I-9 K084 C39A I-15 L001 B38B I-17 I-17 I-17 I-17 I944 B13C I-9 K085 C39C I-16 I-17 I-17 </td <td>1931</td> <td>A32B</td> <td>1-7</td> <td>K075</td> <td>CIOC</td> <td>1-15</td> <td>K 916</td> <td>B40C</td> <td>1-9</td> <td>S008</td> <td>A06A</td> <td>1-17</td> <td></td> <td></td> <td></td>	1931	A32B	1-7	K075	CIOC	1-15	K 916	B40C	1-9	S008	A06A	1-17			
1933 A34B 1-7 K061 C36C 1-15 S010 A07A 1-17 A07. A 1934 B33A 1-7 K062 C41A 1-15 L001 B38A 1-17 S011 A07.C 1-17 1940 B13A 1-9 K083 C41B 1-15 L001 B38B 1-17 S011 A07.C 1-17 1942 B13B 1-9 K084 C39.A 1-15 L001 B38C 1-17 1944 B13C 1-9 K085 C39.C 1-15 L001 B42.C 1-11 1946 B14C 1-9 K086 C42A 1-15 L001 B42.C 1-11	1932	A33B	1-7	KUBU	Cash	1 -10	K917	B40D	1-9	S009	A06C	1-17		Rev. A	
1934 B33A 1-7 K082 C41A 1-15 L000 B38A 1-17 S011 A07 C 1-17 1940 B13A 1-9 K083 C41B 1-15 L001 B38B 1-17 S011 A07 C 1-17 1942 B13B 1-9 K084 C39A 1-15 L001 B38C 1-17 1944 B13C 1-9 K085 C39C 1-15 L002 B38C 1-17 1946 B14C 1-9 K086 C42A 1-15 L001 B42C 1-11	1933	A34B	1-7	K081	0380	T-T2				S010	A07A	1-17			
1940 B13A 1-9 K083 C41B 1-15 L001 B38B 1-17 1942 B13B 1-9 K084 C39A 1-15 L002 B38C 1-17 1944 B13C 1-9 K085 C39C 1-15 L002 B38C 1-17 1946 B14C 1-9 K085 C39C 1-15 L01 B42C 1-11 1946 B14C 1-9 K086 C42A 1-15 L200 E09A 1-25	1934	B33A	1-7	K082	C41A	1-15	L000	B38A	1-17	S011	A07C	1-17			
1942 B13B 1-9 K084 C39A 1-15 L002 B38C 1-17 1944 B13C 1-9 K085 C39C 1-15 L101 B42C 1-11 1946 B14C 1-9 K086 C42A 1-15 L200 E09A 1-25	1940	BI3A	1-9	K083	C41B	1-15	L.001	B38B	1-17						
1944 B13C 1-9 K085 C39C 1-15 L101 B42C 1-11 1946 B14C 1-9 K086 C42A 1-15 L200 E09A 1-25	1942	B13B	1-9	K084	C39A	1-15	1.002	B38C	1-17						
1946 B14C 1-9 K086 C42A 1-15 L200 E09A 1-25	1944	B13C	1-9	K085	C39C	1-15	L101	B42C	1-11						
	1946	B14C	1~9	K086	C42A	1-15	L200	E09A	1-25						

BLOCK DIAGRAM

The Control Data 6675 interfaces the Control Data 6000 Series with up to four DATA-PHONE* Data Sets. The DCA uses 12-bit parallel words to communicate with the computer; communication with the data set is by serial bits.

Each DSC in the 6675 communicates with a similar DSC at a remote station. A leased transmission line connects the stations through terminating data sets. The DSC operates in half-duplex to send data, but utilizes the full-duplex capability of the transmission line for response and control signals. When one DSC is in the Transmit mode, the other must be in the Receive mode; to exchange data in the opposite direction, both DSC's must reverse modes.

TRANSMIT MODE

When the local computer desires to transmit data, the external function (EXF) code translated by the multiplexer selects the desired DSC. The DSC originates the Send Request signal and the local data set responds with a Clear-to-Send signal. The DSC then sends out a sync word (4257) to the receiving controller. The receiving DSC detects the sync word and returns a 3-bit response (100₂ code). This response disables the Sync Word Not Acknowledged status bit.

When the DSC is selected to transmit and the Input/Output (I/O) register is empty, the DSC enables the Transmit and Empty status-all bit. The status-all bit Transmit and Empty is recognized by the computer, enabling it to output a data word to the DSC via the multiplexer. The data word is loaded into the DSC's I/O register. Before processing this data word the DSC gates a 12-bit sync word out to the data set. After transfer of the sync word (approximately 295 usec) the data word in the I/O register transfers to the Assembly/Disassembly (A/D) register.

The Serial Clock Transmit (SCT) pulses from the data set enable the A/D counter to gate each data bit in the A/D register onto the line serially, highest order bit first. Each clock pulse (24.8 usec) enables one serial data bit.

Each bit of serial data gated out on the Send Data (SD) line is also gated the Cyclic Encoder/Decoder (E/D). This enables the E/D circuitry to generate a code word which is used by the data set controller at the remote site for transmission error checking.

Between transmission of each data word the computer samples status-all. Whenever the status-all bits for the selected DSC indicate a Transmit and Empty (I/O empty) condition, the computer outputs another data word. After the last word of the data block is sent out as serial data, the DSC automatically sends out the Cyclic code word. Upon completion of code word transmission, the Transmit operation terminates, and the Clear-to-Send and Send Request signals drop.

RECEIVE MODE

To receive data from a remote station the computer outputs an external function code that is translated by the multiplexer. The multiplexer then selects the designated DSC to receive.

The selected DSC monitors idle pattern (0111_2) transmission and waits for a sync word (4257). The local data set is providing a Carrier On/Off signal all this time. When the DSC recognizes a sync word, it enables the receive circuitry and sends a 3-bit response (100 code) to the remote station. Serial data received from the remote station is gated to the A/D register and to the Cyclic E/D. The A/D register assembles data into 12 bit words and transfers it to the I/O register. The Serial Clock Receive (SCR) pulses from the data set enable the A/D counter to assemble data words.

If the I/O register contains a data word, the status-all bits for the selected DSC indicate a Full and Receive condition. When the computer samples status-all and detects this condition, it inputs the data word contained in the I/O register.

After the last data word transfers to the computer, the next $A/O \rightarrow I/O$ transfer loads the code word from the remote DSC into the I/O register. The code word also enters by Cyclic E/D and drives it to zero. The cyclic code error status bit sets if it is not driven to zero.

When the code word is loaded in the I/O register and data block transmission is complete, the Receive operation terminates.

INTERRUPT

When the DSC is not in the Receive mode or the Transmit mode, it constantly monitors idle bit pattern on the Receive Data (RD) line. If an interrupt word (7622) is detected, the Interrupt word Received status bit sets.

STATUS-ALL

The computer samples the status-all word until it detects that a DSC requires service. The multiplexer assembles the status-all word, three bits from each DSC. The three bits from each DSC indicate whether that DSC is in the Transmit mode and the I/O register is empty, if the DSC is in Receive mode and the I/O register is tull, or if an error is detected.

Registered trademark of Bell Telephone System.



T

INPUT LINES

The input lines receive data and function codes from the DCA. Toggle switches S^0 , S^1 , and S^2 permit changing bits 9 through 11 of the EXF code. The switches assign the 6675 an equipment number on the Data Channel.

MULTIPLEXER CLEAR

Activating the multiplexer Clear circuit clears selected circuits in the multiplexer and generates a clear to the DSC's. An S5XX EXF code activates the Clear circuit if the Function signal from the DCA is On. A Master Clear signal from the DCA also activates the multiplexer Clear circuit.

CONTROLLER SELECT

The controller select inverters translate the DSC designator portion of the EXF code. The controller select inverters monitor bits 0 through 2 of the input lines.

CONTROL SIGNALS FROM DCA

The control signals from the DCA are designated in the same manner as standard 6000 Series I/O control signals. The 6600 Computer I/O Specifications manual, CDC publication number 60045100, defines these control signals.

TABLE 1-1. DCA CONTROL SIGNALS

SIGNAL	DEFINITION
Master Clear	A static "1" signal clears both the multiplexer and the DSC's.
Active	A static "1" signal is produced when the data channel is activated.
Inactive	A static "1" signal indicates that the computer has de- activated the data channel.
Full	A static "1" accompanies each word of output data. The signal indicates that output data is present on the lines.
Empty	A static "1" signal indicates that the DCA has accepted an input word.
Function	A static "1" signal is produced on the line when an EXF code is present on the data lines for examination and translation by the 6675.

FUNCTION SELECT

The function select inverters translate the function portion of the EMF code. These inverters monitor bits 3 through 5 of the input lines. The 6675 codes are listed on the following page.

TABLE 1-2. EXTERNAL FUNCTION CODES

DEFINITION	CODE	NOTES
Request Status-All	S504	Enables three status-all bits from each of the 4 DSC's.
Request Status	S51N	Enables a status word (12 bits) from DSC "N". "N" represents the number assigned to the selected DSC.
Select	S52N	Selects DSC "N".
Clear	S53N	Clears DSC "N".
Select Transmit	S54N	Selects DSC "N" for data transmission.
Select Receive	S55 N	Selects DSC "N" to receive data from the Data Set for transfer to the computer.
Clear Interrupt Word Received Status bit	S56N	Clears Interrupt Word Received FF and status bit 2^0 in controller "N" (interrupt word = 7622).

STATUS

The Request Status circuits consist of a Request Status-All circuit and the individual DSC Request Status flip-flops.

REQUEST STATUS-ALL

The Request Status-All FF sets when the 6675 receives an S504 EXF code. With this FF set, terms I931 and I933 enable three status-all bits from each DSC to the multiplexer output lines and terms I930 and I932 lock out the data inputs to the multiplexer output lines. When this flip-flop is clear, the status inputs are locked out and the data inputs are enabled if the active signal is up.

Term I921 has a "0" output when the Active signal from the DCA is On (data channel is activated). When the Active signal drops, I921 has a "1" output and I930-I933 disable the status and data gates in the multiplexer output lines. When the computer accepts the status-all word, the DCA returns an Empty signal. This clears the Request Status-All FF.

REQUEST STATUS N

An individual Request Status FF sets when the 6675 receives an S51N EXF code. ("N" represents the number assigned to the selected DSC.) Setting a Request Status FF enables the status word from the selected DSC to the multiplexer output lines. When the computer accepts the status word, the Empty signal returned by the DCA enables I914 to clear the Request Status "N" FF.





┫-

4

OUTPUT LINES

The output lines transfer data and status information from the four DSC's, through the multiplexer, to the DCA. The I932 or I930 gates enable data to the output inverters; the I931 or I933 gates enable status-all information. When one set of gates is enabled, the other set is disabled. Thus, a word gated to the DCA is either data or status-all information. Terms I930 - I931 are in the Status-All circuit shown on page 1-7.

The four gates to the output inverter of bit 7 indicate whether the selected DSC is disconnected physically or is in the Test mode during a Status operation. The K90- term enables the gate from the selected DSC for a status response (page 1-7).

COMMUNICATION SIGNALS FROM CONTROLLER

The I94- inverters (page 1-17) receive communication signals from the individual DSC's. These communication signals permit the multiplexer to send control signals to the DCA.

For example, if DSC #2 is full and selected to receive, an S522 EXF code (Select DSC # 2) enables the gate to I116 (page 1-17). This causes I942 to have a "1" output if the Active signal from the DCA is On.

CONTROL SIGNALS TO DCA

The control signals to the DCA are: Full, Empty, Active, and Inactive. These static signals are developed as follows:

FULL

The Full signal to the DCA indicates that the status/data output lines of the selected DSC contain a status or data word.

The Full FF sets when a data word is loaded in the I/O register of the selected DSC or a status or status-all word is requested. In either case, the Active signal from the DCA must be On.

An Empty signal from the DCA clears the Full FF (Full signal turns Off). The DCA turns on the Empty signal when it accepts the input word from the 6675. A Master Clear signal or an S5XX EXF code also clears the Full FF.

EMPTY

The Empty signal to the DCA indicates that the 6675 has accepted the data word from the DCA.

The Empty FF sets when the I/O register of the selected DSC is empty and the Full signal from the DCA is On. The Full signal from the DCA indicates that the DCA has placed an output word on the lines.

The Empty FF clears when the Full signal from DCA is turned Off.

ACTIVE

The Active signal to DCA indicates that 6675 is prepared to accept data.

The Active FF sets when one of the DSC's has been selected and the DCA Active signal is On, or when a status or status-all word is requested, or the DCA Active signal is On.

The Active FF clears upon receipt of an Inactive signal from DCA or by a multiplexer clear.

INACTIVE

The Inactive signal to DCA indicates that a DSC is selected and not busy in response to an EXF select code.

The Inactive FF sets upon receipt of an S5XX EXF select code. This code selects an individual DSC if it is not busy.

The Inactive FF clears when the Function signal from the DCA is turned Off.

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
F940	B01A	1-7	XXX0	1919	B32B	1-7	Full	K902	B09A	1-7	Request Status 0
F941	B01C	1-7	XXX1	1921	A24B	1 - 7	Active	K903	B09C	1-7	Request Status 0
F942	B02A	1-7	XXX2	1927	A29B	1 - 7	$(MC) + (\overline{S5XX}) (FCT)$	K904	B10A	1-7	Request Status 1
F943	B02C	1-7	XXX3	1930	A31B	1 - 7	(Req. Status All) (Active)	K905	B10C	1-7	Request Status 1
F950	B38A	1-7	(XX4X) + (XX5X)	1931	A32B	1 - 7	(Req. Status All) (Active)	K906	B11A	1-7	Request Status 2
1915	B31B	1-7	Active	1932	A33B	1 - 7	(Req. Status All) (Active)	K907	B11C	1-7	Request Status 2
1916	B32D	1-7	Inactive	1933	A34B	1-7	(Req. Status All) (Active)	K908	B12A	1-7	Request Status 3
1918	A22D	1-7	Function	K900	A30A	1-7	Request Status All	K909	B12C	1-7	Request Status 3





TRANSMIT CONTROL

The Transmit Control circuit enables the various transmit functions (Transmit Sync Word, Transmit Data, and Transmit Code Word) during Transmit mode. The circuit also enables the transmit response during the Receive mode.

An EXF code received by the multiplexer sets the Select Transmit FF if the DSC is not busy or in the Test mode. Positioning the Transmit Test switch to any of the four test positions also sets the flip-flop. Setting the Select Transmit FF enables the Transmit Sync FF and the Transmit FF. When the Transmit Sync FF sets, 1007 forces the sync word into the E/D shift register. 1007 has a "1" output for 1 usec and clears. The No Data Flow circuit and E/D Control (page 1-23) enable serial transmission of the sync word. When the A/D counter equals 12 (page 1-15) the Transmit Sync FF clears. (See transmit timing, page 1-26).

The Transmit FF must be set to send out the sync word, transmit data, and the code word. The transmit response (3 bit code = 100) is sent out when K121/122 sets. The latter occurs during a Receive operation and utilizes the full duplex capability of the transmission line.

When the Transmit FF sets, L101 sends a Send Request (SR) signal to the remote data set. Turning on the SR signal notifies the data set that the DSC is ready to transmit data. The data set responds with a CS signal.

The Transmit Code FF sets when the multiplexer completes the data transfer and the I/O register is empty. The No Data Flow circuit activates when the FF sets and enables the code word (page 1-23).

The Complete Code FF is used if a 24-bit code is used. When using the 12-bit code that is described in this text, the Complete Code FF is bypassed. The Clear Transmit FF sets when the code word is transmitted. The Clear Transmit FF clears when the Transmit FF clears.

NO DATA FLOW

This circuit enables the code or sync word when the respective Transmit flip-flop is set.

RECEIVE CONTROL

The Receive Control circuit provides the enabling pulses used during the Receive mode. The Select Receive FF sets when an S55X EXF code selects the DSC to receive and the DSC is not busy or in the Test mode. Receipt of the sync word from the transmitting data set and activation of the carrier signal (COO) enable the gate to the Receive FF. Setting the Receive FF clears the Select Receive FF. (See receive timing, page 1-27). When the computer has accepted the entire block of data, the last $A/D \rightarrow I/O$ transfer loads the cyclic code word into the I/O register and the Receive FF clears.

CLEAR CIRCUIT

CONTROLLER CLEAR: This circuit clears all major circuits in the DSC. The circuit is activated by the manual pushbutton on the DSC chassis, by a clear (S53X) EXF code, or by a Master Clear signal when the DSC in not in the Test mode. SELECT CONTROLLER CLEAR: This circuit clears the Select N flip-flop. The circuit is activated by a controller clear, by a request status-all, or by functioning another device on the data channel. A DSC request for a status word disables the I013 function.

SELECT

COMMUNICATION SIGNALS FROM MULTIPLEXER

Communication signals from the multiplexer select the individual DSC's (page 1-7). These signals also enable status or status-all responses.

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
1054	A12A	1-15	SCT	K044	B08A	1-15	٦	K098	C37A	1-13	I/O Empty For Rec
1080	D22B	1-15	XX00 A /D Counter Translation	K045	B08C	1-15		K120	D42A	1-19	TX Resp.
1087	E25A	1-15	11XX	K046	B09A	1-15	Timing Chain	K121	D42C	1-19	TX Resp.
I114	A15C	1-17	Busy	K047	B09C	1-15		M100	B39A	1-15	SCT
I128	D09B	1-19	Count = 3	K048	B10A	1-15		M104	B41A	1-15	COO
I144	E37C	1-21	Sync Wd Rec	K049	B10C	1-15]	M105	B41C	1-15	CS
K043	B07 C	1-15	Timing Chain	K096	C36A	1-13	I/O Full For TX				

Rev. A



♠

INPUT/OUTPUT REGISTER

•

This 12-stage register holds input and output data to and from the DSC. The multiplexer gates transmit data into the I/O register; the A/D register gates receive data into the I/O register. Transmit data is gated out of the I/O to the A/D register. The I/O and A/D control enables the gates.

The SIC-12 or SIC-6 inputs to the set side of the FFs apply a forced input during the Test mode. The four Transmit Test switch positions (page 1-11) enable the following words:

Position	1	000	000	000	000
Position	2	111	111	111	111
Position	3	000	001	101	101
Position	4	111	110	010	010

I/O FULL FOR TRANSMIT FF

This FF indicates when data is transferred in and out of the I/O register during the Transmit mode.

During the Test mode, one-shot X001 enables the gate to the set side of the I/O Full for Transmit FF provided the Transmit Test switch is turned to any of the positions 1 through 4.

I/O EMPTY FOR RECEIVE FF

This FF indicates the transfer of data into and out of the I/O register during Receive mode.

ASSEMBLY/DISASSEMBLY REGISTER

The Assembly/Disassembly (A/D) register holds data that is counted out serially by the Disassembly circuit during the Transmit mode. In the Receive mode, counter translations (page 1-15) gate serial data received by the DSC into A/D register FFs. Inverters I158 and I159 represent the serial data received (page 1-23).

I/O AND A/D CONTROL

These control terms regulate I/O and A/D register transfers and clearing. The timing chain (page 1-15) enables transferring and clearing.

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
I015	D13B	1-11	Controller Clear	I158	D21B	1-23	Serial Data Rec'd.	K010	D01A	1-11	Sel TX
IO16	D16B	1-11	TX	1159	D20A	1-23	Serial Data Rec'd.	K042	B07A	1-15	٦
1017	B12B	1-11	Controller Clear	I167	B04D	1-11	Sel. Rec.	K043	B07C	1-15	
1080	D22B	1-15	T XX00	I179	B03C	1-11	Rec.	K044	B08A	1-15	Timing Chain
IO81	D23B	1-15	XX01	I185	D14C	1-11	ТХ	K045	B08C	1-15	
1082	D24B	1-15	XX10	I187	B11D	1-11	Sel. N	K047	B09C	1-15	
I083	D25B	1-15	XX11 A/D Counter Trans.	I192	B36D	1-11	Sel. TX	K049	B10C	1-15	J
I084	D26B	1-15	00XX	K001	A01C	1-11	Sel. N	K083	C41B	1-15	(Full) (Rec.)
1085	D27 B	1-15	01XX	K002	B01A	1-11	Sel. Rec.	K087	C42B	1-15	(Empty) (TX)
1086	D28B	1-15	10XX	K003	B01C	1-11	Sel. Rec.	X001	D17C	1-11	One Shot = (Sel. TX) (CS)
1087	E25A	1-15	11XX]								



.

TIMING

COUNTER CONTROL

This circuit provides the Advance and Transfer signals for the counter. During Transmit mode the SCT Data Set signal functions as the master timing source. During the Receive mode the SCR signal supplies the clock pulses.

Three gates start counter control; the receive gate, the transmit gate and the transmit gate. The SCT signal from the data set pulses the transmit gate. The SCT triggers one counter advance and one transfer each time it makes a logic "0" to "1" transition (every 24, 8 µsec) as observed at M100. Transmission of the transmit code word enables the transmit gate. Enabling at least 12 bits of idle pattern assures detection of a break between two separate data blocks. The receive gate enables the control during the Receive mode by SCR.



CYCLIC ENCODER/DECODER CONTROL

This circuit provides timing signals to Encoder/Decoder Controls on page 1-23. The timing signals enable the cyclic encoder/decoder (E/D) Shift and Transfer operations.

Three gates start the E/D control: generate transmit code, generate receive code, and check for sync word or interrupt word. During the Transmit mode, the transmit gate enables timing signals (SCT) from Counter control to start the cyclic E/D control. The receive gate requires receipt of a sync word and setting of the Receive FF (page 1-11). The SCR signal from the data set enables the gate.

When the DSC is not in the Receive or Transmit mode, SCR signals enable the third gate. This gates idle pattern, a sync word, or an interrupt (the RD signals from the data set) into the cyclic E/D.

A/D COUNTER

The counter provides clocking pulses that count the 12 serial bits of each word in or out of the 6675 The A/D counter translator translates counter status. On the count of 12, the counter enables the last bit (bit 12) of serial data, starts the timing chain, and clears the counter.

TIMING CHAIN

The timing chain starts each time the counter equals 12. The chain provides 7 timing pulses that enable various Control. Transfer, and Clear operations.



COMMUNICATION SIGNALS FROM THE DATA SET

The AT&T 301B data set communicates via the following signals: Serial Clock Transmit (SCT), Serial Clock Receive (SCR), Receive Data (RD), Carrier On-Off (COO), Interlock (IT), and Clear-to-Send (CS). The 6675 Data Set Controller Reference Manual, publication number 38701400, describes these signals.

STATUS ALL

When the multiplexer requests status-all, each DSC transmits three bits to form the status-all word at the multiplexer. The Status-All FFs set and clear during DSC Transmit and Receive operations. Term 1004 indicates a Request Status-All from the multiplexer (page 1-11) and gates the content of FFI to FFI.

FULL AND RECEIVE

An A/D \Rightarrow f/O transfer (page 1-13) sets the Full and Receive FF. This transfer occurs at time T3 if the Receive FF is set, the I/O register is empty, and the Select Receive FF is clear. An I/O → multiplexer transfer clears the Full and Receive FF. With the respective DSC selected and an Active signal on the line, the data word in the E/O register transfers from the DSC and the Full and Receive FF clears.

EMPTY AND TRANSMIT

One-shot X001 sets the Empty and Transmit FF at the beginning of a Transmit operation. The one-shot also clears the FO register at this time. This enables loading the first data word into the I/O register. During each Transmit operation the Empty and Transmit FF sets at T6. At T5 an I/O ~ A/D transfers data out of the 1-O register. Transferring data into the 1-O register (Multi +1/O) clears the FF.

ERROR

The Error FF sets if S012 (page 1-7) indicates that the Transmit and $\overline{\text{CS}}$ FF, or Receive and $\overline{\text{COO}}$ FF. or the Cyclic Error FF is set. Reselecting the Transmit or Receive modes or enabling a controller clears the Error FF,

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
1004	C35C	1-11	(Status Reg MI)	1020	D12B	1-11	(TN+(Rec)	1 85	1)]4(1 11	TN
1907	£16B	1 - 1 1	Set Sync Word	1027	C34A	1-13	1/⊖ → Malti	133	D10B	1 - 1 1	TN Code
:009	B04B	1-11	Rec (Delayed)	1031	C34C	1 - 1 3	Multi + 17O	11:9	D10C	1 - 11	TX Code
1015	D13B	1-11	Controller Clear	1044	-319C	1-10	$\chi (1) \rightarrow Q O$	e:004	B02A	$1 \cdot 11$	Rec
1016	D16B	1-11	TX	1169	010.5	1-11	TN	1.005	8020	1 - 1 1	Rec
1013	M13B	1-11	(Test Mode)	1179	1:03C	1-11	Rec	1.015	1004C	1 - 1 1	TX Code
1019	511B	1 - 1 1	CLR Error	[184	314C	1 - 1 1	Rec	-012	311.	1.17	r rror



STATUS BITS

INTERRUPT WORD RECEIVED (0001)

The Interrupt Receive FF sets when an interrupt word (7622) is detected by the Interrupt circuit (page 1-21) and the 6675 is not in Transmit or Receive modes. The interrupt word indicates that the remote station requires attention.

BUSY (0002)

The S003 supplies a "1" to the status/data output lines if the DSC is selected to transmit or receive, or if a Transmit or Receive operation is in process. Term K018 is present only in installations utilizing a 24-bit code word. K013 assures that the output of S003 remains a "1" until transmission of the second 12-bit code word.

SYNC WORD ACKNOWLEDGE (0004)

The Sync Word Acknowledge FF sets when the transmit sync word is sent out. If the receiving data set does not return a response (100_2 code), the FF remains set and enables the Sync Word Acknowledge status bit.

CYCLIC ERROR (0010)

The cyclic Error FF sets at T1 when the DSC is in Receive mode, the Keeper FF in the cyclic E/D error detection circuit is set, and the I/O register is full. The Keeper FF (page 1-23) sets before the last Receive operation. During the last Receive operation an I/O \rightarrow Multi transfer does not occur because the entire data block has been transferred and the I/O register presently contains the code word. During testing procedures, when the S2B manual switch is positioned at 1-4, the Cyclic Error FF sets if the Error Detection circuit does not equal 0 when the Receive FF clears.

RECEIVE AND COO FF (0020)

This FF sets when the DSC is in the Receive mode and COO (the Transmission Line Carrier signal) is not present.

TRANSMIT AND \overline{CS} (0040)

This FF sets when the DSC is in the Transmit mode and the Clear-to-Send (CS) signal is not present at the data set. Reselecting the DSC clears the FF.

ERROR INDICATOR

Any one of three status FFs enables the Error Indicator circuit. If the Transmit and \overline{CS} FF, or the Receive and \overline{COO} FF, or the Cyclic Error FF is set, it disables the gate to S012 and S012 sets flip-flop S014/015. When the flip-flop sets, error indicating lights DS1 and DS2 go On. After 200 ms, one-shot Y017 clears the FF and the lights turn Off. The Y017 delay circuit is non-inverting in relation to the input, but changes from "1" to "0" are delayed at the output. When the gate to S012 disables, S012 enables the Error FF (K088/089) in the Status-All circuits (page 1-15).

OPERATIONS INDICATORS

The Transmit or Receive indicating lights go On when the DSC is in the Receive or Transmit mode. The lights are mounted on the DSC control panel.

COMMUNICATION SIGNALS TO MULTIPLEXER

These signals indicate the operational status of the respective DSC. The multiplexer utilizes these signals to form the transmit and empty, full and receive, and active and inactive indications.

STATUS/DATA OUTPUT LINES

The DSC output lines transfer data and status information to the multiplexer. The I/O register gates data onto the lines. The respective FF or inverter gates status information out onto the lines if the Request Status FF for this DSC (at the multiplexer) is set.

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
1001 1006 1008 1009 1015 1016 1017 1018 1019 1020 1023 1025 1026 1027 1059	A15A A14B D15D B04B D13B D16B B12B A13B A11B D12B B03A C32A C32A C32A C33A C34A B37C B37D	$\begin{array}{c} 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 13 \\ 1 - 13 \\ 1 - 13 \\ 1 - 15 \\ 1 - 15 \end{array}$	XXXN Status Req. N TX Sync (Delayed) Rec. (Delayed) Controller Clear TX Controller Clear Test Mode CLR Error (TX) (Rec.) Status Req. N $I/O \rightarrow Multi$ $I/O \rightarrow Multi$ $I/O \rightarrow Multi$ $I/O \rightarrow Multi$ $I/O \rightarrow Multi$	I075 I078 I079 I131 I140 I176 I177 I184 I192 K001 K003 K011 K018 K046 K083 K083	D14A B36A B35D D41C E37A D38D B06B B14C B36D A01C B01C D01C D05A B09A C41-B C42-B	$\begin{array}{c} 1-15\\ 1-15\\ 1-15\\ 1-19\\ 1-21\\ 1-21\\ 1-11\\ 1-11\\ 1-11\\ 1-11\\ 1-11\\ 1-11\\ 1-11\\ 1-15\\ 1-15\\ 1-15\\ 1-15\\ \end{array}$	Timing Chain (Full) (Rec.) (Empty) (TX) Sync Word Response Received Interrupt Word Received Error Detected Rec Sel. TX Sel. N Sel. Rec. Sel. TX Complete Code Timing Chain (Full) (Rec.) (Empty) (TX)	K098 K131 M102 M104 Q003 Q005 Q007 Q009 Q011 Q013 Q015 Q017 Q017 Q019 Q021 Q021	C37A E38C B40A B41A B20C B21C B22C B23C B24C B25C B26C B27C B28C B29C B30C B31C	$\begin{array}{c} 1-13\\ 1-23\\ 1-15\\ 1-15\\ 1-13\\$	I/O Empty For Receive Error Detected IT COO Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8 Bit 9 Bit 10 Bit 11





4

SYSTEM SCIENCES DIVISION

1-17

TRANSMIT RESPONSE (FOR SYNC WORD DETECTED DURING RECEIVE MODE)

The Transmit Response circuit supplies a 3-bit response when the DSC is in the Receive mode and detects a sync word. It also supplies a response when it detects an interrupt word.

If the DSC is in the Receive mode, the Transmit Response FF sets when I144 (page 1-21) indicates that the detection circuit recognizes a sync word. Thereupon, the SCT signals from the data set pulse the Transmit Response counter. The counter supplies three pulses, and clears the Transmit Response FF on the third count. When this FF clears, it disables Transmit Response.

During the time Transmit Response FF is set, the 3-bit response code (100_2) is gated to I183 (page 1-23) and transmitted at the SCT rate.

When the DSC is not in the Transmit or Receive mode and the Interrupt Detection Circuit (page 1-21) recognizes an interrupt word, the Transmit Response FF sets. This enables the 3-bit response code in the manner described above.

RECEIVE RESPONSE (FOR SYNC WORD SENT DURING TRANSMIT MODE)

When the DSC is in the Transmit mode, the Receive Response circuit activates at the time the transmit sync word is enabled and the Sync Word Acknowledge FF sets. With this FF set, SCR signals shift the response code on the RD line through the Receive Response flip-flops. Receiving the response code (100_2) in the register causes I131 to have a "1" output and clear the Sync Word Acknowledge FF. When this FF clears it disables the Receive Response FFs.

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
1015	D13B	1-11	Controller Clear	I140	E37A	1-21	Interrupt Word Received	M100	B39A	1-15	SCT
1022	D11A	1-11	No Data Flow	I144	E37C	1-21	Sync Wd. Received	M103	B40C	1-15	RD
1054	A12A	1-15	SCT (Inverted)	I179	B03C	1-11	Rec.	S004	A04A	1-17	Sync Wd. Ack.
1057	D31C	1-15	RD (Inverted)	1185	D14C	1-11	ТХ	S005	A04C	1-17	Sync Wd. Ack.
1060	D33A	1-15	SCR (Inverted)								

Rev. A



DISASSEMBLY CIRCUIT

The A/D counter enables the 12 input gates to the circuit. Each count gates an A/D Register FF into the serial data stream. The highest-order bit (bit 11) is gated first.

The I148 and I149 deliver each bit read out of the A/D register to E/D logic for cyclic encoding and to C148/149 for output to the data set (page 1-23).

Terms I148 and I149 function during both Transmit and Receive modes. During the Transmit mode, I147 gates serial data to these inverters; during the Receive mode, M103 gates receive serial data.

INTERRUPT WORD (7622) DETECTOR

When the 6675 is not in the Receive or Transmit mode, the interrupt circuit monitors the cyclic E/D FFs for a 7622 interrupt word. When the interrupt circuit detects a 7622 among the idle bit-pattern, I140 sets status bit 0001, Interrupt Receive FF (page 1-17). The interrupt word also enables transmission of a 3-bit response by setting the Transmit Response FF (page 1-19).

SYNC WORD (4257) DETECTOR

This circuit monitors the cyclic E/D FFs for a 4257 sync word. When a sync word is detected among the idle bit pattern, 1144 enables the gate to the Receive FF (page 1-11). Thereupon, the Receive FF and 1144 enable the gate to the Transmit Response FF (1-19). The response circuit acknowledges receipt of the sync word with a 3-bit response.

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
A001	C20C	1-13	Bit 0	C110	F23A	1-23	1	C143	F39C	1-23	
A003	C21C	1-13	Bit 1	C113	F24C	1-23		C145	F40C	1-23	Cyclic Encoder/Decoder
A005	C22C	1-13	Bit 2	C114	F25A	1-23		C147	F41C	1-23	
A007	C23C	1-13	Bit 3	C116	F26A	1-23		1022	D11A	1-11	No Data Flow
A009	C24C	1-13	Bit 4	C119	F27C	1-23		1080	D22B	1-15	XX00]
A011	C25C	1-13	Bit 5 A/D Register	C121	F28C	1-23		1081	D23B	1-15	XX01
A013	C26C	1-13	Bit 6	C122	F29A	1-23		1082	D24B	1-15	XX10
A015	C27C	1-13	Bit 7	C124	F30A	1-23	> Cyclic Encoder/Decoder	1083	D25B	1-15	XX11 A/D Counter Trans
A017	C28C	1-13	Bit 8	C126	F31A	1-23		1084	D26B	1-15	00XX
A019	C29C	1-13	Bit 9	C129	F32C	1-23		1085	D27B	1-15	01XX
A021	C30C	1-13	Bit 10	C131	F33C	1-23		1086	D28B	1-15	10XX
A023	C31C	1-13	Bit 11	C132	F34A	1-23		1087	E25A	1-15	11XX
C101	F18C	1-23	7	C135	F35C	1-23		I170	D09C	1-11	Rec
C102	F19A	1-23		C136	F36A	1-23		1179	B03C	1-11	Rec
C105	F20C	1-23	Cyclic Encoder/Decoder	C139	F37C	1-23		ī185	D14C	1-11	TX
C107	F21C	1-23		C140	F38A	1-23	: ل				
C109	F22C	1-23	<u>ا</u>								

INTERRUPT WORD (7622) DETECTOR	
(XXX XXX XXO 0IO) CIIO CIIO CIO2	1084 1082
[(]]] [(]]] [(]]]	
(III IXX XXX XXX) { CI43	
LC135	
	A013 I179 (REC)
	MIO3 (REC DATA)
	$\begin{array}{c} D31D \\ \hline \\ $
	(REC) 1170 1022 1022
	1085 1083
(XXX XIO IOX XXX) { C129 E 35D ¥ E37C C124	
[C116	
$(100 \text{ OXX XXX XXX}) \begin{cases} C145 & E36D \\ C140 &$	1086 1083
	CTR = 12 { 1087 (BIT 0) A001
	INTERRUPT, SYNC WORD, AND ISASSEMBLY CIRCUITS C 38700400
	SYSTEM SCIENCES DIVISION

CYCLIC ENCODER/DECODER

An efficient method of detecting errors utilizes what is called a cyclic code. The encoder of the transmitting DSC performs a computation on the data bits and uses the results as a 12-bit code added to the end of the data transmission. The decoder at the receiving DSC performs the identical computation on the data plus code bits. The mathematics of the system are such that the decoder derives a result of all zeros for a correct transmission.

The cyclic encoder/decoder (E/D) consists basically of a 12-stage shift register with special feedback logic. The Cyclic E/D performs the following functions. Two are associated with cyclic codes, two are not. Refer to page 1-29 for a flow chart of Encoder/Decoder functions.

- It transmits a sync word (preset by I007) preceding a data transfer in Transmit mode. This word is shifted out at the SCT rate.
- 2) It generates a 12-bit cyclic code word during a Transmit operation and shifts it out as the last 12 bits of the message.
- 3) It checks whether the code word received as the last word of the string during a Receive operation compares with the code word generated in the Cyclic E/D. If the words compare, the E/D is driven to zero; if the words do not compare, the error detection circuit sets the Keeper FF.
- 4) It monitors idle-pattern from the remote data set when the DSC is neither transmitting nor receiving. When the respective monitor circuit (page 1-21) detects a sync word (4257), the Receive FF sets (page 1-11); when it detects an interrupt word (7622), the Interrupt Received FF sets (page 1-17).

If C146/147 (Bit 11) is set, the serial data is toggled (complemented) as it enters C100/101. If C146/147 is clear, serial data enters unchanged with C100/101. Refer to page 1-28 for a flow chart of Encoder/Decoder internal operation.

FF C148/149 receives serial data from the Disassembly circuit and gates it out to the A/D register (receive data) or to the data set (transmit data). Serial transmit data is gated out through L100. Receive data is gated to the A/D register by I062. Since I062 enables the rank II transfer in the A/D counter (page 1-15), I062 synchronizes the gating of data with the counter advance.

Receipt of a sync word by the DSC in Receive mode sets the Receive FF (page 1-11), sets the Transmit Response FF (page 1-19), and enables a 3-bit response word. The full duplex nature of the Telpak transmission line permits transmission of the response while serial data is being received. The Transmit Response FF disables the gate from C148/149, sets the Transmit FF (page 1-11), and enables a 100₂ code.

ERROR DETECTOR

The Error Detection circuit checks the E/D Shift register for all zeros after each word transfer. The Keeper FF sets if the circuit detects a "1". If the Keeper FF is set after the last data word transfers to the multiplexer during the Receive mode and the I/O register contains the code word, the Keeper FF enables the Cyclic Error FF (page 1-17).

ENCODER CLEAR

Selection of the Transmit mode or the Receive mode, or shifting the transmit sync word out of the 12-stage shift register enables the Clear circuit. A Controller Clear also enables the Clear circuit.

ENCODER/DECODER CONTROLS

This control provides the shift and transfer pulses for the Cyclic E/D. The Cyclic Encoder/Decoder control (page 1-15) triggers the circuits.

TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION	TERM	LOC'N	PAGE	DESCRIPTION
1007 1008 1014 1015 1016 1017 1020 1022 1057	E16B D15D D15C D13B D16B B12B D12B D12B D11A D31C	$1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 11 \\ 1 - 15 $	Set Sync Word <u>TX Sync</u> (Delayed) <u>TX Sync</u> Controller Clear TX Controller Clear (TX) (Rec.) No Data Flow RD (Inverted)	1062 1075 1125 1148 1149 1169 1177 1186 K003	C08B D14A D38A D32B D33C D10A B06B D38C B01C	1-151-151-191-211-211-111-111-111-11	A/D Counter Rank 1 → Rank 2 <u>Timing Chain</u> Count = 1 Serial Data Serial Data TX Rec. Sel. TX Sel. Rec.	K042 K054 K055 K056 K057 K120 K121 M103 M104	B07A C05A C05C C06A C06C D42A D42C B40C B41A	1-151-151-151-151-151-191-191-151-15	Timing Chain Cyclic Encoder/Decoder Cont. Cyclic Encoder/Decoder Cont. Cyclic Encoder/Decoder Cont. Cyclic Encoder/Decoder Cont. TX Resp. TX Resp. RD COO



DATA SET SIMULATOR

The data set Simulator circuit, built into each DSC, enables maintenance personnel to checkout two DSC's without the use of data sets. To use the simulator, certain DSC cables must be disconnected and others must be connected. Part 2, Maintenance, describes the test operation. The simulator circuitry includes the 40.8 kc Clock shown at the top of page 1-25. The 40.8 kc oscillator simulates 301B data set timing signals. If the 6675 uses a data set having higher or lower transmission rates, the oscillator is modified accordingly.













Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In CONTROL DATA Corporation logic, two signals, a logical "0" and a logical "1", are the possible input or output conditions of a circuit. A circuit with an output of "1" is "up" and a circuit with an output of "0" is "down". Detailed descriptions of logic symbols and their associated building block circuit cards are contained in the Printed Circuit Card Manual (Pub. No. 60042900).

STANDARD LOGIC SYMBOLS

Standard logic diagram symbols for CONTROL DATA equipment using 1604or 3600-type cards are inverters, flip-flops, control delays, and capacitive and inductive delays.

Inverters

An inverter is a logic element which provides an output that is an inversion of its input. When more than one input is provided to an inverter, 1's take precedence over 0's and drive the output of the inverter to "0". Because any "1" input of several inputs drives the output to a "0", an inverter may be considered an inverting OR (or NOR) gate when more than one input is present.

Inverters are shown in the logic diagrams as rectangles (Figure 1). J001 and J002 are arbitrarily-assigned term numbers which designate these specific inverters. Note that the output of J002 is "0" if input A, or input B or input C is a "1".



Figure 1. Inverter Symbols

Acceptable conventions for showing multiple OR inputs are given in Figure 2.



Figure 2. OR Circuit Conventions

Flip-Flops (FF)

The flip-flop (FF) is a storage device with two stable states - designated as Set and Clear - and is composed of two or more inverters. The logic symbols (Figure 3) are formed by the combination of inverter symbols. By convention, Set inputs and outputs are shown in the upper part of the symbol and Clear inputs and outputs are shown in the lower part of the symbol.



Figure 3. Flip-Flop Symbols

KEY TO LOGIC SYMBOLS (STANDARD 1604 OR 3600 CARD TYPES)

Figure 4 illustrates the interconnection of inverter symbols to form a flipflop symbol. The term numbers assigned to each flip-flop are the term numbers of the internal inverters as seen by comparing the terms in Figure 3 with those in Figure 4. Notice that the Set output is the output of inverter K001, and the Clear output is the output of inverters K000 and K002.





Figure 4. Internal Inverter Connections for a Flip-Flop

AND Gate

An AND gate requires that all its inputs be 1's in order that its output be a "1". If one or more of the inputs to an AND gate are "0", the output is a "0". Figure 5 illustrates conventions for showing AND gates feeding an inverter.



Figure 5. AND Circuit Conventions

Control Delay

A control delay is a timing device consisting of an H term which receives the input and one or more V, Y, or N terms to provide the cutputs. The H term is essentially a flip-flop with controlled feedback and occupies an entire printed circuit card. The output term(s) are inverter(s) located elsewhere on the logic chassis. The "1" outputs from a control delay are clocked pulses which are delayed one phase time from the "1" inputs. Clock inputs are not shown on the logic diagrams for any H, V, Y, or N terms; these terms, which control the start and duration of the delayed output pulses, may be found in the Equation Summary. Figure 6 illustrates two representative forms of the control delay symbol, with possible inputs and outputs labelled. Figure 7 shows the electrical connections for the two forms.

STANDARD CONTROL DELAY





Figure 7. Electrical Connections for Control Delay

Control delays may have multiple inputs and/or multiple outputs. When a control delay has multiple output terms (i.e., more than one V, Y, or N term), each output term may have a separate conditioning input.

Capacitive Delays

A capacitive delay is used to delay the input to a logic element. Capacitive delays may be active or passive, depending upon whether or not transistors are used as part of the delaying circuit. Delay periods are checked by using a dual-trace scope connected to the input and output of the delay-producing element. The actual connection points for the scope probes will vary for different cards and should be determined by referring to the Printed Circuit Manual, Pub. No. 60042900 (Volume 2).





Active delays may be recognized by the circuit letter always present as part of the card location. Pin numbers are also shown when external wiring is needed to connect the proper capacitance. In Figure 8, the pluggable delay uses this wiring to connect to capacitors on the same card. In the third example, this wiring connects to capacitors located on two separate capacitor cards.





All passive capacitive delays (Figure 9) are formed by wiring grounded capacitors, located on one or more capacitor cards, as an AND input to the affected logic element. For this reason, all passive delays show pin numbers to provide this external wiring data.





Capacitive delays may be adjustable or non-adjustable, depending on the card type and/or the external wiring connections on the card. When it is necessary to adjust the delay period in order to obtain specified circuit operation (usually done by tarying a potentiometer in the RC network), a diagonal arrow is added to the delay symbol as shown in Figure 10.

Inductive Delays

An inductive delay is used to delay the input to a logic element or as a tapped delay line for timing of operations. The symbol for this delay is an elongated oval with a double vertical line just within the input end of the oval. When used as a tapped delay line, the inductive delay is terminated in its characteristic impedance. Inductive delays are identified in the same manner as capacitive delays: (except for the vertical lines) unless they are used as delay lines. On multi-section cards where no identifying circuit letters are present, pin numbers are shown adjacent to the input and output arrows. Figure 11 shows both kinds of inductive delays.

STANDARD INDUCTIVE DELAYS



TAPPED INDUCTIVE DELAY



Figure 11. Inductive Delays

Line Drivers/Receivers

Voltage levels used to represent 1's and 0's on cables are different from those used for internal logic. The level shift to and from internal logic is made by line drivers and line receivers. These cards may be considered as inverting the signal electrically, but not logically. The letters commonly associated with these cards are L & M (1604) and R & T (3000 Series). A 3000 Series Receiver may also be used to perform a logical inversion by swapping the twisted pair wires. This usage is indicated by a circle on the input side of the symbol. In Figure 12, 1's and 0's have been added to clarify the logic states - they are not part of the symbol.



Figure 12. Typical Line Driver/Receiver Symbols

NON-LOGIC CONVENTION

The use of the double vertical bar, as in Figure 12, denotes a shift in signal voltage level from that used in internal logic. The double bar appears on the input'or output side of the symbol, depending on which side connects to the non-logic-level signal. No particular voltage level is implied by the double bar; only that it is non-logic.

JACK ASSIGNMENTS

Each numbered term in the logic diagrams contains a jack assignment showing the physical location of hat hardware element, and the test point (circuit section) associated with it. For some card types, the test point letter is replaced by a pin number. For these cases, a card extender must be used in order to test that section of the card. Also, some single inverters show no test point - test point A is assumed in these cases. Figure 13 illustrates the inverter J001, with 2D12A representing its jack assignment.



* When most or all jack assignments are located on one chassis, the chassis numbers for that chassis are omitted.

Figure 13. Jack Assignment Scheme

CABLE IDENTIFICATION

Cable connections are represented by the MIL STD-15 symbol and identified as to connector location and pins used, as shown in Figure 14.



TWISTED - PAIR TRANSMISSION LINE



Figure 14. Cable Connections

PART 2 MAINTENANCE

INTRODUCTION

This section contains testing information for checking out the DSC's. The manuals listed on this page describe general maintenance information for cabinet, logic and power components. Since maintenance personnel are familiar with Control Data logic diagrams, cabling information contained in the equipment diagrams is not repeated in tabulated form.

INFORMATION

Cabinet Cooling System, Control Wiring and Temperature Monitoring, and Power Supply.

6675 Equation File, Wire Tabs, and Chassis Map.

AVAILABLE PUBLICATION

Control Data Peripheral Controller Cabinets, Customer Engineering Instruction Manual, publication number 60097300

CDC publication number 38710000

TESTING

The 6675 has a number of built-in testing features to facilitate quick and easy checkout of DSC circuitry. These features include test switches and circuitry to simulate a data set.

LOCAL-TO-REMOTE STATION TESTING

The following tests enable checkout of a 6675 installation that includes one or more DSC's. The tests check local-to-remote transmit and receive functions. The test operation requires the use of the Test and Clear switches on the DSC console.

<u>Transmit Test</u>

This transmit test does not require the use of a DSC at the remote station.

- 1) Use the Clear switch to clear the local DSC.
- Turn the Transmit Test switch to one of the four test positions. This enables the following:
 - a) Enables Transmit circuit (page 1-11)
 - b) Transmits sync word
 - c) Transmits one data word (transmits test word selected by Test switch)
 - d) Transmits code word

After transmission of the code word, the Select Transmit FF sets again and the operation repeats. The DSC continues to cycle and simulate a one word transmission until the Transmit Test switch is positioned at Off. The four Transmit Test switch positions enable the following test words:

TEST WORD	TEST
000 000 000 000	Checks for constant $^{\prime\prime}1^{\prime\prime}$ on line
$111 \ 111 \ 111 \ 111$	Checks for constant $^{\prime\prime}0^{\prime\prime}$ on line
000 001 101 101	Checks 7622 interrupt code
111 110 010 010	Complement of interrupt code
	TEST WORD 000 000 000 000 111 111 111 111 000 001 101 1

- 3) The transmit section and the cyclic encoder/decoder may be checked out while the DSC is cycling in the Transmit mode. Since the remote DSC is not used for this test, the Sync Word Acknowledge status bit cannot be checked.
- 4) Upon completion of the test, clear the DSC.

Receive Test

- 1) Clear DSC.
- 2) Position Receive Test switch at REC.
- 3) Have Transmit Test switch on the DSC at the remote station position at one of the four test positions.
- 4) DSC at local station will receive a sync word, the selected data word and a code word. Check the Receive operation, response, and check cyclic code for error (Check cyclic code error status bit).
- 5) Clear the DSC.
- 6) Position Receive Test switch at INT.
- Position Transmit Test switch at DSC at the remote station to Position 3 (interrupt word).
- 8) This checks the Interrupt Detection circuit of the local DSC.
- 9) Clear the DSC.

Transmit and Receive Test

- 1) Clear DSC (both at the local and at the remote stations).
- 2) Position Transmit Test switches at both the local and remote DSC's to one of four test positions and the Receive test switches to REC.
- Each DSC alternately transmits and receives (one data word) and keeps cycling. Check the operation by observing the TX and REC indicators on the control console.
- 4) Clear DSC when test is complete.

USE OF DATA SET SIMULATOR

The data set simulator enables maintenance personnel to checkout two DSC's in the same cabinet. This permits testing without the use of data sets, a transmission line, or a remote station on 6675B-D.

To use the simulator, disconnect the cable leading from J0 on the DSC to the data set. Then connect J0 to the Local connector (J3) as shown in Figure 2-1. A cable is provided with the DSC for this purpose. Make this cable change on both DSC's.

Connect another cable from the Remote connector (J4) on one DSC to the Remote connector (J4) on the other DSC.

Perform Transmit and Receive test described previously.

When testing is complete, disconnect test cables and reconnect data set cables.



Figure 2-1. Simulator Cable Connections

PART 3 PARTS LIST

INTRODUCTION

The parts list provides the identification and ordering data necessary for the replacement of electrical and hardware parts for The CONTROL DATA 6675 Data Set Controller.

Electrical Contents: All chassis and final assembly items are included except lead wires and bulk wire.

Hardware Contents: All chassis and final assembly items are included except standard hardware such as screws, nuts, bolts, washers and raw material.

The chassis assembly and subassemblies are broken down into individual parts, listed in alphabetical rather than disassembly order.

Parts listing for the Data Channel Adaptor chassis assembly are contained in Publication Number CDC 38700100, SSD-SQ5003 Data Channel Adaptor. The following publications contain information on printed circuit card assemblies, peripheral cabinets, and power supplies necessary to complete a total parts listing of the equipment:

Printed Circuit Card Assemblies	Pub. No. 60040800 Vols. I & II 60040900
CDC Power Supply Manual	Pub. No. 60120700
Peripheral Controller Cabinets Customer Engincering Instruction Manual	Pub. No. 60097300
Peripheral Equipment Cabinets Manual	Pub. No. 60097300

ORDERING OF PARTS

When ordering Control Data parts, include the following information: CDC drawing number, description, quantity needed, equipment used on. When ordering vendor parts use the procedure indicated by that vendor.

	6675 DATA SET CONTROLLER CDC Dwg. PARTS LIST	No. 38616200		PARTS LIST	
	Multiplexer Chassis Assembly DATE:	····		Multiplexer Cont'd. DATE:	
CDC - DRAWING NUMBER	DESCRIPTION	QUAN ITY EACH MACH NE	CDC - DRAWING	DESCRIPTION	QUANTITY EACH MACHINE
25152900	Bar, Mounting, Connector		25153200	Strip, Marker, Narrow, 22-42	
30008700	Bracket, Angle, Chassis Frame		30103900	Stud, Extension	
30116600	Bracket, Mounting, Shield		30104600	Support, Connector Assembly	
10028603	Cable Assembly, 30 inch, 24 pin connectors		24515900	Switch, Toggle, SPDT	
10028604	Cable Assembly, 36 inch, 24 pin connectors		24526700	Terminal Block, 20 Contacts	
10028609	Cable Assembly, 72 inch, 24 pin connectors		00856604	Thumbscrew	
10028618	Cable Assembly, 54 inch, 24 pin connectors		38710000	Wire Tabs	
38614900	Cable Assembly, Test, 24 inch				
38615000	Cable Assembly, Test, Long, 12 feet				
30002201	Capacitor, Fixed, Electrolytic, 10-10 UF, 50 WVDC				
38710000	Card Placement				
31531200	Card Spacer Assembly 😁				
31531300	Card Spacer Assembly -				
10001800	Connector, Receptacle, 30 Sockets				
24512001	Connector, Receptacle, 24 Sockets		11		
24531800	Connector, Receptacle, 14 Sockets				
24513901	Connector, Plug, 24 Pin				
24531701	Connector, Plug, 14 Pin				
38614500	Shield, Connector, Lettered				
30104800	Hinge, Input/Output Connector Panel				
38697900	Identification Plate, SSD, Small				
25159700	Latch, Connector, Panel				
25153701	Member, Frame, Bottom				
38613100	Member, Frame, Chassis, right				
38613200	Member, Frame, Chassis, left				
38613300	Panel, Switch, Multiplexer				
2 5 156802	Plate, Retainer, Connector				
30103800	Plate, Retaining, Cable				
38614800	Plate, Retaining, Connector		!		
30013802	Spacer, Strip, Marker				
10031700	Strip, Marker, Wide 01-21				
10040900	Strip, Marker, Wide 22-42				
22201900	Strip, Marker, Narrow 01-34				
25153100	Strip, Marker, Narrow 01-21				

P	RINTED CIRCUIT CARD ASSEMBLY, MUL PARTS LIST	TIPLEXER CHASSIS		6675 DATA SET CONTROLLER CDC Dwg. N PARTS LIST CDC Dwg. N	o. 38616300 o. 38616301			
		DATE:		Controller Chassis DATE:				
CDC-DRAWING NUMBER	DESCRIPTION	QUANTI EACH MACHIN	TY CDC-DRAWING IE NUMBER	DESCRIPTION	QUANTITY EACH MACHINE			
NUMBER 17678800 10201801 10202501 10202501 10202801 10203601 10203601 10232901 10232901 10334401 10203801	Printed Circuit Card Assembly; Type Printed Circuit Card Assembly; Type	MĂCHIN E11 11 12 14 16 20 21 22 23 24 28 29 30 32 32	NUMBER 21331600 25152900 30002201 38710000 31531200 31531200 31531300 38614200 10001800 24512001 24531801 38697900 00827900 00815701 24516803 24511601 24516803 24511747 24515607 38612900 38612400 38613000 38613000 38613000 235153100 22315800 25153100 25153200 24527400 24541002 38710000	Bar, Mounting, Connector Bar, Mounting, Connector Capacitor, Fixed, Electrolytic, 10-10 UF, 50 WVDC Card Placement, Controller Chassis Card spacer assembly → Card spacer assembly → Card spacer assembly (used on 38616301 only) Connector, Receptacle, 30 socket Connector, Receptacle, 24 socket Connector, Receptacle, 24 socket Connector, Receptacle, 4 hole panel mount, 14 sockets Identification plate. SSD small Jack, Banana Knob, with pointer, 1 1/4" long Lampholder, horizontal Lamp, Incandescent-slide type base, 24 volts Lens, Indicator, light, "Error" Lens, Indicator, light, divided "TX/REC" Member, Frame, right, controller chassis Panel, connector, bottom, controller chassis Panel, switch, Controller Spacer, strip, marker Strip, Marker, Wide, 01-21 Strip, Marker, Narrow, 01-21 Strip, Marker, Narrow, 01-21 Strip, Marker, Narrow, 02-42 Switch, Rotary. 8 pole, 2-5 positions Switch, Pushbutton, Momentary, Normally Closed, black Wire Tabs, Controller chassis	MĂĊĦĬŇĔ			
				<u> </u>				

PRINTED CIRCUIT CARD ASSEMBLIES, CONTROLLER CHASSIS PARTS LIST				6675 DATA SET CONTROLLER CDC Dwg. No. 38616100 thru. PARTS LIST 38616103		
DATE:				*Final Assembly DATE:		
CDC - DRAWING NUMBER	DESCRIPTION		QUANTITY EACH MACHINE	CDC - DRAWING NUMBER	DESCRIPTION	QUANTITY EACH MACHINE
50007400	Printed Circuit Card Assembly;	Type UAB		38612800	Angle, Mounting, Plate (2 used on 38616102 and 38616103)	
17678800	Printed Circuit Card Assembly;	Type E11		25163000	Angle, Mounting, Plate, chassis lower (3 used on 38616102 and 38616103)	
23445201 2344 5501	Printed Circuit Card Assembly; Printed Circuit Card Assembly;	Туре M63 Туре M64		25151800	Cabinet, Assembly, Type B (2 used on 38616102 and 38616103 - see Publication No. 60097300)	
17683900	Printed Circuit Card Assembly;	Type P14		38606100	Chassis Assembly, D.C.A. (see Publication No. 38700100)	
17684200	Printed Circuit Card Assembly;	Type P15		38616200	Chassis Assembly, Multiplexer (see Page 3-2)	
17684500	Printed Circuit Card Assembly;	Type P16		38616300	Chassis Assembly, Control (2 used on 38616101, 3 used on 38616102, 4 used on 38616103 - see Page 3-3)	
10335201	Printed Circuit Card Assembly; Printed Circuit Card Assembly;	Type 11		38695600	Data Set (2 used on 38616101, 3 used on 38616102, 4 used on 38616103) (Specify Model No.)	
10201901	Printed Circuit Card Assembly;	Type 12		38614600	Emblem	
10202000	Printed Circuit Card Assembly;	Type 13 Type 14		38613700	Member, Frame, Left Hand (used on 38616102 and 38616103 only)	
10232201	Printed Circuit Card Assembly:	Type 20		38613800	Member Base Full (used on 38616102 and 38616103 only)	
10202801	Printed Circuit Card Assembly:	Type 21		38613900	Member, Frame, Right Hand	
10203401	Printed Circuit Card Assembly;	Type 22		38613901	Member, Frame, Right Hand (used on 38616102 and	
10203501	Printed Circuit Card Assembly;	Type 23			38616103 only)	
10203601	Printed Circuit Card Assembly;	Type 24		38614400	Member, Frame, Panel, Top, Full (used on 38616102 and 38616103 only)	
10232501	Printed Circuit Card Assembly;	Type 28		38614000	Panel, Filler (used on 38616100 and 38616102 only)	
10232801 10334401	Printed Circuit Card Assembly; Printed Circuit Card Assembly;	Туре 29 Туре 30		38612500	Plate, Mounting, Shelf, Long (used on 38616102 and 38616103 only)	
10203701	Printed Circuit Card Assembly;	Type 31		38612600	Plate, Mounting, Shelf, short	
10203801	Printed Circuit Card Assembly;	Type 32		38612700	Plate, Mounting (used on 38616102 and 38616103 only)	
10203901	Printed Circuit Card Assembly;	Type 33		25162800	Plate, Mounting, Chassis	
10339201	Printed Circuit Card Assembly;	Type 50		38616000	Power Supply	
10005900	Printed Circuit Card Assembly;	Type 62		25151702	Power Supply (used on 38616102 and 38616103 only)	
10213501	Printed Circuit Card Assembly;	Type 77		38695300	Serial Plate; SSD, Large	
				38613500	Shelf (3 used on 38616102 and 4 used on 38616103)	
				38710000	Wire Tabs	
					*These items are used in conjunction with the Controller and Multiplexer Chassis	
		MI 1971-55 MIL 247				

CONTROL DATA SPECIAL SYSTEMS DIVISION

•

CORPORATION 4201 North Lexington Avenue, St. Paul, Minnesota 55112