CONTROL DATA[®] SINGLE ADDRESS ASYNCHRONOUS COMMUNICATIONS ADAPTERS

DJ142-A, DJ143-A

INSTALLATION AND CHECKOUT THEORY OF OPERATION DIAGRAMS MAINTENANCE MAINTENANCE AIDS PARTS DATA

CORPORATION CUSTOMER ENGINEERING MANUAL

CONTROL DATA

	REVISION RECORD							
REVISION	DESCRIPTION							
01	Preliminary edition.							
(12-1-69)								
02	Manual revised. Supersedes revision 01.							
(1-15-70)								
03	Manual revised. Supersedes revision 02.							
(2-10-70)								
А	Manual released. Equipment level DJ142-A01, DJ143-A01.							
(10-1-70)								
В	Manual revised; includes Engineering Change Order 30102. Cover and pages 5-7, 5-9, 5-11, 5-13,							
(5-15-72)	are revised. Correlation Sheet is added.							
С	Manual revised; includes Field Change Order 30729. Pages iii and 8-1 are revised.							
(5-19-72)								
D	Manual revised; includes Field Change Order 30730. Page 8-2 is revised.							
(5-19-72)								
E	Manual revised; includes Engineering Change Order 31598. Page 3-3 is revised.							
(10-23-72)								
F	Manual revised; includes Engineering Change Order 33325. Pages 3-2, 5-11, and 5-13 are revised.							
(4-19-73)								
Publication No. 41612100								

Address comments concerning this manual to:

Control Data Corporation Technical Publications Department 4201 North Lexington Avenue Arden Hills, Minnesota 55112

or use Comment Sheet in the back of this manual.

©1969, 1970, 1972, 1973 by Control Data Corporation Printed in the United States of America

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

SHEET	1_0F_1_			EQUIPM	ENTS		
MANUAL REV	FCO OR ECO	DJ142 - A	DJ143 - A				
В	ECO30102	A01	A01				
С	FCO30729	A 02	A01				
D	FCO30730	A02	A 02				
Е	ECO31598	A 03	A 03				
F	ECO33325	A 0.3	A 0.3				
		1100	1100				
						1	

PREFACE

The DJ142-A and DJ143-A Single Address Asynchronous Communications Adapters (CAs) are integrated circuit communications devices which may be used separately for either sending or receiving data between a computer and the communications facility or may be used together as one unit. Each CA consists of two printed circuit board assemblies.

This manual contains installation and checkout procedures, a theory of operation, maintenance information and a parts list for each of the four printed circuit boards. The companion reference manual contains an introduction to and a detailed description of the CAs as well as relevant programming considerations.

This manual is intended for use with the publications listed below. These documents furnish information relative to the CAs but are beyond the scope of this manual.

361-1/2/3 Communications Adapter, Reference Manual Pub. No. 41612200
364-1/2 Communications Multiplexer Reference Manual Pub. No. 41610900
DJ808-A Communications Multiplexer Customer Engineering Manual Pub. No. 41611000
364-4/5 Communications Multiplexer Reference Manual Pub. No. 41612700
GH407-A Cabinet Assembly Reference/Customer Engineering Manual Pub. No. 41614300

See the Literature Distribution Catalog for the latest revision.

1

CONTENTS

3. INSTALLATION & CHECKOUT		Receive Two	5-9
General	3-1	Send One	5-1
Crating and Uncrating	3-1	Send Two	5-1
Installation	3-1		
Preparation for Use	3-3	6. MAINTENANCE	
Shorting Blocks	3-3	General	6-1
Clock Adjustment	3-4	Logic Levels	6-1
Final Checks	3-6	Preventive Maintenance	6-1
4. THEORY OF OPERATION		Preventive Maintenance Procedures	6-2
General	4-1		
Function Description	4-1	7. MAINTENANCE AIDS	
Send Unit	4-1	General	7-1
Receive Unit	4-3	Printed Circuit Board Repair	7-1
Logic Description	4-3	Removal of Integrated Circuits	7-1
DJ142-A Send Unit	4-5	Replacement of Integrated	
DJ143-A Receive Unit	4-15	Circuits	7-2
		Adding Dia de Wi	7-2
5. DIAGRAMS		Adding Discrete Wires	7-2
General	5-1	8. ΡΑΒΤΣ ΠΑΤΑ	
Key To Logic Symbols	5-5		
Receive One	5-7		
	FIG	URFS	
3-1 CA Installation	3-2	4-5 Send Unit Counter Timing	
3-2 CA Card Layout	3-5	Diagram (8-Bit Operation)	4-10

-	en eard hayout	3-0
4-1	Send Unit Functional Block Diagram	4-2
4-2	Receive Unit Functional Block Diagram	4-4
4-3	Send Unit Clock Timing Diagram	4-6
4-4	Monostable Multivibrator Timing Diagram	4-7

4-5	Send Unit Counter Timing Diagram (8-Bit Operation)	4-10
4 - 6	Gating Contents of Holding Register to Shift Register Timing Diagram	4-12
4-7	Receive Unit Clock Timing Diagram	4-16
4-8	Receive Unit Converter Regis- ter Timing Diagram	4-20
7-1	Integrated Circuit Schematics and Pin Connections (5 sheets)	7-5

5-9 5-11 5-13

6-1 6-1 6-1

6-2

3-1	Installation Data		7-2	CA Connector Interconnections		
5-1	Table of Terms	5-2		via Communications Multiplexer Back Panel	7-4	
6-1	Periodic Maintenance Chart	6-2	7-3	CA/Data Set Interface Connec-		
7-1	CA/CM Interface Pin Assignments	7-3	tions		7-4	
			8-1	Replaceable Parts	8-1	

41612100 A

SECTION 1

.

GENERAL DESCRIPTION

SECTION 2

OPERATION AND PROGRAMMING

Information on these sections is contained in the 361-1/2/3 Communications Adapter Reference Manual, Pub. No. 41612200.

SECTION 3

INSTALLATION AND CHECKOUT

INSTALLATION AND CHECKOUT

GENERAL

This section contains procedures for crating and uncrating, installation and checkout, and information on the environmental and electrical requirements pertaining to the units which comprise the two communication adapters (CAs).

CRATING AND UNCRATING

CAUTION

Although the integrated circuits and individual components mounted on the individual printed circuit boards can withstand a considerable amount of shock, the units must be handled with care. In no case should units ever be stacked one upon another because the printed circuit foil, components, or integrated circuits may be loosened or broken by such action.

The CA printed circuit boards are shipped installed in a chassis assembly or separately in a specially padded cardboard carton. When shipped in a cardboard carton, carefully unpack the units and inspect them for damage. If any unit is irreparably damaged in transit, refer to the Equipment Delivery and Inspection procedure (8:503:00) of the Field Procedures Guide for Customer Engineers to determine proper disposition of the damaged unit.

INSTALLATION

If both CAs are required in a communications system, four locations are required in a chassis assembly (see Figure 3-1) which is installed in a communications multiplexer cabinet. Slide both printed circuit boards of both CAs into the channel locations (as shown) of the chassis assembly via the upper and lower slotted guides provided. Be sure the boards make proper contact with the cage back-panel connectors. Table 3-1 lists pertinent installation data for each unit.



Figure 3-1. CA Installation

.

 \boldsymbol{x}_{i}

UNIT DIMENSIONS (Each Unit)							
Length	6.8 in.						
Width	0.45 in.						
Height	5.8 in.						
Weight	5.0 oz.						
OPERATING	G ENVIRONMENT						
Ambient Temperature	40° F to 120° F (5 $^{\circ}$ C to 50 $^{\circ}$ C)						
Relative Humidity	10% to 90%						
Cooling	Forced air from communications multiplexe cabinet blower						
Heat Dissipation	20.5 Btu/hr						
Power Dissipation	6.5 watts						
STORAGE	ENVIRONMENT						
Ambient Temperature	-30° F to 150 $^{\circ}$ F (-34.5 $^{\circ}$ C to 65 $^{\circ}$ C)						
Relative Humidity	5% to 95% (no condensation)						
ELECTRICA	L REQUIREMENTS						
Logic Voltages	+5.0 ± 0.5 vdc @ 1.2 amperes +12.0 ± 1.2 vdc @ 0.025 ampere -12.0 ± 1.2 vdc @ 0.020 ampere						

TABLE 3-1. INSTALLATION DATA

PREPARATION FOR USE

SHORTING BLOCKS

Shorting blocks used for decoding, detecting, or generating specific signals or types of characters are installed on the printed wiring board which contains the logic circuit for that

NOTE

Equipment after series code A02 have wire wrap terminals in place of shorting block sockets. Shorting blocks short circuit two sockets together therefore, short circuit the wire posts by adding a wire between them.

41612100 E

function. Shorting blocks connect the foil path or paths of one circuit to the paths of another circuit on a printed wiring board and do not short out components. The units containing shorting block receptacles and their associated circuit functions are shown in Figure 3-2 and are listed as follows:

1. Send Unit 1

Enable/Disable Break signal selector (EN BRK/DIS BRK)

Half-duplex/full-duplex selector (HDX/FDX)

2. Send Unit 2

5-, 6-, 7-, or 8-bit data signal generator

1-, 1.5-, or 2-bit stop pulse generator (1 SP/1.5 SP/2SP)

Restraint signal selector (EN/DIS)

Clock speed selector (W1/W2)

3. Receive Unit 2

5-, 6-, 7-, or 8-bit data signal generator

Clock speed selector (P1/P2)

Install shorting blocks on the printed wiring board(s) according to the type of function desired. For example, if detection of a Restraint signal is required, insert a shorting block in the EN and ground (center) jacks on Send Unit No. 2 (9EQM assembly).

CLOCK ADJUSTMENT

Clock circuits in both the Send and Receive Units must be adjusted to synchronize with the bit rate of the incoming data. The specific clock speed depends upon the type of communications facility and communications line used. The clock in either unit is capable of operating within either of two ranges: 50 to 250 bits per second (bps) or 225 to 3000 bps.

Proceed as follows.

- 1. Using an oscilloscope such as the Tektronix Type 545B or equivalent, set the TIME BASE A TRIGGERING MODE rotary switch to DC and the TRIGGER SLOPE rotary switch to INT.
- 2. Place the oscilloscope probe on test point 18 for checking or adjusting the clock in the send section (see logic diagrams, output of I241 on 9EQM board). All test points are located on the outer edge of each board and are numbered 1 through 30.

3-4



Figure 3-2. CA Card Layout

- 3. To start the clock, switch the Clock Test switch from Operate to Test.
- 4. If necessary, adjust the clock adjustment potentiometer (Figure 3-2) with a hexagonal screwdriver so that two consecutive clock pulses correspond to the period of the bit. The bit rate (bits per second) varies inversely with the period (pulse width) of the bit.
- 5. Use the same procedure as given in steps 1 through 4 to adjust the clock in the receive section. However, place the oscilloscope probe on test point 20 (output of I162) on the 9ESM board.

FINAL CHECKS

Prior to releasing the CA for service, check the following:

- 1. Is the Test/Operate switch on Receive Unit 1 in the Operate (up) position?
- 2. Are the Clock Test switches on Receive Unit 1 and Send Unit 2 in the operate (up) position?
- 3. Is Break signal character detection required? If so, install a shorting block in the appropriate jacks.
- 4. Is Restraint signal detection required? If so, install the shorting block in the EN position on Send Unit 2 printed wiring board.
- 5. Are the shorting blocks installed in the appropriate character length jacks on the Send and Receive Unit printing wiring boards?
- 6. Do the shorting blocks occupy the correct Stop pulse generator jacks on Send Unit 2?
- 7. On Send Unit 1, are the jacks properly selected for Half- or Full-Duplex operation?

THEORY OF OPERATION

GENERAL

This section contains a detailed theory of operation for the DJ142-A Send Unit and the DJ143-A Receive Unit. This section also contains a functional description of the overall operation of the two units, which is followed by a detailed logical description.

FUNCTIONAL DESCRIPTION

SEND UNIT

Refer to Figure 4-1, Send Unit Functional Block Diagram, in understanding the discussion of the following paragraphs.

The Send Unit may request a 12-bit output word provided the communications multiplexer has previously enabled the character request circuit in the Send Unit. This request is made via the data channel when the communications multiplexer generates the proper address and the Select Input control signal.

Eight bits received via the output word are data and are in turn serially transmitted to the data set. Bits 8 and 9 of the 12-bit word are unassigned, and bits 10 and 11 control the break circuit.

The Enable Character Request signal must be present in the Send Unit before an output operation can begin for either Half- or Full-Duplex operation. In Half-Duplex operation, receipt of the Enable Character Request signal from the communications multiplexer activates the request-to-send circuit in the Send Unit and inhibits the receive logic circuits in the Receive Unit. In Full-Duplex operation, the Enable Character Request signal does not control the request-to-send circuit. When the Send Unit receives the Select Output control signal from the communications multiplexer, the data character is gated into the holding register, the character request circuit is disabled, and the clock control circuits begin operation. The clock control circuit starts the clock which gates the character currently in the holding register to the serializing shift register. An even clock pulse also forces the Send Unit to transmit a start pulse to the data set.



Figure 4-1. Send Unit Functional Block Diagram

The character request circuit is re-enabled because the holding register can accept a new data word before the current data word is completely gated through the serializer. (The Select Input control signal gates the Character Request signal (bit 10) to the communications multiplexer.) If a new data word is available, it is gated into the holding register and, simultaneously, the character request circuit is disabled.

Following the first odd clock pulse from the clock circuit, the next even clock pulse and succeeding even clock pulses gate the first data word through the serializer. A four-stage counter decodes the even clock pulses and enables the appropriate gate in the stop pulse circuit. The new, or second, data word temporarily stored in the holding register is then transferred to the serializing shift register and sent to the data set.

RECEIVE UNIT

The Receive Unit accepts serial data from the data set and transfers an 11-bit input word to the communications multiplexer data channel when the communications multiplexer generates the Select Input control signal and the proper address. The input word contains eight data bits and three data status bits which indicate a break, a lost character, or a character ready condition. Refer to Figure 4-2 as an aid to understanding the following discussion.

Receipt of a start pulse from the data set starts the clock, which in turn, initiates operation of the clock control circuits. The clock control circuits maintain operation of the clock and terminate its operation at the proper count of the counter. The clock output starts the counter and gates the incoming serial data into the shift register (serial-to-parallel conversion). Outputs of both the clock and the counter gate the contents of the shift register to the holding register. The Select Input signal from the communications multiplexer gates the data character contained in the holding register and the status bits to the communications multiplexer. The Receive Unit also contains a circuit which generates a signal to make it compatible with systems using 5-, 6-, or 7-bit, as well as 8-bit, data characters.

LOGIC DESCRIPTION

As an aid to understanding the following logic discussion, use the logic diagrams in Section 5 and the table of interconnections (Table 7-2) in Section 7.



Figure 4-2. Receive Unit Functional Block Diagram

DJ142-A SEND UNIT

When the communications multiplexer is ready to transfer data to the data set, the communicatons multiplexer issues the Select Output control signal which is received as a "0" at I253 in the Send Unit. The output data word (eight data bits) is also received at inverters I200 through I207. As soon as the output of I253 becomes a "1", the output data word is gated to the output holding register FF's via inverters I208 through I215. Also the "0" output of I254 sets FF's 226/227 and J218/219. FF J218/219 initiates operation of the clock control circuits via I249. Refer to the paragraph, Request-to-Send signal, for a description of the sequence of events related to the setting of FF J226/227.

Clock and Clock Control

Refer to Figure 4-3 as an aid to understanding the following logic disucssion.

The Send Unit uses a 9601 retriggerable monostable multivibrator as an internal source of clocking signals. The multivibrator requires four inputs for proper operation. Two inputs must be logical "1's" and of the remaining two, one must be a logical "0". Each time the triggering conditions at the multivibrator input are met, the external capacitor is discharged in a proportionate length of time, and another cycle is complete.

Initially, the Send Unit Start FF (J216/217) in the clock control circuit and FF K228/229 are clear, and the clock is not operating. As soon as FF J218/219 sets, and provided the Clock Test switch (see Figure 3-2) is in the operate (Up) position, the Start FF sets, conditioning the gate at the clock (multivibrator). The set output of the Start FF is applied to I235 where it is AND gated with the output of I243. The output of I235, a 1.5 μ sec pulse, enables the gate at I234. The output of I234 provides a positive pulse which completes the triggering requirements at the multivibrator when I234 changes to logical "0", thereby starting the clock. The length of time that the logical "0" output of the clock is available at pin 6 is determined by the external variable resistor R2 and capacitor C10 or C11. The clock output is applied to I283 and I252, which in turn controls the feedback signal to I234. When the clock output returns to a logical "1", it initiates the charging operation of capacitor C12. While the capacitor is charging, the AND gate at I252 is enabled and provides a "0" input for I234, which in turn supplies a positive pulse, repeating the sequence (see Figures 4-3 and 4-4).

1255 CHARACTER REQUEST	
SELECT OUTPUT	
SELECT INPUT	
J218	LOGICAL "O" = 0 VDC (TRUE CONDITION)
J216 CLOCK CONTROL	
1243	
1235	7
1234	
9601 CLOCK	
1283	
1252	
K218	
1239 ODD CLOCK	
1241 EVEN CLOCK	$\begin{array}{c} \mu = 1 \\ \mu = 1 \\$
K217	START PULSE BIT O BIT I BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 STOP PULSE* * 1 * 1
K220 (COUNTER)	
	NOTES: DATA CHARACTER 8 BITS IN LENGTH, 6121/3 CLOCK OPERATING AT IKHZ * STOP PULSE MAY BE 1.0, 1.5 OR 2.0 UNITS IN LENGTH

Figure 4-3. Send Unit Clock Timing Diagram



Figure 4-4. Monostable Multivibrator Timing Diagram

The alternating output of I234 is also used as the trigger input to JK FF K218/219, which in turn causes I239 and I241 to produce the odd and even clock pulses, respectively. Each time the output of I234 changes from logical "1" to logical "0", K218/219 either sets or clears, depending upon the conditions at the J or K inputs. The first pulse output of I234 sets the FF, while the second clears it, and so on.

The output of the odd clock inverter (I239) is applied to I270 in the stop pulse generator and to I242 in the shift register control circuit. The signal applied to I270, however, does not become effective until the count specified by the counter is established. Since K228/229 is initially clear, the first logical "1" odd clock pulse output of I239 forces I242 to a logical "0", thereby causing I236 to clear J218/219 via I251, and causing I244 to set K228/229.

Output of the even clock inverter (I241) is applied to I269 and I271 in the stop pulse generator circuit, to the gating circuit related to the output shift register (I247 and I248), and to the circuit which controlls the counter trigger pulse (I245 and I246).

Clock Test

If it is either desirable or necessary, the clock-initiation circuit, the clock, and the counter may be tested using the clock test switch that is mounted on the 9EQM printed circuit board of the Send Unit. During normal operation, the switch is set to the Operate position as shown on the logic diagrams (refer to Section 5) and on Figure 3-2. However, when set to the Test position, a logical "0" sets the clock control FF J216/217 which initiates operation of the clock via I235 and I234. When the switch is returned to the Operate position, I233 and I263 form a negative pulse of approximately 100 ms clearing the clock control FF and stopping the clock and counter. In the Operator position, the logical "1" output of I262 is transferred to the data set via S202 as the Data Terminal Ready signal and remains on as long as the switch is set at Operate.

Counter (8-Bit Operation)

The counter consists of four JK FF's, K220/221 through K226/227, and is capable of counting to a maximum value of 15. Initially, all stages in the counter are clear. The first odd clock pulse of I239 sets FF K228/229, thereby enabling the gate at I245. This allows the next even clock pulse of I241 and succeeding even clock pulses through the gate. The trailing edge of the second even clock pulse sets K220/221. The set output of K220/221 is applied to its own K input and provides the trigger input for the second stage, K222/223. The third even clock pulse of I246 clears K220/221 thereby changing the level at K222/223 to logical "0" and setting the FF. Since the clear output of K220/221 is fed back to its own J input, the fourth even clock pulse sets K220/221 and allows K222/223 to remain set. The fifth even clock pulse

from I246 clears K220/221 which in turn changes the trigger level at K222/223 to logical "0", clearing the FF. In this manner, a new count is established with each even clock trigger pulse supplied by I246. (See Figure 4-5.)

Outputs of the first two stages of the counter are gated with the odd or even clock pulses in the stop pulse generator which, with I285, clears Start FF J216/217. Clearing the Start FF stops the clock and the counter.

Counter (5-, 6-, and 7-Bit Operation)

The Send Unit may be used in systems with 5-, 6-, or 7-bit, as well as 8-bit, data characters and, therefore necessitates a change in operation of its counter circuit. To initiate proper operation of the counter, a shorting block is installed in the appropriate jacks on the 9EQM printed circuit board prior to system operation.

When a 5-bit data character is in use, the constant "1" output of I237 (representing the 5-bit signal) is applied to I273 and I223, force-setting the first two stages of the counter. The first odd-clock pulse via I244 enables the gates at I223 and I273 which force-set the first two stages of the counter, thereby starting at a count of three. Subsequent operation of the counter is then identical with the description given in preceding paragraphs for counter operation associated with 8-bit data characters.

When either a 6- or 7-bit data character is used, the constant "1" output of either I217 or I219 is applied to either I225 or I221. The first odd clock pulse via I244 enables either I225 or I221 force-setting either stage two or stage one of the counter for the 6-bit or 7-bit data character respectively. Therefore, the counter begins counting from a count of two for the 6-bit character and a count of one for the 7-bit character. Subsequent operation of the counter remains the same as that for an 8-bit data character operation.

Holding Register

The holding register consists of eight RS FF's, J200/201 through J214/215. Eight data bits are received in parallel format from output inverters I200 through I207 as gated to I208 through I215 by I253.

If the holding register is accepting 5-bit data characters, the 5-bit signal from I237 via I294 sets stage two of the register. If 6-bit data characters are received, the 6-bit signal from I217 via I295 sets stage two. The "1" output of I253 represents the NOT Select Output signal from the communications multiplexer and gates data from the output inverters to the holding register. The output of I246 is also applied to I276 and I277 which set or clear the Break FF J244/225.



NOTE: DASHED LINES BETWEEN COUNTS I AND 4 INDICATE COUNTER STARTING POINTS FOR DATA CHARACTERS LESS THAN 8-BITS IN LENGTH

6121/4

Figure 4-5. Send Unit Counter Timing Diagram (8 Bit Operation)

41612100 A

Shift Register

Outputs of the holding register FF's are gated to the serializing shift register (JK FF's K200/201 through K216/217) via inverters I216 through I230, which in turn receive the second even clock gating pulse from I248 (Figure 4-6). Since the first even clock pulse occurs before the first odd clock pulse, the second even clock pulse is gated through I247, forcing I248 to a "1" and thereby gating the character in the holding register to the serializing shift register. Since the first odd clock pulse sets FF K228/229 via I242 and I244, the gate at I245 is enabled and allows subsequent even clock pulses to pass through I246. For each stage in the holding register which was set, the corresponding stage in the shift register is forced to set via the corresponding output inverter when I246 is a "1".

The outputs of the even clock inverter, I241 and K228/229, provide the means by which data is gated through the serializing shift register to the send data line. The output of I246 provides the even clock trigger pulse for the first-stage counter FF, K220/221, and for the serializing shift register FF's.

The second even clock trigger pulse of I246 occurs after the transfer of data from the holding register to the shift register and the bits in each JK FF are simultaneously shifted to the next stage thereby sending one bit through the serializer circuits. Beginning with K200/201, the second even clock trigger pulse from I246 either sets or clears the FF which in turn becomes the input for the next stage. The third even clock trigger pulse either sets or clears the second stage. The process continues until each data bit in each stage of the serializing register is transferred to the succeeding stage. Providing Break FF J224/225 is clear, data bits are transferred to the data set via JK FF K216/217 and logic elements I278, I229, and S200. Indicator lamp L2 lights each time a data bit from K216/217 is gated through I296.

Request to Send Signal

The Send Unit generates the Request-to-Send signal and conditions the data set to transmit. During the transmission of the Request-to-Send signal, the data set transmits its Carrier signal. However, the generation of the Request-to-Send signal is directly controlled by FF J222/223 and is indirectly controlled by FF's J226/227 and J228/229.

During the half-duplex mode of operation, FF J222/223 is controlled by the Enable Character Request FF, J220/221. The Request-to-Send signal stays active as long as FF J220/221 is set. FF J220/221 is cleared by the logical "0" output of I288 or by a Master Clear signal via I260 and I261.





In the full-duplex mode of operation, the shorting block grounds the set input of FF J222/223, setting the FF. The set output enables I281, provided a Data Set Ready signal is received from the data set via R200 and I282. Therefore, the Request-to-Send signal is sent to the data set via S201 and remains on as long as J222/223 remains set.

Stop Pulse Generator

The stop pulse circuit generates any one of three signals following each serial data character: a 1-bit stop pulse, a 1.5-bit stop pulse, or a 2-bit stop pulse. A shorting block installed on the 9EQM printed circuit board prior to initial operation determines which of the three pulses will be generated. The even and odd clock pulses and the counter provide the inputs to I269, I270, or I271 which in turn are applied to I250. If the shorting block is inserted to obtain a 2-bit stop pulse, I271 becomes a "0" when K222 in the counter sets and when an even clock pulse from I241 is received. The "1" output of I250 is applied to the AND gate at I285 which becomes enabled at a count of 10 (K224/225 cleared, K226/227 set). When NAND gate I285 is enabled, the "0" output clears Start FF J216/217 and stops the clock and the counter.

Character Request/Restraint Signals

When the Send Unit receives an Enable or Disable Character Request control signal from the communications multiplexer, either I256 or I258 is forced to a "1". The particular Character Request signal is accompanied by the Select Input signal which forces I272 to a "1" which in turn is one of five signals required for enabling I255. If the Enable Character Request signal is received, I257 is forced to a "0" and FF J220/221 sets, providing one of the required inputs at I255. Since the Select Output signal is not present at I253, FF J218/219 does not set. However, the "0" output of I236 from the previous character clears FF J218/219 and applies a logical "1" to I255. The "1" from I242 forces I236 to a "1" and I268 transfers this "1" to I255, enabling its gate. The fifth input required by I255 is received from I267, and indicates whether a Restraint, Clear-to-Send, or Test signal is present at R202, R201, or I267, respectively.

If a shorting block is installed on the 9EQM printed circuit board to detect the reception of a Restraint signal at I289, the output of I266 is forced to a "1" even if a Clear-to-Send signal is received at R201. If the NOT Test Mode signal (a "1" from I262) is present at I267, NAND gate I255 becomes disabled, and the Character Request signal is not transferred to the communications multiplexer. Therefore, the Restraint signal prevents the Send Unit from requesting another data character from the computer for transmission to the data set. If the Restraint signal detection option is disabled, the gate at I266 is enabled, thereby allowing the Clear-to-Send signal which was received from the data set at R201 to force the output of I266 to a "0" and I267 to a "1". Therefore, the gate at I255 is enabled and the Character Request signal is sent to the communications multiplexer.

Either the disable Character Request or Master Clear signal received from the communications multiplexer at I258 or I260, respectively, may clear the Enable Character Request FF J220/221. The cleared state of J220/221 keeps I255 disabled and again prevents the transfer of the Character Request signal to the communications multiplexer.

Break Generator

When bit 10 of the Send Unit's input word is received as a "0" at I274 and is accompanied by a Select Output signal from the communications multiplexer at I253, NAND gate I276 is enabled, and the Break FF J224/225 sets. Therefore, the gate at I278 is disabled, and data cannot be transferred to the data set. Setting of the Break FF transfers a constant spacing signal to the data set via S200 (send data line).

A shorting block, inserted in the proper jacks on the 9EPM printed circuit board, enables or disables break circuit FF J224/225. In the Enable Break position, the Break FF is cleared by a "0" from the communications multiplexer in bit position 11 as received at 1275 in the Send Unit.

The Select Output signal from I253 enables NAND gate I277, and the Break FF clears. However, if the shorting block is inserted in the Disable Break position, I275 is forced to a "1" which is gated with I253, clearing the Break FF.

Master Clear Signal

When a Master Clear signal is received from the communications multiplexer at I260, I261 is forced to a "0" and provides the signal to accomplish the following logical operations:

- 1. Clears Enable Character Request FF J220/221.
- 2. Clears Start FF J216/217.
- 3. Clears Clock FF K218/219.
- 4. Indirectly clears J218/219 via I251 and I236, and indirectly clears J226/227 via I251 and I236.
- 5. Indirectly disables Character Request NAND gate (1255) via 1268.
- 6. Clears Request to Send FF J222/223.
- 7. Clears Break FF J224/225.

DJ143-A RECEIVE UNIT

After the proper exchange of signals (refer to Functional Description) between the communications multiplexer and the Receive Unit and between the Receive Unit and the data set, the Receive Unit may accept data from the data set. As soon as the logical "0" start pulse of the first data character is received at R100, the clock control and clock circuits are activated (see Figure 4-2).

Clock and Clock Control

Use the Receive Unit Functional Block Diagram (Figure 4-2) and the logic diagrams in Section 5 as aids to understanding the following logic discussion.

Like the Send Unit, the Receive Unit also uses a 9601 retriggerable monostable multivibrator as the source of clocking signals. The multivibrator requires four inputs for proper operation. Two of these inputs must be logical "1's" and, of the remaining two, one must be a logical "0". Initially, the output of I105 is a "1" but provides one of the required logical "0" inputs during start pulse time. Inverter I103 provides one of the required logical "1" inputs to the multivibrator during character reception time. The alternating output of I143 provides the second logical "0" input, and the second logical "1" input is supplied at pin 4. The external variable resistor (R1) and capacitor (C1 or C2) connected between pins 11 and 13 of the multivibrator determine the length of time that the logical "0" output of the clock is available at pin 6.

As soon as the Receive Unit detects the logical "0" start pulse from the data set via R100, I140 forces I141 to a "0" and I146 enables the gate at I105. The logical "0" output of I105 provides the initial pulse to start the multivibrator. The logical "1" output of I146 also conditions the gate at I100 in the clock control circuit. Because the output of the multivibrator at pin 6 is delayed by the external resistance and capacitance network connected between pins 11 and 13, capacitor C3 begins to charge when the signal at pin 6 becomes a "1". The output from pin 6 is also applied to I142. Logic elements I142 and I175 and capacitor C3 constitute a pulse forming network and produce a 1.5 μ sec pulse at the conclusion of the multivibrator's delay time. Therefore, the pulse output of I176 enables I100 in the clock control circuit. The "0" output of I100 sets the Start/Stop FF J100/101 which conditions I144 and also initiates the operation of a 1.5 μ sec delay developed by capacitor C7 connected to I170. The set output of the Start/Stop FF is also applied to I144 and I173. The network of I173, I174, and FF I101/ 102 is used to ensure that the even clock pulses occur at the midpoint of each bit period. When capacitor C7 is fully charged, I144 becomes a "1", enabling the gate at I143. The "0" output of I143 (the trailing edge of a positive pulse) again completes the triggering requirements of the multivibrator at pin 1, thereby causing it to recycle each time I104 produces a logical "0" pulse (Figure 4-7).

REC DATA	START PULSE BIT O F BIT I BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 STOP PULSE
1105	
9601 CLOCK	
1175	
1142	
1100	
JIOO START (Clock Control) II70	
1144	
1104	
I143	
K100	
1106	
II63-ODD CLOCK	
1107	
II62-EVEN CLOCK	
KI2O COUNTER (Stage I)	
KI22 (STAGE 2)	
KI24 (Stage 3)	
K126 (STAGE 4)	
II27 SHIFT PULSE	
JII8 CHARACTER READY	612//6

.

DIAGRAMS

GENERAL

This section contains a table of terms and the logic diagrams for the card assemblies used in the CA. Table 5-1 is included to aid maintenance personnel in locating logic elements on the logic diagrams and physically within the unit. Wherever possible, the table includes a definition of the signal associated with each term.

1873 1874 1875 173 1875 0 174 1875 0 175 1875 0 1875 0 1875 0 1875	TERM	SHEET OR PAGE	LOCATION	DEFINITION	TERM	SHEET OR PAGE	LOCATION	DEFINITION
1000 1000 1000 1000 1000 1000 1000 100	1087 1089	PAGE 5-9 5-7	51 42		1173 1174	5-9 5-9	61 53	
1094 6-7 31 117 6-7 12 1094 5-7 32 117 5-7 12 1095 5-7 32 117 5-7 12 1095 5-7 32 3-1 3-1 3-1 1095 5-7 32 3-1 3-1 3-1 1095 5-7 32 3-1 3-1 3-1 1095 5-7 32 3-1 3-1 3-1 1095 5-7 43 3-1 3-1 3-1 1095 5-7 43 3-1 3-1 3-1 3-1 1005 5-7 43 3-1 3-1 3-1 3-1 1005 5-7 43 3-1 3-1 3-1 3-1 1006 5-7 43 3-1 3-1 3-1 3-1 1006 5-7 5-3 3-1 3-1 3-1 3-1 1006 5-7 5-7 5-7 5-7 5-7 5-7 5-7 5-7 5-7 5-	1090	5-7	82 31		1175	5-9	61	
1064 3-7 3-1 110 5-7 12 1064 5-5 33 110 5-7 12 6-ht signal Receive Unit 1085 5-7 12 110 5-7 12 6-ht signal Receive Unit 1085 5-7 12 110 5-7 12 7-ht signal Receive Unit 1085 5-7 12 110 5-6 44 7-ht signal Receive Unit 1085 5-7 12 110 5-6 44 7-ht signal Receive Unit 1085 5-7 12 110 5-6 44 7-ht signal Receive Unit 1085 5-7 12 110 5-6 44 7-ht signal Receive Unit 1085 5-7 12 110 5-6 44 7-ht signal Receive Unit 1105 5-7 12 110 5-7 12 7-ht signal Receive Unit 1105 5-7 12 110 5-7 12 7-ht signal Receive Unit 1105 5-7 12 110 5-7 12 7-ht signal Receive Unit	1093	5-7	31		1176 1177	5-9 5-7	52 22	
1009 5-0 32 9-bit signal Receive Unit 9-bit signal Receive Unit 1009 5-7 32 9-bit signal Receive Unit 7-bit signal Receive Unit 1009 5-7 11 110 5-7 12 1009 5-7 11 110 5-7 12 1009 5-7 43 9-bit signal Receive Unit 7-bit signal Receive Unit 1010 5-7 63 110 5-7 12 1010 5-7 63 110 5-7 63 1010 5-7 63 110 5-7 63 1010 5-7 63 110 5-7 63 1010 5-7 63 110 5-7 63 1010 5-7 63 110 5-7 63 1011 5-6 64 110 5-7 63 1111 5-6 64 110 5-7 63 1111 5-6 64 110	1094	5-7	31 51		1178	5-7	12	
$ \begin{array}{c} 1000 \\ 1$	1095	5-9	32		1179	5-9 5-0	42	8-bit signal Receive Unit
1000 5-7 11 11 7-bit signal Reserve Unit 1009 5-7 11 1155 5-7 12 1009 5-7 22 1166 5-7 12 1001 5-7 43 1166 5-6 43 1001 5-7 43 1166 5-6 43 1003 5-6 63 1180 5-6 43 1004 5-6 63 1180 5-6 43 1005 5-6 63 1180 5-7 63 1006 5-6 63 1103 5-7 64 1106 5-6 63 1103 5-7 64 1105 5-7 12 Not Input Acknowlodge 1166 1106 5-8 33 1166 5-7 32 1108 5-7 12 Not Date Bit 7 Not Date Bit 7 1111 5-6 12 Not Date Bit 7 Not Date Bit 7	1097	5-9	52		1180	5-9	41	6-bit signal Receive Unit
1000 99 5-7 22 13 100 15 100	1098	5-7	52		I182	5-9	41	7-bit signal Receive Unit
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1098	5-7	11		1183	5-7 5-7	12	
100 5-7 63 168 169 163 164 100 5-6 63 100 5-9 63 1010 5-6 63 100 5-9 63 1010 5-6 63 100 5-7 63 1010 5-7 63 100 5-7 63 1010 5-7 63 100 5-7 63 1010 5-7 63 1100 5-7 63 1111 5-9 23 1107 5-7 63 1113 5-9 23 1107 5-7 63 1113 5-9 23 1107 5-7 63 1113 5-9 23 1100 5-1 100 5-1 1113 5-9 23 100 5-11 21 Not Date Bit 5 1113 5-9 120 5-11 02 Not Date Bit 1 1113 5-7 13	1099	5-7	22		1185	5-7	12	
100. 5-9 63 1188 5-9 41 1104 5-9 63 1100 5-9 643 1104 5-9 63 1100 5-7 63 1105 5-9 63 1100 5-7 63 1106 5-9 63 1100 5-7 63 1106 5-9 63 1100 5-7 63 1100 5-9 63 1100 5-7 63 1100 5-9 33 1100 5-7 63 1111 5-9 23 1100 5-7 52 1111 5-9 23 1100 5-1 21 Not Data Bit 5 1111 5-9 12 1100 5-1 12 Not Data Bit 5 1113 5-9 12 1100 5-1 12 Not Data Bit 5 1113 5-9 12 1100 5-11 12 Not Data Bit 5 1134 5-9 12 1100 1100 1100 1100 1134 <td>1100</td> <td>5-7</td> <td>43</td> <td></td> <td>I186</td> <td>5-9</td> <td>43</td> <td></td>	1100	5-7	43		I186	5-9	43	
1004 5-0 43 10104 5-0 63 10105 5-0 63 10106 5-0 63 10107 5-0 63 10108 5-0 63 10108 5-0 63 10108 5-0 63 10108 5-0 63 10108 5-0 63 10108 5-0 33 10108 5-0 22 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-0 23 1111 5-1 2	I101	5-9	63 63		I187	5-9	41	
1104 5-0 62 1102 1103 103 5-7 63 1105 5-0 63 1133 5-7 63 1134 5-7 63 1106 5-0 33 1144 5-7 62 1133 5-7 63 1106 5-0 33 1147 5-7 52 1148 5-7 32 1111 5-0 22 1148 5-7 32 1148 5-7 32 1113 5-0 22 1149 5-11 21 Not Data Bit 7 1149 1114 5-0 12 1100 5-11 21 Not Data Bit 3 114 1115 5-0 12 1100 5-11 21 Not Data Bit 3 114 1116 5-0 12 Not Data Bit 4 104 114 104 114 1121 5-0 13 1206 6-11 02 Not Data Bit 4 104 1122 5-0 13 1206 6-11 02 Not Data Bit 4 104	1102	5-9	63		I189	5-9	43	
1100 1007 5-9 33 63 100 Not Input Acknowledge Not Input Acknowledge 1100 5-9 333 64 1193 5-7 32 63 1194 Not Input Acknowledge 1111 5-9 333 1196 5-7 1193 3-7 32 124 1196 5-7 32 124 1197 5-7 42 124 1199 5-7 42 124 1199 5-7 42 124 1199 Not Data Bit 5 124 1199 Not Data Bit 5 124 1199 124 1199 <td>1104</td> <td>5-9</td> <td>62</td> <td></td> <td>1190 1191</td> <td>5-9</td> <td>43</td> <td></td>	1104	5-9	62		1190 1191	5-9	43	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1105	5-9	62		1192	5-7	63	Not Input Acknowledge
1108 3-5 3-3 1106 5-7 52 1100 5-6 33 1196 6-7 52 1111 5-6 32 1197 5-7 52 1113 5-6 22 1139 5-7 52 1113 5-6 22 1139 5-7 52 1114 5-6 22 1139 5-7 52 1115 5-6 22 120 5-11 21 Not Data Bit 7 1116 5-7 03 1206 5-11 02 Not Data Bit 2 100 1121 5-6 03 1206 5-11 02 Not Data Bit 1 10 1122 5-6 03 1206 5-11 02 Not Data Bit 1 10 1123 5-7 62 1209 5-11 11 Data Bit 2 10 1124 5-6 03 1216 5-11 11 Data Bit 3 10 1124 5-7 121 11 11 Data Bit 3 11 11	1107	5-9	62		1193	5-7	23	
1110 5-0 33 1196 5-7 22 1111 5-0 22 1198 5-7 32 1114 5-0 22 1198 5-7 32 1115 5-0 22 1198 5-7 32 1116 5-0 22 100 5-11 21 Not Data Bit 5 1116 5-0 12 100 5-11 21 Not Data Bit 5 1116 5-0 12 100 5-11 21 Not Data Bit 6 1120 5-0 03 120 5-11 02 Not Data Bit 1 1121 5-0 03 1206 5-11 02 Not Data Bit 0 1123 5-0 03 1206 5-11 02 Not Data Bit 0 1123 5-0 03 1206 5-11 02 Not Data Bit 0 1124 5-0 03 1216 5-11 03 0 1124 5-0	1108 1109	5-9	33		1195	5-7	32	
1111 1113 1114 1114 1115 1115 1115 1116 1116 1116 1116 1116 1116 1116 1116 1116 1116 1116 1117 1118 11118 111118 111118 111118 111111111111111111111111111111111111	I1105 I110	5-9	33		1196	5-7	22	
	I111	5-9	33		1197	5-7	52	
11145-92212005-1121Not Data Bit 711165-81212025-1121Not Data Bit 511165-81212025-1121Not Data Bit 511165-81212025-1121Not Data Bit 511205-9031205-1102Not Data Bit 411215-9031205-1102Not Data Bit 711215-9031205-1102Not Data Bit 711215-9031205-1102Not Data Bit 711225-9031205-1102Not Data Bit 711235-9031205-1102Not Data Bit 711245-9031205-1102Not Data Bit 711255-9021205-1102Not Data Bit 711245-9031205-1110Data Bit 611255-91205-1111Data Bit 611265-7021215-11101Data Bit 111335-7221215-1331NOT 7-bit signal11345-7121215-1331NOT 7-bit signal11355-7521225-133112111365-7521225-133112111375-7221225-1331121	1112 1113	5-9	22		1199	5-7	32	
	I114	5-9	22		1200	5-11	21	Not Data Bit 7
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1115	5-9	12		1201	5-11	21	Not Data Bit 6
	1117	5-9	12		1202	5-11	21 21	Not Data Bit 5 Not Data Bit 4
11205-9031205-1102Not Data Bit 211215-90312065-1102Not Data Bit 211225-90312065-1102Not Data Bit 611235-90312065-1102Not Data Bit 611245-95212065-1111Data Bit 611245-95212105-1111Data Bit 611265-76112105-1111Data Bit 411285-76312155-1112Data Bit 311305-76312155-1112Data Bit 011315-72112165-1311Data Bit 011335-72112175-1331NOT 6-bit signal11355-71112205-1331NOT 7-bit signal11355-71112245-1331NOT 7-bit signal11365-71112245-1331NOT 7-bit signal11365-71112245-1331NOT 7-bit signal11365-71212245-1331NOT 7-bit signal11375-752Not Select Input12265-133111385-71112265-1331NOT 7-bit signal11365-71212335-1331NOT 7-bit signal11445-752124 </td <td>I118</td> <td>5-9</td> <td></td> <td></td> <td>1200</td> <td>5-11</td> <td>02</td> <td>Not Data Bit 3</td>	I118	5-9			1200	5-11	02	Not Data Bit 3
1121 5-9 03 122 5-9 03 120 $5-11$ 41 Data Bit 0 1123 5-9 03 1200 5-11 41 Data Bit 7 1124 5-9 03 1200 5-11 41 Data Bit 6 1126 5-9 42 1210 5-11 11 Data Bit 7 1127 5-7 61 1210 5-11 12 Data Bit 7 1128 5-7 23 1215 5-11 12 Data Bit 7 1130 5-7 63 1216 5-11 10 Data Bit 0 1131 5-7 63 1216 5-11 Data Bit 0 Data Bit 0 1131 5-7 11 1216 5-13 10 Data Bit 0 Data Bit 0 1133 5-7 11 1220 5-13 10 Data Bit 0 Data Bit 0 1134 5-7 52 1216 5-13 10 Data Bit 0 Data Bit 0 1135 5-7 51 1220 5-11 <td>I113 I120</td> <td>5-9</td> <td>03</td> <td></td> <td>1205</td> <td>5-11</td> <td>02</td> <td>Not Data Bit 2 Not Data Bit 1</td>	I113 I120	5-9	03		1205	5-11	02	Not Data Bit 2 Not Data Bit 1
11265-66312085-1141Data Bit 711245-66312095-1141Data Bit 711265-94212115-1131Data Bit 611275-76112115-1131Data Bit 411285-76312115-1112Data Bit 111295-76312145-1110Data Bit 111305-76312145-1101Data Bit 111315-72112155-1101Data Bit 111325-72212185-1331NOT 6-bit signal11335-72112265-13511111365-73112225-135111385-75412285-11515111395-73412285-135111445-74412365212311445-74412365-141111445-75412285-111111445-7541235-135211445-7541235-141411445-75412285-111111445-7541235-141411445-754123545411445-754123545411445-754	I121	5-9	03		1200	5-11	02	Not Data Bit 0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1122	5-9	03		1208	5-11	41	Data Bit 7 Data Bit 6
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1124	5-9	52		1209	5-11	31	Data Bit 5
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1125	5-9	32 42		1211	5-11	31	Data Bit 4
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1127	5-7	61		1212	5-11		Data Bit 3 Data Bit 2
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I128	5-7	23 63		1213	5-11	01	Data Bit 1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1130	5-7	63		1215	5-11	01	Data Bit 0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I131	5-7	21		1216	5-13	31	NOT 6-bit signal
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1132	5-7	22		1218	5-11	51	NOT 7- bit signal
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	I134	5-7	21		1219	5-13		NOI 7-bit signal
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1135	5-7	31		1221	5-13	51	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1137	5-7	52	Not Select Input	1222	5-11	31	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1138	5-7	62 34		1224	5-11	22	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1140	5-7	44		1225	5-13	3 51	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	I141	5-7	44		1220	5-13	31	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1142 1143	5-9	42		1228	5-11		Sand Data to Receive Unit
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1144	5-7	42		1229	5-11		Send Data to Receive ont
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1145 1146	5-7	34		1231	5-11	1 43	NOT Test Mode
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1147	5-9	42		1232	5-13	3 52	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1148	5-9	52	Character Ready signal (Bit 11)	1234	5-13	3 60	
11515-751Break Signal (Bit 8)12375-1331NOT 5-bit signal11525-76312385-135012385-13500dd clock Send Unit11545-924Data Bit 712395-13300dd clock Send Unit11555-924Data Bit 512405-1330Even clock Send Unit11555-924Data Bit 512415-1330Even clock Send Unit11575-924Data Bit 312435-135211585-914Data Bit 312445-133111595-914Data Bit 112455-132011615-914Data Bit 012465-1322Counter trigger; gate shift register, to serializer11625-952Even Clock Receive Unit12475-13505011635-952Odd Clock Receive Unit12475-13505011645-9415-bit signal Receive Unit12485-1322Counter trigger; gate shift register11635-76112505-136112505-136111695-73412515-113312525-134311705-74242445-13435011725-742445-13435051	1150	5-7	51	Character Lost signal (Bit 9)	1235	5-1	3 5 2	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I151	5-7	51	Break Signal (Bit 8)	1230	5-1	3 31	NOT 5-bit signal
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1152 1153 1154	5-9	41 24	Data Bit 7	1238 1239	5-1 5-1	3 50 3 30	Odd clock Send Unit
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1155	5-9	24	Data Bit 6 Data Bit 5	1240 1241	5-1 5-1	3 50 3 30	Even clock Send Unit
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1156	5-9	24	Data Bit 4	1242	5-1	3 21	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1158	5-9	14	Data Bit 3	1243	5-1	3 52 3 31	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1159 1160	5-9		Data Bit 2 Data Bit 1	1245	5-1	3 20	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	I161	5-8	14	Data Bit 0	1246	5-1	3 22	to serializer
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1162	5-9	52	Odd Clock Receive Unit	1247	5-1	3 50	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1164	5-9	41	5-bit signal Receive Unit	1248	5-1	$3 \\ 3 \\ 62$	Gate holding register to Shift register
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I167	5-	7 52		1249	5-1	3 61	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I168 I169	5-	7 34		1251	5-1	1 33	
1171 1172 5-7 42 1254 5-13 43	1170	5-1	7 43		1252	5-1	3 42	Select Output
	1171	5-	7 42		1254	5-1	3 43	

TABLE 5-1. TABLE OF TERMS

.

41612100 A

5-2

TERM	SHEET OR PAGE	LOCATION	DEFINITION	TERM	SHEET OR PAGE	LOCATION	DEFINITION
1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1266 1266 1267 1268 1268 1270 1270	$\begin{array}{c} 5-13\\$	23 43 33 43 33 43 52 30 30 21 21 03 60 60 60	Character Request NOT Enable Character Request NOT Disable Character Request NOT Master Clear 1.0 unit stop pulse 1.5 unit stop pulse 2.0 unit stop pulse	J214 J215 J216 J217 J218 J229 J220 J221 J222 J223 J224 J226 J226 J227 J228 J228 J229	5-11 5-13 5-13 5-13 5-13 5-13 5-13 5-13 5-11 5-11 5-11 5-11 5-13 5-13 5-13 5-13 5-13 5-13	01 11 72 13 13 23 53 53 33 23 13 13 20 20	Send Unit holding register Send Unit holding register Start Clock control Stop Clock control Enable Character Request Full duplex Break FF
1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1285 1286 1287 1288 1289 1289	5-13 5-13 5-11 5-11 5-11 5-11 5-11 5-11 5-11 5-11 5-13	43 51 43 13 33 42 43 13 52 43 61 62 20 30 10 21 31	NOT Select Input NOT Bit 10 NOT Bit 11 NOT Enable Character Request to Rec Unit	K100 K101 K103 K104 K105 K106 K107 K108 K109 K110 K111 K112 K113 K114 K115 K116 K117	5-9 5-9	64 64 31 31 21 21 21 21 11 11 11 11 01 01 01 01	Receive Unit shift register Receive Unit shift register
1291 1292 1293 1294 1295 1296 1297 1298 J100	5-11 5-11 5-11 5-11 5-11 5-11 5-11 5-11 5-13 5-7	60 60 60 60 60 42 10 30 53	NOT 5-bit signal NOT 6-bit signal NOT 7-bit signal Start Clock Control	K200 K201 K202 K203 K204 K205 K206 K207 K208 K209	5-11 5-11 5-11 5-11 5-11 5-11 5-11 5-11 5-11	50 50 50 30 30 30 30 30 20	Send Unit shift register Send Unit shift register
J101 J102 J103 J104 J105 J106 J107 J108 J109 J110	5-7 5-9 5-9 5-9 5-9 5-9 5-9 5-9 5-9 5-9 5-9	53 34 34 23 23 23 23 23 13	Stop Clock Control Receive Unit holding register Receive Unit holding register	K120 K121 K122 K123 K124 K125 K126 K127	5-7 5-7 5-7 5-7 5-7 5-7 5-7 5-7 5-7	14 14 13 03 03 03 03 03	Receive Unit Shift register Receive Unit Counter Receive Unit Counter
J111 J112 J113 J114 J115 J116 J117 J118 J119 J120 J121 J122 J123	5-9 5-9 5-9 5-9 5-9 5-9 5-9 5-7 5-7 5-7 5-7 5-7 5-7 5-7	$ \begin{array}{r} 13 \\ 13 \\ 04 \\ 04 \\ 04 \\ 21 \\ 21 \\ 21 \\ 41 \\ 41 \\ 41 \\ 41 \\ 41 \end{array} $	Receive Unit holding register Receive Unit holding register Break FF Character Lost FF Break FF	K210 K211 K212 K213 K214 K215 K216 K217 K218 K219 K220 K221 K222	5-11 5-11 5-11 5-11 5-11 5-11 5-13 5-13 5-13 5-13 5-13 5-13	20 20 10 10 10 40 40 40 53 53 63	Send Unit shift register Send data Counter Counter
J200 J201 J202 J203 J204 J205 J206 J207 J208 J209 J210 J210 J211 J212 J213	$5-11 \\ $	41 51 41 32 32 32 32 32 22 12 22 12 22 01 11	Send Unit holding register Send Unit holding register	K223 K224 K225 K226 K227 K228 K229 R100 R101 R200 R201 R201 R202	5-13 5-13 5-13 5-13 5-13 5-13 5-13 5-13 5-7 5-7 5-7 5-711 5-13 5-13 5-13	63 73 73 73 73 32 32 64 64 63 41 41	Counter Counter Counter Counter Counter Received serial data Carrier on Data Set Ready Clear to Send Restraint

TABLE 5-1. TABLE OF TERMS (Cont'd)

TERM	SHEET OR PAGE	LOCATION	DEFINITION	TERM	SHEET OR PAGE	LOCATION	DEFINITION
S200 S201 S202	5-11 5-11 5-11	73 73 73	Send data Request to Send Data Terminal Ready	9601 9601	5-9 5-13	60 70	Receive Unit Clock Send Unit Clock

TABLE 5-1. TABLE OF TERMS (Cont'd)

41612100 A

ģ

•

KEY TO LOGIC SYMBOLS

Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building-block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In Control Data Corporation logic, two signals, a logical "0" and a logical "1" are the possible input or output conditions of a circuit. A circuit with an output of logical "0" is "low" or "off". A circuit with an output of logical "1" is "high" or "on". Direct current voltages of 0.0 \pm 0.5 volts and 5.0 \pm 0.5 volts correspond to logical "0" and logical "1", respectively, unless stated otherwise.

The symbols used on the logic diagrams in this section include NAND gates, NOR gates, capacitive delays, and RS and JK flip flops. In the logic diagrams, small circles are attached to the input and/or output leads of logic elements to denote the electrical conditions at the input and/or output terminals of a logic element. A circle at the input of an element indicates that a logical "0" input signal activates the function. A circle at the output of the activated element is a logical "0". Numbers are arbitrarily assigned to logic elements and denote the type of circuit, the term number, and the physical location of an integrated circuit on a printed circuit board.

Figure 1 illustrates two blank 30-pack printed circuit boards and the numbering system used for locating integrated circuits on a board. For example, if it is desirable to locate a logic element within a specific integrated circuit, it is necessary to know the type of printed circuit board on which the chip is mounted, the logic element number, and the location number. The inset next to view B in figure 1 indicates that the logic element, 1012, is contained within the integrated circuit occupying location number 22 on the printed circuit board.



RECEIVER/TRANSMITTER

Two symbols are used to identify receiver/transmitter circuits and are shown in figure 2. The symbol in view A identifies the Control Data Intebrid receiver/transmitter circuits commonly used at the computer/multiplexing equipment interface. These circuits function as differential amplifiers and convert bipolar signals to unipolar signals or unipolar to bipolar, depending upon the direction of data flow. The symbols in view B identify EIA standard RS-232 receiver/transmitter circuits commonly used at the communications adapter/data set or modem interface.



NAND/NOR GATE

The NAND gate (view A, figure 3) requires that all inputs be logical "1"s so that its output be a logical "0". A circle attached to the output lead denotes inversion of the gate's output with respect to its input. Outputs follow the pattern explained in the truth table next to views A and B of figure 3.

The NOR gate (view B, figure 3) also operates according to the pattern in the accompanying truth table. As opposed to the NAND gate, the inclusive NOR gate requires only one logical "0" input to become active.

View C lists the possible combinations or applications for a two-input AND/NAND gate or a two-input OR/NOR gate and its equivalent logic element variation.

(43)

B 1012

(40)

1032 836

832

INPUT A

с

VIEW A

VIEW B

VIEW C



٥

ò

0 0

ò

00



Figure 3. NAND/NOR Gate Symbols

EXTENDED INPUT

When another circuit is used to add inputs to a NAND gate or to a NOR gate, an extended input is used and connected as shown in figure 4.



Figure 4. Extended Input Symbols

EXCLUSIVE OR GATE

The exclusive OR gate (figure 5) does not invert and produces a high output if, and only if any one input is high and all other inputs are low.



Figure 5. Exclusive OR Symbol

MULTIVIBRATOR

The 9601 is a retriggerable monostable multivibrator usually used as an internal source of clocking pulses. To start the 9601, either pin 1 or pin 2 must change to a "0" and pins 3 and 4 must both be "1"s. The time period "T" on the waveshape is determined by R1 and C1 or R1 and C2.



Figure 6. Multivibrator Symbol

BISTABLE LATCH

The bistable latch is normally used as a temporary storage circuit for binary information and usually contains more than one latching circuit per integrated circuit chip. Information present at the data input is transferred to the set (Q) output when the clock input is "high". The Q output will follow the D input as long as the clock remains "high". When the clock changes to a "low", data is retained within the latch until the clock again becomes high.



Figure 7. Bistable Latch Symbol

RS FLIP-FLOP

The RS flip flop is used as a temporary storage device having two stable states: set and clear. The RS flip flop is usually composed of two NOR gates as shown in figure 8. Numbers within the gates are arbitrarily assigned, as they are for most other logic elements. A logical "0" is required to set or to clear the flip flop. When set, the set output of the flip flop is a logical "1".



Figure 8. RS Flip Flop Symbol

JK FLIP-FLOP

The JK flip flop is also a temporary storage device containing two separate flip flop sections based on the master-slave principle. A trigger or clock pulse controls the inputs to the master flip flop section and also regulates the state of the coupling transistors which in turn connect the master and slave sections. In a typical sequence of operation, master and slave sections are isolated from one another, J and K inputs are entered at the master section, gates at the J and K inputs are then disabled, and the information is then transferred from the master to the slave section. Note that logical "0"s can be used to force-set or to force-clear the slave section directly. Figure 9 illustrates the symbols used for the JK flip flop and figure 10 illustrates the functional block diagram of the JK.







Figure 10. Functional Representation for JK Flip Flop

DECODER

Decoders are used within the multiplexing equipment to convert a BCD character to a decimal output. The decoder consists of eight inverters and 10 four-input NAND gates. The inverters are connected in pairs to make the BCD input data available for decoding by the NAND gates. The decoder symbol and schedule of inputs and outputs are shown in figure 11.



Figure 11. Decoder Symbol

41612100 A



41612100 B

5-7



41612100 B

5-9





SECTION 6

MAINTENANCE

MAINTENANCE

GENERAL

This section contains the procedures necessary for maintaining the CA. Maintenance procedures for equipment with which the CA operates are contained in manuals listed in the Preface.

LOGIC LEVELS

Internal logic signal voltages of 0.0 ± 0.5 volts and $+5.0 \pm 0.5$ volts dc correspond to logical "0" and logical "1" respectively. External logic voltage levels between the CA and communications multiplexer are defined by logical "0" representing +0.5 volt dc or less and logical "1" representing +2.6 volts dc or more.

External voltage levels at the CA/data set interface representing serialized data are defined by a mark signal corresponding to -6 volts dc and a space signal corresponding to +6 volts dc. Signal ground is the reference potential for both signals. RS232-C line drivers and receivers are used at the CA/data set interface.

External voltage levels at the CA/data set interface representing control signals are defined as on (+6 vdc) and off (-6 vdc).

CAUTION

Since the units are very compact, the ± 5 -volt, ± 12 -volt power, and ground paths of the printed circuit foil are often separated by only 1/16th of an inch or less. Use care when connecting oscilloscope probes and especially the sync leads to the test points on the board.

PREVENTIVE MAINTENANCE

Generally, maintenance of the CA consists of replacement of any of the discrete components on any one of the four printed wiring boards or replacement of the complete printed wiring assembly, if an integrated circuit malfunctions. Replacement of individual integrated circuit chips on a printed wiring board is recommended only in cases of emergency at the field level. If it is necessary to troubleshoot a logic card assembly with an extender, use P/N 41527200.

41612100 A

Perform periodic maintenance on the CA as directed in Table 6-1 and accompanying instructions.

TABLE 6-1. PERIODIC MAINTENANCE CHART

Level 1

Monthly, or every 500 hours

Lev	rel	Item	Maintenance Action
1	2		
X		1.1	Check the clock adjustments on the send and receive units.

PREVENTIVE MAINTENANCE PROCEDURE

1.1 Clock Adjustments

Follow the procedure outlined in Section 3, Installation and Checkout.

SECTION 7

MAINTENANCE AIDS

MAINTENANCE AIDS

GENERAL

This section contains information on the repair of the printed circuit board. A list of pin assignments for the CA printed circuit board/communications multiplexer connector interface is found in Table 7-1. Figure 7-1 illustrates the physical pin connections to and electrical schematics of the various types of integrated circuits used in the CAs. Tables 7-2 and 7-3 are included as aids to maintenance personnel and provide information related to the interconnections between CA connectors, and connections between the CA and data set.

PRINTED CIRCUIT BOARD REPAIR

The maintenance and repair of 30-pak assemblies includes removing and replacing integrated circuits, cutting copper foil conductors to facilitate wiring changes, and adding discrete wires and components.

Usually, failure analysis is effective only when the defective circuits are received in an "as-failed" condition. Therefore, the following general precautions are given to minimize further damage to either the printed circuit board or any component (integrated circuit or discrete component) on the board.

- 1. Refrain from multiple bending of component leads. A lead may break off after being bent only a few times.
- 2. To avoid damage to the substrate of an integrated circuit chip; do not twist its leads.
- 3. Heat application from a soldering iron must not exceed five seconds. Excessive heat damages and shortens the life of components and loosens the copper foil from the printed circuit boards.

REMOVAL OF INTEGRATED CIRCUITS

- Heat the solder connections on the back side of the board with a miniature soldering iron. Use a slight rocking motion to help spread the heat. Solder will flow in about two seconds. Immediately withdraw melted solder from the connection with the "solder sucker". Repeat this procedure for all connections.
- 2. Using an Exacto knife, loosen the wire leads on the chip from the holes. If some of the leads do not come free of the holes, it may be necessary to remove solder

7-1

from the front side of the board also. Carefully lift integrated circuit chip from board.

3. Remove excess solder and clean the board with a soft bristle brush and a solvent, preferably trichloroethylene.

REPLACEMENT OF INTEGRATED CIRCUITS

- 1. Correctly position a new integrated circuit on the board. Using the miniature soldering iron, solder the two end pins of the circuit to the board (typically pins 1 and 8). Make sure solder does not flow above the first bend of the circuit pin.
- 2. Solder the remaining pins to the board, using the crochet hook to press the pins down while being soldered.
- 3. Clean the board and inspect all solder joints.

CUTTING COPPER FOIL CONDUCTORS

- Using an Exacto knife, cut the copper foil in two places, approximately 1/32" apart.
- 2. Peel off the copper strip between the two knife cuts. It is not necessary to remove the entire copper strip.

ADDING DISCRETE WIRES

A maximum of 20 discrete wires is permissable on all types of 30 PAKS. Number 30 solid insulated wire with approximately 1/8'' of insulation removed at each end is preferred.

A tinned wire may be soldered to the pad on a printed circuit board or to an integrated circuit pin, but not to the very thin copper foil paths. It is not necessary to twist the wire around the pin of the integrated circuit before soldering.

A discrete wire may be soldered to a lifted integrated circuit pin also. This is done only when the integrated circuit lead is disconnected from the pad, bent parallel to the surface of the board and cut off, leaving a 1/8" stub. The wire is held against the stub of the pin and soldered. This type of joint must be insulated with a plastic sleeve or equivalent insulator.

	Recei	ve Unit/CM*			Send Unit/CM*
Board	Pin	Signal or Function	Board	Pin	Signal or Function
9ESM	A3	Bit 0 Data	9EPM	A3	Bit 0 Data
9ESM	A4	Bit 1 Data	9EPM	A4	Bit 1 Data
9ESM	A 5	Bit 2 Data	9EPM	A5	Bit 2 Data
9ESM	A 6	Bit 3 Data	9EPM	A6	Bit 3 Data
9ESM	Α7	Bit 4 Data	9EPM	A7	Bit 4 Data
9ESM	A8	Bit 5 Data	9ЕРМ	A8	Bit 5 Data
9ESM	A9	Bit 6 Data	9ЕРМ	A9	Bit 6 Data
9ESM	A10	Bit 7 Data	9ЕРМ	A10	Bit 7 Data
9ERM	A11	Bit 8 Break	9EPM	A11	Bit 8 Not assigned
9ERM	A12	Bit 9 Character Lost	9EPM	A12	Bit 9 Not assigned
9ERM	A14	Bit 11 Character Ready	9EPM	A13	Bit 10 Set Break
9ERM	A15	**Select Input	9EPM	A14	Bit 11 Clear Break
9ERM	A16	**Input Acknowledge	9EQM	A13	Bit 10 Character Request
9ERM	A20	**Master Clear	9EQM	A15	**Select Input
			9EQM	A17	**Select Output
			9EQM	A18	**Enable Character Request
			9EQM	A19	**Disable Character Request
			9EQM	A20	**Master Clear

TABLE 7-1. CA/CM INTERFACE PIN ASSIGNMENTS

*CM-communications multiplexer **Control signal

41612100 A

7-3

TABLE 7-2. CA CONNECTOR INTERCONNECTIONS VIA COMMUNICATIONS MULTIPLEXER BACK PANEL

9EPM Pin	To ^{9EQM} Pin	9ERM Pin T	o 9ESM Pin	9EPM T Pin T	o 9ERM Pin	9EQM Pin To	9ESM Pin
В3	B3	В3	B3	A21	A21	A21	A 21
В4	В4	В4	В4	A22	A22	A 22	A 22
В5	В5	В2	В5	A23	A23	A23	A 23
B6	В6	В6	В6	A24	A24	A24	A24
В7	B7	В7	В7	A25	A25	A25	A25
B8	В8	B8	B8	A26	A26	A26	A26
B9	В9	В9	В9				
B10	B10	B10	B10				
B11	B11	B11	B11				
B12	B12	B12	B12				
B13	B13	B13	B13				
B14	B14	B14	B14				
B15	B15	B15	B15				
B16	B16	B16	B16				
B17	B17	B17	B17				
B18	B18	B18	B18				
B19	B19	B19	B19				
B20	B20	B20	B20				
1		1		1			

TABLE 7-3. CA/DATA SET INTERFACE CONNECTIONS

Board	Pin	Signal or Function	Data Set or RS 232-C Connector Pin	CCITT Circuit Number
		Frame Ground*	1	101
9EPM	A29	Transmitted data	2	103
9ERM	A27	Received data	3	104
9EPM	A28	Request to Send	4	105
9EQM	B17	Clear to Send	5	106
9EPM	A27	Data Set Ready	6	107
9ERM	B28	Signal Ground	7	102
9ERM	A28	Carrier On	8	109
9EOM	[.] B18	Restraint	17	None
9EPM	B27	Data Terminal Ready	20	108/1 or 108/2**

*Part of chassis assembly wiring

****No** exact equivalent due to options available



SNI5 832 DUAL 4-INPUT NAND/NOR BUFFER







SNI5 833 DUAL 4-INPUT EXPANDER

6121/8

Figure 7-1. Integrated Circuit Schematics and Pin Connections (Sheet 1 of 5)





LOGIC

				TRUTH TABLES				
		F	2-S	MODE			I-К I	MODE
	t	'n		†n+1		t	n	t _{n+1}
S ₁	S ₂	CI	C ₂	Q		S	C,	Q
0	X	0	X	Qn		0	0	Qn
0	X	Х	0	Qn		0	1	0
X	0	0	X	Qn	3	l	0	1
X	0	Х	0	Qn		1	1	Qn
0	Х	Ι	1	0				
X	0	1	1	0				
		0	X	1				
		Х	0	1				
1				Indeterminate				

NOTES: I. tn = BIT TIME BEFORE CLOCK PULSE

- 2. t_{n+1} = BIT TIME AFTER CLOCK PULSE
 - 3. X INDICATES THAT EITHER A LOGICAL I OR A LOGICAL O MAY BE PRESENT
 - 4. LOGICAL I IS MORE POSITIVE THAN LOGICAL O
 - 5. FOR OPERATION IN THE J-K MODE CONNECT
 - S_2 TO \overline{Q} AND C_2 TO Q

14 [13] **II** 0 8 12 9 NC 7 6 2 3 4 5 Т GND NC-No internal connection POSITIVE LOGIC LOW INPUT TO SD SETS Q TO LOGICAL I

SNI5 845 FLIP-FLOP WITH SET AND CLEAR

6121/9





SNI5 846 QUADRUPLE 2-INPUT NAND/NOR GATE



TF	RUTH TAE	BLE
1	'n	tn+i
J	ĸ	Q
0	0	Qn
0	1	0
I	0	I
1		Qn

NOTES: I. tn = BIT TIME BEFORE CLOCK PULSE 2. tn+1 = BIT TIME AFTER CLOCK PULSE

SNI5 8099 DUAL J-K MASTER-SLAVE FLIP-FLOP WITH COMMON CLEAR AND COMMON CLOCK

6121/10

Figure 7-1. Integrated Circuit Schematics and Pin Connections (Sheet 3 of 5)

41612100 A

.

7-7







MC 1489 QADRUPLE 2-INPUT LINE RECEIVER

6121/11



41612100 A

.



SNI5 836 HEX INVERTERS



9601 MONOSTABLE MULTIVIBRATOR

Figure 7-1. Integrated Circuit Schematics and Pin Connections (Sheet 5 of 5)

SECTION 8

PARTS DATA

PARTS DATA

TABLE 8-1.]	REPLACEABLE	PARTS
--------------	-------------	-------

Part No.	Description	Units Per Assembly
41523800	Card assembly, type 9EPM (Send unit 1-1/2 of	_
51577600	Integrated circuit chip type SN15832	
51654400	Integrated circuit, chip type SN15052	ວ
51577800	Integrated circuit, chip type SN15850	
94825007	Integrated circuit, chip type SN15044	
51577900	Integrated circuit, chip type SN15045	
36186400	Integrated circuit, chip type SN15646	12
36186500	Integrated circuit, chip type MC1400	
36189300	Integrated circuit, chip type MC1489	
36185600	Lamp no 683 (12)	4
36143002	Leng lamp, red (for I_2)	
36143001	Socket lamp (for L2)	
24504382	Capacitor fixed 10 uf $\pm 20\%$ 20 ude (C1 C2 C0)	
24504305	Capacitor, fixed, 10 at $\pm 20\%$, 20 vac (C1, C8, C9) Capacitor fixed 0.01 uf $\pm 20\%$ 35 vdc (C2, C7)	3 6
24505231	Capacitor, fixed, 1.5 uf $\pm 10\%$, 35 vdc (C13)	0
24500070	$\begin{array}{c} \text{Cupacitor, fixed, 1.5 of 110\%, 55 vac (C15)} \\ \text{Besistor fixed 2K obms \pm 5\%, 1/4 \text{ watt (P1)} \end{array}$	
36178800	Block shorting (EN BRK/DIS BRK HDX/EDX)	
	block, shorting (EN BRR/DIS BRR, IIDA/FDA)	2
41524201	Card assembly, type 9EQM (Send Unit 2-1/2 of	
	DJ142-A)	1
51577600	Integrated circuit, chip type SN15832	6
51577700	Integrated circuit, chip type SN15833	3
51654400	Integrated circuit, chip type SN15836	3
51577800	Integrated circuit, chip type SN15844	1
94825007	Integrated circuit, chip type SN15845	4
51577900	Integrated circuit, chip type SN15846	8
36186500	Integrated circuit, chip type MC1489	1
84746500	Integrated circuit, chip type SN7473	1
51518600	Integrated circuit, chip type 9601	1
24504382	Capacitor, fixed, 10 uf $\pm 20\%$, 20 vdc (C1)	1
92496227	Capacitor, fixed, 0.01 uf $\pm 20\%$, 35 vdc (C2-C5)	4
36137625	Capacitor, fixed, 1200 pf ±10%, 100 vdc (C8, C12)	2
24504317	Capacitor, fixed, 0.1 uf $\pm 20\%$, 35 vdc (C9)	1
24521127	Capacitor, fixed, $0.15 \text{ uf} \pm 5\%$, 100 vdc (C10)	1
24505231	Capacitor, fixed, 1.5 uf ±10%, 35 vdc (C11)	1
24516134	Capacitor, fixed, 2000 pf $\pm 10\%$, 50 vdc (C13)	1
24500070	Resistor, fixed, 2K ohms $\pm 5\%$, 1/4 watt (R1)	1
24503614	Resistor, variable, wire wound, 50K ohms, 1 watt	
94500074	(R2-Clock)	1
24000074	Resistor, fixed, 3K ohms, 1/4 watt (R3)	1
41347800	Switch, toggle, SPST (SW1)	1
20118800	Block, shorting (P1/P2, 1SP/1.5SP/2SP, 5 bit/	
	$\sigma DIT/7 DIT/8 DIT, EN/DIS)$	4
41523300	Card assembly, type 9ERM (Receive Unit 1-1/2 of DJ143-A	

41612100 C

2.6.5

TABLE 8-1.	REPLACEABLE PARTS	(Cont'd)
------------	-------------------	----------

	Part No.	Description	Units Per Assembly
	51577600	Integrated circuit, chip type SN15832	7
	51654400	Integrated circuit, chip type SN15836	3
	51577800	Integrated circuit, chip type SN15844	1
	94825007	Integrated circuit, chip type SN15845	2
	51577900	Integrated circuit, chip type SN15846	7
	36186300	Integrated circuit, chip type MC858	1
1	36186500	Integrated circuit, chip type MC1489	1
	84786500	Integrated circuit, chip type SN7473	1
	36185600	Lamp, no. 683 (L1)	1
	36143002	Lens, lamp, red (for L1)	1
	36143001	Socket, lamp (for L1)	1
	24504382	Capacitor, fixed, 10 uf $\pm 20\%$, 20 vdc (C1)	1
1	92496227	Capacitor, fixed, 0.01 uf ±20%, 35 vdc (C2-C5)	4
	24504317	Capacitor, fixed, 0.1 uf $\pm 20\%$, 35 vdc (C6)	1
	36137625	Capacitor, fixed, 1200 pf ±10%, 100 vdc (C7)	1
	24516134	Capacitor, fixed, 2000 pf $\pm 10\%$, 50 vdc (C8)	1
	24516127	Capacitor, fixed, 470 pf ±10%, 50 vdc (C9,C10)	2
	41347800	Switch, toggle, SPST (SW1, SW2)	2
	41524401	Card assembly, type 9ESM (Receive Unit 2-1/2 of DJ143-A)	1
	51577600	Integrated circuit, chip type SN15832	2
	51654400	Integrated circuit, chip type SN15836	3
	51577800	Integrated circuit, chip type SN15844	1
	94825007	Integrated circuit, chip type SN15845	1
	51577900	Integrated circuit, chip type SN15846	12
	36186300	Integrated circuit, chip type MC858	2
	36189300	Integrated circuit, chip type SN8099	4
_	51518600	Integrated circuit, chip type 9601	1
	24521127	Capacitor, fixed, 0.15 uf \pm 5%, 100 vdc (C1-Clock)	1
-	24505231	Capacitor, fixed, $1.5 \text{ uf } \pm 10\%$, 35 vdc (C2-Clock)	1
	36137625	Capacitor, fixed, 1200 pf ±10%, 100 vdc (C3)	1
	36137626	Capacitor, fixed, 1500 pf ±10%, 100 vdc (C4,C5)	2
1	31637614	Capacitor, fixed, 150 pf $\pm 10\%$, 20 vdc (C6)	1 .
	24504382	Capacitor, fixed, 10 uf $\pm 20\%$, 20 vdc (C7)	1
	92496227	Capacitor, fixed, 0.01 uf $\pm 20\%$, 35 vdc (C8-C12)	5
	24503614	Resistor, variable, wire wound, 50K ohms, 1 watt (R1-Clock)	1
	24500074	Resistor, fixed, $3K$ ohms, $1/4$ watt (R2)	1
	24500070	Resistor, fixed, 2K ohms, 1/4 watt (R3,R4)	2
	36178800	Block, shorting $(P1/P2, 5 \text{ bit}/6 \text{ bit}/7 \text{ bit}/8 \text{ bit})$	2

41612100 D

.

12

8-2

SECTION 9

WIRE LISTS

(Refer to Table 7-2 for information on this section.)

SECTION 10

EQUATION SUMMARY

Not applicable to this equipment

.

COMMENT SHEET

|--|

ADAPTERS Customer Engineering Manual

PUBLICATION NO. 41612100 REVISION F

FROM:

BUSINESS

NAME: ____

COMMENTS:

CUT ALONG LINE

PRINTED IN U.S.A

AA3419 REV. 11/69

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.





CUT OUT FOR USE AS LOOSE -LEAF BINDER TITLE TAB



8100 34th AVE. SO., MINNEAPOLIS, MINN. 55440

PRINTED IN U.S.A.