

CDC[®] ASYNCHRONOUS COMMUNICATIONS LINE ADAPTER DU 137 A/B DU 189 A/B DU 190 A/B/C DU 191 A/B

HARDWARE MAINTENANCE MANUAL

REVISION RECORD

REVISION	DESCRIPTION
01	Preliminary release.
(05-75)	
A	Initial release.
(07-75)	
В	Final edition.
(06-77)	
С	Manual revised to improve format and conform to CDC publication standards.
(09-77)	Publication change only. This edition obsoletes all previous editions.
D	Revised to incorporate ECOs 8063, 8139, 8181, 8192, 8208, 8221, and 8290. This
(06-78)	revision obsoletes all previous editions.
E	Revised to incorporate electromagnetic interference cable changes, and Engineering
(10-79)	Change Orders 8246 and 8648, and Technical Action Request, 045640. Added
	configurations DY189-A/B, DY190-A/B, and DY191-A/B.
F	Manual revised; includes Engineering Change Order 44098. Front Cover through viii,
(08-12-83)	x, 3-1, 3-2, and 7-21/7-22 are revised. Pages 7-45 through 7-47 and 8-10 are added
G	Manual revised; includes Engineering Change Order 45084. Page vii/viii is revised.
(11-14-83)	
	· ·
	·
Publication No.	
74700900	

REVISION LETTERS I, O, Q, S, X AND Z ARE NOT USED.

© 1975, 1977, 1978, 1979, 1983 by Control Data Corporation All rights reserved Printed in the United States of America Address comments concerning this manual to:

Control Data Corporation Publications and Graphics Division 4201 North Lexington Avenue St. Paul, Minnesota 55112

or use Comment Sheet in the back of this manual.

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCOs	COMMENTS
DU 137 - A	01 02	5657	Released
DU137-B	01		Released
DU189-A	01		Released
DU189-B	01		Released
DU190-A	01		Released
DU190-B	01		Released
DU190-C	01		Released
DU191-A	01		Released
DU191-B	01		Released

• :

LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot
near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

CONTRACT STATE OF A CONTRACT OF A CONTRACT OF THE OWNER OF A CONTRACT OF A

PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV
PAGE Front Cover Title Page ii iii/iv v/vi vii/viii ix x 1-1 1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 3-1 3-2 3-3 3-4 3-5 3-6 3-7 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 4-11 4-12 4-13 4-14 4-15 5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8 5-9	RE GFGGEFCECECCCCCCCCCCCCCFFEEEEECCCCCCCCCC	PAGE $5-10$ $5-11$ $5-12$ $6-1$ $6-2$ $6-3$ $6-4$ $7-1$ $7-2$ $7-3/7-4$ $7-5$ $7-6$ $7-7$ $7-8$ $7-9/7-10$ $7-11$ $7-12$ $7-13$ $7-14$ $7-15$ $7-16$ $7-17/7-18$ $7-19$ $7-20$ $7-21/7-22$ $7-23$ $7-24$ $7-25/7-26$ $7-27$ $7-30$ $7-31$ $7-32$ $7-33/7-30$ $7-36$ $7-37/7-38$ $7-39$ $7-40$ $7-41/7-42$ $7-45$ $7-46$ $7-47$ $8-3$ $8-6$ $8-7$ $8-8$ $8-9$ $8-10$ $A-1$ <	REV E E E E C C C C C E E E E E E D D D D D	B-1 Comment Sheet Back Cover	C G -	PAGE	HEV	PAGE	

Man Talk taleto an entry contractor regions of them. The fraper we

1000-0740

PREFACE

This manual contains information on operation, maintenance, installation and checkout as well as relevant programming considerations for the CDC®Asynchronous Communications Line Adapter DU137-A/B. The communications line adapter and associated cables are used within the 255X Network Processor Unit.

The DU137-A/B communications Line Adapter (CLA) interfaces with different modems, according to the cable set to be selected. The DU189-A/B, DU190-A/B/C, and DU191-A/B CLAs each consist of a DU137-A circuit card and includes a preselected interface cable set.

The A version and B version 255X cabinets referred to in this manual are described in the system cabinets manual listed below. The B version cabinets contain electromagnetic interface (EMI) protection.

The manual is intended for use by Customer Service engineers and presumes minimal knowledge of the 255X Network Processor Unit (formerly called host communications processor).

Preventive maintenance and fault isolation procedures to the circuit card level are given and card repair on-site should be limited to emergency conditions only.

The related publications listed below are available through the CDC Literature and Distribution Service, 308 North Dale Street, St. Paul, Minnesota 55103.

Publication Title	Publication Number
255X Network Processor Unit, Hardware Maintenance Manual	60472000
255X Network Processor Unit, Hardware Reference Manual	60472800
255X Host Communications Processor Site Preparation Manual	74641200
Loop Multiplexer and Card Cage DY200-A, DY197-A Hardware Maintenance Manual	74873938
255X NPU Equipment Cabinets Hardware Maintenance Manual	74873971

CONTENTS

1.	GENERAL	DESCRIPTION	1-1
Phy ACL Sys Fea H	A Charact tem Appl: tures alf- and ode Lengt	scription teristics ication Full-Duplex Operation ths	1-1 1-1 1-1 1-1 1-1 1-1 1-3
A S D L M Fun O	Detection utomatic ignaling estraint ata Trans oopback ? odem Inte ctional I perational Input Se Data ? Data ? Data ? Data ? Echop1 Break Loop I CLA Ac Master Modem Ir	Answering Rate Selection Signal Detection Sfer Overrun Test Description al Concept L Sections ection Input Error Conditions Section	$ \begin{array}{c} 1-3\\1-3\\1-6\\1-6\\1-7\\1-7\\1-7\\1-7\\1-7\\1-7\\1-7\\1-9\\1-9\\1-9\\1-9\\1-10\\1-10\\1-10\\1-10\\1-1$
2.	OPERATIO	DN	2-1
Ope: Proo Mi Co Proo A(Co In O Lo B	rating Pr gramming ultiplexi ine Frame ell and V Addressi Data Čel Supervis Status Commar gramming CLA Initi ommunicat nput Oper utput Oper utput Oper popback T	L1 sion Cell swords nd Words Notes Lalization cions Line Connection ration	2-1 2-1 2-2 2-2 2-3 2-3 2-3 2-3 2-3 2-4 2-4 2-9 2-9 2-9 2-9 2-9 2-9 2-10 2-10 2-10
3.	INSTALL	ATION AND CHECKOUT	3-1
Īnsi	rating tallatior ircuit Ca	n ard Types	3-1 3-1 3-1

Cable Types Circuit Card Locations Communications Line Expansion Units Card Location Priorities Card Installation Cable Installation Initial Checkout Crating and Shipping	3-1 3-1 3-1 3-3 3-6 3-6 3-7
4. THEORY OF OPERATION	4-1
Introduction Output Section Bus Buffers Select Output Format Decode Command Counter Command Registers Universal Asynchronous Receiver/ Transmitter Transmitter Receiver Output Data Demand Output Data Demand Output Loop Error Input Section Input Available Input Control Logic Input Control States Input Multiplexer Input Loop Error Character Assembly Modem Interface Section Modem Strapping Monitor Signals Ring Indicator Status Status Read/Write Data Associated Status Indicators Speed Generators	$\begin{array}{c} 4-1\\ 4-1\\ 4-1\\ 4-1\\ 4-2\\ 4-2\\ 4-2\\ 4-3\\ 4-3\\ 4-4\\ 4-5\\ 4-5\\ 4-7\\ 4-12\\ 4-12\\ 4-12\\ 4-12\\ 4-12\\ 4-13\\ 4-13\\ 4-13\\ 4-14\\ 4-14\\ 4-14\\ 4-15\end{array}$
5. DIAGRAMS	5-1
Asynchronous CLA - Full RS-232/ Variable Speed, Logic Diagram, 74877129	5-2
6. MAINTENANCE	6-1
Troubleshooting Special Tools Test Equipment On-Line Diagnostics Off-Line Diagnostics Pin Connections and Signals Card Replacement	6-1 6-1 6-1 6-1 6-1 6-1

THERE ADDRESS IN A SECTION OF THE PROPERTY OF THE PROPERTY ADDRESS OF THE PROPERTY OF THE PROPERTY

14 31 M A MARY 21. 3030

THE REPORT

7. PARTS DATA	7-1
Circuit Card Assembly, ACLA, Full RS232/Variable Speed, 74447001	7-2
Cable Assembly, ACLA to 103A/113 Modem, 74657700/03	7-5
Cable Assembly, ACLA to Terminal, 74657900	7-11
Cable Assembly, ACLA to 103F Modem, 74658300	7-15
Circuit Card Assembly, ACLA, Full RS-232/Variable Speed, 74877129	7-20
Cable Assembly, Asynchronous RS-232 to 103A/113, 74875756	7-23
Cable Assembly, Asynchronous RS-232 to Terminal, 74875846	7-27
Cable Assembly, Asynchronous RS-232 to 103F Modem, 74875760	7-31
Cable Assembly, ACLA to 2025 Modem, 74876194	7-35
Cable Assembly, ACLA to 202S Modem, 74874002	7-39
ACLA Loop External Test Connector, 74715600	743

·1	•	Cable Assembly, Asy	ynchronous RS-232
		to Terminal Metri	ic, 21937629

8. WIRE LIST

Wire List, Cable Assembly, ACLA to	
103A/113 Modem, 74657800	8-2
Wire List, Cable Assembly, ACLA to	
Terminal, 74658000	8-3
Wire List, Cable Assembly, ACLA to	
103F Modem, 74658400	8-4
Wire List, ACLA Loop External Test	
Connector, 74715700	8-5
Wire List, Cable Assembly, ACLA to	o c
103/113 Modem, 74875756	8-6
Wire List, Cable Assembly, ACLA to	8-7
Terminal, 74875846	0-1
Wire List, Cable Assembly, ACLA to 103F Modem, 74875760	8-8
Wire List, Cable Assembly, ACLA to	0-0
202S Modem, (Rev. Chan), 74876194	8-9
Wire List Cable Assembly Asynchronous	
RS232 to Terminal, 21937629	8-10

APPENDIXES

A-1 B Hexadecimal Conversion Tables B-1 FIGURES 1-2 4-1 Loop Multiplexer-to-ACLA

1-2	ACLA Card Placement	1-3		Interface and Command	
1-3	Location of ACLA and LM			Timing Diagram	4-2
	Card Cage in a NPU Cabinet	1-4	4-2	UART Transmitter Block Diagram	4-3
1-4	NPU System Application	1-5	4-3	UART Transmitter Timing Diagram	4-4
1-5	ACLA Block Diagram	1-8	4-4	UART Receiver Block Diagram	4-5
2-1	Controls and Indicators,		4-5	UART Receiver Timing Diagram	4-6
	ACLA Card Handle	2-2	4-6	Input Control (IC2-IC1) States	
2-2	Loop Cell Structure	2-3		Diagram	4-7
3-1		3-2	4-7	Input Control (ODD, DATA, SUPV)	
3-2	Component Location, Basic NPU			Timing Diagram	4-8
	Cabinet	3-4	4-8	Input Control (SUPV only)	
3-3	Component Location, Stand-			Timing Diagram	4-9
	alone Cabinet	3-4	4-9	Input Control (DATA only)	
3-4	Priorities of Loop Multiplexer			Timing Diagram	4-10
	Interconnection	3-5	4-10	Input Control (ODD only)	
3-5	Typical Grounding Arrangements			Timing Diagram	4-11
	for B Version Cabinets	3-6	4-11	Modem Interface Timing Diagram	4-14
			4-12	Speed Generator Timing Diagram	4-15

TABLES

1-1	Physical Characteristics	1-6	2-12 Character Length and Parity	
1-2	Nonoperating Environmental		Status Code 2-9	
	Requirements	1-6	2-13 Command Word 4 Format 2-9	
1-3	Operating Environmental		3-1 Cables Used with DU137-A ACLA 3-2	
	Requirements	1-6	3-2 DU189-A/B, DU190-A/B, and	
2-1	Switches and Indicators	2-1	DU191-A/B Cable Sets 3-2	
2-2		2-4	3-3 Cable 10400-1 Signals and	
	Addressing Code Format	2-4	Pin Connections 3-3	
2-4	Data Cell Format	2-4	3-4 Cable 10400-2 Signals and	
2-5	Status Word 1 Format	2-5	Pin Connections 3-3	
	Status Word 2 Format	2-5	3-5 Cable 10400-3 Signals and	
2-7	Command Word 1 Format	2-6	Pin Connections 3-3	
2-8	Command Word 2 Format	2-6	4-1 Strapping Points 4-13	3
2-9			6-1 Loop Multiplexer-to-ALCA	
	Frequencies	2-7	Interface Signals 6-2	
2-1	0 Common Baud Rates and		6-2 Modem-to-ACLA Interface	
	Command Codes	2-8	Signals and Pin Connections 6-3	
2-1	1 Command Word 3 Format	2-8		

7-45

8-1

A Glossary

1-1 ACLA Circuit Card

INTRODUCTION

This section describes the physical and functional characteristics of the asynchronous communications line adapter (ACLA).

The ACLA is an asynchronous data conversion and control device which provides for the connection of asynchronous communications facilities to a communications processor.

PHYSICAL DESCRIPTION

An ACLA consists of integrated circuits and components mounted on an ll- by 14-inch (279.4 by 355.6 mm). circuit card as shown in figure 1-1. Two complete, identical ACLAs are contained on one card. The rear edge of the card contains two 102-contact tab connectors, extending the full length of the card. When the card is inserted in its card cage, these tab connectors engage the cage backpanel to provide signal paths between the ACLAs and their interfacing element in the multiplexing subsystem, the loop multiplexer.

The card is reinforced and protected with a metal frame which is riveted to the ACLA card.....The front surface (card handle) provides an accessible mounting surface for the switches, indicators, cable connectors, and identification labels. The card handle when installed forms a cover to assure that cooling air is contained within the card cage. Two plastic ejectors on the handle facilitate removal of the card from the card slot.

Two pair of hexadecimal switches permit address selection of each ACLA and four signal indicators show when signals are passing through the ACLA. Two 25-pin connectors on the card handle provide the connection for ACLA-to-terminal/modem signal cables. Two toggle switches permit enabling or disabling of the input-available signal from the ACLA to the loop multiplexer.

All ACLA circuit cards are installed in a CLA and loop multiplexer card cage assembly, which also contains one or two loop multiplexer circuit cards, as shown in figure 1-2. The cage assembly provides 16 positions (card slots) for communications line adapters; an ACLA may reside in any position. Figure 1-3 shows the placement of ACLAs in a 2550 Series Network Processor Unit (NPU).

Figure 1-4 illustrates the use of a communications line expansion (CLE) unit. When more than 16 CLA cards are required or the number of communications lines exceeds 32, a CLE unit may be used. The first CLE is used for expansion beyond 16 cards or 32 lines. A second CLE allows expansion beyond 32 cards or 64 lines with a third CLE permitting expansion to 64 cards or 128 lines. Each CLE consists of one or two loop multiplexers and required power and cooling assemblies.

1

ACLA CHARACTERISTICS

A summary of the physical specifications for the ACLA are given in table 1-1. Nonoperating environmental requirements for the ACLA are given in table 1-2, and operating environmental requirements are listed in table 1-3.

SYSTEM APPLICATION

The loop multiplexer, multiplex loop, multiplex loop interface adapter, and all of the CLAs make up the multiplexing subsystem. The multiplexing subsystem hardware elements function as follows:

- Communications line adapters (CLAs) provide data conversion and control between the loop multiplexer and communications lines that are connected to the customer-supplied terminals or modems.
- The loop multiplexer provides a multiplexed path between a group of CLAs and the multiplex loop.
- The multiplex loop interconnects several loop multiplexers and the MLIA, residing in the communications processor.
- The multiplex loop interface adapter (MLIA) provides the hardware interface between the multiplex loop and the processor.

A sample system application is shown in figure 1-4, which is for illustrative purposes only; it does not necessarily represent a typical nor practical configuration.

FEATURES

HALF- AND FULL-DUPLEX OPERATION

The ACLA can be operated in either the halfor full-duplex mode. The request-to-send function is under program control. For half-duplex operation, it can be turned on




Figure 1-1. ACLA Circuit Card




Figure 1-2. ACLA Card Placement

or off independent of other ACLA commands to switch the modem between transmit and receive modes. Also, the input section can be disabled while in transmit mode to avoid receiving back what is being sent. For full-duplex operation, a request-to-send signal is generally left on by program control and the input section continuously enabled.

CODE LENGTHS

The ACLA can receive or transmit 5-, 6-, 7-, or 8-bit characters. A parity bit may also be added. Stop bit duration can be 1, 1.5, or 2 units in length. Character length, parity bit, and stop bit duration are all selected by program commands.

CHARACTER PARITY GENERATION/DETECTION

As a software option, the ACLA can be commanded to check input for and generate output with odd, even, or without character parity. When a character is received with incorrect parity, parity-error-status is sent to the processor coincident with the character.

AUTOMATIC ANSWERING

The ACLA may be used with modems capable of automatic answering. Upon receipt of a call, the local modem sends a ring-indicator signal to the ACLA, which in turn reports ring-indicator status to the processor. If the software had previously activated dataterminal-ready (DTR), the modem answers the call after one ring. If DTR is not on, the modem does not answer the call until the software issues a command to turn on DTR. Thus, the software may precondition DTR on and calls are answered when received, or DTR can be left off and the software decides, upon receipt of ring-indicator status, whether to answer the call or not.




Figure 1-3. Location of CLA and LM Card Cage in NPU Cabinet




Figure 1-4. NPU System Application

TABLE 1-1. PHYSICAL CHARACTERISTICS

Characteristics	Value
Dimensions	
Length Width Thickness with card handle card only	14 in. (356 mm) 11 in. (279 mm) 0.9 in. (23 mm) 0.063 in. (1.6 mm)
Weight	1.6 lb (0.73 kg)
Power Requirement Consumption Logic voltages	13.6 watts +5.0 ±0.25 V 2.00 amp; +12.0 ±0.50 V 0.15 amp; -12.0 ±0.50 V 0.15 amp

TABLE	1-3.	OPERATING	ENVIRONMENTAL
		REQUIREMEN	ITS

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 6000 ft (1830 m) above sea level
Temperature	Recommended: +72°F (+22°C) (ambient temp- erature for 255X Series system)
Humidity	Continuous operation at 90% relative humidity and 104°F(40°C). No operational conden- sation requirements. Excursion rate: not to exceed 10% per hour
Particulate Contamination	Range 3
Caustic Chemical Environment	Not allowed

TABLE	1-2.	NONOPERATING	ENVIRONMENTAL
		REQUIREMENTS	

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 15,000 ft (4575 m) above sea level
Temperature	-30°F to +150°F (-35°C to +66°C)
Thermal Shock	+80°F to -30°F (+27°C to -35°C) or +80°F to +150°F (+27°C to +66°C) (rate of change not to exceed 20°F (11.1°C) per hour)
Humidity	5% to 95% (no conden- sation)
Shock	18 impacts of 5g \pm 10% for a duration of 11 \pm 1 msec, with a maximum g occuring at 5.5 msec.
	3 impacts in each direc- tion along 3 major axes
Vibration	Peak displacement ±0.005 in. at 5 to 60 Hz, and acceleration of 2g at 60 to 500 Hz as packed for shipment

SIGNALING RATE SELECTION

The ACLA can operate at any of the standard signaling rates: 75, 110, 134.5, 150, 300, 600, 1200, 2400, 4800, and 9600 baud. Other rates are also available. The signaling rate is selected by program command and can be different for transmit and receive.

RESTRAINT SIGNAL DETECTION

The ACLA provides the necessary interface for operating with an AT&T 811B Auxiliary Data Set used for TWX network connections. When the 811B detects a restraint condition from the TWX central office equipment, it activates a restraint-detection signal to the ACLA, causing the ACLA to suspend data transmission.

DATA TRANSFER OVERRUN

The ACLA generates data-transfer-overrun status bit if it assembles a new character before a previously assembled character has been transferred to the processor.

LOOPBACK TEST

On-line maintenance and checkout of the ACLA can be performed by use of the loopback test feature. When the ACLA receives a loop-internal-test (LIT) command from the processor, data from the output section is routed directly to the input section. Also, modem control signal lines (e.g., requestto-send) are routed back to appropriate modem status lines (e.g., clear-to-send). The loopback test mode allows testing of all ACLA sections except the modem interface (level conversion) circuits.

MODEM INTERFACE

The ACLA provides full interface with EIA RS-232-C and CCITT Recommendation V.24 standard signal levels at variable speeds. In addition to the normal data signals, the following control signals are accommodated:

- Request to send
- Clear to send
- Data set ready
- Data terminal ready
- Data carrier detector (Received line signal detector)
- Ring indicator
- Restraint detector
- Originate mode
- Local mode
- Secondary request to send
- Secondary data carrier detector
- Terminal busy

FUNCTIONAL DESCRIPTION

OPERATIONAL CONCEPT

The ACLA is a functional element of a demand-driven loop multiplexing subsystem. Figure 1-4 shows the interrelationship of the other functional elements of the subsystem.

The multiplex loop gathers input data and status from, and distributes output data and control to, many communications line adapters (CLAs). CLAs gain access to the multiplex loop through a loop multiplexer. The loop multiplexer allows a group of CLAs to access the multiplex loop through a single attachment point. It is essentially a passive device.

Both ends of the multiplex loop terminate at the multiplex loop interface adapter (MLIA), a control unit attached to the processor's input/output and direct memory access channels. The MLIA controls the operation of the multiplex loop, and transfers data and supervision between the loop and the processor. For more detailed information on the operation of the multiplexing subsystem, refer to the 255X Series HCP/NPU Hardware Reference Manual. The ACLA assembles data character in its input section and disassembles them in its output section. On input, it converts serial data to parallel data, assembling the serial data at the signaling rate of the communications facility and transferring the data to the loop multiplexer. On output the ACLA functions as a parallel-toserial converter, receiving the data characters from the loop multiplexer and outputting them serially at the signaling rate of the communications facility. The data paths of the ACLA are shown in figure 1-5.

FUNCTIONAL SECTIONS

The ACLA consists of four functional sections: input, output, speed generators, and modem interface.

The input section receives serial data from the communications line and converts it to parallel format for input to the processor. The input section also monitors the data transfer process and communications facility (via the modem interface section) and reports status to the processor.

The output section converts parallel data from the processor to serial form for transmission to the communications line. The output section also accepts commands from the processor, which are used to control the data transfer process and communications facility.

The transmit and receive speed generators supply separate clock sources to the ACLA to operate at various baud rates. Each generator, under program control, can select one of four reference frequencies (provided by the loop multiplexer or special option) and divides it to produce the clock signals needed by the ACLA. All commonly used baud rates can be accommodated.

The modem interface section contains circuits that convert the electrical interface signals required by the communications facility (e.g., modem) to levels compatible with the internal ACLA logic. The ACLA interfaces with communications facilities that conform to EIA Standard RS-232-C or CCITT Recommendation V.24 interface standards and operates with modems compatible with AT&T 103, 113, and 202 Data Sets and CDC 358-1 transceiver. It operates at variable input and output speeds up to a maximum of 9600 bps.

Input Section

DATA INPUT

The input section of the ACLA may be set, via a command through the loop multiplexer, so that it ignores all inputs on the data line. Data assembly occurs only if the ACLA has received a command instructing it to monitor the input data line.




Figure 1-5. ACLA Block Diagram

1-8

Following initialization by the processor, the ACLA monitors the input data line for a mark (negative voltage) to space (positive voltage) transition. Upon detection of the mark-to-space transition, the ACLA initiates input character timing and ensures that a valid character start bit is present. If the input data line is found to be of a marking condition at one-half bit time after the beginning of the start bit, the ACLA resets its character timing and halts character assembly. If the data line is still at a spacing condition, the timing continues running until the incoming data character is assembled and transferred to the storage buffer in preparation for transfer to the loop multiplexer. At this time, the ACLA sets input available (IAV) which notifies the loop multiplexer that data is ready to be accessed. The ACLA does not transfer the received parity bit to the loop multiplexer when checking parity, but does transfer all bits received when not checking parity.

INPUT ERROR CONDITIONS

The ACLA uses three methods of error checking to ensure the integrity of the incoming data. This is to insure that no data is lost or transferred in error without a report being made to the software. Via command from the processor, the ACLA can be instructed to check for either even or odd character parity or to ignore character parity. Upon detection of a character parity error, input-available signal to the loop multiplexer is set and the parity-error-status (PES) bit is set to a l in the status buffer.

The second method of error checking is the framing error which is also used to detect a break condition. To assure that the incoming character is valid, the ACLA checks to see if a valid stop bit is present. If the data line is at spacing condition in the middle of the first stop bit, input-available to the loop multiplexer sets and the framingerror-status (FES) bit is set to a one in the status buffer. Following detection of a framing error, the ACLA ceases to record the information on the data line until it sees a mark-to-space transition on the data line. The data-line-monitor command from the processor can be used to force this condition. The break condition (one or more character-times of spacing) is detected by the reporting of a null character and framing error by the ACLA for each character time of break. To determine the length of the break condition, the program issues the data-linemonitor command to cause the ACLA to monitor the data line for one more character time. When a break condition has been determined to exist, the program may periodically interrogate the ACLA to determine the condition of the data line with the use of data-line-monitor. FES is

monitored and reported regardless of the state of input-on signal as long as input-status-on is logic l.

When assembling characters, a previously assembled data character is held in the transfer buffer until the next data character is assembled. If the character in the transfer buffer has not been accessed by the loop multiplexer by the time the new character is assembled, the previous character is erased and the new character set into the buffer; input-available is set and the data-transfer-overrun (DTO) bit is set to 1 in the status buffer. The input section does not store more than one data character.

Output Section

DATA OUTPUT

The ACLA output section receives commands and parallel data from the processor via the LM and transfers the data in serial form to the modem at a signaling rate determined by an internal timing source.

The output section of the ACLA is presented with an address and a select signal. If the address corresponds to the settings of the address switches, the ACLA recognizes commands and/or data received at the output bus.

Any combination of commands and data can be received by the ACLA; however, the ACLA can receive no more than one character at a time and process no more than two characters at a time. These commands must be contiguous.

Commands consist of the appropriate format bits and 8 bits of information. When a command is received, the 8 information bits are loaded into the command 1 register. In the same manner, the second, third, and fourth commands are stored in their appropriate registers. These commands are used to determine word length, parity, mode, and the state of the modem control lines.

Before the initiation of transmitting data, the ACLA must be programmed to include: 5, 6, 7, or 8 bits of data; even, odd, or inhibited parity; and 1 or 2 stop bits. Asynchronous transmission requires that the ACLA add a start bit to the beginning of each character and parity and stop bits to the end.

When the processor is ready to output data, it sends the output-on (OON) command to the ACLA. Upon receipt of the OON command and if CTS is active from the modem, the ACLA generates output-data-demand (ODD), which in turn causes input-available (IAV) to be set. The LM responding to the IAV, selects the input side of the ACLA, picking up the ACLA address with the ODD bit set, and forwards it to the processor. The processor reacts to this ODD by sending the first data character to the ACLA. The ACLA is inhibited from generating ODDs if any one of the following conditions are met: clear-to-send (CTS) signal from the modem is inactive; restraint detector from the modem is active; or OON is inactive.

Data received by the ACLA is loaded into the transmitter holding register by the output strobe signal and then into the transmitter shift register in preparation for a serial transmission on the transmit data line. This transference of data from the holding register to the shift register causes an ODD to be generated, which is forwarded to the processor, informing the processor that the ACLA can accept another character. If another data character is not received by the ACLA before completion of the serial transmission of the character in process, the transmit data line remains in the marking condition.

ECHOPLEX MODE

Upon receipt of a command, the ACLA can route the data received from the modem back to the modem while accomplishing normal processing of the incoming data.

BREAK GENERATION

Following the receipt of a break command, the ACLA places the transmit-data line at a constant spacing condition. This condition continues until a command is received to turn break command to off.

LOOP ERROR DETECTION

The ACLA monitors two error lines from the loop multiplexer for the reporting of errors on the loop. One line indicates errors on the input loop while the other indicates errors on the output loop. The ACLA reports input error status if the input line toggles true during an input select or output error status if the output line toggles true during the output select.

CLA ADDRESSING

Each CLA may be one of 32 CLAs attached to the loop multiplexer backplane. In order to increase efficiency, many of the signals coming to the ACLA are bus organized. Because of this, each ACLA must be capable of generating an 8-bit address on input frames and recognizing the same 8-bit address on output frames. Figure 1-5 shows the data interchange between the ACLA and the loop multiplexer.

1-10

MASTER CLEAR

When the master-clear (MCL) signal originating at the LM attains a logic 1 condition, the ACLA is set to an idle state; all bits of command word 1, break and ISON bits of command word 2, and ECHO and LIT bits of command word 3 are set to a logic 0; in addition, the transmit and receive shift register, receive storage buffer, framingerror status, parity-error status, and data-transfer-overrun status are reset. The transmit-data line sets to a marking condition. Input-loop-error, output-looperror status, and ODD are not reset. MCL must be active a minimum of 30 microseconds before the ACLA is guaranteed to be in the idle condition.

Modem Interface Section

The modem interface section of the ACLA provides the level conversion logic to make the ACLA compatible with the signal levels of the modem. This section of the ACLA also monitors the modem status lines for a change of condition: either a logic 1-to-0, or 0-to-1 transition. When a change occurs, status is reported to the processor. An exception of this procedure is that the ring-indicator signal only triggers a status report on a logic 1-to-0 transition.

Via command from the processor, the ACLA can route the transmit data back to the input data assembly logic to test the data handling logic. The ACLA also returns the modem control signals to the modem monitor lines to verify operation of the modem interface circuits. The ACLA displays the condition of four RS-232-C interface lines via lights located on the card handle.

Speed Generators

The receive and transmit sections of the ACLA require clock sources that have a frequency 16 times the desired baud rate. The ACLA provides a receive or a transmit speed generator that selects one of four clock frequencies, divides it by a predetermined number between 1 and 16, and applies the quotient to the respective receive or transmit section of the ACLA. The speed generators function identically but are controlled by the processor independently through use of command words 2 and 4. This section provides information on control, setup, and operation of the ACLAs as well as program control. The format of address, data, status and command (supervision) information flowing through or used by the ACLA is treated and descriptions of the various status and command bits are included.

CONTROLS AND INDICATORS

The controls and indicators consist of four modem light-emitting diode (LED) indicators, two thumbwheel address switches and an enable/disable toggle switch for each ACLA. Each address switch has a total of 16 different positions (hexadecimal); thus each pair of switches can be set to a total of 256 (16 times 16) different settings. The numerals 0 thru 9 and the letters A thru F are used to display the 16 possible settings for each switch. The upper thumbwheel switch in each pair represents the most significant digit.

Functionally, the address switch settings are encoded as an 8-bit binary address. Each ACLA in the user's system must be set to a unique address by means of the address switches. The communications processor receives data from or transmits to an ACLA based on the setting of its address switches; this routing of data is independent of the location of an ACLA card in its card cage. The CLA1 and CLA2 enable/disable switches, when in the OFF position, disable the associated ACLA. This effectively cuts off all input from the ACLA to the processor. The switches should be at OFF while address switches are changed if the card is plugged in and the system is operating. The switches are set to the on position only after the card has been inserted and the proper address selected. The names and functions of all ACLA switches and indicators are listed in table 2-1. The switches and indicators are shown in figure 2-1.

OPERATING PROCEDURES

Operation of the ACLA is automatic, and no operator action is required.

PROGRAMMING CONSIDERATIONS

The following programming reference information for the ACLA does not contain specific procedures for constructing an actual program. To prepare a program to control the ACLA requires detailed knowledge of the operation of the multiplexing subsystem elements, the multiplex loop interface adapter, multiplex loop, and loop multiplexer. The information required may be found in the network processor unit hardware reference manual.

Name	Display/Status	Function
Address switches	Two hexadecimal digits	Designation of ACLA at setting displayed in hexadecimal code (00 to FF). The top switch is most signif- icant digit; bottom switch is least significant digit.
CLA(1 or 2)/OFF switches	OFF/on	Logical disconnection of the input- available signal to the LM from each ACLA
Modem indicator SD	Blinking/off	Blinking, indicates ACLA sending data to modem
Modem indicator RD	Blinking/off	Blinking, indicates ACLA receiving data from modem
Modem indicator RTS	Lighted/off	Lighted, indicates request-to-send from ACLA is active
Modem indicator DSR	Lighted/off	Lighted, indicates data-set-ready from modem is active

TABLE 2-1. SWITCHES AND INDICATORS




Figure 2-1. Controls and Indicators, ACLA Card Handle

MULTIPLEXING SUBSYSTEM OVERVIEW

The processor communicates with a CLA via the multiplex loop. The multiplex loop consists of two independent loops, the input loop and the output loop. The input loop carries output data demands, input data, and supervision (status) from the ACLA to the processor. The output loop carries output data and supervision (commands) from the processor to the ACLA.

Information is transferred serially bit by bit on the loops. Loop cell structure is shown in figure 2-2. Every twelfth bit is a cell frame marker that defines a 12-bit loop cell. The cell frame marker is followed by a cell identification field (three bits), which defines the contents of the remaining field (8 bits) of the cell. The loop multiplexer receives information from the output loop and presents the cells in parallel form to the CLA (an ll-bit interface is used; the cell frame marker bit is deleted). Similarly, the ACLA transfers cells (11 bits) to the loop multiplexer, which presents them serially (and adds the cell frame marker bit) to the input loop.

A line frame is a group of contiguous loop cells related to a particular ACLA. The first cell of a line frame contains the address of the CLA and the last cell contains a cyclic redundancy check (CRC) character. Other cells within the frame may contain data and/or supervision (status or commands). All cells are passed unmodified between the multiplex loop and the CLA, except the check character which is removed from the output loop and added to the input loop by the loop multiplexer.

LINE FRAME FORMATS

The ACLA uses the following general line frame format on the input loop:

ACLA I	nput s	Status	Status	CRC
Address D	Data I	Word 1	Word 2	Character

The ACLA address cell is always present and may contain an active output data demand bit. The data cell may appear next and contains input data. Two supervision cells may also follow and contain status word 1 and status word 2. If any status is to be reported, both status words always appear. The CRC (cyclic redundancy check) character is added by the loop multiplexer and does not concern the ACLA.

The following general line frame format is required by the ACLA on the output loop:

ACLA	Output	Command	Command	CRC
Address	Data	Word 1	Word 2	Character




Figure 2-2. Loop Cell Structure

The ACLA address cell is always present. Either the data cell or command words may appear next. The data cell contains output data. From one to four supervision cells may appear and contain command words 1, 2, 3, and 4. Allowable combinations of command words are: none; 1; 1 and 2; 1, 2 and 3; or 1, 2, 3, and 4. The CRC character is removed by the loop multiplexer before being transferred to the ACLA.

CELL AND WORD FORMATS

The formats of the various word types used within the ACLA are presented in table 2-2. Processor word and loop multiplexer cell bit position identifications are shown in the table. These are for reference only and are of no real concern to the ACLA. Within the loop multiplexer and processor, each word consists of 12 bits. As noted earlier, however, bit position 0 of the LM is a cell frame marker used for loop timing. This bit is not employed within the ACLA as noted by each X in the table.

The rightmost 8 bits (Il thru I8) of the LM cell contain information while the leftmost 3 bits (Fl thru F3) contain a code defining the type of information included in Il thru I8. These codes, which are shown in the table, designate the information as the ACLA address, data, an ACLA status report to the processor, or a command from the processor.

Addressing Cell

Each ACLA is designated by a different 8-bit binary address, as set by the hexadecimal address switches on the ACLA card handle. Thus, when data, input-supervision, or output-data-demand signals are presented to the loop multiplexer from the ACLA, the first operation of the ACLA is to present its particular address.

Data or output supervision presented to the ACLA from the LM is preceded by an address. The ACLA compares this address with the internally preset address. If the two agree, the ACLA accepts the data or supervision. The addressing code format is shown in table 2-3. The mnemonics OF, IO, IF and II represent output format, information output, information format and information input, respectively.

In table 2-3 bit position IF3 is the outputdata-demand bit in the address code. When the address is presented to the LM from the ACLA, the bit is a logic 1 if an ODD is present, and is a logic 0 if no ODD is present. This bit must be a logic 1 in an output loop address cell (OF3).

Address position Al is the most significant bit and A8 is the least significant bit in the binary coded address.

Data Cell

The data cell transfers information into or out of the ACLA via the loop multiplexer. The data cell format is presented in table 2-4. Bit Dl is always the first bit received from or transmitted to the modem by the ACLA.

Supervision Cell

The supervision cell on output gives information to the ACLA in the form of commands. On input this cell gives information to the processor in the form of status words from the ACLA.

Word/Field Type		Bit Position											Flow
Processor Word	11	10	9	8	7	6	5	4	3	2	1	0	
LM Cell	0	1	2	3	4	5	6	7	8	9	10	11	
Information Field	x				11	12	13	14	15	I6	17	18	
Identification Field	x	Fl	F2	F3									
Address ID Field	x	1	1	+	-		A	ddre	ss —				LMACLA
Data ID Field	x	1	0	0	-			Data					LM ACLA
Status ID Field	x	1	0	1	-		S	tatu	.s ——				ACLA LM
Command ID Field	x	1	0	1	Command LMACLA							LM ————————————————————————————————————	

TABLE 2-2. CELL FRAME FORMATS

TABLE 2-3. ADDRESSING CODE FORMAT

Loop Cell Bit Position	в0	Bl	в2	в3	в4	в5	в6	в7	B8	в9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	101	102	IO3	104	105	106	107	I08
ACLA to LM Interface		IFl	IF2	IF3	III	II2	II3	II4	II5	II6	II7	II8
Bit Content		1	1	0/1	Al	A2	A3	A4	A5	A6	A7	A8

TABLE 2-4. DATA CELL FORMAT

Loop Cell Bit Position	в0	Bl	в2	В3	в4	в5	В6	в7	в8	в9	B10	B11
LM to ACLA Interface	N	OFl	OF2	OF3	IOl	I02	IO3	IO4	105	106	107	108
ACLA to LM Interface]\	IF1	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
8- or 9-bit [†] character] \	1	0	0	D8	D7	D6	D5	D4	D3	D2	Dl
7-bit character	1 \	1	0	0	0	D7	D6	D5	D4	D3	D2	Dl
6-bit character	1 \	1	0	0	0	0	D6	D5	D4	D3	D2	Dl
5-bit character	1 \	1	0	0	ο.	0	0	D5	D4	D3	D2	D1

STATUS WORDS

Most status changes, error conditions, or a status request command cause status to be reported, and two characters are sent to the processor. The status word 1 and status word 2 formats are shown in tables 2-5 and 2-6, respectively. In both tables a logic 1 indicates that the associated modem signal or status condition is active (on), and a logic 0 indicates that the condition is not active (off).

COMMAND WORDS

The command words are instructions from the processor in the form of command words 1, 2, 3 and 4, which must be received in sequence. For example, words 1 and 2 must be received before word 3, and word 2 must always be preceded by command word 1. However, command word 1 can be received as a single word command. Formats for command word 1 and command word 2 are shown in tables 2-7 and 2-8. A logic 1, in the position indicated, activates the associated signal, while a logic 0 deactivates the signal. The commands operate independently of each other.

TABLE 2-5. STATUS WORD 1 FORMAT

Loop Cell Bit Position	в0	Bl	в2	в3	В4	В5	B6	в7	B8	в9	B10	B11
ACLA to LM Interface	\square	IFl	IF2	IF3	IIl	II2	II3	II4	II5	II6	117	II8
. Bit Content	$ \setminus$	1	0	1	CTS	DSR	DCD	RI	SDCD		ILE	OLE

CTS - Clear-to-send. This status bit indicates the state of the clear-to-send modem signal. When active, it indicates the modem is ready to accept data from the ACLA. It must be active to enable data output from the CLA. If this signal changes from a logic 1 to a logic 0 during character output, the current character is completed and the transmit-data line is set to marking condition. A change of state of this signal does not cause status to be reported.

DSR - Data-set-ready. This status bit indicates the state of the data-set-ready modem signal. When active, it indicates that power is applied to the modem and that it is connected to the communications line. Any change of state of this signal causes status to be reported.

DCD - Data-carrier-detect. This status bit indicates the state of the receiveline-signal-detect modem signal. When active, it indicates that a carrier signal is being received by the modem. Any change of state of this signal causes status to be reported. RI - Ring-indicator. This status bit is set and status reported each time the modem ring-indicator signal goes from an on state to an off state. This indicates that the modem is receiving an incoming call from a remote station. The status bit is reset when the status words are sent to the processor.

SDCD - Secondary-data-carrier-detector or secondary-received-line-signal detector. This status bit indicates the state of the secondary data-carrierdetector signal from the modem. This signal is used to indicate circuit assurance status or to signal an interrupt. Any change of state of this signal causes status to be reported.

ILE - Input-loop-error. When set to a l, the bit indicates that the LM has detected a loop error while the ACLA was using the input loop. This status is reset when the status words are sent to the processor.

OLE - Output-loop-error. When set to a l, this bit indicates that the LM has detected a loop error while the ACLA was using the output loop. This status is reset when the status words are sent to the processor.

TABLE	2-6.	STATUS	WORD	2	FORMAT
-------	------	--------	------	---	--------

ويسترين والمتحد والمراجع والمراجع والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والمتحد والم												
Loop Cell Bit Position	в0	в1	В2	в3	в4	в5	в6	в7	В8	в9	B10	B11
ACLA to LM Interface	$\overline{\ }$	IFl	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
Bit Content		1	0	1	PES	DTO	FES					
PES - Parity-error-status. The generated when the ACLA has been to check for even or odd charact and a character is received with character parity. The status a appears in the same line frame character. This status is resent status words are sent to the particular	ed t	pos rec enc app act ano	ted by eived e of ears er.	y the from a stop in the This chara	ACLA the p bit e sam statu	when modem . Th e lin s is	a ch with e sta e fra not r	This aract out t tus a me as reset er sto	er is he pr lways the until	es- char-		
DTO - Data-transfer-overrun. Is generated by the ACLA when a data character that is ready for to the LM before the LM has accepted previously assembled character is status is reset when the status sent to the processor.	s		stat The FES Prog	e of chara is al	the I cter ways ng No	ON (i recei trans tes f	pende nput- ved t ferre	ently on) c hat c d. S e of	omman aused ee	đ.		

TABLE	2-7.	COMMAND	WORD	1	FORMAT
-------	------	---------	------	---	--------

				i								
Loop Cell Bit Position	В0	Bl	В2	в3	в4	в5	B6	B7	в8	в9	в10	B11
LM to ACLA Interface		OF1	OF2	OF3	101	102	I03	IO4	105	I06	I07	108
Bit Content		1	0	1	RTS	SRTS	ОМ	LMA	DTR	TB	ION	OON
RTS - Request-to-send. A log: activates the request-to-send modem while a logic 0 deactiva SRTS - Secondary request-to-se l activates the secondary requ line to the modem (referred to send-data on some modems). On equipped with a reverse channe supervisory information can be remote station while the ACLA data from the station over a h 2-wire circuit. Typical uses cuit assurance, error control, rupt (break). A logic 0 deact OM - Originate mode/auxiliary in this position causes the AC the modem equipment that it is originate mode. A logic 0 ind mode. This line is an auxilia line and may be used for other as designated by system design LMA - Local mode/auxiliary. A this position causes the ACLA the modem (when equipped) to J analog signal on the modem. A	line ates F aest-to as so mode al trais recall for inclu , and civate ary si functo to no coop b	to th RTS. A log co-sen second ms insmit to a ceivi luplex inter es SRT ogic o noti the es ans gnal stions c 1 i tify pack t	ic d ary ter, ng r- - S. 1 fy wer	au ot de DT th th th mu ca TB AC li IO 0, re to op OO ou ou is and a em	xilia her f sign. R - D is loo e mod nicat uses - Te ne. N - I ceive the trati N - O tput reca d ena ta-de pty.	ata-te cation em tha e with a not- rminal notif A logi nput-o input data LM. A	nal 1 ns as rmina caus t the ready -busy y the c 0 d n. W sectia chara logi on. n of emand f cle he ou he ou	<pre>ine a desi l-rea es th syst modem sign A mode isabl hen tf cters c l c A logg the A init ar-to tput er th inhib</pre>	nd ma gnate dy. e ACL em is al to logic m to es th his b the nor auses ic l CLA t ially -send to re e out	y be d by A log A read logic be r l ca busy- is fu it is ACLA trans norm cause o rep is a port b	used syste ic l notif y to eport uses out-tnotio canno fer d al in s the ort comm ctive outpu	for m in y com- ed. the he- n. gic tata put and t- is

TABLE 2-8. COMMAND WORD 2 FORMAT

Loop Cell Bit Position	в0	Bl	В2	в3	в4	В5	B6	в7	в8 ′	в9	B10	B11
LM to ACLA Interface	$\overline{\ }$	OF1	OF2	OF 3	101	102	IO3	104	105	106	107	I08
Bit Content		1	0	1	BREAK	ISR	ISON	DLM	RSR1	RSR2	TSRl	TSR2
BREAK - Break-mode. A logic 1 here causes receive either an ISR command or status												

BREAK - Break-mode. A logic l here causes the ACLA to place the transmit-data line in a spacing condition (0 state). A logic 0 inhibits the break operation and returns the line to marking condition (1 state).

ISR - Input-status-report. A logic l in this position causes the ACLA to report the status of the RS-232 interface lines and any other ACLA status that may be active once each time the command is received. The ISR command is honored only when the ACLA has previously received a logic l in the ISON position. This is a momentary nonstored command. (If ISR is a l and ISON is a l in the same line frame, status is reported.)

ISON - Input-status-on. When a logic l is in this bit position, the ACLA monitors the modem interface and reports input supervision. A logic 0 inhibits monitoring and reporting. Status is not reported automatically when this command bit is first received by the ACLA. The ACLA must receive either an ISR command or status change to report input supervision.

DLM - Data-line-monitor. A logic 1 here causes the ACLA to monitor the receivedata line that is in a break condition for one character time after reception of the command. This command is used to allow the processor to determine the length of a break condition on data input. This is a momentary, nonstored command.

RSR1, RSR2 - Receive-speed-range 1 and 2. This code causes the ACLA to select a reference frequency from the LM to provide a range of baud rates selectable by bits IO1 thru IO4 in command word 4. See table 2-9.

TSR1, TSR2 - Transmit-speed-range 1 and 2. This code causes the ACLA to select a frequency from the LM to provide a range of transmit baud rates selectable by bits IO5 thru IO8 in command word 4. Table 2-9 shows the code and related reference frequencies.

Freq		Co	de		Reference	Baud				
Desig	105	106	107	108		Rate				
A	0	0	0	0	9.6 kHz	45 to 100				
В	1	0	1	0	19.2 kHz	100 to 600				
С	0	1	0	1	153.6 kHz	600 to 9600				
D	1	1	1	1	${\tt Special}^\dagger$	${\tt Special}^\dagger$				
[†] Provi	[†] Provided by an optional 115.2 kHz oscil-									

TABLE 2-9. CODE BITS AND REFERENCE FREQUENCIES

[†]Provided by an optional 115.2 kHz oscillator attached to the LM backplane. This special frequency can be used to accommodate a baud rate not available from the range of transmit baud rates shown in table 2-10.

Each time a command is given to the ACLA, each bit (IOl thru IO8) must be set to the condition desired on the associated function. Failure to do this will result in the condition being cleared or set to a different condition. Each time a command is given, the ACLA monitors each bit and takes the action dictated.

NOTE

When IOl thru IO8 in command words l and 2 are all set to logic 0, the ACLA is cleared to a known state which disables any input (output data demand, status or data) from the ACLA to the processor.

In command word 3, four bit positions (B4 thru B7) specify: 1) character length to be employed in interfacing with the external communications facilities, 2) whether parity bits are included in the data, and 3) whether the parity bit, if included, is odd or even. Parity bit management applies only to the serially transferred data on the communications line. There is no parity bit exchange between the ACLA and the LM.

Command word 3 format is depicted in table 2-11. Bit position 7, PSET, selects odd or even parity as indicated by the presence of a logic 0 or 1, respectively. Bit position 6, denoted PI for parity inhibit, commands the ACLA to check for parity upon input and to add a parity bit to the transmitted serial data stream upon output. A PI bit of logic 0 initiates these functions whereas a bit content of logic 1 commands the ACLA to dispense with parity generation and checking. This is indicated in table 2-12, which also presents the CO1 and CO2 bit code determining the character length employed during data transfers with the modems.

The character length, in terms of information content may be either 5, 6, 7, or 8

bits in length. However, if the PI bit is a logic 0, a parity bit is coupled with the information. In this case, the character length may be as long as 9 bits. Bit positions 10 and 11 specify the character length without parity and are coded as shown in table 2-12.

Command word 4, shown in table 2-13, is used in conjunction with bits IO5, IO6, IO7 and IO8 of command word 2 to set the baud rate for the input and output sections. The input and output baud rates may differ. To determine the proper code for the baud rate, select the range from command word 2 in which the desired rate is contained and the desired baud rate from command word 4.

The baud rate can be determined using an algorithm with the appropriate bits (4 bits on input or 4 bits on output) from command word 4 in conjunction with the range selected from command word 2. Proceed as follows to find the baud rate:

- Complement each bit of the two 4-bit fields of command word 4. Convert each result to a base ten number using IO4 as the most significant bit for the input field and IO8 as the most significant bit for the output field. Add one to each result.
- 2. Multiply the above result by 1610.
- 3. Divide this product into the reference frequency selected from table 2-10.

The following example illustrates this algorithm for baud rate determination:

Given:

from command word 4 - IO4 IO3 IO2 IO1 0 1 0 1 from command word 2 - IO5 IO6 1 0 (19.2 kHz) Complement $0101_2 = 1010_2 = 10_{10}$ Add one to the result = $1011_2 = 11_{10}$ Then, the baud rate = $\frac{19.2 \times 10^3}{111 \times 16} =$ 109.1 baud

NOTE

The ACLA must be able to receive data that might have up to 40 percent distortion, that is, 40 percent of a bit per character. The result found above is valid for a 110 baud communications line, having .82 percent tolerance of the nominal value of 110 baud.

			Speed	- Cor	nmand	Word	4		Range ·	- Com	nand N	Word 2	2
Baud Rate		In	put			Out	out		Freq	Inpu	Input		out
	Il	12	I3	I4	15	16	17	18	Desig	15	16	17	I8
9600	1	1	1	1	1	1	1	1	с	0	1	0	1
7200 (Special)	1	1	1	1 ·	1	1	1	1	D	1	1	1	1
4800	0	1	1	1	0	1	1	1	С	0	1	0	1
3600 (Special)	0	1	1	1	0	1	1	1	D	1	1	1	1
2400	0	0	1	1	0	0	1	1	С	0	1	0	1
1800 (Special)	0	0	1	1	0	0	1	1	D	1	1	1	1
1600	0	1	0	1	0	1	0	1	С	0	1	0	1
1200	0	0	0	1	0	0	0	1	С	0	1	0	1
1050	1	1	1	0	1	1	1	0	С	0	1	0	1
800	0	0	1	0	0	0	1	0	С	0	1	0	1
600	0	1	1	1	0	1	1	1	В	1	0	1	0
300	0	0	1	1	0	0	1	1	В	1	0	1	0
150	0	0	0	1	0	0	0	1	В	1	0	1	0
133.3	1	1	1	0	1	1	1	0	В	1	0	1	0
120	0	1	1	0	0	1	1	0	В	1	0	1	0
110	1	0	1	0	1	0	1	0	В	1	0	1	0
100	0	0	1	0	0	0	1	0	В	1	0	1	0
75	0	0	0	0	0	0	0	0	В	1	0	1	0
66.67	1	1	1	0	1	1	1	0	A	0	0	0	0
50.0	0	0	1	0	0	0	1	0	A	0	0	0	0

TABLE 2-10. COMMON BAUD RATES AND COMMAND CODES

TABLE 2-11. COMMAND WORD 3 FORMAT

Loop Cell Bit Position	В0	Bl	B2	В3	В4	в5	В6	в7	в8	В9	в10	B11
LM to ACLA Interface		OFl	OF2	OF3	IOl	I02	I03	IO4	I05	I06	107	I08
Bit Content	$ \setminus$	1	0	1	PSET	PI	COl	C02	SB		ECHO	LIT

PSET - Parity-set. When B4 is a logic 1, concurrent with PI set to a logic 0, the ACLA generates and checks for even parity. A logic 0 concurrent with PI set to a logic 0 causes the ACLA to generate and check for odd character parity.

PI - Parity-inhibit. When B5 is a logic 0, the ACLA checks character parity on input and generates character parity on output. A logic 1 causes the ACLA to ignore parity.

CO1, CO2 - Code 1 and Code 2 bits form a code so that each combination corresponds to a character length of either 5, 6, 7 or 8 bits. The checking and generation of character parity adds one information bit to the character and therefore must be considered when selecting the unit code. Table 2-12 shows these code bits in relation to parity-inhibit bit. SB - Stop-bit. A logic l in B8 position causes the output logic to generate two stop bits (For 5 data bits, the stop bit is 1.5 units in length.) on output and a logic 0 generates one stop bit.

ECHO - Echoplex mode. A logic l in this position causes the ACLA to return all data received from the modem on the receive-data line back to the modem on the send-data line while maintaining normal data processing in the input logic. A logic 0 inhibits echoplex operation.

LIT - Loop-internal-test. A logic l in this position causes the ACLA to go into an echoplex mode. Data and modem control signals from the output section are routed (looped back) to the input section. Refer to Programming Notes for additional information on this mode of operation. A logic 0 disables the echoplex mode.

TABLE	2-12.	CHARACI	ER	LENG	TH	AND
		PARITY	STA	TUS	COI	DΕ

Parity	Cod	e (B9-	-B11)	Character Length
	PI	COl	CO2	(incl. parity)
	0	0	0	6
Yes	0	1	0	7
163	0	0	1	8
	0	1	1	9
	1	0	0	5
NO	1	1	0	6
	1	0	1	7
	1	1	1	8

PROGRAMMING NOTES

The following notes provide additional information on the operation of the ACLA and are intended to assist the programmer. Typical input and output operations are presented.

ACLA INITIALIZATION

Before the ACLA is used following a power-up situation (either power up of a system in which the ACLA is already installed, or installation of the ACLA in an operating system or enablement of the ACLA by setting one of the enable/disable switches from the OFF to ON position), it should be cleared. Clearing the ACLA in this situation requires that the program perform the following:

- Send output supervision with command words 1, 2 and 3 set to logic 0.
- Momentarily activate the inputsupervision-on (ISON) command with the appropriate output supervision. This causes any erroneous status set during the power-up sequence to be reported and cleared.

Any input line frames received from the ACLA prior to completion of the clear process should be ignored.

Once the ACLA is known to be in a cleared state, it can be initialized. Initialization generally consists of sending output supervision to activate ISON, selecting parity option and character length, and setting baud rate.

COMMUNICATIONS LINE CONNECTION

For switched (dial up) network connections, ring-indicator (RI) status indicates that the local modem is receiving an incoming call from a remote station. To cause the modem to answer the call, the program must send a command to turn data-terminal-ready (DTR) on. When the call has been answered, data-set-ready (DSR) is turned on and status reported.

For dedicated (private line) network connections, RI and DTR generally are not used. The program can determine the state of DSR by sending an input-supervision-report (ISR) command and observing the state of DSR status in the supervision returned.

In either type of network connection, DSR on indicates that the modem is connected to the communications line and data transmission can take place. DSR off at any time indicates that the modem is not connected to the communications line and data transmission cannot take place. Loss of DSR can occur because of any one of the following conditions:

- 1. Local modem is in a power-off condition.
- Local modem is in a nondata mode of operation, such as alternate voice or test modes.
- 3. ACLA to modem cable is disconnected.
- Local modem has gone to an "on hook" state and logically disconnected itself from the communications line.

INPUT OPERATION

When the remote station begins transmission, a carrier signal is applied to the communications line. The local modem detects this carrier, and DCD status is reported.

NOTE

In some situations, carrier is present continuously and is not turned on and off with each transmission.

To receive data (i.e., message from remote station), ION must be activated.

On two-wire, half-duplex communications facilities, ION should be deactivated before

Loop Cell Bit Position	В0	Bl	B2	В3	В4	В5	B6	В7	в8	В9	B10	Bll
LM to ACLA Interface	Ν	OFl	OF2	OF3	101	I02	I03	IO4	105	I06	107	108
Bit Content	$] \land$	1	0	1	Fl	F2	F4	F8	Fl	F2	F4	F8
Field Definition	$] \land$	Fo	ormat			Rece	ive			Tran	smit	

TABLE 2-13. COMMAND WORD 4 FORMAT

output to avoid receiving back the message transmitted.

OUTPUT OPERATION

To transmit data, output-on (OON) command must be activated. Also, request-to-send (RTS) must be turned on if not so conditioned previously. When the modem is ready to transmit data, it returns clear-to-send (CTS) signal, which causes the ACLA to generate the first output-data-demand (ODD) and to report CTS status.

When the program receives an ODD, it should return a character to the ACLA. Each time that the ACLA transfers a character from its buffer register to the shift (disassembly) register, it generates an ODD. This sequence is repeated until the last character of the message is transmitted. RTS can be deactivated one character time (or more, depending on the modem type) after the generation of the last ODD.

LOOPBACK TEST OPERATION

To operate in loopback test mode, the loop internal test (LIT) command must be sent to the ACLA. Data and modem control signals from the output section are routed (looped back) to the input section as follows:

- 1. Transmit-data (TD) is connected to receive-data (RD).
- 2. Request-to-send is connected to clear-to-send.
- 3. Data-terminal-ready is connected to data-set-ready.
- Local-mode is connected to datacarrier-detector (receive-linesignal-detector).
- Secondary request-to-send is connected to secondary-data-carrier detector (secondary-receive-linesignal-detector).
- Terminal-busy connects to ringindicator.

While in this mode, all signals received from the modem are blocked and ignored by the ACLA. However, on the output side, signals to the modem are not blocked and caution must be used while in loopback test mode to avoid undesirable operation of the modem. For instance, while testing the operation of data-terminal-ready, an on condition is being received by the modem as well as being looped back as in item 3 above. If an incoming call was received in this situation, the modem would answer; this may confuse the calling station since no data transfer would occur. Therefore, DTR should only be turned on momentarily to test its operation and left off during other ACLA tests.

BREAK/OPEN-LINE DETECTION

Break (one or more character times of a spacing) or open-line (continuous spacing) conditions on the receive-data line can be detected by use of framing-error-status (FES) and the data-line-monitor (DLM) command. When a character is received without a stop bit (spacing or logic 0 condition detected when receive-data line is sampled for first stop bit), FES is reported in conjunction with the character. Following detection of a framing error, the ACLA locks up and is not in a condition to assemble additional characters until it sees a space-to-mark transition on the receivedata line or a data-line-monitor command. The program must issue a DLM command each time it receives FES to cause the ACLA to monitor the receive-data line for another character time. The program detects a break condition by the receipt of one or more (the exact number is established by software) consecutive null (all zero) characters accompanied by FES. Once a break or open-line condition has been determined to exist, the program may periodically interrogate the state of the line by issuing a DLM command. If the line remains in a spacing condition, the DLM command causes a null character to be assembled and FES reported. If the line has returned to a marking condition, the DLM command has no effect.

The ACLA monitors for framing errors at all times. It transfers the character received and reports FES whenever the ISON command is active, independent of the state of the ION command. Thus, break detection is possible while the ACLA is transmitting to a remote station even though the input section may be disabled (ION off).

RESTRAINT DETECTOR

For operation on the TWX network, the local modem may occasionally signal the ACLA to suspend data transmission. This condition may occur when the ACLA can transmit data to the TWX central office faster than the central office can convert the data and transmit it on to the appropriate station. The ACLA simply inhibits generation of ODDs while the restraint-detection signal is active, the net effect on software being a momentary delay in receipt of ODDs.

UNCRATING

CAUTION

Although the integrated circuits and discrete components mounted on the individual printed circuit card can withstand considerable shock, the units must be handled with care. In no case should units be stacked directly upon one another because the printed circuit foil, components, or integrated circuits may be loosened or broken by such action.

The ACLA may be shipped already installed in a card cage assembly, or independently in a specially padded cardboard shipping container. Regardless of the method used for shipment, carefully unpack the units and check for damage. If a unit has been damaged in shipping, refer to section 8:503:00 of the Field Procedures Guide for Customer Engineers for instructions on disposition of damaged equipment.

INSTALLATION

CIRCUIT CARD TYPES

The DU137-A/B ACLA, PN74447001, is directly interchangeable with the DU189-A, DU189-B, DU190-A, DU190-B, DU190-C, DU191-A, or DU191-B ACLA, PN74877129 (tables 3-1 and 3-2).

CABLE TYPES

Two cables are required for each ACLA card. The DU137-A/B ACLA is used with any of the cable sets listed in table 3-1. The DU189, DU190, and DU191 ACLAs, listed in table 3-2, contains the card and cables selected for specific applications.

Three types of cable assemblies are available for ACLA cards, each type used for a different application. The cable type is identified by its assembly part number on a band around the cable at one end. A typical cable and its connectors are illustrated in figure 3-1. Tables 3-3, 3-4, and 3-5 provide pin connection data for each type of cable.

ACLA cables with exposed shields are used with B version NPU cabinets containing electromagnetic interference shielding. On each cable, 3 feet (0.9 metre) of cable shielding adjacent to the CLA connector is exposed to enable grounding to the cabinet frame.

a the second second

CIRCUIT CARD LOCATIONS

ALCA circuit cards are installed in a CLA and loop multiplexer card cage. See figure 1-2. There may be from one to four card cages used in the multiplexing subsystem, all identical. If only one card cage is used, it is located in the lower section of the bay. See figure 3-2. Of the 18 slots available in a card cage, the two rightmost are reserved for loop multiplexer cards. ACLA cards can be inserted into any or all of the remaining 16 slots.

COMMUNICATIONS LINE EXPANSION UNITS

Optional CLA and LM card cages have the same capacity as the basic card cage and are known as communications line expansion (CLE) units.

The first optional communications line expansion provides the second card cage assembly, which is mounted in the center of the cabinet above the first cage.

The second optional CLE unit provides the third card cage assembly, which is mounted in the lower section of the stand-alone cabinet. See figure 3-3. This option also includes a blower assembly and a power supply.

NOTE

The 2550-2 Host Communications Processor and the 2552-2 NPU each contain a second bay which houses the second and third CLEs.

The final CLE option provides a fourth card cage assembly, which is mounted in the center of the stand-alone cabinet. This unit uses power and cooling from the second CLE unit.


CARD LOCATION PRIORITIES

Because each CLE card cage assembly is identical in configuration and each CLA is the same as another in size, a CLA card can be physically installed in any card slot of any CLA and LM card cage.

Although random insertion of CLA cards into any of the available slots is permissible, best system performance is obtained when the cards having the highest character rates are inserted into the highest priority slots.

Equipment Number	Part Number	Application	Connector to Modem/Terminal	Connector to ACLA
XA133-A YA228-A	74657700 74875756†	Compatible with AT&T 103/113 Data Sets	25-contact plug	25-contact receptacle
XA135-A YA230-A	74657900 74875846†	Connects directly to terminal without a modem. Compatible with any terminal with RS-232-C inter- face capable of oper- ating AT&T 103/113 or 202 Data Sets.	25-contact receptacle with threaded retaining spacers	25-contact receptacle
XA134-A YA229-A	74658300 74875760†	Compatible with AT&T 103F, 202R Data Sets or CDC telegraphic level converter	25-contact plug	25-contact receptacle
XA229-Att YA234-Att	74874002 74876194†	Compatible with AT&T 202 Data Sets with reverse channel option	25-contact plug	25-contact receptacle

TABLE 3-1. CABLES USED WITH DU137-A/B ACLA



Equipment	Part N	lumber				
Number	ACLA Card+	Cable				
DU189-A	74877129	74657700	Compatible with AT&T 103/113 Data Sets			
DU189-B††	74877129	74875756				
DU190-A	74877129	74657900	Compatible with any RS-232-C interface capable of operating			
DU190-B††	74877129	74875846	AT&T 103/113/203 Data Sets. Connects directly to a terminal			
DU190-C††	74877129	21937629	without a modem.			
DU191-A	74877129	74658300	Compatible with AT&T 103F/202R			
DU191-B††	74877129	74875760	Data Sets or CDC telegraphic level converter.			

+ ACLA card, PN 74877129, is interchangeable with DU137-A/B ACLA, PN 74447001.
+ Used with B version cabinet.




Figure 3-1. Typical ACLA Cable Connectors

CLA Connector	Signal	Modem		
Description	Pin No.	Flow	Pin No.	
Protective Ground (AA)	1†		1	
Transmitted Data (BA)	2	>	2	
Received Data (BB)	3	◀	3	
Request to Send (CA)	4	>	4	
Clear to Send (CB)	5	←	5	
Data Set Ready (CC)	6	∢	6	
Signal Ground (AB)	7		7	
Rcvd Line Sig Det (CF)	8	<	8	
Data Term. Ready (CD)	20	>	20	
Ring Indicator (CE)	22	←	22	
Terminal Busy (-)	25		25	
[†] Cable shield terminated to connector shell and pin l at each end.				

TABLE 3-5. CABLE 10400-3 SIGNALS AND PIN CONNECTIONS

CLA Connector		Signal	Modem	
Description	Pin No.	Flow	Pin No.	
Protective Ground (AA)	1 [†]		1	
Transmitted Data (BA)	2	>	2	
Received Data (BB)	3		3	
Request to Send (CA)	4	>	4	
Clear to Send (CB)	5	▲	5	
Data Set Ready (CC)	6	∢	6	
Signal Ground (AB)	7	← →	7	
Rcvd Line Sig Det (CF)	8	◄	8	
Originate Mode	11	>	11	
Data Term. Ready (CD)	20	>	20	
[†] Cable shield terminated to connector shell and pin 1 at each end.				

Character rate is the bit per second (bps) rate divided by the unit code. Thus:

character rate =
$$\frac{bps}{unit code}$$

where the unit code equals the number of bits per character, including any start, stop, or parity bits.

Each card cage is organized so that the leftmost card slot has the highest priority and each succeeding slot to the right has a lower operating priority than its neighbor on the left. Moreover, CLA1, as labeled on a card, has a higher priority than CLA2 on the same card.

If the system has more than one CLA card cage, the LM with the highest priority has its upper cable connected to the MLIA. The LMs are connected serially so that the LM with top priority has its lower cable joined to the upper connector of the LM next in operating priority. These priorities of interconnection are illustrated in figure 3-4.

CARD INSTALLATION

ACLA cards are installed in the selected CLA and LM card cage assembly as follows:

TABLE 3-4. CABLE 10400-2 SIGNALS AND PIN CONNECTIONS

CLA Connector	Signal	Term.			
Description	Pin No.	Flow	Pin No.		
Protective Ground (AA)	1†	∢ >	1		
Transmitted Data (BA)	2	\checkmark	2		
Received Data (BB)	3		3		
Request to Send (CA)	4		8		
Clear to Send (CB)	5				
Data Set Ready (CC)	6	◀	20		
Signal Ground (AB)	7	<>	7		
Rcvd Line Sig Det (CF)	8		4		
			5		
Data Term. Ready (CD)	20	>	6		
[†] Cable shield terminated to connector shell and pin 1 at each end.					





Figure 3-2. Component Location, Basic NPU Cabinet, Side View




Δ

M-579

74700900 E

3-4



LEGEND:

CLA – COMMUNICATIONS LINE ADAPTER CLE – COMMUNICATIONS LINE EXPANSION LM – LOOP MULTIPLEXER

Figure 3-4. Priorities of Loop Multiplexer Interconnection

CAUTION

Do not attempt to install an ACLA card in the communications processor card cage, located at the top of the basic cabinet. If attempted, the communications processor backplane will be damaged.

- 1. Set CLA1 and CLA2 enable/disable switches to OFF.
- Position card vertically so that connector on card handle is on lower part and thumbwheel switches are on upper part.
- If system is operating, set thumbwheel address switches on card handle to the proper hexadecimal address before installing ACLA card. Refer to Controls and Indicators, section 2, for method of setting an address.

CAUTION

Ensure that 51-pin tab connectors on rear edge of card are properly aligned with their mating connectors on card cage backplane. Crossslotting will destroy the backplane.

- 4. Insert rear edge of card into slotted guides, making certain that card is perfectly vertical and not cross-slotted.
- Slide card into card cage, applying firm pressure on card handle to engage connectors on card with backplane connectors. All card handles will be flush with one another when cards are correctly installed.
- Position blank slot covers in all card slots that are not used to assure that blower air flow is contained in card cage.
- Set thumbwheel address switches on card handle. Refer to Controls and Indicators, section 2, for the method of setting an address.
- 8. Set enable switches to CLAl and CLA2 (enable) positions.

CABLE INSTALLATION

ACLA cables are installed as follows:

1. Select a cable that is compatible with terminal or modem to be connected to ACLA. Refer to the cable indentification.

- 2. Attach cable to terminal or modem, then attach the other end of cables to the ACLA card handle. All cables exit through bottom of cabinet. In the B version cabinets, cables are routed through cable grounding assembly located at bottom of cabinet. See figure 3-5. For ACLAs installed in upper expansion position of cabinets, route cables through cable tray provided on either side and then down along the side to bottom of cabinet.
- 3. Tighten down retaining screws on all cable connectors. Apply pressure to grounding clamp (B version) and tighten screws.
- Lay out surplus length of cable in a long, flat loop under the raised floor or in enclosures; this manner of storage minimizes kinking of cables.
- Place protection padding, if available, over stored loops of cable before installing flooring.

INITIAL CHECKOUT

After all ACLA cards are installed and connected, diagnostic or system programs can be used to determine overall ACLA function.

If a fault is isolated to the ACLA, the following mechanical checks may be made:

- Check that enable switch of ACLA in question is in the on (up) position.
- 2. Check that ACLA cable connectors are firmly attached.
- 3. Ensure card is firmly placed in card slot.
- Monitor LED indicators under ACLA card handle to ensure electrical power is on ACLA card.
- 5. If LED indicators are not lit on the ACLA card, check LED indicators on LM card handle to ensure power is available to card cage.

CRATING AND SHIPPING

If ACLAs are to be shipped installed in a card cage assembly, the packaging must be designed to hold the ACLA cards securely in place during shipment, as well as to provide protection for the exterior of the card cage.

If the ACLAs are to be shipped independently, they must be packaged in well-padded cardboard containers to protect the integrated circuits, discrete components, switches and printed circuit foil from damage during shipment.

Packaging should conform to the requirements of CDC Procedure 13-002, Packaging and Material Handling Documentation.




Figure 3-5. Typical Grounding Arrangement for B Version NPU Cabinets

4

INTRODUCTION

The ACLA logic circuit card is functionally divided into two ACLAS. Certain parts of the logic are used by both ACLAS. For the purpose of this discussion, the logic of only one ACLA (ACLA1) is detailed; the other ACLA (ACLA2) is mentioned only in discussing certain circuits shared by both ACLAS. ACLA1 is subdivided into four major sections: output, input, speed generator, and modem interface. Refer to the logic diagrams in section 5 to aid in understanding the following discussion.

OUTPUT SECTION

The output section of the ACLA receives commands and data from the processor via the loop multiplexer (LM) output bus. The information in the commands controls both the output and input sections. Data received by the ACLA in parallel is shifted out serially onto the communications line.

BUS BUFFERS

All signals originating at the LM are buffered by the ACLA so that no more than one transistor-transistor-logic (TTL) load is created by the ACLA. Inverting and noninverting elements are used to perform this function. For the most part, these buffered signals are used by both ACLAs (primarily the bus signals). A timing diagram for the LM to ACLA interface is shown in figure 4-1.

SELECT OUTPUT

Commands and/or data must always be preceded by an address. Each ACLA has a unique 8-bit address which is selectable by means of two hexadecimal thumbwheel switches located on the card handle. On the 2-digit switch, the upper digit is the most significant digit (refer to section 2). The LM places the address, the output-select (OSL) signal, and the output-strobe (OST) signal on the bus when it has information for the ACLA. This address is compared with the preset address by two 4-bit comparators. The comparators are cascaded with OSL and applied to the J input of the select-output (SELO) flip-flop.

NOTE

In the descriptions and diagrams in this section, all mnemonics for signals that are active in the low condition are followed by an asterisk. Those shown without an asterisk are active in the high condition. On the rising edge of OSTA*, the SELO flipflop is clocked to a set condition. The ACLA output is thus selected and is prepared to accept commands or data until it is deselected. When the LM has provided all information in a particular line frame to the ACLA, it sets output-select-clear* (OSC*) to a logic 1. This signal is applied to the K input of the SELO flip-flop. On the rising edge of output-strobe OSTA*, the SELO flip-flop is clocked to a reset condition, deselecting the ACLA output section.

FORMAT DECODE

Output format bits 2 and 3 (OF2, OF3) are monitored by a 2-to-4 decoder. Only two decoded formats are used by the ACLA, namely, output-data cell (ODATA) and output-supervision (OSUP) cell. If bits OF2 and OF3 are both logic 0, ODATA is decoded, thereby enabling the acceptance by the ACLA of the data character which is present on the output bus (IO1 thru IO8). OSUP is decoded when there is a supervision format present (OF2 is logic 0 and OF3 is logic 1). OSUP enables the command counter. The format decoder is used by both ACLA1 and ACLA2 and is enabled only if either SELO1 or SELO2 is active.

COMMAND COUNTER

Since all commands sent to the ACLA have the same format code, the ACLA must keep track of the sequence of commands so that it can route them to the proper section of the logic. The command counter is responsible for this task. It is implemented by using a 4-bit register as a shift register with a single true bit which is shifted on each output strobe (OST).

The command counter is enabled only when OSUP is decoded by the format decoder. This signal is applied to the reset of the command counter so that for any format code other than supervision the command counter is disabled.

When the first command is sent by the processor, OSUP is decoded, enabling the command counter. The- \mathbb{Q}_3 from the first stage of the counter is high and is gated with OSUP to produce the signal COM1, which is used to enable the storage of the first command word. On the rising edge of OST*, the counter is advanced to COM2, and to COM3 and COM4 on subsequent edges. The clock to the counter is produced by the ORing of OST1 and OST2. COM2, 3, and 4 enable the storage of command words 2, 3, and 4, respectively. The command counter is used by both ACLAS.

001 *			
OSL*			
OSC*			
		i	
OF2*		1	r
			J
OF3*		NOT USED	••••••••••••••••••••
		BY CLA	
		\sim	<
1018*	CLA ADDRESS DATA COMMAND 1 COMMAND 2 COMMAND 3 COMMAND 4	CRC	5
SEL0			
OST*, OSTA*			
OST			
	e		
COM1			
COM2			
сомз			
COM4			
OER*, OERA		i i	
		L	1
OLE			

Figure 4-1. Loop Multiplexer-to-ACLA Interface and Command Timing Diagram

COMMAND REGISTERS

All commands are strobed into their associated registers with either COM1, COM2, COM3, or COM4, and OST. The command 1 register stores all of the modem control signals plus output-on (OON) and input-on (ION). It is implemented with two 4-bit parallel-load shift registers. COMI enables parallelentry, and on the falling edge of OST the registers are loaded with the information output IO1 thru IO8 bits present at their inputs. Break, input-status-on (ISON), receiver shift register, and transmitter shift register (RSR1, RSR2, TSR1, and TSR2) of the second command are stored in the same type of register in a like manner with COM2 and on the falling edge of OST. Also, the echo and loop-internal-test (LIT) commands of command 3 and all the speed generator divider bits of command 4 are stored in the same manner on the falling edge of OST and COM3 and COM4, respectively. The PSET, PI, CO1, CO2 and SB (stop bit) commands of command 3 are strobed into the control register of the UART with the rising edge of OST if COM3 is active. The data-line-monitor (DLM) and input-statusreport (ISR) commands of command 2 are nonstored commands having an active duration equal to the pulse width of OST (300 nanoseconds with a 20-mHz loop).

UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

The universal asynchronous receiver/transmitter (UART), a large-scale integration (LSI) package, is the main functional element in the ACLA. The transmitter section converts parallel data into a serial word which contains the data along with start, parity, and stop bits. The receiver section converts a serial word with start, parity, and stop bits into parallel data and verifies proper code transmission by checking the receipt of a valid stop bit and proper parity if selected for parity.

The UART is programmable as to word length (5, 6, 7 or 8 bits), parity (even, odd, or parity inhibited) and the number of stop bits (normally 1 or 2 bits, but 1-1/2 bits with a 5-unit code). The transmitter and receiver share the control register and thus are configured in the same manner.

The control register is loaded during command word 2 with IOl thru IO8 bits present on its inputs. These bits are strobed in with the control register load.

Transmitter

Figure 4-2 is a block diagram of the transmitter portion of the UART, and figure 4-3 is a timing diagram. Data can be loaded into the transmitter holding register (THR) whenever the transmitter holding register empty (THRE) is at a logic 1, indicating that the THR is empty. The data is loaded in by strobing the transmitter holding register load (THRL) line to 'low'. Data is transferred automatically to the transmitter shift register (TSR) as soon as the register becomes empty. The desired start, stop and parity bits are then added to this data, and serial transmission is initiated and is seen at transmit-data lines. This process is then repeated for each subsequent character as it becomes available. The transmitter requires a clock (TCK) that is a frequency 16 times the desired baud rate. The master clear clears the transmitter to an idle state whenever this line is strobed to a logic 1. It resets the TSR and the TD and THRE lines to a high level.

Receiver

Figures 4-4 and 4-5 show receiver block and timing diagrams, respectively. Serial asynchronous data is provided to the receive data (RD) input. The control logic searches for a logic 1-to-0 transition while in the idle state. If the input is still a logic 0 at the bit center, the signal is assumed to be a valid start bit, and the control logic is bit-synchronized so as to find the center of all subsequent data and stop bits. The receiver is then under the control of the control register.

The serial character present on the receive-data line is shifted into the receiver shift register. When the timing logic determines that the last stop bit is present, the character is transferred to the receiver holding register (RHR), and the input-buffer-full (IBF) line is set to a logic 1, thus indicating that a character is present on bits DAT1 thru DAT8. When this character is picked up, the reset-input-buffer-full (RIBF) line is pulsed low by external logic to reset the IBF line. If the IBF line is not reset before another character is assembled and transferred to the RHR, the datatransfer-overrun status (DTOS) line is set to a logic 1. This line remains logic l until the next character is loaded into the receiver holding register.




Figure 4-2. UART Transmitter Block Diagram




Figure 4-3. UART Transmitter Timing Diagram

If the UART is programmed to detect parity errors (even or odd) and a character is received with a parity error, the parityerror-status line is set to a logic 1 at the nominal center of the last stop bit. This signal is held until the next character is transferred to the RHR.

If the first stop bit is not a marking condition, the framing-error-status line (FES) is set to a logic l and held until the next character is transferred to the RHR. If the cause of FES is the receipt of a break character (null character without stop bits), the receiver is in a locked-up state so that the IBF does not set to a logic l until at least one character time has elapsed after a valid stop bit has been detected.

The timing for all receiver functions is obtained from the external receive clock (RCK) whose frequency is 16 times the desired baud rate. When the master clear line is strobed to a logic 1, the UART is set to an idle state. This resets TSR, RSR, RHR, FES, DTOS, PES and IBF, and sets TD and THRE.

OUTPUT DATA DEMAND

When the ACLA is able to accept a character from the LM, it sets the output-data-demand (ODD) flip-flop, which in turn causes IAV to activate. The ACLA address with the ODD flag bit set is picked up by the LM when the ACLA's input section is selected. The ODD flip-flop is reset during this selection. The processor, responding to the ODD, provides a data character to the output section of the ACLA via the LM.

The setting of the ODD flip-flop is controlled by four signals: ODD, THRE, restraint-detector* (RSD*), and clear-tosend status (CTSS). These signals are ANDed together to produce the clock for the ODD flip-flop. Since the D input is pulled up, the ODD flip-flop is set whenever three of the signals are logic l and the fourth makes a logic 0-to-l transition. The resetting of the ODD flip-flop is discussed in the input section. Normally THRE triggers the ODD flip-flop.

OUTPUT DATA

After receipt of an ODD from the ACLA, the processor sends a character via the LM to the output section of the ACLA. SELO sets to 1 when the ACLA's address is detected by the ACLA. After the address is presented, the next word may be a data character, in which case the data format code is detected by the format decoder, making ODATA a logic 1. The data character present on bits IO1 thru IO8 is loaded into the transmitter holding register of the UART with




Figure 4-4. UART Receiver Block Diagram

the THRL* pulse that is produced by the NANDing of OST and ODATA.

The loading of the character into the transmitter holding register forces the THRE signal of the UART to logic 0, indicating that the transmitter holding register is no longer empty. When the character is transferred to the transmitter register, the THRE signal again goes to logic 1, which in turn sets the ODD flip-flop.

If the transmitter holding register is not loaded with a character before the center of the last bit of the character being transmitted from the transmitter shift register, the transmit-data line continues marking.

Transmit data, which is the output from the transmitter shift register of the UART, is fed to the modem interface for level conversion and transmission to the modem or terminal.

When the processor wishes to output a break on the send-data line, it must set the break bit in command word 2 to a logic 1. This causes the SD line to be clamped to a spacing condition.


When an echo command is received from the processor, the receive-data signal is routed back to the send-data signal through the use of an AND-OR-Invert gate.

OUTPUT LOOP ERROR

Whenever the LM detects an error on the output loop while presenting information to the ACLA, it informs the ACLA of this condition via the output error line (a bussed signal). The output error signal is coincidental with IO1 thru IO8.

INPUT SECTION

The input section of the ACLA is responsible for the transference of data and the various statuses to the processor via the LM. Information is transferred in ll-bit parallel bytes (3 format bits and 8 input information bits). It performs the serialto-parallel conversion of data incoming from



DETAIL:




Figure 4-5. UART Receiver Timing Diagram

a modem or terminal device. The input section receives commands from the output section to program its characteristics.

INPUT AVAILABLE

The IA signal is activated by the ACLA whenever it has either output-data-demand, data, or status to report to the processor. The LM acts on this signal so that it selects the input section of the ACLA when it sees the next available input loop train.

The IA signal is derived by ORing statusavailable*, output-data-demand*, and dataavailable, then NANDing this result with the enable switch so that IA can be active only if the enable switch is in the on position. In the off position, the input to the NAND gate is at a low level, thus inhibiting the IA signal.

This enable switch should be in the off position when the ACLA card is inserted in an operating system and only turned on after the selection of the proper address. It should also be off when changing the address.

INPUT CONTROL LOGIC

The input control logic produces all signals which control the ACLA-to-LM interface. This logic is used by both ACLA1 and ACLA2 on a shared basis and is active only when the input section of either ACLA is selected by the loop multiplexer. It consists of a 2-bit input control states register, a states decoder, a holding register, a multiplexer and associated control logic. A diagram of the input control states is shown in figure 4-6. Timing diagrams of the input control (IC) and related signals are shown in figures 4-7 thru 4-10.

The LM selects the input section of ACLA by dropping input select (IS) to a logic 1 and providing input strobes (IST*). On each falling transition of IST*, the ACLA places information cells (address, data, or supervision) on the LM input bus. The transference continues until the input control logic activates the input-end (IEN) signal on the bus, indicating the last cell. The LM discontinues ISTs and raises IS* after detecting the IEN* signal. At that time the input control logic is again in an idle state.

Assume for the following discussion that ODD1*, DAV1 (data available), and SAV1* (status available) are logic 1. When input select (IS1*) goes to a logic 1, select input (SELI1*) is activated if IER is logic 0. SELI1* is ORed with SELI2* to produce SELI, which in turn releases the set of the input control register. In the idle state, SELI is logic 0, holding input control (ICl and IC2) in a set condition. ODD1*, ODD2*, DAV1 (data available), DAV2, SAV1* (status available) and SAV2* are applied to the input of a D-type holding register that is loaded on the leading edge of SELI. The outputs of this register are connected with a two-to-one multiplexer which is controlled by SELI2*. In this case, SELI2* is high since SELI1* is active (SELI1* and SELI2* are mutually exclusive). ODD1*, DAV1 and SAV1* are transformed on the outputs of the two-to-one multiplexer to ODD*, DAV, and SAV*, respectively. These signals are used to determine the state changes as shown in the states diagram. See figure 4-6.




Figure 4-6. Input Control (IC2-IC1) States Diagram




Figure 4-7. Input Control (ODD, DATA, SUPV) Timing Diagram




Figure 4-8. Input Control (SUPV only) Timing Diagram




Figure 4-9. Input Control (DATA only) Timing Diagram




Figure 4-10. Input Control (ODD only) Timing Diagram

INPUT CONTROL STATES

The input control states are defined as follows:

State 0 is IADD, i.e., ACLA address with or without ODD bit is placed on the input bus;

state 1 is IDATA, i.e., data serially received from the communications line is placed in parallel on the input bus;

state 2 is ISUP1, i.e., the first status
word is placed on the input bus;

and state 3 is ISUP2, i.e., the second status word is placed on the input bus.

INPUT MULTIPLEXER

The input multiplexer is used by both ACLA1 and ACLA2. It provides a 3-state interface with the LM input bus for the signals of IF2*, IF3* (input format) and II1* thru II8*. IF1* is activated by an open collector gate whenever SELI is a logic 1.

The input multiplexer is controlled by the signals SELI2*, SELI*, ICl and IC2 of the input control logic. Eight 8-to-1 multiplexer integrated circuits make up the input multiplexer, the outputs of which are connected to the LM input bus lines of II1 thru II8. Address, data, and supervision bits from ACLA1 and ACLA2 are applied to the respective inputs of each multiplexer in such a way that the proper word is selected for transfer to the LM.

The signals SELI2*, IC1, and IC2 dictate which of the possible words are selected. SELI* enables the 3-state outputs of the multiplexers, i.e., if IC1 is logic 1, IC2 is logic 0 and SELI2 is logic 0, then receive data bits DAT1 thru DAT8 of ACLA1 appear at II1 thru II8, respectively.

Input format bits 2 and 3 (IF2, IF3) are produced by the outputs of two 4-to-1, 3-state multiplexers. These multiplexers are controlled by the signals of SELI*, IC1 and IC2. SELI* enables the 3-state outputs, while IC1 and IC2 place the proper format code on the bus. All of the multiplexed inputs are "hard-wired" except the ODD flag bit which is connected to ODD*.

INPUT LOOP ERROR

Whenever the multiplex loop interface adapter detects an input loop error during a loop batch, it notifies the LM via a restart loop end. If the ACLA used the last input loop batch, the LM activates the IER line and the IS line and provides one IST. When both IER and IS are logic 1, a low level is applied to the D input of the input loop error status (ILES) flip-flop. On the trailing edge of IST, the ILES flipflop is clocked, thus storing the error condition. The ILES* signal sets the status R/W (if input-status-on is logic 1), which in turn activates the input available. ILES is picked up by the LM in ISUP1. The ILES flip-flop is reset when the status clear signal makes a logic 0-to-1 transition. The SCL signal is produced by a flip-flop which is set by the trailing edge of IST while in the input control state of ISUP1 and reset on the next trailing edge of IST.

CHARACTER ASSEMBLY

Before the ACLA can receive data from the communications line and transfer it to the LM, it must be programmed via the ACLA output section. It must be programmed to the proper character length and even or odd parity and programmed to enable the input section (ION is a logic 1).

After level conversion by the modem interface section, the receive-data signal is fed to the receive section of the UART. The UART monitors this signal for a start bit which begins the processing of the character as shown in the discussion of the UART. In the center of the first stop bit, the UART transfers the character to its receive holding register so that the character is present on DAT1 thru DAT8 and raises its input-buffer-full flag (IBF). ION is NANDed with IBF to activate input available. IBF is reset with reset-inputbuffer-full (RIBF*), which is produced by the NANDing of IBF, SELI, IC1, and IC2.

The resetting occurs during the time that the LM picks up the data word. The preceding is the normal resetting procedure for IBF, but it is also reset when ION goes from the 0-to-1 condition by the NANDing of ION*, IO7, COM1, and OST.

When assembling characters, if IBF is not reset by the time that another character is transferred to the receive holding register, the data-transfer-overrun status (DTOS) flag sets to a logic 1. This signal is applied to the input multiplexer and accessed by the LM in the first status word. DTOS is reset on the first end of the next received character after the resetting of IBF. End of character is in the center of the first stop bit of the received character.

If the received data is in a spacing condition during the first stop bit of a received character, the framing error status (FES) flag of the UART sets to a logic 1 at the bit center of that stop bit. FES and IBF applied to an A-O-I gate set the status R/W, if ISON is logic 1. ISON also allows DAV to activate, which in turn allows data and status to be reported to the LM. This occurs regardless of the state of ION. This function facilitates the detection of a breaking condition: FES, reported to the LM in the same line frame as a data character of spacing, is interpreted by the software as a character time of break (constant spacing).

Following the detection of FES, the UART loses character timing and cannot set IBF until it sees a space-to-mark transition on the RD line (the beginning of a stop bit).

If the RD line is in a break condition, the processor can determine the length of the break by issuing a data-line-monitor (DLM) command to the ACLA. DLM* is produced by the NANDing of IO4, COM2 and OST, and then ORed with the RD line to cause a short marking pulse on the RD line, and forces the receive clock to a high state. This results in the monitoring of the RD line by the UART for one more character time. If a break condition still exists, the ACLA reports a data character of all spacing and FES. In this manner, the processor may periodically interrogate the ACLA to determine the condition of the RD line.

MODEM INTERFACE SECTION

The modem interface provides the level converting receivers and drivers to interface the RS-232-C signals (\pm 25V max) of the modem to the logic used in the ACLA. This section also provides the logic necessary to monitor the state of certain signals received from the modem.

The RS-232-C signals are considered in the marking, off, or logic 1 condition when the voltage level is more negative than minus 3 volts with respect to signal ground. The signals are considered in the spacing, on, or logic 0 condition when the voltage is more positive than plus 3 volts with respect to signal ground. The RS-232-C drivers of the ACLA provide, for the marking condition, a level more negative than minus 8 volts and, for the spacing condition, a level more positive than 8 volts.

MODEM STRAPPING

To insure compatibility of the ACLA with various types of modems, strapping options are provided on the ACLA logic card. The proper strapping must be verified for each modem type. This involves which modem signals are connected to certain pins on the 25-pin modem connector. The signals affected and their strapping points are shown in table 4-1.

MONITORING

The modem signals of clear-to-send (CTS), data-carrier-detector (DCD), secondary data-carrier-detector (SDCD) and data-setready are monitored by the ACLA for a level change (either an on-to-off transition or an off-to-on transition). Ring-indicator (RI) is monitored for an on-to-off transition. The modem interface section also contains the logic for operating in the loopback test mode, so that the following modem control and monitor signals are connected: SD to RD, RTS to CTS, LM to DCD, DTR to DSR (data-terminal-ready to data-setready), TB (terminal busy) to RI, and SRTS to SDCD.

	Strapping Points			ts	
i		ACLA1 ACLA2		A2	
Option	Signal	From	То	From	То
1.	SRTS (Pin 19)	I	A	F	G
2.	SRTS (Pin 11)	J	D	N	Е
3.	OM (Pin ll)	L	D	м	Е
4.	LM (Pin 12)	К	с	Р	н
5.	SDCD (Pin 12)	В	с	0	Н
 Standard production cards are set up with options 1, 3, and 5 as shown. 					
2. Options 2 and 3 cannot be chosen for the same ACLA.					
 Options 4 and 5 cannot be chosen for the same ACLA. 					

MONITOR SIGNALS

All modem monitor signals are inverted by the RS-232-C receivers. The resulting signals are supplied to a 2-to-1 multiplexer which is used for the self-test mode. The outputs of the multiplexer (CTS*, DCD*, SDCD*, and DSR*) are presented to change detecting circuits. If there is a level change in any one of these four signals, the status R/W is set, providing ISON is a logic 1. The setting of the status R/W causes the most recent condition of the four modem signals to be stored in a register. The outputs of this register are CTSS, DCDS, secondary data-carrier-detector status (SDCDS), and data-set-ready status (DSRS). These outputs are presented to the input multiplexer for transference to the LM when the ACLA's input section is selected.

Each change detection circuit consists of one section of the register and an exclusive OR gate. For example, if both DSR* and DSRS are logic 1, the status R/W does not set, since the output of the exclusive OR gate to which DSR* and DSRS are applied is a high level. Assume that now the state of DSR* is changed so that it makes a logic 1-to-0 transition. The output of the exclusive OR gate goes low, setting the status R/W which strobes the register storing the present condition of DSR*. Now DSR* and DSRS are both a logic 0, and the exclusive OR gate output is high. The DSR change detector is primed to respond in the same manner when DSR* makes a logic 0-to-1 transition. Note that the register is up-dated every time the status R/W is set. A timing diagram of the modem interface signals is presented in figure 4-11.




Figure 4-11. Modem Interface Timing Diagram

RING INDICATOR STATUS

Ring indicator status (RIS) is stored in a flip-flop. A logic 1-to-0 transition of ring indicator causes the status R/W to set. The setting of the status R/W causes the RIS flip-flop to be clocked to a logic 1. The next time the status R/W is set, if not caused by the toggling of the ring indica-tor (RI), the RIS flip-flop is clocked to a logic 0. The RI detection logic consists of an exclusive OR gate, a NAND gate, an inverter, the RIS flip-flop and a delay network. When the RI line goes to a logic 1, a low level is applied to the resistorcapacitor network, causing the capacitor to discharge through the resistor until the level across the capacitor reaches ground potential. The inputs to the RIS flip-flop are armed with a high level. When RI makes a logic 1-to-0 transition, the output of the NAND gate goes low, thereby setting the status R/W. The high level on the inputs to the RIS flip-flop is clocked into the RIS flip-flop by the setting of the status R/W. This level goes low 200 to 400 nanoseconds afterwards, then the capacitor charges to the turn-on voltage of the exclusive OR gate.

STATUS READ/WRITE

The status R/W is reset when the ACLA puts the second status word on the LM input bus. Since ISON is applied to the direct reset of the status R/W, this status is inhibited from setting when ISON is logic 0.

The status R/W can be set with any of the following eight signals: data-associated-status, input-loop-error, output-loop-error, or one of the five ouputs of the change detection circuit.

DATA ASSOCIATED STATUS

Data-associated-status* (DAST*) is produced by an A-O-I gate and may be activated by an input-data-error (parity or framing error or data-transfer-overrun) signal. FES, PES, and DTOS are applied to the A-O-I gate. If any one is logic 1, and IBF is logic 1, data-associated-status also goes to a logic 1. The remaining element of the A-O-I gate decodes the input-supervision-report command which causes data-associated-status to go to logic 1 if OST1, COM2 and IO2 are logic 1. The input-supervision-report command is a single-pulse signal.

INDICATORS

Light-emitting diodes are used to monitor the modem interface for the activity of the send-data, receive-data, request-to-send and data-set-ready. The indicators are activated with a logic 0, on, or spacing condition on their associated signals.

SPEED GENERATORS

The receive and transmit sections of the UART require separate clock sources that are each 16 times the desired baud rate of their associated section. These clock sources are supplied by the receive and transmit speed generators. Each speed generator, under program command, can select one of four reference frequencies supplied to the CLA (by the LM or special option) and can divide it by a predetermined integer to produce the 16 times clock required by the UART. All commonly used reference frequencies are necessary to the normal function-ing of an ACLA. More than one reference frequency is available between a multiplexer and the communications line adapters it is servicing. The three reference frequencies supplied by the LM to the ACLA are: RF1 (9.6 kHz), RF2 (19.2 kHz), and RF3 (153.6 kHz). The ACLA can accommodate RF4, which

is a special frequency supplied by an optional oscillator. These reference frequencies are applied to a 4-to-1 multiplexer which is controlled by receive speed ranges 1 and 2 of command word 2. The desired speed range is applied to a synchronously loaded binary counter. The counter is loaded with the levels present on RF1, RF2, RF4, and RF8. See figure 4-12. The loading is enabled by its own carry-out when the count reaches the F_{16} , which happens on the low-to-high transition of the selected reference frequency. The carry-out pulse is NANDed with the inversion of the reference frequency to produce the 16 times clock for the receive section of the UART. The speed generator for the transmit section of the UART operates in an identical manner to the receive sections speed generator described above.




Figure 4-12. Speed Generator Timing Diagram


This section contains the logic diagram for the ACLA.

÷


.





٠




74700900 E





























5-11 .



.



4700900 E

This section covers troubleshooting, card replacement, card repair, maintenance checks, and preventive maintenance. In order for the ACLA to operate, the system must be operating.

TROUBLESHOOTING

SPECIAL TOOLS

Troubleshooting is facilitated by the use of an Extender Board, CDC Part No. 74555600. The extender board is oriented so that its female connector is on the left when viewed from the front of the card cage assembly. The extender board is inserted into the card cage assembly in place of the suspected faulty ACLA card. The ACLA card is then inserted into the guide rails of the extender board. All points on the ACLA card are thus made readily accessible for troubleshooting.

A Loop External Test Connector, CDC Part No. 74715600, may be used for off-line diagnostics.

TEST EQUIPMENT

The following items of test equipment are recommended for troubleshooting the ACLA circuit cards:

- Oscilloscope, Tektronix Model 475, or equivalent
- 2. Volt-Ohm-Milliammeter, Simpson Model 261, or equivalent.

ON-LINE DIAGNOSTICS

On-line diagnostics incorporated into the communications control program are used to isolate trouble to the module level. This method is enhanced by the operator, or repair personnel, periodically checking the error counters built into the on-line diagnostic system. This method is preferred since it usually provides successful trouble isolation without creating system downtime.

OFF-LINE DIAGNOSTICS

Off-line diagnostics (MST 041) are also used to isolate trouble to the module level. Solid or intermittent errors are found by using this method. In most cases, the solid error is located without difficulty, but A loop external test connector may be used to diagnose problems in the modem receivers and drivers. This connector tests only send data/receive data, request-to-send/clear-tosend, data-terminal-ready/data-set-ready, secondary request-to-send/secondary data carrier-detector, terminal busy/ring indicator signals. System downtime is a serious problem when off-line diagnostic methods are used, and should be avoided if possible.

PIN CONNECTIONS AND SIGNALS

The following tables serve as troubleshooting aids to facilitate the monitoring of ACLA interface signals. The LM-to-ACLA interface signals with associated pin connections are listed in table 6-1. The RS-232-C modem-to-ACLA interface signals and pin assignments for the 25-pin connections are listed in table 6-2.

CARD REPLACEMENT

To remove and reinstall ACLA cards in the card cage assembly, proceed as follows:

NOTE

ACLA cards can be removed from and reinstalled in the card slots while the system is operating.

- 1. Set CLA1 and CLA2 toggle switches to OFF.
- 2. Remove ACLA modem cables.
- 3. Trip two plastic ejectors, located at top and bottom of ACLA card handle, until tab connectors on rear edge of card are forced out of connectors on the LM backplane.
- 4. Grasp card by handle and pull card from card cage.
- 5. Inspect pins on cage backplane for bent, missing, or damaged pins.

CAUTION

Ensure that the 51-pin tab connectors on the rear edge of the card are properly aligned with their mating connectors on the card cage backpanel. Cross-slotting will destroy the backpanel.

TABLE 6-1. LOOP MULTIPLEXER-TO-ACLA INTERFACE SIGNALS

ACLA Pin No.	Signal Name	Mnemonic	Function	Signal To:
18/59 [†]	Input Available ACLAl	IAV1	Notifies LM that ACLAl has input	LM
19/58†	Input Available ACLA2	IAV2	Notifies LM that ACLA2 has input	LM
231	Input Error	IER	Notifies ACLA of error on last input frame	ACLA
232	Input End	IEN	Notifies LM that present infor- mation is last	LM
220 thru 222	Input Format Bits 1 thru 3	IFl thru IF3	Informs LM of address, data, or supervision on information input bus	LM
45/88 [†]	Input Select ACLAl	ISl	LM selects ACLAl input	ACLA
46/87†	Input Select ACLA2	IS2	LM selects ACLA2 input	ACLA
234	Input Strobe	IST	LM notifies ACLA of access	ACLA
223 thru 230	Information Input Bits 1 thru 8	IIl thru II8	Information to LM (data, address, supervision)	LM
283	Output Select Clear	OSC	LM deselects ACLA output	ACLA
282	Output Select	OSL	LM presents ACLA address	ACLA
271 and 272	Output Format Cell Bits 2 and 3	OF2 and OF3	Informs ACLA of address, data, or supervision on information bus	ACLA
285	Output Strobe	OST	LM notifies ACLA of information present	ACLA
273 thru 280	Information Output Bits l thru 8	IOl thru IO8	Information to ACLA (data, super- vision, address)	ACLA
281	Output Error	OER	Notifies ACLA of errors in last frame	ACLA
249	Master Clear	MCL	Clears ACLA	ACLA
254	Ref Frequency 1	RF1	9.6 kHz Clock	ACLA
255	Ref Frequency 2	RF2	19.2 kHz Clock	ACLA
256	Ref Frequency 3	RF 3	153.6 kHz Clock	ACLA
257	Ref Frequency 4	RF4	Special	ACLA

•

.

ACLA		Circuit De	Signal		
Pin No.	Description	EIA RS-232C	CCITT V.24	То:	
1	Protective Ground (PG)	AA	101	NA	
2	Transmitted Data (SD)	ВА	103	Modem	
3	Received Data (RD)	BB	104	ACLA	
4	Request to Send (RTS)	CA	105	Modem	
5	Clear to Send (CTS)	СВ	106	ACLA	
6	Data Set Ready (DSR)	сс	107	ACLA	
7	Signal Ground (SG)	AB	102	NA	
8	Data Carrier Detector (DCD)	CF	109	ACLA	
9	Not Used				
10	Not Used				
11	Originate Mode (OM) [†]	(non-EIA)	(non-CCITT)	Modem	
11	Secondary Request to Send (SRTS) †	SCA	120	Modem	
12	Secondary Data Carrier Detector (SDCD) †	SCF	122	ACLA	
12	Local Mode (LM) [†]	(non-EIA)	(non-CCITT)	Modem	
13	Not Used				
14	Not Used				
15	Not Used				
16	Not Used				
17	Restraint Detector (RSD)	(non-EIA)	(non-CCITT)	ACLA	
18	Not Used				
19	Secondary Request to Send [†]	SCA	120	Modem	
20	Data Terminal Ready (DTR)	CD	106.2	Modem	
21	Not Used				
22	Ring Indicator (RI)	CE	125	ACLA	
23	Not Used				
24	Not Used				
25	Terminal Busy	(non-EIA)	(non-CCITT)	Modem	
[†] Selection of these signals is determined by strapping options. See table 4-1.					

TABLE 6-2. MODEM-TO-ACLA INTERFACE SIGNALS AND PIN CONNECTIONS

- Insert proven card into cage slot and firmly engage card into connector on cage backplane.
- 7. Connect ACLA modem cables to connectors on card handle.
- 8. Set each address switch to proper setting.
- 9. Set CLA1 and CLA2 toggle switches to enabled (on) position.

LED INDICATORS

The LED indicators on the ACLA card handle are lighted when the LM is inputting from and outputting to the ACLA. Observing these LEDs can readily indicate modem or system errors to the operator. A blinking RD indicator indicates that the ACLA is receiving data from the modem; when the SD indicator is blinking, it indicates that the ACLA is sending data to the modem; a lighted RTS indicator shows that requestto-send is active from the ACLA; and a lighted DSR indicator shows that data-set-ready from the modem is active.


Suspected power failure to the card may be monitored for +5 vdc at the card.

PREVENTIVE MAINTENANCE

Preventive maintenance of the ACLAs is minimal. Excessive handling of cards may induce faults and is thus discouraged. However, the following should be performed at regular intervals:

- 1. Use spare cards periodically to ensure integrity of the spares.
- 2. Inspect connectors and cables for fraying or other damage.
- When a card is removed, inspect connectors at card cage backplane for bent, damaged, or burned pins.

This section contains parts lists for the asynchronous communications line adapter and associated cable assemblies. The lists are provided primarily for reference purposes. Field repair of ACLA cards by parts replacement is neither authorized by any maintenance contract nor is such on-site repair recommended. System repair is to be accomplished via card replacement with the spares provided. However, in the event of multiple card failures, exhausting spares, the parts information is furnished.



- 7-2

74700900 E

744	-7	101	U	INA	ũ	AJTNU	1 .L	A FULL REESE VARIABLE	Ū ni	2051	11	100177	397	20/7	9 2	/ 2
	L MB	Y		CL	0 W			ASSEMBLY DESCRIPTION		VIAST		RELEABE	PRO		NU	
				L												171
	11			•	a v	ANTITY	MEAS.	PART DESCRIPTION			74907	CHANGE DRO.		-	PART TYPE	122
57	4		1 4 0 :			o c +	Pü	10 CHIP TYPE 1469			IN	Jud∠+6	091	878	PPP4	
14	1		607			100	ن در ب در	TERMINAL HULLUW SINGLE UAPAUITOR,SILVERED MIC			IN				PPP4	
17	4		აპი' იაი'			2 0 0 2 0 0	ند	CAP SILVERED NICA 200P	F 5d	av I	In				2224	
09	Â.		630.			233	Pù	GAP. SILVERED MICA 680			IN			11	PPP4	11
33			1091			500	20	INT LKT 7404			Int	J05181	ú22		PPH4	11
71	À	51	8581	1 J Š		233	PC	SOUKET, IL, PU TYPE 4J P	1 N	ļ	-IN	368192	021	778	PPP4	
·+ 1	A		3355			ຢ່າງ	Pu	AUGEPT.TEST SHIFT REG.		7432	I				2024 2023	
73	4		6299			ວ່າງງ	IN	WIRE 264WG KYNAR GREE			IN IN				PPPS	
3	C		3971 2991			200 200	Pù	CONN-RESTANGULAR,MALE MiskusiksuIT TYPE 74JJ			19	133181	322	2 7 8	PPP4	
44	4		2991			100	Pu	JAPACITOK 1J VF 15V TA			IN			<u> </u>	PPP4	H
66	l.		5139			REF	ن	ASYNCH LLA FULL KS232		LASLE	Lis			1 1		11
2	3		613			100	PL	HANDLE SEKSURNU ASYNUH	الم با ما	•	IN				AYV4	11
7	C		6321			100	[#J]	INSULTE UND STIFFEREN		ļ	Lie				PPP4 PPP4	
53	A		870:				Pu	GAP ARRAY 220 PF			IN				2224	
	4		8709			005 2100		INDICATOR LED CAPALITOR GEN DISC -01		2400	I.N IN				PPP4	
16	A		87Ja 67Ja			2400	Pu 70	PIN RT ANGLE UGNTAUT		NON C	I.					
5	Â		8736			2000	10	PIN RT ANGLE CONTACT		NON I	IN				PPP 4	
10			8736			230	PU	EJELTOR LKT LARD HHT N	YLU	•	Ι.,				۽: در در ن	
11	A		87û			100	ن م			[]un	1.4				PPP4	
67	A		8727			200	Pu			1 4 P	IN				2224	
1	0		872			100	20	ASTNG ULA RS232 VALIAN	LC P	- A d .					PPP4	
οŭ 25	A		029 881)			200	14 12	RES PKG 10 UK OHMS IG 8214 TTE DUAL 4/1	aus		In	008181	0.22	278	2224	
25	Å		8621			100	Pu	IG 74174 TIL HEX D F/F		LEAR	IN	060101		278	PPP 4	
49	Ā		002			200	FC	10 74175 TTL QUAL C F/			LI	008181	022	278	2224	
38	A		885.			300	PG	IG 9024 TTL DUAL FLIP/			14	909191	022		PPP 4	
+6	4		685			200	10	IG 7480 TTL QUAD 2-IN			I.4	008181		278	PPP+	
37	4		490.			300	2.	IU 74157 TTL 4040 2-IN			NI NI	J08181 J08181	0 42	278	PPP4 9294	
35	A		c 97 288			300	PU	IC 7406 TTL QUAD 2-INP Conneltor Locking Cevi		4.4.0	1.4	102101	1044	"	PPP4	
26	L.		200. 744)			112.0		IL 7433 TTL QUAD 2-IN		MAND	I.a.	134181	J 222	278	PPP4	
20	11	1.0				1	1.01	NUMBER OF LINE ITEMS =		73			17	ר ר		
	1					1		HIGHEST FIND NUMEER =	72							1
	L					PROJECT E							1	لسلم		1
								SANTA ANA							Printed in	n U.S
A 2708		v. 7-7	•	Ľ												
															ARE CO	
-	_		221		D A	TA		ACCENTRY D		-		OT		5 = 9		ART
(4	Þ)2		rrol Yora				ASSEMBLY P	AR	15	L	SI		N=I	PARTS	.RE
_	_		UN4		uiC											_
744	+47	001	. U	11.	μIJ	ASYNC	Ънċ	LA FULL RS232 VARIAELE	DH	2551	1	1/30/77	104	/20/	79	17
<u> </u>			+	+	• • • •	t			DEBIE	-		RELEASE	+			-

- 14 14 L			U	11	10	ASYNU	4 64	A FULL RS232 VARIABLE	DM	2551	1:	1/30/77		20/		
A5 51		•	EV	CLAS	• • • •			ASSEMBLY DESCRIPTION	DEBIEN	UBAG		BATE	-	DATE		
	27		NOT NOT		•			PART DESCRIPTION			IN/BUT	CHANGE ORD.		TE	MARE/BU	1:2
62	A	0901	160	05		200	ŕü	SCR MACH FLAT FHL H N	J. 2		Lit			Т	2024	Г
12	ε	393.	534	09		300	P.,	RIVET TUBULAR			IN				PPP 3	
13	6	393.				ΞIJJ	ماتم	RIVET TUBULAR			Ia				PPP 3	
65	A	1)12	251	32		200	20	HEXAGON MALHINE SCREW	NUT	i	IN	Į		1	PPP 3	
63	A	1313				230	26	PLAIN MASHERS			1.4				2223	
64	A	1313				2 3 3	20	SPRING LUCK WASHERS (IN		1	1	PPP 3	
52	A	151:				300	PU	INTEGRATED CIRCUIT 74	51		1.4		ł		2224	
39	A	151:	123	0.0		600	20	INT UKT 74L0J			IA			1	10004	
27	ö	151:	127	'QÚ		500	Pü	INT CKT 74LU4			IN				PPP4	
29	Α	151:	160	000		100	26	INTEGRATED CIRCUIT 74	.02		1.4				8484	
41	A	1511				400	PC	IC-SYNG 4 BIT COUNTER	741		IN		11		PPP4	
59	A	1514	257	, g n		200	20	I.C. TRIGUZA UNIV. AS			IN				2224	
45	A	151.	\$42	ů0 i		100	PC	IC QUAD EXCL ORNOR	•	•739	IN		. 1		PPP 4	1
24	A]	151	-26	100	•	300	20	IG 74251			IN				PPP4	
28	A	1514	+25	0.0		400	PC	MICROCIRCUIT TYPE 74L		[L] 3	IN				PPP 4	
55	A	151	+33	133		100	20	AIGRUGIROUIT TYPE 74L	20 TI	1 10	I I I				PPP 4	
5]	A	151	431	33		2 3 3	PC	HICKOCIRCUIT TYPE 74L	30 TI	آ ساة	IN				PPP4	
43	A	151	+ 32	: 3 3		2 3 3	Pü	IG 74154 TTL 4-46 ANG	/uR i	CHAKL	1.4				2224	
31	A	151	+3t	600		-+33	PC	AIGROGIRUGIT TYPE 93L	15		K1	1			PPP 4	
56	A	151	437	'60	1	200	Pü	MIGROGIRCUIT TYPE SL2	+ UL	JK F	IN				PPP 4	
48	Α	151	+4(0 0 0		000	26	HICKOUIRCUIT TYPE 74L	99 4	116	1.4		1		PPP 4	1
50		151	560	000		200	PU	IG 74L55 J			IN			1	PPP4	4
47		151	561	. 8 8			20	Iù 74L74 J			In				2224	1
30	A	151:	502	200		100	PC	I C 9300 74195			IN	308181		2278	PPP4	4
51	A	151	513	500		do o	-0	I.C. TYPE 7405 TTL-HE	K Im	IERT.	La	003181	02	2278	PPP4	
57	1	1510	533	26		+00	PU	IU 1489A REGEIVER RSZ	32 C i	JTL	IN	008246	1 J (1978	PPP4	
57	c	151	533	26		- 4Ja a	ان م	IG 1489A RECEIVER RS2	32C i	DTL .	JUT	000246	0.4	1379	1224	
32	C	151	633	27		100	PC	IU 9321 TTL GUAL DECO	JER		I.I	308181	02	22/78	PPP 4	
+2	A	171	841	1 3 3		10 0	PC	IC 74685 48IT MAGNIED	i ûu	*124	1.4	1	-		PPP 4	
20	C	245	111	155		2 3 3	PU'	RES FXD .25H 473 CHMS			IN]		·	PPP 4	
23	U,	245	li u C	163		-433	PC	RES FAU .25W 1333 CHM	5		1.4				10004	
19	6	2+5	0 4 0	180		200	26	RES FXD .25W 51JJ CHM	5		IN	l			1224	1
22	G	245	000) 8 Z		200	PU	RES FX0 +250 6200 CHM	S		IN				PPP4	1
72	ĉ	245	191	601		200	PU.	REGTIFIER SILICON 750	MA		h I	!			2224	1
18	C	245	211	25		200	Pù	NOT FOR NEW DESIGN (G	APAU	LTORI	IN			1	PPP4	1
54	A	361	86.	• 6 0		400	-	IG CHIP.TYPE 1488			In				2224	
					Ļ.,		-	SANTA ANA				L			L	4-

7-3/7-4


۳F

нF


Α.

DWP	_	P	FYL 1	N .	THE	71	p	\$1/7	-	COL	ITR	OL:	DAT	Á m							ASS Y NOUS		1 71	- 577			REV
ENG		1	Ż	Ż	1	1		15:7	2	COMI PRC Sente		LICA CTS	TION DIV								103A/11		/ /46		'00/C	. 50	D
AP 7	_	+					ŧ		╡	cc	жŧ	(DE 015	NT	<u> </u>	5T U	SED	ON		3/	77	0-00	9-070		SH	EET /	OF	6
				1	SHE	ET	RE	vis	10	н :	STA		s									REVISIO	N RECORD				
Τ				Γ	Γ	T		Τ	Τ		Τ	Т		6	5	4	3	2	1	REV	ECO	DESCR	IPTION		DRFT	DATE	APF
Τ					Γ		Γ	Τ					Τ	-	-	-	00	ØŨ	æ	00	-	PRELIM	RELEA	ISE	ML	1031-4	
														-	-	-		01		01	-	REV OTY FON				1-3-75	
4	_		L	1		1	1		\downarrow	\perp	4	_	_	1-	1-	-			_	_		CL'B" PRE			PAI	1-10-73	L
-	_		L	L	1_	1	\bot		1	_	1	4		╞	1-	F	÷	÷			06707	CLI COUN.			Por	1-11-77	<u>a</u> li
+	_	-	┝	-	╀	╀╌	╞	+	+	╉	╉	╉	+	╞	-	p	po	04	04	04	08139	FIND NO.5 U ADDED: BLI			ELG	1-19-78	ÆØ.
1	-		-	T	T	1	1		T	1	╈			-		A	A	A	A	A	08063	CLASS A	RELEAS	6	TP	1-27-7	Ð
1			-		1		T		T	╈	T	T		1-	-	A		8		B	08290	ADDED TA			AV	5.10.78	1
-	_		-		-	-	╞	-	1	╀	+	1	+		F	A	в	С	C	C	08744	CORRELT P2 P CORRECT HODD			178	7-12-79	1
1				ŀ	+	+	+	+	+	1.	1	-+ 	-	D	D	D	D	D	D	D	08622	CORRECTED		;	TV	8-22-79	~
-	L	t	NTI	R-C	IVI	5101	(AL	DO	cu	ALEN	IT		+		┢	–	┢	_				ADDED : WI	RE LIST				
-	L	Ch	ang	es	la t	his (doc	um e	at.	requ	vire		+		┢	╀	┢	-								1	l
-1						ell			Đ	ivisi	ons		+	+-	┢	╋	–	┝									
-	Ł	рн	r Cl	DC-S	STD	1.0	1.0	24.			c	۱۵	+		t	+	┢─	⊢									
-	5	AA	60	30							-	-	+		+	+	┢		\vdash			1				1	
Ч	TE	S :			_		-		-			-	_		1	1	L		L. ,		L	L	····		L		L
													`														
																								F	2 746	5770	010
																									DETACH	ED LIST	s
						HETE						-	_				_							1		PRINTED	

ଓ୭	COMMUNICATIONS SYSTEMS DIV. Anathelm, Calif. 92803	CODE IDENT 34015	SHEET 2 OF 6	A	DOCUMENT NO. 74657700/03	hev. D
NC	TE5 :					
	I. WORKMANSHIP PEI	R CDC - SPE	C 10120300.			
	ANGLE OF CABLE	EXITING C	ONNECTOR HOUSING	<i>э</i> то	BE 45°.	
	A SHIELD IS TERMIN,	ATED TO T	HE CONNECTOR S	HELL	≠ PIN I	
	A FIND NUMBER 9 DIV OF MFG , REV (E.G. 12 /78) PER		KED WITH P/N 74 TOR NUMBER PI A 1.30.008 .			
	A PI END TO BE CO	DLOR IDEN	TIFIED BLUE WITH	FIND	NUMBER 10 .	
	▲ STRIP BACK INS	ULATION A	T BOTH ENDS OF	WIRE	.25 (6.4mm) .	
	▲ SLEEVE ALL BA	RE WIRE	USING FIND NO.	з.		
FORM 19245-02-015-06	2 10/78 DIETERICH POST CLEARPRINT 1020					PRINTED IN U.S.A



TROL DATA	MDM COMMUNICATIONS DIVI Senta Ana, Calif. 82704	SION CODE IDENT 34015	SHEET A OF 6	DOCUMENT NO. 7465770	<i>0</i> /03
		•			
	CDC NO.	LEİ	NGTH	RTN NO.	
		<i>FEET</i> ±0.5 <i>FT</i>	METERS ±.15 METERS		
Γ	74657700	50.0	15.24	31770	1
Γ	74657701	100.0	30.48	38097	1
Γ	74657702	150.0	45.72	38098	1
F	74657703	200.0	60.9%	38099	-
				· · · · · · · · · · · · · · · · · · ·	
			+		$\left\{ \right.$
L		· · ·	L	· · · · · · · · · · · · · · · · · · ·	-
	DIETERICH-POST CLEARPRINT				




ONTROL D		•	сом	MUNICATION Sente Ane,			S DIV			E IDENT 14015		SHE	ET	60	F E	5	w	L	DOCUMENT NO. 74657700/03	REV.
ONDUCTOR		IND O.	GAUG (REF)		LE (A	ENGTH (PPROX)		OR	IGIN	PIN	ACC FINI	ess D NO,		DESTI	IATIO	PIN	ACCE	ESS NO.	REMARKS	
1		7	22	SHIELD	1	1	cor	Ŵ	PI	1		5	201	v.v.	P2	1	4	ť	PROTECTIVE GND (AA)	
2				BLK	Τ				1	2					1	2		1	TRANSMITTED DATA (54)
3				BRN	Τ	1				3						3			RECEIVED DATA (BB)	
4				LEO		SE				4					Τ	4			REQUEST TO SEND (CA)	
5	Γ			ORN	Т	·m			T	5						5			CLEAR TO SEND (CB)	
6	Γ			YEL	Т	7A			1	6						6			DATA SET READY (CC)	
7				GRN	T	BLE				7						7			SIGNAL GND (AB)	
8		Π		BLU	Т					8	—					8			REVO LINE SIG DET (CF.	,
9				VIO		(SHE				20						20			DATA TERM READY (CD)	
10				GRY	Τ	13				22						22			EING INDICATOR (CE)	
11				WHT	Т	É				25		5			Τ	25	4	ť	TERM BUSY (-)	
12			1	NUHT/BLK					Y				_		1				NOT USED	
13		7	22	WHT/BLI	<	•	(ON	N	PI				con	JNJ	P2 .				NOT USED	
					1														· · · · · · · · · · · · · · · · · · ·	
					1						<u> </u>									
					_															
					1					<u> </u>			L						L	
	L			_	1		L				1									
					_															
					\perp					L						L				
	L				Ļ.															
					\perp		_			I	L					L				
					\perp					ļ	I									
				_	_					ļ										
																1]	

+657	73	ı a j	C	CLA	A	662	ΑY	AS	YNÇ	H R	5232	Τu	103A	11 0	3M 2	2551	. 01	1291	78	09/	11	17	9 1	/ 1	
	48LY	-	REV	CL48	• • • •							-				F1887		RELEA		**	DAT	5)#4 E	-	PAGE	
					9		,		<u> </u>			PART		-			IN/OUT	-	DRD.		A74.,		MAKE /8	**	
13 C 9 4 3 2 5 4 4 7 4 6 4	23566677	245 392 392 392 392 392 392 392 392 392 392	483 964 922 135 136 137 138 716 716	C1 00 02 02 02 04 02 02 04 02 02 04 02 02 02 02 02 02 02 02 02 02 02 02 02		3 2 1 11 11 11 500	000000000000000000000000000000000000000	PC PC PC PC PC PC PC IN	HIR LAB HOU CON SOC CON CAB TAP	E + È I E L + D C I N + S I KET N P TAC L È L È S	LEGT LAB LNNE DCKE IN H T HI 13 74 W	,24 CTGR T,HC OUSI N CONU	SHRII GA.P IARKII IUSINI NG 2 IUCTOI VINYI SURI	VC,UL NG 5 25 5 PIN R W C L CLC	PIN I DA SF	(IEL	In	208 208 208	500	38 38		9	РРР 3 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4		N N N N N N N N N N N
																					and the second				
									LUN	6 60	0.E	LINF	ITE	NS =		11									
				TRC	OL D	ATA	-		HIG	HES	T F I SA	ND N	UMBE			TS		IST	 _		[5P	Printed ARE SPARE NON S PAF	CODE	-
3	Ð					ATA			ніс	HES SS	SEL		ANA	P	AR	TS			Г 3/78	0.9		5P	SPARE NON S PAF	CODE	
G l	Ð) C(C('31	-	CL		ATA DN			A	HES SS C CI	SER LA T		ANA	P	AR	2551		7/2		0 9		5P 5 = N =	ARE SPARE NON S PAF	CODE PAR PARE	
G l	D		NGAR	GL v ci	A A	ATA DN	_ A		HIG SYN	HES SS C CI	SER LA T		ANA	P / 0.3FT	AR PM	2551	1	17/2 REL 5	3/78	· •	DAT	3P 3 = N = 1/	ARE SPARE NON S PAF	CODE PARE PARE 1/	
4655 4655 13 12 9 3 2 5 1 4 7 10		244 31 24 351 562 622 74	D 	GL ((1		ATA DN U Ü Ü 000000000000000000000000000000000			A SYN SYN SU SU SU SU SU SU SU SU SU SU SU SU SU	SS C CI REAL GD NN, CKE SNN, CKE PL	SA SEC LA T ING ELCA CONN SOCK T PIN CT F 13 3/4	ND N NTA WB U 13 U 13 U U 13 U U 13 U U U U U U U U U U U U U U U U U U U	ANA BLY ISA 1 SHR GA, MARK	PA DJFT INKAA PVC,1 ING 25 P 25 P 20 R H	DM BLE (DL , BL DL , BL IN OA ::	2951 30LK K N			3/78			3P N = 11/ 11/ 11/ 11/ 11/ 11/ 11/ 11	ARE SPARE 79 100 100 100 100 100 100 100 10	CODE PARE 1/ 1/ PP3 PP4 PP4	
4655 4655 13 12 9 3 2 5 1 4 7 10		244 31 24 351 562 622 74	D 	CL CL CL CL CL CL CL CL CL CL		ATA DN U Ü Ü 000000000000000000000000000000000			A SYN SYN SU SU SU SU SU SU SU SU SU SU SU SU SU	SS C CI REAL GD NN, CKE SNN, CKE PL	SA SEC LA T ING ELCA CONN SOCK T PIN CT F 13 3/4	ND N NTA WB U 13 U 13 U U 13 U U 13 U U U U U U U U U U U U U U U U U U U	ANA ANA SLY JAA 1, SHR GA, MARK R ROUSII SING SUUCT	PA DJFT INKAA PVC,1 ING 25 P 25 P 20 R H	DM BLE (DL , BL DL , BL IN OA ::	2951 30LK K N			3/78 8290 8290 8622 8290 8290 8290 8290 8290 8290 8290 82			3P N = 11/ 11/ 11/ 11/ 11/ 11/ 11/ 11	АRE SPARE PAF 79 ** РРГ РРГ РРГ РРГ РРГ РРГ РРГ	CODE PARE 1/ 1/ PP3 PP4 PP4	

465	_	12	ο	cı.	AA		41	(A:	SY NO	: 6	4 1	16.1	134	15 J	FTO	011 2	2551	37	/23/	78	09/	11	17	9 1	/ 1	
A882	_		nev.	6 L.A												EBIGN	PIRET		AELEA DATE			DAT				
	27		-		T ,	-	Y		T			-,,,						I#/PUT	CHANG NUM							
12 9 3 2 5 1 4 7	C C B A C A A A A A A A A A A A A A A A	245 245 392 518 620 620 620 748 748	347 483 9922 1356 137 138 716 736	06 01 02 02 02 02 02 02 02 02 02 02 02 02 02		1 3 2 1 11 11 11 .800 14		PC PC PC PC PC PC IN	HI 100 300 300 000 000 000 000 000 000 000	RE + 1 3EL 3D + 3D + 3D + 3D + 3C + 3D + 3C + 3C + 3C + 3C + 3C + 3C + 3C + 3C	ELE(, C) GGNI SOGI T PIN GT 1 3/4	ELE 57,2 48LE 4	C SI 24 G NA IGR HOU ISIN USIN DE V	HRINI HRINI SING 25 GTOR INYL SCRE	KABL G UL 25 PIN H U GLC	PIN I I A SH	JLK (1IćL	IN IN IN IN IN IN IN IN IN IN IN	008 008 008 008 008 008 008 008 008 008	290 290 290 290 290 290 290 290 290	072 072 072 072 072 072 072 072 072 072	6 6 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	8 9 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1911 PPP3 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4		5= 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
								mG1mE	HI		STI	INC		ITEN MBER			.1	Ł								
3	Ξ		ON			ATA					SE	M	BL	.Y		\R	TS		S 7		09		SP	ARE C SPARE NON SF PAR	CODE	5
3	Ξ) CC 73 3	ON	cı		ATA ON		.Υ <i>Α</i>	SYN	16	SE	M	BL 133					J	7/2			/1	SP. S = 1 N = 1	ARE (SPARE NON SI PAR	PART PARE TS	
7469	577) CC 733	ON ORĮ □	с і - сі	. A A	ATA ON		NY /	SYI	16	SE	М	BL 1.3.3.	.Y	JFT	ом	2551	J	7/23 MELI	3/76		/1	SP) S = 1 1/1	ARE (SPARE NON SI PAR	PARE PARE TS	
465 465 113 12 9		244 244 39 512 62 62 74 74		CI 700 30: 401 202 600 702 803 603 603 603		ATA ON 00000000000000000000000000000000000				LEE LEE LEE LEE LEE LOUD DNN DONN DONN DONN DONN DNN LEE LEE LEE LEE LEE LEE LEE LEE LEE L	SECLA VINC	TO TO ELLOT. CABL INCO FIN. 3 CO WI	BL 1JJ3. ION EC : Z4 II TGR TGR TGR TGR UUSII	Y A 2J Shri Ga, F J J Shri J Shri J Shri J Shri J Shri J Shri J Shri J Shri J Shri J Shri J Shri J Shri J Shri J Shri Shri Shri Shri Shri Shri Shri Shri	JFT ION NKAB VC,U NG G 25 FI R H L CL	OM Stores SLE B L BL PIN N OA S	2551 ULK K	د		3/76 145	37 37 08 07 07 07 07 37	1 200200000000	SP. S = 1 1/1 78 78 78 78 78 78 78 78 78 78 78 78	АЛЕ (NON SPARE 7 9 4 7 9 4 7 9 1 7 br>7 7 7 7 7 7 7 7 7 7 7 7	CODE PAAT PARE TS PARE PARE PARE 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4	s 1
7465 13 12 9 3 2 5 1 4 7 10		244 244 39 512 62 62 74 74	ON OR 5348 5548 2962 013 013 013 013 871 871	CI 700 30: 401 202 600 702 803 603 603 603		ATA ON 00000000000000000000000000000000000			ASYINA SUBACTION	INC I	SEE VINC	TG EL GABL INEG IFIN 3 G	BL 1333 EC EC EC EC EC EC EC EC EC EC	Y A 2JJ SHRI GA,F ARKI USIN NG 2 UUCTON	ION NKAB G 25 5 PI K W C C C E W S =	OH State PILE E PIN OA S OTH	2551 ULK K	U I I N I N I N I N I N I N I N I N I N		3/76 3290 3290 3290 3290 3290 3290 3290 3290	37 37 08 07 07 07 07 37	1 200200000000	SP. S = 1 1/1 78 78 78 78 78 78 78 78 78 78 78 78	АЛЕ (NON SPARE 7 9 7 9 7 9 РРР РРР РРР РРР РРР РРР РРР Р	CODE PAAT PARE TS PARE PARE PARE 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4	

DWN		Ľ	EV.	EN	TH	72	14	17	ĊO	Ш.	OL	Л.	111							- AS_			CUMENT			REV
NG		Į	9.7	$\overline{\mathcal{V}}_{i}$	ul.		/-/ 4'	74	PR	000	CTS	TIONS DIV.	1	<i>4</i> 0	У,		[] []	167	CN T	ERMI	25232 INAL	/ 7	7465	790	00	G
4FG									_	ODE	108+ 015	92704	1'''	ST US (A.).			4		31	771-00	9- <i>070</i>		SF	IEET /	DF	4
				s	HEE	TF	₹EVI	510	мС	STA	TU:	5									REVISION	RECORD				
							Τ								4	3	2	7	REV	ECO	DESCRI	PTION		DRFT	DATE	API
															-	(X)	Ø	Ŵ	DO		PRELIM	RELEA	ĽE	ML	10:31-4	
															-	80	01	01	01	-	REV ALL FIND	0 NO.5		LA	1.2.75	
\square															-	00	01	02	02	05360	CL B"PRE	RELEAS	S'ED	PPM	1-10-75	I
															-	0	0	0	D	06248	SEE ECO			LA	3.5.76	Ĉ
	_						_						-		-	D	E				CLIT CONN. CO			PPM	1-11-77	H.
+				-			-	+	╉	+	+		+		F	0	F	F	7	08/39	FIND NO, 3 WA			EL4	1-19.78	fil i
															F	D	F	G	Ģ	08063	CLASS "A" R	ELEASE	CBM	TP	1-2718	F
							\square																			
 	,	Chai Ippi Per	nge: rovi CD(s to el a C-ST	this f a	s do 11 U	CURL (ent	AEN requ ivision	ire]														44570	
																					WL 746	58000	, _		46579 6579	
																						LISTS		_	ED LIST	
																					43300			DEIACH	10 1131	5



FORM 19245-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

						<u> 77 -009-07</u>	and the local degrade and the set of the set
	MDM .: GRANUNICA 210/13 DIVI Sante Ana, Calif. 92704	SION	CODF IDENT 34015	SHEFT 3 OF 4		DOCUMENT NO 74657900	D
Salata Barristan					¥	.	
l r							
				NGTH			
	CDC NO.		LE/	√GTH	R	TN NO.	
		F	EET	METERS			
		±0.	5 F T	±.ISMETERS			
	74657900	و	-0.0	15.24		31771	
					_		
	· · · · · · · · · · · · · · · · · · ·						
L	1			<u> </u>			
						٤	
L]
FORM 19746 (RH018-39	2 DIFTLHICH-POST CLEARPHINT	1670			2:11	- 012 012	INTED IN USA
	COMMUNICATIONS PRODUCT	S DIV.	CODE IDENT 34015			DOCUMENT NO.) F
<u>-</u>	Santa Ana, Calif. 92704					74657900	
				\sim		· ·	
	FIND ND. 4 — REF			/ >			
	REF						
					-(3)	\wedge	
	•		STAL		Ø	[6]	
	- GND V	VIRE			50L	DER WIRE CONNECTOR SHELL	,
		•		<u> </u>	10		•
	/3/7	7		·			
	SOLDER	WIRE	DETA	NLB			
.25 6.4m			CONN. HOO	DO OMITTED			
	<u>~</u> -Ц		FOR LLI SCALF	ARITY : NONE			
	0		JLALE	· /////L			
	<u>DETAIL (</u>						· .
50.	CALE : NONE						
	2 DIETERICH-POST CLEARPRINT 10					Pi	

.

+	+				_	+		┢	\vdash	\vdash		\neg		+	+	+					1		
+	+	+	\vdash			+	+	╞		$\left - \right $		\dashv	-	_	+	-	ł						
	T		Γ		1		T	T						_			1						
╈	╋	+	\vdash		+	+	+-	┢	\vdash	$\left - \right $	-	-	-+	+		\vdash					1		
+-	╋					+	+-	╀					\dashv	-+	+		ł						
	T	T			\top	T	Γ								_								
\uparrow	\uparrow					\uparrow	\uparrow						1	+		1-	i						
+	╋	+	\vdash			+	+	╞	┢	\square		-	+	-+	+-	-		<u> </u>	TUTED. BLA	TINE ILING	+		
+	╋	+	–	_	_	+	+	┢	\vdash		-	_	+	-+	F	F	F	08139	FIND NO. 3 U	VAS 62013601	FLG	1-19-78	h
1	+	\perp		\square							_	_	_	_	4	E	<u> </u>	06707		CANTACT CHG.	OPM	1-11-77	h
						T									0			06248	SEE ECO		LA	3-5-76	
+	╈	+	t			+	┢	┢	\square				-+	+		-	· · · ·	05360	CL 8" PREK		Ping	1-10.75	┢
╉	╋		┢		+-	+	┿	┢	┢─		\neg		-+	-+	_		01		REV NOTES :		LA	1-2-75	┢╌
+			┢			+-	╋	╂─	╞	$\left \cdot \right $	-	\rightarrow	-+	+	2	+	REV DD	ECO	DESCRI PRELIM		DRFT	DATE 10:31-74	 ^
			s	HEE	T RE		101	1 5		US I							ļ	·		N RECORD			
]		401	5		~ ~ ~			- 74		- 57						
P P R	1							con	EIC	ENT				ED 01 18.65	∾ -A		3	77/-00		s s	HEET /	OF	2
NG	+	V	ν	M(-ŕ	15-	-	PROD	JUCT	ATIO S DIV	<u>.</u>			_	_		$\underline{\Gamma}$	<u>ERMI.</u>	NAL				L
HKD	-	-0		9 7			_			¥.,	X		//	5.	Y/V	27	41	DIVDD.	S R5232	DN 7465	191	$\mathcal{O}\mathcal{O}$	I A


3/771-009-070


CONTROL DATA DOCUMENT NO. 74657900 CODE IDENT - MOM COMMUNICATIONS DIVISION REV SHEET 2 OF 2 34015 DN Santa Ana, Calif. 92704 F NDTES: ١. WORKMANSHIP PER CDC-SPEC 10120300. ANGLE OF CABLE EXITING CONNECTOR HOUSING TO BE 450 SHIELD IS TERMINATED TO THE CONNECTOR SHELL AND PIN I. FIND NUMBER () TO BE MARKED PER IDIZISOB WITH PART NUMBER 7465 7000, CONNECTOR NUMBER PI OR P2, AND SERIAL NUMBER. PI END TO BE COLDR IDENTIFIED BLUE WITH FIND NUMBER (7) STRIP BACK INSULATION AT BOTH ENDS OF WIRE .25(6.4mm). A SLEEVE ALL BARE WIRE USING FIND NO. 13. • FORM 19245-00-018-082 DIETERICH-POST CLEARPRINT 1020 PRINTED IN U.S.A.

4657	CONTROL CORPORA	•	AY A	SYNC R5232 TO TERMIN	AL DM	2551	0	1/29/78	01/29	/78 1/
ASSEMBL'	REY CLAS	8 DW 52		ASSEMBLY DESCRIPTION	DESIGN	FIRST		RELEASE DATE	PROCESSIO	IG PASE HUMBER
ND DW	PART	QUANTITY	UNIT MEAS.	PART DESCRIPTION			IN/OUT STATUS	CHANGE ORD. NUMBER	DATE	MAKE/BUY PH PART TYPE
10 4	15003409	20	I IN				IN			PPP2
13 9	24534706				KABLE	BULK	IN IN	- A.		PPP1 PPP5
11	51892202		d Pd				IN			1111
31	51904701		1 _ 1				IN			
14	62013502		d Pd		∠5 P1	N	IN			PPP4
34	62013606				CAD!	FC	IN IN			PPPA
84	73995400	E-	Pd				IN			RFEA
44	74871632			CABLE 9 CONDUCTOR	W QA	SHIEL				PPP4
14	74871674		d IN	TAPE 3/4 WIDE VINYL		I BLU	IN	008500		PPP4
11 4	74873611	20 Z	q Pq				IN			PPP4 PPP4
14 9	94288024	20	¶ Pq	CONNECTOR LOCKING D	FAICE		IN			""" 4
			1							
										1
										·
			1							
			1 1							
				NUMBER OF LINE ITEM		13				
1				HIGHEST FIND NUMBER	= 13					

MF

DWN	Ł	ΕV	EN	TH	AL	1%	w/sy	C	INT	ROL	DA	TA	TITLE			\mathcal{L}	A.	B	2 E	- AS.	SY			refix/		UMENT			REV
CHIKD	╋	1	-	,	<u> </u>								Ħ	s.						DUS K					7.	465	-830	00	A
ENG MFG	4	2.	\mathcal{P}	n(•	r~	r.75	1 26	3008	LCTS	ATIO DIV 92	<i>I</i> . L			7	TO	/	<u>'</u>) <i>3</i>	= /	MODL	: M	' V	·					
APPR	+					F			ODE	1015	ENT		FIRST	USE	Þo		3/	7	73	-009	-076	>			/	SH	EET /	OF 4	7
			5	SHE	ET	REV	ISIC	лс	ST	ATU	JS							٦			RE	VISI	ON	RECO	ORD				
			Τ		Γ			Τ	Т			Т	Т	7	7.	3 2	2	7	REV	ECO		DES	CRIPT	ION			DRFT	DATE	AP
		Γ	Γ	Γ			Τ	Τ	Τ			1		-	-1	v	W/	O	00	-	PRE	LIN	1 R	ELL	SAS.	E	ML	10-20-1	1
		Γ		Γ					Т					-	- 4	∞	zł	2/	01	-	REV. R	-VIS	ian	157	TAT	US	OPM	2-17-74	
														Ţ	-4	ъþ	zþ	2	02	-	EEV OTY	FD	NO.	415	5		LA	1-3-75	
														•	-4	20	24	23	03	05360	CL B	PR	EREC	LEA	SEL	2	PPM	1-10.75	
														•	-k	хc	20	4	04	06707	CLIC	an	1.00	W720	:7 C	-145	PPM	1-11-77	H
	-	\vdash	-	\vdash	-				-	_	_		-	f	252	0	250	5	05	0813 9	FIND NO						ELG	1-19-78	A
										_				1	9	A	2 1	9	A	08063	CLASS	"A'	RE.	LEAS	ε	СВМ	TP	1.27-78	P
												_						_									}		
_									_						_			_			ļ								
	Ch ap pe	eng pro	ies 1 val DC-S	o ti of	uis d all	AL C ocun Usin .024	nent ig f	ree	(vir	\$																			
	L																												
NOTE	S:	•		4		L															I						.	.	-
																										DI	V 74	65830	0
																										PL	744	5830	0
																											DETACH	ED LIST	s
ORM 19	246	-01-0	15-09	92 D	ETE	RICH-	POST	r cl	EAR	PRIN	T 14	020			_			-								`		PRINTED	





CHKD	Ľ	VE	NT	49L	1%	414	CO	NTR	ROL	DAT	A			5 Y				E AS	SY PREFIX DOCUMENT R5232 DN 746		00	ntv A
ENG MFG	1	1. #	n	(1~3	5-75	CON PR Sant	AMUI LODU	CTS	DIV	L	_7		<u> </u>	10.	31		MODEI	A 2252 DIV 778		DD	
APPE							ſ	34	10E 015							3,	17,	73-04	09-070 si	IEET /	OF	2
			SH	EET	REV	ISIC	Я	ST/	τu	S									REVISION RECORD			
							Τ	Τ						_	2	1	REV	ECO	DESCRIPTION	DRFT	DATE	APP
								Τ						T	ρl	D	ÛD	-	PRELIM RELEASE		10-30-4	_
															α	p/	01		REV. REVISION STATUS	DAM	12-17-74	
Ш												Τ	Τ		02	2	02	-	REV NOTE 3	LA	/-5-75	
															þ;	<i>p</i> 3	03	05360	CL B PRERELEASE	PPM	1-10-25	F.
															02	2	04	06707	CLI CONN. CONTACT CHG	PDM	1-11-77	H.
+		-	-	-			_	_	+	+	-	-		-	P	505	05	08139	FIND NO. 3 WAS 62013601 ADDED: BLK WIRE (GND)	ELG	1-19-78	All
										T	1	_			Δ	A	Α	08063	CLASS "A" RELEASE CO	TP	1-27-78	8
Π										1												
		Т		Τ	Π					Τ					Τ	Τ						
				Т						T		Τ	T	T								
									Τ	Τ												
	_									Τ			Т	Т								
										Т		Т										1
										Τ		Т	Т	T	Τ							
										Τ				Т								
	- 1							Т		Т												

a shi sha ya wa a				3177.	3- <i>009 -070</i>	
CONTROL DATA	MOM COMMUNICATIONS DIVISION Sente Ane, Celif, 92704	CODE IDENT 34015	SHEET 20F2		00000000000000000000000000000000000000	REV. A
NO	TES:					
1.	WORKMANSHIP PER	CDC-SPL	C. 10120300.			
<u>A</u>	ANGLE OF CABLE	EXITING L	ONNELTOR HOU	SING TO	BE 45°	
A	SHIELD IS TERMI					
À	FIND NUMBER (9) NUMBER 74658300 SERIAL NUMBER	, CONNE	RKED PER 1012 CTOR NUMBER	1508 WI C PI DF	TH PART R P2, AND	
A	PI END TO BE C	OLDR IDI	ENTIFIED BLU		FIND NUMBER	10.
À	STRIP BACK INSUL					
\triangle	SLEEVE ALL BARE				•	
			• •		÷.,	
-				•	ana an taon 2000. An	•
	•					
			· .			
ORM 19245-00-015-092 D	HETERICH-POST CLEARPRINT 1020				PAINT	

. .

74658.	300		^	С	- ^	Α	CP	L	Α'	Y Z	S	NC	H H	52	32	FO	10	13F	MÜ	DM	2551	0	1/29	/78	01	/29	/78	14	1	1
NUMBER	۲		v	¢1.4		ow sz					^	55EM8	LY 0		1 PTI	0 N				DESIGN SOURCE	USAG		DATE	sc	PI	DATE		NUM	E DEA	
MBER SZ		PAI			Τ	qu	-			UNIT						PART		RIPTI	DM			IN/OUT STATUS	CHANG	E OAD.		ECTIV	· MA	E/BUY	PR.	4
13 C 12 C 3 A 8 2 C 5 A	51 51 62	54 89 90	8. 22 35 36				1	100000	0	PC PC PC		IPE ONE ONE ONE	•E) C .F I•S		NE(•24 сто Е Т+н	. 64 н оบร	51N	VC+1 6 29	UL+8		IN IN IN IN IN					Pf	°P5		
1 A 4 A 9 B 1 L A 7 A	62 13 14 74	01 99 65	36 55	301 500			1 E 6.0	d 20 F	Ō	PC PC PC PC IN		UNT IMPL	AC T L	1 KI IS 1:	PI T 6 T 7	N BLN A 5 Y C U N	K L NC	R5	232	CABLI TO OA	103F Shiel	IN IN IN IN	008	500			94 94 94	νΡ4 νΡ4 νΡ4		•
10 A 6 A		87					1		0	IN PC		APE ETA								_0TH	BEN	IN IN	008	500				°P4 °P4		: -
												UMB							45 1		13									

AA 2709 REV. 7-75

.

.

.


• .

74700900 D

•

.

٣F



7-20

25	CONTROL DATA
60	CONTROL DATA

ASSEMBLY PARTS LIST

	62 63 63 64 52 39 27 41 59 45 24 28 550 43 550 43 550 43 56 48 58 47	A A A A A	0900600 1012510 1012560 151140 15112300 15112700 15112700 15114200 15114200 15142000 15143000 15143000 15143000 15143600	5 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	 	2.00 2.00 2.00 3.00 6.00 5.00 1.00 1.00 1.00 2.00 4.00 2.00 4.00 2.00 4.00	PC PC PC PC PC PC PC PC PC PC PC PC PC P	SCR MACH FLAT PH HEXAGON MACHINE 3 SPRING LOCK WASHERS SPRING LOCK WASHI INTEGRATED CIRCU INT CKT 74L00 INT CKT 74L00 INT CKT 74L04 INTEGRATED CIRCU I.C. TR1602A UNTI IC. GUAD EXCL ORNI IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI	- H NC SCREW ERS (M IT 74L IT 74L IT 74L INTER /. ASY DR 74L 2 74L 3 74L 3 74L 3 74L 3 74L 3 74L 3	NUTS 4ED.) -51 74163 74163 (NCHRON 4030 10 TTL 3 20 TTL 3 30 TTL 8 YOR INVR	IN	041945	RFFECT	PPP1 PPP1 PPP5 PPP5		*** **********************************
	6665322454225543545 6688		1012510 1012580 1511140 15112300 15112300 15112300 151125700 15134200 15142800 15142900 15143000 15143000 15143100 15143600	220000000000000000000000000000000000000		2.00 2.00 3.00 5.00 1.00 2.00 1.00 4.00 1.00 2.00 2.00 4.00 2.00	PC PC PC PC PC PC PC PC PC PC PC PC PC P	HEXAGON MACHINE PLAIN WASHERS SPRING LOCK WASHI INTEGRATED CIRCU INT CKT 74L04 INTEGRATED CIRCU IC-SYNC 4 BIT CO IC-SYNC 4 BIT CO IC- TR1602A UNIT IC quad Excl ORNI IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI	SCREW ERS (M LT 74L UNTER /. ASY DR E 74L1 E 74L2 E 74L3 O AND/	NUTS 4ED.) -51 74163 74163 (NCHRON 4030 10 TTL 3 20 TTL 3 30 TTL 8 YOR INVR	IN IN IN IN IN IN IN IN IN IN IN IN IN	041945	0312	PPP1 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5		~~~~~
	6665322454225543545 6688		1012510 1012580 1511140 15112300 15112300 15112300 151125700 15134200 15142800 15142900 15143000 15143000 15143100 15143600	220000000000000000000000000000000000000	:	2.00 2.00 3.00 5.00 1.00 2.00 1.00 4.00 1.00 2.00 2.00 4.00 2.00	PC PC PC PC PC PC PC PC PC PC PC PC PC P	HEXAGON MACHINE PLAIN WASHERS SPRING LOCK WASHI INTEGRATED CIRCU INT CKT 74L04 INTEGRATED CIRCU IC-SYNC 4 BIT CO IC-SYNC 4 BIT CO IC- TR1602A UNIT IC quad Excl ORNI IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI	SCREW ERS (M LT 74L UNTER /. ASY DR E 74L1 E 74L2 E 74L3 O AND/	NUTS 4ED.) -51 74163 74163 (NCHRON 4030 10 TTL 3 20 TTL 3 30 TTL 8 YOR INVR	IN IN IN IN IN IN IN IN IN IN IN IN IN	041945	0312	PPP1 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	665322454225543545 342979195485031688		1012560 10125800 15111400 15112300 15112700 15112700 15125700 15142800 15142900 15142900 15143000 15143100 15143200 15143200	200000000000000000000000000000000000000	:	2.00 2.00 3.00 5.00 1.00 2.00 1.00 5.00 1.00 2.00 2.00 4.00	PC PC PC PC PC PC PC PC PC PC PC PC PC P	PLAIN WASHERS SPRING LOCK WASHI INTEGRATED CIRCU INT CKT 74L00 INT CKT 74L00 INTEGRATED CIRCU IC-SYNC 4 BIT CO I.C. TR1602A UNII IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI IC 74L54 TTL 4-WI	ERS (M LT 74L UNTER /. ASY DR E 74L1 E 74L2 E 74L3 O AND/	15D.) .51 .02 74163 (NCHRON 4030 10 TTL 3 20 TTL 0 30 TTL 8 YOR INVR	IN IN IN IN IN IN IN IN IN IN IN IN	041945	0312	PPP1 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5		***********
	642979195485031688 54545435435455435458		10125800 15111400 15112700 15112700 15116000 15125700 15134200 15142800 15142800 15143000 15143000 15143000 15143700	000000000000000000000000000000000000000	:	2.00 3.00 6.00 5.00 1.00 2.00 1.00 4.00 4.00 1.00 2.00 4.00 4.00	PC PC PC PC PC PC PC PC PC PC PC PC PC P	SPRING LOCK WASH INTEGRATED CIRCU INT CKT 74L00 INT CKT 74L04 INTEGRATED CIRCU IC-SYNC 4 BIT CO IC-SYNC 4 BIT CO IC-SYNC 4 BIT CO IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI IC 74L54 TTL 4-WI	IT 74L IT 74L JNTER /. ASY JR 74L1 2 74L1 2 74L3 0 AND/	-91 74163 YNCHRON 4030 LO TTL 3 20 TTL 0 30 TTL 8 YOR INVR	IN IN IN IN IN OUT IN IN IN IN IN	041945	0312	PPP1 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5		*********
	5297 2291 542 2550 316 548 548 548 548 548	A B A A A A A A A A A A A A A A A A	1511140 15112300 15112700 15117000 15125700 15142800 15142800 15142900 15143000 15143100 15143100 15143200 15143700			3.00 6.00 5.00 1.00 2.00 1.00 5.00 4.00 1.00 2.00 2.00 4.00	PC PC PC PC PC PC PC PC PC PC PC PC	INTEGRATED CIRCU. INT CKT 74L04 INTEGRATED CIRCU. IC-SYNC 4 BIT COI IC-SYNC 4 BIT COI IC-C. TR1602A UNI' IC quad Excl GRNG IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI IC 74.54 TTL 4-40	IT 74L IT 74L JNTER /. ASY JR 74L1 2 74L1 2 74L3 0 AND/	-91 74163 YNCHRON 4030 LO TTL 3 20 TTL 0 30 TTL 8 YOR INVR	IN IN IN IN OUT IN IN IN IN IN	041945	0312	PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP		
	397 291 55 42 55 43 55 43 56 85 54 85 54 85 54 85 54 85 54 85 54 54 55 54 55 55 55 55 55 55 55 55 55	A B A A A A A A A A A A A A A A A	15112300 15112700 15117000 15117000 151342000 15142800 15142900 15143000 15143100 15143100 15143200 15143200 15143700			6.00 5.00 1.00 4.00 2.00 1.00 4.00 1.00 2.00 2.00 4.00	PC PC PC PC PC PC PC PC PC PC PC	INT CKT 74L00 INT CKT 74L04 INTEGRATED CIRCU IC-SYNC 4 BIT CO I.C. TR1602A UNI' IC QUAD EXCL ORNI IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI IC 74L54 TTL 4-WI	IT 74L JNTER J. ASY JR 74L1 74L2 74L3 0 AND/	.02 74163 (NCHRON 4030 10 TTL 3 20 TTL 0 30 TTL 8 VOR INVR	IN IN IN UT IN IN IN IN IN	041945	0312	PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP		
	27 29 41 59 42 28 50 43 50 43 50 31 58 58	B A A A A A A A A A A	15112700 15116000 15117000 15125700 15134200 15142800 15142900 15143000 15143000 15143100 15143200 15143600 15143700		:	5.00 1.00 2.00 1.00 5.00 4.00 1.00 2.00 2.00 4.00	PC PC PC PC PC PC PC PC PC PC	INT CKT 74L04 INTEGRATED CIRCU IC-SYNC 4 BIT CO I.C. TR1602A UNIT IC quad Excl Orni IC 74251 Microcircuit Type Microcircuit Type Microcircuit Type IC 74L54 TTL 4-WI	UNTER /. ASY DR 74L1 74L2 74L3) AND/	74163 INCHRON 4030 LO TTL 3 20 TTL DU 30 TTL 8 IOR INVR	IN IN OUT IN IN IN IN IN IN	041945	0312	PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP		2222222222
	29 41 59 42 28 50 43 50 43 56 48 58	A A A A A A A A A A A A A A A A A A A	15116000 15117000 15125700 15134200 15142900 15143000 15143100 15143200 15143600 15143700			1.00 4.00 2.00 1.00 4.00 1.00 2.00 2.00 4.00	PC PC PC PC PC PC PC PC PC	INTEGRATED CIRCU IC-SYNC 4 BIT COU IC-C. TR1602A UNI' IC quad Excl Grni IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI IC 74.54 TTL 4-WI	UNTER /. ASY DR 74L1 74L2 74L3) AND/	74163 INCHRON 4030 LO TTL 3 20 TTL DU 30 TTL 8 IOR INVR	IN UUT IN IN IN IN IN IN	041945	0312	PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP		22222222
	41 59 45 28 55 50 43 56 48 58		15117000 15125700 15134200 15142800 15142900 15143000 15143100 15143100 15143200 15143200 15143700			4.00 2.00 1.00 9.00 4.00 2.00 2.00 4.00	PC PC PC PC PC PC PC PC	IC-SYNC 4 BIT CO I.C. TRI602A UNIT IC QUAD EXCL ORNE IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI IC 74L54 TTL 4-WE	UNTER /. ASY DR 74L1 74L2 74L3) AND/	74163 INCHRON 4030 LO TTL 3 20 TTL DU 30 TTL 8 IOR INVR	IN OUT IN IN IN IN IN IN	041945	0312	PP P5 PP P5 PP P5 PP P5 PP P5 PP P5 PP P5 PP P5 PP P5		22222222
	5.9 45 24 25 50 43 31 56 48 58		15125700 15134200 15142800 15142900 15142900 15143000 15143100 15143200 15143200 15143700		:	2.00 1.00 3.00 4.00 1.00 2.00 2.00 4.00	PC PC PC PC PC PC PC	I.C. TRIGOZA UNI IC QUAD EXCL ORN IC 74251 MICROCIRCUIT TYPI MICROCIRCUIT TYPI MICROCIRCUIT TYPI IC 74L54 TTL 4-WI	/. ASY JR 74L1 74L2 74L3 0 AND/	NCHRON 4030 20 TTL 3 20 TTL 0 30 TTL 8 70r INVR	OUT IN IN IN IN IN IN	041945	0312	81 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5 PPP5		2222222
	45 24 28 55 50 43 31 56 48 58		15134200 15142800 15142900 15143000 15143100 15143200 15143200 15143600 15143700	000000000000000000000000000000000000000		1.00 5.00 4.00 1.00 2.00 2.00 4.00	PC PC PC PC PC PC	IC QUAD EXCL ORN IC 74251 Microcircuit type Microcircuit type Microcircuit type IC 74L54 TTL 4-WI)R 74L1 74L2 74L3 AND/	4030 LO TTL 3 20 TTL DO 30 TTL 8 10r invr	IN IN IN IN IN			PPP5 PPP5 PPP5 PPP5 PPP5 PPP5		2 2 2 2 3
	24 28 55 50 43 31 56 48 58	A A A A A A	15142800 15142900 15143000 15143100 15143200 15143200 15143600 15143700		;	5.00 4.00 1.00 2.00 2.00 4.00	PC PC PC PC PC	IC 74251 MICROCIRCUIT TYPE MICROCIRCUIT TYPE MICROCIRCUIT TYPE IC 74L54 TTL 4-WE	74L1 74L2 74L3 AND/	LO TTL 3 20 TTL DO 30 TTL 8 70r invr	IN IN IN IN IN			PP P5 PP P5 PP P5 PP P5		2222
	28 55 50 43 31 56 48 58	A A A A A	15142900 15143000 15143100 15143200 15143600 15143600			4.00 1.00 2.00 2.00 4.00	PC PC PC PC	MICROCIRCUIT TYPE MICROCIRCUIT TYPE MICROCIRCUIT TYPE IC 74L54 TTL 4-WE	74L2 74L3 AND/	20 TTL DO 30 TTL 8 10r invr	IN IN IN IN			PP P5 PP P5 PP P5		NNN
	55 50 43 31 56 48 58	A A A A	15143000 15143100 15143200 15143600 15143600	0		1.00 2.00 2.00 4.00	PC PC PC	MICROCIRCUIT TYPE MICROCIRCUIT TYPE IC 74L54 TTL 4-WE	74L2 74L3 AND/	20 TTL DO 30 TTL 8 10r invr	IN IN			PPP5 PPP5		N N
	43 31 56 48 58	A A A	15143100 15143200 15143600 15143700	0 0 0		2.00 2.00 4.00	PC PC	MICROCIRCUIT TYPE IC 74L54 TTL 4-W	74L3 AND/	BO TTL 8	IN IN		ĺ	PPP5	4 1	N
	31 56 48 58	A	15143200 15143600 15143700	0		2.00 4.00	PC	IC 74L54 TTL 4-W	AND/	OR INVR						
	56 48 58	A	15143700	0			PC									
	48 58			-					: 93LI	12	1 10			PPP5	1 1	N
	58	A	15144000	n		2.00	PC	MICROCIRCUIT TYP	9L24	DLJKI	IN]		PPP5		N
		- 1		,		6.00	PC	MICROCIRCUIT TYPE	7469	994 BIT	IN			PPP5		N
	47		15156000	C		2.00	PC	IC 74L55 J			IN			PPP5		N
			15156100)		4.00	PC	IC 74L74N			IN	1		PPP5		N
	30	A	15158200	2		1.00	PC	IC 9300 74195			IN			PPP5		N
	51	A	15161300	2		2.00	PC	I.C. TYPE 7405 T	IL-HEX	(INVERT.	IN.			PPP5		N
	57	C	15163326	5		4.00		IC 1489A RECEIVED			IN	042540		PPP5		N
1	32	C	15163327	7		1.00	PC	IC 9321 TTL DUAL	DECOD	DER	IN			PPP5		N
	42	A	17184000			4.00	PC	IC 74L85 4BIT MAG		E COMPRIM			1	PPP5		N
		- 1	17706740	-		1.00	PC	CAP, FXO SOL TA D			IN	042282				N
			18252501			4.00		SCREW LOCK CONNEC			IN	009545	1007			N
		- 1	19115400			23.00	PC	CAPACITOR, FIXED,						PPP5		N
		- 1	19115401	-		2.00		CAP. FIXED CERAM		/DC .1MF				PPP5		N
1		- 1	24500055			2.00	PC	RES FXD .25W 470	DHMS		IN			PPP5	1 1	N
		C	24500063		1	4.00	PC	RES FXD .25W 1000			IN			PPP5		N
			24500080			2.00		RES FXD .25W 5100			IN			PPP5		N
			24500082			2.00		RES FXD .25W 6200			IN			PPP5		N
	72	C	24519100	`		2.00	PC	RECTIFIER SILICON IC CHIP, TYPE 1488		MA	IN			PPP5 PPP5		N

ARDEN HILLS MEG INFO


25	CONTROL DATA
60	CONTROL DATA

ASSEMBLY PARTS LIST

	38807901 39389700 51858103				1										
	38807901 39389700					r				- <u>1</u>	··		1	T-T	_
	39389700				QUANTITY	UNIT	PART DESCRIP	-		IN/OUT	CHANGE ORD.	DATE EFFECTIVE	MAKE / BUY PART TYPE	NC I	
					1.00	PC	TERMINAL HOLLOW S	INGLE	END.105	5 IN			PPP3		N
	51858103)			5.00	PC	INT CKT 7404			IN			PPP5		N
· I					2.00	PC	SOCKET, IC, PC TYPE	40 F	PIN	IN			PPP5	1	N
• [51873421				2.00	PC	CONNECTOR RIGHT-A	NGLE	25-POS	IN	009160	031 980	PPP4		N
•	52629925				5.00	IN	WIRE 26AWG KYNAR	GREE	EN	IN			PPP2		N
	66299099				2.00	PC	IC 7400 2-INPUT N	AND		IN			PPP5		N
	72003616				1.00	PC	CAPACITOR 10 VF 1	5V T/	AN T	OUT	042282	073181	PPP5		N
:	74618702	:			1.00	PC	HANDLE SLKSCRND A	SYNCH	I CLA	IN			PYE5		N
:	74632700)			1.00	PC	INSULTR CRD STIFF	ENER		IN			PPP5		N
	74870525				4.00	PC	CAPACITOR DIP PKG	220	PF	IN			PPP5		N
	74870580)			8.00	PC	INDICATOR LED			IN			PPP5		N
	74870632				2.00	PC	EJECTOR CKT CARD	WHT N	IYLON	IN			PPP5		N
	74872299				2.00	PC	SWITCH LOCKING 1	POLE		IN			PPP5		N
	74876907				1.00	PC	PWB ASYNC CLA RS2	32 V/	ARIABLE	IN			PPP4		N
1	74878101				1.00	PC	SWITCH THUMBWHEEL	HEX	COMPLI	IN			PPP5		N
	75009943				2.00	PC	RES PKG 10 OK DH	MS		IN			PPP5	1	N
	77612383	1			2.00	PC	CAPACITOR 100PF 5	OV 5f	PCT	IN			PPP5		N
1	77612387	,			2.00	PC	CAPACITOR CERAMIC	AXIA	AL .	IN			PPP5		N
	77612393	1			2.00	PC.	CAPACITOR 680PF 5	OV 56	ет	IN			PPP5		N
	88881000)			2.00	PC	IC-TR1863A/8,UART	, NOS	LSI,40P	I IN	041945	031281	PPP5	11	N
	88881700)			1.00	PC	IC 8214 TTL DUAL	4/1	MUX	IN		•	PP P5		N
	88882800)			1.00	PC	IC 74174 TTL HEX	D F/F	W/CLEAF	R IN			PP P5		N
	88882900)			2.00	PC	IC 74175 TTL QUAD	DF	F W/CLR	IN			PPP5		N
	88885400)			3.00	PC	IC 9024 TTL DUAL	FLIP	FLOP	IN			PPP5		N
1	88885700)			2.00	PC	IC 7486 TTL QUAD	Z-IN	EXCL OR	IN			PPP5		N
4	88886400)			3.00	PC	IC 74157 TTL QUAD	2-11	IPUT MUX	IN			PPP5		N
	88897000)			3.00	PC	IC 7408 TTL QUAD	2-INF	UT AND	IN			PPP5		N
	92030017	,			2.00	PC	EYELET BR .084 DI	A .37	15 L	IN		ļ	PPP3		N
	92030019)			5.00	PC	EYELET BR .089 DI	A .37	75 L	IN			PPP3		N
:	94916103	5			8.00	PC	IC-SN7495N			IN	042540		PPP5		N
1	96744154	ł			1.00	PC	IC 7403 TTL QUAD	2-IN	POS NAND	D IN			PPP5		N
		74618702 74870525 74870525 74870525 74870525 74870525 74870525 74870525 74870525 74870525 7487052 7487052 74878101 77612383 77612383 77612383 77612383 77612383 77612383 77612383 77612383 88881700 88882500 88885400 88897000 94916103	94916103 96744154	74618702 74632700 74870525 74870525 74870525 74870525 74876907 74876907 74876907 74878101 75009943 77612383 77612383 77612393 88881700 88882900 88885700	74618702 74632700 74870525 74870525 74870525 74872299 74876907 74876907 74878101 75009943 77612387 77612387 77612387 77612387 77612387 77612387 88881000 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88885400 88897000 92030017 92030019	74618702 1.00 74618702 1.00 74632700 1.00 74870525 4.00 74870525 4.00 74870525 4.00 74870525 4.00 74870526 2.00 74872299 2.00 74872299 2.00 748745037 1.00 7500943 2.00 77612383 2.00 77612387 2.00 8888100 2.00 8888100 2.00 88882900 1.00 88885400 3.00 88885700 2.00 88897000 3.00 92030017 2.00 9203019 5.00 94916133 8.00	74618702 1.00 PC 74618702 1.00 PC 74870525 4.00 PC 74870525 4.00 PC 74870525 4.00 PC 74870525 4.00 PC 74870532 2.00 PC 7487299 2.00 PC 74873101 1.00 PC 7500943 2.00 PC 77612383 2.00 PC 77612393 2.00 PC 8888100 1.00 PC 88885400 1.00 PC 88885400 3.00 PC 8889400 3.00 PC 8889400 3.00 PC 8889700 3.	74618702 1.00 PC HANDLE SLKSCRND A: 746382700 1.00 PC INSULTR CRD STIFF 74870525 4.00 PC CAPACITOR DIP PKG 74870580 8.00 PC INDICATOR LED 74870532 2.00 PC SWITCH LOCKING 11 74876907 1.00 PC PWB ASYNC CLA RS2 74878101 1.00 PC SWITCH LOCKING 1 75009943 2.00 PC SWITCH THUMBWHEEL 75009943 2.00 PC CAPACITOR 100PF 5 77612383 2.00 PC CAPACITOR 680PF 5 77612387 2.00 PC CAPACITOR 680PF 5 77612383 2.00 PC CAPACITOR 100PF 5 77612383 2.00 PC CAPACITOR 680PF 5 77612383 2.00 PC IC TR1863A/B,UART 88881000 2.00 PC IC TATITO UAL 8888200 1.00 PC IC 74175 TTL QUAD 88885400 3.00 PC IC 74165 TTL QUAD 88885400 3.00 PC IC 7408 TTL QUAD	74618702 1.00 PC HANDLE SLKSCRND ASYNCH 74632700 1.00 PC INSULTR CRD STIFFENER 74870525 4.00 PC IANDLE SLKSCRND ASYNCH 74870525 4.00 PC IANDLE SLKSCRND ASYNCH 74870532 2.00 PC INDICATOR LED 74876937 1.00 PC PUEDCKING 1P PKG 220 74876937 1.00 PC PWB ASYNC CLA RS232 V/ 74878101 1.00 PC SWITCH LOCKING 1P OLE 75009943 2.00 PC SWITCH THUMBMHEL HEX 75009943 2.00 PC CAPACITOR 100PF 50V 56 77612383 2.00 PC CAPACITOR 680PF 50V 56 77612383 2.00 PC CAPACITOR 680PF 50V 56 77612383 2.00 PC CAPACITOR 100PF 50V 56 77612383 2.00 PC CAPACITOR 100FF 50V 56 786881000 2.00 PC IC CAPACITOR 600F 50V 56 88881000 2.00 PC IC TATIS TIL QUAD 4/1 8888200 1.00 PC IC 74175 TIL QUAD 2/1 88885400 3.00 PC IC 7405 TIL QUAD 2/1 88885400 3.00 PC IC 7405 TIL QUAD 2/1 88885700 2.00 PC IC 7405 TIL	74618702 1.00 PC HANDLE SLKSCRND ASYNCH CLA 74618702 1.00 PC INSULIR CRD ASYNCH CLA 74870525 4.00 PC INSULIR CRD STIFFENER 74870525 4.00 PC EAPACITOR DIP PK 220 PF 74870532 2.00 PC EVECTOR CKT CARD WHT NYLDN 7487299 2.00 PC SWITCH LOCKING POLE 7487299 2.00 PC SWITCH HOKING POLE 74873101 1.00 PC SWITCH HOMBASYNC CLA RS232 VARIABLE 74874979 2.00 PC SWITCH HOMIN NYLDN THE THE	74618702 1.00 PC HANDLE SLKSCRND ASYNCH CLA IN 74632700 1.00 PC INSULTR CRD ASYNCH CLA IN 74870525 4.00 PC CAPACITOR DIP PKG 220 PF IN 74870532 2.00 PC EJECTOR CKT CARD WIT NUTON IN 74870532 2.00 PC EJECTOR CKT CARD WIT NUDE IN 74876937 1.00 PC SUTCH LOCKING IPOLE IN 74878101 1.00 PC SUTCH HUMBWHEEL HEX COMPLI IN 75009943 2.00 PC CAPACITOR 100PF SOV SPCT IN 7612387 2.00 PC CAPACITOR G80PF SOV SPCT IN 80881000 2.00 PC IC TATLACHACHACHACHACHACHACHACHACHACHACHACHACHA	74618702 1.00 PC HANDLE SLKSCRND ASYNCH CLA IN 74632700 1.00 PC INSULTR CRD STIFFENER IN 74870525 4.00 PC CAPACITOR DIP PKG 220 PF IN 74870532 2.00 PC INDICATOR LED IN 74870532 2.00 PC EJECTOR CKT CARD WHT NYLON IN 74876937 1.00 PC PWB ASYNC CLA RS232 VARIABLE IN 74876937 1.00 PC SWITCH THUMBHHEL HEX COMPLI IN 75009943 2.00 PC CAPACITOR 100PF 50V 5PCT IN 7612383 2.00 PC CAPACITOR 680PF 50V 5PCT IN 77612383 2.00 PC CAPACITOR 680PF 50V 5PCT IN 77612383 2.00 PC CAPACITOR CERAMIC AXIAL IN 77612383 2.00 PC CAPACITOR 100PF 50V 5PCT IN 88881000 2.00 PC IC 74174 TL HEX D F/F W/CLEAR IN 8888200 1.00 PC IC 74174 TL HEX D F/F W/CLEAR IN 88885400 3.00 PC IC 74174 TL HEX D F/F W/CLE IN N 88885400 3.00 PC IC 7408 TL QUAD 2-INPUT AND IN 92030017 2.00 PC IC 7408 TL QUAD 2-INPUT AND	74618702 1.00 PC HANDLE SLKSCRND ASYNCH CLA IN 74638700 1.00 PC INSULTR CRD STIFFENER IN 74870525 4.00 PC CAPACITOR DIP PKG 220 PF IN 74870530 8.00 PC INDICATOR LED IN 74870532 2.00 PC EVENCTOR CKT CARD WHT NYLON IN 74876907 1.00 PC EVENCKING I POLE IN 74876907 1.00 PC SWITCH LOCKING I POLE IN 74876907 1.00 PC SWITCH LOCKING I POLE IN 74876937 1.00 PC SWITCH LOCKING I POLE IN 74876937 1.00 PC SWITCH LOCKING I POLE IN 7612383 2.00 PC CAPACITOR 100PF 50V 5PCT IN 77612387 2.00 PC CAPACITOR 680PF 50V 5PCT IN 80881000 2.00 PC IC 74174 TL IN IN 80881700 1.00 PC IC 74175 TL QUAD D F/F W/CLE AR IN 8088200 2.00 PC IC 74175 TL	74618702 1.00 PC HANDLE SLKSCRND ASYNCH CLA IN PYE5 746382700 1.00 PC INSULTR CRD STIFFENER IN PPP5 74870525 4.00 PC CAPACITOR OIP PKG 220 PF IN PPP5 74870532 2.00 PC EVENCTOR CKT CARD WHT NYLON IN PPP5 74870532 2.00 PC EVENCTOR CKT CARD WHT NYLON IN PPP5 74876977 1.00 PC SWITCH LOCKING IN PPP5 75009943 2.00 PC SWITCH THUMBWHEEL HEX COMPLI IN PPP5 77612383 2.00 PC CAPACITOR 100PF 50V 5PCT IN PPP5 77612397 2.00 PC CAPACITOR CB0FF 50V 5PCT IN PPP5 77612393 2.00 PC CAPACITOR CB0FF 50V 5PCT IN PPP5 88882000 1.00 PC IC 74174 TTL HEX D F/F W/CLEAR IN PPP5 8888200 1.00 PC IC 74175 TTL QUAD 2-IN EXCL OR IN PPP5 88885700 2.00 PC IC 74157 TTL QUAD 2-INPUT AND	74618702 1.00 PC HANDLE SLKSCRND ÅSYNCH CLA IN PYE5 74632700 1.00 PC INSULTR CRD STIFFENER IN PPP5 74870525 4.00 PC CAPACITOR DIP PKG 220 PF IN PPP5 74870532 2.00 PC INDICATOR LED IN PPP5 74870532 2.00 PC EJECTOR CKT CARD WHT NYLON IN PPP5 74876907 1.00 PC PWB ASYNC CLA RS232 VARIABLE IN PPP5 74878101 1.00 PC SWITCH LOCKING 1 POPL PP5 75009943 2.00 PC CAPACITOR 680PF 50V 5PCT IN PPP5 77612383 2.00 PC CAPACITOR CBANIC AXIAL IN PPP5 77612393 2.00 PC CAPACITOR CBANIC AXIAL IN PPP5 80881000 2.00 PC IC 74174 TIL HEX D F/F W/CLEAR IN PP5 8888200 1.00 PC IC 74175 TIL QUAD D F/F W/CLEAR IN PP5 88885400 3.00 PC IC 7403 TIL QUAD 2-INPUT AND IN

ARDEN HILLS MEG INFO






7-23

ω






74975	146	A	CI_A	4	CARIE	A 5 '	SY ASYNC HSP32-1034	DM	2551	0	R/30/78	n 4/	10/	79]	/
RUMBER		REV	CLASS	0 W 8 2			ABBEMBLY DESCRIPTION	BOURCE	PIRAT		RELEASE DATE	PRO	6886(N) 0476	NUM	
			.	•			PART DESCRIPTION			17/951	CHANSE ORD. NUMBER	EFFE	7.8 6 7 1 V 8	MARE/BUY PART Type	PH
A A A A C C A A A A A A A A A A A A A A	15115667748	23 65 14 13 13 13 13 73	435 361 207 701 502 606 702 401 511		4 4 4 4 4 4 4 7 4 7 4 7 4 7 4 7 4 7 4 7	Pr	I ARFI CARIE MAR CDC 12 CARIF SHIFLOED 13 COND CLAMP CARLE 2+109 GOIT CARIF LARIE CONN+SOCKFT+HOUSING 25 PJ CONTACT PIN PETAINER MALE SCORW FERRILE INNER	244 19 91	WA IDITE		008448 008448 008648	040	1979 1979	Ρύος Ρύος Ρύος Ρύος Ρύος Ρύος Ρύος Ρύος	
							NUMBER OF LINE TTEMS = Highest find number =		12						


÷.,

...



7-27






74975846	5 A	CL A	Α	CARLE	A۹	SY ASYNC RS232 TO TERM	Dм	2551	0.	A/30/78	04	/10/	79	17	1
ASSEMBLY NUMBER	REV	CLASS	0 W 5 Z			ASSEMBLY DESCRIPTION	DESIGN BOURCE	FIRST		DATE	•	DATE	·G	PAGE	
PIND DW UMBER SZ	PART	•	9	UANTITY	UNIT MEAS.	PART DESCRIPTION			IN/OUT STATUS	CHANGE ORD. HUMBER	.,;	ATE CTIVE	MARE PAI		č
6 0 10 4 0 10 13 C 24 7 C 30 1 C 62 3 0 62 1 0 6 74 1 0 6 74 1 0 7 74 1 1 0 7 74	1 2 35 1 2 35 1 5 5 4 5 5 1 5 4 5 5 1 5 4 5 5 1 5 4 5 5 1 5 4 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1	835 360 310 207 701 502 606 611 794 795		* * **********************************	8 P I I P P P P P P P P P P P P P P P P	LARFI CARLE MAR COC 12 CARLE SHIELDED & COND WIPE ELEC SIRD INS. IIL CLAMP CARLE 2-109 GOLD CARLE LARLE CONN-SOCKET-HOUSING 25 SOCKET PETAINER MALE SCREW FERDILE DUITEN FERDILE DUITEN	2440 400 10 01	NG PN JN JTF			04	nq7c		P4 P4 P4 P4 P4 P4 P4 P4	


•











7~475	76	0	۵	ri	Δ.	CAF	ALE	A۹	SYASYNC RS232-103F	13.00	2551	n	8/30/78	n4	4/1	07	79 1	/
NUMBE	Y			CLAI					ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST		PELEASE DATE	•	DA	851NG TE	NUN	48E#
MOLA SI		**	ĥ	•		QUANTIT	•	UNIT MEAS	PART DESCRIPTION			IN/OUT	CHANGE ORD. NUMBER	.,,	Pect	VE	MAKE/GUY PART TYPE	P H N
A A A A A A A A A A A A A A A A A A A	1 1 7 566 667 7	0117777744 417777744	235343333374	H & 3 & 7 5 6 7 6 6 7 7 9 7 9		; 60(; ; 10 10 10 2 ;			LAMEL CARLE MAN CON CARLE SHIFL DED 9 COMI CLAME CARLE 2.109 GOU CARLE LARLE COMN SOCKET HOUSING 25 COMTACT PIN HOUSING 25 D COMTACT PIN HETAINER MALE SOPEW FEADULE INVER	==	μα Ιοττ <u>κ</u> Ν	IM TNN INN INN TNN TNN TNN TNN TNN	00 ⁸⁶⁴⁸	n4 n4		79 79 78	ριβο βμρ4 βμρ4 βμρ4 βμρ4 βμρ4 βμρ4	


•

• •


•

.





7-35



.


74700900 E

GÐ		- <u></u>	· ·																					
745761	34	A	CLA	С	CBL	A :	55Y	ASYN	ic c	LA-;	2025	ΜÜ	n wr	D-M	55	551	10	10E	78	04	/1	1/7	/9 1	/
ASSEMBL	*	REV	CLASS	52				ASSEM	LY DE	SCRIPT	-			BOUR	H (USAGE		DATE		PI	DA	851HG TE		AGE
FIND DW UMBER ST		PART		0	UANT17	¥	UNIT MEAS.				PART D		-				IN/OUT STATUS	CHANGE NUMB	ORD. ER		ECTI	VE	MAKE/BU PART TYPE	Y R
адс саадааа 113 113	151 52000	130 131 131	361 207 701 502 506 702 501 511 794		600 2 1 11 11 11 11		333333332	CLAN CAHL CONN SUCK CUNN CUNT RETA	E S P L F L F T F T INL F I INL F U L	HIEL ABLL AAALL PIL R HI 0	LUED E E T OUSJ MALE WIFM	13 109 USI NG SC	(ONU GUL 80 25 P 25 P	D I) 5 P 1~	(11)		IN IN IN IN IN IN IN IN	0084	46	() 4	10	74		
					PROJE			HIGH	531	r (r		UMB	C M =	1.										

• ³ .•

• 5

DWN CHKD ENG MFG	T	-	Int			4/2; 4-21 4-7	1-17	COT	MMU	NIC	ATIO	NS	1111	E	/	43	54	N	C	E ASSY CLA TO MODEN	0		frefix SE	documen 74			02	nıv B
APPR									CODE		ENT	/04	φ5				90	-A	3.	5689-00	9-070				SHEE	1 /	OF	4
			s	HEE	TR	EVI	ISIC	лC	S T	ATI	JS										RE	/ISIO	N RECO	ORD				
	Γ	Γ													4	3	2	1	REV	ECO		DESCR	IPTION		1	DRFT	DATE	APF
																		A	A	6838	INITIAL	RE	LEASE			4A	4.27.77	21
															A	A	A	В	В	08063	CLASS	4	RELE	ASE		TP	1-20-78	P
_	\perp	ļ			_					_			_							1	1							
	1							_				_																
	+	ļ				_	_	_								L												
_		ļ	-			_	_	_		_		_		_		L_					Ι.							
	+-	┢	-	_	_				-					_	_	L												
_	+	-	-			-	+	_		_	_			_			-				1							
	+	┢┈					-	-	-	_	_	-	-				-											
_	+	ŀ	\vdash												_	⊢		-										
	+	+	-		in:	TER.	DIV	isio	DNA	LD	οα	J M E	NT		-	-	┝											
	+	+											, vire		_		⊢	⊢			1							
	+	\mathbf{T}	╞										ious		-			┢										
					per	CDC	-STI	D 1.	.01.0)24	•		2	١	_		F	\square										
				5	AL	030			-			-			_													
					1	1	1	1	1	1			- 1		Г										- 1			
<u> </u> тои	ES:		L_			1		1									1			.I	!			 Г	PI	74	8740	
																								H			ED LIST	-
																									UE	IACH	PRINTED	



CDC №.	LEI	VGTH	RTN Nº
	FEET ±0.5 FT	METERS ±.15 METERS	
74874002	50.0	15.24	35689
	· · · · · · · · · · · · · · · · · · ·	•	

							35689-009-070	
Land Alle	COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704	CODE IDENT 34015	SHEET	4 OF	4	SE	DOCUMENT NO. 74874002	REV.
NOTES	-							
	WORKMANSHIP PER C	DC SPEC	101203	300				
^	ANGLE OF CABLE EXIT							
^							<i>5E 45°,</i>	
<u>[3]</u> 5	SHIELD IS TERMINATEL	0 TO THE C	ONNE	CTOR .	PIN I.			
$A \sim \lambda$	MARK FIND NO. 9 PER	CDC SPEC	10121	508 U	ITH F	PART	NO. 74874002	2
	CONNECTOR NO. PI OR							
		·					•	
1								
	· ·		•					
	· ·							
				•				
	•							
							•	
	•							
				·				
			•					
	* 6							
							•	


4874)() (2	"	CL4		AS	INC	ÇI, 4	A 10	2025	MUU	ΕM		MO	'	2551	01	/29/78	01	/ 24/	/0	1/	
ASSEMB NUMBE	R		٤v	CL # \$	* 52				A5567	ABLY DES				0 E S		USAG		DATE	^	DATE	NG	PA	6 E R
	Γ	NUN					T ¥	MEAS			•		IPTION	··· •			IN/OUT STATUS	CHANGE OND		PATE	MAR	E/BUY ART YPE	PN NC
3 8 1 4 2 5 9 7 6 20 20 20	56666777	L 9 01 2 01 1 2 2 2 3 9 8 7 2 3 9 8 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	4756 333 351 50 6	01 02 01 02 01 00 33 11		1	2 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PC PC PC PC PC PC PC PC	CABACON COON NACAC RET WIR	D CUN LE LA N-SUC TACT TACN LT KI LE 1 AINEH EL 1 S EL 1 S HEST	HLE + KET +	HOUS SINDLES	25 T		MOD	+IEL	IN IN IN IN IN IN IN IN IN IN IN	008500			99 99 99 99 99 99		

Image: State Structure intervention EXTERNAL TEST CONTRECTOR Image: Structure is	DWN CHKD	Ĺ			0R2	>								TI T L	A	75	'V	IC	\mathcal{C}	LA .	RSSY - LCOP		PREFIX			••. 560	0	00
SHEET REVISION STATUS REVISION RECORD SHEET REVISION STATUS REVISION RECORD SHEET REVISION STATUS REVISION RECORD OST DATE AT THE CONTRACT OF THE CONTRACT	ENG MFG APPR						2, 1	-75	PI San		UCTS	5 DI 1. 92 ENT	Y. 1	FIRS				ER I	NĤ				$\left \right $		ন			<u> </u>
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		1		 51		T 0	EV.					-										REVISI		ORD	1			<u></u>
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																	Г	2	17	REV	ECO	r				DRFT	DATE	APP
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$																			+	· · · · ·		·						sile
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$		_	-		-	-	-	-	_	_						-	_		-									
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$				_																						1		
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$		_	_			_	_				_	_				-		-	-									
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$								-				_					-	1	1-									
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$		_	_	_	\neg	\neg	_	_	_								_					· · · ·				1		
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$		+		-	-	-	-	-	-						-	-	\vdash	-	┢									
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$			·			_	_				_																	
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$		-		-		-	-	-		-	-	-	_				\vdash	-	┢		Ì							
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$											_								L	1								
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$			-	-	+	+	-	-				-							┢							1		
$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c}$																	ſ											1
	0114-192		: 015	092	DIE	718	(CH)								ΕΈ.	D	74	ER			. 1508.	<i>A5500</i>	IATED		t	DETACH		
	CONTR		: 015	092				POP	r cı	CAR	PRIN	17 1	070		<i>че</i> , —					· -			و	UST 12/6/	-0	09-1	PRINTED	- PN 1918
	CONTR		: 015 DATA	092 9			4 CC	P O P	UNIC	CAR ATIC	PRIN DNS	іт 1 DIV	070				DDE	IDE	NT	· -				2161 OCUMEN	- 01	09-1	PRINTED	- PN 1918
								P O P	UNIC	CAR ATIC	PRIN DNS						200E	IDE 1015	NT	· -				2161 OCUMEN	- 01	09-1	PRINTED	REV.

DWN	0	CN	NFC	RD	-	2-2/-	2 10	0.11	60	- 1))	iliy i	ITLE						DR,					PREFIX	DOCUME			^	1117
CHKD ENG	+	ere	2		-	2-21-	75 00	MML	JNIC	ATIO	NS		R E	751. 5xT	NC EE	N.	CL, AL	A L	007 ST	Сол	INECTOR	e	PL	74	773	5600		00
MFG								ROD nta A COD		S D1 a. 92	704	IRST	_	ED O			1							\sim	1		- 7	· ·
APP 8	+				+		-		401									32	161	- 00	9-122		_		SH	EET /	0F Z	
			SH	EET	R	EVIS	510N	51	TAT	υs											REV	ISION	REC	ORD				
\vdash	T	\square		Т	Т	Т						Τ				2	7	REV	٤C	0		DESCRI				DRFT	DATE	APP
						_									-0	00	<i>cc</i>	00	055	515	CLBA	CELE	RSE		•		2-21-2	51.iC
┝╌┼╸	+-		$\left - \right $	-	-	╉	+					-	\neg	-+	╉	╉	-										l .	
E																	_									1	-	
				-	_	_			-			-+	_		_	-												
\vdash	+	-	$\left \right $	-†	┥	╉		┼─	┝	$\left - \right $	$\left \right $	+	-		+	╉	-								·			
								1		-							_											1
			$\left \cdot \right $	-+	-	-			-	-		-			+	+												
													_													· ·		
	_	/		_		4		-	-			_																
- -	+-	\vdash	┝╌┤	+																								
					1										二									·				
⊢∔-	+-	+	┠╌┼	+	-	+	+	╞	-	-		-+		$\left \right $	+	-	_											
NOI	'ES:	- I						1	1					LL				LI										
																								1				
L																		· · · · ·			<u> </u>					DETACH	PRINTED	
FORM	19246	01-01	5-092	DIE	тен	ICH-P	OST C	LEAI	HPR		1020												3	2161	-0	09-		
CON	i:():	ηŢ			OMN		CATIO				DIV.		T	COD 3	DE 10		T	зн	EET	201	-2	PL	00	CUMENT	NO			ev. 00
FIND NO	IDEN	PARI		Ţ		c	NAU		/ R	EQU	IREC	, 1			T			UNIT OF MEAS	[NOMENC OR DESC						ATIONS,	
/				+			\vdash	┼╌	+	_		+-	+		+	╉	-	FT	1		RE, 224	D			210	35-0	22	
2	77	972	100	+	7		-	+	+	· · · ·		+	+		+	╉		PC	<u> </u>	+	VTACT, S		ET			98-0		
4	73			+	/			┢	+			\mathbf{t}	┥		$\left \right $	╉		FC	 		DD, CON					246-0		
4			130	-	7	_		+				\uparrow			1.	┥		R		+	BEL			- /	54	86-0	02	
5				+-	7		t	\uparrow	1			1	-1		\top	+		PC	\square		BEL, SEL	F- AL	HES	NE C	012	23-0	02	
6	74	394	1500	17	7		[-	\uparrow	╡			T				┫		PC	1		WECTOR,					96-0		
																Ι												
				Γ					Ι							Ţ												
																	-		<u> </u>									
				1	_		┞	1	_						1	_		 ->	 							···		
	ļ			1			<u> </u>	-	_			1	_		 	_			<u> </u>							·		
				-				+	_			┞			-	-		<u> </u>	 	<u> </u>								
				╀			┨	╀				╞	-			\downarrow		+	_	 								
				╀	-			╋	-			╀	-		┢	+			┨──					<u> </u>				
<u> </u>				╀				┼─	+			┢	_		+	+				<u> </u>								
				+	-		\vdash	╋	+		-	┢	-		+-	╉		+	\vdash							·		
	-			╀			\vdash	+	+			\uparrow			+	-		1-	┼──		<u> </u>							
	-			+	-		+	+	╡		<u> </u>	┢	-		\uparrow	┥		+	1-	╂								
-				\dagger			\vdash	\uparrow	-		 	\uparrow			\mathbf{t}	+		-	1-	1			····					
<u> </u>	19747	-01-01	5-092	DIE	TER	ICH P	OST C		BP B		1	<u> </u>		L	-	_	_		.I	1								IN U.S.A


74700900 E

7-44



7-45





74700900 F

1937				CABLE ASS		SYNC RS232	TO TERM	DESIGN	0019.08	RELEAS	E CHAN	 PROC	28/83	1	L.
								SOURCE	USAGE	DATE		 L			
NUMBER	•=	PART N		-	MEAT.		PART DEBCRIP	-		IN/OUT STATUS	CHANGE ORD	 	MAKE /BUY	12	
4 12 13 2 5 1 3 7 9 8 10 11	A A C C A A C A A A	1012380 1516536 2454830 2454831 3618320 5190470 6201350 6201350 6201360 7487361 7487479	0 1 0 2 1 2 6 2 2 1 1 1	600.00 6.00 2.00 2.00 1.00 9.00 1.00 9.00 2.00 2.00	IN IN PC PC PC PC PC	FERRULE	ELDED 9 T,24 GA, STRD IN LE 25 PO KER ET,HOUSI HOUSING	COND PVC,L S. UL SITIC NG 25 25 P1	IL,BLK APPD IN PIN	IN IN IN IN IN IN IN IN IN IN			PPP1 PPP5 PPP2 PPP2 PPP4 PPP5 PPP4 PPP5 PPP4 PPP4		~~~~~
							OF LINE		- 13						

ARDEN HILLS MFG INFO

.

•

Wire lists for the cable assemblies used with the asynchronous communications line adapter are provided in this section. Actual pin connections from ACLA to modem or terminal are listed in section 3 and connections to the loop multiplexer are listed in section 6.

DWN	μ	VL	N7	ΉA	12	1%	124	CC	INT	RO	DA	TA	TITL			2	[]	9Ľ	3L I	E AS.	5 7 -		PREFIX	DOCUMENT			REV
CHKD		_						.						F1.	رى	Y N	VC.	HI	RD,	NOUS	R5232		WL	746	5 78	\mathcal{O}	A
ENG	1	1.	0.	2		<u>/~</u>	5-25	CO	MM	UNIC	ATIO S DIV	NS								103A/11							
MFG								San	ta A	ina, C	a. 92		FIRS	T US	ED C	N		-					1		· ,	000	
APPR						1		ין		401	SENT	- [-	7/	77	0-028	3-070				SHEET 7	OFZ	
	1																										
			S	HE	ET	REV	ISI	лс	\$1	TAT	υs										REVI	SIO	N RECO	ORD		r	_
																	2	7	REV	ECO			IPTION		DRFT	DATE	APP
																	w	ΟŪ	עט	-	PRELI	M	RELE	ASE	ML	10:31:74	
			F		_		H										01	01	01	-	DELETED BERED CO	СОЛ ND.;	ID 98 REV CA	10; RENUI BLE FON	M- LA 165	1-3-75	
				┢	┢─	┢				\vdash	H			-	Η		a	02	02	05360	CL 8 F	XE,	RELE	ASED	PPM	140-75	
HH			\vdash					-		\square							A	Α	A	.08063	CLASS	*A"	REL	EASE	TP	1-27-78	
HH			1	1	1					\square																	
		-	1	1	1	\square		-																			
		-		-	1	F															1						
					t -	t				1-																	
				1						4	-		-		Н												
HH			IN	TFR	-019	usu	IAN	0	nci	-	NT		_														
	F									-	n : Ivire																
				-							ioes			-													
	-						01.0					Ŧ			\vdash		-	†–					-				
	-	4	AL	0.30	1					_	C/		\square					Γ								1	
	-	Ĺ	Î	Ĩ	í.	1	11			1								1								1	
		Γ		Γ						1																	
NOTE	S:					•				•	•	•			•					2							
																									DETACH	ED LIST	S
FORM 19	246	01-0	15-05	92 D	IETE	RICH	P08	тс	EA	RPR	INT 1	1020			,	-										PRINTED	IN U.S.A

																		31770-028-070	
CONTROL D		CO		NICATIONS Santa Ana, C	PRODUCTS alif. 92704	S DIV	Ι.		E IDENT 34015		SHE	ET	20	F 2	,	w		DOCUMENT NO. 74657800	REV. A
CONDUCTOR	FIND NO.	GAL (RE	UGE F)	COLOR (REF)	LENGTH (APPROX)		OF	RIGIN	PIN	ACC	ESS NO.	Γ	DESTI	NATIO	N PIN	ACC	ESS D NO.	REMARKS	
/	7	2	2	ŜHIELD WIRE		<i>co</i> ,	w	PI	1		5	C0.	NN .	P2	1	4	1	PROTECTIVE GND (AA)	
2				BLK			Į.	1	2					1	2		1	TRANSMITTED DATA (B	A)
3				BRN					3						3			RECEIVED DATA (BB)	
4				L ED					4						4			REQUEST TO SEND (CA)	
5				ORN					5						5			CLEAR TO SEND (CB)	
6				YEL					6						6			DATA SET READY (CC)	
7				GRN			1		7						7			SIGNAL GND (AB)	
8				BLU					8						8			RCYD LINE SIG DET (CF)	
9				VIO			1		20	1					20			DATA TERM READY (CD)	
10	1			GRY			1	1	22					1	22		1	RING INDICATOR (CE)	
11	7	2.	2	WHT		201	w	PI	25		5	¢0,	w	PZ	25	4	4	TERM BUSY (-)	
																			_
							_												
								_											
												1							

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

_74700900 D

PRINTED IN U.S.A.

DWN CHKB ENG	Ť	EV. Q.,	-		92			0.01		IIC A	108	7	 ,	<i>A</i> _	sy 7			BL HR TE	E HS DNDUS RMII	5 Y R5232 VAL	WL	восима 74		•. - <i>80</i>	00	11V ,F
MFG APPE	+					_			:006		NT	٦"		1510 13	-	A		31	77/-028	9-070		/	SH	eet /	0F2	
			s	HEE	T I	REV	151	Я	ST/	ντυ	s									REVISION	N REC	ORD				
T	Γ	Γ							Т		Т	T		Γ		2	1	REV	ECO	DESCR	IPTION			DRFT	DATE	APP
1		Γ										T				ø	B	8	-	PRELIM	RE	LEAS	E .	ML	10-31-74	
-	-	-	F			_		_	-	7	+	Ŧ	╀	F	F	01	01	01	-	DELETE COND COND 10 WAS CONTACT FOR	10,11, 14. R	IZAI EV CAL	i.	LA	1-2-75	
+	\mathbf{t}	1-	t	-				-	-	1		╈	+			a	02	02	05360	CL "8" PA				PAN	1-10-25	
	T	1								1		T			Γ	0	0	0	06248	SEE ECO				LA	25.76	Ŕ
		<u> </u>								7		Т	Т	1	T	E	E	Æ	06707	CLI CONN.	CONT.	act ch	46	PRM	1-11-77	Ha
	Γ			Γ												E	F	F	08063	CLASS A R	'ELE A	se c	6M	TP	1-20.78	
																				{						
		1	L					_		_	_	1		_	ļ	1_										
_		₽.	-	1					1		•		F	\perp	ļ											
_	1	÷.		001	ER-I) VI	sioi	AL .	DOG	cum	ENT		+	+	╞	_	\vdash		1]	
	╂	+	6						mes			•	┢	+-	-	⊢	┝			1						
+-	┢─	+		ppro	val	ef	ali	Üs	ing	Div	ision	5	╀	+	╂─	╞	-									
	┢	+	,	er (DC-	STD	1.0	1.02	24.			4	+	+	┢─	┝								ł		i i
+	╋	+ '		ALC						_	-	~	+	+	┢	┢─	┢──									
	<u> </u>	L	<u> </u>	I			نا		L	-		- I		-L		-	L		L	I				L	L	L
																								TACH	ED LIST	S
	_		_		_	AICH	-	_		_				······	_			_					L		PRINTED	-

ONTROL D		c		NICATIONS Sente Ane, C		S DIV			4015	SHE	ET	2 OF	2	?	WL	DOCUMENT NO. 74658000		REV.
ONDUCTOR	FIND NO,	GA (RE	UGE EF)	COLOR (REF)	LENGTH (APPROX)		0	NIGIN	PIN	ACCESS FIND NO.		DESTINAT		PIN	ACCESS FIND NO.	REMARKS		
/	4	2	2	SHIELD		102	Ŵ	ام	1	3	20	NN PE	?	1 .	3	PROTECTIVE GND	AA,	,
2	4			BLK				-	2	3	Γ	P2	,	3	3	TRANS/REVD DATA	,	
3	4			BRN					3	3	T	PZ	?	2	3	RCVD/TRANS DATA		
4	10			WHT					4	3		P	·	5	3	REGICLEAR TO SEN	ø	
5	4			2ED					5	-		P	2	8	3	REVO LINE SIG DET		
6	4			ORN					6	3	Γ			20	3	DATA SET/TERM REA	OY	
7	4			YEL				1	7	3				7	3	SIGNAL GND (AB)		-
8	4			GRN				ÞI -	8	3				4	3	REVO LINE SIG DET		
9	10	1		WHT				P2	4	-				5	3	REGICLEAR TO SEND		
10	4	2	2	BLU		CON	N	PI	20	5	20,	VN P	2	6	5	DATA TERMÍSET RE	AD)	~
									L				-					
													-					

DWH	ŁĔ	YÐ	YTh	AL			C	ONT	RÒ	DA								E AS			PREFIX	BOC UMENT			N
CHED		0	7	_	+	·	- C0	ਦੇ ਤ ਹਾਂਦਾ				A	5	VN.	CI	4,4	PQ1	NDUS I MODEI	e5232	2	WL	746-	584	100	A
#G	12	-7			+	~ ^	4,	ROD Inte A	UCT	\$ 00				10 01		<u>ر</u> ر	<u> </u>	MODE	1 7.						
LPP2	F				╀		Ŧ	(00 3	401							17	73	-028	-070			SH	EET /	DF 2	
			SH	EET	RE	/151	ON	51	TAT	us							ſ		REN	/ISIC	N RECO	ORD			
		Т	Т	T	Т	Ι								Т	2	2 /	REV	ECO		DESC	RIPTION		DRFT	DATE	A
															_	$\partial \alpha$		-			RELE		ML		
															6	νþ	01	-				REMAR	DAY	2-17-74	L
				•			L		L						_	2 02	_	-	REV COLO	en le	CABLE /	60 MO;	LA	1.8.75	L.
															þ	20	03	05360				EASE	DPA	-10-0	Ł
							L								1	A	A	08063	CLASS	<u>A</u>	RELE	ASE COM	770	1-20-78	
																			1				1		
			_																						
																	1		1						l I
						1								_	1	1									
							L												1						
		-	1		I	I		1	1															1	
		Г	-	TER-	n IVI	=		-	~	-							1	1.	1				1	1	
				nges														ł	1						
				reval													ŀ		1						
				CDC.										_					1						
		L									:A						1								
11				030		1													ł				1		

ONTROL DA		CO			PRODUCTS			E IDENT 14015	SH	EET	2	0F .	2	WL	DOCUMENT NO. 74658400	REV.	
ONDUCTOR	FIND NO.	GAU (REF	F) (1	REF)	LENGTH (APPROX)		OF	IGIN .	PIN	ACCESS FIND NO		DEST	NATIO	N PIN	ACCESS FIND NO.	REMARKS	
1	7	22	2 54	HIELD IIRE		CON	w	PI	1	5	cc	NN .	P2	1	4	PROTECTIVE GND ((4A)
2		1		91.K				4	2			1	1	2		TRANSMITTED DATA	(BA)
3				BRN					5					3		REVD DATA (BB)	
4		·		LED					4					4		LEQUEST TO SEND (:A)
5			4	ORN					5					5		CLEAR TO SEND (CB)
6				YEL					6					6		DATA SET READY (C	·c)
7				GRN					7					7		SIGNAL GND (AB)	
8			4	BLU					8		-			8		ECVD LINE SIGNAL L	ET (CF
9	1	1		VIO		1		1	11	1		1	1	11		ORIGINATE MODE	
10	7	22	2 4	SRY		CON	IN .	<i>P1</i>	20	5	20	NN	PZ	20	4	DATA TERM. LEADY (co)
		<u> </u>			·····				-		\ddagger						
											t						
														 			
											-						
				-							1						· · · · · · · · · · · · · · · · · · ·
											1			 			
									 		1						
						-					╈			+			

RL RL	b .	T NO.	DOCUMEN	PREFIX			4554-	94 -	•	15	~ / /	60	TITLE	ATA	OL D	ONTI	< C	<u>_</u> ~ >	7	æ	WAT	CRA)	2	DW
0	700	157	747	NL			2.22	4 2	÷.,,	11 .	11	103			- a ·		_						0	СН
					•	/ <u></u>		77	•	7 /	~?	۲ س یک		ONS	ICATI	MMU	100		ŀ			XXX		ENC
			\sim								ON	USED	FIRST		CTS D		s	_	-	_			;	MFC
-2	ET / 0/	SHEET			7	8 - 122	11.1 - 02	3:							10EN1 015		-		+		-		•	A P P
									-					I										
					EVISION	K1									TUS	ST		VISI	RE	EET	SHI			
DATE A	DRFT	<u> </u>			DESCRI		ECO	REV		2														
2-24-75/2				USE	PELE	<2 F	05515	00	00	00														
	1																							
			•									Τ							Ι	T				
											Т							Τ		Т			Π	
											T	Т				Π			Τ					
	1													1	-			\top						<u> </u>
														1		\square				+		-		-
										-	+	+						+	+	+				
											+-	+		+		┝╌┤	+	+		+		+		
										1	╈	+		+-				+-	╈	+			+	
	1								\vdash	+	+-			+	-	┝╌╽	+	+	┿	+-			\vdash	
										+	+-	+		+		H	+	+-	+	+			\vdash	\vdash
										+	+	-		+		┝╌┤	+	+	-+-	+				\vdash
										+				+		\vdash	┢	+-					\vdash	
									\vdash	+	+	+		╂		┝─┤	╉──	+-	+	+			$ \rightarrow $	-
										+-			\vdash	+	+	┥	╂			-+			⊢∔	⊢
										+	+-	+		+		\vdash	+	+-	+	+		+	┝─┤	\vdash
						L								1			L							<u> </u>
																						:	DTES	N
																								i i
0.11575			F																					
RINTED IN L		DET																_						L
	ETACHI	DE1		<u></u>										1020	PRINT						5-092		DTES	

32161-028-122 DOCUMENT NO. 74715700 CODE IDENT REV. CONTROL DATA COMMUNICATIONS PRODUCTS DIV. Sente Ana, Calif. 92704 SHEET 2 or 2 WL 34015 00 CORPORATION CONDUCTOR COLOR LENGTH (REF) (APPROX) ACCESS FIND NO ACCESS FIND NO. FIND NO. GAUGE (REF) DESTINATION REMARKS ORIGIN WHIT P1 3 2 SD/ED 22 PI 2 1 1 2 2 PI 4 PI 5 ETS/CTS 1 . 3 PI 6 PI 20 DSR / DTR ţ 4 1 T t 1 PI 19 SDCD/SRTS PI 12 5 1 22 WHT PI 22 2 HI 25 2 RI/TB

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

8-5

.

DWN CHKD ENG	ź	ECK ? (J) ['/4	Ē	LD	7	3/1 3/1	16/7	CO	IMMI	UNIC	ATI	DINS.	7174	4	15	ÝŇ	IC I	ΫR	ÓŅ	557 - OUS 1 113	RS 232		documen 748		756	Å
MFG APPR	1	2 J. 1. X	u,C	_		44	19	S.	COD		S DI (a. 92 () () () () () () () () () () () () ()			T U	28	ON		<u> </u>	47	//3				SHEET /	0F 2	L
			S	HEE	T	REV	151	ON	SI	TAT	US										REVISIO	N REC	ORD			
					Γ												2	1	REV	ECO	DESCR	IPTION		DRF		APP
																	þı	Ø	01							VK
	_	ļ			L												A	A	A	8648	REMOVED CL	. *("	PARTS	R9	4-79	$\nu \kappa$
				_					_	┡	-	ļ					_									
$\left \right $	_	+		-	-	-			⊢		┝	-														
┝─┼─┤	-	+			-		\vdash	-	-		-		\vdash		\vdash			-			4					
+ + +	-				-	┝	┝		\vdash	-	-	-		-	-		-									
	-	+			┢	┢─		-	-	\vdash	┢	┢		-			┢									
		+	⊢		t			-				<u> </u>			\vdash		\uparrow									
																	T									
																					1				1	1
																						<u> </u>				ר ו
												L				_	L								OCUMENT Rent requir	
		-		-				-	<u> </u> .	.									ł						ng Division	
				-	-		-				⊢	-							ł				CDC-STD		-	
		+-	\vdash	-				-	┝	\vdash	╞		\vdash				┝		ł				030		. TD	
NOTE	L S:	<u>_</u>		L	i	L	I	L	I	L	L	L	<u> </u>				I	L		1	I					-
	2	//\	۷ ۷	20	7	0	FF	· A	?E/	MА	IN I	Ne	5	W	IRE	55	F	R	ом	CABLE	(FIND NO.	8)7	HAT	ARE	NOT US	SED.
																							F	DETA	HED LIST	
FORM 19	240		15.00	2.0	ETC	BICK		7.0				1000												DETAG	PRINTED	

CONTROL D		сомм	UNICATIONS Santa Ana, C		S DIV.			E IDENT 4015	SHE	ET 2	2 OF	- 2	2	WL	DOCUMENT NO. 74875756 A
CONDUCTOR IDENT.	FIND NO.	(REF) (REF) (APPROX)					GIN	PIN	ACCESS FIND NO.		DESTIN	ΑΤΙΟΙ	PIN	ACCESS FIND NO.	REMARKS
1	8	24	VN	PI	1	3	CO	NN I	P2	1	4	PROTECTIVE GND (AA)			
2			BLK					2					2		TRANSMITTED DATA (BA)
3			BRN				T	3	Ť				ξ		RECEIVED DATA (BB)
4			RED				Τ	4					4		REQUEST TO SEND (CA)
5			ORN					5					5		CLEAR TO SEND (CB)
6			YEL					6				Τ	6		DATA SET READY (CC)
7			GRN					7					7		SIGNAL GND (AB)
8			BLU					8					8		RCVD LINE SIG DET (CF)
9			VIO			,		20		Γ.			20		DATA TERM READY (CD)
10			GRY				Τ	22				Γ	22		RING INDICATOR (CE)
11	8	24	WHT		CO	NN .	PI	25	3	20	NN A	2	25	4	TERM BUSY (-)
12	8	24	WBLK		-		-			-		-		—	
/3	8	24	WBRN		-		_			-		_			
14	8	24	WRED				-			-		_		—	\bigtriangleup
							_								
FORM 23562-0	0-015-092	DIFTER	CH-POST CU	ARPRINT	1020			-		-			••••••	· · · · · ·	PRINTED IN U.S.A

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

DWN CHED ENG MFG	6) 741			×7	3/4	6/28						A	S۶	~~~	CH	R		00	49	SSY . RS	-232		WL	documen 748			46	A A
APPR	7. V.	Fa	n.	h N	10	- 78		CODE	1015	INT				30		A									SH	EET /	OF 2	2
		5	SHE	ET	RE∨	151	ON	ST	ATU	IS											REVI	5101	N RECO	ORD				
		T	Γ														1	REV	_	ECO			PTION			DRFT	DATE	APP
	_							_								þı	01	01	_	08457	CLASS					AV	8.18	$\overline{\mathbf{x}}$
	_		1	ļ			_		_	\rightarrow		_				11	A.	Α		8648	REMOVE	CL	"ć"	PARTS		100	4-79	\bigvee
┝─┼─┼	_		_	_					_	╋		_				└-												
┝─┼─┼	-		ļ				_			-+					_	L	1										1	
┝─┼─┼		_					_	_		-+			_		_	-	╞											
┝╌┼─┼			+	┢		$\left \right $		-	\rightarrow	\rightarrow	-	\neg	_		_													
┝╌┼╌┼			+			\vdash	_	-			-	-			_	┝												
┝┼┼	-+-		+			$\left \right $		+	-	\rightarrow	-	-				┢	┢								į			
\vdash	+		+		-	\vdash	_	\neg			-	\neg	_	-		┼─	┼─											
+ + +			╉─	+				-		-	┥				-	┝	+											
┝─┼─┼	+	-	1-	┢─		\vdash	-	-		+				\vdash	-	┢─	t											
	\uparrow		1-	⊢				1								┢	1-						IN	TER-DIVIS	SION	AL DOG	UMENT	
			1								-					1	1							iges to ti				
																		1						oval of			Divisions	
																							per	CDC-STD	1.01	.024.	TD	
																							AAL	030				
NOTES																-												
[L-				
																									0	ETACH	ED LIST	rs
FORM 192	48-01	-015-0	92 D	ETE	RICH	-P 05	T CL	EAR	PRIN	IT 10	020																PRINTED	IN U.S.A

CONTROL D		СОММІ	UNICATIONS Sente Ane, C		S DIV.		E IDEN1 34015		ET 2	0F 2		WL	000 UMENT NO. 74875846 A
CONDUCTOR	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX)		ORIGIN	PIN	ACCESS FIND NO.	DE	STINATION	PIN	ACCESS FIND NO.	REMARKS
1	4	24	SHIELD		CONN	I PI	1	3	CON	N P2	1	Э	PROTECTIVE GND (AA)
2	4		BLK				2	3		P2	3		TRANS/RCVD DATA
З	4	-	BRN			- -	3	З	1	P2	2		RCVD/TRANS DATA
4	13		WHT	1.0 254 MM			4	З		PI	5		REQ/CLEAR TO SEND
5	4		RED				5	· -		P2	8		RCVD LINE SIG DET
6	4		ORN				6	3			20		DATA SET/TERM READY
7	4		YEL				7	3		Ţ	7		SIGNAL GND (AB)
8	4		GRN			PI	8	з			4		RCVD LINE SIG DET
9	13		WHT	25.4 MM		P2	4	-			5		REQ/CLEAR TO SEND
10	4	24	BLU		CONN	PI	20	3	CON	V P2	6	3	DATA TERM/SET READY

	+	EC ZS	KH 23	IOL	D7		5/3 15/3		ON	TRO	L D/	ATA	TITL	• (<u>C</u> A	1E	3L	E	~	4.	SSY-			PREFIX				20	rev A
ENG	1	K.	4.			19	12	CC		UNIC	CATIO	DNS V.		42 70	SY,	10	24 23	F	۸L ۱	M	DUS R ODEM	5-232		VV L	748	5/	57	60	A
MFG APPR				Any					COD		Ca. 92 Dent 15	_	fors Y/		29		A			_						SHEE	ET /	0F 2	
				SHE	ET	REN	/151	ΟŅ	I S'	TAT	υs											REV	SION	RECO	ORD				
	T	1		Γ		L	Γ										2		RE	_	ECO	<u> </u>		PTION		_	DRFT	DATE	APP
	\bot	1	_			1			↓.	_							01	01	-			CLASS	_	_	_	_	AV	8.78	バス
		1	_	+	_	-	_			ļ	4_						A	<u> </u>	A	-	8648	REMOVED	2 61	" <i>C</i> "/	PARTS		709	9 APR.79	\sqrt{X}
	Ļ	+	+-	+		+-	┢	⊢			┢	_	<u> </u>				┝	┝			- A								
\vdash	╀	╋	+-	+	+	+			┝	-	+	⊢					┝		ł										
\vdash	╀	+	+	+	+	+	┢		┝	┢	+	┼─	\vdash			-	┢	┝	ł]						1	
\vdash	╈	╈	╈	+	╈	+	+-	┢─	┢	+				_				-	1										
	╈	╈	+	+-	╈				┢	┢	+	┢					F		1										· ·
\square	\uparrow	╈	\uparrow			1	T			t	1								1										
	T																												
	Ι																											ł	
Ц	\downarrow	1	+	1	_						╘						L		l										
	+	\downarrow	_	-		1	L	_			╞	⊢					L-												
\vdash	+	+	+	╀	┢	╞	┞			┢	_				ļ		┢	-	1			ł						ļ.	
┝┼╴	╋	+	+	+	┢	+-	┢			┢	+	┝	\square	-		_	┝		ł			1						1	
\vdash	╉	╈	+	+	+	┢	-	-	┢─	┢╌	+	┢	\vdash			-	┢	\vdash	ł						INTER-DI			OCUMENT	
NOT	ES		,	<u> </u>		<u></u>		.	L		<u> </u>	<u>.</u>	L			L.,,,,	L	4	e		ι <u></u>	.		Ci ay pe	anges to	this of all	docum Using	ent requi 9 Division	re Rs
																									Ē	DE	ETACH	ED LIST	s
FORM	924	6-01-	015-)92 C	IETE	RIC	1-205	ят с	LEA	RPRI	INT	1020													I.			PRINTED	IN U.S.A.

CODE IDENT DOCUMENT NO. REV Destanan Ales COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704 SHEET 2 OF 2 WL 74875760 34015 А CONDUCTOR FIND NO. GAUGE (REF) COLOR (REF) LENGTH (APPROX ACCESS FIND NO. ACCESS FIND NO. REMARKS ORIGIN DESTINATION PIN PIN SHIELD CONN PI 3 PROTECTIVE GND (AA) 1 8 24 CONN P2 1 4 1 TRANSMITTED DATA (BA) 2 2 2 BLK З BRN 3 3 RECEIVED DATA (BB) 4 4 4 REQUEST TO SEND (CA) RED 5 ORN 5 5 CLEAR TO SEND (CB) DATA SET READY(CC) SIGNAL GND (AB) RCVD LINE SIGNAL DET(CF) ORIGINATE MODE 6 YEL 6 6 7 GRN 7 7 8 8 BLU 8 9 1 V10 // 11 10 8 24 GRY CONN PI 20 3 CONN P2 20 DATA TERM. READY (CD) 4

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

74700900 E

WN		A .						G	อ				TITL	E		CA	BL	E	AS	SEMBLY		PREFIX	DOCUMEN				REV
HED NG						10		_	MMU	NIC	110	Ne			1	A5	SY	NC	HR	DNOUS	CLA	WL	74	876	19	4	A
NG		A.(<u>, 74</u>	NF/	<u>PRP</u>	10/	<u>78</u>		YSTI ta Ar	EMS		704					20	25	MO	DEM (RE	V CHAN)		L				
.001		K		<u> </u>			70		CODE	1019	ENT			Y /			1.,	4						SHEET	1	0F 2	•
	L		Sł	IEE	TF	EV	ISI	ОN	ST	ATU	JS										REVISIO	N RECO	ORD	•			
TT			T	Τ													2	1	REV	ECO	DESCR	IPTION		DF	RFT	DATE	AP
																	01	01	01	08507	CL B RELE	ASE		A	v	8.78	JI
																	A	Α	A	8648	CHANGED PI	NI RE	κ.	7	9	4-79	1
	_																										
					_				_	_							L	ļ		l				1			
				_	_	_			_		_						_										1
++		_		_	_	_	_		_						_					1							
++	_	_	_	_	_				_		_	_					_										
	-	_		_	_		_		_	_	_				_		L										
++	\rightarrow		_	-	-	-		_			-	_		-				┢									
++	-	-	-						-						-	_											
							_	_	-		_			_		-	┝	-									
+-+	-	-	-	-	-					-		_		-		-	-	 									
++	-	-	-	-	-			_				_					⊢										
+++	┥	-	-	-	-					-		-			-		-			1							
++			1	-		-										-		1					46Ô30	Ι.			Ļ
								_										-									
NOTES	5:]	<u> </u>					L		4		<u></u>		<u></u>	• · · · · · · · · · · · · · · · · · · ·		INTER-DI bangos ta pproval br CDC-SI	o this d of all	ocum Usia:	ent requi 1 Divisio	ire
																							F			ED LIST	

FORM 19246-02-016-092 DIETERICH-POST CLEARPRINT 1020

ONTROL D			NICATIONS Santa Ana, C	PRODUCTS alif. 92704	DIV.	CODE IDER 34015	41	SHEE	T	2 OF	2	w		DOCUMENT NO. 74876194	rev. A
ONDUCTOR	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX) FT	0	RIGIN	AC FIN	CESS ND NO.	DE	STINATIO	N	ACCE	SS NO.	REMARKS	
1	в	22	SHIELD	50.0	P	1 1		3		P2	11		4	GND (FRAME)	
2	4	4	BLK		Å	2		4		1	2		٨.	SEND DATA	
3			BRN			3					3			REC DATA	
4			RED			4					4			RTS	
5			ORN			5					5			CTS	
6			YEL			6					6			DSR	
7			GRN			7					7			GND (FRAME)	
8			BLU			8					8			DCD	
9			V10			19					19			SRTS	
10			GRY			12	_				12			SDCD	
11	*	¥	WHT	¥	¥	20	_	¥		¥	20		r	DTR	
12	8	22	WHT/BLK	50.0	P	1 22	+	3		P2	22	-4	۴	RI	
							1								
							+								
					-		+-								
							1								
						_	\pm								
							-	_							
							\pm			<u> </u>				· · · · · · · · · · · · · · · · · · ·	
							╋								

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

F.	Hau	ils m	1/18, 3/15/	13			DATA KON			RS2:	32 1	ASSI IO 1	EMB I E R	LY MIN	– AS AL,M	YCHRONOUS 1ETRIC		1				R	A A
+	-	_	4/28 3/15,	(83 /83		E DE	NT	FIR				:			_					SHEET	1 OF	2	
			SHE	ET R	EVIS	ION	STAT	บร									RE	VISIO	RE	CORD	.		
	T												2	1	REV	ECO	DE	SCRIF	אסודי		DRFT	DATE	APP
													A	A	A.		CLASS /	7			DB	2/23/83	fat
				[
																							Ì
																						1	
																					<u>.</u>		
																					DETA		
				F. Hauls 7/13 F. House 3/15 F. House 1 <	F. Hamler 2/12/13 F. Hamler 3/16/83 F. Liven, 4/18/83 3/16/83 SHEET R 3/15/83 SHEET R 3/15/83 Image: Sheet R 1 Image: Sheet R 1 <	F. Hamler 2/12/53 Construct 5/17/63 Construct 5/17/63 Construct 5/17/63 Construct 5/17/63 Construct 5/15/63 Construct	F. Manutr Z/2/2 CONTROL I 2756000000000000000000000000000000000000	F. Manufar Z/Z/15 CONTROL DATA Z. Manufar X/Z/X5 CONTROL DATA SHEET REVISION STAT X/Z/X5 CONTROL DATA Z. Manufar X/Z/X5 Z/Z/X5 Z. Manufar Z/Z/X5 Z/Z/X5 Z. Manufar Z/Z/	F. Manuer 2/14/13 CONTROL DATA C.K. Leven Visites CONTROL DATA C.K. Leven Visites CONTROL DATA SHEET REVISION STATUS SHEET REVISION STATUS	F. Mauler 7/14/3 CONTROL DATA SCHORENCON C.Y. Vern 4/18/8 CONTROL DATA CONTROL DATA SCHORENCON SHEET REVISION STATUS	Image: Property of the second seco	Image: Control Data Image: Contro	F. Maultr Z/Z/Z CONTROLOMA C. Liven Strike Controlation C. Liven Strike Controlation First used on DU190-C	F. Maultr Zizi/2 CONTROLIDATA CONTROLIDATA SIZI/2 CONTROLIDATA SIZI/2 C. Liven, 4: (2) [2] ARHOP 3/2/2 CODE (Dent) First used on DU190-C	F. Manutr Zdd/fs Control Data Ch. Letan Sch As Control Ration Sheet Revision Status	Image: Status Status Image: Status Image: Status Image: S	Image: Provide the second s	Image: States Control Data States States States States </td <td>Image: State Control Data State Astendation 1 Marces State 1 1 1 <td< td=""><td>Image: Status Control Data Control Data Control Data Control Data Control Data Control Control Data</td><td>Image: Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates Strates Strates Strates Strates<</td><td>THERE ZEAT CONTROL DATA (NUMP) Intermet ZEAT CONTROL DATA (NUMP) Intermet ZEAT Intermet ZEAT</td><td>Image: Construction Construction Image: Construction RESUST TO TERMINAL, METRIC Image: Construction Image: Construction Imag</td></td<></td>	Image: State Control Data State Astendation 1 Marces State 1 1 1 <td< td=""><td>Image: Status Control Data Control Data Control Data Control Data Control Data Control Control Data</td><td>Image: Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates Strates Strates Strates Strates<</td><td>THERE ZEAT CONTROL DATA (NUMP) Intermet ZEAT CONTROL DATA (NUMP) Intermet ZEAT Intermet ZEAT</td><td>Image: Construction Construction Image: Construction RESUST TO TERMINAL, METRIC Image: Construction Image: Construction Imag</td></td<>	Image: Status Control Data Control Data Control Data Control Data Control Data Control Control Data	Image: Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates WL 21937629 Strates Strates Strates Strates Strates Strates Strates Strates<	THERE ZEAT CONTROL DATA (NUMP) Intermet ZEAT CONTROL DATA (NUMP) Intermet ZEAT Intermet ZEAT	Image: Construction Construction Image: Construction RESUST TO TERMINAL, METRIC Image: Construction Image: Construction Imag

GD CONTROL DAT CORFORATION	A 61.				ASYNCH		ous		E IDENT	SHEET	2	2 OF	2		WL		MENT NO. .937629	rev. • A
CONDUCTOR	FIND NO.		UGE EF.)		LENGTH (APPROX)		Ċ	DRIGIN S	OCKET	ACCESS FIND NO.		DEST	INATIO	N PIN	ACCE FIND I		REMARKS	
1	4	2	4	SHIELI WIRE	15.24M	co	NN	P1	1	3	со	NN	P2	1	9	1	PROTECTIVE GND (AA)
2	4			BLK	15.24M			4	2	3		Į	P2	3	9	:	IRANS/RCVD DATA	
3	4			BRN	15.24M				3	3			P2	2	9	1	RCVD/TRANS DATA	
4	13			WHT	1.0 25.4MM				4	3			P1	5	-	1	REQ/CLEAR TO SEN	D
5	4			RED	15.24M				5	3			P2	8	9	1	RCVD LINE SIG DE	T
6	4			ORN					6	3				20	9	1	DATA SET/TERM RE	ADY
7	4			YEL				1	7	3				7	9		SICNAL CND (AB)	
8	4		ļ	GRN	15.24M			P1	8	3				4	9	1	RCVD LINE SIG DE	т
9	13		1	WHT	1.0 25.4MM		<u> </u>	P2	4	-				5	9		REQ/CLEAR TO SEN	
_10	4	24	4	BLU	15.24M	CO	NN	P1	20	3	CO	NN	P2	6	9	['	DATA TERM/SET RE	ADY
																		-
											-					\dashv	<u> </u>	
		-										-				-		
A3183 REV. 8/7	1 CDC	1			1	I			L	1	L							INTED IN U.S

GLOSSARY

	pendix consists of an alphabetical of all terms and abbreviations,	IAV	Input
includi	ng acronyms and mnemonics, used manual. In the text many signal	IBF	Input
names 1	isted herein only exist in their (xx) or reverse level (xx*) state	IC	Input
but are	presented here only in their true entional state.	IEN	Input
ACLA	Asynchronous communications	IER	Input
ACDA	line adapter	IF	Infor
ADD	Address	II	Infor
A-0-I	AND-OR-Invert (circuit or function)	ILE	Input
CLA	Communications line adapter	ILES	Input
CLE	Communications line expansion	IO	Infor
CO	Code bit	IODD	Outpu
		ION	Input
COM	Command word	IS	Input
CRC	Cyclic redundancy check	ISON	Input
CTS	Clear to send	ISR	Input
CTSS	Clear to send status	IST	Input
DAST	Data associated status	ISUP	Input
DAT	Data receive register	LED	Light
DAV	Data available	LIT	Loop
DCD	Data carrier detect	LM	Loop
DCDS	Data carrier detect status	LSI	Large
DLM	Data line monitor	MCL	Maste
DSR	Data set ready	MLIA	Multi
DSRS	Data set ready status	Modem	Modul
DTO	Data transfer overrun	NAND	Not a
DTOS	Data transfer overrun status	NOR	Not o
DTR	Data terminal ready	NPU	Netwo
ECHO	Echoplex mode	ODATA	Outpu
END	End of input frame	ODD	- Outpu
FDX	Full duplex	OER	- Outpu
FES	Framing error status	OF	Outpu
HDX	Half duplex	OLE	Outpu
IADD	Input address	OM	Origi

IAV	Input available
IBF	Input buffer full
IC	Input control
IEN	Input end
IER	Input error
IF	Information format
II	Information input
ILE	Input loop error
ILES	Input loop error status
IO	Information output
IODD	Output data demand
ION	Input on
IS	Input select
ISON	Input status on
ISR	Input status request
IST	Input strobe
ISUP	Input supervision
LED	Light-emitting diode
LIT	Loop internal test
LM	Loop multiplexer
LSI	Large-scale integration
MCL	Master clear
MLIA	Multiplex loop interface adapter
Modem	Modulator-demodulator
NAND	Not and (circuit or function)
NOR	Not or (circuit or function)
NPU	Network processor unit
ODATA	Output data
ODD	Output data demand
OER	Output error
OF	Output format
OLE	Output loop error
OM	Originate mode

OON	Output on	SCL	Status clear					
OSC	Output select clear	SCLA	Synchronous communications line adapter					
OSL	Output select	SD	Send data					
OST	Output strobe	SDCD	Secondary data carrier detector					
OSUP	Output supervision	SDCDS	Secondary data carrier detector					
PES	Parity error status	00000	status					
PI	Parity inhibit	SELI	Select input					
PSET	Parity set	SELO	Select output					
RCK	Receive clock	SODD	Set output data demand					
RD	Receive data	SRLSD	Secondary receive line signal detector					
RF	Reference frequency	SRTS	Secondary request to send					
RHR	Receive holding register	ТВ	Terminal busy					
RI	Ring indicator	TCK	Transmit clock					
RIBF	Reset input buffer full	TD	Transmit data					
RIS	Ring indicator status	THR	Transmitter holding register					
RLSD	Receive line signal detector	THRE	Transmitter holding register					
RODD	Reset output data demand		empty					
RSD	Restraint detector	THRL	Transmitter holding register load					
RSR RTS	Receive shift register	TSR	Transmitter shift register					
	Request to send	TTL	Transistor-transistor logic Universal asynchronous receiver-					
R/W SAV	Read/write Status available	UART						
			transmitter					
SB	Stop bit							

TO CONVERT DECIMAL TO HEXADECIMAL

- Find decimal number in body of table (Example: 157).
- 2. Scan horizontally to the left to find the first hexadecimal digit (in this case, 9).
- Scan vertically up (from 157 in table) to find second hexadecimal digit (in this case, D).
- Thus decimal number 157 = hexadecimal number 9D.

TO CONVERT HEXADECIMAL TO DECIMAL

- Find first hexadecimal digit in lefthand column (Example: D).
- Find second hexadecimal digit in top row (Example: 9).
- 3. Simultaneously scan horizontally to right (from D) and scan vertically downward (from 9) to find point of intersection in body of table (in this case, 217).
- Thus hexadecimal number D9 = decimal number 217.


					<u> </u>		Secon	d Hex	adeci	nal D	igit —						
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	0	1	. 2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
	3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
it -	4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
Digit	5	80	81	82	83	84	85	86	<i>,</i> 87	88	89	90	91	92	93	94	95
	6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
Hexadecimal	7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
xad	8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
	9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
First	A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175
ы Ц	В	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
	С	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207
	D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
	Е	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
	F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

TABLE B-1. HEXADECIMAL/DECIMAL CONVERSION

COMMENT SHEET

	PUBLICATION NO.: 747	00900	REVIS	ION: G	
	NAME:				<u> </u>
	COMPANY:	<u></u>		,	
	STREET ADDRESS:				
		ST#	\TE:	ZIP CODE:	
		ite any errors, suggested		Corporation welcomes your evalu ns, or general comments below	
		Please Reply	🗋 No Reply	Necessary	
			•		
i					

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.



•

