GD CONTROL DATA CORPORATION

CDC[®] ASYNCHRONOUS COMMUNICATIONS LINE ADAPTER DU 137-A DU 189-A/B DU 190-A/B DU 191- A/B

HARDWARE MAINTENANCE MANUAL

REVISION RECORD						
REVISION	DESCRIPTION					
01	Preliminary release					
5/75						
A	Initial release					
7/75						
B	Final edition					
6/77						
C	Manual revised to improve format and conform to CDC					
9/77	publication standards. Publication change only.					
	This edition obsoletes all previous editions.					
D	Revised to incorporate ECOs 8063, 8139, 8181, 8192, 8208, 8221					
6/78	and 8290. This revision obsoletes all previous editions.					
	And 0250. This revision obsoreces are previous edicions.					
E	Revised to incorporate electromagnetic interference cable changes,					
10/79	and Engineering Change Orders 8246 and 8648, and Technical Action					
	Request, 045640. Added configurations DY189-A/B, DY190-A/B, and					
	DY191-A/B.					
	·					
	· · · · · · · · · · · · · · · · · · ·					

Publication No.

74700900

Revision Letters I, O, Q and X are not used

© 1975, 1977, 1978, 1979 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:

CONTROL DATA CORPORATION Publications and Graphics Division P. O. Box 4380-P Anaheim, California 92803

or use Comment Sheet in the back of this manual.

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCOs	COMMENTS
DU137-A DU189-A DU189-B DU190-A DU190-B DU191-A DU191-B	01 01 01 01 01 01 01		
)			
			·

LIST OF EFFECTIVE PAGES

PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV
							+		
Cover Title Page	_ 1								
ii thru x 1-1	E C								
1-2	Е								
1-3 1-4	C E								
1-5 thru									
1-10 2-1 thru	C						1 1		
2-10 3-1 thru	С						1		
3-7	Е								
4-1 thru 4-12	c								
4-13	Е								
4-14/4-15 5-1	C C								
5-2 thru 5-12	Е								
6-1 thru									
6-3 7-1	C C			e I					
7-2 thru							1 1		
7-10 7-11 thru	Е								
7-19 7-20 thru	D								
7-44	Е			1					
8-1 8-2	C D								
8-3 thru									
8-9 A-1, A-2	E C								
B-1	С						1		
Comment Sheet	_								
Mailer Cover	-								
COVEL									
L		L	I	L	LJ	L		L	

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed. •

PREFACE

This manual contains information on operation, maintenance, installation and checkout as well as relevant programming considerations for the CDC Asynchronous Communications Line Adapter DU137-A. The communications line adapter and associated cables are used within the 255X Network Processor Unit.

The DU137-A Communications Line Adapter (CLA) interfaces with different modems, according to the cable set to be selected. The DU189-A/B, DU190-A/B, and DU191-A/B CLAs each consist of a DU137-A circuit card and includes a preselected interface cable set.

The A version and B version 255X cabinets referred to in this manual are described in the system cabinets manual listed below. The B version cabinets contain electromagnetic interference (EMI) protection.

The manual is intended for use by Customer Service engineers and presumes minimal knowledge of the 255X Network Processor Unit (formerly called host communications processor).

Preventive maintenance and fault isolation procedures to the circuit card level are given and card repair on-site should be limited to emergency conditions only.

The related publications listed below are available through the CDC Literature and Distribution Services, 308 North Dale Street, St. Paul, Minnesota 55103.

Publication Title	Publication Number
255X Network Processor Unit, Hardware Maintenance Manual	60472000
255X Network Processor Unit, Hardware Reference Manual	60472800
255X Host Communications Processor Site Preparation Manual	74641200
Loop Multiplexer and Card Cage DY200-A, DY197-A, Hardware Maintenance Manual	74873938
255X NPU Equipment Cabinets Hardware Maintenance Manual	74873971

. •

CONTENTS

1. GENERAL DESCRIPTION	1-1
Introduction Physical Description ACLA Characteristics System Application Features Half- and Full-Duplex Operation Code Lengths	1-1 1-1 1-1 1-1 1-1 1-1 1-3
Character Parity Generation/ Detection Automatic Answering Signaling Rate Selection Restraint Signal Detection Data Transfer Overrun Loopback Test Modem Interface Functional Description Operational Concept Functional Sections Input Section Data Input Input Error Conditions Output Section Data Output Echoplex Mode Break Generation Loop Error Detection CLA Addressing Master Clear Modem Interface Section Speed Generators	$ \begin{array}{c} 1-3\\ 1-3\\ 1-6\\ 1-6\\ 1-7\\ 1-7\\ 1-7\\ 1-7\\ 1-7\\ 1-7\\ 1-7\\ 1-9\\ 1-9\\ 1-9\\ 1-9\\ 1-9\\ 1-10\\ 1-$
2. OPERATION	2-1
Controls and Indicators Operating Procedures Programming Considerations Multiplexing Subsystem Overview Line Frame Formats Cell and Word Formats Addressing Cell Data Cell Supervision Cell Status Words Command Words Programming Notes ACLA Initialization Communications Line Connection Input Operation Output Operation Loopback Test Operation Break/Open-Line Detection Restraint Detector	$\begin{array}{c} 2-1 \\ 2-1 \\ 2-2 \\ 2-2 \\ 2-3 \\ 2-3 \\ 2-3 \\ 2-3 \\ 2-3 \\ 2-4 \\ 2-9 \\ 2-9 \\ 2-9 \\ 2-9 \\ 2-9 \\ 2-9 \\ 2-9 \\ 2-9 \\ 2-10 \\ 2-10 \\ 2-10 \end{array}$
3. INSTALLATION AND CHECKOUT	3-1
Uncrating Installation Circuit Card Types	3-1 3-1 3-1

Cable Types Circuit Card Locations Communications Line Expansion Units Card Location Priorities Card Installation Cable Installation Initial Checkout Crating and Shipping	3-1 3-1 3-1 3-3 3-6 3-6 3-7
4. THEORY OF OPERATION	4-1
<pre>Introduction Output Section Bus Buffers Select Output Format Decode Command Counter Command Registers Universal Asynchronous Receiver/ Transmitter Transmitter Receiver Output Data Demand Output Data Demand Output Loop Error Input Section Input Available Input Control Logic Input Control States Input Multiplexer Input Loop Error Character Assembly Modem Interface Section Modem Strapping Monitor Signals Ring Indicator Status Status Read/Write Data Associated Status Indicators Speed Generators</pre>	$\begin{array}{c} 4-1\\ 4-1\\ 4-1\\ 4-1\\ 4-1\\ 4-2\\ 4-2\\ 4-2\\ 4-3\\ 4-3\\ 4-3\\ 4-3\\ 4-4\\ 4-5\\ 4-5\\ 4-7\\ 4-12\\ 4-12\\ 4-12\\ 4-12\\ 4-13\\ 4-13\\ 4-13\\ 4-14\\ 4-14\\ 4-14\\ 4-14\\ 4-14\\ 5-1\\ 5-1\end{array}$
	5-1
Asychronous CLA - Full RS-232/ Variable Speed, Logic Diagram, 74877129	5-2
6. MAINTENANCE	6-1
Troubleshooting Special Tools Test Equipment On-Line Diagnostics Off-Line Diagnostics Pin Connections and Signals Card Replacement	6-1 6-1 6-1 6-1 6-1 6-1

ix

7. PARTS DATA	7-1
Circuit Card Assembly, ACLA, Full RS232/Variable Speed, 74447001	7-2
Cable Assembly, ACLA to 103A/113 Modem, 74657700/03	7-5
Cable Assembly, ACLA to Terminal, 74657900 Cable Assembly, ACLA to 103F Modem,	7-11
74658300	7-15
Circuit Card Assembly, ACLA, Full RS-232/Variable Speed, 74877129	7-20
Cable Assembly, Asynchronous RS-232 to 103A/113, 74875756 Cable Assembly, Asynchronous RS-232	7-23
to Terminal, 74875846	7-27
Cable Assembly, Asynchronous RS-232 to 103F Modem, 74875760	7-31
Cable Assembly, ACLA to 202S Modem, 74876194	7-35
Cable Assembly, ACLA to 202S Modem, 74874002	7-39

ACLA Loop External Test Connector, 74715600	7-43
8. WIRE LISTS	8-1
Wire List, Cable Assembly, ACLA to 103A/113 Modem, 74657800	8-2
Wire List, Cable Assembly, ACLA to Terminal, 74658000	8-3
Wire List, Cable Assembly, ACLA to 103F Modem, 74658400 Wire List, ACLA Loop External Test	8-4
Connector, 74715700 Wire List, Cable Assembly, ACLA to	8-5
103/113 Modem, 74875756	8-6
Wire List, Cable Assembly, ACLA to Terminal, 74875846	8-7
Wire List, Cable Assembly, ACLA to 103F Modem, 74875760	8-8
Wire List, Cable Assembly, ACLA to 202S Modem, (Rev. Chan), 74876194	8-9

1

B-1

APPENDIXES

Glossary А

A-1 B Hexadecimal Conversion Tables

FIGURES

1-1	ACLA Circuit Card	1-2	4-1 Loop Multiplexer-to-ACLA	
1-2	ACLA Card Placement	1-3	Interface and Command	
1-3	Location of ACLA and LM		Timing Diagram	4-2
	Card Cage in a NPU Cabinet	1-4	4-2 UART Transmitter Block Diagram	4-3
1-4	NPU System Application	1-5	4-3 UART Transmitter Timing Diagram	4 - 4
1-5	ACLA Block Diagram	1-8	4-4 UART Receiver Block Diagram	4-5
2-1	Controls and Indicators,	-	4-5 UART Receiver Timing Diagram	4-6
	ACLA Card Handle	2-2	4-6 Input Control (IC2-IC1)	
2-2	Loop Cell Structure	2-3	States Diagram	4-7
3-1	Typical ACLA Cable Connectors	3-2	4-7 Input Control (ODD, DATA, SUPV)	
3-2	Component Location, Basic NPU		Timing Diagram	4-8
	Cabinet	3-4	4-8 Input Control (SUPV only)	
3-3	Component Location, Stand-		Timing Diagram	4-9
	alone Cabinet	3-4	4-9 Input Control (DATA only)	
3-4	Priorities of Loop Multiplexer		Timing Diagram	4-10
	Interconnection	3-5	4-10 Input Control (ODD only)	
3-5	Typical Grounding Arrangements		Timing Diagram	4-11
_	for B Version Cabinets	3-6	4-11 Modem Interface Timing Diagram	4 - 14
		- •	4-12 Speed Generator Timing Diagram	4-15

TABLES

1-1	Physical Characteristics	1-6
1-2	Nonoperating Environmental	
	Requirements	1-6
1-3	Operating Environmental	
	Requirements	1-6
2-1	Switches and Indicators	2-1
2-2	Cell Frame Formats	2-4
2-3	Addressing Code Format	2-4
2-4	Data Cell Format	2-4
2-5	Status Word l Format	2-5
2-6	Status Word 2 Format	2-5
2-7	Command Word 1 Format	2-6
2-8	Command Word 2 Format	2-6
2-9	Code Bits and Reference	
	Frequencies	2-7
2-10	Common Baud Rates and	
	Command Codes	2-8
2-11	Command Word 3 Format	2-8
2-12	Character Length and Parity	
	Status Code	2-9

2-13	Command Word 4 Format	2-9
3-1	Cables Used with DU137-A ACLA	3-2
3-2	DU189-A/B, DU190-A/B, and	
	DU191-A/B Cable Sets	3-2
3-3	Cable 10400-1 Signals and	
	Pin Connections	3-3
3-4	Cable 10400-2 Signals and	
	Pin Connections	3-3
3-5	Cable 10400-3 Signals and	
	Pin Connections	3-3
4-1	Strapping Points	4-13
6-1		
	Interface Signals	6-2
6-2	Modem-to-ACLA Interface	
	Signals and Pin	
	Connections	6-3

This section describes the physical and functional characteristics of the asynchronous communications line adapter (ACLA).

The ACLA is an asynchronous data conversion and control device which provides for the connection of asynchronous communications facilities to a communications processor.

PHYSICAL DESCRIPTION

An ACLA consists of integrated circuits and components mounted on an ll- by l4-inch (279.4 by 355.6 mm) circuit card as shown in figure l-1. Two complete, identical ACLAs are contained on one card. The rear edge of the card contains two l02-contact tab connectors, extending the full length of the card. When the card is inserted in its card cage, these tab connectors engage the cage backpanel to provide signal paths between the ACLAs and their interfacing element in the multiplexing subsystem, the loop multiplexer.

The card is reinforced and protected with a metal frame which is riveted to the ACLA card. The front surface (card handle) provides an accessible mounting surface for the switches, indicators, cable connectors, and identification labels. The card handle when installed forms a cover to assure that cooling air is contained within the card cage. Two plastic ejectors on the handle facilitate removal of the card from the card slot.

Two pair of hexadecimal switches permit address selection of each ACLA and four signal indicators show when signals are passing through the ACLA. Two 25-pin connectors on the card handle provide the connection for ACLA-to-terminal/modem signal cables. Two toggle switches permit enabling or disabling of the input-available signal from the ACLA to the loop multiplexer.

All ACLA circuit cards are installed in a CLA and loop multiplexer card cage assembly, which also contains one or two loop multiplexer circuit cards, as shown in figure 1-2. The cage assembly provides 16 positions (card slots) for communications line adapters; an ACLA may reside in any position. Figure 1-3 shows the placement of ACLAs in a 2550 Series Network Processor Unit (NPU).

Figure 1-4 illustrates the use of a communications line expansion (CLE) unit. When more than 16 CLA cards are required or the number of communications lines exceeds 32, a CLE unit may be used. The first CLE is used for expansion beyond 16 cards or 32 lines. A second CLE allows expansion beyond 32 cards or 64 lines with a third CLE permitting expansion to 64 cards or 128 lines. Each CLE consists of one or two loop multiplexers and required power and cooling assemblies.

1

ACLA CHARACTERISTICS

A summary of the physical specifications for the ACLA are given in table 1-1. Nonoperating environmental requirements for the ACLA are given in table 1-2, and operating environmental requirements are listed in table 1-3.

SYSTEM APPLICATION

The loop multiplexer, multiplex loop, multiplex loop interface adapter, and all of the CLAs make up the multiplexing subsystem. The multiplexing subsystem hardware elements function as follows:

- Communications line adapters (CLAs) provide data conversion and control between the loop multiplexer and communications lines that are connected to the customer-supplied terminals or modems.
- The loop multiplexer provides a multiplexed path between a group of CLAs and the multiplex loop.
- The multiplex loop interconnects several loop multiplexers and the MLIA, residing in the communications processor.
- The multiplex loop interface adapter (MLIA) provides the hardware interface between the multiplex loop and the processor.

A sample system application is shown in figure 1-4, which is for illustrative purposes only; it does not necessarily represent a typical nor practical configuration.

FEATURES

HALF- AND FULL-DUPLEX OPERATION

The ACLA can be operated in either the halfor full-duplex mode. The request-to-send function is under program control. For half-duplex operation, it can be turned on




Figure 1-1. ACLA Circuit Card




Figure 1-2. ACLA Card Placement

or off independent of other ACLA commands to switch the modem between transmit and receive modes. Also, the input section can be disabled while in transmit mode to avoid receiving back what is being sent. For full-duplex operation, a request-to-send signal is generally left on by program control and the input section continuously enabled.

CODE LENGTHS

The ACLA can receive or transmit 5-, 6-, 7-, or 8-bit characters. A parity bit may also be added. Stop bit duration can be 1, 1.5, or 2 units in length. Character length, parity bit, and stop bit duration are all selected by program commands.

CHARACTER PARITY GENERATION/DETECTION

As a software option, the ACLA can be commanded to check input for and generate output with odd, even, or without character parity. When a character is received with incorrect parity, parity-error-status is sent to the processor coincident with the character.

AUTOMATIC ANSWERING

The ACLA may be used with modems capable of automatic answering. Upon receipt of a call, the local modem sends a ring-indicator signal to the ACLA, which in turn reports ring-indicator status to the processor. If the software had previously activated dataterminal-ready (DTR), the modem answers the call after one ring. If DTR is not on, the modem does not answer the call until the software issues a command to turn on DTR. Thus, the software may precondition DTR on and calls are answered when received, or DTR can be left off and the software decides, upon receipt of ring-indicator status, whether to answer the call or not.




Figure 1-3. Location of CLA and LM Card Cage in NPU Cabinet




Figure 1-4. NPU System Application

1-5

TABLE 1-1. PHYSICAL CHARACTERISTICS

Characteristics	Value
Dimensions	
Length Width Thickness	14 in. (356 mm) 11 in. (279 mm)
with card handle card only	0.9 in. (23 mm) 0.063 in. (1.6 mm)
Weight	1.6 lb (0.73 kg)
Power Requirement Consumption Logic voltages	13.6 watts +5.0 ±0.25 V 2.00 amp; +12.0 ±0.50 V 0.15 amp; -12.0 ±0.50 V 0.15 amp

TABLE 1-2.	NONOPERATING	ENVIRONMENTAL
	REQUIREMENTS	

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 15,000 ft (4575 m) above sea level
Temperature	-30°F to +150°F (-35°C to +66°C)
Thermal Shock	+80°F to -30°F (+27°C to -35°C) or +80°F to +150°F (+27°C to +66°C) (rate of change not to exceed 20°F (11.1°C) per hour)
Humidity	5% to 95% (no conden- sation)
Shock	<pre>18 impacts of 5g ±10% for a duration of 11 ±1 msec, with a maximum g occuring at 5.5 msec.</pre>
	3 impacts in each direc- tion along 3 major axes
Vibration	Peak displacement ±0.005 in. at 5 to 60 Hz, and acceleration of 2g at 60 to 500 Hz as packed for shipment

TABLE 1-3. OPERATING ENVIRONMENTAL REQUIREMENTS

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 6000 ft (1830 m) above sea level
Temperature	Recommended: +72°F (+22°C) (ambient temp- erature for 255X Series system)
Humidity	Continuous operation at 90% relative humidity and 104°F(40°C). No operational conden- sation requirements. Excursion rate: not to exceed 10% per hour
Particulate Contamination	Range 3
Caustic Chemical Environment	Not allowed

SIGNALING RATE SELECTION

The ACLA can operate at any of the standard signaling rates: 75, 110, 134.5, 150, 300, 600, 1200, 2400, 4800, and 9600 baud. Other rates are also available. The signaling rate is selected by program command and can be different for transmit and receive.

RESTRAINT SIGNAL DETECTION

The ACLA provides the necessary interface for operating with an AT&T 811B Auxiliary Data Set used for TWX network connections. When the 811B detects a restraint condition from the TWX central office equipment, it activates a restraint-detection signal to the ACLA, causing the ACLA to suspend data transmission.

DATA TRANSFER OVERRUN

The ACLA generates data-transfer-overrun status bit if it assembles a new character before a previously assembled character has been transferred to the processor.

LOOPBACK TEST

On-line maintenance and checkout of the ACLA can be performed by use of the loopback test feature. When the ACLA receives a loop-internal-test (LIT) command from the processor, data from the output section is routed directly to the input section. Also, modem control signal lines (e.g., requestto-send) are routed back to appropriate modem status lines (e.g., clear-to-send). The loopback test mode allows testing of all ACLA sections except the modem interface (level conversion) circuits.

MODEM INTERFACE

The ACLA provides full interface with EIA RS-232-C and CCITT Recommendation V.24 standard signal levels at variable speeds. In addition to the normal data signals, the following control signals are accommodated:

- Request to send
- Clear to send
- Data set ready •
- Data terminal ready
- Data carrier detector (Received line signal detector)
- Ring indicator
- Restraint detector
- Originate mode
- Local mode •
- Secondary request to send Secondary data carrier detector
- Terminal busy

FUNCTIONAL DESCRIPTION

OPERATIONAL CONCEPT

The ACLA is a functional element of a demand-driven loop multiplexing subsystem. Figure 1-4 shows the interrelationship of the other functional elements of the subsystem.

The multiplex loop gathers input data and status from, and distributes output data and control to, many communications line adapters (CLAs). CLAs gain access to the multiplex loop through a loop multiplexer. The loop multiplexer allows a group of CLAs to access the multiplex loop through a single attachment point. It is essentially a passive device.

Both ends of the multiplex loop terminate at the multiplex loop interface adapter (MLIA), a control unit attached to the processor's input/output and direct memory access channels. The MLIA controls the operation of the multiplex loop, and transfers data and supervision between the loop and the processor. For more detailed information on the operation of the multiplexing subsystem, refer to the 255X Series HCP/NPU Hardware Reference Manual.

The ACLA assembles data character in its input section and disassembles them in its output section. On input, it converts serial data to parallel data, assembling the serial data at the signaling rate of the communications facility and transferring the data to the loop multiplexer. On output the ACLA functions as a parallel-toserial converter, receiving the data characters from the loop multiplexer and outputting them serially at the signaling rate of the communications facility. The data paths of the ACLA are shown in figure 1-5.

FUNCTIONAL SECTIONS

The ACLA consists of four functional sections: input, output, speed generators, and modem interface.

The input section receives serial data from the communications line and converts it to parallel format for input to the processor. The input section also monitors the data transfer process and communications facility (via the modem interface section) and reports status to the processor.

The output section converts parallel data from the processor to serial form for transmission to the communications line. The output section also accepts commands from the processor, which are used to control the data transfer process and communications facility.

The transmit and receive speed generators supply separate clock sources to the ACLA to operate at various baud rates. Each generator, under program control, can select one of four reference frequencies (provided by the loop multiplexer or special option) and divides it to produce the clock signals needed by the ACLA. All commonly used baud rates can be accommodated.

The modem interface section contains circuits that convert the electrical interface signals required by the communications facility (e.g., modem) to levels compatible with the internal ACLA logic. The ACLA interfaces with communications facilities that conform to EIA Standard RS-232-C or CCITT Recommendation V.24 interface standards and operates with modems compatible with AT&T 103, 113, and 202 Data Sets and CDC 358-1 transceiver. It operates at variable input and output speeds up to a maximum of 9600 bps.

Input Section

DATA INPUT

The input section of the ACLA may be set, via a command through the loop multiplexer, so that it ignores all inputs on the data line. Data assembly occurs only if the ACLA has received a command instructing it to monitor the input data line.




Figure 1-5. ACLA Block Diagram

1-8

Following initialization by the processor, the ACLA monitors the input data line for a mark (negative voltage) to space (posi-tive voltage) transition. Upon detection of the mark-to-space transition, the ACLA initiates input character timing and ensures that a valid character start bit is present. If the input data line is found to be of a marking condition at one-half bit time after the beginning of the start bit, the ACLA resets its character timing and halts character assembly. If the data line is still at a spacing condition, the timing continues running until the incoming data character is assembled and transferred to the storage buffer in preparation for transfer to the loop multiplexer. At this time, the ACLA sets input available (IAV) which notifies the loop multiplexer that data is ready to be accessed. The ACLA does not transfer the received parity bit to the loop multiplexer when checking parity, but does transfer all bits received when not checking parity.

INPUT ERROR CONDITIONS

The ACLA uses three methods of error checking to ensure the integrity of the incoming data. This is to insure that no data is lost or transferred in error without a report being made to the software. Via command from the processor, the ACLA can be instructed to check for either even or odd character parity or to ignore character parity. Upon detection of a character parity error, input-available signal to the loop multiplexer is set and the parity-error-status (PES) bit is set to a 1 in the status buffer.

The second method of error checking is the framing error which is also used to detect a break condition. To assure that the incoming character is valid, the ACLA checks to see if a valid stop bit is present. If the data line is at spacing condition in the middle of the first stop bit, input-available to the loop multiplexer sets and the framingerror-status (FES) bit is set to a one in the status buffer. Following detection of a framing error, the ACLA ceases to record the information on the data line until it sees a mark-to-space transition on the data line. The data-line-monitor command from the processor can be used to force this condition. The break condition (one or more character-times of spacing) is detected by the reporting of a null character and framing error by the ACLA for each character time of break. To determine the length of the break condition, the program issues the data-linemonitor command to cause the ACLA to monitor the data line for one more character time. When a break condition has been determined to exist, the program may periodically interrogate the ACLA to determine the condition of the data line with the use of data-line-monitor. FES is

monitored and reported regardless of the state of input-on signal as long as input-status-on is logic 1.

When assembling characters, a previously assembled data character is held in the transfer buffer until the next data character is assembled. If the character in the transfer buffer has not been accessed by the loop multiplexer by the time the new character is assembled, the previous character is erased and the new character set into the buffer; input-available is set and the data-transfer-overrun (DTO) bit is set to 1 in the status buffer. The input section does not store more than one data character.

Output Section

DATA OUTPUT

The ACLA output section receives commands and parallel data from the processor via the LM and transfers the data in serial form to the modem at a signaling rate determined by an internal timing source.

The output section of the ACLA is presented with an address and a select signal. If the address corresponds to the settings of the address switches, the ACLA recognizes commands and/or data received at the output bus.

Any combination of commands and data can be received by the ACLA; however, the ACLA can receive no more than one character at a time and process no more than two characters at a time. These commands must be contiguous.

Commands consist of the appropriate format bits and 8 bits of information. When a command is received, the 8 information bits are loaded into the command 1 register. In the same manner, the second, third, and fourth commands are stored in their appropriate registers. These commands are used to determine word length, parity, mode, and the state of the modem control lines.

Before the initiation of transmitting data, the ACLA must be programmed to include: 5, 6, 7, or 8 bits of data; even, odd, or inhibited parity; and 1 or 2 stop bits. Asynchronous transmission requires that the ACLA add a start bit to the beginning of each character and parity and stop bits to the end.

When the processor is ready to output data, it sends the output-on (OON) command to the ACLA. Upon receipt of the OON command and if CTS is active from the modem, the ACLA generates output-data-demand (ODD), which in turn causes input-available (IAV) to be set. The LM responding to the IAV, selects the input side of the ACLA, picking up the ACLA address with the ODD bit set, and forwards it to the processor. The processor reacts to this ODD by sending the first data character to the ACLA. The ACLA is inhibited from generating ODDs if any one of the following conditions are mat: clear-to-send (CTS) signal from the modem is inactive; restraint detector from the modem is active; or OON is inactive.

Data received by the ACLA is loaded into the transmitter holding register by the output strobe signal and then into the transmitter shift register in preparation for a serial transmission on the transmit data line. This transference of data from the holding register to the shift register causes an ODD to be generated, which is forwarded to the processor, informing the processor that the ACLA can accept another character. If another data character is not received by the ACLA before completion of the serial transmission of the character in process, the transmit data line remains in the marking condition.

ECHOPLEX MODE

Upon receipt of a command, the ACLA can route the data received from the modem back to the modem while accomplishing normal processing of the incoming data.

BREAK GENERATION

Following the receipt of a break command, the ACLA places the transmit-data line at a constant spacing condition. This condition continues until a command is received to turn break command to off.

LOOP ERROR DETECTION

The ACLA monitors two error lines from the loop multiplexer for the reporting of errors on the loop. One line indicates errors on the input loop while the other indicates errors on the output loop. The ACLA reports input error status if the input line toggles true during an input select or output error status if the output line toggles true during the output select.

CLA ADDRESSING

Each CLA may be one of 32 CLAs attached to the loop multiplexer backplane. In order to increase efficiency, many of the signals coming to the ACLA are bus organized. Because of this, each ACLA must be capable of generating an 8-bit address on input frames and recognizing the same 8-bit address on output frames. Figure 1-5 shows the data interchange between the ACLA and the loop multiplexer.

MASTER CLEAR

When the master-clear (MCL) signal originating at the LM attains a logic 1 condition, the ACLA is set to an idle state; all bits of command word 1, break and ISON bits of command word 2, and ECHO and LIT bits of command word 3 are set to a logic 0; in addition, the transmit and receive shift register, receive storage buffer, framingerror status, parity-error status, and data-transfer-overrun status are reset. The transmit-data line sets to a marking condition. Input-loop-error, output-looperror status, and ODD are not reset. MCL must be active a minimum of 30 microseconds before the ACLA is guaranteed to be in the idle condition.

Modem Interface Section

The modem interface section of the ACLA provides the level conversion logic to make the ACLA compatible with the signal levels of the modem. This section of the ACLA also monitors the modem status lines for a change of condition: either a logic 1-to-0, or 0-to-1 transition. When a change occurs, status is reported to the processor. An exception of this procedure is that the ring-indicator signal only triggers a status report on a logic 1-to-0 transition.

Via command from the processor, the ACLA can route the transmit data back to the input data assembly logic to test the data handling logic. The ACLA also returns the modem control signals to the modem monitor lines to verify operation of the modem interface circuits. The ACLA displays the condition of four RS-232-C interface lines via lights located on the card handle.

Speed Generators

The receive and transmit sections of the ACLA require clock sources that have a frequency 16 times the desired baud rate. The ACLA provides a receive or a transmit speed generator that selects one of four clock frequencies, divides it by a predetermined number between 1 and 16, and applies the quotient to the respective receive or transmit section of the ACLA. The speed generators function identically but are controlled by the processor independently through use of command words 2 and 4. This section provides information on control, setup, and operation of the ACLAs as well as program control. The format of address, data, status and command (supervision) information flowing through or used by the ACLA is treated and descriptions of the various status and command bits are included.

CONTROLS AND INDICATORS

The controls and indicators consist of four modem light-emitting diode (LED) indicators, two thumbwheel address switches and an enable/disable toggle switch for each ACLA. Each address switch has a total of 16 different positions (hexadecimal); thus each pair of switches can be set to a total of 256 (16 times 16) different settings. The numerals 0 thru 9 and the letters A thru F are used to display the 16 possible settings for each switch. The upper thumbwheel switch in each pair represents the most significant digit.

Functionally, the address switch settings are encoded as an 8-bit binary address. Each ACLA in the user's system must be set to a unique address by means of the address switches. The communications processor receives data from or transmits to an ACLA based on the setting of its address switches; this routing of data is independent of the location of an ACLA card in its card cage. The CLA1 and CLA2 enable/disable switches, when in the OFF position, disable the associated ACLA. This effectively cuts off all input from the ACLA to the processor. The switches should be at OFF while address switches are changed if the card is plugged in and the system is operating. The switches are set to the on position only after the card has been inserted and the proper address selected. The names and functions of all ACLA switches and indicators are listed in table 2-1. The switches and indicators are shown in figure 2-1.

OPERATING PROCEDURES

Operation of the ACLA is automatic, and no operator action is required.

PROGRAMMING CONSIDERATIONS

The following programming reference information for the ACLA does not contain specific procedures for constructing an actual program. To prepare a program to control the ACLA requires detailed knowledge of the operation of the multiplexing subsystem elements, the multiplex loop interface adapter, multiplex loop, and loop multiplexer. The information required may be found in the network processor unit hardware reference manual.

Name	Display/Status	Function
Address switches	Two hexadecimal digits	Designation of ACLA at setting displayed in hexadecimal code (00 to FF). The top switch is most signif-
		icant digit; bottom switch is least significant digit.
CLA(1 or 2)/OFF switches	OFF/on	Logical disconnection of the input- available signal to the LM from each ACLA
Modem indicator SD	Blinking/off	Blinking, indicates ACLA sending data to modem
Modem indicator RD	Blinking/off	Blinking, indicates ACLA receiving data from modem
Modem indicator RTS	Lighted/off	Lighted, indicates request-to-send from ACLA is active
Modem indicator DSR	Lighted/off	Lighted, indicates data-set-ready from modem is active

TABLE 2-1. SWITCHES AND INDICATORS




Figure 2-1. Controls and Indicators, ACLA Card Handle

MULTIPLEXING SUBSYSTEM OVERVIEW

The processor communicates with a CLA via the multiplex loop. The multiplex loop consists of two independent loops, the input loop and the output loop. The input loop carries output data demands, input data, and supervision (status) from the ACLA to the processor. The output loop carries output data and supervision (commands) from the processor to the ACLA.

Information is transferred serially bit by bit on the loops. Loop cell structure is shown in figure 2-2. Every twelfth bit is a cell frame marker that defines a 12-bit loop cell. The cell frame marker is followed by a cell identification field (three bits), which defines the contents of the remaining field (8 bits) of the cell. The loop multiplexer receives information from the output loop and presents the cells in parallel form to the CLA (an 11-bit interface is used; the cell frame marker bit is deleted). Similarly, the ACLA transfers cells (11 bits) to the loop multiplexer, which presents them serially (and adds the cell frame marker bit) to the input loop.

A line frame is a group of contiguous loop cells related to a particular ACLA. The first cell of a line frame contains the address of the CLA and the last cell contains a cyclic redundancy check (CRC) character. Other cells within the frame may contain data and/or supervision (status or commands). All cells are passed unmodified between the multiplex loop and the CLA, except the check character which is removed from the output loop and added to the input loop by the loop multiplexer.

LINE FRAME FORMATS

The ACLA uses the following general line frame format on the input loop:

ACLA	Input	Status	Status	CRC
				Character
Address	Dala	WOLU I	WOLU 2	Character

The ACLA address cell is always present and may contain an active output data demand bit. The data cell may appear next and contains input data. Two supervision cells may also follow and contain status word 1 and status word 2. If any status is to be reported, both status words always appear. The CRC (cyclic redundancy check) character is added by the loop multiplexer and does not concern the ACLA.

The following general line frame format is required by the ACLA on the output loop:

ACLA	Output	Command	Command	CRC
Address	Data	Word 1	Word 2	Character




Figure 2-2. Loop Cell Structure

The ACLA address cell is always present. Either the data cell or command words may appear next. The data cell contains output data. From one to four supervision cells may appear and contain command words 1, 2, 3, and 4. Allowable combinations of command words are: none; 1; 1 and 2; 1, 2 and 3; or 1, 2, 3, and 4. The CRC character is removed by the loop multiplexer before being transferred to the ACLA.

CELL AND WORD FORMATS

The formats of the various word types used within the ACLA are presented in table 2-2. Processor word and loop multiplexer cell bit position identifications are shown in the table. These are for reference only and are of no real concern to the ACLA. Within the loop multiplexer and processor, each word consists of 12 bits. As noted earlier, however, bit position 0 of the LM is a cell frame marker used for loop timing. This bit is not employed within the ACLA as noted by each X in the table.

The rightmost 8 bits (Il thru I8) of the LM cell contain information while the leftmost 3 bits (Fl thru F3) contain a code defining the type of information included in Il thru I8. These codes, which are shown in the table, designate the information as the ACLA address, data, an ACLA status report to the processor, or a command from the processor.

Addressing Cell

Each ACLA is designated by a different 8-bit binary address, as set by the hexadecimal address switches on the ACLA card handle. Thus, when data, input-supervision, or output-data-demand signals are presented to the loop multiplexer from the ACLA, the first operation of the ACLA is to present its particular address.

Data or output supervision presented to the ACLA from the LM is preceded by an address. The ACLA compares this address with the internally preset address. If the two agree, the ACLA accepts the data or supervision. The addressing code format is shown in table 2-3. The mnemonics OF, IO, IF and II represent output format, information output, information format and information input, respectively.

In table 2-3 bit position IF3 is the outputdata-demand bit in the address code. When the address is presented to the LM from the ACLA, the bit is a logic 1 if an ODD is present, and is a logic 0 if no ODD is present. This bit must be a logic 1 in an output loop address cell (OF3).

Address position Al is the most significant bit and A8 is the least significant bit in the binary coded address.

Data Cell

The data cell transfers information into or out of the ACLA via the loop multiplexer. The data cell format is presented in table 2-4. Bit Dl is always the first bit received from or transmitted to the modem by the ACLA.

Supervision Cell

The supervision cell on output gives information to the ACLA in the form of commands. On input this cell gives information to the processor in the form of status words from the ACLA.

Word/Field Type					Ві	t Po	siti	on					Flow
Processor Word	11	10	9	8	7	6	5	4	3	2	1	0	
LM Cell	0	1	2	3	4	5	6	7	8	9	10	11	
Information Field	x				I1	12	13	I4	15	I6	17	18	
Identification Field	Х	Fl	F2	F3									
Address ID Field	x	1	1	+	-		A	ddre	ss —				LMACLA
Data ID Field	х	1	0	0	-			Data					LM - ACLA
Status ID Field	х	1	0	1			s	tatu	.s —				ACLALM
Command ID Field	Х	1	0	1	Command LMACI								LM ACLA

TABLE 2-2. CELL FRAME FORMATS

TABLE 2-3. ADDRESSING CODE FORMAT

Loop Cell Bit Position	в0	Bl	в2	в3	в4	в5	B6	в7	в8	в9	B10	B11
LM to ACLA Interface	\backslash	OF1	OF 2	OF3	101	102	IO3	104	105	106	107	I08
ACLA to LM Interface		IFl	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
Bit Content		1	1	0/1	Al	A2	A3	A4	A5	A6	A7	A8

TABLE 2-4. DATA CELL FORMAT

Loop Cell Bit Position	B0	Bl	B2	в3	В4	В5	B6	В7	B8	В9	в10	B11
LM to ACLA Interface	N	OF1	OF2	OF3	101	102	103	104	I05	I06	107	I08
ACLA to LM Interface	\mathbb{N}	IFl	IF2	IF3	IIl	II2	II3	II4	II5	II6	117	II8
8- or 9-bit [†] character	$ \setminus $	1	0	0	D8	D7	D6	D5	D4	D3	D2	Dl
7-bit character	$\left\{ \right\}$	1	0	0	0	D7	D6	D5	D4	D3	D2	Dl
6-bit character	$ \setminus $	1	0	0	0	0	D6	D5	D4	D3	D2	Dl
5-bit character	1 V	1	0	0	0.	0	0	D5	D4	D3	D2	D1

STATUS WORDS

Most status changes, error conditions, or a status request command cause status to be reported, and two characters are sent to the processor. The status word 1 and status word 2 formats are shown in tables 2-5 and 2-6, respectively. In both tables a logic 1 indicates that the associated modem signal or status condition is active (on), and a logic 0 indicates that the condition is not active (off).

COMMAND WORDS

The command words are instructions from the processor in the form of command words 1, 2, 3 and 4, which must be received in sequence. For example, words 1 and 2 must be received before word 3, and word 2 must always be preceded by command word 1. However, command word 1 can be received as a single word command. Formats for command word 1 and command word 2 are shown in tables 2-7 and 2-8. A logic 1, in the position indicated, activates the associated signal, while a logic 0 deactivates the signal. The commands operate independently of each other.

TABLE 2-5. STATUS WORD 1 FORMAT

Loop Cell Bit Position	в0	Bl	В2	В3	в4	в5	B6	в7	в8	в9	B10	B11
ACLA to LM Interface		IFl	IF2	IF3	IIl	II2	II3	II4	115	II6	II7	II8
Bit Content	$ \setminus$	1	0	1	CTS	DSR	DCD	RI	SDCD		ILE	OLE

CTS - Clear-to-send. This status bit indicates the state of the clear-to-send modem signal. When active, it indicates the modem is ready to accept data from the ACLA. It must be active to enable data output from the CLA. If this signal changes from a logic 1 to a logic 0 during character output, the current character is completed and the transmit-data line is set to marking condition. A change of state of this signal does not cause status to be reported.

DSR - Data-set-ready. This status bit indicates the state of the data-set-ready modem signal. When active, it indicates that power is applied to the modem and that it is connected to the communications line. Any change of state of this signal causes status to be reported.

DCD - Data-carrier-detect. This status bit indicates the state of the receiveline-signal-detect modem signal. When active, it indicates that a carrier signal is being received by the modem. Any change of state of this signal causes status to be reported. RI - Ring-indicator. This status bit is set and status reported each time the modem ring-indicator signal goes from an on state to an off state. This indicates that the modem is receiving an incoming call from a remote station. The status bit is reset when the status words are sent to the processor.

SDCD - Secondary-data-carrier-detector or secondary-received-line-signal detector. This status bit indicates the state of the secondary data-carrierdetector signal from the modem. This signal is used to indicate circuit assurance status or to signal an interrupt. Any change of state of this signal causes status to be reported.

ILE - Input-loop-error. When set to a l, the bit indicates that the LM has detected a loop error while the ACLA was using the input loop. This status is reset when the status words are sent to the processor.

OLE - Output-loop-error. When set to a 1, this bit indicates that the LM has detected a loop error while the ACLA was using the output loop. This status is reset when the status words are sent to the processor.

TABLE 2-6. STATUS WORD 2 FORMAT

Loop Cell Bit Position	в0	Bl	в2	в3	в4	B5	В6	в7	B8	в9	B10	B11
ACLA to LM Interface		IFl	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
Bit Content		1.	0	1	PES	DTO	FES					
PES - Parity-error-status. This generated when the ACLA has been to check for even or odd charace and a character is received with character parity. The status a appears in the same line frame character. This status is resense status words are sent to the pre-	en ins ter p th inc always as th et whe	truct arity orrec e n the	ed t									
DTO - Data-transfer-overrun. This generated by the ACLA when is data character that is ready for to the LM before the LM has according previously assembled character. Viously assembled character is status is reset when the status sent to the processor.	t has or tra cepted The lost.	a nsfer the pre- Thi	s		stat The FES Prog	e of chara is alv	the I cter ways ng No	inde ON (i recei trans tes f	nput- ved t ferre	on) c hat c d. S	omman aused	d.

TABLE 2-7. COMMAND WORD 1 FORM

·												
Loop Cell Bit Position	в0	Bl	В2	в3	в4	B5	в6	в7	в8	В9	B10	B11
LM to ACLA Interface	\backslash	OF1	OF2	OF 3	101	102	I03	104	I05	106	107	I08
Bit Content		1	0	1	RTS	SRTS	OM	LMA	DTR	TB	ION	OON
RTS - Request-to-send. A logi activates the request-to-send modem while a logic 0 deactiva SRTS - Secondary request-to-se l activates the secondary requ line to the modem (referred to send-data on some modems). Or equipped with a reverse channe supervisory information can be remote station while the ACLA data from the station over a h 2-wire circuit. Typical uses cuit assurance, error control, rupt (break). A logic 0 deact OM - Originate mode/auxiliary. in this position causes the AC the modem equipment that it is originate mode. A logic 0 ind mode. This line is an auxilia line and may be used for other as designated by system design LMA - Local mode/auxiliary. A this position causes the ACLA the modem (when equipped) to 1 analog signal on the modem. A	line ates F and. mode al trat is re- half-d inclu, and civate A 1 CLA to s in t dicate ary si funct h and civate b ary si funct h and civate ary si funct h and civate	to th TS. A log co-sen eccond ms nsmit to to ceivi uplex de ci inter s SRT ogic noti he s ans gnal tions c l i ttify ack t	ic d ary ter, ng r- S. 1 fy wer	au ot de DT th th mu ca TB AC li IO 0, reto op 00 ou ou is an da em	xilia her f sign. R - D e mod uses - Teo ne. IA to ne. N - I ceive the erati N - O tput reca ta-de pty.	ata-te cation em tha e with a not- rminal notif A logi nput-o input data LM. A	nal 1 ns as rmina caus t the ready -busy y the c 0 d n. W secti chara logi on. n of emand f cle he ou he nev ic 0	<pre>ine a desi l-rea es th systm sign . A mode isabl hen tf cters c l c A log the A init ar-to tput er th inhib</pre>	nd ma gnate dy. e ACL em is al to logic m to es th his b the nor auses ic l CLA t -send to re e out	y be d by A log A to read logic busy- is fu it is ACLA trans norm causep when port put b	used syste ic l notif y to 0 eport uses out-tn ctio canno fer d al in s the ort comm ctive outpu	for m in y com- ed. the he- n. gic t ata put and , t- is

TABLE 2-8. COMMAND WORD 2 FORMAT

Loop Cell Bit Position	в0	Bl	В2	в3	в4	в5	В6	В7	B8 '	В9	B10	B11
LM to ACLA Interface		OF1	OF2	OF 3	101	IO2	IO3	104	I05	106	107	108
Bit Content		1	0	1	BREAK	ISR	ISON	DLM	RSRl	RSR2	TSR1	TSR2
BREAK - Break-mode. A log the ACLA to place the tran in a spacing condition (0 0 inhibits the break opera the line to marking condit ISR - Input-status-report. in this position causes th the status of the RS-232 i and any other ACLA status active once each time the received. The ISR command when the ACLA has previous logic 1 in the ISON positi momentary nonstored comman a 1 and ISON is a 1 in the status is reported.) ISON - Input-status-on. W 1 is in this bit position, tors the modem interface a supervision. A logic 0 in and reporting. Status is automatically when this co first received by the ACLA	smit stat tion A e AC nter that comm is ly r on. d. sam hen nd r hibi not mman	-data e). and (1 st logic LA to face may and i honor eceiv This (If I e lin a log ACLA eport ts mor ts mor d bit	line A log retur ate). 1 repo lines be s ed on ed a SR is e fra SR is e fra is inp nitor ted	ic ns rt ly me, ut ing	char DLM caus data one comm the a br a mo RSRI This eren a ra IOI tabl TSRI TSRI TSRI tran thru show	- Data es the line charachand. proces eak comenta , RSR code code thru e 2-9 , TSR code cy fre smit 1 108	repor a-line e ACLA that cter t This ssor t onditi ry, no 2 - Re cause equenc f baud 104 in • 2 - Tr cause om the baud r baud r in com	t inp -moni to m is in ime a comma o det on on nstor ceive s the y fro rate comm ansmi s the LM t ates mand	ut sup tor. onitor a bre fter r nd is ermine data ed com -speed ACLA m the s sele and wo t-spee ACLA o prov select word 4	and or ervisi A logi the r ak con ecepti used t the l input. mand. -range to sel LM to ctable rd 4. d-rang to sel ide a able b . Tab	on. c l he eccive dition on of o allo ength This l and ect a provid by bi See e l an ect a range y bits le 2-9	re for the w of is 2. ref- e ts d 2. fre- of IO5

TABLE	2-9.	CODE	BITS	AND	REFERENCE
			FREÇ	QUENC	CIES

Freq		Cc	ode		Reference	Baud			
Desig	105	106	107	108	Frequency	Rate			
A	0	0	0	.0	9.6 kHz	45 to 100			
В	1	0	1	0	19.2 kHz	100 to 600			
С	0	1	0	1	153.6 kHz	600 to 9600			
D	1	1	1	1	${\tt Special}^\dagger$	${\tt Special}^\dagger$			
[†] Provided by an optional 115.2 kHz oscil-									

lator attached to the LM backplane. This special frequency can be used to accommodate a baud rate not available from the range of transmit baud rates shown in table 2-10.

Each time a command is given to the ACLA, each bit (IOl thru IO8) must be set to the condition desired on the associated function. Failure to do this will result in the condition being cleared or set to a different condition. Each time a command is given, the ACLA monitors each bit and takes the action dictated.

NOTE

When IOl thru IO8 in command words 1 and 2 are all set to logic 0, the ACLA is cleared to a known state which disables any input (output data demand, status or data) from the ACLA to the processor.

In command word 3, four bit positions (B4 thru B7) specify: 1) character length to be employed in interfacing with the external communications facilities, 2) whether parity bits are included in the data, and 3) whether the parity bit, if included, is odd or even. Parity bit management applies only to the serially transferred data on the communications line. There is no parity bit exchange between the ACLA and the LM.

Command word 3 format is depicted in table 2-11. Bit position 7, PSET, selects odd or even parity as indicated by the presence of a logic 0 or 1, respectively. Bit position 6, denoted PI for parity inhibit, commands the ACLA to check for parity upon input and to add a parity bit to the transmitted serial data stream upon output. A PI bit of logic 0 initiates these functions whereas a bit content of logic 1 commands the ACLA to dispense with parity generation and checking. This is indicated in table 2-12, which also presents the CO1 and CO2 bit code determining the character length employed during data transfers with the modems.

The character length, in terms of information content may be either 5, 6, 7, or 8 bits in length. However, if the PI bit is a logic 0, a parity bit is coupled with the information. In this case, the character length may be as long as 9 bits. Bit positions 10 and 11 specify the character length without parity and are coded as shown in table 2-12.

Command word 4, shown in table 2-13, is used in conjunction with bits I05, I06, I07 and I08 of command word 2 to set the baud rate for the input and output sections. The input and output baud rates may differ. To determine the proper code for the baud rate, select the range from command word 2 in which the desired rate is contained and the desired baud rate from command word 4.

The baud rate can be determined using an algorithm with the appropriate bits (4 bits on input or 4 bits on output) from command word 4 in conjunction with the range selected from command word 2. Proceed as follows to find the baud rate:

- Complement each bit of the two 4-bit fields of command word 4. Convert each result to a base ten number using IO4 as the most significant bit for the input field and IO8 as the most significant bit for the output field. Add one to each result.
- 2. Multiply the above result by 1610.
- 3. Divide this product into the reference frequency selected from table 2-10.

The following example illustrates this algorithm for baud rate determination:

Given:

from command word 4 - IO4 IO3 IO2 IO1 0 1 0 1

from command word 2 - IO5 IO6 1 0 (19.2 kHz)

Complement $0101_2 = 1010_2 = 10_{10}$

Add one to the result = $1011_2 = 11_{10}$

Then, the baud rate = $\frac{19.2 \times 10^3}{111 \times 16}$ =

109.1 baud

NOTE

The ACLA must be able to receive data that might have up to 40 percent distortion, that is, 40 percent of a bit per character. The result found above is valid for a 110 baud communications line, having .82 percent tolerance of the nominal value of 110 baud.

· · · · ·		:	Speed	- Cor	mmand	Word	4		Range -	- Com	nand	Word 2	2
Baud Rate		Inj	put			Out	out		Freq	Inpu	ıt	Out	out
	Il	12	I3	I4	15	16	17	18	Desig	15	16	17	18
9600	1	1	1	1	1	1	1	1	С	0	1	0	1
7200 (Special)	1	1	1	1	1	1	1	1	D	1	1	1	1
4800	0	1	1	1	0	1	1	1	C	0	1	0	1
3600 (Special)	0	1	1	1	0	1	1	1	D	1	1	1	1
2400	0	0	1	1	0	0	1	1	С	0	1	0	1
1800 (Special)	0	0	1	1	0	0	1	1	D	1	1	1	1
1600	0	1	0	1	0	1	0	1	С	0	1	. 0	1
1200	0	0	0	1	0	0	0	1	С	0	1	0	1
1050	1	1	1	0	1	1	1	0	C_	0	1	0	1
800	0	0	1	0	0	0	1	0	С	0	1	0	1
600	0	1	1	1	0	1	1	1	В	1	0	1 .	0
300	0	0	1	1	0	0	1	1	В	1	0	1	0
150	0	0	0	1	0	0	0	1	В	1	0	1	0
133.3	1	1	1	0	1	1	1	0	В	1	0	1	0
120	0	1	1	0	0	1	1	0	В	1	0	1	0
110	1	0	1	0	1	0	1	0	В	1	0	1	0
100	0	0	1	0	0	0	1	0	В	1	0	1	0
75	0	0	0	0	0	0	0	0	В	1	0	1	0
66.67	1	1	1	0	1	1	1	0	A	0	0	0	0
50.0	0	0	1	0	0	0	1	0	А	0	0	0	0

TABLE 2-10. COMMON BAUD RATES AND COMMAND CODES

TABLE 2-11. COMMAND WORD 3 FORMAT

Loop Cell Bit Position	в0	Bl	в2	B3	В4	В5	B6	в7	B8	в9	B10	B11
LM to ACLA Interface	Ν	OF1	OF2	OF3	101	I02	IO3	104	105	106	107	108
Bit Content	$ \setminus$	1	0	1	PSET	PI	C01	C02	SB		ECHO	LIT

PSET - Parity-set. When B4 is a logic 1, concurrent with PI set to a logic 0, the ACLA generates and checks for even parity. A logic 0 concurrent with PI set to a logic 0 causes the ACLA to generate and check for odd character parity.

PI - Parity-inhibit. When B5 is a logic 0, the ACLA checks character parity on input and generates character parity on output. A logic 1 causes the ACLA to ignore parity.

CO1, CO2 - Code 1 and Code 2 bits form a code so that each combination corresponds to a character length of either 5, 6, 7 or 8 bits. The checking and generation of character parity adds one information bit to the character and therefore must be considered when selecting the unit code. Table 2-12 shows these code bits in relation to parity-inhibit bit. SB - Stop-bit. A logic 1 in B8 position causes the output logic to generate two stop bits (For 5 data bits, the stop bit is 1.5 units in length.) on output and a logic 0 generates one stop bit.

ECHO - Echoplex mode. A logic 1 in this position causes the ACLA to return all data received from the modem on the receive-data line back to the modem on the send-data line while maintaining normal data processing in the input logic. A logic 0 inhibits echoplex operation.

LIT - Loop-internal-test. A logic l in this position causes the ACLA to go into an echoplex mode. Data and modem control signals from the output section are routed (looped back) to the input section. Refer to Programming Notes for additional information on this mode of operation. A logic 0 disables the echoplex mode. TABLE 2-12. CHARACTER LENGTH AND PARITY STATUS CODE

Parity	Cođ	.e (B9-	-Bll)	Character Length
	PI	COl	C02	(incl. parity)
	0	0	0	6
Yes	0	1	0	7
162	0 0		1	8
	0	1	1	9
	1	0	0	5
No	1	1	0	6
1.0	1	0	1	7
	1	1	1	8

PROGRAMMING NOTES

The following notes provide additional information on the operation of the ACLA and are intended to assist the programmer. Typical input and output operations are presented.

ACLA INITIALIZATION

Before the ACLA is used following a power-up situation (either power up of a system in which the ACLA is already installed, or installation of the ACLA in an operating system or enablement of the ACLA by setting one of the enable/disable switches from the OFF to ON position), it should be cleared. Clearing the ACLA in this situation requires that the program perform the following:

- Send output supervision with command words 1, 2 and 3 set to logic 0.
- Momentarily activate the inputsupervision-on (ISON) command with the appropriate output supervision. This causes any erroneous status set during the power-up sequence to be reported and cleared.

Any input line frames received from the ACLA prior to completion of the clear process should be ignored.

Once the ACLA is known to be in a cleared state, it can be initialized. Initialization generally consists of sending output supervision to activate ISON, selecting parity option and character length, and setting baud rate.

COMMUNICATIONS LINE CONNECTION

For switched (dial up) network connections, ring-indicator (RI) status indicates that the local modem is receiving an incoming call from a remote station. To cause the modem to answer the call, the program must send a command to turn data-terminal-ready (DTR) on. When the call has been answered, data-set-ready (DSR) is turned on and status reported.

For dedicated (private line) network connections, RI and DTR generally are not used. The program can determine the state of DSR by sending an input-supervision-report (ISR) command and observing the state of DSR status in the supervision returned.

In either type of network connection, DSR on indicates that the modem is connected to the communications line and data transmission can take place. DSR off at any time indicates that the modem is not connected to the communications line and data transmission cannot take place. Loss of DSR can occur because of any one of the following conditions:

- 1. Local modem is in a power-off condition.
- Local modem is in a nondata mode of operation, such as alternate voice or test modes.
- 3. ACLA to modem cable is disconnected.
- 4. Local modem has gone to an "on hook" state and logically disconnected itself from the communications line.

INPUT OPERATION

When the remote station begins transmission, a carrier signal is applied to the communications line. The local modem detects this carrier, and DCD status is reported.

NOTE

In some situations, carrier is present continuously and is not turned on and off with each transmission.

To receive data (i.e., message from remote station), ION must be activated.

On two-wire, half-duplex communications facilities, ION should be deactivated before

Loop Cell Bit Position	в0	Bl	В2	В3	в4	в5	В6	B7	в8	в9	B10	B11
LM to ACLA Interface	Ν	OF1	OF2	OF3	IOl	102	I03	104	I05	I06	107	IO8
Bit Content] \ [1	0	1	Fl	F2	F4	F 8	Fl	F2	F4	F8
Field Definition	$] \land$	Format		Receive					Tran	smit		

TABLE 2-13. COMMAND WORD 4 FORMAT

output to avoid receiving back the message transmitted.

OUTPUT OPERATION

To transmit data, output-on (OON) command must be activated. Also, request-to-send (RTS) must be turned on if not so conditioned previously. When the modem is ready to transmit data, it returns clear-to-send (CTS) signal, which causes the ACLA to generate the first output-data-demand (ODD) and to report CTS status.

When the program receives an ODD, it should return a character to the ACLA. Each time that the ACLA transfers a character from its buffer register to the shift (disassembly) register, it generates an ODD. This sequence is repeated until the last character of the message is transmitted. RTS can be deactivated one character time (or more, depending on the modem type) after the generation of the last ODD.

LOOPBACK TEST OPERATION

To operate in loopback test mode, the loop internal test (LIT) command must be sent to the ACLA. Data and modem control signals from the output section are routed (looped back) to the input section as follows:

- 1. Transmit-data (TD) is connected to receive-data (RD).
- 2. Request-to-send is connected to clear-to-send.
- 3. Data-terminal-ready is connected to data-set-ready.
- Local-mode is connected to datacarrier-detector (receive-linesignal-detector).
- Secondary request-to-send is connected to secondary-data-carrier detector (secondary-receive-linesignal-detector).
- Terminal-busy connects to ringindicator.

While in this mode, all signals received from the modem are blocked and ignored by the ACLA. However, on the output side, signals to the modem are not blocked and caution must be used while in loopback test mode to avoid undesirable operation of the modem. For instance, while testing the operation of data-terminal-ready, an on condition is being received by the modem as well as being looped back as in item 3 above. If an incoming call was received in this situation, the modem would answer; this may confuse the calling station since no data transfer would occur. Therefore, DTR should only be turned on momentarily to test its operation and left off during other ACLA tests.

BREAK/OPEN-LINE DETECTION

Break (one or more character times of a spacing) or open-line (continuous spacing) conditions on the receive-data line can be detected by use of framing-error-status (FES) and the data-line-monitor (DLM) command. When a character is received without a stop bit (spacing or logic 0 condition detected when receive-data line is sampled for first stop bit), FES is reported in conjunction with the character. Following detection of a framing error, the ACLA locks up and is not in a condition to assemble additional characters until it sees a space-to-mark transition on the receivedata line or a data-line-monitor command. The program must issue a DLM command each time it receives FES to cause the ACLA to monitor the receive-data line for another character time. The program detects a break condition by the receipt of one or more (the exact number is established by software) consecutive null (all zero) char-acters accompanied by FES. Once a break or open-line condition has been determined to exist, the program may periodically interrogate the state of the line by issuing a DLM command. If the line remains in a spacing condition, the DLM command causes a null character to be assembled and FES reported. If the line has returned to a marking condition, the DLM command has no effect.

The ACLA monitors for framing errors at all times. It transfers the character received and reports FES whenever the ISON command is active, independent of the state of the ION command. Thus, break detection is possible while the ACLA is transmitting to a remote station even though the input section may be disabled (ION off).

RESTRAINT DETECTOR

For operation on the TWX network, the local modem may occasionally signal the ACLA to suspend data transmission. This condition may occur when the ACLA can transmit data to the TWX central office faster than the central office can convert the data and transmit it on to the appropriate station. The ACLA simply inhibits generation of ODDs while the restraint-detection signal is active, the net effect on software being a momentary delay in receipt of ODDs.

UNCRATING

CAUTION

Although the integrated circuits and discrete components mounted on the individual printed circuit card can withstand considerable shock, the units must be handled with care. In no case should units be stacked directly upon one another because the printed circuit foil, components, or integrated circuits may be loosened or broken by such action.

The ACLA may be shipped already installed in a card cage assembly, or independently in a specially padded cardboard shipping container. Regardless of the method used for shipment, carefully unpack the units and check for damage. If a unit has been damaged in shipping, refer to section 8:503:00 of the Field Procedures Guide for Customer Engineers for instructions on disposition of damaged equipment.

INSTALLATION

CIRCUIT CARD TYPES

The DU137-A ACLA, PN74447001, is directly interchangeable with the DU189-A, DU189-B, DU190-A, DU190-B, DU191-A, or DU191-B ACLA, PN74877129, tables 3-1 and 3-2.

CABLE TYPES

Two cables are required for each ACLA card. The DU137-A ACLA is used with any of the cable sets listed in table 3-1. The DU189, DU190, and DU191 ACLAs, listed in table 3-2, contains the card and cables selected for specific applications.

Three types of cable assemblies are available for ACLA cards, each type used for a different application. The cable type is identified by its assembly part number on a band around the cable at one end. A typical cable and its connectors are illustrated in figure 3-1. Tables 3-3, 3-4, and 3-5 provide pin connection data for each type of cable.

ACLA cables with exposed shields are used with B version NPU cabinets containing electromagnetic interference shielding. On each cable, 3 feet (0.9 metre) of cable shielding adjacent to the CLA connector is exposed to enable grounding to the cabinet frame.

CIRCUIT CARD LOCATIONS

ALCA circuit cards are installed in a CLA and loop multiplexer card cage. See figure 1-2. There may be from one to four card cages used in the multiplexing subsystem, all identical. If only one card cage is used, it is located in the lower section of the bay. See figure 3-2. Of the 18 slots available in a card cage, the two rightmost are reserved for loop multiplexer cards. ACLA cards can be inserted into any or all of the remaining 16 slots.

COMMUNICATIONS LINE EXPANSION UNITS

Optional CLA and LM card cages have the same capacity as the basic card cage and are known as communications line expansion (CLE) units.

The first optional communications line expansion provides the second card cage assembly, which is mounted in the center of the cabinet above the first cage.

The second optional CLE unit provides the third card cage assembly, which is mounted in the lower section of the stand-alone cabinet. See figure 3-3. This option also includes a blower assembly and a power supply.

NOTE

The 2550-2 Host Communications Processor and the 2552-2 NPU each contain a second bay which houses the second and third CLEs.

The final CLE option provides a fourth card cage assembly, which is mounted in the center of the stand-alone cabinet. This unit uses power and cooling from the second CLE unit.

CARD LOCATION PRIORITIES

Because each CLE card cage assembly is identical in configuration and each CLA is the same as another in size, a CLA card can be physically installed in any card slot of any CLA and LM card cage.

Although random insertion of CLA cards into any of the available slots is permissible, best system performance is obtained when the cards having the highest character rates are inserted into the highest priority slots.

Equipment Number	Part Number	Application	Connector to Modem/Terminal	Connector to ACLA
XA133-A YA228-A	74657700 74875756†	Compatible with AT&T 103/113 Data Sets	25-contact plug	25-contact receptacle
XA135-A YA230-A	74657900 74875846†	Connects directly to terminal without a modem. Compatible with any terminal with RS-232-C inter- face capable of oper- ating AT&T 103/113 or 202 Data Sets.	25-contact receptacle with threaded retaining spacers	25-contact receptacle
XA134-A YA229-A	74658300 74875760†	Compatible with AT&T 103F, 202R Data Sets or CDC telegraphic level converter	25-contact plug	25-contact receptacle
XA229–Att YA234–Att		Compatible with AT&T 202 Data Sets with reverse channel option	25-contact plug	25-contact receptacle
•• •• ••	th B version cal application	pinets		

TABLE 3-1. CABLES USED WITH DU137-A ACLA

TABLE 3-2. DU189-A/B, DU190-A/B, and DU191-A/B Cable Sets

	Number		Equipment
	Cable	ACLA Card+	Number
Compatible with AT&T 103/113 Data Sets	74657700	74872129	DU189-A
	74875756	74872129	DU189-B 🕂
Compatible with any RS-232-C interface capable of operating	74657900	74872129	DU190-A
AT&T 103/113/203 Data Sets. Connects directly to a terminal without a modem.	74875846	74872129	DU190-в ††
Compatible with AT&T 103F/202R Data Sets or CDC telegraphic	74658300	74872129	DU191-A
level converter.	74875760	74872129	DU191-B #

† ACLA card, PN 74872129, is interchangeable with DU137-A ACLA, PN 74447001. # Used with B version cabinet.




Figure 3-1. Typical ACLA Cable Connectors

TABLE 3-3. CABLE 10400-1 SIGNALS AND PIN CONNECTIONS

CLA Connector			Modem					
Description	Pin No.	Signal Flow	Pin No.					
Protective Ground (AA)	1†		1					
Transmitted Data (BA)	2		2					
Received Data (BB)	3	◄	3					
Request to Send (CA)	4	>	4					
Clear to Send (CB)	5	◄	5					
Data Set Ready (CC)	6	4	6					
Signal Ground (AB)	7	←>	7					
Rcvd Line Sig Det (CF)	8	<	8					
Data Term. Ready (CD)	20		20					
Ring Indicator (CE)	22		22					
Terminal Busy (-)	25	>	25					
[†] Cable shield terminated to connector shell and pin 1 at each end.								

TABLE 3-5. CABLE 10400-3 SIGNALS AND PIN CONNECTIONS

CLA Connector		Signal	Modem	
Description	Pin No.	Flow	Pin No.	
Protective Ground (AA)	1†		1	
Transmitted Data (BA)	2	>	2	
Received Data (BB)	3	◄	3	
Request to Send (CA)	4		4	
Clear to Send (CB)	5	◀	5	
Data Set Ready (CC)	6	4	6	
Signal Ground (AB)	7		7	
Rcvd Line Sig Det (CF)	8	◄	8	
Originate Mode	11	>	11	
Data Term. Ready (CD)	20	>	20	
[†] Cable shield terminated to connector shell and pin 1 at each end.				

Character rate is the bit per second (bps) rate divided by the unit code. Thus:

character rate = $\frac{D_{PS}}{\text{unit code}}$ bps

where the unit code equals the number of bits per character, including any start, stop, or parity bits.

Each card cage is organized so that the leftmost card slot has the highest priority and each succeeding slot to the right has a lower operating priority than its neighbor on the left. Moreover, CLAl, as labeled on a card, has a higher priority than CLA2 on the same card.

If the system has more than one CLA card cage, the LM with the highest priority has its upper cable connected to the MLIA. The LMs are connected serially so that the LM with top priority has its lower cable joined to the upper connector of the LM next in operating priority. These priorities of interconnection are illustrated in figure 3-4.

CARD INSTALLATION

ACLA cards are installed in the selected CLA and LM card cage assembly as follows:

CLA Connector		C i en a l	Term.
Description	Pin No.	Signal Flow	Pin No.
Protective Ground (AA)	1†		1
Transmitted Data (BA)	2	\checkmark	2
Received Data (BB)	3		3
Request to Send (CA)	4		8

5

6

7

8

20

[†]Cable shield terminated to connector

shell and pin 1 at each end.

20

7

4

5 6

TABLE 3-4. CABLE 10400-2 SIGNALS AND PIN CONNECTIONS

Clear to Send (CB)

Data Set Ready (CC)

Signal Ground (AB)

Rcvd Line Sig Det (CF)

Data Term. Ready (CD)



.






Figure 3-2. Component Location, Basic NPU Cabinet, Side View



M-579

Figure 3-3. Component Location, Stand-Alone Cabinet, Side View



LEGEND:

CLA - COMMUNICATIONS LINE ADAPTER

- CLE COMMUNICATIONS LINE EXPANSION
- LM LOOP MULTIPLEXER

Figure 3-4. Priorities of Loop Multiplexer Interconnection

CAUTION

Do not attempt to install an ACLA card in the communications processor card cage, located at the top of the basic cabinet. If attempted, the communications processor backplane will be damaged.

- Set CLA1 and CLA2 enable/disable switches to OFF.
- Position card vertically so that connector on card handle is on lower part and thumbwheel switches are on upper part.
- If system is operating, set thumbwheel address switches on card handle to the proper hexadecimal address before installing ACLA card. Refer to Controls and Indicators, section 2, for method of setting an address.

CAUTION

Ensure that 51-pin tab connectors on rear edge of card are properly aligned with their mating connectors on card cage backplane. Crossslotting will destroy the backplane.

- 4. Insert rear edge of card into slotted guides, making certain that card is perfectly vertical and not cross-slotted.
- Slide card into card cage, applying firm pressure on card handle to engage connectors on card with backplane connectors. All card handles will be flush with one another when cards are correctly installed.
- Position blank slot covers in all card slots that are not used to assure that blower air flow is contained in card cage.
- Set thumbwheel address switches on card handle. Refer to Controls and Indicators, section 2, for the method of setting an address.
- 8. Set enable switches to CLA1 and CLA2 (enable) positions.

CABLE INSTALLATION

ACLA cables are installed as follows:

1. Select a cable that is compatible with terminal or modem to be connected to ACLA. Refer to the cable indentification.

- 2. Attach cable to terminal or modem, then attach the other end of cables to the ACLA card handle. All cables exit through bottom of cabinet. In the B version cabinets, cables are routed through cable grounding assembly located at bottom of cabinet. See figure 3-5. For ACLAs installed in upper expansion position of cabinets, route cables through cable tray provided on either side and then down along the side to bottom of cabinet.
- Tighten down retaining screws on all cable connectors. Apply pressure to grounding clamp (B version) and tighten screws.
- 4. Lay out surplus length of cable in a long, flat loop under the raised floor or in enclosures; this manner of storage minimizes kinking of cables.
- Place protection padding, if available, over stored loops of cable before installing flooring.

INITIAL CHECKOUT

After all ACLA cards are installed and connected, diagnostic or system programs can be used to determine overall ACLA function.

If a fault is isolated to the ACLA, the following mechanical checks may be made:

- 1. Check that enable switch of ACLA in question is in the on (up) position.
- Check that ACLA cable connectors are firmly attached.
- 3. Ensure card is firmly placed in card slot.
- 4. Monitor LED indicators under ACLA card handle to ensure electrical power is on ACLA card.
- 5. If LED indicators are not lit on the ACLA card, check LED indicators on LM card handle to ensure power is available to card cage.

CRATING AND SHIPPING

If ACLAs are to be shipped installed in a card cage assembly, the packaging must be designed to hold the ACLA cards securely in place during shipment, as well as to provide protection for the exterior of the card cage.

If the ACLAs are to be shipped independently, they must be packaged in well-padded cardboard containers to protect the integrated circuits, discrete components, switches and printed circuit foil from damage during shipment.

Packaging should conform to the requirements of CDC Procedure 13-002, Packaging and Material Handling Documentation.




Figure 3-5. Typical Grounding Arrangement for B Version NPU Cabinets

.

INTRODUCTION

The ACLA logic circuit card is functionally divided into two ACLAS. Certain parts of the logic are used by both ACLAS. For the purpose of this discussion, the logic of only one ACLA (ACLA1) is detailed; the other ACLA (ACLA2) is mentioned only in discussing certain circuits shared by both ACLAS. ACLA1 is subdivided into four major sections: output, input, speed generator, and modem interface. Refer to the logic diagrams in section 5 to aid in understanding the following discussion.

OUTPUT SECTION

The output section of the ACLA receives commands and data from the processor via the loop multiplexer (LM) output bus. The information in the commands controls both the output and input sections. Data received by the ACLA in parallel is shifted out serially onto the communications line.

BUS BUFFERS

All signals originating at the LM are buffered by the ACLA so that no more than one transistor-transistor-logic (TTL) load is created by the ACLA. Inverting and noninverting elements are used to perform this function. For the most part, these buffered signals are used by both ACLAs (primarily the bus signals). A timing diagram for the LM to ACLA interface is shown in figure 4-1.

SELECT OUTPUT

Commands and/or data must always be preceded by an address. Each ACLA has a unique 8-bit address which is selectable by means of two hexadecimal thumbwheel switches located on the card handle. On the 2-digit switch, the upper digit is the most significant digit (refer to section 2). The LM places the address, the output-select (OSL) signal, and the output-strobe (OST) signal on the bus when it has information for the ACLA. This address is compared with the preset address by two 4-bit comparators. The comparators are cascaded with OSL and applied to the J input of the select-output (SELO) flip-flop.

NOTE

In the descriptions and diagrams in this section, all mnemonics for signals that are active in the low condition are followed by an asterisk. Those shown without an asterisk are active in the high condition. On the rising edge of OSTA*, the SELO flipflop is clocked to a set condition. The ACLA output is thus selected and is prepared to accept commands or data until it is deselected. When the LM has provided all information in a particular line frame to the ACLA, it sets output-select-clear* (OSC*) to a logic 1. This signal is applied to the K input of the SELO flip-flop. On the rising edge of output-strobe OSTA*, the SELO flip-flop is clocked to a reset condition, deselecting the ACLA output section.

FORMAT DECODE

Output format bits 2 and 3 (OF2, OF3) are monitored by a 2-to-4 decoder. Only two decoded formats are used by the ACLA, namely, output-data cell (ODATA) and output-supervision (OSUP) cell. If bits OF2 and OF3 are both logic 0, ODATA is decoded, thereby enabling the acceptance by the ACLA of the data character which is present on the output bus (IOl thru IO8). OSUP is decoded when there is a supervision format present (OF2 is logic 0 and OF3 is logic 1). OSUP enables the command counter. The format decoder is used by both ACLA1 and ACLA2 and is enabled only if either SELO1 or SELO2 is active.

COMMAND COUNTER

Since all commands sent to the ACLA have the same format code, the ACLA must keep track of the sequence of commands so that it can route them to the proper section of the logic. The command counter is responsible for this task. It is implemented by using a 4-bit register as a shift register with a single true bit which is shifted on each output strobe (OST).

The command counter is enabled only when OSUP is decoded by the format decoder. This signal is applied to the reset of the command counter so that for any format code other than supervision the command counter is disabled.

When the first command is sent by the processor, OSUP is decoded, enabling the command counter. The- Q_3 from the first stage of the counter is high and is gated with OSUP to produce the signal COM1, which is used to enable the storage of the first command word. On the rising edge of OST*, the counter is advanced to COM2, and to COM3 and COM4 on subsequent edges. The clock to the counter is produced by the ORing of OST1 and OST2. COM2, 3, and 4 enable the storage of command words 2, 3, and 4, respectively. The command counter is used by both ACLAS.

OSL*		·····						
		J						
OSC*								
						Ĺ		J
OF2*	<u> </u>		· · · · · · · · · · · · · · · · · · ·					
]				L		1
OF3*		· · · ·				ſ	NOT USED	
		J					BY CLA	
IO18*	CLA ADDRESS	DATA	COMMAND 1	COMMAND 2	COMMAND 3	COMMAND 4	CRC	τ
SEL0					•			
OST*, OSTA*								
					· · · · · · · · · · · · · · · · · · ·	<u></u>	. <u>ŕ</u>	
OST		[
								
COM1			/ L					
COM2								
					·			
COM3								
COM4								
OER*, OER	· · · · · · · · · · · · · · · · · · ·				······································			
JEIT , JEIT		······································					<u></u>	
						-		
OLE								

Figure 4-1. Loop Multiplexer-to-ACLA Interface and Command Timing Diagram

COMMAND REGISTERS

All commands are strobed into their associated registers with either COM1, COM2, COM3, or COM4, and OST. The command 1 register stores all of the modem control signals plus output-on (OON) and input-on (ION). It is implemented with two 4-bit parallelload shift registers. COM1 enables parallelentry, and on the falling edge of OST the registers are loaded with the information output IO1 thru IO8 bits present at their inputs. Break, input-status-on (ISON), receiver shift register, and transmitter shift register (RSR1, RSR2, TSR1, and TSR2) of the second command are stored in the same type of register in a like manner with COM2 and on the falling edge of OST. Also, the echo and loop-internal-test (LIT) commands of command 3 and all the speed generator divider bits of command 4 are stored in the same manner on the falling edge of OST and COM3 and COM4, respectively. The PSET, PI, CO1, CO2 and SB (stop bit) commands of command 3 are strobed into the control register of the UART with the rising edge of OST if COM3 is active. The data-line-monitor (DLM) and input-statusreport (ISR) commands of command 2 are nonstored commands having an active duration equal to the pulse width of OST (300 nanoseconds with a 20-mHz loop).

UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

The universal asynchronous receiver/transmitter (UART), a large-scale integration (LSI) package, is the main functional element in the ACLA. The transmitter section converts parallel data into a serial word which contains the data along with start, parity, and stop bits. The receiver section converts a serial word with start, parity, and stop bits into parallel data and verifies proper code transmission by checking the receipt of a valid stop bit and proper parity if selected for parity.

The UART is programmable as to word length (5, 6, 7 or 8 bits), parity (even, odd, or parity inhibited) and the number of stop bits (normally 1 or 2 bits, but 1-1/2 bits with a 5-unit code). The transmitter and receiver share the control register and thus are configured in the same manner.

The control register is loaded during command word 2 with IOl thru IO8 bits present on its inputs. These bits are strobed in with the control register load.

Transmitter

Figure 4-2 is a block diagram of the transmitter portion of the UART, and figure 4-3 is a timing diagram. Data can be loaded into the transmitter holding register (THR) whenever the transmitter holding register empty (THRE) is at a logic 1, indicating that the THR is empty. The data is loaded in by strobing the transmitter holding register load (THRL) line to 'low'. Data is transferred automatically to the transmitter shift register (TSR) as soon as the register becomes empty. The desired start, stop and parity bits are then added to this data, and serial transmission is initiated and is seen at transmit-data lines. This process is then repeated for each subsequent character as it becomes available. The transmitter requires a clock (TCK) that is a frequency 16 times the desired baud rate. The master clear clears the transmitter to an idle state whenever this line is strobed to a logic 1. It resets the TSR and the TD and THRE lines to a high level.

Receiver

Figures 4-4 and 4-5 show receiver block and timing diagrams, respectively. Serial asynchronous data is provided to the receive data (RD) input. The control logic searches for a logic 1-to-0 transition while in the idle state. If the input is still a logic 0 at the bit center, the signal is assumed to be a valid start bit, and the control logic is bit-synchronized so as to find the center of all subsequent data and stop bits. The receiver is then under the control of the control register.

The serial character present on the receivedata line is shifted into the receiver shift register. When the timing logic determines that the last stop bit is present, the character is transferred to the receiver holding register (RHR), and the input-buffer-full (IBF) line is set to a logic 1, thus indicating that a character is present on bits DAT1 thru DAT8. When this character is picked up, the reset-input-buffer-full (RIBF) line is pulsed low by external logic to reset the IBF line. If the IBF line is not reset before another character is assembled and transferred to the RHR, the datatransfer-overrun status (DTOS) line is set to a logic 1. This line remains logic 1 until the next character is loaded into the receiver holding register.




Figure 4-2. UART Transmitter Block Diagram




Figure 4-3. UART Transmitter Timing Diagram

If the UART is programmed to detect parity errors (even or odd) and a character is received with a parity error, the parityerror-status line is set to a logic 1 at the nominal center of the last stop bit. This signal is held until the next character is transferred to the RHR.

If the first stop bit is not a marking condition, the framing-error-status line (FES) is set to a logic 1 and held until the next character is transferred to the RHR. If the cause of FES is the receipt of a break character (null character without stop bits), the receiver is in a locked-up state so that the IBF does not set to a logic 1 until at least one character time has elapsed after a valid stop bit has been detected.

The timing for all receiver functions is obtained from the external receive clock (RCK) whose frequency is 16 times the desired baud rate. When the master clear line is strobed to a logic 1, the UART is set to an idle state. This resets TSR, RSR, RHR, FES, DTOS, PES and IBF, and sets TD and THRE.

OUTPUT DATA DEMAND

When the ACLA is able to accept a character from the LM, it sets the output-data-demand (ODD) flip-flop, which in turn causes IAV to activate. The ACLA address with the ODD flag bit set is picked up by the LM when the ACLA's input section is selected. The ODD flip-flop is reset during this selection. The processor, responding to the ODD, provides a data character to the output section of the ACLA via the LM.

The setting of the ODD flip-flop is controlled by four signals: ODD, THRE, restraint-detector* (RSD*), and clear-tosend status (CTSS). These signals are ANDed together to produce the clock for the ODD flip-flop. Since the D input is pulled up, the ODD flip-flop is set whenever three of the signals are logic l and the fourth makes a logic 0-to-l transition. The resetting of the ODD flip-flop is discussed in the input section. Normally THRE triggers the ODD flip-flop.

OUTPUT DATA

After receipt of an ODD from the ACLA, the processor sends a character via the LM to the output section of the ACLA. SELO sets to 1 when the ACLA's address is detected by the ACLA. After the address is presented, the next word may be a data character, in which case the data format code is detected by the format decoder, making ODATA a logic 1. The data character present on bits IO1 thru IO8 is loaded into the transmitter holding register of the UART with




Figure 4-4. UART Receiver Block Diagram

the THRL* pulse that is produced by the NANDing of OST and ODATA.

The loading of the character into the transmitter holding register forces the THRE signal of the UART to logic 0, indicating that the transmitter holding register is no longer empty. When the character is transferred to the transmitter register, the THRE signal again goes to logic 1, which in turn sets the ODD flip-flop.

If the transmitter holding register is not loaded with a character before the center of the last bit of the character being transmitted from the transmitter shift register, the transmit-data line continues marking.

Transmit data, which is the output from the transmitter shift register of the UART, is fed to the modem interface for level conversion and transmission to the modem or terminal.

When the processor wishes to output a break on the send-data line, it must set the break bit in command word 2 to a logic 1. This causes the SD line to be clamped to a spacing condition.


When an echo command is received from the processor, the receive-data signal is routed back to the send-data signal through the use of an AND-OR-Invert gate.

OUTPUT LOOP ERROR

Whenever the LM detects an error on the output loop while presenting information to the ACLA, it informs the ACLA of this condition via the output error line (a bussed signal). The output error signal is coincidental with IOl thru IO8.

INPUT SECTION

The input section of the ACLA is responsible for the transference of data and the various statuses to the processor via the LM. Information is transferred in 11-bit parallel bytes (3 format bits and 8 input information bits). It performs the serialto-parallel conversion of data incoming from



DETAIL:




Figure 4-5. UART Receiver Timing Diagram

a modem or terminal device. The input section receives commands from the output section to program its characteristics.

INPUT AVAILABLE

The IA signal is activated by the ACLA whenever it has either output-data-demand, data, or status to report to the processor. The LM acts on this signal so that it selects the input section of the ACLA when it sees the next available input loop train.

The IA signal is derived by ORing statusavailable*, output-data-demand*, and dataavailable, then NANDing this result with the enable switch so that IA can be active only if the enable switch is in the on position. In the off position, the input to the NAND gate is at a low level, thus inhibiting the IA signal.

This enable switch should be in the off position when the ACLA card is inserted in an operating system and only turned on after the selection of the proper address. It should also be off when changing the address.

INPUT CONTROL LOGIC

The input control logic produces all signals which control the ACLA-to-LM interface. This logic is used by both ACLA1 and ACLA2 on a shared basis and is active only when the input section of either ACLA is selected by the loop multiplexer. It consists of a 2-bit input control states register, a states decoder, a holding register, a multiplexer and associated control logic. A diagram of the input control states is shown in figure 4-6. Timing diagrams of the input control (IC) and related signals are shown in figures 4-7 thru 4-10.

The LM selects the input section of ACLA by dropping input select (IS) to a logic 1 and providing input strobes (IST*). On each falling transition of IST*, the ACLA places information cells (address, data, or supervision) on the LM input bus. The transference continues until the input control logic activates the input-end (IEN) signal on the bus, indicating the last cell. The LM discontinues ISTs and raises IS* after detecting the IEN* signal. At that time the input control logic is again in an idle state.

Assume for the following discussion that ODD1*, DAV1 (data available), and SAV1* (status available) are logic 1. When input select (IS1*) goes to a logic 1, select input (SELI1*) is activated if IER is logic 0. SELI1* is ORed with SELI2* to produce SELI, which in turn releases the set of the input control register. In the idle state, SELI is logic 0, holding input control (ICl and IC2) in a set condition. ODD1*, ODD2*, DAV1 (data available), DAV2, SAV1* (status available) and SAV2* are applied to the input of a D-type holding register that is loaded on the leading edge of SELI. The outputs of this register are connected with a two-to-one multiplexer which is controlled by SELI2*. In this case, SELI2* is high since SELI1* is active (SELI1* and SELI2* are mutually exclusive). ODD1*, DAV1 and SAV1* are transformed on the outputs of the two-to-one multiplexer to ODD*, DAV, and SAV*, respectively. These signals are used to determine the state changes as shown in the states diagram. See figure 4-6.




Figure 4-6. Input Control (IC2-IC1) States Diagram




Figure 4-7. Input Control (ODD, DATA, SUPV) Timing Diagram






Figure 4-8. Input Control (SUPV only) Timing Diagram








Figure 4-10. Input Control (ODD only) Timing Diagram

INPUT CONTROL STATES

The input control states are defined as follows:

State 0 is IADD, i.e., ACLA address with or without ODD bit is placed on the input bus;

state 1 is IDATA, i.e., data serially received from the communications line is placed in parallel on the input bus;

state 2 is ISUP1, i.e., the first status word is placed on the input bus;

and state 3 is ISUP2, i.e., the second status word is placed on the input bus.

INPUT MULTIPLEXER

The input multiplexer is used by both ACLAl and ACLA2. It provides a 3-state interface with the LM input bus for the signals of IF2*, IF3* (input format) and II1* thru II8*. IF1* is activated by an open collector gate whenever SELI is a logic 1.

The input multiplexer is controlled by the signals SELI2*, SELI*, ICl and IC2 of the input control logic. Eight 8-to-1 multiplexer integrated circuits make up the input multiplexer, the outputs of which are connected to the LM input bus lines of II1 thru II8. Address, data, and supervision bits from ACLA1 and ACLA2 are applied to the respective inputs of each multiplexer in such a way that the proper word is selected for transfer to the LM.

The signals SELI2*, ICl, and IC2 dictate which of the possible words are selected. SELI* enables the 3-state outputs of the multiplexers, i.e., if ICl is logic 1, IC2 is logic 0 and SELI2 is logic 0, then receive data bits DAT1 thru DAT8 of ACLA1 appear at II1 thru II8, respectively.

Input format bits 2 and 3 (IF2, IF3) are produced by the outputs of two 4-to-1, 3-state multiplexers. These multiplexers are controlled by the signals of SELI*, IC1 and IC2. SELI* enables the 3-state outputs, while IC1 and IC2 place the proper format code on the bus. All of the multiplexed inputs are "hard-wired" except the ODD flag bit which is connected to ODD*.

INPUT LOOP ERROR

Whenever the multiplex loop interface adapter detects an input loop error during a loop batch, it notifies the LM via a restart loop end. If the ACLA used the last input loop batch, the LM activates the IER line and the IS line and provides one IST. When both IER and IS are logic 1, a low level is applied to the D input of the input loop error status (ILES) flip-flop. On the trailing edge of IST, the ILES flipflop is clocked, thus storing the error condition. The ILES* signal sets the status R/W (if input-status-on is logic 1), which in turn activates the input available. ILES is picked up by the LM in ISUP1. The ILES flip-flop is reset when the status clear signal makes a logic 0-to-1 transition. The SCL signal is produced by a flip-flop which is set by the trailing edge of IST while in the input control state of ISUP1 and reset on the next trailing edge of IST.

CHARACTER ASSEMBLY

Before the ACLA can receive data from the communications line and transfer it to the LM, it must be programmed via the ACLA output section. It must be programmed to the proper character length and even or odd parity and programmed to enable the input section (ION is a logic 1).

After level conversion by the modem interface section, the receive-data signal is fed to the receive section of the UART. The UART monitors this signal for a start bit which begins the processing of the character as shown in the discussion of the UART. In the center of the first stop bit, the UART transfers the character to its receive holding register so that the character is present on DAT1 thru DAT8 and raises its input-buffer-full flag (IBF). ION is NANDed with IBF to activate input available. IBF is reset with reset-inputbuffer-full (RIBF*), which is produced by the NANDing of IBF, SELI, IC1, and IC2.

The resetting occurs during the time that the LM picks up the data word. The preceding is the normal resetting procedure for IBF, but it is also reset when ION goes from the 0-to-1 condition by the NANDing of ION*, IO7, COM1, and OST.

When assembling characters, if IBF is not reset by the time that another character is transferred to the receive holding register, the data-transfer-overrun status (DTOS) flag sets to a logic 1. This signal is applied to the input multiplexer and accessed by the LM in the first status word. DTOS is reset on the first end of the next received character after the resetting of IBF. End of character is in the center of the first stop bit of the received character.

If the received data is in a spacing condition during the first stop bit of a received character, the framing error status (FES) flag of the UART sets to a logic 1 at the bit center of that stop bit. FES and IBF applied to an A-O-I gate set the status R/W, if ISON is logic 1. ISON also allows DAV to activate, which in turn allows data and status to be reported to the LM. This occurs regardless of the state of ION. This function facilitates the detection of a breaking condition: FES, reported to the LM in the same line frame as a data character of spacing, is interpreted by the software as a character time of break (constant spacing).

Following the detection of FES, the UART loses character timing and cannot set IBF until it sees a space-to-mark transition on the RD line (the beginning of a stop bit).

If the RD line is in a break condition, the processor can determine the length of the break by issuing a data-line-monitor (DLM) command to the ACLA. DLM* is produced by the NANDing of IO4, COM2 and OST, and then ORed with the RD line to cause a short marking pulse on the RD line, and forces the receive clock to a high state. This results in the monitoring of the RD line by the UART for one more character time. If a break condition still exists, the ACLA reports a data character of all spacing and FES. In this manner, the processor may periodically interrogate the ACLA to determine the condition of the RD line.

MODEM INTERFACE SECTION

The modem interface provides the level converting receivers and drivers to interface the RS-232-C signals (\pm 25V max) of the modem to the logic used in the ACLA. This section also provides the logic necessary to monitor the state of certain signals received from the modem.

The RS-232-C signals are considered in the marking, off, or logic 1 condition when the voltage level is more negative than minus 3 volts with respect to signal ground. The signals are considered in the spacing, on, or logic 0 condition when the voltage is more positive than plus 3 volts with respect to signal ground. The RS-232-C drivers of the ACLA provide, for the marking condition, a level more negative than minus 8 volts and, for the spacing condition, a level more positive than 8 volts.

MODEM STRAPPING

To insure compatibility of the ACLA with various types of modems, strapping options are provided on the ACLA logic card. The proper strapping must be verified for each modem type. This involves which modem signals are connected to certain pins on the 25-pin modem connector. The signals affected and their strapping points are shown in table 4-1.

MONITORING

The modem signals of clear-to-send (CTS), data-carrier-detector (DCD), secondary data-carrier-detector (SDCD) and data-setready are monitored by the ACLA for a level change (either an on-to-off transition or an off-to-on transition). Ring-indicator (RI) is monitored for an on-to-off transition. The modem interface section also contains the logic for operating in the loopback test mode, so that the following modem control and monitor signals are connected: SD to RD, RTS to CTS, LM to DCD, DTR to DSR (data-terminal-ready to data-setready), TB (terminal busy) to RI, and SRTS to SDCD.

TABLE	4-1.	STRAPPING	POINTS

		Strapping Points			ts
		ACL	ACLA1 ACLA2		A2
Option	Signal	From	То	From	То
1.	SRTS (Pin 19)	I	A	F	G
2.	SRTS (Pin 11)	J	D	N	Е
3.	OM (Pin 11)	L	D	М	Е
4.	LM (Pin 12)	К	С	Р	н
5.	SDCD (Pin 12)	В	С	0	н

- 1. Standard production cards are set up with options 1, 3, and 5 as shown.
- 2. Options 2 and 3 cannot be chosen for the same ACLA.
- 3. Options 4 and 5 cannot be chosen for the same ACLA.

MONITOR SIGNALS

All modem monitor signals are inverted by the RS-232-C receivers. The resulting signals are supplied to a 2-to-1 multiplexer which is used for the self-test mode. The outputs of the multiplexer (CTS*, DCD*, SDCD*, and DSR*) are resented to change detecting circuits. 5 there is a level $\overline{}$ there is a level change in any one of . se four signals, the status R/W is set, 'oviding ISON is a logic l. The setting f the status R/W causes the most recent condition of the four modem signals to be stored in a register. The outputs of this register are CTSS, DCDS, secondary data-carrier-detector status (SDCDS), and data-set-ready status (DSRS). These outputs are presented to the input multiplexer for transference to the LM when the ACLA's input section is selected.

Each change detection circuit consists of one section of the register and an exclusive OR gate. For example, if both DSR* and DSRS are logic 1, the status R/W does not set, since the output of the exclusive OR gate to which DSR* and DSRS are applied is a high level. Assume that now the state of DSR* is changed so that it makes a logic 1-to-0 transition. The output of the exclusive OR gate goes low, setting the status R/W which strobes the register storing the present condition of DSR*. Now DSR* and DSRS are both a logic 0, and the exclusive OR gate output is high. The DSR change detector is primed to respond in the same manner when DSR* makes a logic 0-to-1 transition. Note that the register is updated every time the status R/W is set. A timing diagram of the modem interface signals is presented in figure 4-11.




Figure 4-11. Modem Interface Timing Diagram

RING INDICATOR STATUS

Ring indicator status (RIS) is stored in a flip-flop. A logic 1-to-0 transition of ring indicator causes the status R/W to set. The setting of the status R/W causes the RIS flip-flop to be clocked to a logic 1. The next time the status R/W is set, if not caused by the toggling of the ring indica-tor (RI), the RIS flip-flop is clocked to a logic 0. The RI detection logic consists of an exclusive OR gate, a NAND gate, an inverter, the RIS flip-flop and a delay network. When the RI line goes to a logic 1, a low level is applied to the resistorcapacitor network, causing the capacitor to discharge through the resistor until the level across the capacitor reaches ground potential. The inputs to the RIS flip-flop are armed with a high level. When RI makes a logic 1-to-0 transition, the output of the NAND gate goes low, thereby setting the status R/W. The high level on the inputs to the RIS flip-flop is clocked into the RIS flip-flop by the setting of the status R/W. This level goes low 200 to 400 nanoseconds afterwards, then the capacitor charges to the turn-on voltage of the exclusive OR gate.

STATUS READ/WRITE

The status R/W is reset when the ACLA puts the second status word on the LM input bus. Since ISON is applied to the direct reset of the status R/W, this status is inhibited from setting when ISON is logic 0.

The status R/W can be set with any of the following eight signals: data-associated-status, input-loop-error, output-loop-error, or one of the five ouputs of the change detection circuit.

DATA ASSOCIATED STATUS

Data-associated-status* (DAST*) is produced by an A-O-I gate and may be activated by an input-data-error (parity or framing error or data-transfer-overrun) signal. FES, PES, and DTOS are applied to the A-O-I gate. If any one is logic 1, and IBF is logic 1, data-associated-status also goes to a logic 1. The remaining element of the A-O-I gate decodes the input-supervision-report command which causes data-associated-status to go to logic 1 if OST1, COM2 and IO2 are logic 1. The input-supervision-report command is a single-pulse signal.

INDICATORS

Light-emitting diodes are used to monitor the modem interface for the activity of the send-data, receive-data, request-to-send and data-set-ready. The indicators are activated with a logic 0, on, or spacing condition on their associated signals.

SPEED GENERATORS

The receive and transmit sections of the UART require separate clock sources that are each 16 times the desired baud rate of their associated section. These clock sources are supplied by the receive and transmit speed generators. Each speed generator, under program command, can select one of four reference frequencies supplied to the CLA (by the LM or special option) and can divide it by a predetermined integer to produce the 16 times clock required by the UART. All commonly used reference frequencies are necessary to the normal function-ing of an ACLA. More than one reference frequency is available between a multiplexer and the communications line adapters it is servicing. The three reference frequencies supplied by the LM to the ACLA are: RF1 (9.6 kHz), RF2 (19.2 kHz), and RF3 (153.6 kHz). The ACLA can accommodate RF4, which

is a special frequency supplied by an optional oscillator. These reference fre-quencies are applied to a 4-to-1 multiplexer which is controlled by receive speed ranges 1 and 2 of command word 2. The desired speed range is applied to a synchronously loaded binary counter. The counter is loaded with the levels present on RF1, RF2, RF4, and RF8. See figure 4-12. The loading is enabled by its own carry-out when the count reaches the $F_{1,6}$, which happens on the low-to-high transition of the selected reference frequency. The carry-out pulse is NANDed with the inversion of the reference frequency to produce the 16 times clock for the receive section of the UART. The speed generator for the transmit section of the UART operates in an identical manner to the receive sections speed generator described above.





Figure 4-12. Speed Generator Timing Diagram

۰. ۱۹۹۹ - ۲۰۰۹ ۱۹۹۹ - ۲۰۰۹

This section contains the logic diagram for the ACLA.


.








74700900 E















74700900 E










74700900 E




74700900 E

5-11 .



.



4700900 I

5

о н This section covers troubleshooting, card replacement, card repair, maintenance checks, and preventive maintenance. In order for the ACLA to operate, the system must be operating.

TROUBLESHOOTING

SPECIAL TOOLS

Troubleshooting is facilitated by the use of an Extender Board, CDC Part No. 74555600. The extender board is oriented so that its female connector is on the left when viewed from the front of the card cage assembly. The extender board is inserted into the card cage assembly in place of the suspected faulty ACLA card. The ACLA card is then inserted into the guide rails of the extender board. All points on the ACLA card are thus made readily accessible for troubleshooting.

A Loop External Test Connector, CDC Part No. 74715600, may be used for off-line diagnostics.

TEST EQUIPMENT

The following items of test equipment are recommended for troubleshooting the ACLA circuit cards:

- 1. Oscilloscope, Tektronix Model 475, or equivalent
- 2. Volt-Ohm-Milliammeter, Simpson Model 261, or equivalent.

ON-LINE DIAGNOSTICS

On-line diagnostics incorporated into the communications control program are used to isolate trouble to the module level. This method is enhanced by the operator, or repair personnel, periodically checking the error counters built into the on-line diagnostic system. This method is preferred since it usually provides successful trouble isolation without creating system downtime.

OFF-LINE DIAGNOSTICS

Off-line diagnostics (MST 041) are also used to isolate trouble to the module level. Solid or intermittent errors are found by using this method. In most cases, the solid error is located without difficulty, but the intermittent error may prove more difficult to detect, and more exhaustive checks are required to isolate the error.

A loop external test connector may be used to diagnose problems in the modem receivers and drivers. This connector tests only send data/receive data, request-to-send/clear-tosend, data-terminal-ready/data-set-ready, secondary request-to-send/secondary data carrier-detector, terminal busy/ring indicator signals. System downtime is a serious problem when off-line diagnostic methods are used, and should be avoided if possible.

PIN CONNECTIONS AND SIGNALS

The following tables serve as troubleshooting aids to facilitate the monitoring of ACLA interface signals. The LM-to-ACLA interface signals with associated pin connections are listed in table 6-1. The RS-232-C modem-to-ACLA interface signals and pin assignments for the 25-pin connections are listed in table 6-2.

CARD REPLACEMENT

To remove and reinstall ACLA cards in the card cage assembly, proceed as follows:

NOTE

ACLA cards can be removed from and reinstalled in the card slots while the system is operating.

- 1. Set CLA1 and CLA2 toggle switches to OFF.
- 2. Remove ACLA modem cables.
- Trip two plastic ejectors, located at top and bottom of ACLA card handle, until tab connectors on rear edge of card are forced out of connectors on the LM backplane.
- 4. Grasp card by handle and pull card from card cage.
- 5. Inspect pins on cage backplane for bent, missing, or damaged pins.

CAUTION

Ensure that the 51-pin tab connectors on the rear edge of the card are properly aligned with their mating connectors on the card cage backpanel. Cross-slotting will destroy the backpanel.

TABLE 6-1. LOOP MULTIPLEXER-TO-ACLA INTERFACE SIGNALS

ACLA Pin No.	Signal Name	Mnemonic	Function	Signal To:
18/59†	Input Available ACLAl	IAV1	Notifies LM that ACLAl has input	LM
19/58†	Input Available ACLA2	IAV2	Notifies LM that ACLA2 has input	LM
231	Input Error	IER	Notifies ACLA of error on last input frame	ACLA
232	Input End	IEN	Notifies LM that present infor- mation is last	LM
220 thru 222	Input Format Bits l thru 3	IF1 thru IF3	Informs LM of address, data, or supervision on information input bus	LM
45/88 [†]	Input Select ACLAl	ISl	LM selects ACLAl input	ACLA
46/87 [†]	Input Select ACLA2	IS2	LM selects ACLA2 input	ACLA
234	Input Strobe	IST	LM notifies ACLA of access	ACLA
223 thru 230	Information Input Bits 1 thru 8	IIl thru II8	Information to LM (data, address, supervision)	LM .
283	Output Select Clear	osc	LM deselects ACLA output	ACLA
282	Output Select	OSL	LM presents ACLA address	ACLA
271 and 272	Output Format Cell Bits 2 and 3	OF2 and OF3	Informs ACLA of address, data, or supervision on information bus	ACLA
285	Output Strobe	OST	LM notifies ACLA of information present	ACLA
273 thru 280	Information Output Bits 1 thru 8	IOl thru IO8	Information to ACLA (data, super- vision, address)	ACLA
281	Output Error	OER	Notifies ACLA of errors in last frame	ACLA
249	Master Clear	MCL	Clears ACLA	ACLA
254	Ref Frequency 1	RFl	9.6 kHz Clock	ACLA
255	Ref Frequency 2	RF2	19.2 kHz Clock	ACLA
256	Ref Frequency 3	RF 3	153.6 kHz Clock	ACLA
257	Ref Frequency 4	RF4	Special	ACLA

.

ACLA	_	Circuit De	Signal	
Pin No.	Description	EIA RS-232C	CCITT V.24	To:
1	Protective Ground (PG)	АА	101	NA
2	Transmitted Data (SD)	BA	103	Modem
3	Received Data (RD)	BB	104	ACLA
4	Request to Send (RTS)	CA	105	Modem
5	Clear to Send (CTS)	CB	106	ACLA
6	Data Set Ready (DSR)	CC	107	ACLA
7	Signal Ground (SG)	AB	102	NA
8	Data Carrier Detector (DCD)	CF	109	ACLA
9	Not Used			
10	Not Used			
11	Originate Mode (OM) [†]	(non-EIA)	(non-CCITT)	Modem
11	Secondary Request to Send (SRTS) †	SCA	120	Modem
12	Secondary Data Carrier Detector $(SDCD)^{\dagger}$	SCF	122	ACLA
12	Local Mode (LM) [†]	(non-EIA)	(non-CCITT)	Modem
13	Not Used			
14	Not Used			
15	Not Used			
16	Not Used			
17	Restraint Detector (RSD)	(non-EIA)	(non-CCITT)	ACLA
18	Not Used			
19	Secondary Request to Send [†]	SCA	120	Modem
20	Data Terminal Ready (DTR)	CD	106.2	Modem
21	Not Used			
22	Ring Indicator (RI)	CE	125	ACLA
23	Not Used			
24	Not Used			
25	Terminal Busy	(non-EIA)	(non-CCITT)	Modem
[†] Selec	ction of these signals is determined by str	apping options.	See table 4-1.	

TABLE 6-2. MODEM-TO-ACLA INTERFACE SIGNALS AND PIN CONNECTIONS

- 6. Insert proven card into cage slot and firmly engage card into connector on cage backplane.
- 7. Connect ACLA modem cables to connectors on card handle.
- 8. Set each address switch to proper setting.
- 9. Set CLA1 and CLA2 toggle switches to enabled (on) position.

LED INDICATORS

The LED indicators on the ACLA card handle are lighted when the LM is inputting from and outputting to the ACLA. Observing these LEDs can readily indicate modem or system errors to the operator. A blinking RD indicator indicates that the ACLA is receiving data from the modem; when the SD indicator is blinking, it indicates that the ACLA is sending data to the modem; a lighted RTS indicator shows that requestto-send is active from the ACLA; and a lighted DSR indicator shows that data-set-ready from the modem is active.

Suspected power failure to the card may be monitored for +5 vdc at the card.


PREVENTIVE MAINTENANCE

Preventive maintenance of the ACLAs is minimal. Excessive handling of cards may induce faults and is thus discouraged. However, the following should be performed at regular intervals:

- 1. Use spare cards periodically to ensure integrity of the spares.
- 2. Inspect connectors and cables for fraying or other damage.
- When a card is removed, inspect connectors at card cage backplane for bent, damaged, or burned pins.

This section contains parts lists for the asynchronous communications line adapter and associated cable assemblies. The lists are provided primarily for reference purposes. Field repair of ACLA cards by parts replacement is neither authorized by any maintenance contract nor is such on-site repair recommended. System repair is to be accomplished via card replacement with the spares provided. However, in the event of multiple card failures, exhausting spares, the parts information is furnished.

7



744	+7 (.01	U	INA	ũ	ÁSYI	NUP	1	A F	ULL	. Ř	ξŚź	32	V Á	RIÁ	ÈĻz	ĥŭ	205	1	11	/30	177	193	1/2	0/1	79	21	2
	-		REV	CLA35	DW SZ				ASSEN	BLY		CRIP	TION				DESIGN Source		AGE		DATE				E55181 ATE		PAGE	
FIND	0W 5 2	н	PART		٩	UANTITY		UNIT MEAB					PAR	T DES	CRIPTI	0 N				N/OUT	CHANG	E ORD.	. 64	DATE	ive	MAKE/		1
57	Á	361	Apt	01		- 4	00	Pů	1.	сHI	ï٢	ΤY	PL	14	69				Т	ΪN	វេបថ	246	0 9	1 8	78	PPP	4	Τ
14	4	388	079	101		1	ŪŪ	ن۹	TER	MIN	. HL	. н	ULL	LUW	SI	GLE		1.10	5	1 in						255		
17	A	300	309	126		2	00	Pu	JAP	AUI	I TO)k,	SI	LVL	K£Û	MIC	A 1	υÜΡ	F	IN						PPP	4	
65	A	300	369	33		2	00	ن ہ	CAP	зi	LV	IE R	εü	nI	ĈÂ.	2007	F 51	VŪV		14						PPP	4	
69	A	388	309	51		2	зə	ρċ	SAP	, S	ŝΪĿ	.vt	RE I	ĿΜ	ÍÇA	680	PF		1	1 N				ŧ.		PPP	4	
33	٥	393	6697	33		õ	J J	PU	1.4T	ιĸ	(T	74	114							Ini		181				PPr		
71	À	518	1581	33		2	JJ	PC	500	K∟T	, i	i.,	Ρċ	ΤY	Pt. 4	+J P	1N			1.1	999	192	02	华7	78	PPP		
`+ J	Â	523	1355	533		5	33	Ρυ	ALL	ËPT	· • T	۲۵۶	T :	SHI	FT	ί£G.	401	[743	5	I.4			1		1	د بز در		ļ
73	ũ	526	299	25		ż	JJ	ĨИ	HIR	£	26	AN	16 1	KYN	AR I	REE	N			л.N					1	PPP		
3	Ć	533	978	314		2	JJ	Ρú									FLUC		1	In			1			Prp		
44	A	662	490	199		2	3 3	بان ا							PL	74JJ) (si	(ن=م	1	ъN	199	181	135	422	78			ļ
15	A	721	ال عا	16		1	00	Pu	JAP							V TA				ΙN						PPr	4	
66	U	745	135	501		KLT		ن م	ÁSY	NUH	ιu	лLÁ	i Fl	ULL	kS.	232	VAR.	18 JL	=	IN				1			- F	
2	C	748	137	102		1	0 Ú	Pü	HAN	LLE	: 5	s L K	ふし	ĸΝυ	нS	r Nú H	1 66.	A		ΙN						AYV		
7	C	7 + é	321	00		1	0 0	ŕΰ	Liss	ULT	ĸ	LK	ω :	SII	FFE	NEŔ				14					1	666		
53	A	748	78:	25		4	00	Pu	ûнР	AK	(Ŕ#	ĂΥ	221	ŨΡ	F					IN				1		PPP		
6	h	7 + 8	3709	586		8	0 0	Pi	エルリ											L'A						200		
16	A	748	\$730	10		21	0 0	Pu	CAP	ALĪ	110	JŔ	ÚΕ	ĸu	ISC	• 0 1	UF .	2310	iŭ 🛛	IN					1	PPP		
4	Α	7 4 8	73.	25		24	30	гü	216	R	s1	61	16L	έι	CNT.	ÀCT	5.4	יאינ		IA						100		
5	A	7 4 8	\$736	26		20	33	ru	PIN		ξ Τ				ONT			n KO	W	1 A						PPP		ł
10		7 + 8	8736	32		2	30	Pü	ت ال ت	LT0	ЭR	ιK	cr i	LÁK	ъw	HT P	iYLu	n I		ТA						ددم ا		
11	Á	740	57 ü t	38		1	00	ن تم	SMI					ċ₩H		4		TÍJN		In						PPP		
67	A	748	\$722	299			60	Pυ	SMT	ιн	LŰ						THR		P	IN					1	666		
1	υ		\$72				ŨŰ	い	ASY		۰L						ا عا	FAd.		Int						P15	- 1	
οŰ	A	750	10.95	343			00	PL	RES	PK	6	1	، ۵.	üΚ	0 H M	s				ΙN					1	PPP		
25	Ä		5817				00	20		821			TL			+/1				In		181			78		• •	
36	A		3820				00	Ρυ		741			TL				- m/u			IN		181			78	PPP	. 1	
49	A		02				00	ŕĉ		741			TL				F N.		:	IN		181			78	666	- 1	
38	Å		\$85.				00	Pü		902		TT					FLU			14		161			78	PPP		
+6	4		85				00	Ϋu		748			-	UUA			EXU			Ia		181			78	PPP		
37	A		186.				00	ج.		741			TL	uυ				MUK		14		181			70	PPP		
35	A		97.			-1	33	Pυ		74Ú		11	-	QUA			UT	A.LJ		ΙN) G d	181	102	722	78	666		
1 ت	ü		88				33	PU	CON							ic√l				14			1.	1		.PPP	• •	
26	À	967	441	154		1	30	Ρċ		741								NAN	0	1.4	199	181	195	42 Z	78	699	4	
									NUN									73										
									HIG	HES	s ī	F L	ιnü	<i>i</i> 1U	Mcc	ĸ ∓	72						1	1	1	1	1	1

44	•7 (01	U	InA	υ	ASYNC	1 úL	A FULL RS232 VARIABLE	DM	2551	1:	130/77	09	/20	//	79 1/	/ 3	2
			REV	CLASS	DW SZ			ASSEMBLY DESCRIPTION	BOURCE	USAG		RELEASE DATE	-	DAT				
IND MBER	DW S Z			•	٩	UANTITY	UNIT MEAS	PART DESCRIPTION			IN/OUT	CHANGE ORD.	200	PATE	rx (MAKE/BUY PART TYPE	22	T
62	A	89	ίθó	0 0 5		200	ŕü	SUR MACH FLAT FHL H NU	. 2		Id					2224		T.
12	L L	39.	1334	+09		300	ρ	RIVET TUBULAR			IN					PPP3	Ì.	l
13	ι	39	131	+19		500	ما تم	RIVET TUBULAR			In			11		PPP3		ł
ó5	A	1):	125	1] 2		200	PC	HEXAGON MACHINE SCREW	NUT:	ذ	IN					PPP 3		I
63	A	13	L25	6 J 2		200	۴ü	PLAIN WASHERS			1.4					PPP 3		I
64	4		125			233	٦٥	SPRING LUCK HASHERS (1)	IN					PPP 3		ł
52	Α	15	111	400		300	PG	INTEGRATED GIRLUIT 740	51		1.4					PPP4	1	I
39	Α	15	112.	300		000	26	INT LKT 74L03			IN					2224		I
27	ð		112			500	Ρü	INT CKT 74LU4			IN					PPP4	l I	I
29	Α		116			7 O C	۴L	INTEGRATED GIRLUIT 740	.02		1.4					PPP4	1	I
41	Α	15:	L17	000		+00	PC	IC-SYNG 4 BIT COUNTER	74.	Loš	IN				į	PPP4		I
59	A	15	125	7 3 4		200	PC	I.C. TRIGUZA UNIV. AS	INCH	くじき	IN					2224		I
45	Α	15:	L 3 4	200		100	PC	IC QUAD EXCL ORNOR	- 4	+330	IN					PPP 4		I
24	A	15	142	886	•	800	ن م	IG 74251			IN					PPP4	i –	I
28	Α	15	L 4 2'	900		400	PC	MILROCIRCUIT TYPE 74L1	.0 TI	Г∟ З	11					PPP 4		I
55	A	15	143	333		100	ي م	AIGROGIRCUIT TYPE 74L	20 1	լ ող	IN					PPP4		I
5 J	A	15	143	133		2 3 3	Pü	HIGROGIRUUIT TYPE 74L	50 T	IL 8	IN					PPP4		ł
43	Ä	15	L 4 3	233		200	Pu	IU 74154 TTL 4-40 ANG	UR :	INVRT	IN					2224		I
31	Á	15	143	600		+00	تم	AIGROCIKLUIT TYPE 93L:	12		LN.					PPP 4		I
56	Α	15	143	760		200	Pú	MIGROUIRCUIT TYPE 9124	+ UL	JK F	IN	1.1		11		PPP 4		t
48	Α	15	144	0 6 6		000	ρu	HIGKGOIRCUIT TYPE 74L	99 4	116	In					PPP4		ļ
58		15	156	000		200	Pü	IG 74655 J			IN					PPP4		ł
+7		15	156	100		+00	ن	IG 74L74 J			IN					P224		1
30	A	15:	L 5 8	200		100	Pû	I G 9300 74195			IN	068181	02	22	18	PPP4		l
51	A	15	161	360		200	۳Û	I.C. TYPE 7+05 TTL-HER	(Int	ERT.	La	J08181	02	22	78	PPP4		۱
57	5	15:	163.	\$26		+00	Рù	IG 1489A REGEIVER RS23	32 C I	コエレ	IN	008246	1 J	09	78	PPP 4		I
57	C	15	163	326		-+00	ن م	IG 1489A RECEIVER RS23	320	DTL -	JUT	008246	04	13	79	PPP4		I
32	C	15	163	327		199	Ρû	IU 9321 TTL BUAL GEGOD) E R		IN	008181	02	22	78	PPP4		1
+2	A	17	184	333		+00	Pü	IC 74685 48IT MAGNITO	ίu)	1222	Id					PPP 4		ļ
20	C	24	533	155		200	ΡÛ	RES FXD .25W 47J CHMS			īΝ					PPP4		I
23	U	24	563	063		400	Pü	RES FAU .25W 1000 CHM3	ŝ		1.4				1	PPr4		1
19	ъ	2+	504	080		200	PG	RES FXD .25W 5133 CHMS	5		IN					1224		I
22	Û	24	500	082		20.0	Pü	RES FXD .25W 6200 CHMS	5		IN					PPP4	i	l
72	Û	24	519	160		200	۲Ú	REGTIFIER SILIGON 750	MA		· IN					2224		l
18	C	24	521	125		200	Ρċ	NOT FOR NEW DESIGN (G)	PAL	ET OR F	IN					PPP4		l
54	A	36	186	+ 6 0		400	ů	IG GHIF,TYPE 1486			In					2224		l

74700900 E


7-3/7-4

МF


мF

	11	YE	NI	719	2		17	C	ON	RO	L DA	TA	TITL	E		C,	AL	3Z	E	ASS)	PREFIX DOCUM	ENT NO.			R E ∨
HKD		A	-	<u>,</u>	1	-								R	5)	V/V	\mathcal{L}_{i}	HI	RD	NOUS	£5232 / 746	577 0	D/C)3	D
NG IFG	┢┛	2,	$\underline{\nu}$	n	(1.	57	4 F	PROD	UCT	ATIO	(L	_				7		<u> </u>	103A/11	8		-/ -		Ĺ
(PPR								Ţ	000	401	ENT		F I R S	US US	ED	ON		3/	77	0-00	9-070	SHEE	· /	OF	6
			s	HEE	ET I	REV	151	ON	S	TAT	US										REVISION RECORD	•			
TT									Γ				6	5	4	3	2	1	RE∨	ECO	DESCRIPTION	1	DRFT	DATE	AF
\square									Ī			-	-	-	-	00	ρv	Ŵ	DD	-	PRELIM RELEA.	SE	ML	1031-4	
													-	-	-		DI		01	-	REV ATY FO NO. 415			1-3-75	
$\downarrow \downarrow$													-	-	_		- i-	in			CL'B" PRERELEASED		N.	1-10-75	Ļ
+									-			·	-					_		06707	CLI CONN. CONTACT CH		PAR	1-11-77	a
+	-		-		$\left \right $	_			-		$\left \right $		_	-	04	po	04	0 4	04	08139	FIND NO. 5 WAS 620136 ADDED: BLK WIRE (GN		-26	1-19-78	A
		_							1					-	Α	A	Α	A	A	08063	CLASS A RELEASE		TP	1-27-78	đ
TT											Γ			~	A	B	₿	ß	В	08290	ADDED TABS TO QU	16 /	94	5.10.78	11
+	-												1	r	A	В	С	٢	<u></u>	08744	CORRECT P2 PHUI LOCATIO		TP	7-12-79	\checkmark
┤┍╸	-							r	1	<u> </u>	+ 1 -		D	D	D	D	D	D	D	08622	CORRECTED DRAWING	-+	TV	8 <i>-22-</i> 79	1
41.	Chi epj	189 189	es t rei	o ti of	iiON his d all 1.01	ocu Usi	ng .	t re	equi risio	re BS															
11.	AAL	03	0							A		-	_												
															1								-		

ଞ୍ଚ	COMMUNICATIONS SYSTEMS DIV. Anahelm, Calif. 92803	CODE IDENT 34015	SHEET 2 OF 6	A	DOCUMENT NO. 74657700/03	nev. D
N	OTES :					
	I. WORKMANSHIP PER	R CDC - SPE	C 10120300.			
	ANGLE OF CABLE	EXITING C	ONNECTOR HOUSING	5 то	BE 45°.	
	A SHIELD IS TERMINA	ATED TO T	HE CONNECTOR 5	HELL	≠ PIN I.	
	A FIND NUMBER 9 DIV OF MFG , REV (E.G. 12/78) / PER	I, CONNECT	OR NUMBER PIA			
	A PI END TO BE CO	DLOR IDEN	TIFIED BLUE WITH	FIND	NUMBER 10 .	
	A STRIP BACK INS	ULATION A	T BOTH ENDS OF	WIRE	.25 (6.4mm) .	
	🛆 SLEEVE ALL BA	RE WIRE	USING FIND NO. I	3.		
						÷
FORM JO245 OD 015	092 10/78 DIETERICH POST CLEARPRINT 1020					



ſ			•	
	CDC NO	LEN	NGTH	RTN NO.
		FEET ±0.5 FT	METERS ±.15 METERS	
Ĩ	74657700	50.0	15.24	31770
[74657701	100.0	30.48	38097
Ī	74657702	150.0	45.72	38098
	74657703	200.0	60.96	38099
		······································		
Į		·····		



CONTROL D		C		NICATIONS Santa Ana, C		S DIV.			34015		ET	6 OF	6		WL	DOCUMENT NO. 74657700/03
CONDUCTOR DENT,	FIND NO.	GA (RE	UGE F)	COLOR (REF)	LENGTH (APPROX)		OR	IGIN	PIN	ACCESS FIND NO.		DESTINAT	ION PIA	/	ACCESS FIND NO.	REMARKS
/	7	2	2	SHIELD	4	CON	<i></i>	PI	1	5	<i>co</i>	NN PZ	2 1		4	PROTECTIVE GND (AA)
2				BLK				1	2			1	2		1	TRANSMITTED DATA (BA)
3				BRN					3				3			RECEIVED DATA (BB)
4				RED	55				4				4			REQUEST TO SEND (CA)
5				OEN	(h)				5		Γ		5			CLEAR TO SEND (CB)
6				YEL	TAL			1	6				6			DATA SET READY (CC)
7				GRN	101E				7				7			SIGNAL GND (AB)
8				BLU	~				8		1		8			RCYD LINE SIG DET (CF)
9			[VIO	SHE				20				20	,		DATA TERM READY (CD)
10				GRY	E			1	22	1			22		1	RING INDICATOR (CE)
11				WHT	Ť				25	5			25	5	4	TERM BUSY (-)
12	1		1	WHT/BLK	T	1		1		1		1 1				NOT USED
13	7	2,	2	WHT/BLK	¥	CON	N	PI			coi	UN P2				NOT USED
														_		
																· · · · · · · · · · · · · · · · · · ·

4657	73	3	C	CLI	A	1C	Ŀ	ÁΥ	АS	YNCH	I RS	232	2 Tu	. 10	3A 1.	LDM	25	51	31.	129/	78 0	19/	11.	179	1	/ 1	. 11
ASSEM			REV	CLAS	+-	-					BLY D					DESIG	_	FIRST	+	RELEASE	_		DATE			PAGE	-
IND D'	٣ľ		PART		1	QUANT	17.7	7	INIT				PAR	T DESC					H/9UT	CHANGE	ORD.		ATE		AKE/0	UY PN	- -
13 CC 9 BA 2 CA 5 A A 4 A 10 A 10 A	23566677	45 92 20 20 20 20 48 48	347 483 9922 136 137 136 716 716 736	C1 00 02 02 06 32 31 33 74		1 1 0 J 1	10 30 20 10 10 10 40 40			HIRE LABI LABI CONI CONI CONI CABI TAPI	:,EL ; ; C ; C ; C ; C ; C ; C ; C ; C ; C ;	EG1 LAE INNE ICKE ICKE IN F 13 13	(+24 BLE GTC T+H HOUS EN GON HIDE	GA MAR JR HOUS SING HUUC VI	, PVC KING 1NG 25 TOR	ABLE JUL JË 25 PI PIN N QA CLOTH	IN SHI	ĒL	IN IN IN IN IN IN	JJ36 J085 JJ85 JJ85	00		27	9 F F F F F F F F	ррр 3 ррр 4 ррр 4 ррр 4 ррр 4 ррр 4 ррр 4 ррр 4		2222222222
																						-					
2709	REV.	7.75				PR	DIECT	ENG	INEE	HIGI		F I	END			= 13	11							P	rinted	in U.S	
G	Ð					DAT	Ā			A	SS	EI		BL	ве R А Y		RT	S			/78			SPA S = S N = N	ARE PARE NON S PAR	CODE PAR PARE ITS	TS
G	Ð) CC CC		i ci		DAT	Ā			A	SS CL	S/		BL	BER A	= 13 PA	RT	-	J	ST 7/23			B/1	SPA S = S N = N	PARE NON S PAR	CODE	тs 1
G	D) CC 7 3 1	1) (1 v (1	A		Ā	A1		AIGI SYNC	SS CL	S/	END An T 4 MI T C 1 RIPTIO	NUM A AN BL	ве R А Y	= 13 PA	RT	- 'S 351	J	7/23			PROCI	SP/ S = S N = M 1/7	PARE NON S PAR	CODE PAR PARE ITS	TS 1 ER
7465 445 13 12 9 3 2 5 1 4 7 10 6	CCBACAAAAAA	24 31 24 39 562 62 74 74		Cline	- A		A N ÉL 1 1 1 1 1 1 1 1 1 1 1 1 1		IN IN PC PC IN PC	AIGINA SYNG	SS CL EVI ELVI ELVI ELVI ELVI ELVI ELVI ELVI	EI NG LEC ING LEC ING ING ING ING ING ING ING ING	IND ANTA MI IU 1 IU 1 ANTA IU 1 ANTA ABLE IVEGI ABLE IN ABLE IN A B I I MI MI MI	BL	Y 1 J JJ HRIN A, PV RKIN G 25 CTOR SCRE	PA	RT I 2 BIGN BLK PIN I SH	S 3551 JUSAG IEL IEL	J 574(90) IN IN IN IN IN IN IN IN IN IN	7/23 RELEF J J 8 0 05 0 05 0 0 05 0 05 0 0 0 0 0 0 0 0 0 0 0 0 0	290 290 290 290 290 290 290 290 290 290	J 7 J 7 J 7 U 8 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 J 7 J 8	26622662622662622	SP = 1 / 7 8 8 7 8	АRE PPAR PPAR 79 6 1 1 1 1 1 1 1 1 1 1 1 1 1	CODE PARE ITS 1/ PARE 23 23 24 24 24 24 24 24 24 24 24 24 24 24 24	TS 1 En

NUMBER OF LINE ITEMS = 11 HIGHEST FIND NUMBER = 13 SANTA ANA

MF


Printed in U.S.A.

мF

AA 2709 NEV. 7-75


465	773	12	a c	LA	LäL	ΑY	ÂÂ	YNG	ÚLA	TU	1] 3 4	15 JF	nG T	25	51	37	1231	76 0	9/1	1/	79	1/	1
A330	MBL	• •		-	¥. 2						· · ·		DESI		PIRST		RELEAS		PRO	ESSI	NG	PAGI NUMB	
MBER	9.W	P	ART		QUANTIT	,	UNIT MEAS				ART DE	CRIPTION				17/9UT	CHANGE	ORD.	CFFEC		MAKE	E/BUY	
13	C i	2453	547 (IN					HKINK				IN	0082	96 6	726	18	PPI	P3	N
9	в :	2454 3929	641	0	2	00 00	Ρû	LABE	L, (A BLI	E NA	A,≓VC RKING		BLK		IN	0082 0085	22 0		279	PPF	P4	NN
2	c e	5189 5201	350	12	1	00 00	Ρū	1901 1901	1,500	KET	1 G R 9 HOU	SING	25 P.	IN		IN	0682 0082	90 0	726	578	PPF	P4	2 2
1	A E	5201 5231	37 3	12	1	þa j	PC		P IN		JSIN	3 2 5	PIN			IN	0082 0082	90 0	726	578	PPF	P4	NN
7	A	5201 7487	163	13	1000	þol	IN	CONT Cabl	.£ 1	3 0	ÜNÜU	GTOR	W ÚA	ŜHI	ć L	IN	1985 1985	93 3		578	PPi	P4	N
		7487 7487			14 2	00 00	IN PC					INYL SGREW		н ас	J		1995 1995				PPI PPI		N N
												ITEMS		, 11								Ì	
							GINEE				TAA	MBER	- 1.	3							-		
2709					DATA															5	Print PARE = SPAI	COL)E
3	Ð		_		DATA							.Y								S N	PARE = SPAI = NON P)	E COE RE PA SPAR ARTS	DE RTS E
3	577) CC 733	_		AÚċ		ΥA	SYNU		T 6	1 J 3/	.Y	FT Or	M 23	1 فرو	3	7/23			s N 11	PARE = SPAI = NON P/ 79	E COE RE PA SPAR ARTS	DE RTS E
3	577	CC 703	Û REV	CL A	A Lċ	LA	· ··	S Y N U	ÚL A	T 6	1 J 3/	233	FT Dr); ;	ALLEA DAT	5 1	~*	11	SPARE = SPAI = NON P/ 79	E COE RE PA SPAR ARTS	DE RTS E 1
3	577	CC 703	D REV	CL A	A LĈ DW 52 QJANJ	L A	MEA	S Y N U A 5 5 1	ÚL #	TU	1 J 3/	233	FT Dr	M 25	DÖİ USAGE	3	ALLEA DAT	5 E E 040.	~*	11 OCES DATE	SPARE = SPAI = NON P/ /79 5/79	E COE RE PA SPAR ARTS	DE RTS E
46 46 43 8	577 577	CC 703	Ü REV 347 483	CL A cLASS 06 01		LA	dei In In	SYNC ASSI	ÚLA MBLY D E VIN E JEL	G EL	1 J 3	233 25CRIPTIC SHRIN SAFV	FT Dr		DÖİ USAGE		ALLEA DATI	290	,,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	11 00000000000000000000000000000000000	2779 2779	E COE RE PA SPAR ARTS 1/ NUL NUL NUL NUL NUL NUL NUL NUL NUL NUL	RTS E 1 GGE HBER N N C N
46 46 13 12 9 3 2		CC 7J 3 2 4 5 2 4 5 3 92 5 1 8 6 2 0	Ü REV 347 483 964 922 135	CLA cLASS 06 01 02 02 02	A L È		IN IN PC PC	SYNC ASSE SLE WIR LAB HOL CON	ÚLA MBLY D EVIN E,EL EL, U GL	G EL EG EL EG EL GABL	1 J 3/	233 250010710 250010710	FT Dr SS SS KABLz G, UL, G	M 23 Bran Hunce BUL BUL H	DÖİ USAGE	Ji in In In In In	7/23. BLC DATI D D B D D D B D D D D D D D D D D D D D D D D D D	29J 29J 522 290 290		111 111 000000000000000000000000000000	279 279 2017 20	E COE RE PA SPAR ARTS 11/ NUL PP3 PP3 PP4 PP4 PP4	
3 13 12 9 3 2 5 1		2455 392 518 620 620 923	U REV 347 483 964 922 135 136 137	CLA cLASS 06 01 02 02 02 06 J2	A (c c ⁵² ⁵² ⁵² ⁵³		IN IN PC PC PC	SYNC SLE WIR LAB HOU CON SOC	ÚLA EVIN E,EL E,EL EL, O GL N,SC KET N P)	IG EL EG EL EG EL INNE IGABL	1] 3, 	230 ESCRIPTION SHRIN SA,FV ARKIN	FT 01 50 KABL2 G,UL9 G 25 F	M 23 Bran Hunce BUL BUL H	DÖİ USAGE	Ji IN IN IN IN IN IN IN IN IN	7/23. TELEF TE	29J 29J 29J 29J 29J 29J 29J 29J 29J 29J	072 072 072 072 072 072 072	111 00CEST 007 007 007 007	279 279 279 279 279 279 279 279	E COE RE PA SPAR ARTS PP PP PP PP PP PP PP PP PP PP PP PP PP	DE RTS E
3 13 12 9 3 22 5 1 4 7		7] 3 245 245 392 518 62 392 62 392 62 392 748	U AEV 347 483 964 922 135 136 137 138 716	CLA CLASS 06 01 02 02 06 J2 J1 33	A L C DW SZ QUANT 1 24 J		IN IN PCC PCC PC IN	SYNG ASSE SLE WIR LAB HOU GON SOC CON CAB	ÚLA MOLY D EVIN E,EL EL, U GU N,SC KET N PJ TACI	G EL EGT GABL NNE DGKE IN HO I 2 II 13 U	1 J 3/	233 RESCRIPTION	FT Dr SS KABLE G, UL G 25 F PIN W G	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		Ji IN IN IN IN IN IN IN IN IN IN IN	7/23. 544 1338 008 008 008 008 008 008 008	290 290 290 290 290 290 290 290	372 372 372 082 072 072 072 072 072 37	111 111 111 111 100 101 101 101 101 101	PARE = SPARE = NON P/ 5 MC 5 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8	те раз ке раз актя ими ке/мии ке	
3 13 12 9 3 2 5 1 4		245 518 623 623 623	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN IN PC PC PC PC	SYNC ASS SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	SHRIN SAFFV ARKIN JSING 25	KABLZ G,UL G 25 F PIN G CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. TELEF DAT DAT DAT DAT DAT DAT DAT DAT	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPARE = NON P/ 5 MC 5 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8 Pf 8	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC Assi SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN G CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC Assi SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC ASS SLE WIR LAB GON CON CON CAB	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC ASS SLE WIR LAB GON CON CON CAB	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COL RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7J3 245 392 518 620 023 748 748	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC ASS SLE WIR LAB GON CON CON CAB	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COL RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7J3 245 392 518 620 023 748 748	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC ASS SLE WIR LAB GON CON CON CAB	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COL RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7J3 245 392 518 620 023 748 748	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC ASS SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COL RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC ASS SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC Assi SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC Assi SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	
3 13 12 9 3 22 5 1 4 7 10		7 J 3 2 4 5 3 92 5 1 8 6 2 J 0 2 J 7 4 8 7 4 8	0 847 347 483 964 964 922 135 136 137 138 716 716	CLA CLASS 06 01 02 02 06 J2 J1 33 74	A (č 	100 100 200 200 100 100 100 100	IN NOCOPIC POCININ	SYNC Assi SLE WIR LAB GON CON CON CAB TAP	ÚLA EVIN E,EL E,EL E, KET N,SC KET TACI LE E 3/	IG EL IG EL EGABL NNEL DOKE IN HO I FII 13 U	1 J 3/	233 eschiption Shrin	KABLZ G,UL G 25 F PIN W G, CL01	M 23 BUR BUR BUR BUR BUR BUR BUR BUR		3: 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N	7/23. 108.	290 290 290 290 290 290 290 290 290 290	372 372 082 072 072 072 072 371 371	111 000000 00000 00000 00000 00000 00000 0000	PARE = SPAN = NON /79 /79 /79 /79 /79 /79 /79 /79 /79 /79	COC RE PA SPAR SPAR ARTS 11/ MUL PP3 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4 PP4	

DWN	4	EV	EN	TH	92	1%.	17	CO	NT	101	DAT		TLE			Ĉ	AE	3LE	- RS	5 y		ENT NO			86V
CHIKD	_	~											A.	57	N	ſŀ	ЧR	ÔŇ	DUS	95232	/ 74	65	791	20	G
ING		9.7	2	ľ.		1-15	Ŋ.	P R	008	CTS	TION DIV.	•			7)	T.	ERMI	NAL	V				
APPR	╋					-				IDE	. 9270 NT	-1"	RST U									1	ыт /	OF .	4
	1								34	015		Ĺ	XA /	/J:		4		31	77/-00	9-070					
			s	HEE	TR	8E VI	sic	ЭМ	ST/	ATŲ	s									REVISIO	N RECORD		•		
							Ι				Ι			4	3	2	1	REV	ECO	DESCR	IPTION		DRFT	DATE	APP
		I.												-	\wp	po	$\boldsymbol{\omega}$	00	-	PRELIM	RELEAS	F	ML	10:31-4	
											Τ			-	00	b1	61	01	-	REV ALL FIN	0 110.5		LA	1-2-75	
														<u> </u>	þo	61	02	02	05360	CL 8" AR	ERELEAS L	0	PM	1-10-75	
														-	0	þ	0	D	06248	SEE ELO			LA	3.5.76	Â
							Τ							-	D	E	E	E	06707	CLE CONN. C	CONTACT CH		Pay	1-11-77	14
_	–						-	-		-	+	+	+	F	0	F	۶	F	08/39	FIND NO. 3 W ADDED: BLK			514	1-19-78	Æ
+		t	t						1	1			T	F	D	F	G	G	08063	CLASS "A"	RELEASE (BM	TP	1-27-18	8
			Γ					Τ		Τ	Т			Τ											
- 1	Г	1	1				1	1	1	_1															
_	11	ITE).N	VISH		I M	xu	M.FN	IT					L		L									
_					s de						1														
		•						•			4				L.										
_1	per	0	C-SI	D 1.	.01.0	024.			-		+	_				L									
		03	ñ						C	1	+	1		1		L			1.						
	Ľ.	Ľ	Ĩ.	L					_1					L		L									
NOTE	S :																								
																							7 10	46575	200
																				WL 740	\$58000			65790	
																				ASSO	C. LISTS	DE	TACH	ED LIST	s
	_						_							_		_									NUS



.

ė.



DWN	¥E.	VEN	THR	12	19/31/20	- C	ONTR	OL D	ATA	TITLE	Provide second		C	A.	BĽ	E ASS	5 Y		PREFIX	1	-			04v
CHKD	\bot	A-,	+	+							AS.		N.	[]	4 <u>R</u>	ONDU	<u>(</u> 5 R523	32	DN	7	465	-791	00 '	7
ENG MFG	14	Ľ	m	<u> </u>	1-15-7	ኇ	RODU	NICATIO Icts di II, Ca. 92		L		<u>_</u>	0		$\underline{\Box}$	ERMI	<u>NAL</u>		L					
APPR	\pm						CODE	IDENT			USED		_			1771-009				/	1 _{st}		OF	2
	T					l	34(015			9/3:	<u> </u>	<u>~</u>		–				\leq					
		: 	SHEE	ET P	REVISI	ION	STA	TUS									REVI	SION	N REC	ORD				
	\Box	Τ	\Box		T	E	Π	T	\Box	\Box	Τ	Γ	2	2 1	REV	ECO	D	ESCRI	PTION			DRFT	DATE	APP
	П	Τ	\Box	\Box	L I	\Box	Π		\Box	\Box	T	T	20	Ø	00		PRELII	M	RELL	EASE		ML	1031-74	
	П	T	T	\Box	T	\Box	Π	T	\Box	\Box	T	t	01	101	01	-	REV NOTE					44	1-2-75	
	\Box	I	Ľ	\Box	T	\Box'	\Box	T	\Box	\Box	Τ	T	61	p_2	02	05360	CL 8" A	REK.	ELE	ASE	2	PDM	1-10-25	£
	\Box	Τ	Ľ	\Box	I		Π	T	\Box	\Box	Τ	T	D	0	0	06248						4	3-5-7	H
	\Box	Τ	Ľ	\Box	T	\Box	\Box	T	\Box	\Box	Τ	T	6	ε	E	06707	CLI CONT	N. a	ONTA.	ere	HS.	OPM	1-4-77	11
+	P	\mp	Ŧ	П	7	F	A	\mp	\square	H	+	Ŧ	F	F	F	08139	FIND NO. ADDED: B					FLG	1-19-78	AL
				Ħ	亡		H	t		TT.	t	t	t	H		<u> </u>	r==			<u> </u>		1	<u>†</u>	
	П	T	\uparrow		Π	\Box	Π		\Box	\Box	T	t	T	\Box	1								1	
	П	T		\Box	\square		П	T	\Box	\Box	T	t	T	\Box	1									
	П	Τ	T	\Box	\Box		П	T	\Box	Π	T	T	T	\Box	1									
T	П	T	T	\Box	\Box		T	T	\Box	\Box	T	t	L		1								1	Į
\top	Π	T	T	\Box	\Box	T	П	T	\Box	\Box	T	T	T		ł								1.1	
		T	T	\Box	T		П	T	\Box	\Box	T	t	T		1									
\top		T	T	\Box	Π		П	T	\Box	\Box	T	t	T		1									
		Τ	T	\Box	Π	T	П	T	\Box	\Box	T	T	T		1									
T		Τ	T	\Box	П	T	П	T		Π	T	T	T											
																					}			
																	1				<u> </u>	DETACH	HED LIST	
ORM 11	9246-0	11-015-	092 D	IETE	RICH-PO	ST C	LEARP	RINT	1020					_									PRINTED	IN U.
													_	_	_			_				09-6	970	
DNTRO	DL DA	ATA		MDM	COMM				ISION		^{cc}		10E1		Ts	HEET 20	1F 2	D		OCUME		90L		REV.
	· •				Santa	/ Ana,	Calif. 9	12704			L			_				$\underline{\nu}$	<u>' </u>	76_	<u> </u>	<u><u>y</u>DL</u>	<u></u>	_
		A	ΙΟΤΙ	، ح	•																			
		/•	011	EU .	•																			
					WOR	rn	IAN:	SHII	» I	PER	1	<u>c</u> D)C-	۰SF	ድር	101203	100.							
		1.														NNEL TOR		NG	το	DF				
		1. A	۱.			ZE	O,	F Z	"AB	'LE	<i>L</i> ,	~//		-								•		
			7		ANG												NNEC TOR					-	1.	
			7 7 7		ANG. SHIL FINL	EL [D / 7.B [D IS NUM ER	'S 7 1BEN 746	TE R (RMI 6	INA: TO	TE B	E D PE	TL	D T IARH	THE LOI KED PER		R S SOB	SHEL 3 WI	LL Z	AND I PI	PIN	11.	
			7 7 7		RNG SHIL FINL NUM SER	ELC D / NBC RIF	D IS NUM ER AL	'S 7 1BEH 746 NU	R R S JML	RMI G 7201 BEF	<i>INA</i> <i>TO</i> D, R.	07E 81 20	E D D N	TL Mi VNZ	D T IARH ECT	THE LOI KED PER TOR NU	NNECTOR 101215	R S 508 Pl	SHEL WI OF	LL A NTH R P2	4ND 1 PI 2, A	PIN ART AND).
			7 7 7		ANG SHIL FINL NUM SEP PI	ELL D / NBL RIF	0 / (NUM ER 9L 10 7	5 7 1BEH 746 NU TO	TEN R (557 JML BL	RMI G TSOL BEF E C	INA TD D R. COL	DTE BI CL	ED PE DN R	TL MI NL	D T ARH ECT DEN	THE LOI HED PER TOR NL	WNEC TOK ? 101215 UMBER	R 508 Pl	SHEL 1 WI 1 O F	LL A NITH R P2 H FIN	4ND 1 PI 2, A ND N	ART AND).

FORM 19245-00-015-092 DIETERICH-POST CLEARPRINT 1020


7-13 🏾


PRINTED IN U.S.A.

74657	9	od	Ģ	1	CL/	A	С	BL	. /	Y	A	SYN	C	RS,	232	5.	T D	TE	RMJ	NA	DI	M	5	551)1	/29	/78	01	/29	/78	1,	/
RUMBER	۲	ŀ	HE V	e 1		DW 52						A53E	MBL	r D.		PTIC) M				DESI	GM ICE				R	DATE			DATE	1110	PAG	E
IND DW		NU	ART	n	Т	-	UANT	177		M	IT A3.	_				,	ART		RIPT	ON					IN/OUT	¢	NUMB	ORD.	.,,,	ATE	MAR	E/BUY ART YPE	PH
		2255566777779 556677779	148 192 113 113 195 113 195 117 1173	13(22) 7(15) 15(16) 10(16)			R	5 0 2				WI HO CO SO NM VI CA TA RE	ROBNCPRBPT	, E E S E T L E I N	LECONILAC	CT NEC BLI KE T I F I F	,24 CTC E T+F BLN ASY CON IDE MAL		SIP SMA RS CT(SC)	ILL	ABL(UL) CAU 2 T(0 0/ ULO VIC	BL BL A	LK N ES TEI SHI	RM IEL		****	008				P P P P P P P P P P P P P P P P	PP1 PP5 PP4 PP4 PP4 PP4 PP4 PP4	
																				м5 <mark>,</mark>	-	3	13										

MF

OWN	L	EV	EN	T HH	K	** Su/	*	CON	TRI	01 0	ATA				1	<u>r</u>	78	ZE	AS.	SY		-	BOCUM				
CHIKO		6											93	5 Y	NI	Ch	IR	ON	OUS K	25230	2		74	65	-836	00	- A
ENG WFG	1	Ũ.;	0,	Į.		45.9	- 4	PRO	DUC	:TS (IV.								- /			V_{-}					
APPR	+						-	CO		Ca. 1 IDEN		-	ST U	SED	÷	_					•		/	1.		OF 4	
	t			•••••				:	340	15						رى		13	-009	-01	<u> </u>			<u> </u>			+
			s	HĘĘ	TR	EVIS	10	N S	TA	TUS										R	EVISIC	ON REC	ORD				
		Γ					Ι		Γ	Τ	Γ	Γ	Γ	4	3	2	1	REV	ECO		DESC	RIPTION			DRFT	DATE	AP
						T	Τ		Т	Τ	Т		Γ	-	X	p	ø	00	-	PRE	ZIM	REL	EASE		ML	10-30-1	
									Τ	Τ	Т		Γ	-	α	þ	01	01	-	REV. R	VISI	on s	TATU	5	PAM	2-17-74	
							Τ							-	þø	R	82	OZ	-	EEV OT	FDI	VO. 41:	5		LA	1-8-76	
Ι		Γ				Т	Τ	T	Т	Τ	Τ			-	Þ	02	ŝ	23	05360	CL B	PRE	RELEA	SED		Por	10.75	Ι.
							Т		Τ	T			Ι	-	þ	00	\$	04	06707	CLIC	ona.	CONTR	KT CA	K;	PPM	1-11-77	H
						Τ			Γ		Τ			05	X	05	05	05	08139			HAS 620			ELG	1-19.78	A
																				ADDEL): BL	K WIR	E (GN	102			a.
					· [A	A	A	A	A	08063	CLASS	"A"	RELEA	5 E (BM.	TP	1.27-78	*
			Ŀ.																								
																		·						•			
⊣г	_						-	-	-	-i -																	
41	- 1	INTE	R-D	VIS	ON/	L DO	KU	MEN	T																		
		-				cum		•																			
		•				Ising	D	ivisie	HES																ł		
	. po	r C	IC-S	TD 1	.01.	024.			CA											1							
	-	603	10					· · ·	6.1		Ι																
	~~~																									1	





DW CHI	N (9	ť	EVI	EN	TH9.	L	¹⁹ /5q/							5 Y					F AS IOUS		32	DN	оссимен 74		300	inv A
EHC WFC			<u>V.</u> ,	0.			1-15-7	-	PRO	AUNN DUCI Ana,		V. I	ТŬ	2	10	3	F	M	ODEN	1						
APP	1	ŀ						Ŧ		66 i 340'			 			3	17	Z	3 - <i>OL</i>	09-D	70			SHEET	I DF	2
				s	HEE	T R	EVIS	10	N S	STAT	US						Γ			1	EVISIO	ON RECO	ORD			
			Γ					Ι	Τ	Γ				Π	ź	2 7	REV	۰T	ECO			RIPTION		DRF	T DATE	API
										Ι	Γ				þ	0 X	DC	)	-			RELL		M		
										Τ					Ø	<i>d</i> p/	01		-	REV. I	REVI	SION	STATU	500	4 12-17-74	1
															0	202	02		-	REV A	IOTE	5		4		-
															þ	2p	03	10	5360	CL C	5 A	ERELL	EASE	100	``	
															¢	20	2	10	6707	CLI	CONN.	CONTA	CT CHAS	1 PA	1 1-11-7;	A
_	_	$\left  \right $	-	-	$\left  \cdot \right $	_	-	+	+	+	┞				f	505	05	0			-		2013601 E (GNI		5 1-19-7	A
					П			T	Т	T					1	A	A	0	8063	CLASS	5 "A"	RELE	ASE C	814 11	1-27-7	10
		Γ	Γ	Γ	Π		Т	Τ	Τ	Т	T				Т	Τ	1									1
			Γ	Γ	Π			Т		Ι	I	Γ		Τ	Т		]						-			
			Τ						Τ	Т	Τ															
																										1
																										1.
												L					1									1.
_		L															1								1	
																				L						
N	οτι	ES:																								
																							.  -	DETA	CHED LIS	rs
_			-01-0	-			_						 												PRINTED	

31773-009-070

۲


		· · · · · · · · · · · · · · · · · · ·			13-001-010	
CONTROL DATA	MDM COMMUNICATIONS DIVISION Sents Ane, Calif. 92704	CODE IDENT	SHEET 2 OF 2	DN	DOCUMENT NO. 74658300	) A
ND	TES:			•		
	WORKMANSHIP PER ANGLE OF CABLE SHIELD IS TERMI FIND NUMBER	EXITING L NATED TO TO BE MA	CONNECTOR HOL THE CONNECT	TOR SH	ELL & PIN I. VITH PART	
	NUMBER 74658300 SERIAL NUMBER	, CONNE	CTOR NUMBE	R PIL	DR P2, AND	~
<u>ک</u>	PI END TO BE C	OLOR IDI	ENTIFIED BLU	E . L/	TH FIND NUMBER	₹(⁄0).
$\triangle$	STRIP BACK INSUL	ATION AT	BOTH ENDS DF	WIRE	.25 (6.4mm).	-
$\triangle$	SLEEVE ALL BARE	WIRE US.	ING FIND NO. 1	3.	• •	
FORM 19245-00-015-092 (	DIETERICH-POST CLEARPRINT 1020		· ·		PR	

. .

74658	30	0	A	CI	A	A	CB	L	AY	AS	YNC	H H	523	2	10	103	FM	DM	2551	0	1/29/78	01/2	9/78	3 1/	/ :	ī
ASSEMB	L Y R		AEV	CL.		DW SZ					ASSEM	LY	DESCR	PTIO	N			DESIGN	FIRS	T	RELEASE	PROCE	551NG TE	NUM	GE BER	
MBER SZ		NU	ART	•	Т	q	JANTI	TY	M	AS.		_		P	ART DI	ESCRIP	TION		-	IN/OUT	CHANGE ORD	EFFECT		TYPE	PN NC	⊢
13 C A A B A C A A A B A A C A A A B A A A A	255666677777	451920020946848	348249013313557773	30 70 50 50 50 50 50 50 50 50 50 50 50 50 50	12126210034		1 460			2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	WIRE HOOLCAHL SOCH SOCH SOCH SOCH CAN IN CAN IN RET/		LECNER IN FITTIST	T + C I B A C I B WI M	24 TOR USI UNK UND DE LINK UND DE	GA USI NG LAR CUCTN SC	PVC+ NG 2 HGE232 VL ( HEW	CABL TO OA LLOTH	LK N ES 103F Shiel BLU		008500		F   F   F   F   F   F   F   F   F   F	00000000000000000000000000000000000000		
											NUME								13							

MF







74700900 E

	77	12				FAN	- 45	1.45	ULA KSZSZ VAK	Ŭ.A	2351	-2 ]	9/20/79	09/	20/	79 1	1 2
A55 NU	EM8	LY R	REV	C	55 OW				ASSEMBLY DESCRIPTION	DESIG	FIRST USAG	-	RELEASE	-	DATE	•	GE MBER
FIND	DW		PART		Τ.	UANTITY	1	UNIT MEAS.	PART DESCRIP	т (он		IN/OUT	CHANCE ORD.		TE	MAKE/BUT PART TYPE	1
÷2	A	39	1330		1	2	_	ں در	SOR MACH FLAT I HL	H NÚ. 2		In		Т	T	PPP+	
65 63	A		125					PU PU	MEXAGON MACHINE SO MEAIN WASHERS	SKEW NUT	s	LA IN				PPP 3	
64	Ä		125					PC	SPRING LOUK WASHER	ks (MeD.	)	IN IN				PPP 3	1 1
52	A		111		1			PC	INTEGRATED CIRCUI	T 74L51		I.		11		2224 2224	
39 27	Â		112			ہ د	00	ρ. Ρ.	INT LKT 74LJJ INT LKT 74LU4			I.I IN				PPP4	
29	A		110				00	PU	INTEGRATED CIRCUIT			I.4	l			PPP	
+1 59	A		117					Pu Pu	IC-SYNG 4 BIT COUNTS IN THE SYNG 4 BIT COUNTS		105 KJM	IN IN				PPP4	
+5	A	15	134	200		1	00	Pû	IS GUAD EXEL ORNOR		4 J 3 Ú	IN				PPP 4	
2+ 28	Â		142					ن ن ن	IG 74251 MICROGIRCUIT TYPE	74L10 T	12 3	IN	ł			PPP4	
55	A	1:	143	j j j		1	00	řυ	HIGROUIRCUIT TYPE	74∟2ŭ T	1 ເມີນ	1 ni				PPP4	$ \cdot _{1}$
50 43	A		143				3 8	Pu Pu	HIGROUIRLUIT TYPE IG 74154 TTL 4-WD			14				PPP 4	
31	A	15	1 4 3	633		- 4	00	24	HIGROUIREUIT TYPE	93L12		13		11	1	PPP4	11
56 48	A		01 43		1			Pu Pu	MIGROGIRGUIT TYPE MIGROGIRGUIT TYPE			I.A I.A	1			PPP4	
58	[^	1 :	156	000		2	00	Pu	Iŭ 74195 J			IN			1	PPP4	
47 30	4		156 158					PC PC	IU 74674 J I U 9300 74195			IN NI	]			PPP 4	11
51	A	15	161	300		2	00	ρċ	I IYrs 7405 IT.		VERI.	I.4				2224	11
32 42	CA		163		l l	1		Pu Pú	IG 9321 TTL DUAL I IG 74L05 48IT NÅGO		د ۲ډ دړ.	1.4 I.4	l			PPP 4	
42		19	115	400		23	90	PU PU	JAPALITOK #FIXED # U	-RANIL,5	0 130	I.V				PPP 4	11
18	6		115					20	GAR. FIXEL GERAMIG Res FXU .250 470 (	50000	.1.1FJ	I.				PPP4 PPP4	
5 <b>3</b> 5 J	C C		533					PÚ PU	RES FAU .25m 1030	CHHO		1 I N				PPP4	
19 22	C		533			2	0 0 0	PC PC	RES FXU .20H 01JU RES FXU .25H 02JU			I.N I.d				PPP 4	
72	C C		519			2	9.0	20	REGTIFIER SILICON			10				PPP 4	
54 57	A		180					PC PC	IG CHIP, TYPE 1488 16 CHIP TYPE 1489			IN IN	1			PPP4	
.14	A		507					Pú	TERMINAL HOLLOW SI	INGLE 2N	Ú.135	IN				PPP 3	
33	9	39	389	700		ā	00	PJ	INT CKT 7404			Id				PPP4	1
 C				RO			TEN		SANTA ANA	PAR	TS	LI	ST		SP/	Printed in ARE COI PARE PA KON SPAR PARTS	E)
G	Ð		ONT	T	1	ATA DN			ASSEMBLY						S = 5 N = N	ARE COL	DE IRTS IE
<b>G</b>   / - *	<b>D</b>	) 0 129	ONT	GL	ŭΑ	ATA DN			ASSEMBLY	hú	2951	-2 J	9/20/79		S=S N=N 26/	ARE COI PARE PA ION SPAR PARTS	DE IRTS IE / 2
<b>G</b>	<b>D</b>	129		GL ela	ن A	ATA DN	- 45	YNL	ASSEMBLY		2951	-2 J	9/20/79 MELEABE DATE		S=S N=N 26/	ARE COI IPARE PA ION SPAR PARTS 79 2 4 F	
	<b>5</b>	) 8 12 9		6L 6LA	A Ü		- 45	Y NU	ANT DECEMPTON	Ú N DESIG SOUACI	2951	- 2 J	9/20/79 MELEABE DATE		S=S N=N 26/	ARE COI PARE PA KON SPARE PARTS 79 2 • r/ Num	
<b>G</b>	77	129		CL eLA 103	A U	PnA PnA	- 45	YNL YNL	ANT OFFICIAL SOURCE LICENSE	ÜМ 	2551	- 2 J	9/20/79 MELEABE DATE		S=S N=N 26/	ARE COI IPARE PA ION SPAR PARTS 79 2 4 F	DE RTS E / 2 / 2
		51 51	0NT 0RP 4 *6414 873 335	CL eLA 103 411 500	ن A هو المع هو المع	P # A	- 4S	PU PU PU	ANT OFFICIENCE STATE	ÚN 000000 1000 40 PIN 12 25 PI KEG.4di	2551 E 00AE	-2 J -2 J -2 J IN IN IN IN	9/20/79 MELEABE DATE		S=S N=N 26/	АRE COI ПРАПЕ РА КОЛ ЗРАЛ РАПТЗ 79 2 4 иш Маке/рир РАРР 4 РРР 4 РРР 4	DE IRTS IE / 2
7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 9 And 7 d 7 - 9 And 7 br>And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And And And And And And And And		51 51 52 52	0NT A *5456 873	CL eLA 103 411 500 925	A Ü	РлА РлА 2 2 3 5	- 4S	YNL Pu Pu	ANT OFFICIENTS	UN 000000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 100 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1	2331 E 51 0042 N T7+35	-2 J -2 J -2 J -2 J -2 J -2 J -2 J -2 J	9/20/79 MELEABE DATE		S=S N=N 26/	АRE COI РАПЕ РА КОЛ ЗРАЯ РАПТЗ 79 2 • г/чт РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТЗ РАПТТЗ РАПТ РАПТЗ РАПТЗ РАПТ РАПТЗ РАПТ РАПТ РАПТЗ РАПТЗ РАПТ	
7 + 8 7 + 8 7 + 8 7 + 7 7		51 51 52 52 60 72	0NT 0RP 4 858 873 335 629 299 333	CL eLA 103 411 500 925 399 616	A Ü	РиА РиА 2 2 3 2 1	- AS 0 0 0 0 0 0 0 0 0 0	PU PU PU PU PU PU	ANTA ANA ASSEMBLY JULA KŠĖŠĖ VAR ASTOLICY OFFENISTION SOLKET.IC.PU TYPE JUNN.F. KIGHT ANDI ADJEPT.TE ST SHIFT AIRE ZČANU KTNAK MICKOLIKU UI TYPE LAPACJINU I VYFI	UN 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 10	2331 i (1))) i (1))) i T7+35	-2 ] in/2001 in/in/in/in/in/in/in/in/in/in/in/in/in/i	9/20/79 MELEABE DATE		S=S N=N 26/	АRE COI РАПЕ РА КОН ЗРАЯ РАПТЗ 79 2 10 10 10 10 10 10 10 10 10 10 10 10 10	DE RTTS EE
7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 8 And 7 - 9 And 7 d 7 - 9 And 7 br>And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And 7 And And And And And And And And		51 51 52 60 72 7	00000000000000000000000000000000000000	CL 	A Ü	2 2 3 3 1 1	- AS 0 0 0 0 0 0 0 0 0 0 0 0 0 0	YNL YNL PU PU IN PU	ANT OFFICIENTS	TION 40 PIN 225 PI 25 PI 25 REG.401 2400 (S 54 TANT SYNCH CL	2331 i (1))) i (1))) i T7+35	-2 J : : : : : : : : : : : : :	9/20/79 MELEABE DATE		S=S N=N 26/	АНЕ СОІ РАПЕ РА ОН ЗРАЯТЯ 79 2 • жи 79 2 • жи РРР 4 РРР 5 РРР 4 РРР 4 РРР 5 РРР 4 РРР  РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 РРР 4 Р 4 РРР 4 Р 4 РРР 4 РРР 4 РР	DE RTTS EE
7 + 8 7 + 8 7 + 8 7 + 4 7 + 4 7 + 4 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0		511 52 52 52 52 52 52 52 52 52 52 52 52 52	A A A A A A A A A A A A A A	CL eta 103 411 500 925 399 616 7 J2 7 J3 525	A U	АТА Риа 2 2 2 3 2 1 1 1 1	- AS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PU PU PU PU PU PU PU	ANTA ANA ASSEMBLY ULA KŠEČE VAR ASTOLEV DECEMPTON ANT DESEMPTON ANT DESEMPTON ANT DESEMPTON ANT DESEMPTON ANTA ANA ASSEMBLY ANTA ANA ASSEMBLY ANTA ANA ASSEMBLY ANTA ANA ASSEMBLY ANTA ANA ASSEMBLY ANTA ANA ANTA ANA ANTA ANA ANTA ANA ANTA ANA AN	TION 40 PIN 225 PI 25 PI 25 REG.401 2400 (S 54 TANT SYNCH CL	2331 i (1))) i (1))) i T7+35	-2 ] IN IN IN IN IN IN IN IN IN IN	9/20/79 MELEABE DATE		S=S N=N 26/	Image         Col           Image         PARTS           79         2           •	DE NRTS IE JE JE NOE RC
7 + 8 7 + 8 7 1 3 + 0 7 0 + 4 1 5 5 3 8 1 0		511 512 522 522 522 522 522 522 522 522	00000000000000000000000000000000000000	CL * 103 411 500 925 399 516 530 032		ТА Рида 20 55 21 11 12 55 55 55 55 55 55 55 55 55 5	- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	YNL PU PU PU PU PU PU PU	ANTA ANA ASSEMBLY JULA KS232 VAR ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ANT DESEMBLY ANTA ANA ASSEMBLY ASSEMBLY ANTA ANA ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMB	UM 1100 40 PIN 40 PIN 40 PIN 40 PIN 7400 (S 54 TANT 55 VTANT 55 VTANT 55 VTANT 55 VTANT 55 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTANT 50 VTA	2351 i 5000 i 77+35 P=u)	-2 ] IN IN IN IN IN IN IN IN IN IN IN IN IN	9/20/79 MELEABE DATE		S=S N=N 26/	Image         Col           Image         PARTS           79         2           •	DE RRTS RE / 2
7 + 8 7 + 8 7 + 8 7 + 0 7 0 4 + 0 7 0 7 0 7 0 7 0 7 - 8 8 10 57		511 511 522 522 74 74 74 74 74	00000000000000000000000000000000000000	GL cl.x 103 411 500 925 399 515 500 525 500 032 299		АТА Р п А 2 2 2 2 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2	- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	YNL PUPPU PUPPU PUPPU PUPPU	ANTA ANA ASSEMBLY ULA RŠČŠZ VAR ANTO OSTERIPTON SOLKET.IC.PL TYPE JUNAT.C. RIGHT ANGL JOJEPT.IST SHIFT AIRE ZDANO KTIA MICKOINUT TYPE CAPACITUR 10 VF 11 ANGLE ŠLKŠUKU TYPE CAPACITUR UT VF1 ANGLA CRO STIFFE JA ARAT 223 FF INJLAION LED JECTUR UKT GAGGA		2351 t Jines N T7+35 P=u) .4	-2 ] IN IN IN IN IA IN IA IN IN IN IN IN	9/20/79 MELEABE DATE		S=S N=N 26/	Image         Col           PARTS         PARTS           79         2           Image         Image           PPP         PPP4           PPP4         PP4           PP4         PP4           PP4         PP4           PP4         P4           P4         P4 <td>DE RATIS RE / 2 USE NC</td>	DE RATIS RE / 2 USE NC
7 + 8 7 + 8 7 1 3 + 0 7 0 + 4 1 5 5 3 8 1 0		511 511 522 522 74 74 74 74 74 74	00000000000000000000000000000000000000	CL 103 411 500 925 399 515 530 525 530 532 907		ТА DN РлА 22 23 24 11 12 24 24 24 24 24 24 24 24 24 24 24 24 24	- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	POUR PUC	ANTA ANA ASSEMBLY JULA KS232 VAR ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ANT DESEMBLY ANTA ANA ASSEMBLY ASSEMBLY ANTA ANA ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMBLY ASSEMB		2351 t UBAR N T7+35 P=u) A	-2 J IN IN IN IN IN IN IN IN IN IN	9/20/79 MELEABE DATE		S=S N=N 26/	Image         Col           Image         PARTS           79         2           •	DE RRTS RE / 2
7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 +8 7 + 8 7 + 8 7 + 8 7 + 9 7 + 9		511 512 512 522 522 522 522 522 522 522	00000000000000000000000000000000000000	CL cl. 103 411 500 925 925 925 95 55 00 2299 907 101 943		АТА DN 2 2 2 3 3 2 1 1 1 1 2 2 1 1 1 1 2 2 1 1 1 1	- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	YNL PPU PU PU PU PU PU PU PU PU PU PU PU PU	ANTA ANA ASSEMBLY ULA RŠĖŠĖ VAR ANT OKTONYCH OFFICIENT SOUKET.IC.PU TYPE JONNYC RIGHT ANDI AJEPT.TEST SHIFT AIKE ŻGANG KYLAN MICKOLIKUUIT TYPE CAPACITUC US STIFT HANDLE ŠKŠUKNU AS INSULT KUČI STIFT JAF ARRAY 223 PF INJLI JOK LEL SMICH LŪLKNE JOGU SMICH LŪLKNE JOGU SMICH LŪLA KŠĖ SAITOM THUMÄMLEL RĚS PŘE 10 0K UM	UM           950000           1100           40         PIN           L2         25           KEG.401         GE           GREEN         7400           SV TANT         SYNUH OL           ENER         MIT           MIT         INYLO           L1         THR           32         VARIA           MS         MS	2351 t UBAR N T7+35 P=u) A	2 5 - 2 0 5 - 2 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	9/20/79 MELEABE DATE		S=S N=N 26/	Image         Col           Image         PARTS           79         2           *         Image           *         PPP4           PPP4           PP44           P	
7 +8 7 +8 71 3 +00 71 15 2 7 5 3 10 57 11 11 60 17 5 8		511 512 512 522 522 74 74 74 74 74 74 74 74 74 74 74 74 74	00000000000000000000000000000000000000	CL * 103 411 500 925 525 530 525 530 550 550 550 550 550 550 55	A U	22 22 22 21 11 12 22 21 12 22 21 11 22 21 11 22 22			ANTA ANA ASSEMBLY ULA RS232 VAR ANT DISTANCE SOUKET.IC.PU TYPE JUNNTU RIGHT ANDI JULAT INS SHIFT AIRE 264MU KYNAK MICKOLIKUUIT TYPE UAFACITUK IO VF II HANDLE SKSUKNU AS INSULT KUTU STIFT JAF ARRAY 223 FF INJUNTOK LEU JEGUR UKT VARD A SMITH UKKING TOGGIN SMITH UKKING TOGGIN SMITH UKKING TOGGIN SMITH UKKING TOGGIN SMITH UKKING TOGGIN SMITH UKKING TOGGIN SATALIGH THUMBHLEL RES FKG IO 0K UMF SI JAFALITOK LERAFIL	UM 100 40 PIN 40 PIN 40 PIN 40 CS 50 TAUT 50 TAUT	2351 t UBAR N T7+35 P=u) A	IN IN IN IN IN IN IN IN IN IN IN IN IN	9/20/79 MELEABE DATE		S=S N=N 26/	АКЕ СО РАКЕ РА ОБРАНТЯ РАКТЯ РАКТЯ РАКТЯ РАРА РАРА РАРА РАРА РАРА РАРА РАРА РАРА РАРА РАРА РАРА РАРА РАРА РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАКТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РАСТЯ РА	
7 + 8 		511 511 512 512 512 512 512 512 512 512	0 NT A A 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5	CL eLA 103 4411 500 925 90 525 530 032 99 530 032 99 530 032 99 530 032 99 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 032 530 033 333 333 338 73 338 73 338 73 338 73 338 73 338 73 338 73 338 73 338 73 338 73 338 73 387 338 73 387 73 500 10 10 10 10 10 10 10 10 10					ANTA ANA ASSEMBLY JULA KS232 VAR ASSEMBLY ASSEMBLY OF ASSEMBLY OF ASSEMBLY OF ASSEMBLY OF ASSEMBLY ASSEMBLY OF ANTO OF ANTO ASSEMBLY ANTO ANTA ANA ASSEMBLY ASSEMBLY ANTO ANTO ANTO ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA ANTA	UM VION 40 PIN LE 25 PI KEG.401 GREEN 7400 (S SV TAAT SV TAAT SV TAAT HEX JON MAT NYLO LE LITHK 32 VARIA MS JV 5PGT AXIAL JV SPGT	2351 i (111) i (111) i (111) i (111) P= (1 i (111) i (	۲۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵ ۵	9/20/79 MELEABE DATE		S=S N=N 26/	ARE         COID         COIN         SPARE         PARES           79         2         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *         *	
7 + 8 10 7 + 8 10 7 - 4 10 10 17 10 17 10 17 10 17 10 17 10 17 10 17 10 17 10 10 17 10 17 10 10 10 10 10 10 10 10 10 10		51129 511552 526072 744 774 774 774 777 777 777 777 788 88	NT A A A A A A A A A A A A A	CL 1031411 500 925 500 299 702 55 00 299 702 299 101 94 33 33 33 33 33 33 33 30 30 30			- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ANTA ANA ASSEMBLY JULA KS232 VAR ASSEMBLY ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ANT DESEMPTION ANT DESEMPTION ANTO AND ANTA ANA ASSEMPTION ANTO ANTA ANA ASSEMPTION ANTA PTION ANTA ANA ASSEMPTION ASSEMPTION ANTA ANA ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION ASSEMPTION	UM           40 PIN           40 PIN           41 PIN           42 PIN           43 PIN           44 PIN           45 PIN           45 PIN           46 PIN           54 PIN           54 PIN           45 PIN           46 PIN           54 PIN           47 PIN           48 PIN           49 PIN           49 PIN           40 PIN           54 PIN           41 PIN           42 PIN           43 PIN           54 PIN           54 PIN           54 PIN           54 PIN           54 PIN           54 PIN           55 PIN           56 PIN           56 PIN           56 PIN           57 PIN           58 PIN           58 PIN           59 PIN           59 PIN           50 PIN           50 PIN           50 PIN           50 PIN	$\frac{2331}{1}$ $\frac{1}{1}$ $\frac$	С С 2- IVV) и и и и и и и и и и и и и	9/20/79 MELEABE DATE		S=S N=N 26/	ARE         COLD           PARE         PARE           PARE <td></td>	
7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 4 7 + 8 10 7 + 15 2 7 + 8 10 7 + 15 2 7 + 8 10 7 + 15 2 7 + 8 10 7 + 15 2 7 + 15 7 7 7 7 7 7 7 7 7 7 7 7 7		51129 511552662244 7744 7744 7744 7744 774 777 777 778 888 88	A A A A A A A A A A A A A A A A A A A	CL 103159259961013389300 70000000000000000000000000000000000		АТА DN РлА 2 2 2 2 1 1 1 2 2 2 2 1 1 1 2 2 2 2 1 1 1 2 2 2 2 1 1 1 2 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 1 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ANTA ANA ASSEMBLY ULA KSŻSZ VAR ANT DETEMPTOR SOLKET, IC, PO TYPE JUNNT- KIGHT AMUL JOJEPT. KST SHIFT AIRE ZDANO KYNAK MICKOIKUST TYPE GAPALITAK 10 YF 11 MICKOIKO TOTOL SATCH ZOKOK TOTOL PAG JOST STAFF INJLAIOK LED JECTUK UKT UARD A SATUH ZOKOK TOTOL PAG JOST LINGHT SATUH ZOKOK TOTOL PAG JOST LINGHT SATUH ZOKOK TOTOL PAG JOST JOST JOST JAPALITAK 100PF 51 JAPALITAK 100PF 51 JAPALITAK 100PF 51 JAPALITAK 100PF 51 JOST JIC VALT	UM           1000000000000000000000000000000000000	2351 C (2000 N 17 +355 P = 0 P = 0 N P = 0 C = 24 C	LUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	9/20/79 MELEABE DATE		S=S N=N 26/	ARE COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR <thcolor< th="">         COLOR</thcolor<>	
7 +8 7 +8 71 30 70 +45 7 7 5 3 8 0 67 1 1 1 10 1 7 6 8 9 25 5 3 6 9 3 4 6		51129 51155567244 777777788 888 888 888 888	A A A A A A A A A A A A A A A A A A A	CL * 103 103 411 500 925 925 94 329 94 3387 3387 3387 3387 3387 3387 3387 303 3433 433 433 433 433 433 43		ATA DN PnA 22 25 25 25 25 25 25 25 25 25 25 25 25			ANTA ANA ASSEMBLY ULA RSESSEVAR ANT DETEMPTOR SOLKET.IC.PO TYPE JUNATOR SIGNI SOLKET.IC.PO TYPE JUNATOR SIGNI SOLKET.IC.PO TYPE JUNATOR SIGNI SOLKET.IC.PO TYPE JUNATOR SIGNI SOLKET.IC.PO TYPE JUNATOR SOLKET.IC.PO br>SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO SOLKET.IC.PO	UM           40 PIN           42 PIN           42 PIN           42 PIN           43 PIN           44 PIN           45 PIN           46 Constant           55 VTANT           50 VARTA           7400 (STNUH)           401 ML           10 V SPUT	2331 . 57 . 7 . 7 . 7 . 7 . 7 . 7 . 7	2 3 3 4 3 7 3 7 3 7 3 7 3 7 3 7 3 7 3 7	9/20/79 MELEABE DATE		S=S N=N 26/	ARE COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR <thcolor< th="">         COLOR</thcolor<>	
7 + 8 7 + 8 7 1 3 + 0 0 + 4 5 2 7 5 8 10 0 1 7 1 1 6 0 7 1 1 6 0 9 5 3 4 9 3 8 6 3 7 1 1 1 1 6 0 9 5 3 4 9 3 8 6 3 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		51125512255555555555555555555555555555	A A A A A A A A A A A A A A A A A A A	CL 103 103 4110 525 525 525 529 525 529 525 529 525 529 525 529 525 529 525 529 525 529 525 525			- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ANTA ANA ASSEMBLY JULA RŠEŽZ VAR ANT DESEMPTION SOLKET.IL.PL TYPE JUNNT- HIGHT ANDI AJJEPT.TEST SHIFT AIRE ZGANG KTLAN MICKOLIKUUIT TYPE GAPALTOK ID VF II HANDLE ŠLKŠUKNU AŠ TINJULATOK JSTIFT HANDLE ŠLKŠUKNU AŠ JEGTAV KLU GLA ŠŠZ SATIGH THUMBIMLĖL ŽŠJ FKG IO OK UM SAPALITOK IGAPF SI JAPALITOK IGAPF SI JAPALITOK IGAPF SI JAPALITOK IGAPF SI JAPALITOK IGAPF SI JAPALITOK IGAPF SI JAPALITOK IGAPT SI LG 74174 TIL UALI LG 74174 TIL UALI LG 74174 TIL UALI	UH           40 PIN           7400 (S           54 TANT           55 V TANT           51 PIN           41 PIN           42 PIN           43 PIN           95 PIT           43 PIN           95 PIT           45 PIT           45 PIT           45 PIT           46 PIT           47 PIN           47 PIN           48 PIN           49 PIN           41 PIN           42 PIN           42 PIN           43 PIN           44 PIN           44 PIN           45 PIN           46 PIN           47 PIN           47 PIN           48 PIN           49 PIN           41 PIN           42 PIN           43 PIN           44 PIN           44 PIN           44 PIN           4	$\begin{array}{c} 2331\\ \hline \\ 17+35\\ P_{-1}\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\$	C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C 2 - C	9/20/79 MELEABE DATE		S=S N=N 26/	ARE COLO         COLO           PPARE PARTS         PPARTS           PARTS         PARTS           P79         2           regime         regime           PPP4         regime           PPP4         PPP4	DE IATTS RE Vist Mater I I I I I I I I I I I I I I I I I I I
7 +8 7 1 3 0 0 4 5 2 7 5 8 0 107 1 1 10 17 8 5 9 5 6 9 8 4 6 7 7 5 12		51129 551252624 7777778888888888888888888888888888888	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CL 1031459999055555999055555599907135555599991043389735999773555555555555555555555555555			- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ANTA ANA ASSEMBLY ULA RS232 VAR ANT DITURN SOUKET.IC.PU TYPE JUNNTU RIGHT ANDI JULPT.T.ST SHIFT AIRE 26ANU KYLAR MILKOLIKUUIT TYPE UNFACITOR LOV STIFF JAF ARRAY 223 FF INJULTION LCL JECTOR KAT UNALA FS22 SAITH CALARS TO OK ANTA ANA STICH THUMSMHLE RES FRG IO OK UMF JAPALITOR LCR FS2 SAITH CLAR SS2 SAITH CLAR SS2 SS1 SS1 SS1 SS1 SS1 SS1 SS1	UH           40 PIN           7400 (S           54 TANT           55 V TANT           51 PIN           41 PIN           42 PIN           43 PIN           95 PIT           43 PIN           95 PIT           45 PIT           45 PIT           45 PIT           46 PIT           47 PIN           47 PIN           48 PIN           49 PIN           41 PIN           42 PIN           42 PIN           43 PIN           44 PIN           44 PIN           45 PIN           46 PIN           47 PIN           47 PIN           48 PIN           49 PIN           41 PIN           42 PIN           43 PIN           44 PIN           44 PIN           44 PIN           4	$\begin{array}{c} 2331\\ \hline \\ 17+35\\ P_{-1}\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\$	C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S-	9/20/79 MELEABE DATE		S=S N=N 26/	ARE COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR         COLOR <thcolor< th="">         COLOR</thcolor<>	
7 +8 7 +8 7 +8 7 +152 7 +152 7 +100 1 1 007 1 1 007 1 0955698 4 38 4 37 5 3 1 1 007 1 1 0		51129 551220027777778888888888888888888888888888	A A A A A A A A A A A A A A A A A A A	CL * 1031450055532990573399555329977525002997133333333333333333333333333333333333			- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ANTA ANA ASSEMBLY ULA KŠĖŠE VAR ANTO CONCEPTION SOLKET, LŪ, PU TYPE JONNI, UKIGHT ANGI JŪJEPT. IST SHIFT AIRE ZĖANU KTI ANGI JŪJET LIST SHIFT AIRE ZĖANU KTI ANGI AUGOLINU TI TYPE CAPACIJUK 10 VF 11 HANDLE ŠUŠUKU IT TYPE CAPACIJUK 101 VF JELAITON LEC JECTUK UKT UAKO JELAITON LEC JECTUK UKT UKOKO TOGĖ PHI ASYNU ULA KŠE SAITUM TUMBMHLĖL ČŠI KG 10 OK UMI APALITOK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK UKT 11 UKI 10 JI 0 74175 TTL UUAL F LŪ 74137 TTL UUAL F LŪ 74137 TTL UUAL F LŪ 74137 TTL UUAL F	UM           1000           40 PIN           Le 25 PIN           Le 25 PIN           Strand           Strand           Strain           St	$\begin{array}{c} 2331\\ \hline \\ 17+35\\ P_{-1}\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\$	C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S- C S-	9/20/79 MELEABE DATE		S=S N=N 26/	ARE         COID           IPARE         PARE           IPARE         PARE           779         Z           *         III           PPP4         PPP4           PPP4         PP44	
7 +8 7 1 3 0 0 4 5 2 7 5 8 0 107 1 1 10 17 8 5 9 5 6 9 8 4 6 7 7 5 12		51129 5512267244 5512267244 774444 777777788 886 886 886 886 886 886 886 8	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CL * 10314599962599067752602990103387339955632997133387339955387339955387339955562997113338733935556299711333873393555629971133387339355562997113338733935556299711333873393555629971133387339555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555600000000000000000000000000000000			- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ANTA ANA ASSEMBLY ULA KŠĖŠE VAR ANTO CONCEPTION SOLKET, LŪ, PU TYPE JONNI, UKIGHT ANGI JŪJEPT. IST SHIFT AIRE ZĖANU KTI ANGI JŪJET LIST SHIFT AIRE ZĖANU KTI ANGI AUGOLINU TI TYPE CAPACIJUK 10 VF 11 HANDLE ŠUŠUKU IT TYPE CAPACIJUK 101 VF JELAITON LEC JECTUK UKT UAKO JELAITON LEC JECTUK UKT UKOKO TOGĖ PHI ASYNU ULA KŠE SAITUM TUMBMHLĖL ČŠI KG 10 OK UMI APALITOK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK 100PF JAPALITUK UKT 11 UKI 10 JI 0 74175 TTL UUAL F LŪ 74137 TTL UUAL F LŪ 74137 TTL UUAL F LŪ 74137 TTL UUAL F	UM           100           40 PIN           25 PI           KEG.401           GREEN           7400 (5)           SV TANT           SV TANT           SV TANT           LL I TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV SPUT           VS SPUT           VS SPUT           VS SPUT           SV SPUT           VI FLANCE           SUN SPUT           VS PUT           VS PUT           VS PUT           SUN SPUT	2331 	C C S- 1000000000000000000000000000000000000	PJ20/79 CLAAF CLAAF CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER		S=S N=N 26/	ARE COLO         COLO           PPARE PARTS         PPARTS           PARTS         PARTS           P79         2           regime         regime           PPP4         regime           PPP4         PPP4	
7 + 8 7 + 8 7 + 15 2 7 3 8 0 7 1 1 100 7 8 9 5 5 6 9 8 4 6 7 3 5 1 2 3 4 9 7 5 1 1 1 1 0 7 8 9 5 5 6 9 8 4 6 7 3 5 1 2 3 1 6 1		51129 5512267244 5512267244 774444 777777788 886 886 886 886 886 886 886 8	A A A A A A A A A A A A A A A A A A A	CL * 10314599962599067752602990103387339955632997133387339955387339955387339955562997113338733935556299711333873393555629971133387339355562997113338733935556299711333873393555629971133387339555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555629971133387339955562997113338733995556299711333873399555600000000000000000000000000000000			- 45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ANTA ANA ASSEMBLY OLA KS232 VAR ANT DESEMBLY SOLKET, IC, PL TYPE JUNATO, CHIGHT AND AJJEPTT, EST SHIFT AIRE 26AND KYLAN MICKOLIKUIT TYPE INFALTON IO VF IT ARRAY 223 FF INJURTON LCL JECTOR KET CARD A SWICH COKKET GOGG PMB ASTING ULA KS2 SWICH COKKET GOG PMB ASTING ULA KS2 SWICH COKKET GOG PMB ASTING ULA KS2 SWICH COKKET GOG PMB ASTING ULA KS2 SWICH COKKET GOG INJERTON BOBPF SI LO 74174 TIL MAXI LO 74175 TIL GUAL LO 74175 TIL GUAL LO 74175 TIL GUAL LO 7405 TIL GUAL LO 7405 TIL GUAL LO 7405 TIL GUAL CYLLET SUNNES COK	UM           100           40 PIN           25 PI           KEG.401           GREEN           7400 (5)           SV TANT           SV TANT           SV TANT           LL I TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV TANT           SV SPUT           VS SPUT           VS SPUT           VS SPUT           SV SPUT           VI FLANCE           SUN SPUT           VS PUT           VS PUT           VS PUT           SUN SPUT	2331 	C C S- 1000000000000000000000000000000000000	PJ20/79 CLAAF CLAAF CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER CHANNER		S=S N=N 26/	ARE         COI           PPARE         PARE           PPARE         PARE           PPARE         PARE           PARE         PARE           PARE         PARE           PARE         PARE           PPARE         PARE	

MF


MF







74700900 E

74 P	757	156	A	CL	A A	CA	BI E	Ass	SY A	SYNC	8453	10-10	٩A	DM	2551	0	9/30/	/78	04	/10	179	14	1
ASS	MBL		REV	CLAS	s DW SZ				ASSEM	BLY DES	CRIPTION			DESIGN	FIRST		DATE	E	Pit	DATE		PAG	
FIND	DW S Z		PART	•		UANTI	۲Y	UNIT MEAS.			PAF	T DESCR	IPTION			IN/OUT STATUS	CHARGE HUMB	ORD. ER	EFF	ATE	MAK	/BUY RT PE	PN NC
4 4 8 0 5 1 7 2 4 1 2 1 3 1 1 2 1 3		151 361 51 620 620 620 620 746 746	23 65 904 13 13 13 13 73	835 361 207 701 502 606 702		60 1 1			LABI CABI CABI CONI SOCI CONI CONI CONI FERI	FI C F SI F L F L N SO F L N SO F L N F T SO F T A C T	HTELD ARLE ARLE CKET N HOU PTN R MA	MAR DED 1 2+10 HOUS USING	CDC 1. 3COND 9 GOLI ING 2! 25 P	244 1 18 5 91	WG INITE	222222222222 1121111111111111111111111	00A4	548	04	0977		1004 1000 1000 1000 1000 1000 1000 1000	
						PROJ	LCT EN	GINEER	HIG		FIND	-	TFMS RFP =		12								






74975	84	6	۸	ſ	LA	A	C A	PIF	A۹	SY A	SYN	C P	\$23	2 10	TFR			2551	0	a/30/7A	04	/10	1/7	9 1	/	1
ASSEMB NUMBE	LY R		REV	cı		DW SZ				ASSEN	ABLY D	ESCRI	PTION			DESIG		FIRST		DATE	٩	DAT	5186 E	PA	GE	,
FIND DW		N	MBE	R		٩	UANTI	TY	UNIT MEAS				PAR	T DESC	RIPTION				IN/OUT STATUS	CHANGE ORD.		PATE	ne ¹	AAKE/BUY PART Type	PNNC	I
<ul> <li>&lt; 4 4 1 7 5</li> <li>&lt; 1 7 8</li> <li>1 7 8</li> <li>1 1 9</li> <li>.</li> </ul>	1123566777	01 51 45 120 48 48	23 45 48 13 13 74 74	883327566770	5007126145		60 1		President Preserver	LAR CAP VIP CLA CAP CON SOC PET FEP FFP	FL MP F E N S KET ATN PIL	CAB SHT LEC CAB CAB CAB CAB CAB CAB CAB CAB CAB CA	LE FLD ST LE FT+ MA TNN	MAR FD 9 RD 1 2 • 10 HOUS FP FR	0 (01	12 S	IV P P	G PD IDITE		008648 008648 008648	04		79			
						•	PROJ	ECT E	KGINEE	HIG		TF	TND		TFM ABFR		3	12		-						-









744757	760	A	CL A	۸	CAF	u F	Ac	SYASYNC PS232-103F	I)M	2551	08	8/30/78	n4	/10	1/79	1/	,
ASSEMBL	¥	REV	CLASS	D₩ 52				ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST USAGE		RELEASE DATE	PR	DAT		PAG	
FIND DW UMBER 32		PART	.	qu	JANTIT	Y	UNIT MEAS.	PART DESCRIPTION			IN/OUT STATUS	CHANGE ORD. NUMBER	err	ECTIV	E MA	KE/BUY PART TYPE	PN NC
AAAC CAAAAA	10 15 51 620 620 620 620 741	(65) (13) (13) (13) (13) (13) (13) (13) (13	835 360 207 701 502 606 702 801 611		7 600 2 10 10 10 10 4	00 00 00 00 00 00		LAPFL CARLE MAP CDC CARIF SHIFLDFD 9 CON CLAND CARLE 2-109 GO CARIF LARLE CONN-SOCKFT+HOUSING SOCKFT CONTACT PIN HETAINER MALE SCPFM FEPDIULE INNER	0 24A D IP 25 PT	WG INTTE	I N N N N N N N N N N N N N N N N N N N	008648 008648 008648 008648 008457 008457	n4 n4		79 79 79 79 79 79 79 79 79 79 79 79 79 7	10004 10004 10004 10004 10004 10004 10004	
		•															
							-										
				*,				NUMBER OF LINE ITEMS		17							








74700900 H

74376	194	A	CL/	c	CBL	A :	SY	ASYNC	CLA	-2025	MUU	HU	DМ	2551	10	0/30/78	04	/11	/79	1/	1
ASSEMB NUMBE	LY R	REV	CLAS	S DW SZ	•			ASSEMBLY	DESCRI	PTION			DESIGN SOURCE	FIRST USAGI		RELEASE DATE	•	DAT	SING E	PAGE	CR.
FIND DW				9	UANTIT	r	UNIT MEAS.	[		PART D	ESCRIPTI	DH			IN/OUT	CHANGE ORD		PATE	E MA	ANT P	2
5 A A C C A A A A A A A A A A A A A A A	151 361 520 520 520 520 520 520 520 520 520 520	(45) (83) (13) (13) (13) (13) (13) (13) (13) (1	207 701 502 506 702 501		600 2 1 11 11 11 2	00 00 00 00	1111111111111	LAHEL CAHLE CLAMP CAHLE CONNIS SUCKEI CUNN F CONTAC RETAIN FEMRUL	SHI CAB LAB OCK IN IN IN IN E	ELVED LE 2. ET.HO HOUSI	1300 104 0 USING NG 20 SCHI	1NU 5020 3 25 5 21	) IH 5 PIn	OITE	IN IN IN IN IN IN IN IN	008648	04	107	79 P P P P P P P P P P P P P	РР4 РР4 РР4 РР4 РР4 РР4 РР4 РР4 РР4 РР4	
		•																			
								NUMBER					13	11							

A-27-77 P-77 PRODUCTS DIV. Santa Ana, Ca. 92704 COOPENDENT 34015 REVISION STATUS	FIRST	JSED (	45 0n	20	'N 02	'C ( 'S ,	5689-00	0	SE 74	874 Sheet		02 07	<b>B</b> 4
CODE IDENT 34015	FIRST	JSED ( 19	ON	20	02	<i>°S ,</i>	MODEN	1		1			4
CODE IDENT 34015	FIRST	- 19		90-	-A	35	5689-00	9-070		SHEET	1	OF	4
REVISION STATUS		4							V				
	$\left  \right $	4				[		REVISIO		-			
			3	2	1	RE∨	ECO	DESCR	IPTION	DR	RFT	DATE	APP
		A	A	A	A	A	6838	INITIAL REA	EASE	4	A	4.27.77	21
		A	A	А	В	В	08063	CLASS A	RELEASE	7.	P	1-20-78	P
╶╪┈╪╌╪╌╄┈╄╶╄╶╄┈╸													i i
╉╋	+												
╶┼┼┼┼┽┽╌	++	+											
╶╁╄┽╂╄┼┼┼	++	+ -				1							
╶ <del>╎╎╎╎╎╎</del>	++	+		-	+-	Į							
┽┾┽┽┽┼┼╸	++	+		-	┝	ł							İ
╶╁╶╂╌╂╌╂╌╂╌╂	++	+		-	⊢								
	1 1	.'—	$\vdash$	┝		ł				<b>′</b>			
INTER-DIVISIONAL DOCUME	ENT	-	$\square$	-	<u>†</u>	1							Í
		-	$\vdash$			1							l
pproval of all Using Divi	isions			┢─	1	1					1		
er CDC-STD 1.01.024.	c۵				F	1							
A6030		-				]		1					
	1.1	1			Γ	1							i i
	hanges to this document re pproval of all Using Div or CDC-STD 1.01.024.	CA	hanges to this document require pproval of all Using Divisions or CDC-STD 1.01.024.	hanges to this document require pproval of all Using Divisions pr CDC-STD 1.01.024.	hanges to this document require pproval of all Using Divisions or CDC-STD 1.01.024. CA	hanges to this document require pproval of all Using Divisions or CDC-STD 1.01.024. CA	hanges to this document require pproval of all Using Divisions pr CDC-STD 1.01.024.	hanges to this document require pproval of all Using Divisions or CDC-STD 1.01.024. CA	hanges to this document require pproval of all Using Divisions pr CDC-STD 1.01.024.	hanges to this document require pproval of all Using Divisions pr CDC-STD 1.01.024.	INTER-DIVISIONAL DOCUMENT banges to this document require peroval of all Using Divisions or CDC-STD 1.01.024.	INTER-DIVISIONAL DOCUMENT banges to this document require percval of all Using Divisions or CDC-STD 1.01.024.	INTER-DIVISIONAL DOCUMENT banges to this document require percval of all Using Divisions or CDC-STD 1.01.024.



13		CODE IDENT	-,		<u>35689-009-070</u> DOCUMENT NO.
17.1	COMMUNICATIONS PRODUI Santa Ana, Calif. 9270	CTS DIV. 2401E	SHEET 3 0/- 4	SE	74874002
	•				
	CDC Nª.	LE	A VGTH		RTN Nº.
		FEET ±0.5 FT	METERS ±.15 METERS		
74	1874002	50.0	15.24		35689
Ţ.	-		-		·
					,
			•	·	
·					
	·				
	IETERICH-POST CLEARPRINT	1000			P

,

		T			35689-009-070	
anat etter	COMMUNICATIONS PRODUCTS DIV. Santa Ana, Celif. 92704	CODE IDENT 34015	SHEET 4 OF 4	SE	DOCUMENT NO. 74874002	REV.
NOTES	:				· ·····	
1. 1	WORKMANSHIP PER C	CDC SPEC	0120300			
<u>A</u> 4	ANGLE OF CABLE EXIT	TING CONK	IECTOR HOUSIN	IG TO E	8E 45°,	
3.5	SHIELD IS TERMINATED	0 TO THE C	ONNECTOR PIN	1.		
^	MARK FIND NO. 9 PER				UN 74874002.	
	CONNECTOR NO. PI OR				~0. 7 +07 +002,	
					•	
			· • **			
		÷				
	· · ·					
	·					
	·		•			
	•					
			•			
19245-01-015-092	DIETERICH-POST CLEARPRINT 1020	· · · · · · · · · · · · · · · · · · ·				TED IN

PRINTED IN U.S.A.

74874	0.04		"	CL A	1	451	NL	UL 4	TO 20	25 M	UDEM		DM	2551	01	/29/78	01/	241	<b>′°</b>	17	1
ASSEMB NUMBE	L Y R	R	٤V	CLAS	S SZ				ASSEMBLY	DESCRIP	TION		DESIGN	FIR		RELEASE DATE	21	DATE	46	PAGE	
FIND DW UMBER SZ	Γ	PA	RT		٩	UANTI	r ¥	UNIT MEAS			PART DESC	RIPTION			IN/OUT	CHANGE ORD.	EFF	ATE	MAKE. PAI		2
3 A C C A A A A A A A A A A A A A A A A	56666777	189 1901 2011 2011 2011 2019 87 887	47 33 33 35 15 16 51 6	01 02 01 02 01 00 33 11		12 12 12 12 12 600	þo	PC PC PC PC PC PC PC	HOOD C CABLE S CONTAC CONTAC CONTAC CONTAC CONTAC CABLE RETAIN WIRE L NUMBER S	LABL OCKE TIN HI TIN HI LIST ER TST	E T+HOUS CXET OJSING BLNK L CONDUC MALE S ASYNC	25 P AMGE CREW CREW TU 20	IN CABLI UA S 25 M(	ES SHIEL		008500				4 4 4 4	

CHKD	a	PAU	POR	D	20	1-75	CON	ALC I	)ĽD/	MA	TITLE	. 0	οn	INE	-07	OR	ASSY -		1	-	DOCUM	ENT	10.		REV
ENG	2	Æ			7.21	1-75	COM	MUNI	CATI	ONS							LOOP	1.1 <del></del>			74	271	560	0	00
MFG	ŕ						PRO Santa	ADUC ADA,	TS DI C 92	V. 2704	FIRS	L.			NH		EST CON	WECTOR	<u>&lt;</u> {		L	7-			
APPR								340	15							3	2161-00	09-122		/		SH	EET /	of 2	_
			SHE	ETF	EVI	sic	ы	STA	rus									REVI	SION	RECO	ORD				
			1			Ţ				Ц	$\square$		_	2		REV	ECO		ESCRIP				DRFT	DATE	APP
	+	+	+	$\left  - \right $		-+-		+-	+	$\left  \right $			+-	00	000	00	05515	CLBR	ELE	HSE			ļ	2-24-75	Vire
	+	+	+-		+	+		╋	+	┝╌┤	-	╉	╈	┿											
	_									$\square$													Į		
	-	_			_	-+-		╀	+	$\left  \cdot \right $		+	+	+											
	+	÷	+		+	+	╈	╀	+	$\left  \cdot \right $		+	╈	+	† ·										
		1	T					T	t				1	$\top$											
	$\downarrow$	_			_	_	_	+	1			_	_												
	+			$\left  \right $	+	-+-		╋	+	$\left  - \right $	-	+	+	+	+										
							1															,			
					_			_	_		_		_		-										
	+	<u>-</u>	+	$\left  \cdot \right $	$\rightarrow$	+	+	┢	+-	$\left  - \right $	-	-+	╉	+	+										
							╈	+	+			+	$\uparrow$	+				ſ				٠.			
													Ι												
																•							09-1	22	
CONTR		<u>مم</u>		MDI			NICA Ana, C			ISION	•	Γ		E ID 1401		St	IEET ZOF	·2			XUMEN 747				tev. 00
													( ( (	(m) (m) (m) (m)	) ) <u>/</u> 2 ))	7						•		•	••••
			<u> </u>	0 				/	Þ			<u> </u>	(	2	)–1	0									

DWN	<u> </u>	GIVIA	TED	2	2.2		1111	n. n)	N.C.A.	. 1111					-7	TOR ,	05				REFIX	DOCUM	ENT P	HO.	·	REV
CHKD			<u></u>	+	<u> </u>	1 20	18244	1, 1,		1						CK A L					PL	1		5600	<b>^</b>	00
ENG		ĤC		2-2	21-75	COM	AMUNI	ICATIO	JNS	i									WECTOR	2  '	-2 1	17	///	10	-	100
MFG	1			T	'	Santa	ta Ana,	CTS DIV	2704	FIRS	ST USE			·						-+			$\overline{1}$			
AP78	-+-				'		340			Ι_	_	~	_			32	161.	- 00	9-122	L	_		5н	HEET /	OF Z	
		s	HEET	REV	/1510	ON	STA'	TUS							٦	1	<u></u>		REVI	ISION	RECC	ORD				
Т	TJ		П	Τ_	Ū	П	T	1_	Π	$\Box$	$\Box$	J	П	2	1	REV	ECO	.0	D	DESCRIPT	TION			DRFT	DATE	APP
	$\Box$	יבדי	ΓŢ	七	$\Box$	T	T	1	$\Box$	$\Box$	$\Box$		$\Box$	000	co	00	055	515	CL B R.	ELEF	75E		·		2-21-73	Stic
T	$\Box$	,工,	$\Box$	$\pm$	$\Box$	$\Box$	T	Ľ	$\Box$	$\Box$	$\Box$		$\Box$	$\Box$	$\Box$		1	,								Γ
$\square$	Тļ	יב	ГĻ.	]'	П	$\square$	1	]_!	Ľ	Ē	Ē	Ĺ	Ē.	$\overline{\Box}$	Ľ		1	. !								
4	<u> </u>	<u> </u>	Ĩ.	1	Ĺ	Î.		1	$\square$	Ĺ	Ĥ	Ĩ.	Ĥ	i-l	Ĵ	1 1	i -	,								
+	<u> </u>	<u> </u>	4	'	$\square$	4	+	<u>+</u> '	$\vdash$	$\vdash$	Ц	Ц	1-1	++	Ц	1 1	i	,								1
-+	++		₊	'	$\downarrow$	⊷+		- <b> </b> '	$\downarrow$	$\vdash$	1-1	<b>⊢</b> ↓	1-1	⊷+	لہ	1	ί.	,								
+		<u> </u>	<del>   </del>	+-'	$\downarrow$	+-+	+	+	┯	→	<del>   </del>	$\vdash$	$\vdash$	++	ب_	1 1	i .	,								ļ
	++	-+-'	++	+-'	++	++	-+-	-+'	╄╌┦	1	+ +	+→	$\vdash$	-+	ئے	1 1	1	,								1
+	++	~ <b> </b> -	+++	+'	+	++	-+-	+-'	╄┙	$\vdash$	–	[]	$\vdash$	$\vdash$	ہے	1	1	,								
+	-+-+	-+-'	+++	+'	++	1+	+	+	╄╼┦	$\vdash$	$\vdash$	$\vdash$	$\vdash$	-+	7	( )	1	• '								
+	++	~ <del>,</del>  -'	++	+	+-+	+	+	+	╄╼┦	+-+	$\vdash$	⊢→	$\vdash$	r	۲	1	1	1								
-+	++	~ <del>'</del> †'	H	+	+	$\vdash$	+	+-	+-+	+-	$\vdash$	$\vdash$	$\vdash$	r	7		1									
+	++	,- <del> -</del> '	++	+	++	$\square$	+		+-+	$\vdash$	$\vdash$		$\square$	<b>C</b> †	-	( )	1	1								
1	++	, <del>   </del>	H	+	$\uparrow$	$\square$	+	+	+-	+	++	H	$\square$	ĊŢ		1 )	Í								1	
T	+	, <u> </u>	TT.	1	$\Box$	$\Box$	T	1	t			$\Box$	$\Box$	(T	$\Box$	1	1							l		
T	$\Box$	ιT'	$\Box$	Ľ	$\Box$	$\Box$	T	T	$\Box$	$\Box$	$\Box$	$\Box$	$\Box$	$\Box$	$\square$	<u> _'</u>	1									<u> </u>
NU.	TES																						L			
l																							Γ	DETACH	HED LIST	TS
• O HV	1 19246 (	01-015-09	J2 DIET	TERICH	H-POS	JT CLF	EARPI	RINT	1020	,								<del></del>							PRINTED	
																	_				3	216	1-0	09-1	122	
FUT	<b>11:1</b> 0:11	tw.	C	COMMUN		ATIONS			s div	v.	Τ		ODE 11 3401	1DEN 1 15	ī	SH	IEET	2 or	-2	PL		CUMENT				iev 00
FIND	, T,	PART	T			JANTI				ÉD	<u></u>				-	UNIT			NOMENCL		<u> </u>	T		SPECIFIC	ATIONS.	
		IFICATIO	JNC	Τ	T	$\Box$				T	J	Ē	Γ	T		OF MEAS		۱	OR DESCRI						MATERIA	
1			/	/Τ	Ţ			$\Box$		T		$\Box$	T	T	_	FT		<i>cu</i> 1.	IRE, 2241	A			014	35-00	92	
2	739	97700	01	<u>ال</u>	$\Box$		$\Box$	$\Box'$	L	Ţ			I		_	PC	$\Box'$	CON	NTACT, SC	OCKE	T			98-00		
3	+	1980		T				$\Box'$								₽C	<u>['</u>	HO	пор, сомп	NECTO	OR	-	260	c46-00	92	
4	739	954 <i>3</i> 0	x 1				ا	<u> </u>				Ĺ				PC	$\Box'$	LA	ABEL			Ľ	154	86-0	02	
5	ſ		- I	. 1	- I	- I	, · · ·	f 7	<b>f</b>	<u> </u>		, ⁻ -	1	- I		Dr	ſ,	1	REL SELE			1.1-	010	22 1	02	

FORM 19247-01-015-092 DIETERICH POST CLEARPRINT 1020

Actual pin connections from ACLA to modem or terminal are listed in section 3 and connections to the loop multiplexer are listed in section 6.

DWN	Æ	VE	NT.	HA	L	1%	124	00	NT	ROL	DAT	Ά	TITLE	!		2	A	Ē	Z: Z	E AS	57-		PREFIX	DOCUMENT			REV
CHKD		~	_										,	A_	5 <b>У</b>	Ň	CA	11	RD,	NOUS	<u>Ř</u> 5232		WL	746	578	$\mathcal{W}$	A
ENG	1		27	L		1-69	23	CON		NICA	TION	15					TI	Ž	,	NOUS 103A/11	3						
MFG								Sant	ta An	na, Ca	927				ED 0			,					t				
APPE	+							ľ		ы 1015							3,	1	77	0-028	<i>R-070</i>				SHEET /	OF Z	
	1		s	HEE	T I		ISIC	I DN	ST	ATU	s	_						T			REVI	SIO	N RECO	ORD			
	T				ľ.			Т	T	Т	Т		Т	Т	Т		217	1	REV	ECO	0	ESCR	IPTION		DRFT	DATE	APP
			_					+		-		-					vv	Ø	DÜ		PRELI	M	RELL	FASE	ML	10:31.74	
		T					-				_	_				4	10	7	01	-	DELETED BERED CO	CO/ NO.;	ND 9 8 REV C	10; RENUL	M- LA	1-3-75	
			_			$\square$	-	-+	-+	-	+			_	+	-	26	,	02	05360	CL 8 4	RE	RELE	ASED	Pan	140-75	
		-	-		$\vdash$			-+	+	-	-	-	-						A	08063	CLASS				TP	1-27-78	Ð
			Η				+		┥		1	-	1			-†	Ť										
									-				-			+	+										
$\vdash$							-		-							-	+	٦								1	
									-		-					+	+			1						ł	]
H		_	L.,		<b>.</b>					_	+	_	-			-	+								1		
	-		m		.DIV	ISIO	MAI		<u></u>		7	1	-			1	╈									1	
		۱.				this										-	1										
						f el										1					ł						
						.1.0			-							-+	ť										
		Ļ	AL							_	CA	J			H	-	╈	-								1	
		1	аы 	130	ï	1			1		1					-+	+	-									
					$\vdash$						+					-+	+	-									
NOTE	<b>ا</b> للب ا		L	L	L							_						_		L	+					· · · · ·	
																		•									
																								L			
																								· · [	DETACH	ED LIST	S
FORM 11	2248	01-0	15.05	12 0	IFTE	BICH	205	7.01	FAR	PRI	AT 1	020	_													PRINTED	IN U.S./

<u>8/770-028-070</u> DOCUMENT NO. 74657800 CODE IDENT 34015 CONTROL DATA COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704 SHEET 2 OF 2 WL CONDUCTOR FIND GAUGE COLOR LENGTH ACCESS ACCESS ORIGIN DESTINATION

ONDUCTOR	FIN NO		GAUGE (REF)	(REF)	LENGTH (APPROX)		OR	GIN	PIN	ACC	ESS NO.		DESTI	NATIO	PIN	ACC	ESS NO.	REMARKS
/	7	1	22	SHIELD WIRE		col	w.	01	/	4	5	<i>C0</i> ,	w	P2	1	4	1	PROTECTIVE GND (AA)
2				BLK				1	2					ł	2			TRANSMITTED DATA (BA)
3				BRN				Τ	3						3			RECEIVED DATA (BB)
4		T		<i>LED</i>					4						4			REQUEST TO SEND (CA)
5		T		OEN					5						5			CLEAR TO SEND (CB)
6				YEL					6					T	6			DATA SET READY (CC)
7				GRN					7						7			SIGNAL GND (AB)
8				BLU					8						8			RCYD LINE SIG DET (CF)
9		T		VIO					20						20			DATA TERM READY (CD)
10			1	GRY				1	22					1	22			RING INDICATOR (CE)
11	7	· 1	22	WHT		201	UN ,	01	25		5	col	w	PZ	25	4	1	TERM BUSY (-)
	-			1														

REV.

). <i>p</i> .	Tr.		1%					DA	FA -	1116	E			٦Ĥ	BI	E AS	<u>sy</u>	PREFIX	DOCUMEN	T NO.		REV
Ţ.	In										A	75	УN	Ċ	HR	ONDUS	R5232	41	741	558	000	F
	m		1~.	5-7-	4 PI	RODU	UCTS	S DIV	<i>t</i> . E				ŤΖ	ī'	ΤŻ	RMIN	AL					ľ
			t			CODE 34		ENT	'04 			:• • 35				77/-028				SHEET	1 OF 2	2
	SHE	ET	REV	151		ST,	ATI	JS								. <u>.</u>	REVISIO	ON RECO	ORD			
Τ	Τ	T				Π	1						2	/	REV	ECO	DESC	RIPTION	·· · · ·	DRF	DATE	APP
		T				Π							X	Ø	æ	-	PRELIM	RE.	LEASE	ML	10:31-7	4
	-	$\vdash$	F		$\square$	П	$\square$	$\square$		-		-	01	01	01	-	COND ID WA	5 14. R	EV CABL	6	1-2-7	5
+	+	1										-+	0/	02	02	05360					1-10-7	5
	Τ			Π									0	0	0	06248	SEE ECO					
		1							1				E	Ε	E	06707	CLI CONN	CONT.	ACT CH	F PPA	11-11-7	XAU
T									1	1			E	F	F	08063	CLASS A	RELEA.	SE CB	MTF	1-20-7	8
Ι																						
_																						
	1	1	1	1 1		1 1		. 1	1							1						
- Г	m	TFD.	DIVI		MAI	00	CIN	a fn'	7	14	_											1
-																						
										11	_		_									
						•				11							1					
_ L	•	020							CA	11			_									
	<u> </u>		1			ı		L														
		IN Chain approximation of the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second	INTER- Changes approval	INTER-DIV Changes to per COC-STE AA6030	INTER-DIVISIO Changes to this epproval of ell per CC-STD 1.0 AA6030	INTER-DIVISIONAL Changes to this doc epproved of ell Us per CDC-STD 1.0.1.0. AA&D30	SHEET REVISION ST	SHEET REVISION STATU	SHEET REVISION STATUS	SHEET REVISION STATUS	SHEET REVISION STATUS	SHEET REVISION STATUS	SHEET REVISION STATUS	SHEET REVISION STATUS	SHEET REVISION STATUS	SHEET REVISION STATUS  SHEET REVISION STATUS  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2 / REV  2	SHEET REVISION STATUS       22/ REV       20/ R2       22/ REV       20/ R2       20/ R2	SHEET REVISION STATUS $ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SHEET REVISION STATUS  REVISION STATUS  REVISION STATUS  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO  REVISION RECO RECO  REVISION RECO RECO RECO RECO RECO RECO RECO RECO	SHEET REVISION STATUS  REVISION STATUS  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD  REVISION RECORD	SHEET REVISION STATUS       REVISION STATUS       REVISION RECORD       22 / REV     ECO     DESCRIPTION     DRF       20 / D     22 / REV     ECO     DESCRIPTION     DRF       21 / REV     CO     DO     -     PRELIPIN     REVISION       22 / REV     ECO     DESCRIPTION     DRF     DRF       23 / REV     0/0/0/0/0     -     PRELIPIN     REVISION     DRF       24 / REV     0/0/0/0     -     PRELIPIN     REVISION     DRF       24 / REV     0/0/0/0     -     PRELIPIN     REVISION     REVISION       24 / REV     0/0/0/0     -     DESCRIPTION     DRF       25 / REV     0/0/0     0/0/0     -     PRELIPIN     REVISION       26 / REV     0/0/0     0/0/0     0/0/0     -     DRF     DRF       27 / REV     0/0/0     0/0/0     0/0/0     0/0/0     DRF     DRF       28 / REV     0/0/0     0/0/0     0/0/0     0/0/0     DRF     DRF       28 / REV     0/0/0     0/0/0     0/0/0     0/0/0     DRF     DRF       29 / REV     0/0/0     0/0/0     0/0/0     0/0/0     DRF     DRF       28 / REV	SHEET REVISION STATUS       REVISION RECORD       SHEET REVISION STATUS     REVISION RECORD       OPEN: ECO     DESCRIPTION     DRFT     DATE       SHEET REVISION STATUS     REVISION RECORD       DRFT     DATE       QUID CD     PRELIPA RELEASE     NL       QUID CD     PRELIPA RELEASE     NL       OPEN: CORD     OPEN: CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION IS // REV CORD       OPEN: CORD ION ION ION ION ION ION ION ION ION ION

ONTROL D	_	COMM	UNICATIONS Santa Ana, C		S DIV.		DE IDENT 34015		ET	2 OF .	2	WL	31771-028-070 DOCUMENT NO. 74658000	REV
CONDUCTOR	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX)		ORIGIN	PIN	ACCESS FIND NO.		DESTINATIO	N PIN	ACCESS FIND NO.	REMARKS	
1	4	22	SHIELD		CON	V PI	1	3	20	NN PZ	1	3	PROTECTIVE GND (	AA)
2	4		BLK				2	3		P2	3	Э	TRANS/REVD DATA	
3	4		BRN				3	3		PZ	2	3	RCVD/TRANS DATA	
4	10		WHT				4	3		PI	5	3	REQICLEAR TO SENI	>
5	4		RED				5	-		PZ	8	3	REVOLINE SIG DET	
6	4		ORN				6	3		4	20	3	OATA SET/TERM REAL	DY
7	4		YEL			1	7	3			7	5	SIGNAL GND (AB)	
8	4		GRN			ΡI	8	3			4	3	REVD LINE SIG DET	
9	0		WHT		1	P2	4	-			5	3	REG/CLEAR TO SEND	
10	4	22	BLU		CONA	I PI	20	5	20,	VN PZ	6	3	DATA TERMÍSET REF	9DY
			+											
RM 23562-00			I				1					L	L	

DWN	4.6	727	VTh	AL_			C	ONT	ROL	DAT					6	A	ΒĪ	E ASS	5 Y		PREFIX				REV
CHIKD	+	A	7	,	1-				INIC/			A.	5 Y/	VL	'n	IR I	201	NDUS MODER	e52 <b>3</b> 2	۲.	WL	746	584	00	A
HG HG	12	2.2	<u>~</u>	×.	+	523	9 P	8001	UCTS	: DIV					<u>0</u> _	<u>3</u> ,	<u> </u>	MODER	И						
APPR							<u> </u>	CODE	E IDI	ENT	٦	IRST	USED		- /	~ ~	7 7	-028	-0.70				eet /	DF 2	
	T						1	34	4015	<u> </u>					57	_	/ 3	028	070		$\checkmark$				
			SH	EET	REV	1510	ON	ST	ATU	JS									REV	ISIC	N RECO	ORD			
				T											2	1	REV	ECO		DESC	RIPTION		DRFT	DATE	A
																E	DD	-		<u> </u>	RELE		ML		
			_	_							_				01	þ/	01	-				FIO REMAR	DA	2-17-74	
4-			$\rightarrow$	<u> </u>	Ļ			Ц		$ \rightarrow $	-	_	$\perp$				OZ	-	REV COLO				LA	1.3.75	
			$ \rightarrow$	_	L				$\square$		_		$\perp$		02	÷	_	05360				EASE	DOM	-10-B	Ł
			-	_	_			$\vdash$	$\square$		$\rightarrow$	-	+	$\downarrow$	2	A	A	08063	CLASS	<u>A</u>	RELE	ASE COM	770	1- 20-78	-
	$\square$		+		Į,	$\square$		$\square$	Ì-		-+	_	+	$\downarrow$	_		l	1							
-	$\vdash$	-	$\rightarrow$	-+-	<u> </u>	$\vdash$			┝╌┥		-+	_		+		ļ_	1								
				_	-	$\square$	_	$\vdash$	$\vdash$			+	+-			_		Į							
	+		$\rightarrow$			$\vdash$		$\vdash$	H		$\rightarrow$		+	-		┢									1
			+	_	-	$\vdash$		$ \vdash $	$\vdash$		$\rightarrow$	-+-	+		⊢	_			1				Į –		
+	-			· · ·							1	+	+	+			ł								
	+		IN	TER-C	VIVIS	ION	AL	DOC	CUM	ENT		+	+-			-	ł	1						l	l
-+-	+		Che	nges	to ti	nis d	locu	mei	it re	quir	• 1	┢	+	╉┥	┝	┝	ł	t							
	┢─┤			roval					Divi	isioa	IS	ł	+-	╉─┤		+	ł	1							
			per	CDC-S	STD	1.01	.02	4.		~		ł	╉	+		┝	ł	1	1				1	1	1
	+		AAL	030						C	<u>A</u>	+	+	+	⊢	╂	ł					~			
	نسل	-			<b>.</b>				<b>—</b>						L	L		<b></b>	L				<u> </u>	i	1

ONTROL D		COM	AMUNICATIONS Santa Ana, C		S DIV	<i>.</i>		E IDENT 34015		ET	2 0	, <del>,</del> ,	2	WL	DOCUMENT NO 74658400	REV.
DENT.	FIND NO.	GAU (REF		LENGTH (APPROX)		ÖR	IGIN	PIN	ACCESS FIND NO.		DESTIN	IATIO	PIN	ACCESS FIND NO.	REMARKS	
1	7	22	SHIELD WIRE		201	NN .	PI	1	5	20	NN A	2	1	4	PROTECTIVE GND (AA	1)
2	1	1	BLK			1	1	2		Γ	Ī	1	2	1	TRANSMITTED DATA (	(BA)
3			BRN				1	3				T	3		REVD DATA (BB)	
4			RED					4					4		LEQUEST TO SEND (CA	)
5			DRN					5				T	5		CLEAR TO SEND (CB)	
6			YEL	1				6		Γ			6		DATA SET READY (CC.	,
7			GRN				T	7			[		7		SIGNAL GND (AB)	
8		Π	BLU				Τ	8		Γ		T	8		REVO LINE SIGNAL DE	T (C)
9	1	1	VIO		1	1	1	11			1	1	11	1	ORIGINATE MODE	
10	7	22	GRY		201	NN 1	01	20	5	10	NN A	2	20	4	DATA TERM. LEADY (CL	7)
											_					
						_										
					Ľ					L						
									L	L						
										L			L			
					L					L						
				· .												
				L					L	L			L			
		L											L			
								ļ								
				L				L								
			_	L				1	I				L			
1			1		ι.			1		1			1			

DWN	<	R4	W	a	Ð	2.	<u>:/-74</u>	C	ONT	RO	. D/	TA	TITL	• <	:01	IN	r.	<u>ک</u> ر.	DA:	HSSY-		PREFIX	DOCUM	ENT NO.			REV
CHKD						Ľ								Ļ	15)		<	<i>CL</i>	4 L	ロンド		NL	74	7157	100	)	00
NG NFG	┢	Ŷ	€			<u>k</u> -	·, ·	-1 P	PROD	UCT	S DI	V. I					CA.	A.	' 78	est can	INFCTCK						Ľ
APPR	╞					F			COD		ENT		FIRS	US US	ED C	N			32	2161 - 02	8-122			SHEET	1/2	or 2	
	1		s	HEE	TF	L RE ∨	151	ON	51	TAT	us							_			REVISIO	N REC	ORD		_		
Т	<u> </u>	Γ									r	Γ					2	/	RE∨	ECO	DESC	IPTION		D	RFT	DATE	API
1		t															00	00	00	05515	CLE RELE	HSE			_	2-24-7	1A
		T							1																		
Τ	Ι								Ι														•				
		Ι																									
		L																								1 .	
	L																		•							1.1	
													L														
		Į	L																							l	
	⊢	┢	L								L	-			$\square$			_						ľ			
_	┡	┢	ļ						ļ	ļ				_				_									
_	-	┢		ŀ				-			-	$\vdash$						_									
	⊢	┢	┣						_					_				_									
	┢─	⊢				-	$\vdash$	-	_	ľ	–																
	╞	┢	-	$\vdash$						$\vdash$	┝	-				-	_										
	┢	┢─	┢				$\vdash$	-	┢	-				-	$\vdash$		-										
		1	I			L			J		L	L													_		L
NOTE	:2:																										
																							1				
																								DET	TACH	ED LIST	rs
ORM 1	0246	01.0	16.00	2 0	ETER	2101	POP	тс	1 5 4 7		NIT -	1020														PRINTED	IN LU

												32161-028-122 DOCUMENT NO.	• •
CONTROL D			NICATIONS Santa Ana, C	PRODUCTS alif. 92704	S DIV.		E IDENT 4015	SHE	et 2 or 2		WL	DOCUMENT NO. 74715700	rev. DD
CONDUCTOR	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX)	ÓR	IGIN		ACCESS FIND NO.	DESTINATIO	N	ACCESS FIND NO.	REMARKS	
1	1	22	WHT			PI	2	2	PI	3	2	SD/RD	
2	1	Å	4			PI	4		PI	5	Å	RTS/CTS	
3						PI	6		PI	20		DSR/DTR	
4	1	1	1			PI	12	1	PI	19		SDCD/SRTS	
5	/	22	WHT			PI	22	2	PI	25	2	RI/TB	
			[								ļ		
								ļ		<u> </u>		· · · · · · · · · · · · · · · · · · ·	
· · ·													
										ł			
			<u> </u>										
										<u> </u>			

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

DW CHI ENG	D	£.( []	K.			3]. S	6 78	CO	MMU		ATIO	NS	TITL	A	IS)	Ń	C	<b>I</b> R	0Ņ	557 - OUS A 113	RS 232	WL.	documen 748		7.	56	Å
APT			Fa				-78		CODE	1015		/04	FIRS Y/		28		4							SHEET	1	0F 2	
			:	SHE	ET	REV	151	ON	\$T	ATU	JS										REVISIO	N REC	ORD				
			T	L			$\Box$										2	1	REV	ECO		IPTION			RFT	DATE	APP
		_		+		╞	$\square$					_		_			01	Ø	01	008457			EASE			6.78	VK
	$\rightarrow$	-+	+-	+	+	_						_					A	<u>A</u>	A	8648	REMOVED CI	_ *( //	PAR15	R	0	4-79	$\mathcal{M}^{\mathcal{R}}$
-		+	+	+	╉─	+	Н		$\neg$			-			-			-									
	-	+	+	+-	+	$\vdash$			$\neg$																		
		+	-	1	1	<u>+</u>				-																	
		+	1	1	1	t								_	Π												
				Τ																							
																	L							· •			
		$\rightarrow$		+	+-	ļ				_							L	L					1	l			1
-	_	$\rightarrow$			-	-			_	_		_			Н		┝	ļ	Į				NTER-DIV		- 00	CILMENT	ר
┣		-+	-		+	┢						_			Н		┝						inges to t				
┝		+	+	+	+	┢	$\vdash$					-			Н		┝─	-					roval of				
			+	+	+	┢					Η				Η		┢╴					per	CDC-STD	1.01.0	24.	T	
F			T	1	1	t			-									t					030				
Ž	DTE	s://	7	CU	T	0	FF	R	PEN	ΜAI	IN / .	NG	ŕ	w	IRE	S	; <i>,</i>	R	ом	CABLE	(FIND NO.	8)7	rhą <i>t</i>	ARE	~ ^	IOT US	ED.
																								DET	ACH	ED LIST	s
FOR	M 19	246-01	1-015-0	)92 C	DIETE	RICH	1-POS	TCL	.EAF	PRIP	NT 1	020														PRINTED	IN U.S.A

CONTROL D		COMN	Santa Ana, C		S DIV.			4015		et 2	, 01	- 2	2	WL	DOCUMENT NO. 74875756 A
CONDUCTOR IDENT.	FIND NO.	GAUGI (REF)	E COLOR (REF)	LENGTH (APPROX)		ORIG		PIN	ACCESS FIND NO.		DESTIN	ATIO	PIN	ACCESS FIND NO.	REMARKS
/	8	24	SHIELD		CO	VN F	2/	1	з	CON	IN I	P2	1	4	PROTECTIVE GND (AA)
2			BLK					2					2		TRANSMITTED DATA (BA)
3			BRN					Э					ŝ		RECEIVED DATA (BB)
4			RED					4					4		REQUEST TO SEND (CA)
5			ORN					5					5		CLEAR TO SEND (CB)
6			YEL					6					6		DATA SET READY (CC)
7			GRN					7					7		SIGNAL GND (AB)
w			BLU					8					8		RCVD LINE SIG DET (CF)
9			VIO					20					20		DATA TERM READY (CD)
10			GRY					22					22		RING INDICATOR (CE)
11	8	ź4	WHT		CO	NN A	21	25	3	CON	IN I	P2	25	4	TERM BUSY (-)
12	8	24	WBLK		-					_		-	-	—	
/3	8	24	W/BRN		-		-		—	-		_			
14	8	24	WRED		L		-			-		_			$\square$
			_												
										L					
										L					
					L					L				<u> </u>	
				·	L					L					
					L									I	
			-											-	
			<b></b>							L					
1															

DWN CHKD ENG	Ŀ	EC El ZX	Ŋ	OLI	DT		16/7	/ Ci	MM	UNIC	L DA	NS	A	S	'N	CH	R	<b>0</b> N	- IOL	455	RS RS	- 232			WL		48			46	rev A
MFG APPR	ľ	R:3	ta	<u>fu</u>	h	-+	1/ 27	_	COD	401		V. 704	FIRS	ST U	3C	ON			12		_		-	-	_		1	SHE	ÆT /	OF :	2
			:	SHE	ET	RE	vis	ON	S	TAT	υs										_	RE	vis	ION	REC	ORD					
			L	L	T	L											2	1	REV				-		PTION				DRFT	DATE	APP
$ \rightarrow  $		╋	┢	+	┢	╀╴	╞	$\vdash$	-	┝				-	H	-	pi A	oi A	01 A		<u>457</u> 48	CLAS. REMOV			_			E	AV Ø	8.18 4-79	K/K
																				00	-0	KEMOV	<u> </u>	<u> </u>	<u> </u>						
																									Cha app per	inges iroval	te thi of : STD 1	is d all	ocumen Using	UMENT t require Division: TD	
NOTE:	-		015-0	92 0		RIC	H-P0	T C		BP 81	NT 1	020																D	ETACH	ED LIS	

CONTROL D		COMMUNICATIONS PRODUCTS Di Santa Ana, Calif. 92704							E IDENT 4015	SHE	ET	2 0F	2		WL	DOCUMENT NO. 74875846 A
CONDUCTOR	FIND NO.	GAL (RE	UGE F)	COLOR (REF)	LENGTH (APPROX)		OR	IGIN	PIN	ACCESS FIND NO.		DESTINAT		~	ACCESS FIND NO.	REMARKS
/	4	24	4	SHIELD		CO	VN	PI	1	3	(0)	NN P	2 /	Τ	з	PROTECTIVE GND (AA)
2	4			BLK					2	З		P	2 3			TRANS/RCVD DATA
ŝ	4			BRN					3	З		P	2 2			RCVD/TRANS DATA
4	13			WHT	1.0 25.4 MM				4	З		P	5			REQ CLEAR TO SEND
5	4			RED					5	· —		P	2 8			RCVD LINE SIG DET
6	4			ORN					6	3			20	2		DATA SET/TERM READY
7	4			YEL					7	3			7			SIGNAL GND (AB)
8	4			GRN				PI	8	3			4			RCVD LINE SIG DET
9	13			WHT	1.0 25.4 MM			P2	4	-			5			REQ/CLEAR TO SEND
10	4	24	1	BLU		COM	Ŵ	PI	20	3	CO	NN P	26		3	DATA TERM/SET READY
													-	1		
														-		
														-		
													1	1	_	
FORM 23562-00	015.003	DIST	ERICA	I POST CI F		020										PRINTED IN U.S.A

5-092 C TERICH-POST CLEARPRINT 1020

DWI CHK ENG	0	E.	CK Da			2	151) 151 7/7	2	COMM	ALIMA	CATE	INS I	A	4 S	SY/	V	ΩH	R	ЭN	0	SSY- US R ODEM	'S-232		PREFIX WL	documen 748			60	ntv A
AFG			Fra				4-1		co		TS DI Ca. 92 DENT 15		FIRS	it U	29	ЭМ				_			~			SHE	ET /	0F 2	
				SH	EET	RE	vis	10	N S	TAT	rus											REV	ISIO	N RECO	ORD				
П		_	$\bot$		_		T				$\bot$						2	_	REV		ECO			IPTION			DRFT	DATE	APP
$\vdash$		+	+	+	+	+	+	+	+	+	+	╞	-	-	$\square$		·	ŧ	01	ŀ	008457			the second second		-	AV	8.78	JK.
$\vdash$	-+	+	+	+		+	+	╉	+-	╋	+	┢	-	-	$\left  \cdot \right $		A	A	A	+	8648	REMOVEL			PARIS		709	9 APR. <b>79</b>	VK
	+	+	+	+		+	-	╈	+	╋	+	+	-				-	⊢											
				T			T	T				T							Ľ										
							Ι	Ι		Γ		Γ															· .		
		$ \rightarrow$	$\downarrow$				1		$\perp$										]										
	$\dashv$	$\downarrow$	_		$\downarrow$	+	_	+	-	╇	-		L			_	-											1	
		+	-		+	+	+	╀	-	+	-		-		$\square$	-	-	┢	ł										
$\vdash$	$\dashv$	+	$\rightarrow$	+	╀	╋	╉	╀	-+-	╋	+	┢	-		$\square$	_	┢	⊢										[	
		+	+	+	+	+	╈	╋	+	╀	+	┢		-	$\mathbb{H}$	-	┢	┢	ł						'				
	1	1	+	1	$\uparrow$	╈	╈	╈	+	+	1	┢		$\vdash$	Η		F	T											
•							T	T		Τ								T	1										
	_	_	_																										
		_	_	+	+	+	╇	+	1	+	+	┢	_				1												
N	DTE	<u> </u>		•			_1		_ <b>_</b>	1	1	L	I	1	L	L	L	1	L	1		I		() 41 19	INTER-DIV honges to pprovel a br CDC-ST	this of al	docum I Using	ent requi 9 Divisio	ire as
								_																	Γ	D	ETACH	ED LIST	s
EOB	M 19	246.0	1-015	-092	DIFT	FRI	CH-PO	ъят	CLEA		INT	1020											-					PRINTED	IN U.S.A

18danai. M	n đ	co		NICATIONS Santa Ana, C	PRODUCTS alif. 92704	S DIV.			E IDENT	SHE	ET 2	2 OF	z		WL.	DOCUMENT NO. 74875760	rev. A
CONDUCTOR	FIND NO.	GAI (RE	JGE F)	COLOR (REF)	LENGTH (APPROX)		ORI	GIN	PIN	ACCESS FIND NO.		DESTINA	TION	PIN	ACCESS FIND NO.	REMARKS	
/	ຮ	24	4	SHIELD WIRE		COL	VN I	21	1	3	CO	NN P	ž	1	4	PROTECTIVE GND	
2				BLK					2					2		TRANSMITTED DATA	
3			BRN			2	1	3					3		RECEIVED DATA (BB		
4				RED					4					4		REQUEST TO SEND	
5				ORN					5					5		CLEAR TO SEND (C	B)
6				YEL					6					6		DATA SET READY	'(CC)
7				GRN					7					7		SIGNAL GND (AB)	
8				BLU					8					8		RCVD LINE SIGNAL DE	T(CF)
9				VIO								•		11		ORIGINATE MODE	
10	8	24	1	GRY		СО	NN .	ΡI	20	3	CO	NN P	2	20	4	DATA TERM. READY (C	co) _
											Γ_						
FORM 23562-0	0-015-092	DIET	ERIC	H-POST CLE	ARPRINT	1020										PRINTED	IN U.S.A

DWN	Γ	A.	٧o	LPI	:	8-	7-7	le	5				TITLE			CA	BL	E	AS	SEMBLY	/	PREFIX	DOCUMEN	T NO.			REV
CHKD ENG MFG	Ι.	R.A.			a D	10	178	3 00	MM	ÚNIC	ATIO DIV	NS				45	SY	NC	HR	DNOUS DEM (RE	CLA	WL	748	876	194	4	A
APPR		<u>к.</u> ғ ЈК		DR	ICH		- 78		COD	401	HENT	-04	FIRS		72		1.,	4						SHEET	1	0F 2	
			SF	IEE.	T R	EV	ISI	ON	S	TAT	US	-									REVISIO	N RECO	ORD				
																	2	1	REV	ECO	DESCR	RIPTION		DR	FT	DATE	APP
	_								L				_					01	01	08507	CL B RELE			A	<ul> <li></li> </ul>	8-78	JK
		$\square$	$\downarrow$	4	_	_			-	<b> </b>	$\downarrow$	_	$ \rightarrow$	_			A	A	A	8648	CHANGED PI	NI RE.	<u>F.</u>	70	2	4-79	八人
	_	+ +	-	-+	-	-					$\vdash$		-		_		-										
		+	+	-+	+		-			┝	$\left  \right $	+		-											1		
			+	-†	-						┝╌╂	-+	+		-												
			1	-†	1							1				-									- 1		
			ľ																								
		$\square$	_	_	_				L		$\square$	_	_														
		$\vdash$	$\downarrow$	$\rightarrow$		_					$\vdash$	$\dashv$	-										1				
		$\vdash$		-	+				┣-	-	$\vdash$		+		_			┝									
		┞╌┤	+	+	+	-	_		┝─		⊢∤	+	$\dashv$		_		┝	┝							•		
		+		-						-		-	+				┝─	┢									
		t t		-†	1						H	1	1	-									6030	<b>. .</b> .	1		Ļ
NOTE	S :							k														Ci	iNTER-DIV anges to proval o r CDC-STi 	this do f all U	cum o Ising	ent requi	re
																							Γ	DETA	СНЕ	D LIST	s
FORM 19	246-	02-01	5-092	DIE	TER	сни	POST	T CLI	EAR	PRIN	т 102	0									·····					PRINTED I	N U.S.A

ORPORAT		C0		NICATIONS Santa Ana, C	PRODUCTS alif. 92704	S DIV.	CODE ID 3401		SHE	:T	2 OF	2	WL	DOCUMENT NO. 74876194	REV. A
CONDUCTOR DENT.	FIND NO.	GAI (RE	JGE F)	COLOR (REF)	LENGTH (APPROX) FT	OF	IGIN		ACCESS FIND NO.		ESTINATIO	ON	ACCESS FIND NO.	REMARKS	
1	8	2	2	SHIELD WIRE	50.0	P		1	3		P2	1	4	GND (FRAME)	
2	1	1		BLK	1	۱ ۱		2	4		1	2	1	SEND DATA	
3				BRN				3				3		REC DATA	
4				RED				4				4		RTS	
5				ORN				5				5		CTS	
6				YEL				6				6		DSR	
7				GRN				7				7		GND (FRAME)	
8				BLU			2	3				8		DC D	
9				VIO			1	9				19		SRTS	
10				GRY			1	2				12		SDCD	
11	¥		(	WHT	¥	¥	2	0	*		Y	20	Y	DTR	
12	8	2	2	WHT/BLK	50.0	PI	2	2	3		P2	22	4	RI	
								_							
			_												
								_							
								-							
												1			·····

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

.

This appendix consists of an alphabetical listing of all terms and abbreviations, including acronyms and mnemonics, used in this manual. In the text many signal names listed herein only exist in their false  $(\overline{xx})$  or reverse level  $(\overline{xx^*})$  state but are presented here only in their true or conventional state.

ACLA	Asynchronous communications line adapter
ADD	Address
A-0-I	AND-OR-Invert (circuit or function)
CLA	Communications line adapter
CLE	Communications line expansion
CO	Code bit
COM	Command word
CRC	Cyclic redundancy check
CTS	Clear to send
CTSS	Clear to send status
DAST	Data associated status
DAT	Data receive reqister
DAV	Data available
DCD	Data carrier detect
DCDS	Data carrier detect status
DLM	Data line monitor
DSR	Data set ready
DSRS	Data set ready status
DTO	Data transfer overrun
DTOS	Data transfer overrun status
DTR	Data terminal ready
ECHO	Echoplex mode
END	End of input frame
FDX	Full duplex
FES	Framing error status
HDX	Half duplex
IADD	Input address

IAV	Input available
IBF	Input buffer full
IC	Input control
IEN	Input end
IER	Input error
IF	Information format
II	Information input
ILE	Input loop error
ILES	Input loop error status
IO	Information output
IODD	Output data demand
ION	Input on
IS	Input select
ISON	Input status on
ISR	Input status request
IST	Input strobe
ISUP	Input supervision
LED	Light-emitting diode
LIT	Loop internal test
LM	Loop multiplexer
LSI	Large-scale integration
MCL	Master clear
MLIA	Multiplex loop interface adapter
Modem	Modulator-demodulator
NAND	Not and (circuit or function)
NOR	Not or (circuit or function)
NPU	Network processor unit
ODATA	Output data
ODD	Output data demand
OER	Output error
OF	Output format
OLE	Output loop error
OM	Originate mode

A-1

OON	Output on	SCL	Status clear
OSC	Output select clear	SCLA	Synchronous communications line adapter
OSL	Output select	<b>C</b> D	Send data
OST	Output strobe	SD	
OSUP	Output supervision	SDCD	Secondary data carrier detector
PES	Parity error status	SDCD <b>S</b>	Secondary data carrier detector status
PI	Parity inhibit	SELI	Select input
PSET	Parity set	SELO	Select output
RCK	Receive clock	SODD	Set output data demand
RD	Receive data	SRLSD	Secondary receive line signal detector
RF	Reference frequency		
RHR	Receive holding register	SRTS	Secondary request to send
RI	Ring indicator	TB	Terminal busy
RIBF	Reset input buffer full	TCK	Transmit clock
RIS	Ring indicator status	TD	Transmit data
RLSD	Receive line signal detector	THR	Transmitter holding register
RODD	Reset output data demand	THRE	Transmitter holding register empty
RSD	Restraint detector	THRL	Transmitter holding register
RSR	Receive shift register		load
RTS	Request to send	TSR	Transmitter shift register
R/W	Read/write	TTL	Transistor-transistor logic
SAV	Status available	UART	Universal asynchronous receiver- transmitter
SB	Stop bit		

## TO CONVERT DECIMAL TO HEXADECIMAL

- Find decimal number in body of table (Example: 157).
- Scan horizontally to the left to find the first hexadecimal digit (in this case, 9).
- Scan vertically up (from 157 in table) to find second hexadecimal digit (in this case, D).
- Thus decimal number 157 = hexadecimal number 9D.

## TO CONVERT HEXADECIMAL TO DECIMAL

- Find first hexadecimal digit in lefthand column (Example: D).
- Find second hexadecimal digit in top row (Example: 9).
- 3. Simultaneously scan horizontally to right (from D) and scan vertically downward (from 9) to find point of intersection in body of table (in this case, 217).
- Thus hexadecimal number D9 = decimal number 217.

.

							Second	d Hexa	adecii	nal D	igit —							
		0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F	
al Dicit	0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	_
	1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
	2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	
	3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	
		64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	
	5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	
		96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	
Tevađerimal	7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	
, Dev	8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	
		144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	
First	A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	
	В	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	
	с	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	
	D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	
	Е	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	
	F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	

## TABLE B-1. HEXADECIMAL/DECIMAL CONVERSION

--.

## **COMMENT SHEET**

MANUAL TITLE:	Asynchronous Communica DU189-A/B, DU190-A/B, a		DU137-A,				
	Hardware Maintenance Ma	anual					
PUBLICATION NO	<b>b</b> .: 74700900	REVISION: E					
NAME:							
COMPANT							
STREET ADDRESS:							
CITY:	STATE:	ZIP CODE:					

This form is not intended to be used as an order blank. Control Data Corporation welcomes your evaluation of this manual. Please indicate any errors, suggested additions or deletions, or general comments below (please include page number references).

1

