74700900.

CONTROL DATA CORPORATION

coc® ASYNCHRONOUS COMMUNICATIONS LINE ADAPTER **DU 137-A** DU 189-A/ B DU 190-A/B DU 191- A/B

HARDWARE MAINTENANCE MANUAL

74700900

Revision Letters I, O, Q and X are not used

© 1975, 1977, 1978, 1979 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:

CONTROL DATA CORPORATION
Publications and Graphics Division P. O. Box 4380-P
Anaheim, California 92803

or use Comment Sheet in the back of this manual.

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

 $\label{eq:2.1} \mathcal{L}(\mathcal{L}^{\text{max}}_{\mathcal{L}}(\mathcal{L}^{\text{max}}_{\mathcal{L}})) \leq \mathcal{L}(\mathcal{L}^{\text{max}}_{\mathcal{L}}(\mathcal{L}^{\text{max}}_{\mathcal{L}})) \leq \mathcal{L}(\mathcal{L}^{\text{max}}_{\mathcal{L}}(\mathcal{L}^{\text{max}}_{\mathcal{L}}))$

LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot
near the page number if the entire page is affected. A bar by the page number indi

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^{2} \left(\frac{1}{\sqrt{2}}\right)^{2} \left(\$ $\label{eq:2.1} \mathcal{L}(\mathcal{L}(\mathcal{L})) = \mathcal{L}(\mathcal{L}(\mathcal{L})) = \mathcal{L}(\mathcal{L}(\mathcal{L})) = \mathcal{L}(\mathcal{L}(\mathcal{L})) = \mathcal{L}(\mathcal{L}(\mathcal{L}))$

 \sim

PREFACE

This manual contains information on operation, maintenance, installation and checkout as well as relevant programming considerations for the CDC Asynchronous Communications Line Adapter DU137-A. The communications line adapter and associated cables are used within the 255X Network Processor Unit.

The DU137-A Communications Line Adapter (CLA) interfaces with different modems, according to the cable set to be selected. The DU189-A/B, DU190-A/B, and DU191-A/B CLAS each consist of a DU137-A circuit card and includes a preselected interface cable set.

The A version and B version 255X cabinets referred to in this manual are described in the system cabinets manual listed below.

The B version cabinets contain electromagnetic interference (EMI) protection.

The manual is intended for use by Customer Service engineers and presumes minimal knowledge of the 255X Network Processor Unit (formerly called host communications processor) •

Preventive maintenance and fault isolation procedures to the circuit card level are given and card repair on-site should be limited to emergency conditions only.

The related publications listed below are available through the CDC Literature and Distribution Services, 308 North Dale Street, St. Paul, Minnesota 55103.

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^{2} \left(\frac{1}{\sqrt{2}}\right)^{2} \left(\$ $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$ $\mathcal{L}(\mathcal{L}^{\mathcal{L}})$ and $\mathcal{L}(\mathcal{L}^{\mathcal{L}})$ and $\mathcal{L}(\mathcal{L}^{\mathcal{L}})$ $\mathbf{A}^{(1)}$ and $\mathbf{A}^{(2)}$ and $\mathbf{A}^{(3)}$ and $\mathbf{A}^{(4)}$

CONTENTS

 $\bar{\beta}$

ix

I

I

APPENDIXES

 $7-1$

FIGURES

TABLES

INTRODUCTION

This section describes the physical and functional characteristics of the asynchronous communications line adapter (ACLA) •

The ACLA is an asynchronous data conversion and control device which provides for the connection of asynchronous communications facilities to a communications processor.

PHYSICAL DESCRIPTION

An ACLA consists of integrated circuits and components mounted on an 11- by 14-inch (279.4 by 355.6 nun). circuit card as shown in figure 1-1. Two complete, identical ACLAs are contained on one card. The rear edge of the card contains two 102-contact tab connectors, extending the full length of the card. When the card is inserted in its card cage, these tab connectors engage the cage backpanel to provide signal paths between the ACLAs and their interfacing element in the multiplexing subsystem, the loop multiplexer.

The card is reinforced and protected with a metal frame which is riveted to the ACLA card. The front surface (card handle) provides an accessible mounting surface for the switches, indicators, cable connectors, and identification labels. The card handle when installed forms a cover to assure that cooling air is contained within the card cage. Two plastic ejectors on the handle facilitate removal of the card from the card slot.

Two pair of hexadecimal switches permit address selection of each ACLA and four signal indicators show when signals are passing through the ACLA. Two 25-pin connectors on the card handle provide the connection for ACLA-to-terminal/modem signal cables. Two toggle switches permit enabling or disabling of the input-available signal from the ACLA to the loop multiplexer.

All ACLA circuit cards are installed in a CLA and loop multiplexer card cage assembly, which also contains one or two loop multiplexer circuit cards, as shown in figure l-2. The cage assembly provides 16 positions (card slots) for communications line adapters; an ACLA may reside in any position. Figure 1-3 shows the placement of ACLAs in a 2550 Series Network Processor Unit (NPU).

Figure 1-4 illustrates the use of a communications line expansion (CLE) unit. When more than 16 CLA cards are required or the number of communications lines exceeds 32,

a CLE unit may be used. The first CLE is used for expansion beyond 16 cards or 32 lines. A second CLE allows expansion beyond 32 cards or 64. lines with a third CLE permitting expansion to 64 cards or 128 lines. Each CLE consists of one or two loop multiplexers and required power and cooling assemblies.

ACLA. CHARACTERISTICS

A summary of the physical specifications for the ACLA are given in table 1-1. Nonoperating environmental requirements for the ACLA are given in table 1-2, and operating environmental requirements are listed in table $1 - 3$.

SYSTEM APPLICATION

The loop multiplexer, multiplex loop, multiplex loop interface adapter, and all of the CLAs make up the multiplexing subsystem. The multiplexing subsystem hardware elements function as follows:

- Communications line adapters (CLAs) provide data conversion and control between the loop multiplexer and communications lines that are connected to the customer-supplied terminals or modems.
- The loop multiplexer provides a multiplexed path between a group of CLAS and the multiplex loop.
- The multiplex loop interconnects several loop multiplexers and the MLIA, residing in the communications processor.
- The multiplex loop interface adapter (MLIA) provides the hardware interface between the multiplex loop and the processor.

A sample system application is shown in figure 1-4, which is for illustrative purposes only; it does not necessarily represent a typical nor practical configuration.

FEATURES

HALF- AND FULL-DUPLEX OPERATION

The ACLA can be operated in either the halfor full-duplex mode. The request-to-send function is under program control. For half-duplex operation, it can be turned on

Figure 1-1. ACLA Circuit Card

I

Figure 1-2. ACLA Card Placement

or off independent of other ACLA commands to switch the modem between transmit and receive modes. Also, the input section can be disabled while in transmit mode to avoid receiving back what is being sent. For full-duplex operation, a request-to-send signal is generally left on by program control and the input section continuously enabled.

CODE LENGTHS

The ACLA can receive or transmit 5-, 6-, 7-, or 8-bit characters. A parity bit may also be added. Stop bit duration can be 1, 1.5, or 2 units in length. Character length, parity bit, and stop bit duration are all selected by program commands.

CHARACTER PARITY GENERATION/DETECTION

As a software option, the ACLA can be commanded to check input for and generate output with odd, even, or without character

parity. **When** a character is received with incorrect **parity,** parity-error-status is sent to the processor coincident with the character.

AUTOMATIC ANSWERING

The ACLA may be used with modems capable of automatic answering. Upon receipt of a call, the local modem sends a ring-indicator signal to the ACLA, which in turn reports ring-indicator status to the processor. If the software had previously activated dataterminal-ready (DTR) , the modem answers the call after one ring. If DTR is not on, the modem does not answer the call until the software issues a command to turn on DTR. Thus, the software may precondition DTR on and calls are answered when received, or DTR can be left off and the software decides, upon receipt of ring-indicator status, whether to answer the call or not.

 \mathcal{A}

Figure 1-3. Location of CLA and LM Card Cage in NPU Cabinet

 \sim

Figure 1-4. NPU System Application

TABLE 1-1. PHYSICAL CHARACTERISTICS

TABLE 1-3. OPERATING ENVIRONMENTAL REQUIREMENTS

SIGNALING'RATE SELECTION

The ACLA can operate at any of the standard nic homi can operate as any or the seanaard
signaling rates: 75, 110, 134.5, 150, 300, 600 1200 2400, 4800, and 9600 baud. Other 000, 1200, 2400, 4000, and 5000 Badd: 000 rates are also available. The signaling rates are also available. The Signaling
rate is selected by program command and can be different for transmit and receive.

RESTRAINT SIGNAL DETECTION

The ACLA provides the necessary interface for operating with an AT&T 811B Auxiliary Data Set used for TWX network connections. When the 811B detects a restraint condition when the 811B detects a restraint condition
from the TWX central office equipment, it activates a restraint-detection signal to the ACLA, causing the ACLA to suspend data transmission.

DATA TRANSFER OVERRUN

The ACLA generates data-transfer-overrun status bit if it assembles a new character before a previously assembled character has been transferred to the processor.

LOOPBACK TEST

On-line maintenance and checkout of the ACLA can be performed by use of the loopheart can be performed by doe of the floop
back test feature. When the ACLA receives a loop-internal-test (LIT) command from the processor, data from the output section is routed directly to the input section. Also, modem control signal lines (e.g., requestto-send) are routed back to appropriate modem status lines (e.g., clear-to-send). The loopback test mode allows testing of all ACLA sections except the modem interface (level conversion) circuits.

MODEM INTERFACE

The ACLA provides full interface with EIA RS-232-C and CCITT Recommendation V.24 standard signal levels at variable speeds. In addition to the normal data signals, the following control signals are accommodated:

- Request to send
- Clear to send
- Data set ready
- Data terminal ready
- Data carrier detector (Received line signal detector)
- Ring indicator
- Restraint detector
- Originate mode
- Local mode
-
- Secondary request to send Secondary data carrier detector
- Terminal busy

FUNCTIONAL DESCRIPTION

OPERATIONAL CONCEPT

The ACLA is a functional element of a demand-driven loop multiplexing subsystem. Figure 1-4 shows the interrelationship of the other functional elements of the subsystem.

The multiplex loop gathers input data and status from, and distributes output data and control to, many communications line adapters (CLAs). CLAS gain access to the multiplex loop through a loop multiplexer. The loop multiplexer allows a group of CLAs to access the multiplex loop through a single attachment point. It is essentially a passive device.

Both ends of the multiplex loop terminate at the multiplex loop interface adapter (MLIA), a control unit attached to the processor's input/output and direct memory access channels. The MLIA controls the operation of the multiplex loop, and transfers data and supervision between the loop and the processor. For more detailed information on the operation of the multiplexing subsystem, refer to the 255X Series HCP/NPU Hardware Reference Manual.

The ACLA assembles data character in its input section and disassembles them in its output section. On input, it converts ser~ ial data to parallel data, assembling the serial data at the signaling rate of the communications facility and transferring the data to the loop multiplexer. On output the ACLA functions as a parallel-toserial converter, receiving the data characters from the loop multiplexer and outputting them serially at the signaling
rate of the communications facility. The rate of the communications facility. data paths of the ACLA are shown in figure 1-5.

FUNCTIONAL SECTIONS

The ACLA consists of four functional sections: input, output, speed generators, and modem interface.

The input section receives serial data from the communications line and converts it to parallel format for input to the processor. The input section also monitors the data transfer process and communications facility (via the modem interface section) and reports status to the processor,

The output section converts parallel data from the processor to serial form for transmission to the communications line. The output section also accepts commands from the processor, which are used to control the data transfer process and communications facility.

The transmit and receive speed generators supply separate clock sources to the ACLA to operate at various baud rates. Each generator, under program control, can select one of four reference frequencies (provided by the loop multiplexer or special option) and divides it to produce the clock signals needed by the ACLA. All commonly used baud rates can be accommodated.

The modem interface section contains circuits that convert the electrical interface signals required by the communications facility (e.g., modem) to levels compatible with the internal ACLA logic. The ACLA interfaces with communications facilities that conform to EIA Standard RS-232-C or CCITT Recommendation V.24 interface standards and operates with modems compatible with AT&T 103, 113, and 202 Data Sets and CDC 358-1 transceiver. It operates at variable input and output speeds up to a maximum of 9600 bps.

Input Section

DATA INPUT

The input section of the ACLA may be set, via a command through the loop multiplexer, so that it ignores all inputs on the data line. Data assembly occurs only if the ACLA has received a command instructing it to monitor the input data line.

Figure 1-5. ACLA Block Diagram

 $1-8$

Following initialization by the processor, the ACLA monitors the input data line for a mark (negative voltage) to space (positive voltage) transition. Upon detection of the mark-to-space transition, the ACLA initiates input character timing and ensures that a valid character start bit is present. If the input data line *is* found to be of a marking condition at one-half bit time after the beginning of the start bit, the ACLA resets its character timing and halts character assembly. If the data line *is* still at a spacing condition, the timing continues running until the incoming data character is assembled and transferred to the storage buffer in preparation for transfer to the loop multiplexer. At this time, the ACLA sets input available (IAV) which notifies the loop multiplexer that data *is* ready to be accessed. The ACLA does not transfer the received parity bit to the loop multiplexer when checking parity, but does transfer all bits received when not checking parity.

INPUT ERROR CONDITIONS

The ACLA uses three methods of error checking to ensure the integrity of the incoming data. This *is* to insure that no data is lost or transferred in error without a report being made to the software. Via command from the processor, the ACLA can be instructed to check for either even or odd character parity or to ignore character parity. Upon detection of a character parity error, input-available signal to the loop multiplexer is set and the parity-error-status (PES) bit is set to a 1 in the status buffer.

The second method of error checking is the framing error which is also used to detect a break condition. To assure that the incoming character is valid, the ACLA checks to see if a valid stop bit is present. If the data line is at spacing condition in the middle of the first stop bit, input-available to the loop multiplexer sets and the framingerror-status (FES) bit is set to a one in the status buffer. Following detection of a framing error, the ACLA ceases to record the information on the data line until it sees a mark-to-space transition on the data line. The data-line-monitor command from the processor can be used to force this condition. The break condition (one or more character-times of spacing) is detected by the reporting of a null character and framing error by the ACLA for each character time of break. To determine the length of the break condition, the program issues the data-linemonitor command to cause the ACLA to monitor the data line for one more character time. When a break condition has been determined to exist, the program may periodically interrogate the ACLA to determine the condition of the data line with the use of data-line-monitor. FES is

monitored and reported regardless of the state of input-on signal as long as input-status-on is logic 1.

When assembling characters, a previously assembled data character is held in the transfer buffer until the next data character is assembled. If the character in the transfer buffer has not been accessed by the loop multiplexer by the time the new character is assembled, the previous character is erased and the new character set into the buffer; input-available is set and the data-transfer-overrun (DTO) bit is set to 1 in the status buffer. The input section does not store more than one data character.

Output Section

DATA OUTPUT

The ACLA output section receives commands and parallel data from the processor via the LM and transfers the data in serial form to the modem at a signaling rate determined by an internal timing source.

The output section of the ACLA is presented with an address and a select signal. If the address corresponds to the settings of the address switches, the ACLA recognizes commands and/or data received at the output bus.

Any combination of commands and data can be received by the ACLA; however, the ACLA can receive no more than one character at a time and process no more than two characters at a time. These commands must be contiguous.

Commands consist of the appropriate format bits and 8 bits of information. When a command is received, the 8 information bits are loaded into the command 1 register. In the same manner, the second, third, and fourth commands are stored in their appropriate registers. These commands are used to determine word length, parity, mode, and the state of the modem control lines.

Before the initiation of transmitting data, the ACLA must be programmed to include: 5, 6, 7, or 8 bits of data; even, odd, or inhibited parity; and 1 or 2 stop bits. Asynchronous transmission requires that the ACLA add a start bit to the beginning of each character and parity and stop bits to the end.

When the processor is ready to output data, it sends the output-on (OON) command to the ACLA. Upon receipt of the OON command and if CTS is active from the modem, the ACLA generates output-data-demand (ODD) , which in turn causes input-available (IAV) to be set. The LM responding to the IAV, selects the input side of the ACLA, picking up the ACLA address with the ODD bit set, and forwards it to the processor. The processor reacts to this ODD by sending

the first data character to the ACLA. The ACLA is inhibited from generating ODDs if any one of the following conditions are ~~t: clear-to-send (CTS) signal from the modem is inactive; restraint detector from the modem is active; or OON is inactive.

Data received by the ACLA is loaded into the transmitter holding register by the output strobe signal and then into the transmitter shift register in preparation for a serial transmission on the transmit data line. This transference of data from the holding register to the shift register causes an ODD to be generated, which is forwarded to the processor, informing the processor that the ACLA can accept another character. If another data character is not received by the ACLA before completion of the serial transmission of the character in process, the transmit data line remains in the marking condition.

ECHOPLEX MODE

Upon receipt of a command, the ACLA can route the data received from the modem back to the modem while accomplishing normal processing of the incoming data.

BREAK GENERATION

Following the receipt of a break command, the ACLA places the transmit-data line at a constant spacing condition. This condition continues until a command is received to turn break command to off.

LOOP ERROR DETECTION

The ACLA monitors two error lines from the loop multiplexer for the reporting of errors on the loop. One line indicates errors on the input loop while the other indicates errors on the output loop. The ACLA reports input error status if the input line toggles true during an input select or output error status if the output line toggles true during the output select.

CLA ADDRESSING

Each CLA may be one of 32 CLAs attached to the loop multiplexer backplane. In order to increase efficiency, many of the signals coming to the ACLA are bus organized. Because of this, each ACLA must be capable of generating an 8-bit address on input frames and recognizing the same 8-bit address on output frames. Figure 1-5 shows the data interchange between the ACLA and the loop multiplexer.

MASTER CLEAR

When the master-clear (MCL) signal originating at the LM attains a logic 1 condition, the ACLA is set to an idle state; all bits of command word 1, break and ISON bits of command word 2, and ECHO and LIT bits of command word 3 are set to a logic O; in addition, the transmit and receive shift register, receive storage buffer, framingerror status, parity-error status, and data-transfer-overrun status are reset. The transmit-data line sets to a marking condition. Input-loop-error, output-looperror status, and ODD are not reset. MCL must be active a minimum of 30 microseconds before the ACLA is guaranteed to be in the idle condition.

Modem Interface Section

The modem interface section of the ACLA provides the level conversion logic to make the ACLA compatible with the signal levels of the modem. This section of the ACLA also monitors the modem status lines for a change of condition: either a logic 1-to- $0.$ or 0 -to-1 transition. When a change occurs, status is reported to the processor. An exception of this procedure is that the ring-indicator signal only triggers a status report on a logic 1-to-O transition.

Via command from the processor, the ACLA can route the transmit data back to the input data assembly logic to test the data handling logic. The ACLA also returns the modem control signals to the modem monitor lines to verify operation of the modem interface circuits. The ACLA displays the condition of four RS-232-C interface lines via lights located on the card handle.

Speed Generators

The receive and transmit sections of the ACLA require clock sources that have a frequency 16 times the desired baud rate. The ACLA provides a receive or a transmit speed generator that selects one of four speed generator that selects one of four
clock frequencies, divides it by a predeter-
mined number between 1 and 16, and applies the quotient to the respective receive or transmit section of the ACLA. The speed generators function identically but are controlled by the processor independently through use of command words 2 and 4.

This section provides information on control, setup, and operation of the ACLAs as well as program control. The format of address, data, status and command (supervision) information flowing through or used by the ACLA is treated and descriptions of the various status and command bits are included.

CONTROLS AND INDICATORS

The controls and indicators consist of four modem light-emitting diode (LED) indicators, two thumbwheel address switches and an enable/disable toggle switch for each ACLA. Each address switch has a total of 16 different positions (hexadecimal); thus each pair of switches can be set to a total of 256 (16 times 16) different settings. The numerals 0 thru 9 and the letters A thru F are used to display the 16 possible settings for each switch. The upper thumbwheel switch *in* each pair represents the most significant digit.

Functionally, the address switch settings are encoded as an 8-bit binary address. Each ACLA in the user's system must be set to a unique address by means of ·the address switches. The communications processor receives data from or transmits to an ACLA based on the setting of its address switches; this routing of data is independent of the location of an ACLA card *in* its card cage.

The CLAl and CLA2 enable/disable switches, when in the OFF position, disable the associated ACLA. This effectively cuts off all input from the ACLA to the processor. The switches should be at OFF while address switches are changed if the card is plugged *in* and the system is operating. The switches are set to the on position only after the card has been inserted and the proper address selected. The names and functions of all ACLA switches and indicators are listed in table 2-1. The switches and indicators are shown in figure 2-1.

OPERATING PROCEDURES

Operation of the ACLA is automatic, and no operator action is required.

PROGRAMMING CONSIDERATIONS

The following programming reference information for the ACLA does not contain specific procedures for constructing an actual program. To prepare a program to control the ACLA requires detailed knowledge of the operation of the multiplexing subsystem elements, the multiplex loop interface adapter, multiplex loop, and loop multiplexer. The information required may be found in the network processor unit hardware reference manual.

TABLE 2-1. SWITCHES AND INDICATORS

Figure 2-1. Controls and Indicators, ACLA Card Handle

MULTIPLEXING SUBSYSTEM OVERVIEW_

The processor communicates with a CLA via the multiplex loop. The multiplex loop consists of two independent loops, the input loop and the output loop. The input
loop carries output data demands, input data, and supervision (status) from the ACLA to the processor. The output loop carries output data and supervision (commands) from the processor to the ACLA.

Information is transferred serially bit by bit on the loops. Loop cell structure is shown in figure 2-2. Every twelfth bit is a cell frame marker that defines a 12-bit loop cell. The cell frame marker is followed by a cell identification field (three bits), which defines the contents of the remaining field (8 bits) of the cell. The loop multiplexer receives information from the output loop and presents the cells in parallel form to the CLA (an 11-bit interface is used; the cell frame marker bit is deleted). Similarly, the ACLA transfers cells (11 bits) to the loop multiplexer, which presents them serially (and adds the cell frame marker bit) to the input loop.

A line frame is a group of contiguous loop cells related to a particular ACLA. The first cell of a line frame contains the
address of the CLA and the last cell contains a cyclic redundancy check (CRC) character. Other cells within the frame
may contain data and/or supervision (status or commands). All cells are passed unmodified between the multiplex loop and the CLA, except the check character which is removed from the output loop and added to the input loop by the loop multiplexer.

LINE FRAME FORMATS

The ACLA uses the following general line frame format on the input loop:

The ACLA address cell is always present and may contain an active output data demand bit. The data cell may appear next and contains input data. Two supervision cells may also follow and contain status word 1 and status word 2. If any status is to be reported, both status words always appear. The CRC (cyclic redundancy check) character is added by the loop multiplexer and does not concern the ACLA.

The following general line frame format is required by the ACLA on the output loop:

Figure 2-2. Loop Cell Structure

The ACLA address cell is always present. Either the data cell or command words may appear next. The data cell contains output data. From one to four supervision cells may appear and contain command words $1, 2,$ 3, and 4. Allowable combinations of command b, and it information commutations of community words are: none; 1; 1 and 2; 1, 2 and 3; words dic. Honc, $\frac{1}{1}$, $\frac{1}{1}$ and $\frac{2}{1}$, $\frac{1}{2}$ and $\frac{3}{1}$, or 1, 2, 3, and 4. The CRC character is removed by the loop multiplexer before being transferred to the ACLA.

CELL AND WORD FORMATS

The formats of the various word types used within the ACLA are presented in table 2-2. Processor word and loop multiplexer cell bit position identifications are shown in the table. These are for reference only and are of no real concern to the ACLA. Within the loop multiplexer and processor, each word consists of 12 bits. As noted earlier, however, bit position 0 of the LM is a cell frame marker used for loop timing. This bit is not employed within the ACLA as noted by each X in the table.

The rightmost 8 bits (Il thru I8) of the LM cell contain information while the leftmost 3 bits (Fl thru F3) contain a code defining the type of information included in Il thru IS. These codes, which are shown in the table, designate the information as the ACLA address, data, an ACLA status report to the processor, or a command from the processor.

Addressing Cell

Each ACLA is designated by a different S-bit binary address, as set by the hexadecimal address switches on the ACLA card handle. Thus, when data, input-supervision, or output-data-demand signals are presented to the loop multiplexer from the ACLA, the

first operation of the ACLA is to present its particular address.

Data or output supervision presented to the ACLA from the LM is preceded by an address. The ACLA compares this address with the internally preset address. If the two agree, the ACLA accepts the data or supervision. The addressing code format is shown in table 2-3. The mnemonics OF, IO, IF and II represent output format, information output, information format and information input, respectively.

In table 2-3 bit position IF3 is the output-In caste 2 3 Sit position if 3 is the output
data-demand bit in the address code. When the address is presented to the LM from the ACLA, the bit is a logic 1 if an ODD is present, and is a logic 0 if no ODD is present. This bit must be a logic 1 in an output loop address cell (OF3).

Address position Al is the most significant bit and A8 is the least significant bit in the binary coded address.

Data Cell

The data cell transfers information into or out of the ACLA via the loop multiplexer. The data cell format is presented in table 2-4. Bit Dl is always the first bit received from or transmitted to the modem by the ACLA.

Supervision Cell

The supervision cell on output gives information to the ACLA in the form of commands. On input this cell gives information to the processor in the form of status words from the ACLA.

TABLE 2-3. ADDRESSING CODE FORMAT

Loop Cell Bit Position	B ₀	вı	B ₂	B ₃	B4	B ₅	B6	B7	B8	B9	B10	B11
LM to ACLA Interface		OF 1	OF ₂	OF3	IO1	IO2	IO ₃	IO4	IO ₅	IO ₆	IO ₇	IO ₈
ACLA to LM Interface		ΙF	IF2	- IF^				II4				II8
Bit Content				0/1	A1	A2	A3	A4	A5	A6	$^{\prime}$ A7 $^{\prime}$	A8

TABLE 2-4. DATA CELL FORMAT

Loop Cell Bit Position	B ₀	B1	B ₂	B ₃	B4	B ₅	B6.	B7	B8	B9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	IO1	IO2	IO3	IO4	IO ₅	IO6	IO7	IO8
ACLA to LM Interface		IF1	IF ₂	IF3	II1	IT2	II3	II4	II5	II6	II7	II8
$8-$ or 9 -bit [†] character			Ω	Ω	D ₈	D7	D6	D5	D4	D ₃	D ₂	D1
7-bit character			Ω	Ω	0	D7	D6	D5	D4	D ₃	D ₂	D1
6-bit character			Ω	Ω	Ω	$^{\circ}$	D6	D ₅	D4	D ₃	D ₂	D1
5-bit character			0	0	$\mathbf{0}$	0	$\mathbf{0}$	D5	D4	D ₃	D ₂	D1
[†] For a 9-bit character the additional bit is a parity check bit. This is handled internally and does not appear at the ACLA/LM interface; consequently, only 8 bits are shown in this table.												

STATUS WORDS

Most status changes, error conditions, or a status request command cause status to be reported, and two characters are sent to the processor. The status word 1 and status word 2 formats are shown *in* tables 2-5 and 2-6, respectively. In both tables a logic 1 indicates that the associated modem signal or status condition is active (on) , and a logic 0 indicates that the condition is not active (off) •

COMMAND WORDS

The command words are instructions from the processor in the form of command words 1, 2, 3 and 4, which must be received in sequence. For example, words 1 and 2 must be received before word 3, and word 2 must always be preceded by command word 1. However, command word 1 can be received as a single word command. Formats for command word 1 and command word 2 are shown in tables 2-7 and 2-8. A logic 1, in the position indicated, activates the associated signal, while a logic 0 deactivates the signal. The commands operate independently of each other.

TABLE 2-5. STATUS WORD 1 FORMAT

II6 IF3 II ₂ II4 IF ₂ TT1 IF1 ACLA to LM Interface ILE l SDCD l DCD. DSR RI	Loop Cell Bit Position	B ₀	B1	B ₂	B ₃	B ₄	B ₅	B ₆	1B7	1 в8	B ₉	B10	B11
													II8
	Bit Content					CTS							OLE

CTS - Clear-to-send. This status bit indicates the state of the clear-to-send modem signal. When active, it indicates the modem is ready to accept data from the ACLA. It must be active to enable data nom. It mase be active to enable at changes from a logic 1 to a logic 0 during character output, the current character is completed and the transmit-data line is set to marking condition. A change of state of this signal does not cause status to be reported.

DSR - Data-set-ready. This status bit indicates the state of the data-set-ready modem signal. When active, it indicates that power is applied to the modem and that it is connected to the communications line. Any change of state of this signal causes status to be reported.

DCD - Data-carrier-detect. This status bit indicates the state of the receiveline-signal-detect modem signal. When active, it indicates that a carrier signal is being received by the modem. Any change of state of this signal causes status to be reported.

RI - Ring-indicator. This status bit is set and status reported each time the modem ring-indicator signal goes from an on state to an off state. This indicates that the modem is receiving an incoming call from a remote station. The status bit is reset when the status words are sent to the processor.

SDCD - Secondary-data-carrier-detector or secondary-received-line-signal detector. This status bit indicates the state of the secondary data-carrierdetector signal from the modem. This signal is used to indicate circuit assurance status or to signal an interrupt. Any change of state of this signal causes status to be reported.

ILE - Input-loop-error. When set to a 1, the bit indicates that the LM has detected a loop error while the ACLA was using the input loop. This status is reset when the status words are sent to the processor.

OLE - Output-loop-error. When set to a 1, this bit indicates that the LM has detected a loop error while the ACLA was using the output loop. This status is reset when the status words are sent to the processor.

TABLE 2-6. STATUS WORD 2 FORMAT

TABLE 2-8. COMMAND WORD 2 FORMAT

lator attached to the LM backplane. This special frequency can be used to accommodate a baud rate not available from the range of transmit baud rates shown in table 2-10.

Each time a command is given to the ACLA, each time a command is given to the nemit. condition desired on the associated function. Failure to do this will result in the condition being cleared or set to a different condition. Each time a command is given, the ACLA monitors each bit and takes the action dictated.

NOTE

When IOl thru I08 in command words 1 and 2 are all set to logic O, the ACLA is cleared to a known state which disables any input (output data demand, status or data) from the ACLA to the processor.

In command word 3, four bit positions (B4 thru B7) specify: 1) character length to be employed in interfacing with the external communications facilities, 2) whether parity bits are included in the data, and parity bits are included in the data, and parity bit, if included, is odd or even. Parity bit management applies only to the serially transferred data on the communications line. There is no parity bit exchange between the ACLA and the LM.

Command word 3 format is depicted in table 2-11. Bit position 7, PSET, selects odd or even parity as indicated by the presence of a logic 0 or 1, respectively. Bit position 6, denoted PI for parity inhibit, commands the ACLA to check for parity upon input and to add a parity bit to the transmitted serial data stream upon output. A PI bit of logic 0 initiates these functions whereas a bit content of logic 1 commands the ACLA to dispense with parity generation and co dispense with partty generation and checking. This is indicated in table 2-12, which also presents the COl and C02 bit code determining the character length employed during data transfers with the modems.

The character length, in terms of information content may be either 5, 6, 7, or 8

bits in length. However, if the PI bit is a logic 0, a parity bit is coupled with the information. In this case, the character length may be as long as 9 bits. Bit positions 10 and 11 specify the character length without parity and are coded as shown in table 2-12.

Command word 4, shown in table 2-13, is used in conjunction with bits I05, I06, I07 and IOB of command word 2 to set the baud rate for the input and output sections. The input and output baud rates may differ. determine the proper code for the baud rate, select the range from command word 2 in which the desired rate is contained and the desired baud rate from command word 4.

The baud rate can be determined using an algorithm with the appropriate bits (4 bits on input or 4 bits on output) from command word 4 in conjunction with the range selected from command word 2. Proceed as follows to find the baud rate:

- 1. Complement each bit of the two 4-bit fields of command word 4. Convert each result to a base ten number using I04 as the most significant bit for the input field and IOB as the most significant bit for the output field. Add one to each result.
- 2. Multiply the above result by 16_{10} .
- 3. Divide this product into the reference frequency selected from table 2-10.

The following example illustrates this algorithm for baud rate determination:

Given:

from command word $4 - 104$ 103 102 10
 0 1 0 1 0 1 0 1

from command word 2 - I05 I06 $0 (19.2 kHz)$

Complement $0101₂ = 1010₂ = 10₁₀$

Add one to the result = $1011_2 = 11_{10}$

Then, the baud rate = $\frac{19.2 \times 10^3}{111 \times 16}$ =

109.1 baud

NOTE

The ACLA must be able to receive data that might have up to 40 perdata that might have up to 40 per-
cent distortion, that is, 40 percent of a bit per character. The result found above is valid for a 110 baud communications line, having .82 percent tolerance of the nominal value of 110 baud.

			Speed - Command Word 4						Range - Command Word 2				
Baud Rate		Input				Output			Freq	Input		Output	
	I1	I2	I3	I ₄	I ₅	I ₆	I	I ₈	Desig	I ₅	I ₆	I7	I8
9600	1	1	$\mathbf{1}$	$\mathbf{1}$	1	$\mathbf{1}$	1	ı	$\mathbf C$	Ω	$\mathbf{1}$	$\mathbf 0$	ı
7200 (Special)	ı	ı	1	$\mathbf{1}$	$\mathbf 1$	$\mathbf{1}$	ı	ı	$\mathbf D$	$\mathbf{1}$	1	ı	1
4800	Ω	$\mathbf{1}$	1	1	$\mathbf 0$	$\mathbf{1}$	$\mathbf{1}$	ı	$\mathbf C$	$\mathbf{0}$	\mathbf{I}	$\mathbf{0}$	ı
3600 (Special)	$\mathbf 0$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf{1}$	$\mathbf{1}$	ı	D	\mathbf{I}	1	1	ı
2400	Ω	Ω	1	$\mathbf{1}$	$\mathbf 0$	$\mathbf{0}$	$\mathbf{1}$	ı	Ċ	Ω	1	٥ľ	ı
(Special) 1800	Ω	$\mathbf 0$	\mathbf{I}	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	ı	D	1	1	$\mathbf{1}$	ı
1600	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	\mathbf{I}	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	ı	$\mathbf C$	Ω	$\mathbf{1}$	0	$\mathbf 1$
1200	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	1	$\mathbf 0$	$\mathbf{0}$	Ω	1	\mathbf{C}	$\mathbf{0}$	1	0	1
1050	1	1	1	$\mathbf{0}$	ı	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf C$	0	1	0	ı
800	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf 0$	Ω	$\mathbf{1}$	Ω	C	0	$\mathbf{1}$	$\mathbf 0$	1
600	0	ı	$\mathbf{1}$	1	$\mathbf 0$	1	1	1	$\mathbf B$	$\mathbf{1}$	0	$\mathbf{1}$	0
300 \sim	Ω	Ω	$\mathbf{1}$	1	Ω	0	1	1	\bf{B}	$\mathbf{1}$	Ω	$\mathbf{1}$	0
150	$\mathbf 0$	0	Ω	ı	0	$\mathbf 0$	Ω	1	\mathbf{B}	1	Ω	ı	0
133.3	ı	$\mathbf{1}$	1	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\, {\bf B}$	ı	0	ı	0
120	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{1}$	Ω	Ω	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	\bf{B}	ı	Ω	\mathbf{I}	0
110	1	0	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{1}$	$\mathbf 0$	\bf{B}	$\mathbf{1}$	Ω	$\mathbf{1}$	$\mathbf{0}$
100	Ω	Ω	$\mathbf{1}$	$\mathbf{0}$	Ω	Ω	\mathbf{I}	0	$\mathbf B$	$\mathbf{1}$	$\mathbf 0$	$\mathbf{1}$	$\mathbf{0}$
75	0	Ω	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	Ω	0	Ω	\bf{B}	1	Ω	1	Ω
66.67	$\mathbf 1$	1	1	$\mathbf 0$	$\mathbf{1}$	1	1	$\mathbf 0$	\overline{A}	0	0	$\mathbf 0$	$\mathbf 0$
50.0	0	0	$\mathbf{1}$	$\bf{0}$	0	$\mathbf 0$	ı	0	A	0	0	0	0

TABLE 2-10. COMMON BAUD RATES AND COMMAND CODES

TABLE 2-11. COMMAND WORD 3 FORMAT

PSET - Parity-set. When B4 is a logic 1, concurrent with PI set to a logic O, the ACLA generates and checks for even parity. A logic 0 concurrent with PI set to a logic 0 causes the ACLA to generate and check for odd character parity.

PI - Parity-inhibit. When BS is a logic O, the ACLA checks character parity on input and generates character parity on output. A logic 1 causes the ACLA to ignore parity.

COl, C02 - Code 1 and Code 2 bits form a code so that each combination corresponds to a character length of either S, 6, 7 or 8 bits. The checking and generation of o bits: The Checking and generation of
character parity adds one information bit to the character and therefore must be considered when selecting the unit code. Table 2-12 shows these code bits in relation to parity-inhibit bit.

SB - Stop-bit. A logic 1 in B8 position causes the output logic to generate two stop bits (For 5 data bits, the stop bit is 1.5 units in length.) on output and a logic 0 generates one stop bit.

ECHO - Echoplex mode. A logic 1 in this position causes the ACLA to return all data received from the modem on the receive-data line back to the modem on the send-data line while maintaining normal data processing in the input logic. A logic 0 inhibits echoplex operation.

LIT - Loop-internal-test. A logic 1 in this position causes the ACLA to go into an echoplex mode. Data and modem control signals from the output section are routed (looped back) to the input section. Refer to Programming Notes for additional information on this mode of operation. A logic O disables the echoplex mode.

TABLE 2-12. CHARACTER LENGTH AND PARITY STATUS CODE

PROGRAMMING NOTES

The following notes provide additional information on the operation of the ACLA and are intended to assist the programmer. Typical input and output operations are presented.

ACLA INITIALIZATION

Before the ACLA is used following a power-up situation (either power up of a system in which the ACLA is already installed, or installation of the ACLA in an operating system or enablement of the ACLA by setting one of the enable/disable switches from the OFF to ON position), it should be cleared. Clearing the ACLA in this situation requires that the program perform the following:

- 1. Send output supervision with command words 1, 2 and 3 set to logic O.
- 2. Momentarily activate the inputsupervision-on (ISON) command with the appropriate output supervision. This causes any erroneous status set during the power-up sequence to be reported and cleared.

Any input line frames received from the ACLA prior to completion of the clear process should be ignored.

Once the ACLA is known to be in a cleared state, it can be initialized. Initialization generally consists of sending output supervision to activate ISON, selecting parity option and character length, and setting baud rate.

COMMUNICATIONS LINE CONNECTION

For switched (dial up) network connections, ring-indicator (RI) status indicates that the local modem is receiving an incoming call from a remote station. To cause the modem to answer the call, the program must send a command to turn data-terminal-ready (DTR) on. When the call has been answered, data-set-ready (DSR) is turned on and status reported.

For dedicated (private line) network connections, RI and DTR generally are not used. The program can determine the state of DSR by sending an input-supervision-report (ISR) command and observing the state of DSR status in the supervision returned.

In either type of network connection, DSR on indicates that the modem is connected to the communications line and data transmission can take place. DSR off at any time indicates that the modem is not connected to the communications line and data transmission cannot take place. Loss of DSR can occur because of any one of the following conditions:

- 1. Local modem is in a power-off condition.
- 2. Local modem is in a nondata mode of operation, such as alternate voice or test modes.
- 3. ACLA to modem cable is disconnected.
- 4. Local modem has gone to an "on hook" state and logically disconnected itself from the communications line.

INPUT OPERATION

When the remote station begins transmission, a carrier signal is applied to the communications line. The local modem detects this carrier, and DCD status is reported.

NOTE

In some situations, carrier is present continuously and is not turned on and off with each transmission.

To receive data (i.e., message from remote station), ION must be activated.

On two-wire, half-duplex communications facilities, ION should be deactivated before

Loop Cell Bit Position	B ₀	B1	B ₂	B ₃	B4	B5	B6	B7	B ₈	B ₉	B10	B ₁
LM to ACLA Interface		OF1	OF2	OF ³	IO1	IO ₂	IO ₃	IO4	IO ₅	106	IO7	IO ₈
Bit Content					모1	ドク	F4	F 8		ロワ		F8
Field Definition			Format			Receive				Transmit		

TABLE 2-13. COMMAND WORD 4 FORMAT

output to avoid receiving back the message transmitted.

OUTPUT OPERATION

To transmit data, output-on (OON) command must be activated. Also, request-to-send (RTS) must be turned on if not so conditioned previously. When the modem is ready to transmit data, it returns clear-to-send (CTS) signal, which causes the ACLA to generate the first output-data-demand (ODD) and to report CTS status.

When the program receives an ODD, it should return a character to the ACLA. Each time that the ACLA transfers a character from its buffer register to the shift (disassembly) register, it generates an ODD. This sequence is repeated until the last character of the message is transmitted. RTS can be deactivated one character time (or more, depending on the modem type} after the generation of the last ODD.

LOOPBACK TEST OPERATION

To operate in loopback test mode, the loop internal test (LIT} command must be sent to the ACLA. Data and modem control signals from the output section are routed (looped back) to the input section as follows:

- 1. Transmit-data (TD} is connected to receive-data (RD}.
- 2. Request-to-send is connected to clear-to-send.
- 3. Data-terminal-ready is connected to data-set-ready.
- 4. Local-mode is connected to datacarrier-detector (receive-linesignal-detector).
- 5. Secondary request-to-send is connected to secondary-data-carrier detector (secondary-receive-linesignal-detector).
- 6. Terminal-busy connects to ringindicator.

While in this mode, all signals received from the modem are blocked and ignored by the ACLA. However, on the output sid'e, signals to the modem are not blocked and caution must be used while in loopback test mode to avoid undesirable operation of the modem. For instance, while testing the operation of data-terminal-ready, an on condition is being received by the modem as well as being looped back as in item 3 above. If an incoming call was received in

this situation, the modem would answer; this may confuse the calling station since no data transfer would occur. Therefore, DTR should only be turned on momentarily to test its operation and left off during other ACLA tests.

BREAK/OPEN-LINE DETECTION

Break (one or more character times of a spacing) or open-line (continuous spacing) conditions on the receive-data line can be detected by use of framing-error-status (FES) and the data-line-monitor (DLM) command. When a character is received without a stop bit (spacing or logic 0 condition detected when receive-data line is sampled for first stop bit), FES is reported in conjunction with the character. Following detection of a framing error, the ACLA locks up and is not in a condition to assemble additional characters until it sees a space-to-mark transition on the receivedata line or a data-line-monitor command. The program must issue a DLM command each time it receives FES to cause the ACLA to monitor the receive-data line for another character time. The program detects a break condition by the receipt of one or more (the exact number is established by software) consecutive null (all zero) characters accompanied by FES. Once a break or open-line condition has been determined to exist, the program may periodically interrogate the state of the line by issuing a DLM command. If the line remains in a spacing condition, the DLM command causes a null character to be assembled and FES reported. If the line has returned to a marking condition, the DLM command has no effect.

The ACLA monitors for framing errors at all times. It transfers the character received and reports FES whenever the ISON command is active, independent of the state of the ION command. Thus, break detection is possible while the ACLA is transmitting to a remote station even though the input section may be disabled (ION off).

RESTRAINT DETECTOR

For operation on the TWX network, the local modem may occasionally signal the ACLA to suspend data transmission. This condition may occur when the ACLA can transmit data to the TWX central office faster than the central office can convert the data and transmit it on to the appropriate station. The ACLA simply inhibits generation of ODDs while the restraint-detection signal is active, the net effect on software being a momentary delay in receipt of ODDs.

UNCRATING

CAUTION

Although the integrated circuits and discrete components mounted on the individual printed circuit card can withstand considerable shock, the units must be handled with care. In no case should units be stacked directly upon one another because the printed circuit foil, components, or integrated circuits may be loosened or broken by such action.

The ACLA may be shipped already installed in a card cage assembly, or independently in a specially padded cardboard shipping container. Regardless of the method used for shipment, carefully unpack the units and check for damage. If a unit has been damaged in shipping, refer to section 8:503:00 of the Field Procedures Guide for Customer Engineers for instructions on disposition of damaged equipment.

INSTALLATION

CIRCUIT CARD TYPES

The DU137-A ACLA, PN74447001, is directly
interchangeable with the DU189-A, DU189-B,
DU190-A, DU190-B, DU191-A, or DU191-B ACLA
PN74877129, tables 3-1 and 3-2. The DU137-A ACLA, PN74447001, is directly
interchangeable with the DU189-A, DU189-B, DU190-A, DU190-B, DU191-A, or DU191-B ACLA, PN74877129, tables 3-1 and 3-2.

CABLE TYPES

Two
The
cabl
DU19
cont
spec Two cables are required for each ACLA card. The DU137-A ACLA is used with any of the cable sets listed in table 3-1. The DU189, DU190, and DU191 ACLAs, listed in table 3-2, contains the card and cables selected for specific applications.

Three types of cable assemblies are available for ACLA cards, each type used for a different application. The cable type is different apprication. The cable type is
identified by its assembly part number on a band around the cable at one end. A typical cable and its connectors are
illustrated in figure 3-1. Tables 3-3, I illustrated in figure 3-1. Tables 3-3,
3-4, and 3-5 provide pin connection data
for each type of cable. 3-4, and 3-5 provide pin connection data for each type of cable.

ACLA cables with exposed shields are used with B version NPU cabinets containing electromagnetic interference shielding. On each cable, 3 feet (0.9 metre) of cable shielding adjacent to the CLA connector is exposed to enable grounding to the cabinet frame.

CIRCUIT CARD LOCATIONS

ALCA circuit cards are installed in a CLA and loop multiplexer card cage. See figure 1-2. There may be from one to four card cages used in the multiplexing subsystem, all identical. If only one card cage is used, it is located in the lower section of the bay. See figure 3-2. Of the 18 slots available in a card cage, the two rightmost are reserved for loop multiplexer cards. ACLA cards can be inserted into any or all of the remaining 16 slots.

COM'vlUNICATIOl\5 LINE EXPM510N UNITS

Optional CLA and LM card cages have the same capacity as the basic card cage and are known as communications line expansion (CLE) units.

The first optional communications line expansion provides the second card cage assembly, which is mounted in the center of the cabinet above the first cage.

The second optional CLE unit provides the third card cage assembly, which is mounted in the lower section of the stand-alone cabinet. See figure 3-3. This option also includes a blower assembly and a power supply.

NOTE

The 2550-2 Host Communications Processor and the 2552-2 NPU each contain a second bay which houses the second and third CLEs.

The final CLE option provides a fourth card cage assembly, which is mounted in the center of the stand-alone cabinet. This unit uses power and cooling from the second CLE unit.

CARD LOCATION PRIORITIES

Because each CLE card cage assembly is identical in configuration and each CLA is the same as another in size, a CLA card can be physically installed in any card slot of any CLA and LM card cage.

Although random insertion of CLA cards into any of the available slots is permissible, best system performance is obtained when the cards having the highest character rates are inserted into the highest priority slots.

TABLE 3-1. CABLES USED WITH DU137-A ACLA

TABLE 3-2. DU189-A/B, DU190-A/B, and DU191-A/B Cable Sets

tACLA card, PN 74872129, is interchangeable with DU137-A ACLA, PN 74447001. the Used with B version cabinet.

Figure 3-1. Typical ACLA Cable Connectors

TABLE 3-3. CABLE 10400-1 SIGNALS AND PIN CONNECTIONS

I

I

TABLE 3-5. CABLE 10400-3 SIGNALS AND PIN CONNECTIONS

I

character rate = $\frac{pps}{unit~code}$

where the unit code equals the number of bits per character, including any start, stop, or parity bits.

Character rate is the bit per second (bps) rate divided by the unit code. Thus:

Each card cage is organized so that the leftmost card slot has the highest priority and each succeeding slot to the right has a lower operating priority than its neighbor on the left. Moreover, CLAl, as labeled on a card, has a higher priority than CLA2 on the same card.

If the system has more than one CLA card cage, the LM with the highest priority has its upper cable connected to the MLIA. The LMs are connected serially so that the LM with top priority has its lower cable joined to the upper connector of the LM next in operating priority. These priorities of interconnection are illustrated in figure 3-4.

CARD INSTALLATION

ACLA cards are installed in the selected CLA and LM card cage assembly as follows:

TABLE 3-4. CABLE 10400-2 SIGNALS AND PIN CONNECTIONS

 \bullet $\frac{1}{4}$

Figure 3-2. Component Location, Basic NPU Cabinet, Side View

M-579

Figure 3-3. Component Location, Stand-Alone Cabinet, Side View

LEGEND:

CLA - COMMUNICATIONS LINE ADAPTER CLE - COMMUNICATIONS LINE EXPANSION

LM - LOOP MULTIPLEXER

Figure 3-4. Priorities of Loop Multiplexer Interconnection

CAUTION

Do not attempt to install an ACLA card in the communications processor card cage, located at the top of the basic cabinet. If attempted, the communications processor backplane will be damaged.

- 1. Set CLAl and CLA2 enable/disable switches to OFF.
- 2. Position card vertically so that connector on card handle is on lower part and thumbwheel. switches are on upper part.
- 3. If system is operating, set thumbwheel address switches on card handle to the proper hexadecimal address before installing ACLA card. Refer to Controls and Indicators, section 2, for method of setting an address.

CAUTION

Ensure that 51-pin tab connectors on rear edge of card are properly aligned with their mating connectors on card cage backplane. Cross-slotting will destroy the backplane.

- 4. Insert rear edge of card into slotted guides, making certain that card is perfectly vertical and not cross-slotted.
- 5. Slide card into card cage, applying firm pressure on card handle to engage connectors on card with backplane connectors. All card handles will be flush with one another when cards are correctly installed.
- 6. Position blank slot covers in all card slots that are not used to assure that blower air flow is contained in card cage.
- 7. Set thumbwheel address switches on card handle. Refer to Controls and Indicators, section 2, for the method of setting an address.
- 8. Set enable switches to CLAl and CLA2 {enable) positions.

CABLE INSTALLATION

ACLA cables are installed as follows:

Select a cable that is compatible with terminal or modem to be connected to ACLA. Refer to the cable indentification.

- 2. Attach cable to terminal or modem, then attach the other end of cables to the ACLA card handle. All cables exit **through** bottom of cabinet. In the B version cabinets, cables are routed through cable grounding assembly located at bottom of cabinet. See figure 3-5 •. For ACLAs installed in upper expansion position of cabinets, route cables through cable tray provided on either side and then down along the side to bottom of cabinet.
- 3. Tighten down retaining screws on all cable connectors. Apply pressure to grounding clamp **(B** version) and tighten screws.
- 4. Lay out surplus length of cable in a long, flat loop under the raised floor or in enclosures; this manner of storage minimizes
kinking of cables.
- 5. Place protection padding, if available, over stored loops of cable before installing flooring.

INITIAL CHECKOUT

After all ACLA cards are installed and connected, diagnostic or system programs can be used to determine overall ACLA function.

If a fault is isolated to the ACLA, the following mechanical checks may be made:

- 1. Check that enable switch of ACLA in question is in the on {up) position.
- 2. Check that ACLA cable connectors are firmly attached.
- 3. Ensure card is firmly placed in card slot.
- 4. Monitor LED indicators under ACLA card handle to ensure electrical power is on ACLA card.
- 5. If LED indicators are not lit on the ACLA card, check LED indicators on LM card handle to ensure power is available to card cage.
CRATING AND SHIPPING

If ACLAs are to be shipped installed in a card cage assembly, the packaging must be designed to hold the ACLA cards securely in place during shipment, as well as to provide protection for the exterior of the card cage.

If the ACLAs are to be shipped independently, they must be packaged in well-padded cardboard containers to protect the integrated circuits, discrete components, switches and printed circuit foil from damage during shipment.

Packaging should conform to the requirements of CDC Procedure 13-002, Packaging and Material Handling Documentation.

Figure 3-5. Typical Grounding Arrangement for B Version NPU Cabinets

 $\label{eq:2.1} \begin{split} \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) = \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max$ $\label{eq:2.1} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^{2} \left(\frac{1}{\sqrt{2}}\right)^{2} \left(\$

INTRODUCTION

The ACLA logic circuit card is functionally divided into two ACLAs. Certain parts of the logic are used by both ACLAs. For the purpose of this discussion, the logic of only one ACLA (ACLAl} *is* detailed; the other ACLA (ACLA2} is mentioned only in discussing certain circuits shared by both ACLAs. ACLAl is subdivided into four major sections: output, input, speed generator, and modem eacher, input, speed generator, and modem section 5 to aid *in* understanding the following discussion.

OUTPUT SECTION

The output section of the ACLA receives commands and data from the processor via the loop multiplexer (LM} output bus. The information in the commands controls both the output and input sections. Data received by the ACLA in parallel is shifted out serially onto the communications line.

BUS BUFFERS

All signals originating at the LM are buffered by the ACLA so that no more than one transistor-transistor-logic (TTL} load is created by the ACLA. Inverting and noninverting elements are used to perform this function. For the most part, these buffered signals are used by both ACLAs (primarily the bus signals) • A timing diagram for the LM to ACLA interface is shown in figure 4-1.

SELECT OUTPUT

Commands and/or data must always be preceded by an address. Each ACLA has a unique 8-bit address which is selectable by means of two hexadecimal thumbwheel switches located on the card handle. On the 2-digit switch, the upper digit is the most significant digit (refer to section 2) • The LM places the address, the output-select (OSL) signal, and the output-strobe (OST} signal on the bus when it has information for the ACLA. This address is compared with the preset address by two 4-bit comparators. The comparators are cascaded with OSL and applied to the J input of the select-output (SELO) flip-flop.

NOTE

In the descriptions and diagrams in this section, all mnemonics for signals that are active in the low condition are followed by an asterisk. Those shown without an asterisk are active in the high condition.

On the rising edge of OSTA*, the SELO flipflop is clocked to a set condition. The ACLA output is thus selected and is prepared to accept commands or data until it is deselected. When the LM has provided all information in a particular line frame all information in a particular line frame
to the ACLA, it sets output-select-clear* (OSC*) to a logic 1. This signal is applied to the K input of the SELO flip-flop. On the rising edge of output-strobe OSTA*, the SELO flip-flop is clocked to a reset condition, deselecting the ACLA output section.

FORMAT DECODE

Output format bits 2 and 3 (OF2, OF3} are monitored by a 2-to-4 decoder. Only two decoded formats are used by the ACLA, namely, output-data cell (ODATA} and output-supervision (OSUP} cell. If bits OF2 and OF3 are both logic O, ODATA is decoded, thereby enabling the acceptance by the ACLA of the data character which is present on the output bus (IOl thru I08}. OSUP is decoded put bus (IOI chiu 100). Obor is decoded
when there is a supervision format present (OF2 is logic 0 and OF3 is logic 1) • OSUP enables the command counter. The format decoder is used by both ACLAl and ACLA2 and is enabled only if either SELOl or SEL02 is active.

COMMAND COUNTER

Since all commands sent to'the ACLA have the same format code, the ACLA must keep track of the sequence of commands so that it can route them to the proper section of the logic. The command counter is responsible for this task. It is implemented by using a 4-bit register as a shift register with a single true bit which is shifted on each output strobe (OST) •

The command counter is enabled only when OSUP is decoded by the format decoder. This signal is applied to the reset of the command counter so that for any format code other than supervision the command counter is disabled.

When the first command is sent by the processor, OSUP is decoded, enabling the comressor, OSUP is decoded, enabling the COM
mand counter. The-Q₁ from the first stage
of the counter is high and is gated with OSUP to produce the signal COMl, which is used to enable the storage of the first command word. On the rising edge of OST*, the counter is advanced to COM2, and to COM3 and COM4 on subsequent edges. The clock to the counter is produced by the ORing of OSTl and OST2. COM2, 3, and 4 enable the storage of command words 2, 3, and 4, respectively. The command counter is used by both ACLAs.

Figure 4-1. Loop Multiplexer-to-ACLA Interface and Command Timing Diagram

COMMAND REGISTERS

All commands are strobed into their associated registers with either COMl, COM2, COM3, or COM4, and OST. The command 1 register stores all of the modem control signals plus output-on (OON) and input-on (ION). It is implemented with two 4-bit parallelload shift registers. COMl enables parallelentry, and on the falling edge of OST the registers are loaded with the information output IOl thru I08 bits present at their inputs. Break, input-status-on (ISON), receiver shift register, and transmitter shift register (RSRl, RSR2, TSRl, and TSR2) of the second command are stored in the same type of register in a like manner with COM2 and on the falling edge of OST. Also, the echo and loop-internal-test (LIT) commands of command 3 and all the speed genera tor divider bits of command 4 are stored in the same manner on the falling edge of OST and COM3 and COM4, respectively. The PSET, PI, col, C02 and SB (stop bit) commands of command 3 are strobed into the control register of the UART with the rising edge of OST if COM3 is active. The data-line-monitor (DLM) and input-statusreport (ISR) commands of command 2 are nonstored commands having an active duration equal to the pulse width of OST (300 nanoseconds with a 20-mHz loop).

UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

The universal asynchronous receiver/transmitter (UART) , a large-scale integration (LSI} package, is the main functional element in the ACLA. The transmitter section converts parallel data into a serial word which contains the data along with start, parity, and stop bits. The receiver section converts a serial word with start, parity, and stop bits into parallel data and verifies proper code transmission by checking the receipt of a valid stop bit and proper parity if selected for parity.

The UART is programmable as to word length (5, 6, 7 or 8 bits}, parity (even, odd, or parity inhibited) and the number of stop partly immisted, and the named of stop
bits (normally 1 or 2 bits, but 1-1/2 bits with a 5-unit code} • The transmitter and receiver share the control register and thus are configured in the same manner.

The control register is loaded during command word 2 with IOl thru I08 bits present mand word z with for this foot bits present with the control register load.

Transmitter

Figure 4-2 is a block diagram of the transmitter portion of the UART, and figure 4-3 is a timing diagram. Data can be loaded into the transmitter holding register (THR) whenever the transmitter holding register empty (THRE) is at a logic 1, indicating that the THR is empty. The data is loaded in by strobing the transmitter holding register load (THRL) line to 'low'. Data is transferred automatically to the transmitter shift register (TSR) as soon as the register becomes empty. The desired start, stop and parity bits are then added to this data, and serial transmission is initiated and is seen at transmit-data lines. This process is then repeated for each subsequent character as it becomes available. The transmitter requires a clock (TCK) that is a frequency 16 times the desired baud rate. The master clear clears the transmitter to an idle state whenever this line is strobed to a logic 1. It resets the TSR and the TD and THRE lines to a high level.

Figures 4-4 and 4-5 show receiver block and timing diagrams, respectively. Serial asynchronous data is provided to the receive data (RD) input. The control logic searches for a logic 1-to-O transition while in the idle state. If the input is still a logic 0 at the bit center, the signal is assumed to be a valid start bit, and the control logic is bit-synchronized so as to find the center of all subsequent data and stop bits. The receiver is then under the control of the control register.

The serial character present on the receivedata line is shifted into the receiver shift register. When the timing logic determines that the last stop bit is present, the character is transferred to the receiver holding register (RHR), and the input-buffer-full (IBF) line is set to a logic 1, thus indicating that a character is present on bits DAT1 thru DAT8. When this character is picked up, the reset-input-buffer-full (RIBF) line is pulsed low by external logic to reset the IBF line. If the IBF line is not reset before another character is assembled and transferred to the RHR, the datatransfer-overrun status (DTOS) line is set to a logic 1. This line remains logic 1 until the next character is loaded into the receiver holding register.

Figure 4-2. UART Transmitter Block Diagram

Figure 4-3. UART Transmitter Timing Diagram

If the UART is programmed to detect parity errors (even or odd) and a character is received with a parity error, the parityerror-status line is set to a logic 1 at the nominal center of the last stop bit. This signal is held until the next character is transferred to the RHR.

If the first stop bit is not a marking condition, the framing-error-status line (FES) is set to a logic 1 and held until the next character is transferred to the RHR. If endracter is cransferred to the nun. If
the cause of FES is the receipt of a break character (null character without stop bits), the receiver is in a locked-up state so that the IBF does not set to a logic 1 until at least one character time has elapsed after a valid stop bit has been detected.

The timing for all receiver functions is obtained from the external receive clock (RCK) whose frequency is 16 times the desired baud rate. When the master clear line is strobed to a logic 1, the UART is set to an idle state. This resets TSR, RSR, RHR, FES, DTOS, PES and IBF, and sets TD and THRE.

OUTPUT DATA DEMAND

When the ACLA is able to accept a character from the LM, it sets the output-data-demand (ODD) flip-flop, which in turn causes IAV

to activate. The ACLA address with the ODD flag bit set is picked up by the LM when the ACLA's input section is selected. The ODD flip-flop is reset during this selection. The processor, responding to the ODD, provides a data character to the output section of the ACLA via the LM.

The setting of the ODD flip-flop is controlled by four signals: ODD, THRE, restraint-detector* (RSD*), and clear-tosend status (CTSS). These signals are ANDed together to produce the clock for the ODD flip-flop. Since the D input is pulled up, the ODD flip-flop is set whenever three of the signals are logic 1 and the fourth makes a logic O-to-1 transition. The resetting of the ODD flip-flop is discussed in the input section. Normally THRE triggers the ODD flip-flop.

OUTPUT DATA

After receipt of an ODD from the ACLA, the processor sends a character via the LM to the output section of the ACLA. SELO sets to 1 when the ACLA's address is detected by the ACLA. After the address is presented, the next word may be a data character, in which case the data format code is detected by the format decoder, making ODATA a logic 1. The data character present on bits IOl thru I08 is loaded into the transmitter holding register of the UART with

Figure 4-4. UART Receiver Block Diagram

the THRL* pulse that is produced by the NANDing of OST and ODATA.

The loading of the character into the transmitter holding register forces the THRE signal of the UART to logic 0, indicating that the transmitter holding register is no longer empty. When the character is transferred to the transmitter register, the THRE signal again goes to logic 1, which in turn sets the ODD flip-flop.

If the transmitter holding register is not loaded with a character before the center of the last bit of the character being transmitted from the transmitter shift register, the transmit-data line continues marking.

Transmit data, which is the output from the transmitter shift register of the UART, is fed to the modem interface for level conversion and transmission to the modem or terminal.

When the processor wishes to output a break on the send-data line, it must set the break bit in command word 2 to a logic 1.

This causes the SD line to be clamped to a spacing condition.

When an echo command is received from the processor, the receive-data signal is routed back to the send-data signal through the use of an AND-OR-Invert gate.

OUTPUT LOOP ERROR

Whenever the LM detects an error on the output loop while presenting information to the ACLA, it informs the ACLA of this condition via the output error line (a bussed signal). The output error signal is coincidental with IOl thru I08.

INPUT SECTION

The input section of the ACLA is responsible for the transference of data and the various statuses to the processor via the LM. Information is transferred in 11-bit parallel bytes (3 format bits and 8 input information bits). It performs the serialto-parallel conversion of data incoming from

DETAIL:

l.

Figure 4-5. UART Receiver Timing Diagram

a modem or terminal device. The input section receives commands from the output section to program its characteristics.

INPUT AVAILABLE

The IA signal is activated by the ACLA whenever it has either output-data-demand, data,
or status to report to the processor. The or status to report to the processor. The LM acts on this signal so that it selects the input section of the ACLA when it sees the next available input loop train.

The IA signal is derived by ORing statusavailable*, output-data-demand*, and dataavailable, then NANDing this result with the enable switch so that IA can be active only if the enable switch is in the on position. In the off position, the input to the NAND gate is at a low level, thus inhibiting the IA signal.

This enable switch should be in the off position when the ACLA card is inserted in an operating system and only turned on after the selection of the proper address. It should also be off when changing the address.

INPUT CONTROL LOGIC

The input control logic produces all signals which control the ACLA-to-LM interface. This logic is used by both ACLAl and ACLA2 on a shared basis and is active only when the input section of either ACLA is selected by the loop multiplexer. It consists of a 2-bit input control states register, a states decoder, a holding register, a multiplexer and associated control logic. A diagram of the input control states is shown in figure 4-6. Timing diagrams of the input control (IC) and related signals are shown in figures 4-7 thru 4-10.

The LM selects the input section of ACLA by dropping input select (IS) to a logic 1 and providing input strobes (IST*). On each falling transition of IST*, the ACLA places information cells (address, data, or supervision) on the LM input bus. The transference continues until the input control logic activates the input-end (IEN) signal on the bus, indicating the last cell. The LM discontinues ISTs and raises IS* after detecting the IEN* signal. At that time the input control logic is again in an idle state.

Assume for the following discussion that ODDl*, DAVl (data available), and SAVl* (status available) are logic 1. When input select (ISl*) goes to a logic 1, select input (SELil*) is activated if IER is logic O. SELil* is ORed with SELI2* to produce SELI, which in turn releases the set of the input control register. In the idle state, SELI is logic O, holding input control (ICl and IC2) in a set condition. ODDl*, ODD2*, DAVl (data available), DAV2, SAVl* (status available) and SAV2* are applied to the input of a D-type holding register that is loaded on the leading edge of SELI. The outputs of this register are connected with a two-to-one multiplexer which is controlled by SELI2*. In this case, SELI2* is high by SELIZ. In this case, SELIZ is high since SELI1* is active (SELI1* and SELI2* are mutually exclusive). ODDl*, DAVl and SAV1* are transformed on the outputs of the two-to-one multiplexer to ODD*, DAV, and SAV*, respectively. These signals are used to determine the state changes as shown in the states diagram. See figure 4-6.

Figure 4-6. Input Control (IC2-IC1) States Diagram

Figure 4-7. Input Control (ODD, DATA, SUPV) Timing Diagram

Figure 4-8. Input Control (SUPV only) Timing Diagram

 $4 - 9$

Figure 4-10. Input Control (ODD only) Timing Diagram

INPUT CONTROL STATES

The input control states are defined as follows:

State O is IADD, i.e., ACLA address with or without ODD bit is placed on the input bus;

state 1 is IDATA, i.e., data serially received from the communications line is placed in parallel on the input bus;

state 2 is ISUPl, i.e., the first status word is placed on the input bus;

and state 3 is ISUP2, i.e., the second status word is placed on the input bus.

INPUT MULTIPLEXER

The input multiplexer is used by both ACLAl and ACLA2. It provides a 3-state interface with the LM input bus for the signals of IF2*, IF3* (input format) and IIl* thru II8*. IFl* is activated by an open collector gate whenever SELI is a logic 1.

The input multiplexer is controlled by the signals SELI2*, SELI*, ICl and IC2 of the input control logic. Eight 8-to-l multiplexer integrated circuits make up the input multiplexer, the outputs of which are connected to the LM input bus lines of IIl thru II8. Address, data, and supervision bits from ACLAl and ACLA2 are applied to the respective inputs of each multiplexer in such a way that the proper word is selected for transfer to the LM.

The signals SELI2*, ICl, and IC2 dictate which of the possible words are selected. SELI* enables the 3-state outputs of the multiplexers, i.e., if ICl is logic 1, IC2 is logic 0 and SELI2 is logic 0, then receive data bits DATl thru DAT8 of ACLAl appear at IIl thru II8, respectively.

Input format bits 2 and 3 (IF2, IF3) are produced by the outputs of two 4-to-l, 3-state multiplexers. These multiplexers are controlled by the signals of SELI*, ICl and IC2. SELI* enables the 3-state outputs, while ICl and IC2 place the proper format code on the bus. All of the multiplexed inputs are "hard-wired" except the ODD flag bit which is connected to ODD*.

INPUT LOOP ERROR

Whenever the multiplex loop interface adapter detects an input loop error during a loop batch, it notifies the LM via a restart loop end. If the ACLA used the last input loop batch, the LM activates the IER line and the IS line and provides one IST. When both IER and IS are logic 1, a low level is applied to the D input of the input loop error status (ILES) flip-flop. On the trailing edge of IST, the ILES flipflop is clocked, thus storing the error

condition. The ILES* signal sets the status R/W (if input-status-on is logic 1) , which in turn activates the input available. ILES is picked up by the LM in ISUPl. The ILES flip-flop is reset when the status clear signal makes a logic O-to-1 transition. The SCL signal is produced by a flip-flop which is set by the trailing edge of IST while in the input control state of ISUPl and reset on the next trailing edge of IST.

CHARACTER ASSEMBLY

Before the ACLA can receive data from the communications line and transfer it to the LM, it must be programmed via the ACLA output section. It must be programmed to the proper character length and even or odd parity and programmed to enable the input section (ION is a logic 1) •

After level conversion by the modem interface section, the receive-data signal is fed to the receive section of the UART. The UART monitors this signal for a start bit which begins the processing of the character as shown in the discussion of the UART. In the center of the first stop bit, the UART transfers the character to its receive holding register so that the character is present on DATl thru DATB and raises its input-buffer-full flag (IBF). ION is NANDed with IBF to activate input available. IBF is reset with reset-inputbuffer-full (RIBF*) , which is produced by the NANDing of IBF, SELI, ICl, and IC2.

The resetting occurs during the time that the LM picks up the data word. The preceding is the normal resetting procedure for IBF, but it is also reset when ION goes from the O-to-1 condition by the NANDing of ION*, IO7, COM1, and OST.

When assembling characters, if IBF is not reset.by the time that another character is transferred to the receive holding register, the data-transfer-overrun status (DTOS) flag sets to a logic 1. This signal is applied to the input multiplexer and accessed by the LM in the first status word. DTOS is reset on the first end of the next received character after the resetting of IBF. End of character is in the center of the first stop bit of the received character.

If the received data is in a spacing condition during the first stop bit of a received character, the framing error status (FES) flag of the UART sets to a logic 1 at the bit center of that stop bit. FES and IBF applied to an A-0-I gate set the status R/W, applied to an A-0-1 gate set the status R
if ISON is logic 1. ISON also allows DAV to activate, which in turn allows data and status to be reported to the LM. This occurs regardless of the state of ION. This function facilitates the detection of a breaking condition: FES, reported to the LM in the same line frame as a data character of spacing, is interpreted by the

software as a character time of break (constant spacing) •

Following the detection of FES, the UART loses character timing and cannot set IBF until it sees a space-to-mark transition on the RD line (the beginning of a stop bit) .

If the RD line is in a break condition, the processor can determine the length of the break by issuing a data-line-monitor (DLM) command to the ACLA. DLM* is produced by the NANDing of 104, COM2 and OST, and then ORed with the RD line to cause a short marking pulse on the RD line, and forces the receive clock to a high state. This results *in* the monitoring of the RD line by the UART for one more character time. If a break condition still exists, the ACLA reports a data character of all spacing and FES. In this manner, the processor may periodically interrogate the ACLA to determine the condition of the RD line.

MODEM INTERFACE SECTION

The modem interface provides the level converting receivers and drivers to interface the RS-232-C signals (±25V max) of the modem to the logic used *in* the ACLA. This section also provides the logic necessary to monitor the state of certain signals received from the modem.

The RS-232-C signals are considered in the marking, off, or logic 1 condition when the voltage level *is* more negative than minus 3 volts with respect to signal ground. The signals are considered in the spacing, on, or logic 0 condition when the voltage is more positive than plus 3 volts with respect to signal ground. The RS-232-C drivers of the ACLA provide, for the marking condition, a level more negative than minus 8 volts and, for the spacing condition, a level more positive than 8 volts.

MODEM STRAPPING

To insure compatibility of the ACLA with various types of modems, strapping options are provided on the ACLA logic card. The proper strapping must be verified for each modem type. This involves which modem signals are connected to certain pins on the 25-pin modem connector. The signals affected and their strapping points are shown in table 4-1.

MONITORING

The modem signals of clear-to-send (CTS), data-carrier-detector (DCD) , secondary data-carrier-detector (SDCD) and data-setready are monitored by the ACLA for a level change (either an on-to-off transition or an off-to-on transition) . Ring-indicator (RI) is monitored for an on-to-off transition. The modem interface section also contains the logic for operating in the loopback test mode, so that the following

modem control and monitor signals are connected: SD to RD, RTS to CTS, LM to DCD, DTR to DSR (data-terminal-ready to data-setready), TB (terminal busy) to RI, and SRTS to SDCD.

- 1. Standard production cards are set up with options 1, 3, and 5 as shown.
- 2. Options 2 and 3 cannot be chosen for the same ACLA.
- 3. Options 4 and 5 cannot be chosen for the same ACLA.

MONITOR SIGNALS

All modem monitor signals are inverted by the RS-232-C receivers. The resulting signals are supplied to a 2-to-l multiplexer which is used for the self-test mode. The outputs of the multiplexer (CTS*, DCD*, SDCD*, and DSR*) are resented to change detecting circuits. ⁻ there is a level detecting circuits. ⁻ there is a level change in any one of . ~se four signals, the status R/W is set, coviding ISON is a logic 1. The setting f the status R/W causes the most recent condition of the four modem signals to be stored in a register. The outputs of this register are CTSS, DCDS, secondary data-carrier-detector status (SDCDS) , and data-set-ready status (DSRS) • These outputs are presented to the input multiplexer for transference to the LM when the ACLA's input section is selected.

Each change detection circuit consists of one section of the register and an exclusive OR gate. For example, if both DSR* and DSRS are logic 1, the status R/W does not set, since the output of the exclusive OR gate to which DSR* and DSRS are applied is a high level. Assume that now the state of DSR* is changed so that it makes a logic l-to-0 transition. The output of the exclusive OR gate goes low, setting the status R/W which strobes the register storing the present condition of DSR*. Now DSR* and DSRS are both a logic O, and the exclusive OR gate output is high. The DSR change detector is primed to respond in the same manner when DSR* makes a logic O-to-1 transition. Note that the register *is* updated every.time the status R/W is set. A timing diagram of the modem interface signals is presented **in** figure 4-11.

Figure 4-11. Modem Interface Timing Diagram

Ring indicator status (RIS) is stored in a flip-flop. A logic 1-to-O transition of ring indicator causes the status R/W to set. The setting of the status R/W causes the RIS flip-flop to be clocked to a logic 1. The next time the status R/W is set, if not caused by the toggling of the ring indica-tor (RI) , the RIS flip-flop is clocked to a logic O. The RI detection logic consists of an exclusive OR gate, a NAND gate, an inverter, the RIS flip-flop and a delay network. When the RI line goes to a logic 1, a low level is applied to the resistorcapacitor network, causing the capacitor to discharge through the resistor until the level across the capacitor reaches ground potential. The inputs to the RIS flip-flop are armed with a high level. When RI makes a logic 1-to-O transition, the output of the NAND gate goes low, thereby setting the status R/W. The high level on the inputs to the RIS flip-flop is clocked into the RIS flip-flop by the setting of the status R/W. This level goes low 200 to 400 nanoseconds afterwards, then the capacitor charges to the turn-on voltage of the exclusive OR gate.

STATUS READ/WRITE

The status R/W is reset when the ACLA puts the second status word on the LM input bus. Since ISON is applied to the direct reset of

RING INDICATOR STATUS the status R/W, this status is inhibited from setting when ISON is logic O.

> The status R/W can be set with any of the following eight signals: status, input-loop~error, or one of the five ouputs of the change detection circuit. data-associatedoutput-loop-error,

DATA ASSOCIATED STATUS

Data-associated-status* (DAST*) is produced by an A-0-I gate and may be activated by an input-data-error (parity or framing error or data-transfer-overrun) signal. FES, PES, and DTOS are applied to the A-0-I gate. any one is logic 1, and IBF is logic 1, data-associated-status also goes to a logic 1. The remaining element of the A-0-I gate decodes the input-supervision-report command which causes data-associated-status to mand which causes uata-associated-status
go to logic 1 if OST1, COM2 and IO2 are logic 1. The input-supervision-report command is a single-pulse signal.

INDICATORS

Light-emitting diodes are used to monitor the modem interface for the activity of the send-data, receive-data, request-to-send and data-set-ready. The indicators are activated with a logic O, on, or spacing condition on their associated signals.

SPEED GENERA TORS

The receive and transmit sections of the UART require separate clock sources that are each 16 times the desired baud rate of their associated section. These clock sources are supplied by the receive and transmit speed generators. Each speed generator, under program command, can select one of four reference frequencies supplied to the CLA (by the LM or special option) and can divide it by a predetermined integer to produce the 16 times clock required by the UART. All commonly used reference frequencies are necessary to the normal functioning of an ACLA. More than one reference frequency is available between a multiplexer and the communications line adapters it is servicing. The three reference frequencies supplied by the LM to the ACLA are: RF1 (9.6 kHz), RF2 (19.2 kHz), and RF3 (153.6 kHz). The ACLA can accommodate RF4, which

is a special frequency supplied·by an optional oscillator. These reference frequencies are applied to a 4-to-l multiplexer which is controlled by receive speed ranges 1 and 2 of command word 2. The desired speed range is applied to a synchronously loaded binary counter. The counter is loaded with the levels present on RFl, RF2, RF4, and RF8. See figure 4-12. The loading is enabled by its own carry-out when the count reaches the F₁₆, which happens on the
low-to-high transition of the selected reference frequency. The carry-out pulse is NANDed with the inversion of the reference frequency to produce the 16 times clock for the receive section of the UART. The speed generator for the transmit section of the UART operates in an identical manner to the receive sections speed generator described above.

Figure 4-12. Speed Generator Timing Diagram

 $\mathcal{L}^{\text{max}}_{\text{max}}$ $\mathcal{S}^{(n)}$ $\label{eq:2.1} \begin{split} \mathcal{L}_{\text{max}}(\mathbf{r}) & = \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r})$

 $\mathbb{Z}[\mathbb{Z}^d]$

 $\bar{\mathcal{A}}$

 \bar{z}

 $\Delta \phi = 0.01$

This section contains the logic diagram
for the ACLA. $\mathcal{A}(\mathcal{A})$, and $\mathcal{A}(\mathcal{A})$

 \mathbf{r}

 \mathbb{R}^2

E 00600454

 $\frac{5}{1}$ ω

 $5 - 5$

74700900 E

 $5 - 7$

74700900 E

 $5 - 8$

74700900 $\overline{\mathbf{H}}$

74700900 E

 $5 - 11$.

4700900

ب

国

This section covers troubleshooting, card replacement, card repair, maintenance checks, and preventive maintenance. In order for the ACLA to operate, the system must be operating.

TROUBLESHOOTING

SPECIAL TOOLS

Troubleshooting is facilitated by the use of an Extender Board, CDC Part No. 74555600. The extender board is oriented so that its female connector is on the left when viewed from the front of the card cage assembly. The extender board is inserted into the card cage assembly in place of the suspected faulty ACLA card. The ACLA card is then inserted into the guide rails of the extender board. All points on the ACLA card are thus made readily accessible for troubleshooting.

A Loop External Test Connector, CDC Part No. 74715600, may be used for off-line diagnostics.

TEST EQUIPMENT

The following items of test equipment are recommended for troubleshooting the ACLA circuit cards:

- 1. Oscilloscope, Tektronix Model 475, or equivalent
- 2. Volt-Ohm-Milliammeter, Simpson Model 261, or equivalent.

ON-LINE DIAGNOSTICS

On-line diagnostics incorporated into the communications control program are used to isolate trouble to the module level. This method is enhanced by the operator, or repair personnel, periodically checking the error counters built into the on-line diagnostic system. This method is preferred since it usually provides successful trouble isolation without creating system downtime.

OFF-LINE DIAGNOSTICS

Off-line diagnostics (MST 041) are also used to isolate trouble to the module level. Solid or intermittent errors are found by using this method. In most cases, the solid error is located without difficulty, but

the intermittent error may prove more difficult to detect, and more exhaustive checks are required to isolate the error.

A loop external test connector may be used to diagnose problems in the modem receivers and drivers. This connector tests only send data/receive data, request-to-send/clear-tosend, data-terminal-ready/data-set-ready, secondary request-to-send/secondary data carrier-detector, terminal busy/ring indicator signals. System downtime is a serious problem when off-line diagnostic methods are used, and should be avoided if possible.

PIN CONNECTIONS AND SIGNALS

The following tables serve as troubleshooting aids to facilitate the monitoring of ACLA interface signals. The LM-to-ACLA interface signals with associated pin connections are listed in table 6-1. The RS-232-C modem-to-ACLA interface signals and pin assignments for the 25-pin connections are listed in table 6-2.

CARD REPLACEMENT

To remove and reinstall ACLA cards in the card cage assembly, proceed as follows:

NOTE

ACLA cards can be removed from and reinstalled in the card slots while the system is operating.

- 1. Set CLAl and CLA2 toggle switches to OFF.
- 2. Remove ACLA modem cables.
- 3. Trip two plastic ejectors, located at top and bottom of ACLA card handle, until tab connectors on rear edge of card are forced out of connectors on the LM backplane.
- 4. Grasp card by handle and pull card from card cage.
- 5. Inspect pins on cage backplane for bent, missing, or damaged pins.

CAUTION

Ensure that the 51-pin tab connectors on the rear edge of the card are properly aligned with their mating connectors on the card cage backpanel. Cross-slotting will destroy the backpanel.

TABLE 6-1. LOOP MULTIPLEXER-TO-ACLA INTERFACE SIGNALS

 $\sim 10^6$

 \sim

 \sim ω

 $\hat{\mathcal{A}}$

ACLA Pin No.	Description	Circuit Designation		Signal
		EIA RS-232C	CCITT V.24	To:
$\mathbf{1}$	Protective Ground (PG)	AA	101	NA.
$\overline{2}$	Transmitted Data (SD)	BA	103	Modem
3	Received Data (RD)	BB	104	ACLA
$\overline{4}$	Request to Send (RTS)	CA	105	Modem
5	Clear to Send (CTS)	CB	106	ACLA
6	Data Set Ready (DSR)	cc	107	ACLA
$\overline{7}$	Signal Ground (SG)	AB	102	NA.
8	Data Carrier Detector (DCD)	CF ²	109	ACLA
9	Not Used			
10 [°]	Not Used			
11	Originate Mode $(OM)^{\dagger}$	$(non-EIA)$	$(non-CCITT)$	Modem
11	Secondary Request to Send (SRTS) [†]	SCA	120	Modem
12	Secondary Data Carrier Detector (SDCD) [†]	SCF	122	ACLA
12 ²	Local Mode $(LM)^{\dagger}$	$non-EIA$	$non-CCITT)$	Modem
13	Not Used			
14	Not Used			
15	Not Used			
16	Not Used			
17	Restraint Detector (RSD)	$non-EIA$)	$(non-CCITT)$	ACLA
18	Not Used			
19 [°]	Secondary Request to Send ^t	SCA	120	Modem
20	Data Terminal Ready (DTR)	CD	106.2	Modem
21	Not Used			
22	Ring Indicator (RI)	CЕ	125	ACLA
23	Not Used			
24	Not Used			
25	Terminal Busy	$non-EIA$)	$(non-CCITT)$	Modem
⁺ Selection of these signals is determined by strapping options. See table 4-1.				

TABLE 6-2. MODEM-TO-ACLA INTERFACE SIGNALS AND PIN CONNECTIONS

- 6. Insert proven card into cage slot and firmly engage card into connector on cage backplane.
- 7. Connect ACLA modem cables to connectors on card handle.
- 8. Set each address switch to proper setting.
- 9. Set CLAl and CLA2 toggle switches to enabled (on) position.

LED INDICATORS

The LED indicators on the ACLA card handle are lighted when the LM is inputting from and outputting to the ACLA. Observing these LEDs can readily indicate modem or system errors to the operator. A blinking RD indicator indicates that the ACLA is receiving data from the modem; when the SD indicator is blinking, it indicates that the ACLA is sending data to the modem; a lighted RTS indicator shows that requestto-send is active from the ACLA; and a lighted DSR indicator shows that data-setready from the modem is active.

Suspected power failure to the card may be monitored for +5 vdc at the card.

PREVENTIVE MAINTENANCE

Preventive maintenance of the ACLAs is minimal. Excessive handling of cards may induce faults and is thus discouraged. However, the following should be performed at regular intervals:

- 1. Use spare cards periodically to ensure integrity of the spares.
- 2. Inspect connectors and cables for fraying or other damage.
- 3. When a card is removed, inspect connectors at card cage backplane for bent, damaged, or burned pins.

This section contains parts lists for the asynchronous communications line adapter and associated cable assemblies. The lists are provided primarily for reference purposes. Field repair of ACLA cards by parts replacement is neither authorized by any

maintenance contract nor is such on-site maintenance contract not is such on site
repair recommended. System repair is to be accomplished via card replacement with the spares provided. However, in the event of multiple card failures, exhausting spares, the parts information is furnished.

74700900 $\overline{}$

J Ť \sim

74700900 E

AA 2709 REV. 7-75

 \mathbf{L}

 $7 - 3/7 - 4$

 $\mathsf{d} \mathsf{F}$

 F

 $\overline{\mathsf{MF}}$

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\sum_{i=1}^{\infty}\frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^{i} \frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^{i}$ $\label{eq:2.1} \frac{1}{\left(1-\frac{1}{2}\right)}\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2.$ $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^2\frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^2\frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^2\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac{1}{\sqrt{2\pi}}\frac$ $\label{eq:2.1} \begin{split} \mathcal{L}_{\text{max}}(\mathbf{r}) & = \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) = \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r}) \mathcal{L}_{\text{max}}(\mathbf{r$ \sim $\label{eq:2.1} \frac{d\mu}{d\mu} = \frac{1}{2\pi}\left(\frac{d\mu}{d\mu}\right)^2.$

 $\hat{\lambda}$

 $\sim 10^{-1}$

 \mathcal{A}

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2.$

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{d\mu}{\sqrt{2\pi}}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\frac{d\mu}{\nu}$

 \sim

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty}\frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^{2}d\mu\,d\mu\,.$

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac{1}{\sqrt{2}}\sum_{i=1}^n\frac$ $\mathcal{L}_{\mathcal{A}}$ and $\mathcal{L}_{\mathcal{A}}$ are the set of the set $\mathcal{A}^{\mathcal{A}}$

 $\frac{1}{\sqrt{2}}$

 $\ddot{\text{e}}$

PRINTED IN U.S.A.

ыF

3/773-009-070 CONTROL DATA CODE IDENT MDM COMMUNICATIONS DIVISION
Senta Ane, Calif. 92704 **HV.** SHEET 2 OF 4 34015 74658300 $\boldsymbol{\mathcal{A}}$ $\frac{4.00}{\frac{101.6 \text{ min}}{T \gamma \rho}}$ <u> 18.7mm</u> $\frac{5}{12.7 \text{ min}}$ SEE Θ A \overline{z} $2-(3)$ $2-(8)$ Α -DETAIL B SEE DETAIL B b ó $5HT4$ ത് CDC-12-STAOPS 6 SHOWLS-21-000 ≫ $^\circledR$ Φ $PI P²$ ò \overline{z} \prime $P/N \geq$ \angle pin i 10 5 10 4 10 FORM 19245-00-015-092 DIETERICH-POST CLEARPRINT 1020 PRINTED IN U.S.A.

 $7/777 - 009 - 070$

Ń

 \mathcal{L}_{max} $\label{eq:2} \frac{1}{2} \sum_{i=1}^n \frac{1}{2} \sum_{j=1}^n \frac{1}{$

SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS **GD** CONTROL DATA **ASSEMBLY PARTS LIST** 74658300 A CLA A CRL AY ASYNCH RS232 TO 103F MO DM 2551 01/29/78 01/29/78 $\overline{1/1}$ FIRST
USAGE RELEASE PROCESSING PAGE
NUMBER SOURCE ASSEMBLY
NUMBER REV CLASS DW ASSEMBLY DESCRIPTION **EPACTIVE MAKE COUP PRE FIND** BY $\begin{array}{r|rrrr} \text{GMR}_1 & \text{mRMR}_1 & \text{mRMR}_1 \\ \hline 13 & 2 & 24534706 \\ 12 & 24548301 \\ 2 & 4 & 51892202 \\ 8 & 51904701 \\ 2 & 6 & 2013606 \\ 1 & 4 & 62013702 \\ 9 & 9 & 73995500 \\ 1 & 4 & 74671633 \\ 10 & 4 & 74671633 \\ 10 & 4 &$ UNIT. IN/OUT CHANGE ORD. PART
NUMBER **QUANTITY** WATER CONTRACTED AND THE SERVICE SHAPING AND TRINSPORTED THE LABOR CONTRACTED CONTRACTED CONTRACTED CONTRACTED TO CONTRACT THE LABOR CONTRACTED PRESENT CONTRACTED TO A SHIPLE A SPIRE OF THE LABOR CONTRACTED AND RELET AS YO PART DESCRIPTION $\overline{\mathbf{1}}$ $\overline{\mathbf{N}}$ 222222222222 ÎΝ $\begin{bmatrix} 1 N \\ 1 N \\ 1 N \end{bmatrix}$ PPP4 $\frac{1}{N}$ **PPP4** CONTACT PIN

NMPLT KIT BLAK LAMGE CABLES

WHPLT KIT BLAK LAMGE CABLES

WIRE LIST ASYNC RS232 TO 103F

CABLE 13 CONDUCTOR WOA SHIEL

TAPE 3/4 WIDE VINYL CLOTH BLU

RETAINER MALE SCREW PPPA PPP4 PPP4
PPP4
PPP4 į NUMBER OF LINE ITEMS =
HIGHEST FIND NUMBER = 13 $\mathbf{13}$ ARDEN HILLS AA 2709 REV. 7-75

74700900 D

 MF

 $\frac{1}{2}$

 $\overline{\mathsf{M}}$

MF

 $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{d\mu}{\sqrt{2\pi}}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\left(\frac{d\mu}{\mu}\right)^2\frac{d\mu}{\mu}\left(\frac{d$ $\label{eq:2.1} \frac{1}{2} \int_{\mathbb{R}^3} \frac{1}{\sqrt{2\pi}} \int_{\mathbb{R}^3}$

 $\overline{1}$ 23

 $7 - 24$

E 00600474

 \mathcal{A}

 $\label{eq:2.1} \frac{1}{2}\sum_{i=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\frac{1}{2}\sum_{j=1}^n\$

 $\hat{\boldsymbol{\beta}}$

 $\bar{\lambda}$

 $\bar{\tau}$

 \sim

 λ

 $\label{eq:2.1} \mathcal{L}(\mathcal{L}^{\text{max}}_{\mathcal{L}}(\mathcal{L}^{\text{max}}_{\mathcal{L}}),\mathcal{L}^{\text{max}}_{\mathcal{L}}(\mathcal{L}^{\text{max}}_{\mathcal{L}}))$ $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2.$ $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2.$

 $\frac{1}{1}$ $\overline{27}$

 \bar{z}

 \bar{z}

J تع

 $\mathcal{L}^{\mathcal{L}}_{\mathcal{L}}$ and the space of $\mathcal{L}^{\text{max}}_{\text{max}}$ and $\mathcal{L}^{\text{max}}_{\text{max}}$

74700900 $\overline{\mathbf{r}}$

 $7 - 36$

 \bullet

 α

 $\label{eq:2.1} \begin{split} \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) = \mathcal{L}_{\text{max}}(\mathcal{L}_{\text{max}}) \,, \end{split}$

 $\label{eq:2.1} \frac{1}{2} \sum_{i=1}^n \frac{1}{2} \sum_{j=1}^n \frac{$

 \mathcal{A}

PRINTED IN U.S.A.

 \mathbb{R}^2

 \bar{z}

^{35689-009-070&}lt;br>DOCUMENT NO.
74874002 CODE IDENT **REV** $\mathcal{F} = \mathcal{F}$ $\mathcal{F}(\mathcal{A}_1)$ **COMMUNICATIONS PRODUCTS DIV.**
Santa Ana, Calif. 92704 SHEET $20F4$ $S\acute{E}$ \mathcal{A} 34015 400 JOI. 6mm 1.5 $\frac{1.5}{38.1mm}$ (7) /3. λ $\left[\boldsymbol{\beta}\right]$ €) г. $\circled{\scriptstyle\!\!\!\!o}$ -2 \bigcirc CDC-12-STAOPS 2 Saovis-21-000 Ø \overline{P} Ä <u> (9) A.</u> г /è. $/2 -$ 4 L pIN I ו מוק ΄2

 \bar{t}

 \sim

 \sim

 \bar{z}

 $\label{eq:2.1} \frac{1}{2} \sum_{i=1}^n \frac{1}{2} \sum_{j=1}^n \frac{$ $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\int_{0}^{\infty} \frac{1}{\sqrt{2\pi}}\$ $\label{eq:2.1} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^{2} \left(\frac{1}{\sqrt{2}}\right)^{2} \left(\$

 $\hat{\mathcal{A}}$

 $7-43$

74700900 E

PRINTED IN U.S.A.

 $7 - 44$

 $\hat{\mathcal{A}}$

Actual pin connections from ACLA to modem or terminal are listed in section 3 and connections to the loop multiplexer are listed in section 6.

 $\ddot{}$ u. $\ddot{ }$

 $\mathcal{L}_{\mathcal{A}}$, $\mathcal{L}_{\mathcal{A}}$ \sim مستبدات والمردود

 $\mathcal{L}^{(1)}$

j.

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

 \sim

 \sim \sim

 \sim

 $\bar{\beta}$

 $\bar{\lambda}$

 \sim

 $\frac{1}{2} \left(\frac{1}{2} \right)$

÷.

 $\bar{\beta}$

OOCUMENT NO.
74875756 CODE IDENT **REV CONTROL DATA** COMMUNICATIONS PRODUCTS DIV.
Santa Ana, Calif. 92704 SHEET 2 OF 2 WL 34015 $\mathcal{A}_{\mathcal{A}}$ CORPORATION CONDUCTOR
IDENT. FIND
NO. GAUGE
(REF) COLOR
(REF) LENGTH
(APPROX ACCESS
FIND NO. ACCESS
FIND NO. ORIGIN **DESTINATION** REMARKS P/N $\overline{P/N}$ PROTECTIVE GND (AA)
TRANSMITTED DATA (BA) **SHIELD** CONN PI $\overline{24}$ CONN P2 $\overline{1}$ \overline{s} $\overline{}$ \overline{a} \overline{L} $\overline{4}$ $\overline{2}$ $\overline{2}$ BLK \mathbf{Z} $\bar{3}$ $\overline{3}$ $\overline{\mathbf{3}}$ RECEIVED DATA (BB) BRN $\overline{4}$ RED $\overline{4}$ $\overline{4}$ REQUEST TO SEND (CA) $\overline{5}$ ORN $\overline{5}$ 亏 CLEAR TO SEND (CB) **YEL** $\overline{6}$ $\overline{6}$ DATA SET READY (CC) 6 $\overline{\mathbf{z}}$ \overline{z} SIGNAL GND (AB) $\overline{}$ GRN \overline{s} $\overline{\mathbf{e}}$ BLU \overline{s} RCVD LINE SIG DET (CF) ढ़ $\overline{V/O}$ $\overline{20}$ $\overline{20}$ DATA TERM READY (CD) $\begin{array}{|c|c|}\n\hline\n22 \\
\hline\n25\n\end{array}$ RING INDICATOR (CE)
TERM BUSY (-) $\overline{10}$ GRY $\overline{22}$ WHT $\overline{25}$ $COMN$ $P2$ \overline{u} $\overline{\mathbf{a}}$ $\overline{24}$ CONN PI $\overline{\mathcal{Z}}$ $\overline{4}$ \overline{s} $\overline{\mathscr{C}}_{\mathcal{BLK}}$ $\overline{12}$ $\overline{24}$ ∆ WARN $\overline{13}$ ਭ $\overline{24}$ $\overline{\mathbb{A}}$ \overline{s} $\overline{24}$ 14 L. $\overline{\mathbb{A}}$ PRINTED IN U.S.A.

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

 $\mathcal{A}^{\mathcal{A}}$.

 \mathcal{A}

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

 \bar{z}

 \mathcal{A}

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

 ~ 10

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^{2} \left(\frac{1}{\sqrt{2}}\right)^{2} \left(\$ $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3} \left|\frac{d\mathbf{x}}{d\mathbf{x}}\right|^2 \, d\mathbf{x} \, d\mathbf{x$ $\label{eq:2.1} \frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2\pi}}\int_{\mathbb{R}^3}\frac{1$ $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$ $\mathcal{L}(\mathcal{L}(\mathcal{L}))$ and $\mathcal{L}(\mathcal{L}(\mathcal{L}))$ and $\mathcal{L}(\mathcal{L}(\mathcal{L}))$ and $\mathcal{L}(\mathcal{L}(\mathcal{L}))$ and $\mathcal{L}(\mathcal{L}(\mathcal{L}))$ This appendix consists of an alphabetical listing of all terms and abbreviations, including acronyms and mnemonics., used in this manual. In the text many signal names listed herein only exist in their false (xx) or reverse level (xx*) state has a finite term of the series of the search of the series of the series of the series of the series of the s or conventional state.

OM Originate mode

TO CONVERT DECIMAL TO HEXADECIMAL

- 1. Find decimal number in body of table $(Example: 157)$.
- Scan horizontally to the left to find
the first hexadecimal digit (in this $2.$ case, 9).
- Scan vertically up (from 157 in table)
to find second hexadecimal digit (in $3.$ this case, D).
- Thus decimal number 157 = hexadecimal $4.$ number 9D.

TO CONVERT HEXADECIMAL TO **DECIMAL**

- 1. Find first hexadecimal digit in lefthand column (Example: D).
- $2.$ Find second hexadecimal digit in top row (Example: 9).
- 3. Simultaneously scan horizontally to
right (from D) and scan vertically
downward (from 9) to find point of intersection in body of table (in this $\overline{\text{case}}$, 217).
- Thus hexadecimal number D9 = decimal $4.$ number 217.

 $\ddot{}$

TABLE B-1. HEXADECIMAL/DECIMAL CONVERSION

74700900 C

 \mathbf{I}

 \mathcal{L}^{max} $\frac{1}{\sqrt{2}}\sum_{i=1}^{n} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$

COMMENT SHEET

This form is not intended to be used as an order blank. Control Data Corporation welcomes your evaluation of this manual. Please indicate *any* errors, suggested additions or deletions, or general comments below (please include page number references).

I I

I I I

