

COMPUTER SYSTEMS COMPATIBLE COMPASS

REFERENCE MANUAL

[^0]
## CONTROL DATA CORPORATION

Documentation Department

## CONTENTS

INTRODUCTION ..... v
CHAPTER 1 1-1
1.1 Instruction Format ..... 1-2
1.2 Location Field ..... 1-3
1.3 Operation Field ..... 1-3
1.4 Address Field ..... 1-4
1.4.1 Symbols ..... 1-4
1.4.2 Constants ..... 1-5
1.4.3 Expressions ..... 1-5
1.4.4 Literals ..... 1-5
1.4.5 Evaluation of Expressions ..... 1-6
1.4.6 Non-Relocatable Symbols ..... 1-7
1.4.7 Interchange Word/Character Addresses ..... 1-7
1.5 Comments and Identification ..... 1-7
CHAPTER 2 PSEUDO INSTRUCTIONS ..... 2-1
2.1 Subprogram Control ..... 2-1
2.1.1 IDENT ..... 2-1
2.1.2 END ..... 2-2
2.1.3 FINIS ..... 2-2
2.2 Program Storage Areas ..... 2-3
2.2.1 PRG ..... 2-3
2.2.2 DATA ..... 2-4
2.2.3 COMMON ..... 2-4
2.2.4 ORGR ..... 2-5
2.3 Word/Character Storage ..... 2-6
2.3.1 BSS ..... 2-6
2.3.2 BSS,C ..... 2-7
2.4 Subprogram Communication and Linkage ..... 2-8
2.4.1 ENTRY ..... 2-9
2.4.2 EXT ..... 2-9
2.5 Definition by Equating ..... 2-10
2.5.1 EQU ..... 2-10
2.5.2 EQU,C ..... 2-11
2.6 Assembly of Constants ..... 2-11
2.6.1 OCT ..... 2-11
2.6.2 DEC ..... 2-13
2.6.3 DECD ..... 2-14
2.6.4 BCD ..... 2-15
2.6.5 BCD, C ..... 2-15

|  |  | 2.6.6 ASCII | 2-17 |
| :---: | :---: | :---: | :---: |
|  |  | 2.6.7 BCDN | 2-17 |
|  | 2.7 | Variable Field Definition | 2-18 |
|  |  | 2.7.1 VFD Modes | 2-19 |
|  | 2.8 | Assembler Control | 2-21 |
|  |  | 2.8.1 IFZ | 2-21 |
|  |  | 2.8.2 IFN | 2-22 |
|  | 2.9 | Listing Control | 2-22 |
|  |  | 2.9.1 REM | 2-22 |
|  |  | 2.9.2 NOLIST | 2-23 |
|  |  | 2.9.3 LIST | 2-23 |
|  |  | 2.9.4 SPACE | 2-23 |
|  |  | 2.9.5 EJECT | 2-24 |
|  |  | 2.9.6 TITLE | 2-24 |
| CHAPTER 3 | MAC | ROS | 3-1 |
|  | 3.1 | MACRO Heading | 3-2 |
|  | 3.2 | Prototype | 3-3 |
|  |  | 3.2.1 IFT | 3-3 |
|  |  | 3.2.2 IFF | 3-6 |
|  | 3.3 | Macro Terminator | 3-6 |
|  | 3.4 | Macro Calls | 3-7 |
|  | 3.5 | Nesting of Macros | 3-9 |
|  | 3.6 | Library Macros | 3-11 |
| APPENDIX A | MAC | HINE LANGUAGE INSTRUCTIONS | A-1 |
| APPENDIX B | PSE | do instructions index | B-1 |
| APPENDIX C | COM | PASS PROGRAM EXAMPLES | C-1 |
| INDEX |  |  | ex-1 |

## INTRODUCTION

The Compatible Compass Language Reference Manual is designed for the programmer-user of the $3100,3200,3300$ or 3500 computer, who chooses to use COMPASS assembler language.

With COMPASS, the Comprehensive Assembly System for Control Data computers, the programmer may conveniently use mnemonic instructions and symbolic addresses to write machine language programs.

The COMPASS assembly system:

Permits the use of location symbols as addresses.
Attaches character designators to word addresses.
Causes specified initial values to be loaded into data areas in the source program.

Allows the establishment of common areas to expedite communication among subprograms.

Recognizes integer, floating point, and BCD constants in familiar notation.

Facilitates calling system library routines.
Controls the format of the assembly listing with COMPASS pseudoinstructions.

Lists diagnostics for source program errors.
Enables macro instructions to be defined and used.

This Compatible Language Reference Manual is to be used in conjunction with the appropriate COMPASS Programming Guide. The guides provide operating system information such as job deck structures and diagnostic flags for assembling under specific operating systems, such as MSOS or MASTER.

In COMPASS source language, the programmer writes machine language instructions in mnemonic and symbolic form, specific constants, controls subprogram communication and directs the assembly process with a powerful set of pseudo instructions.

Subprograms in COMPASS language are assembled, linked at load time, and executed as a single unit; one program usually consists of several subprograms. The size of subprograms or the magnitude of the problems solved by a subprogram is established by the programmer.

A subprogram consists of an IDENT pseudo instruction followed by subsequent lines of coding and finally an END pseudo instruction. Storage for assembled subprograms consists of three main areas:

Data area - one area for all subprograms of a single run
Subprogram area
Common area

The three areas are defined at assembly time. When more than one subprogram is loaded for execution at run time, the total storage requirement must be considered. The data area must be sufficient to contain the total information assigned to it by all subprograms. The programmer must also insure that information stored in the data area by the loader will not conflict with information from other subprograms destined for the shared area.

COMPASS object code contains relocatable addresses which are modified by a relocation factor during loading to obtain the actual address in the computer memory. When assembling subprograms, COMPASS assumes that the initial location in each of the three areas - data, common and subprogram - has a relocatable address of zero. Locations are then assigned sequentially from zero unless the pseudo instruction ORGR is encountered. ORGR instructs COMPASS to assign the value in the address field of ORGR as the relocatable address of the following instruction and assign storage sequentially from that relocatable address.

Each area recognized by COMPASS has its own address counter. The address counter affected by ORGR is the counter currently in use. The address counter used by COMPASS for a given area is the same throughout the subprogram. A counter set by ORGR remains set until a subsequent ORGR. All counters are initialized before assembling a new subprogram.

Instructions to be assembled by COMPASS are written on coding forms and subsequently punched into cards or prepared on other media for input to COMPASS. Each line on the coding sheet is normally punched into a single card. The correspondence between columns on coding sheet and card is one-to-one.


Each line of code has five fields; all instructions are defined in terms of the contents of these fields (Appendix A).

| Field | Columns |
| :--- | :---: |
| Location | 1-8 inclusive, 9 always blank. |
| Operation | Begins in column 10 and continues until the first blank column. |
| Address | It may begin after the blank terminating the operation field; it |
| must begin before column 41 ; and terminates with the first |  |
| blank, or column 73. |  |

## 1.2 LOCATION FIELD

A location symbol placed anywhere in columns 1-8 specifies the address of an instruction or data item.

Location fields may be totally blank or contain symbols consisting of from 1 to 8 alphabetic or numeric characters or a period. The first character must be alphabetic. Imbedded blanks are illegal. An illegal symbol is flagged as an L error on the assembly listing.

The location field symbol may represent a 15 - or 17 -bit relocatable address or a 15 - or 17 -bit non-relocatable value. Symbols representing an address are defined under control of one of the three address counters (except in EQU); they reference the first word or character position occupied by the particular instruction.

When an asterisk appears in column 1, columns 2-72 are treated as a comment.

Examples of location field symbols:

| $\frac{\text { Acceptable }}{\text { A123.456 }}$ | $\frac{\text { Unacceptable }}{12345678}$ |
| :--- | :--- |
| H3 | .2345678 |

ABCDEFGH
P1234567

## 1.3

OPERATION FIELD
The operation field may contain mnemonic machine instruction codes or pseudo instruction mnemonics, with specific, related modifiers, macro instruction names, the octal values $00-77$, or the octal values $00-77$ with the modifier $C$.

The field begins in column 10 and is terminated by the first blank. If column 10 is blank, an operation code of 00 is assembled. An illegal operation field is flagged as an O error on the assembly listing. Modifiers are separated from operation codes by commas; no blank columns may intervene.

Examples of acceptable operation fields:

| BSS, C | INPC, INT, B, H |
| :--- | :--- |
| BSS | MACRO |
| LDA | 74 |
|  | 74, C |

The address field begins anywhere before column 41 after the blank terminating the operation field and terminates with a blank or column 73. It is composed of one or more subfields, depending upon the instruction.

Machine instructions have implied subfields which may contain symbols, constants or expressions. A subfield may be assigned the value zero by giving only its trailing comma. The last address subfield may be assigned the value zero by omitting both its content and the preceding comma. But if the operation code specifies a BDP instruction, the preceding comma is required.

### 1.4.1

SYMBOLS
An address field symbol may occupy the entire field or it may be only one element in the field. Any symbol used in an address field must be defined by appearance in the location field of another instruction in the subprogram, or it must be declared as external. A symbol in the address field is formed and expressed exactly like a location symbol; it may be relocatable or nonrelocatable.

A non-relocatable symbol is defined or equated to a value of 15 or 17 bits. The value assigned to the non-relocatable symbol will not be modified during loading.

A relocatable symbol represents either a 15- or 17 -bit address. Relocatable addresses are values related to a memory area. These values will be incremented or decremented by the loader prior to storage of the instruction in which the address occurs. Relocatable symbols are local or external to a subprogram and are equated to a 15-bit word address or a 17-bit character address. Relocatable symbols may be:

$$
\begin{array}{ll}
\text { subprogram relocatable } & \text { data relocatable } \\
\text { external symbols } & \text { common relocatable }
\end{array}
$$

The special character, *, may be placed in the address field and used as any symbol. The ${ }^{*}$ is interpreted as the current value of the COMPASS address counter in effect when the * is encountered. The * may result in either a 15 -bit or 17 -bit address. If the machine instruction consumes two words, * is the address of the first word.

The special character ${ }^{* *}$ may be used as the only entry in a field or subfield. The ${ }^{* *}$ yields a subfield containing a one in each bit position. Normally, the field represented by the $* *$ will be modified during execution of the program and the double asterisk provides a convenient way to ascertain if the modification transpired.

### 1.4.2

CONSTANTS
The address field may contain signed or unsigned decimal or octal integers. If the sign is not present, the integer is assumed to be positive. Octal integers are suffixed by the character $B$.

### 1.4.3

EXPRESSIONS
In an address field or subfield, symbols, the special character ${ }^{*}$, and constants may be combined with the operators, plus or minus, to form an address expression. The value of the expression is calculated by substituting the numeric value of the symbol and performing 15 - or 17 -bit arithmetic with the designated operators. External symbols, the double asterisk, and literals may not appear in an address expression.

If relocatable symbols are part of an address expression, the result of the evaluated expression must be relocatable within a single area. Subprogram, data, or common relocatable symbols may be mixed:

$$
\begin{aligned}
\mathrm{D}_{1}-\mathrm{P}_{1}+\mathrm{P}_{2}-\mathrm{D}_{2}+\mathrm{C}_{1}-\mathrm{C}_{2} & \text { non-relocatable value } \\
\mathrm{D}_{2} \mathrm{C}_{1}+\mathrm{C}_{2} & \text { positive data relocatable value } \\
\mathrm{C}_{1}-\mathrm{P}_{2} \mathrm{C}_{2} & \text { negative subprogram relocatable value } \\
\mathrm{D}_{\mathrm{i}} & =\text { data relocatable addresses } \\
\mathrm{P}_{\mathrm{i}} & =\text { subprogram relocatable addresses } \\
\mathrm{C}_{\mathrm{i}} & =\text { common relocatable addresses }
\end{aligned}
$$

In an expression containing relocatable symbols, the algebraic sum of the relocation indicators must be either an area relocation increment or decrement, or no relocation designator and, therefore, a non-relocatable value.

The result of an address arithmetic symbol depends on the number of bits assigned to the subfield in the object code.
1.4.4

LITERALS

If the address field or subfield of an instruction refers to an operand which may be a single or double precision value, the entry may be a literal expressed as an equal sign followed by a mode designator and a value (=mv).

The equal sign denotes that the field contains a literal; $m$ indicates the mode of the literal; v is the value of the literal. Single precision literals are expressed as above; double precision literals (48-bit) are expressed as $=2 \mathrm{mv}$.

The mode of a literal may be decimal, octal, Hollerith, or USACII.
Decimal literals: =Dv
The value of the decimal literal is expressed in the same manner as DEC and DECD pseudo instructions; they may be signed, cannot be more than 7 digits ( 14 for double precision), and may be followed by a scaling factor. A blank terminates the field. A BCD character is illegal.

Octal literals: $=\mathrm{Ov}$
The value of the octal literal is written in the same manner as an OCT pseudo instruction; it may be signed, cannot be more than 8 digits ( 16 for double precision), and may be followed by a scaling factor. A blank terminates the field. A BCD character is illegal.

Hollerith literals: =Hv
The Hollerith literal is expressed as a string of 4 or 8 characters. The column following a Hollerith literal must contain a blank or a comma.

ASCII literals: =Iv
The ASCII literal is expressed as a string of 2 ( 4 for double precision) BCD characters. The characters are stored 2 per word as follows:
bits 23-20 zero
bits 19-12 first ASCII character
bits 11-08 zero
bits 07-00 second ASCII character
The column following an ASCII literal must contain a blank or a comma.

During assembly, a literal is converted to binary and assigned a relocatable address which is substituted for the literal in the object code. Literals are assigned to contiguous storage locations at the end of the subprogram.
Literals of the same value and size are not duplicated in the object subprogram. Each time COMPASS encounters a literal, the value is compared against all previously assembled literals; and if an identical value exists, the address of the previously assigned literal is substituted in the object code.

### 1.4.5

Address expressions are evaluated as a word address ( 15 bits) or a character address ( 17 bits). All address expressions are converted to binary numbers of modulus $2^{15-1}$ or $2^{17-1}$, and stored in the proper subfield. No size check is made for 15 - or 17 -bit subfields by COMPASS.

The location terms of all instructions except BCD, C, BSS, C and EQU, C are evaluated as word addresses.

## 1.4 .6

Symbols defined as non-relocatable values are treated as integers. If the most significant bit of a non-relocatable value is one, the integer is assumed to be in complement form. A 17-bit non-relocatable value placed in an $\mathrm{m}, \mathrm{n}$ or y subfield is reduced to modulo $2^{15}-1$.

### 1.4.7

INTERCHANGE WORD/
CHARACTER ADDRESSES A word address may be placed in a character address field or vice-versa. If a symbol defined as a word address is placed in a subfield which consists of 17 bits, the assigned binary value is shifted left two places.

If a symbol defined as a character address is placed in a subfield which has only 15 bits, the 17-bit character is shifted right two places; if a one bit is lost by the shift, a T error occurs.

## 1.5

COMMENTS AND IDENTIFICATION

Comments may be included with any instructions. A blank column must separate them from the last character in the address field and they may extend to column 73. Comments have no effect upon compilation, but will be included on the assembly listing.

Columns 73-80 may be used for program identification or for sequence numbers. This field has no effect upon assembly; if an asterisk is placed in column 1, the entire line will be considered a comment.

COMPASS pseudo instructions control assembly process, convert constants, and reserve and assign storage.

## 2.1

SUBPROGRAM
CONTROL
Three pseudo instructions define a subprogram and provide control information for COMPASS.

### 2.1.1

IDENT

| Location | Oferation, MOOFIFIRSS AODRESS FIELD |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | T20 | 141 |
|  | IDENT | m 1 1 | 1 |

The address field contains the subprogram name; it may include as many characters as will fit into the field, but only the first 8 are used. They appear in the IDC card of the relocatable object subprogram deck and are printed as the title on the output listing unless a TITLE listing control pseudo instruction intervenes. The pseudo instruction, IDENT, will not appear on the output listing. The location field should be blank; it will be ignored by COMPASS.

The subprogram name is not an entry point name and cannot be referenced in the source subprogram. IDENT must be the first instruction of a subprogram; otherwise, the job is terminated. If it also appears elsewhere in the subprogram, an O error is indicated.

Instructions following IDENT are assembled using the subprogram address counter until the pseudo instructions DATA or COMMON intervene.

| Location | OPERATION, MOOFIERESS ADORESS FIELLO |  | comments |
| :---: | :---: | :---: | :---: |
| 18 | 10 | 20 | ${ }_{41}$ |
|  | END | 1 | I |

The final instruction in a COMPASS subprogram must be END. It terminates the subprogram and produces a TRA card in the relocatable object subprogram deck. The location field is ignored by COMPASS and should be blank.

A symbol in the address field is output to the TRA card as the symbolic transfer address. If a program is to receive control at the address indicated, the transfer address must be defined as an entry point.
2.1 .3

FINIS

| Lecaton | OPERATON, MOOFIERRS ADORESS FIELD |  | comments |
| :---: | :---: | :---: | :---: |
| 18 | 10 | 120 | 14 |
|  | FINIS | 1 | 1 |

FINIS signals that all subprograms have been submitted for assembly; it is the final instruction of a COMPASS input deck. Location and address fields are ignored. Normally, FINIS immediately follows an END pseudo instruction.

COMPASS will recognize FINIS at any point, however, and proceed as if END had occurred. If END is missing, the job is terminated when control is returned to the operating system. subprograms. The common area may be shared for information which is processed by the running program, or accumulated during the course of execution. Information may not be assembled in the common area. At the source language level the programmer may label, reserve, or otherwise organize the common area but nothing more.

Information assembled for storage into the data area may consist of constants, message formats, masks, and other information to be used by more than one subprogram. Both the common and data areas are shared by all subprograms during execution. The significant difference is that the data area can be prestored or loaded by the loader; common cannot.

During assembly, COMPASS initially uses the subprogram address counter. When the pseudo instructions DATA or COMMON are encountered, COMPASS assembles subsequent information for the indicated area until another area assignment occurs. The pseudo instruction, PRG, returns control to the subprogram address counter.

If any statement which results in binary output occurs while COMMON is in effect, an error indication is given and assembly continues as if PRG had occurred in the source subprogram. Any one of the three location counters may be set by the pseudo instruction ORGR. When COMPASS initiates a different area address counter, or the counter currently in effect is reset by an ORGR, or is incremented by a BSS pseudo instruction, the current RIF card is produced.
2.2.1

PRG

| Location | Oferation, MOOFIFRSS ADORESS FIELD |  | соммеNTs |
| :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 141 |
|  | PRG | 1 | 1 |

PRG establishes the subprogram area location counter during assembly. PRG specifies that all instructions which follow are to be assembled in a subprogram area; it restores the subprogram location counter for use by COMPASS after an area of another type has been defined. When IDENT is encountered, the subprogram counter is initialized and remains in effect until DATA or COMMON occurs. The location and address fields are ignored by COMPASS.

### 2.2.2

DATA

| Location | OPERATION, MOOFIFERS ADORESS FIELD |  | comments |
| :---: | :---: | :---: | :---: |
| 18 | 10 | 120 | ${ }_{4} 1$ |
|  | DATA | 1 | 1 |

DATA specifies that all subsequent information is to be stored or identified as part of the data area; it indicates use of the data area location counter. The location and address fields are ignored and should be blank.

Any instruction or pseudo instruction may follow DATA, providing no reference is made to an external name and no location within the data area is declared an entry point to the subprogram. Once DATA occurs in a subprogram, the data area location counter is used for assembly to the end of the subprogram unless PRG or COMMON occur.
2.2.3

COMMON

| location |  |  | comuents |
| :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 141 |
|  | COMMON | 1 | 1 |

COMMON organizes, labels, and reserves space in the common area. The location and address fields are ignored and should be blank.

Information may not be assembled for storage in the common area; therefore, the only instructions which may follow COMMON are BSS, BSS, C, COMMON, EQU, EXT, ENTRY, ORGR, IFT, IFN, IFF, IFZ, listing control instructions, and PRG, DATA or END. If any other instruction is encountered, an error is flagged and assembly continues as if PRG had been encountered.


ORGR specifies the relocatable address for storage of instructions, constants, or reservation of space in any of the three storage areas. The location field of ORGR is ignored by COMPASS but is printed on the output listing.

The address field may contain an expression which results in a value for a relocatable address. Symbols must have been defined in the location field of a preceding instruction and, if relocatable, be assigned to the same area as the address counter currently in effect.

The incorrect sequence in the following example demonstrates how symbols must be controlled by the subprogram address counter in the area in which they were assigned.

|  | IDENT | SAM |
| :---: | :---: | :---: |
|  |  |  |
|  | DATA |  |
|  | BSS | 2 |
| MAC1 | OCT | 63 |
|  | : |  |
|  | PRG |  |
|  | ORGR | MAC1+16 |
|  | : |  |

Since MAC1 was assigned in the data area, MAC1 +16 could not be under control of the PRG subprogram address counter.

If COMPASS is assembling into one area and an ORGR occurs with a different area relocatable symbol in the address field, an error results. All address counters remain unchanged, and COMPASS ignores the ORGR. The error flag is included on the output listing.

Full words or character positions may be reserved and labeled with the pseudo instructions BSS or BSS,C. Reservation is made in the area governed by the current address counter. The address field determines how many words or character positions are to be reserved.
2.3.1

BSS

| Location | OPERATION, MOOFIIERS AODRESS FIELO |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 141 |
| $\left\|\begin{array}{cc}\text { symbol } \\ \text { or } & \text { blank }\end{array}\right\|$ | BSS | $\stackrel{1}{1}_{1}^{1}$ | 1 |

BSS reserves and labels a block of words in any area. The location field may be blank or contain a symbol which is defined as the 15 -bit relocatable word address of the first word in the block to be reserved by BSS.

The address field, which specifies the number of words to be reserved, must contain a constant, a symbol, or an address expression which results in a nonrelocatable value.

Example: ABLE BSS 12


The double asterisk in the address field is illegal; symbols in an address field must be defined in the location field of a preceding instruction.

A negative address field such as: BSS
will be interpreted by COMPASS as: BSS
-2B
and 77775 B words will be reserved

If the address field is in error or is zero; no storage will be reserved but a symbol in the location field will have been defined. If the address field contains zero, and the instruction is immediately preceded by $\mathrm{BCD}, \mathrm{C}$ or BSS, C, the next instruction which consumes space will be forced to a new word.

Examples:

2.3.2

BSS, C

| Locaton | OPERRATON, MOOFIERS ADDRESS FIELL | comments |
| :---: | :---: | :---: |
| 8 | $10 \quad 120$ | 141 |
| pr $\begin{gathered}\text { symbol } \\ \text { br }\end{gathered}$ | $\begin{array}{\|ll} \text { BSS }, \mathrm{C} & i_{n} \\ & i \\ & i \end{array}$ | 1 |

BSS, C reserves and labels a block of character positions. The location field may be blank or contain a symbol which is defined as a 17-bit relocatable address of the first character in the block to be reserved. The address field specifies the number of characters to be reserved. It must contain a constant, a symbol, or an address expression which will result in a non-relocatable value.

A negative address field such as: BSS, C -2B will be interpreted by COMPASS as: BSS,C $77775 B$ and $77775 B$ characters will be reserved.

A zero address field does not reserve space, but the location symbol will be defined as above. When BSS, C is encountered, COMPASS will output the binary eard it is constructing.

The following illustrates the reservation of storage for characters:
ABLE BSS, C 25

| 23 | 1811 |  | 65 |  |
| :---: | :---: | :---: | :---: | :---: |
| ABLE | ABLE +1 | $\ldots$ |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  | $\ldots$ | ABLE +23 |  |
| ABLE +24 |  | unsed |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

## 2.4 <br> SUBPROGRAM COMMUNICATION AND LiNKAGE

The ENTRY and EXT pseudo instructions establish communication between subprograms. With ENTRY, a programmer may define locations in a subprogram and declare them to be entry points. Symbols declared as external with EXT may be referenced within a subprogram, even though they are not defined within that program. Symbols declared external in one subprogram are declared as entry points in another subprogram. Linked object subprograms are loaded at the same time, but they need not be assembled at the same time. Using ENTRY and EXT, COMPASS produces EPT and XNL loader cards.

On the COMPASS assembly listing, instructions containing references to external names have the usual format; except the address field, prefaced by X , indicates the relocatable word address of a previous instruction in the subprogram area which references the external symbol. If it is the first or only reference to the external symbol, the address field will appear as X77777.

COMPASS places the relocatable address of the last instruction referencing the external symbol into the XNL loader card to begin the threaded list. If no reference is made to the external symbol in the subprogram, the XNL loader card will contain $77777_{8}$, indicating there is no thread.

External names can be associated with either of two threaded lists; one for 15 -bit addresses and one for 17 -bit addresses. All references are chained in the threaded list with only the symbol in the EXT declaration appearing in an XNL card.

### 2.4.1

ENTRY

| Location | Oferation, MOOIFERS ADORESS FIELD |  | comments |  |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 14 | 73 |
|  | ENTRY | $\mathrm{m}_{1}, \mathrm{~m}_{2}$, | 1 |  |

The address field contains one or more location names separated by commas; it may not contain blanks. The field terminates with the first blank or column 73. Each subfield contains a symbol defined as a relocatable word address by appearance in a location field elsewhere in the subprogram.

If an entry point symbol appears in a location field of a character definition instruction, an error will be flagged. The location field is ignored by COMPASS and should be blank.
2.4.2

EXT

| ¢саттом | OPERATION, MOOIFIERS ADORESS FIELD |  | comments |  |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 14 | 73 |
|  | EXT | - |  |  |

Symbols referenced but not defined in the subprogram must be declared as external names in EXT pseudo instructions.

The address field contains one or more subfields separated by commas; it may not contain blanks. This field terminates with column 73 or the first blank column. Each subfield contains a symbol which is output to an XNL loader card. The symbol must not be defined within the subprogram which declares it as external; it may be referenced only from an instruction assembled into the subprogram area.

The location field is ignored by COMPASS and should be blank.

## 2.5 <br> DEFINITION BY EQUATING

A symbol in the location field may be defined by equating it to the value of another symbol, a constant, or an expression of the address field. It may be defined as an absolute value, a relocatable word or relocatable character address. If a symbol is declared an entry point in the subprogram, it must not be equated to a symbol declared as external. When the symbols are equated, they are identical and interchangeable.

All symbols in the address field must have been previously defined by appearance in the location field of a preceding instruction or in an EXT declaration. If an entry point is erroneously equated to an external symbol, COMPASS will not always $\log$ an error; but when the object subprogram is loaded, an error will result.
2.5.1

EQU

| Location | OPERATON, WOOFIERS ADORESS FIELO | commerts |
| :---: | :---: | :---: |
| 8 | 10 | ${ }_{4} 4$ |
| symbol | EQU $\begin{array}{ll}\text { m } \\ & 1 \\ & 1\end{array}$ | 1 |

The location symbol is equated to another symbol, a 15-bit word address or a 15 -bit value. If the location field does not contain a symbol, an error occurs.

The address field determines the definition of the symbol in the location field. It may contain:

An integer modulo $2^{15}-1$
A symbol defined by appearance in the location field of a preceding instruction. The symbol in the location field is equated to the entry in the address field. If the symbol in the address field is relocatable to a given area, the symbol in the location field is also relocatable to that area.

An address expression containing symbols defined as above, and conforming to the rules for $m$ subfields. Expressions must not result in a complement relocatable value.

| Locaton | OPERATION, MOOFILERS ADORESS FIELL |  | comments |
| :---: | :---: | :---: | :---: |
| 18 | 10 | , 20 | 41 |
| symbol | EQU, C | $\stackrel{\mathrm{I}}{1}$ | 1 |

The symbol is equated to a 17-bit address, 17-bit constant, or another symbol. If the location field does not contain a symbol, an error occurs.

The address field determines the definition of the symbol in the location field. It may contain:

An integer modulo $2^{17}-1$.
A symbol defined by appearance in the location field of a preceding instruction. The symbol in the location field is equated to the entry in the address field. If the symbol in the address field is relocatable to a given area, the symbol in the location field is also relocatable to that area.

An address expression containing symbols defined as above and conforming to the rules for $r$ subfields. Expressions must not result in a complement relocatable value.
2.6

ASSEMBLY OF CONSTANTS

Constants may be stated as octal, decimal, or character in the source language. They may be single, double, or variable precision of fixed or floating point format. Constants may be placed into bit positions of variable length fields. Character constants may be placed into full words or character positions.


The OCT pseudo instruction expresses constants as signed or unsigned octal integers of 8 or less digits. As many constants can be expressed in the
address field as can be written from column 20 through 72 ; they are separated by commas. The address field is terminated by the first blank or column 73. The octal constants are assembled, right adjusted, for storage into consecutive locations.

An optional binary scale factor is specified with a B suffix and a scale factor expressed as a signed or unsigned decimal integer of not more than two digits. The magnitude of the constant after scaling must be less than $2^{24}$.

The location field may be blank or contain a symbol which yields the 15 -bit word address of the first constant in the address field.

Example:
OCT 77777777,12345670,76543210
octal result

word 1 |  | 77777777 |
| :---: | :---: |
|  | 12345670 |
|  | 76543210 |

OCT $+1,-57,2040,-2$
octal result

word 1 |  | 00000001 |
| :---: | :---: |
|  | 77777720 |
|  | 00002040 |
|  | 77777775 |

OCT 72B2
octal result
00000350

| location | Oferation, Moolifers amoress FiELD |  | comments |  |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 141 | 73 |
| $\left\|\begin{array}{c} \text { symbol } \\ \text { or blank } \end{array}\right\|$ | DEC | ${ }_{1}^{\mathrm{da}}{ }_{1}, \mathrm{~d}_{2}$ | 1 |  |

The location field of the DEC instruction may be blank or contain a symbol which is the relocatable word address of the first constant in the address field. The address field may consist of as many subfields, separated by commas, as the card can contain. The first blank or column 73 terminates the address field and subsequent information is treated as remarks.

Decimal constants may be converted for storage as single precision fixed point binary constants. A decimal and/or binary scale factor may be expressed for the 24 -bit constant. The decimal may consist of a sign and not more than seven digits with a magnitude of less than $2^{23}$. The decimal integer may be followed by a decimal or a binary scaling factor or both; if both are stated, they may appear in either order.

Examples:

| 1 | decimal integer |
| :--- | :--- |
| +2 | decimal integer |
| -38 | decimal integer |
| 1 D 5 | decimal integer, decimal scale factor |
| $73 \mathrm{D}-2$ | decimal integer, decimal scale factor <br> $-6 \mathrm{D}+1 \mathrm{~B} 4$ |
| decimal integer, decimal and binary <br> scale factors |  |
| $200 \mathrm{~B}-7$ | decimal integer, binary scale factor |
| $36 \mathrm{~B}+2 \mathrm{D} 1$ | decimal integer, binary and decimal <br> scale factors |

The magnitude of the constant after scaling must be less than $2^{23}$. The conversion is performed in three steps:

1. The decimal integer is converted to binary; the binary integer must be less than or equal to $2^{23_{-1}}$ in magnitude.
2. The binary integer is multiplied or divided by $10^{\mathrm{d}}$; d is the decimal scaling factor. The magnitude of the result must be less than $2^{47}$. If the decimal scaling factor is negative, a 47-bit fraction or mixed fraction is formed.
3. The result in step 2 is shifted the number of bits specified by the binary scaling factor. A negative factor produces a right shift; a positive scale factor, a left shift. If non-zero bits are lost from the high order 24 bits of the result from step 2, an error is flagged. Loss of low order bits of the intermediate result is not flagged as an error.
2.6.3

| locaton | OPERATION, MOOFIERES AODRESS FIELO | comments |  |
| :---: | :---: | :---: | :---: |
| 8 | $10 \quad 120$ | 141 | 73 |
| symbol or blank | $\begin{array}{ll} \operatorname{DECD} & \mathrm{id}_{1}, \mathrm{~d}_{2}, . \\ & 1 \\ & 1 \end{array}$ |  |  |

Decimal values may be stored as double precision fixed point constants or floating point constants. Either format requires 48 bits for storage. The location and address fields are treated in the same fashion for DEC and DECD. A symbol in the location field references the first of the two words assembled as the result of DECD.

Fixed point constant format differs from the DEC single precision constants in that magnitudes may be larger ${ }_{i 7}$ Up to 14 decimal digits may be specified, expressing a value of less than $2^{47}$. Decimal and binary scale factors may be used as in DEC. The signed 48-bit binary result is stored in two consecutive computer words.

Floating point constants contain a decimal point. They are stored as two 24 -bit words made up of a 12 -bit characteristic and a 36 -bit mantissa. Negative values are held in complement form.
word 1
word 2

| 23 | 1211 |
| :---: | :---: |
| characteristic | man- |
| tissa |  |

Floating point constants may contain not more than 14 decimal digits and a decimal point which may appear anywhere within the constant. Binary scaling is not permitted. Decimal scaling is specified with a D suffix followed by a signed or unsigned decimal scaling factor. In the absence of a sign, a positive value is assumed. The result after scaling must not exceed the capacity of the hardware (approximately $10 \pm 308$ ).
2.6.4

BCD

| Locaton | OPERATION, MOOIFIERS ADORESS FIELD |  | COMнеNTS |  |
| :---: | :---: | :---: | :---: | :---: |
| 18 | 10 | T20 | 141 | 73 |
| symbol or blank | BCD | $\mathrm{n}$ |  |  |

Characters are assembled for storage into consecutive computer words. They are stored as 6 -bit binary coded decimal character codes (internal $B C D$ ) into addressable character positions. The location field may be blank or contain a symbol which is established as the 15 -bit relocatable word address of the first word in the field.

In the address field the decimal integer $n$ specifies the number of words to be used. Following a comma after $n$ are the characters to be converted and stored. Four characters can be contained in one word; $4 n$ characters may be punched in one card. If 4 n is greater than the number of characters that can be contained on a card, through column 72, additional positions reserved by $n$ will be filled with blanks. Information between 4 n characters and column 73 is treated as a comment.
2.6 .5

BCD, C

| Location | OPERATION, MOOFIERRS ADORESS FIELO |  | comments |  |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | ${ }_{4}$ | 73 |
| or blank | BCD, C | h, 1 1 | I |  |

Characters may be assembled for storage into consecutive character positions; they are converted and encoded as for BCD. The modifier, C, in the operation code indicates that character addresses and character strings rather than words are to be processed. The location field may be blank or contain a symbol established as a 17 -bit character address.

The number of character positions to be reserved is specified by $\mathrm{n}\left(1\right.$ to $\left.2^{15}-1\right)$, the characters to be converted are specified by $c_{1}-c_{n}$. If $n$ specifies more characters than can be contained on one card through column 72 , excess positions to be reserved will be filled with blanks. Any information appearing between n characters and column 73 will be treated as comments.

Characters are stored in consecutive positions. If $\mathrm{BCD}, \mathrm{C}$ is immediately preceded by a line of code which assigns character storage (BSS,C) rather than word storage (BSS), the character string begins in the first available character position. Should the preceding line assign word storage, the character string begins in the first character position of the first word available.

If the number of characters declared by $\mathrm{BCD}, \mathrm{C}$ does not fill an entire word, the unused positions are filled with zeros. If the next instruction which consumes space in the object program is $\mathrm{BCD}, \mathrm{C}$, the positions in the partial word are assigned to the leading characters to produce a packed field.

Example:
 BCD, C 15,*/, (1234567890

Location

Contents

| $\begin{array}{\|llll} \hline \text { A } & \text { B } & \text { C } & \text { D } \\ 21 & 22 & 23 & 24 \\ \hline \end{array}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | G |  |  |
|  | 26 | 27 |  | 0 |
| I |  |  |  |  |
|  | 141 | 42 | 43 | 3 |
| 44 | N |  |  |  |
|  | 445 | 46 | 47 |  |
| $\begin{aligned} & Q \\ & 50 \\ & \hline \end{aligned}$ | R | S |  |  |
|  | 51 | 62 |  |  |
| $\begin{aligned} & \hline \mathrm{U} \\ & 64 \\ & \hline \end{aligned}$ | V | W |  |  |
|  |  |  | 6 |  |
| $\begin{aligned} & \mathrm{Y} \\ & 70 \\ & \hline \end{aligned}$ | Z |  |  |  |
|  | 71 | 13 |  |  |
| +20 |  |  |  |  |
|  | 32 | 33 | 33 | 34 |
| 40 | -0 |  |  | * |
|  | 52 | 53 | 54 | 4 |
| 60 | 1 |  |  |  |
|  | 61 | 73 |  | 4 |
| 1 <br> 01 <br> 1 | 2 | 3 | 4 |  |
|  | 102 | 03 | 30 | 4 |
| 5 | 6 | 7 | 8 |  |
|  | 506 | 07 | 10 | 0 |
| 9 <br> 11 <br> 1 | 0 |  |  |  |
|  | 100 | 00 | 00 |  |

BCD characters are converted to ASCII characters and stored in consecutive words. The ASCII characters are stored p-characters per word; p may be 1, 2, or 3 .

$$
\begin{aligned}
& \text { p = 1: bits 23-08 zero } \\
& \text { bits 07-00 ASCII character } \\
& \mathrm{p}=2 \text { : bits 23-20 zero } \\
& \text { bits 19-12 first ASCII character } \\
& \text { bits 11-08 zero } \\
& \text { bits 07-00 second ASCII character } \\
& \mathrm{p}=3 \text { : bits 23-16 first ASCII character } \\
& \text { bits 15-08 second ASCII character } \\
& \text { bits 07-00 third ASCII character }
\end{aligned}
$$

In the address field, the decimal integer $n$ specifies the number of words to be used. Following a comma after $n$ are the BCD characters to be converted and stored. This results in n computer words, each containing p ASCII characters. Anything after pn characters is treated as remarks. If pn is greater than the number of characters that can be contained on a card, through column 72, additional positions reserved by n will be filled with blanks.

If p is omitted, p is assumed to equal 2.

The location field may be blank or contain a symbol which is established as the 15 -bit relocatable word address of the first word of the field.
2.6 .7

BCDN

| Locaton | Ooferation, MOOFIFRRS ADORESS Filio |  | comments |  |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 141 | 73 |
| symbol or blank | BCDN | $\hat{1}_{1}^{\mathrm{h}, \mathrm{sdc}}$ <br> 1 | 1 |  |

BCD numeric characters are converted to 4-bit characters and stored in $n$ consecutive words.

In the address field, the decimal integer n specifies the number of words to be used. Following a comma after n are the BCD numeric characters and related sign to be converted and stored as 4-bit characters:
s $\quad \operatorname{sign}(+$ or - ; if omitted, + is assumed)
d BCD numeric character
If $n$ specifies a number of words greater than that required for the conversion, leading zeros are inserted. If the number of characters cannot be contained in n words, an A-error appears on the assembly listing. If any character d is not in the range 0-9 an A-error also appears.

The 4-bit characters are stored from right to left beginning with the least significant characters. The sign is stored in the rightmost character position (positive $1010_{2}$, negative 10112 ).

The location field may be blank or contain a symbol which is established as the 15 -bit relocatable word address of the first word of the field.

## 2.7 <br> VARIABLE fieid DEFINITION



VFD enters octal numbers, character codes, relocatable addresses, or constants into variable length fields assigned as continuous strings of specified length. Information is placed regardless of word length of character position. Values are entered right adjusted and character strings left adjusted. Each VFD instruction begins filling a new computer word.

The location field may contain a legal symbol or blanks. A symbol yields a relocatable word address. As many address subfields are allowed as can be contained on a single card through column 72. The address subfield terminates with a comma; a blank terminates the VFD pseudo instruction. The mode parameter, $m$, may designate one of five modes; the remainder of the subfield is governed by the specified mode.
m mode indicator
n unsigned decimal integer specifying the number of bit positions in the variable field. The range of values for $n$ varies with mode.
/ separates the description of the field mode and length from the statement of the field content.
v content of the variable field; varies according to mode and is restricted by declared length.

### 2.7.1 <br> VFD MODES

The statement of variable field length and content varies according to the mode. Five modes may be expressed in a VFD address subfield.

OCTAL VFD On/v
In octal, n may be 1 to 24 and v may be a maximum of 8 octal digits; the integer may be signed. If negative, the field content is stored in one's complement form. The value is entered right justified with leading bits inserted according to the sign and length. If the value exceeds the length of the field, an error is flagged and the field is set to zero. A binary scale factor may be supplied in the same manner as for the OCT pseudo instruction.

Example: VFD O5/17

## HOLLERITH VFD $\mathrm{Hn} / \mathrm{v}$

Hollerith information is stored as 6-bit internal BCD character codes; $n$ must be a multiple of six; $v$ terminates with the first comma or blank. If the subfield does not terminate after the $n / 6$ character, an error results.

Example: VFD H12/KY
ARITHMETIC EXPRESSION VFD An/v
The arithmetic expression consists of a constant, a symbol, or an expression formed by the rules for address field arithmetic.

If an expression yields a relocatable word address, the field length $n$ must be at least 15, the programmer must enter the value into the computer word right justified to bit zero and the expression is evaluated as modulo $2^{15}-1$. If an expression yields a fixed value, the field length $n$ may be 1-24 and the expression is evaluated as modulo $2^{\mathrm{n}}-1$.

Example: VFD A6/63, A3/7, A15/JOE

## CHARACTER ADDRESS VFD Cn/v

This variable field is governed by the above rules, except that a minimum of 17 bits is required for an expression which yields a relocatable character address. A relocatable expression is evaluated modulo $2^{17-1}$.

Example: VFD C7/0,C17/JOE

ASCII VFD In/v
BCD characters (v) are stored as 8-bit ASCII characters. $n$ must be a multiple of 8 and cannot exceed 96. If $v$ does not terminate after the $n / 8$ character, an error results. The last character is followed by a space or a comma.

Example: VFD 18/A

Example:
VFD012/-737, A21/A-X+B, H24/+AB, A15/NAME12, H12/BQ
A, X, and B are not relocatable symbols. Four words are generated, with the data placed as follows:

2.8

ASSEMBLER

Source subprogram assembly may be conditional as stated by the pseudo instructions listed below. COMPASS tests for the condition and includes subsequent lines of code depending on the outcome of the test.

| IFZ | if zero |
| :--- | :--- |
| IFN | if non-zero |
| IFT | if true |
| IFF | if false |

IFZ and IFN may be used as desired in a subprogram. IFT and IFF, which compare a parameter string against stated variables, may occur only within a macro prototype; their use is discussed in the chapter on macros.

### 2.8.1

IFZ

| LOCATION |  | OPERATION, MOOIFIERS ADDRESS FIELD | COMMENTS |  |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 8 | $I O$ | 20 | 41 |
|  |  | IFZ | $\mathrm{m}, \mathrm{n}$ |  |
|  |  | 1 | 1 |  |
|  |  |  | 1 | 1 |

An arithmetic expression may be tested for zero to determine whether subsequent instructions should be included in a subprogram. The expression must conform to the rules for address expressions. A symbol in the location field is ignored by COMPASS but included in the output listing.

The address field consists of two subfields containing previously defined symbols.
$\mathrm{m} \quad$ is an expression, the value of which is computed as any address expression and evaluated modulo $2^{15}-1$.
n contains an integer or an expression which results in a positive non-relocatable value.

If the expression in the $m$ subfield results in zero, the psuedo instruction IFZ is printed and the following $n$ lines of code are assembled into the object subprogram. If the $m$ subfield yields a non-zero value, the pseudo instruction IFZ is not printed and $n$ lines of code are skipped. Symbols in the address field must be defined by appearance in the location field of a preceding instruction.
2.8.2

IFN

| Locaton | Ooceration, MOOFIERS ADORESS FiELD | comments |
| :---: | :---: | :---: |
| 8 | 10 | 141 |
|  | IFN $\begin{array}{ll}\text { IF } & I_{\text {m, }} \\ & 1 \\ & 1\end{array}$ | 1 |

This pseudo instruction is the same as IFZ except that $n$ lines of code are assembled if the value in the m field is non-zero.

## 2.9

LISTING CONTROL The following pseudo instructions apply to COMPASS output listings:

| REM | insert remarks |
| :--- | :--- |
| NOLIST | suppress output listing |
| LIST | resume output listing |
| SPACE | space lines on output listing |
| EJECT | eject printer paper to top of next page |
| TITLE | begin succeeding pages with title given |
| asterisk | print card columns 2-80 as a comment |
| (colume one) |  |

2.9.1

REM

| Location | Operation, moiliers adoress fillo |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | ,20 | 141 |
| any | REM | jany | 1 |

Remarks may be inserted into the source program to appear on the output listing with this pseudo instruction. All fields except columns 9 to 13 of the operation code field may be used for remarks; for example:

THIS IS REM A REMARK PSEUDO-INSTRUCTION

### 2.9.2

NOLIST

| Location | OPERATION, MOOIFIERS ADDRESS FIELD |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 14 |
|  | NOLIST | 1 | 1 |

NOLIST suppresses listing of the subprogram until LIST appears in the source program. Lines in the source program containing errors will be listed regardless of NOLIST. The location and address fields are ignored by COMPASS. The pseudo instruction will not appear on the output listing. The number of instructions not listed is counted and when LIST mode resumes, the following appears:

PRINTING SUPPRESSED FOR xxx LINES
$\mathrm{xxx}=$ number of lines

### 2.9.3

LIST

| Location | Ooferation, moifilirs adoress fillo |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | , 20 | 141 |
|  | LIST | 1 | 1 |

LIST resumes output listing after NOLIST has been used. If LIST occurs without a preceding NOLIST, it is ignored. The pseudo instruction will not appear on the output listing.
2.9.4

SPACE

| Location | Oferation, MOIFIERS ADORESS FIILL |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | T20 | 14 |
|  | SPACE | ${ }_{\text {Im }}^{\text {I }}$ | $!$ |

This pseudo instruction specifies $m$ lines are to be skipped on the printed output listing. If, as a result of SPACE, the end of the page is reached, printing resumes with the first line of the new page. A symbol in the
location field is ignored. The pseudo instruction, SPACE, will not appear on the output listing.

The parameter, m, may be an unsigned decimal integer, 0 to 32767 .

### 2.9.5

EJECT

| Location | OPERATION, MOOIFIERS ADORESS FIELO |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | 120 | 14 |
|  | EJECT | 1 | , |

When EJECT is encountered, the printer skips to the top of a new page. A symbol in the location field is ignored. The pseudo instruction, EJECT, will not appear on the output listing.

### 2.9.6

titie

| Location | Ooceation, MOOIFIERS AODRESS Filld |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | 20 | ${ }_{41}$ |
|  | TITLE | heading | 1 |

The TITLE pseudo instruction describes a heading to be printed at the top of each page of a listing. If the first page of the listing is to be titled, TITLE must immediately follow IDENT. A symbol in the location field is ignored. The contents of columns $20-72$ of the address field contain the title. The pseudo, TITLE, will not appear on the output listing.

In the body of the subprogram, TITLE information replaces the present heading obtained from IDENT or preceding TITLE. If TITLE occurs in midpage, it is not acted on until top of the next page is encountered. However, any lines following TITLE will be printed to fill out the first page. Therefore, EJECT should follow TITLE to insure that all material succeeding TITLE is printed under the proper heading.

When an operation is performed frequently in a program or in many programs, the sequence of machine or pseudo instructions which accomplish that operation may be grouped together to form a macro. This group of instructions may contain formal parameters which are given actual values when the macro is called.

Macros are defined and called by COMPASS pseudo instructions. The same code is obtained and included in the subprogram each time the macro is called.

Library macros reside on the system library. All library macros to be called in a subprogram must be declared in LIBM pseudo instructions immediately following the IDENT pseudo instruction. Since the library macros may be unique to an installation, a list of macros should be available to the programmer.

The programmer may define his own macros. They are defined only in the subprogram in which they occur and for reference within that subprogram. Programmer macro definitions may not precede the pseudo instructions LJBM or IDENT.

All macro definitions are composed of the following:
Macro heading Names the macro and declares the formal parameters used in the prototype.
Prototype Contains the instruction sequence with variable elements expressed as formal parameters.

Macro terminator Defines the end of the macro definition.

The pseudo instruction which brings the prototype into the body of the program is the macro call. It consists of the macro name and a string of actual parameters to be substituted for the formal parameters in the prototype.
3.1

MACRO HEADING


The macro heading consists of one or more lines of the pseudo instruction, MACRO. The location field contains the macro name, which may not be a hardware instruction or pseudo instruction.

The address field contains a set of formal parameters. The address subfield or a portion of it may be expressed as a single formal parameter if that portion of the subfield is set off by a plus or minus sign, a comma, a blank or, in the case of VFD, a slash.

If the formal parameter list exceeds a single code line, the list is continued in subsequent MACRO pseudo instructions with the following restrictions:

The location field is blank.
The operation field contains the mnemonic, MACRO.
A formal parameter field and its terminal comma must be on a single line prior to column 73.

In the address field, the parameter list, enclosed in parentheses, may contain alphanumeric symbols separated by commas; blanks may precede or follow the parameter but may not be embedded. The parameter symbols are local to the macro and may be used elsewhere in a program without ambiguity.

Examples:

| DIVIDE | MACRO | (P1,P2,P3,P4) |
| :--- | :--- | :--- |
| MULTIPLY | MACRO | (P1,P2,P3, P4, |
|  | MACRO | P5,P6) |

The MACRO pseudo instruction must immediately follow IDENT, LIBM, ENDM, or MACRO, except that comment cards (*in column 1) and REM or TITLE may intervene. When MACRO follows IDENT, LIBM, or ENDM, it defines a macro instruction, and the location field must contain the macro name.

A set of instructions, called the prototype, follows the heading line. It is up to the programmer to insure that when the macro is called the resulting code will not contain illegalities.

Formal parameters may represent any portion of an instruction or an entire instruction except for the location field. This flexibility is attained through the use of parentheses as delimiters.

In the prototype, the location field of an instruction may contain a symbol of four characters or less. Any location defined in the subprogram may be referenced within the prototype; however, a location within a macro prototype is local to the macro and may not be referenced from outside the macro. COMPASS will substitute an internally generated symbol for the local location symbol and for all references to it within the macro.

Reference may be made within the prototype to symbols external to the subprogram if they are declared by EXT pseudo instructions within either the macro or the subprogram. An EXT declaration within the macro remains in force for the entire subprogram.

If the EQU pseudo instruction appears within the macro instruction prototype, the symbol in the location field is considered local to the macro and treated as any location symbol in the macro.

### 3.2.1

IFT

| Location | OPERATION, MOOFIERESS ADORESS FIELLD |  | COMMENTS |
| :---: | :---: | :---: | :---: |
| 8 | 10 | , 20 | 141 |
|  | IFT | $\begin{aligned} & \text { Im, } p, n \\ & 1 \end{aligned}$ | 1 |

Within a macro prototype, lines of code may be excluded or included in an object subprogram with the IFT pseudo instruction which compares the first two subfields in its address field for literal equality. If the two character strings are equal, subsequent lines of code are assembled; otherwise they are excluded from the object program.

A symbol in the location field is ignored by COMPASS. If the IFT condition is met, the IFT instruction appears in the output listing; otherwise it is not printed.

The three address subfields are:
m first comparand
p second comparand
$\mathrm{n} \quad$ must result in a positive non-relocatable value denoting the number of lines of code to be assembled or excluded

The $m$ and $p$ terms may be character strings or formal parameters; the character string may not include slashes. If a character string is identical to a formal parameter, the string must be enclosed in slashes.

The actual values compared are obtained by COMPASS as follows:
If the subfield is enclosed in slashes, the content is used in the comparison.

If the subfield contains a formal parameter, COMPASS substitutes the actual parameter before the test is made.

If the subfield is not a formal parameter and is not enclosed in slashes, the character string is used as though slashes had appeared.

The $n$ term must be a symbol, constant, or expression which results in a non-relocatable value. Symbols in the address field must be previously defined.

If the $m$ and $p$ terms compare bit for bit, $n$ lines of code immediately following the IFT pseudo instruction are assembled into the subprogram. If the $m$ and $p$ terms are unlike, $n$ lines are skipped and not assembled by COMPASS.

Examples:
Macro definitions:

| COMPUTE | MACRO | (P1,P2, P3, P4, P5, $\mathrm{P} 6)$ |
| :--- | :--- | :--- |
|  | LDA | P 1 |
|  | DVA | P 2 |
|  | STQ | P 3 |
|  | IFT | $/ \mathrm{P} 6 /, \mathrm{P} 5,2$ |
|  | ENA | P 4 |
|  | ENI | P 6 |
|  | ENDM |  |

The following sequence of instructions occurs within a subprogram and the call refers to the previously defined macro set.

Macro call 1:

| CAKE | STA | TABLE |
| :--- | :--- | :--- |
|  | COMPUTE | (B, C, A , LOC1, P6 ,56) |
|  | LDAQ | QUANTITY |
|  | $\vdots$ |  |

The assembler would generate:

| CAKE | STA | TABLE |
| :--- | :--- | :--- |
|  | LDA | B |
|  | DVA | C |
|  | STQ | A |
|  | IFT | P6,P6,2 |
|  | ENA | LOC1 |
|  | ENI | 56 |
|  | LDAQ | QUANTITY |

Since the actual parameter substituted for P5 is identical to the character string "P6", the assembler includes the two instructions, ENA and ENI. The IFT instruction does not appear in the object subprogram.

Macro call 2:

| STA | TABLE |
| :--- | :--- |
| COMPUTE | (B, C, A, LOC2,54, 56) |
| LDAQ | QUANTITY |

The assembler would generate:

| STA | TABLE |
| :---: | :--- |
| LDA | B |
| DVA | C |
| STQ | A |
| LDAQ | QUANTITY |
| $\quad \vdots$ |  |

Since 54 is not equal to the characters enclosed in slashes in the IFT pseudo instruction, the assembler does not assemble the two instructions, ENA and ENI. Assembly continues with the next instruction from the input deck.
3.2.2

IFF

| Locaton | Ooreation, Molifiers adoress fillo |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | 20 | ${ }_{41}$ |
|  | IFF | $\begin{aligned} & \mathrm{I}_{\mathrm{m}, \mathrm{p}, \mathrm{n}} \\ & 1 \end{aligned}$ | 1 |

The conditional pseudo instruction IFF functions the same as IFT, except if the comparands are unlike, the next $n$ lines of code are assembled. If the $m$ and $p$ terms are identical, the $n$ lines of code are excluded.

## 3.3 <br> MACRO <br> TERMINATOR

| Locaton | OPERATION, MOOFIFRES ADORESS FiELD |  | comments |
| :---: | :---: | :---: | :---: |
| 8 | 10 | , 20 | 41 |
|  | ENDM | 1 | 1 |

ENDM terminates a macro definition. A symbol in the location field will be ignored by COMPASS but included on the output listing.

Example:

| AOK | MACRO | (P3, P2, P1, P4) | Macro Heading |
| :---: | :---: | :---: | :---: |
|  | ENI | P1,1 |  |
| A | LDA | P2,1 |  |
|  | P3 | B | rototyp |
|  | STA | P2 | rototyp |
|  | IJD | A, 1 |  |
|  | UJP | SCRAM |  |
| B | DEC | P4 J |  |
|  | ENDM |  | Macro Termina |

Formal parameter P1 represents an operand, P2 an address, P3 an operation code, and P4 a decimal constant. Locations A and B are local to the macro and may be used elsewhere without ambiguity.

| LCCATION | Ooferation, MOOFIERS ADORESS FIELD | соммеnts |
| :---: | :---: | :---: |
| 8 | $10 \quad 120$ | 141 |
| symbol <br> or blank | $\text { macro } \underset{1}{\operatorname{name}}\left(\mathrm{p}_{1}, \mathrm{p}_{2},\right.$ | $\text { I. . . . . . . . . . . . . , , } p_{n} \text { ) }$ |

The macro call names the macro to be inserted at this point in the program and assigns a set of actual parameters to be substituted for the formal parameters in the prototype. The actual parameters, $\mathrm{p} 1, \ldots, \mathrm{pn}$, must appear in the same order as the formal parameter list in the macro heading.

The location field may be blank or contain a symbol which is the relocatable address of the first instruction that consumes space in the assembled macro.

The operation field may contain any macro instruction name defined for the subprogram by LIBM and MACRO pseudo instructions and prototypes. If the macro is defined for the subprogram, COMPASS will assemble and insert the macro code at the point at which the macro name appears in the operation field.

The address field of the macro name instruction contains the list (enclosed by parentheses) of actual parameters, separated by commas. Single actual parameters may also be enclosed by parentheses within the list. This allows an entire instruction or several subfields of an instruction in the macro prototype to be expressed as a single actual parameter.

Single actual parameters may not include blanks or commas unless the entire actual parameter is enclosed in parentheses. If a single actual parameter is enclosed by parentheses, it may contain any character legal for the portion of the instruction it represents, except a right parenthesis (see example below). An actual parameter may be omitted but a trailing comma must appear. Actual parameters not expressed are assembled as zeros.

The address field of the macro name instruction may contain constants, symbols, expressions, or Hollerith literals. Actual parameters retain the sequence of the formal parameter list in the macro definition. When COMPASS assembles the macro, the actual parameters are transferred to the position at which the formal parameters are referenced in the prototype. The address field of a single line of code terminates at column 72 or with a right parenthesis.

If the list of actual parameters is too long for a single line of code, it may be continued on subsequent lines with blank location fields and the macro name operation code repeated. An actual parameter must be wholly contained on a single line. If the list is not closed by a right parenthesis, an error results.

Actual parameters may not contain entries for location fields in the prototype. These fields will not be modified by COMPASS in assembling a macro instruction.

Examples of Programmer Macro Definition:

| Example A: DIVIDE | MACRO | (P1, P2, P3) |
| :---: | :--- | :--- |
|  | LDAQ | P1 |
|  | DVA | P2 |
|  | STQ | P3 |
|  | ENDM |  |
| Macro call: | DIVIDE | (DICK,DAVE, DAN) |
| Assembled: |  |  |


| LDAQ | DICK |
| :--- | :--- |
| DVA | DAVE |
| STQ | DAN |

Example B:
Macro Definition:

| COMPUTE | MACRO | (P1, P2, P3, P4, P5 $, \mathrm{P} 6, \mathrm{P} 7, \mathrm{P} 8, \mathrm{P} 9)$ |
| :--- | :--- | :--- |
|  | LDA | P 1 |
|  | LDQ | P 1 |
|  | ADA | P 2 |
|  | SBAQ | P 3 |
|  | VFD | $\mathrm{P} 4 / \mathrm{P} 5$ |
|  | P4 | $* *$ |
|  | DVA | P 6 |
|  | STQ | P 7 |
|  | LDA | P 7 |
|  | P8 | $*-\mathrm{P} 9$ |

The above example shows how parameters may be specified in the operation or address field, or both, within the macro set of instructions. It also shows that a parameter may appear more than once in a set of instructions.

Example C:
Macro Definition:

| TOSS | MACRO | (P1, P2, P3, P4) |
| :--- | :--- | :--- |
|  | LDA | TOM, 3 |
|  | ADA | DICK |
|  | STA | MARV |
|  | UJP, P2 |  |
| TOM | P1 |  |
| DICK | DEC | P4 |
| MARV | P3 |  |
|  | ENDM |  |

Macro call:
BETTY TOSS ((BCD 6,A), (I JOE ,2))
Assembled:

| BETTY | LDA | TOM, 3 |
| :--- | :--- | :--- |
|  | ADA | DICK |
|  | STA | MARV |
|  | UJP , I JOE , 2 |  |
| TOM | BCD 6, A |  |
| DICK | DEC | 0 |
| MARV | 00 |  |

This example demonstrates how multiple parentheses are used and how actual parameters are assembled as zeros when they are not expressed before the formal parameter list terminates.

A macro definition may, itself, contain an unlimited number of macro calls to library or programmer macros defined for the subprogram. These inner macro calls become effective at the time a call is made to the outer macro.

A macro definition may be passed as an actual parameter at call time or a macro definition may contain calls to itself; it is the programmer's responsibility to prevent infinite recursion through the use of conditionals.

The use of local symbols is the same as that explained in 3.2. Local location symbols are unique to each macro call.

The parameter list in the address field of an inner macro instruction must be enclosed in parentheses. The list may not contain imbedded blanks; the occurrence of a blank will terminate parameter substitution.

The parameters of the inner macro may consist of parameters of the outer macro. At macro call time, inner macro parameters will be substituted with the actual corresponding parameters of the outer macro.

An inner macro may use the continuation feature for lengthy parameter lists. When coding a macro prototype which contains a macro instruction, consideration should be given to the length of the actual parameters. The continuation feature enables the programmer to divide the list to avoid overflow of a card image. When overflow occurs, information is lost and the macro is improperly generated.

Example:
A MACRO
(P1, P2 , P3, P4, P5, P6, P7, P8)
B
(P1, P2 , P3, P4, P5, P6 , P7, P8)
ENDM
where $B$ is a macro instruction.
The following modification with the continuation feature will ensure that an overflow will not occur when the A macro is called;
A MACRO
B
B
(P1, P2 , P3, P4 , P5, P6, P7, P8)
(P1, P2, P3, P4,
ENDM
P5, P6, P7, P8)

Example:
Macro Definition:

| COMPUTE | MACRO | (P1, P2, P3) |
| :--- | :--- | :--- |
|  | ENA | 0 |
|  | STA | P1 |
|  | ENI | 47, P3 |
| HELP | AZJ, P2 | WOOF |
| JOHN | SHQ | 1 |
|  | IJD | HELP, P3 |
|  | UJP | $*+2$ |
| WOOF | RAD | P1 |
|  | UJP | JOHN |
|  | ENDM |  |

Macro Definition:

| JUMP | MACRO | (P1, P2, P3) |
| :--- | :--- | :--- |
|  | LDQ | P1 |
|  | LDL | P2 |
|  | SHAQ | 24 |
|  | COMPUTE | (D, LT, P3) |
|  | ADA | TOT |
|  | STA | TOT |
|  | ENDM |  |

A macro call of the form:
JUMP (ONE ,M2,3)
will generate the following sequence of instructions:

|  | LDQ | ONE |
| :--- | :--- | :--- |
|  | LDL | M2 |
|  | SHAQ | 24 |
|  | ENA | 0 |
|  | STA | D |
|  | ENI | 47,3 |
| HELP | AZJ, LT | WOOF |
| JOHN | SHQ | 1 |
|  | IJD | HELP, 3 |
|  | UJP | $*+2$ |
|  | RAD | D |
|  | UJP | JOHN |
|  | ADA | TOT |
|  | STA | TOT |

3.6

LIBRARY MACROS


LIBM instructs COMPASS to call the named library macros from the system library. A location symbol will be ignored by COMPASS but included on the output listing. The address subfields contain the names of library macros separated by commas; the address field is terminated by the first blank or column 73.

All library macros to be called in a subprogram must be declared in LIBM pseudo instructions immediately following the IDENT pseudo instruction; otherwise an error will result. Comment cards with an asterisk in column one or the pseudo instructions REM and TIT LE may intervene, however. LIBM does not consume space in the object program.

The programmer may use as many LIBM pseudo instructions as required. However, a macro name must be wholly contained within a single subfield on a single line of code.

Available library macros are defined in the operating system reference manual and the Data Processing Package reference manual.

## APPENDIX SECTION

The Control Data instruction repertoire for data processing, scientific, and logical programming contains optional sets of BCD, floating point, and double precision instructions for the hardware. All of these, including the optional commands, may be coded in the COMPASS language using mnemonic codes and comprehensive symbolic programming techniques. This appendix describes how machine language instructions are expressed in COMPASS, how COMPASS assembles them, and how they appear in the object program. $\dagger$

Control Data provides a set of simulation routines for the optional instructions. For optional sets not included at an installation, simulator routines may be placed on the library tape and called as subroutines. Therefore, a programmer may use the mnemonics in the source subprogram as if the hardware were present.

## INSTRUCTION SUBFIELDS

Instruction fields may be optional or mandatory: an optional field may be expressed or not, as the programmer requires; a mandatory field must be present and must contain only specific parameters. The indirect addressing field and the b field are examples of optional fields. The conditional modifiers for the AZJ instruction are an example of a mandatory field.

## ADDRESS SUBFIELDS

$\mathrm{m}, \mathrm{n}$ and y The $\mathrm{m}, \mathrm{n}$ and y subfields for machine instructions may be represented by a symbol, the special symbols * and $* *$, a constant, an expression, or a literal. The $m$ and $n$ subfields represent operand addresses; the y subfield represents an operand.
$r$ and $\mathrm{s} \quad$ Machine language instructions using a 17 -bit character address contain r or s subfields which may be represented as a symbol, literal, constant, external symbol, expression, or the special characters, $*$ and $* *$.
b The b subfield may be represented by a digit $1,2,3$, a symbol equated to 1,2 , or 3 , an expression with a non-relocatable value of $1,2,3$, or $* *$. The b subfield designates an index register.
i The i subfield occurs in the MEQ and MTH instructions; it may be a symbol, constant, or expression which results in a non-relocatable value from 0 to 7 , or $* *$.

[^1]In the following example $\mathrm{ABLE}=100{ }_{8}$ INTERVAL $=1$.
Coding:
MEQ ABLE, INTERVAL
MEQ ABLE, INTERVAL+1
MEQ ABLE, 2
MEQ ABLE, 8

MEQ ABLE , ** | 06 | 1 | 00100 |
| :---: | :---: | :---: |
| 06 | 2 | 00100 |
| 06 | 2 | 00100 |
| 06 | 0 | 00100 |
| 06 | 7 | 00100 |

v The v subfield machine language instruction denotes a location in the register file. It may be any symbol, constant, or expression which results in a non-relocatable value 0 to $63_{10}$ or ${ }^{* *}$.

In the following examples, ABLE is equated to the value $0011_{8}$ elsewhere in the program.
Coding:

| TMA ABLE |
| :--- |
| TMA |
| 77B |

TMA **

TMA ABLE+22B $\quad$| 53 | 0 | 2 | $\ldots$ | 11 |
| :---: | :---: | :---: | :---: | :---: |
| 53 | 0 | 2 | $\ldots$ | 77 |
| 53 | 0 | 2 | $\ldots$ | 77 |
| 53 | 0 | 2 | $\ldots$ | 33 |

The connect code for input/output units or the comparison mask for interrupt instructions is represented by $x$. This subfield may contain a symbol, constant, or expression which results in a non-relocatable value $0 \leq x \leq 2^{12}-1$, or ${ }^{* *}$.
ch This subfield contains the channel designator for input/output instructions. It may contain a symbol, constant, or expression which results in a non-relocatable value $0 \leq \mathrm{ch} \leq 7$, or ${ }^{* *}$.
$\ell \quad$ The $\ell$ subfield specifies the length of a character field.
MOVE: The $\ell$ subfield may be a symbol or an expression which results in a non-relocatable value from 1 to $177_{8}$, or ${ }^{* *}$.
$\mathrm{cm} \quad$ The 8-bit channel mask for CILO and CLCA instructions is represented by cm . This subfield may contain a symbol, constant, or expression which results in a non-relocatable value $0 \leq \mathrm{cm} \leq 2^{8}-1$ or $* *$.

In the following examples, ABLE is equated to $100_{8}$ elsewhere in the program, BAKER to $00200_{8}$. Both are equated as 17 -bit character addresses.

Coding:
Fields: $\ell$ r, s Results (in octal)

| MOVE ABLE ,BAKER,BAKER+100B | word 1 | 72000300 |
| :--- | ---: | ---: |
|  | 2 | 40000200 |
|  |  |  |

MOVE 128,BAKER,BAKER+128


MOVE 27B, BAKER,BAKER+27B


MOVE **, BAKER,BAKER+100B


The c subfield specifies a search character.
SRCE or SRCN: The c subfield may be any symbol, constant, or ${ }^{* *}$ which represents the 6-bit character code of the character for which the search is made, $00 \leq \mathrm{c} \leq 77_{8}$

A is defined elsewhere in the program as $21_{8}$; ABLE and BAKER are defined as $00200{ }_{8}$ and 001008.

Coding
SRCE A, ABLE, BAKER

SRCE 21B, ABLE, BAKER
word 1


SRCE A+21B, ABLE, BAKER
word 1
1
2
3 $\quad\left[\begin{array}{l}71000200 \\ 42000100 \\ \hline\end{array}\right.$


Result (in octal)


Meaning

| A | 24-bit A register |
| :---: | :---: |
| b | index register designator 1 to 3 |
| B | index register defined by $\mathrm{B}^{\mathrm{b}}$ |
| $\mathrm{B}_{\mathrm{m}}$ | index register flag, $M=m+\left(B_{m}\right)$ for these instructions only |
| $\mathrm{B}_{\mathrm{r}}$ | index register flag. If $B_{r}=1$ or $3, R=r+\left(B^{1}\right)$. If $B_{r}=2, R=r+\left(B^{2}\right)$. If $B_{r}=0, R=r$. |
| $\mathrm{B}_{\mathrm{S}}$ | index register flag. If $\mathrm{B}_{\mathrm{s}}=1$ or $3, \mathrm{~S}=\mathrm{s}+\left(\mathrm{B}^{1}\right)$. If $\mathrm{B}_{\mathrm{s}}=2, \mathrm{~S}=\mathrm{s}^{+}\left(\mathrm{B}^{2}\right)$. If $\mathrm{B}_{\mathrm{s}}=0, \mathrm{~S}=\mathrm{s}$. |
| c | $00-77_{8} \mathrm{BCD}$ code of search character |
| cm | 8-bit channel mask |
| D | D register |
| E | 48 (52)-bit E register |
| $\mathrm{E}_{\ell}$ | lower half of 48-bit E register (bits 23-00) |
| $\mathrm{E}_{\mathrm{u}}$ | upper half of 48-bit E register (bits 47-24) |
| i | increment or decrement, 0 to 7 |
| k | shift count |
| $\ell$ | field length of block, $0-177_{8}$ |
| $\ell_{\mathrm{r}}$ | number of characters in field $R$ |
| $\ell_{\mathrm{s}}$ | number of characters in field $S$ |
| m | 15-bit word address, first operand or jump address |


| Term | Meaning |
| :---: | :---: |
| M | actual operand or jump address as modified; $\mathrm{M}=\mathrm{m}+\left(\mathrm{B}^{\mathrm{b}}\right)$ |
| n | same as m, second operand address |
| p | 15 (or 17)-bit P register |
| Q | 24-bit Q register |
| r | 17-bit character address |
| R | actual character address as modified; $\left.\mathrm{R}=\mathrm{r}+(\mathrm{B})^{\mathrm{b}}\right)$ |
| s | same as r, second operand address |
| S | same as $R$, second operand address; $\mathrm{S}=\mathrm{s}^{+}\left(\mathrm{B}^{\mathrm{b}}\right)$ |
| v | 6 -bit address in register file |
| sc | scan character |
| w | page index file address |
| x | connect code or interrupt mask |
| y | 15-bit operand |
| Instruction |  |
| Modifiers |  |
| A | conversion |
| B | backward read or write |
| C | evaluate address expression modulo $2^{17}-1$ |
| dc | delimiting character |
| EQ | equal |
| GE | greater than or equal |
| H | half assembly or disassembly |
| I | indirect addressing |
| INT | interrupt on completion |
| N | no assembly or disassembly |
| NC | no conversion |
| NE | not equal ${ }^{\text {「 }}$ |
| S | instruction modifier denoting sign extension |
|  | S present, sign extended S omitted, no sign extension |

In the following instructions, () $\rightarrow$ () indicates the contents of one register, operand, or address field is replaced by the contents of another register, operand field, or address field. For example: $(\mathrm{M}) \rightarrow(A)$ means "replace contents of A register with contents of $M$ operand field"

| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| ADA, I | 30 | m, b | $(\mathrm{M})+(\mathrm{A}) \longrightarrow(\mathrm{A})$ |
| ADAQ,I | 32 | m, b | $(\mathrm{M}, \mathrm{M}+1)+(\mathrm{A}, \mathrm{Q}) \rightarrow(\mathrm{A}, \mathrm{Q})$ |
| ADE | 66 | r, 3 | Up to twelve 4-bit characters added to (E) (most significant character at address R). Sum appears in E. (D) specifies field length |
| AEU | 55.6 |  | $(\mathrm{A}) \rightarrow\left(\mathrm{E}_{\mathrm{U}}\right)$ |
| AIA | 53. (0円) 4 | b | $\left(\mathrm{B}^{\mathrm{b}}\right)+(\mathrm{A}) \rightarrow(\mathrm{A})$ |
| ANA | 17.6 | y | $\mathrm{y}_{\wedge}(\mathrm{A}) \rightarrow(\mathrm{A})$, no sign extension |
| ANA, S | 17.4 | y | $\mathrm{y}_{\wedge}(\mathrm{A}) \rightarrow(\mathrm{A})$, sign of y extended |
| ANI | 17.0 | y | No operation |
| ANI | 17.1-3 | $y, b$ | $y_{\wedge}\left(B^{b}\right) \rightarrow\left(B^{b}\right)$ |
| ANQ | 17.7 | y | $\mathrm{y}_{\wedge}(\mathrm{Q}) \rightarrow(\mathrm{Q})$, no sign extension |
| ANQ, S | 17.5 | y | $\mathrm{y}_{\wedge}(\mathrm{Q}) \rightarrow(\mathrm{Q})$, sign of y extended |
| AQA | 53.04 |  | $(\mathrm{A})+(\mathrm{Q}) \longrightarrow(\mathrm{A})$ |
| AQE | 55.7 |  | $(\mathrm{A}, \mathrm{Q}) \rightarrow\left(\mathrm{E}_{\mathrm{U}}, \mathrm{E}_{\mathrm{L}}\right)$ |
| AQJ, EQ | 03.4 | m | If $(\mathrm{A})=(\mathrm{Q})$, RNI m, otherwise RNI P+1 |
| AQJ, GE | 03.6 | m | If $(\mathrm{A}) \geq(\mathrm{Q})$, RNI m, otherwise RNI $\mathrm{P}+1$ |
| AQJ, LT | 03.7 | m | If $(\mathrm{A})<(\mathrm{Q})$, RNI m, otherwise RNI P+1 |
| AQJ,NE | 03.5 | m | If $(\mathrm{A}) \neq(\mathrm{Q}), \mathrm{RNI} \mathrm{m}$, otherwise RNI $\mathrm{P}+1$ |
| ASE | 04.6 | y | If $\mathrm{y}=\left(\mathrm{A}_{00-14}\right)$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| ASE,S | 04.4 | y | If $\mathrm{y}=(\mathrm{A})$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$. Sign of $y$ is extended |
| ASG | 05.6 | y | If $\left(\mathrm{A}_{00-14}\right) \geq \mathrm{y}, \mathrm{RNI} \mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| ASG, S | 05.4 | y | If $(\mathrm{A}) \geq \mathrm{y}$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$. Sign of $y$ is extended |


| Minemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| AZJ, EQ | 03.0 | m | If $(\mathrm{A})=0$, RNI m, otherwise RNI P+1 |
| AZJ, GE | 03.2 | m | If $(\mathrm{A}) \geq 0$, RNI m , otherwise RNI $\mathrm{P}+1$ |
| AZJ, LT | 03.3 | m | If (A) $<0, \mathrm{RNI} \mathrm{m}$, otherwise RNI $\mathrm{P}+1$ |
| AZJ, NE | 03.1 | m | If $(\mathrm{A}) \neq 0$, RNI m , otherwise RNI $\mathrm{P}+1$ |
| CINS | 77.3 | ch | Internal status code $\rightarrow\left(\mathrm{A}_{11-0}\right)$; (Interrupt Mask Register $) \rightarrow\left(\mathrm{A}_{23-10}\right)^{1} ; \mathrm{RNI} \mathrm{P}+1$ |
| CON | 77.0 | $\mathrm{x}, \mathrm{ch}$ | If channel ch is busy, reject instruction, RNI $\mathrm{P}+1$. If channel ch is not busy, 12 -bit connect code sent on channel ch with connect enable, RNI P+2. |
| COPY | 77.2 | ch | External status code from I/O channel $\mathrm{ch} \rightarrow\left(\mathrm{A}_{11-0}\right)$; (interrupt mask register) $\rightarrow$ $\left(\mathrm{A}_{23-12}\right)$ RNI $\mathrm{P}+1$. |
| CPR , I | 52 | m, b | $\left.\begin{array}{l} (\mathrm{M})>(\mathrm{A}), \text { RNI } \mathrm{P}+1 \\ (\mathrm{Q})>(\mathrm{M}), \text { RNI P+2 } \\ (\mathrm{A}) \geq(\mathrm{M}) \geq(\mathrm{Q}), \text { RNI } \mathrm{P}+3 \end{array}\right\} \quad \begin{aligned} & \\ & \text { (A) and }(\mathrm{Q}) \text { are } \\ & \text { unchanged } \end{aligned}$ |
| CTI CTO | 77.75 77.76 |  | $\left.\begin{array}{l} \text { Set Type In } \\ \text { Set Type Out } \end{array}\right\} \begin{aligned} & \text { Beginning character address must } \\ & \text { be preset in location } 23 \text { of } \\ & \text { register file and last character } \\ & \text { address }+1 \text { must be preset in } \\ & \text { location } 33 \text { of the file. } \end{aligned}$ |
| DINT | 77.73 |  | Interrupt control is disabled |
| DVA, I | 51 | m, b | $(\mathrm{A}, \mathrm{Q}) /(\mathrm{M}) \rightarrow(\mathrm{A})$, Remainder $\rightarrow(\mathrm{Q})$ |
| DVAQ, I | 57 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{A}, \mathrm{Q}, \mathrm{E}) /(\mathrm{M}, \mathrm{M}+1) \rightarrow(\mathrm{A}, \mathrm{Q})$ and remainder with sign extended $\rightarrow(\mathrm{E})$. Divide fault, halts operation and program advances to next instruction. |
| EAQ | 55.3 |  | $\left(\mathrm{E}_{\mathrm{U}}, \mathrm{E}_{\mathrm{L}}\right) \rightarrow(\mathrm{A}, \mathrm{Q})$ |
| ECHA | 11 | r | $0 \rightarrow(A)$, then $\mathrm{r} \rightarrow\left(\mathrm{A}_{00-16}\right)$ |
| ECHA, S | 11 | r | $0 \rightarrow(A)$, then $\mathrm{r} \rightarrow\left(\mathrm{A}_{00-16}\right)$, sign extended |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| EINT | 77.74 |  | Enables interrupt control; allows one more instruction to be executed before interrupt. |
| ELQ | 55.1 |  | $\left(\mathrm{E}_{L}\right) \longrightarrow(\mathrm{Q})$ |
| ENA | 14.6 | y | $0 \rightarrow(A)$, then $y \rightarrow\left(\mathrm{~A}_{00-14}\right)$ |
| ENA, S | 14.4 | y | $0 \rightarrow(A)$, then $y \rightarrow(A)$, sign extended |
| ENI | 14.0 | y | No operation |
| ENI | 14.1-3 | y,b | $0 \rightarrow\left(B^{b}\right), \text { then } y \rightarrow\left(B^{b}\right)$ |
| ENQ | 14.7 | y | $0 \rightarrow(\mathrm{Q})$, then $\mathrm{y} \rightarrow\left(\mathrm{Q}_{00-14}\right)$ |
| ENQ, S | 14.5 | y | $0 \rightarrow(Q), \quad$ then $\mathrm{y} \rightarrow\left(\mathrm{Q}_{00-14}\right), \quad$ sign extended |
| EOJ | 70.6 | m | Jump to m if E overflows, otherwise RNI P+1. |
| EUA | 55.2 |  | $\left(\mathrm{E}_{\mathrm{U}}\right) \longrightarrow(\mathrm{A})$ |
| EXS | 77.2 | x , ch | Sense external status. If 1 bits occur on status lines in any of the same positions as 1 bits in the mask, RNI P+1. If no comparison, RNI P+2. |
| EZJ, EQ | 70.4 | m | $(E)=0, j u m p$ to $m ;(E) \neq 0$, RNI $P+1$ |
| EZJ, LT | 70.5 | m | $(\mathrm{E})<0$, jump to m; $(\mathrm{E}) \geq 0$, RNI $\mathrm{P}+1$ |
| FAD, I | 60 | $\mathrm{m}, \mathrm{b}$ | Floating point addition of ( $\mathrm{M}, \mathrm{M}+1$ ) to ( $\mathrm{A}, \mathrm{Q}$ ) $\rightarrow(\mathrm{A}, \mathrm{Q})$ |
| FDV, I | 63 | $\mathrm{m}, \mathrm{b}$ | Floating point division of ( $\mathrm{A}, \mathrm{Q}$ ) by ( $\mathrm{M}, \mathrm{M}+1$ ) <br> $\longrightarrow(A, Q)$. Remainder with sign extended $\rightarrow(E)$ |
| FMU , I | 62 | $\mathrm{m}, \mathrm{b}$ | Floating point multiplication of ( $\mathrm{A}, \mathrm{Q}$ ) and $(\mathrm{M}, \mathrm{M}+1) \rightarrow(\mathrm{A}, \mathrm{Q})$ |
| FSB, I | 61 | $\mathrm{m}, \mathrm{b}$ | Floating point subtraction of ( $M, M+1$ ) from $(\mathrm{A}, \mathrm{Q}) \rightarrow(\mathrm{A}, \mathrm{Q})$ |
| HLT | 00.0 | m | Unconditional stop, RNI m upon restarting |
| IAI | 53. $(4+$ b) 4 | b | $(A)+\left(B^{b}\right) \rightarrow\left(B^{b}\right)$, sign of $B^{b}$ extended prior to addition |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| IAPR | 77.57 |  | Interrupt associated processor |
| IJD | 02.4 | m | No operation |
| IJD | 02.5-7 | m, b | If $\left(B^{b}\right)=0$, RNI $P+1$ : If $\left(B^{b}\right) \neq 0,\left(B^{b}\right)-1 \rightarrow\left(B^{b}\right)$, RNI m |
| IJI | 02.0 | m | No operation |
| IJ I | 02.1-3 | m, b | If $\left(\mathrm{B}^{\mathrm{b}}\right)=0$, RNI $P+1:$ If $\left(\mathrm{B}^{\mathrm{b}}\right) \neq 0,\left(\mathrm{~B}^{\mathrm{b}}\right)+1 \rightarrow\left(\mathrm{~B}^{\mathrm{b}}\right)$, RNI m |
| INA | 15.6 | y | Increase (A) by y |
| INA, S | 15.4 | y | Increase (A) by y , sign of y is extended |
| INAC, INT | 73.1 | ch | (A) is cleared and a 6-bit character is transferred from a peripheral device to the lower 6 bits of $A$. |
| INAW,INT | 74.1 | ch | (A) is cleared and a 12- or 24 -bit word is read from a peripheral device into the lower 12 bits or all of A (word size depends on I/O channel). |
| INCL | 77.50 | x | Interrupt faults defined by x are cleared. |
| INI | 15.0 | y | No operation |
| INI | 15.1-3 | $y, b$ | Increase ( $B^{b}$ ) by $y$, signs of $y$ and $B^{b}$ are extended. |
| INPC, INT, B, H | 73.0 | ch, r, s | A 6- or 12 -bit character is read from a peripheral device and stored in memory at a given location. |
| INPW,INT, B , N | 74.0 | ch,m,n | Word Address is placed in bits $00-14,12-$ or $24-$ bit words are read from a peripheral device and stored in memory. |
| INQ | 15.7 | y | Increase (Q) by y. |
| INQ,S | 15.5 | y | Increase (Q) by y, sign of y is extended. |
| INS | 77.3 | $\mathrm{x}, \mathrm{ch}$ | Sense internal status. If 1 bits occur on status lines in any of the same positions as 1 bits in the mask, RNI P+1. If no comparison, RNI P+2. |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| INTS | 77.4 | $\mathrm{x}, \mathrm{ch}$ | Sense for interrupt condition; if 1 bits occur simultaneously in interrupt lines and in the interrupt mask, RNI P+1; if not, RNI P+2. |
| IOCL | 77.51 | x | Clears I/O channel or search/move control as defined by bits $00-07,08$, and 11 of $x$. |
| ISD | 10.4 | y | If $\mathrm{y}=0, \mathrm{RNI} \mathrm{P}+2$. If $\mathrm{y} \neq 0, \mathrm{RNI} \mathrm{P}+1$. |
| ISD | 10.5-7 | $y, b$ | If $\left(B^{b}\right)=y$, clear $B^{b}$ and RNI P+2. If $\left(B^{b}\right) \neq y$, $\left(\mathrm{B}^{\mathrm{B}}\right)-1 \longrightarrow\left(\mathrm{~B}^{\mathrm{o}}\right)$, RNI P+1. |
| ISE | 04.0 | y | If $\mathrm{y}=0, \mathrm{RNI} \mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$. |
| ISE | 04.1-3 | y,b | If $\mathrm{y}=\left(\mathrm{B}^{\mathrm{b}}\right)$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$. |
| ISG | 05.0 | y | If $\mathrm{y} \geq 0, \mathrm{RNI} \mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$. |
| ISG | 05.1-3 | $\mathrm{y}, \mathrm{b}$ | If ( $\mathrm{B}^{\mathrm{b}}$ ) $\geq \mathrm{y}$, RNI $\mathrm{P}+2$, otherwise RNI P+1. |
| ISI | 10.1-3 | $y, b$ | If $\left(B_{b}^{b}\right)=y, \operatorname{clear} B^{b}$ and RNI $P+2$. <br> If $\left(B^{b}\right) \neq y,\left(B^{b}\right)+1 \rightarrow\left(B^{b}\right)$, RNI $P+1$. |
| LACH | 22 | r,1 | $0 \rightarrow(\mathrm{~A}),(\mathrm{R}) \rightarrow\left(\mathrm{A}_{00-05}\right)$ |
| LCA, I | 24 | m, b | $(\overline{\mathrm{M}}) \rightarrow(\mathrm{A})$ |
| LCAQ, I | 26 | $\mathrm{m}, \mathrm{b}$ | $(\overline{\mathrm{M}}) \rightarrow \mathrm{A},(\overline{\mathrm{M}+1}) \rightarrow(\mathrm{Q})$ |
| LDA, I | 20 | m, b | $(\mathrm{M}) \rightarrow \mathrm{A}$ |
| LDAQ, I | 25 | m, b | $(\mathrm{M}) \rightarrow \mathrm{A},(\mathrm{M}+1) \rightarrow(\mathrm{Q})$ |
| LDE | 64 | r, 1 | Load E with up to 12 numeric BCD characters from storage. BCD field length specified by contents of D register. (SET, instruction 70.7). Characters are read consecutively from least significant character (at address ( $R+(D)-1$ ) until the most significant character (at address $R$ ) is in E. E is shifted right as loading progresses. The sign is acquired along with the least significant character. |
| LDI, I | 54 | m, ${ }^{\text {b }}$ | $\left(\mathrm{M}_{00-14}\right) \rightarrow\left(\mathrm{B}^{\mathrm{b}}\right)$ |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| LDL, I | 27 | m, b | $(\mathrm{M})_{\wedge}(\mathrm{Q}) \longrightarrow(\mathrm{A})$ |
| LDQ, I | 21 | m, b | $(\mathrm{M}) \rightarrow(\mathrm{Q})$ |
| LPA, I | 37 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{M})_{\wedge}(\mathrm{A}) \longrightarrow(\mathrm{A})$ |
| LQCH | 23 | r, 2 | $0 \rightarrow(Q),(R) \longrightarrow\left(Q_{00-05}\right)$ |
| MEQ | 06.0-7 | m,i | $\left(\mathrm{B}^{1}\right)-\mathrm{i} \rightarrow\left(\mathrm{B}^{1}\right)$; if $\left(\mathrm{B}^{1}\right)$ negative, RNI $\mathrm{P}+1$. If $\left(B^{1}\right)$ positive, test $(A)=(Q) \wedge(M)$; if true, RNI $P+2$, if false, repeat sequence. |
| MOVE, INT | 72 | $\ell, \mathrm{r}, \mathrm{s}$ | Move $\ell$ characters from r to $\mathrm{s} ; 1 \leq \ell \leq 128{ }_{10}$ |
| MTH | 07.0-7 | m,i | $\left(\mathrm{B}^{2}\right)-\mathrm{i} \longrightarrow\left(\mathrm{B}^{2}\right)$; if $\left(\mathrm{B}^{2}\right)$ negative, RNI $\mathrm{P}+1$. If $\left(B^{2}\right)$ positive, test $(A) \geq(Q) \wedge(M)$, if true, RNI $P+2$; if false, repeat sequence. |
| MUA ; ${ }^{\text {I }}$ | 50 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{A})^{*}(\mathrm{M}) \longrightarrow(\mathrm{Q}, \mathrm{A})$ |
| MUAQ, I | 56 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{A}, \mathrm{Q})^{*}(\mathrm{M}, \mathrm{M}+1) \longrightarrow(\mathrm{A}, \mathrm{Q}, \mathrm{E})$ |
| NOP | 14.0 |  | No operation (COMPASS assembled NOP) |
| OTAC, INT | 75.1 | ch | Character from ( $\mathrm{A}_{00-05}$ ) is sent to peripheral device, (A) retained. |
| OTAW,INT | 76.1 | ch | Transfer ( $A_{00-11}$ ) or ( $A_{00-23}$ ), depending on type of $I / O$ channel, to peripheral device. |
| $\begin{aligned} & \text { OUTC, INT, } \\ & \mathrm{B}, \mathrm{H} \end{aligned}$ | 75.0 | ch, r, s | Storage words assembled into 6 or 12-bit characters and sent to a peripheral device. |
| $\begin{aligned} & \text { OUTW,INT, } \\ & \text { B,H } \end{aligned}$ | 76.0 | ch,m,n | 12 or 24 -bit words transferred from storage to a peripheral device. |
| PAUS | 77.6 | x | Sense busy lines. If 1 appears on a line corresponding to 1 bits in $x$, do not advance $p$. If $p$ inhibited for longer than 40 msec . , read reject from $p+1$. If no comparison, RNI $p+2$. |
| QEL | 55.5 | y | $(\mathrm{Q}) \rightarrow\left(\mathrm{E}_{\mathrm{L}}\right)$ |
| QSE | 04.7 | y | If $\mathrm{y}=\left(Q_{00-14}\right)$, RNI $P+2$, otherwise RNI $P+1$. |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| QSE, S | 04.5 | y | If $y=(Q)$, RNI $P+2$, otherwise RNI $P+1$. Sign of $y$ is extended. |
| QSG | 05.7 | y | If $(\mathrm{Q}) \geq \mathrm{y}, \mathrm{RNI} \mathrm{P}+2$, otherwise RNI P+1. |
| QSG, S | 05.5 | y | If $(\mathrm{Q}) \geq y$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$. Sign of $y$ is extended. |
| RAD, I | 34 | m, b | $(\mathrm{A})+(\mathrm{M}) \rightarrow(\mathrm{M})$ |
| RTJ | 00.7 | m | $(\mathrm{P})+1 \longrightarrow\left(\mathrm{~m}_{00-14}\right)$, RNI m+1 |
| SACH | 42 | r,2 | $\left(\mathrm{A}_{00-05}\right) \longrightarrow(\mathrm{R})$ |
| SBA, I | 31 | m,b | $(\mathrm{A})-(\mathrm{M}) \rightarrow(\mathrm{A})$ |
| SBAQ,I | 33 | m,b | $(\mathrm{A}, \mathrm{Q})-(\mathrm{M}, \mathrm{M}+1) \longrightarrow(\mathrm{A}, \mathrm{Q})$ |
| SBCD | 77.72 |  | BCD fault set to 1 |
| SBE | 67 | r,3 | Up to twleve 4-bit characters (most significant character at address $r$ ) is subtracted from $E$. Difference appears in E. (D) register specifies field length. |
| SCA, I | 36 | m, b | Where (M) contains a 1 bit, complement the corresponding bit in (A). |
| SCAQ | 13.4-7 | $\mathrm{y}, \mathrm{b}$ | Shift (A, Q) left end around until upper 2 bits of $A$ are unequal. Residue $\mathrm{K}=\mathrm{k}$-shift count. If $\mathrm{b}=1,2$, or $3, \mathrm{~K} \rightarrow\left(\mathrm{~B}^{\mathrm{b}}\right)$; if $\mathrm{b}=0, \mathrm{~K}$ is discarded. |
| SCHA, I | 46 | m, b | $\left(\mathrm{A}_{00-16}\right) \rightarrow\left(\mathrm{M}_{00-16}\right)$ |
| SCIM | 77.53 | x | Selectively clear interrupt mask register for each 1 bit in $x$; corresponding bit in the mask register is set to 0 . |
| SEL | 77.1 | $\mathrm{x}, \mathrm{ch}$ | If channel ch is busy, read reject instruction from $\mathrm{P}+1$. If channel ch is not busy, a 12 -bit function code is sent on channel ch with a function enable, RNI P+2. |
| SET | 70.7 | y | $\mathrm{Y}_{00-3} \rightarrow(\mathrm{D})$ |


| Mnemonic Code | Octal Code | Address Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| SFE | 70.0-3 | k,b | Shift (E) in one character (4-bit) steps. Left shift: bit $23=0$, magnitude of shift $=1$ ower 4 bits of $K=k+\left(B^{b}\right)$. Right shift: bit $23=1$, magnitude of shift lower 4 bits of complement of $K=k+(B)$. |
| SFPF | 77.71 |  | Set floating point fault. |
| SHA | 12.0-3 | k, b | Shift (A). Shift count $K=k+\left(B^{b}\right)$ (signs of $k$ and $\mathrm{B}^{\mathrm{b}}$ extended). If bit 23 of $\mathrm{K}=1$, shift right; complement of lower 6 bits equal shift magnitude. If bit 23 of $K=0$, shift left; lower 6 bits equal shift magnitude. Left shifts end around; right shifts end off. |
| SHAQ | 13.0-3 | k, b | Shift ( $A, Q$ ) as one register. Shift count $K=k+(B)$ (signs of $k$ and $B^{b}$ extended). If bit 23 of $K=1$, shift right and complement of lower 6 bits equal shift magnitude. If bit 23 of $K=0$, shift left; lower 6 bits equal shift magnitude. Left shifts end around; right shifts end off. |
| SHQ | 12.4-7 | k,b | Shift (Q), Shift count $K=k+\left(B^{b}\right)$ (signs of $k$ and $B^{b}$ extended). If bit 23 of $K=1$, shift right; complement of lower 6 bits equal shift magnitude. If bit 23 of $K=0$, shift left; lower 6 bits equal shift magnitude. Left shifts end around; right shifts end off. |
| SJ1 | 00.1 | m | If jump key 1 is set, jump to m |
| SJ2 | 00.2 | m | If jump key 2 is set, jump to m |
| SJ3 | 00.3 | m | If jump key 3 is set, jump to m |
| SJ4 | 00.4 | m | If jump key 4 is set, jump to m |
| SJ5 | 00.5 | m | If jump key 5 is set, jump to m |
| SJ6 | 00.6 | m | If jump key 6 is set, jump to $m$ |
| SLS | 77.70 |  | Program stops if selective stop switch is on; upon restarting RNI P+1. |
| SQCH | 43 | $\mathrm{r}, 1$ | $\left(\mathrm{Q}_{00-05}\right) \rightarrow(\mathrm{R})$ |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| SRCE, INT | 71.0 | $\mathrm{c}, \mathrm{r}, \mathrm{s}$ | Search for equality of character $\mathbf{c}$ in a list beginning at location $r$ until an equal character is found, or until character location $s$ is reached; $0 \leq c \leq 63{ }_{10}$. |
| SRCN, INT | 71.1 | $\mathrm{c}, \mathrm{r}, \mathrm{s}$ | Inequality search; same as SRCE. |
| SSA, I | 35 | $\mathrm{m}, \mathrm{b}$ | Where (M) contains a 1 bit, set the corresponding bit in A to 1. |
| SSH | 10.0 | m | Test sign of (m), shift (m) left one place, end around and replace in storage. If negative sign, RNI $\mathrm{P}+2$; otherwise RNI $\mathrm{P}+1$. |
| SSIM | 77.52 | x | Selectively set interrupt mask register for each 1 bit in x . The corresponding bit in the mask register is set to 1 . |
| STA, I | 40 | m, b | $(\mathrm{A}) \longrightarrow(\mathrm{M})$ |
| STAQ,I | 45 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{A}, \mathrm{Q}) \longrightarrow(\mathrm{M}, \mathrm{M}+1)$ |
| STE | 65 | r, 2 | Store up to 13 numeric BCD characters from E. Least significant character stored at $R+(D)-1$ continuing back to most significant character stored at R. |
| STI,I | 47 | m, b | $\left(\mathrm{B}^{\mathrm{b}}\right) \rightarrow\left(\mathrm{M}_{00-14}\right)$ |
| STQ, I | 41 | m, b | $(\mathrm{Q}) \longrightarrow(\mathrm{M})$ |
| SWA , I | 44 | $\mathrm{m}, \mathrm{b}$ | $\left(\mathrm{A}_{00-14}\right) \rightarrow\left(\mathrm{M}_{00-14}\right)$ |
| TAI | 53.40-70 | b | $\left(\mathrm{A}_{00-14}\right) \rightarrow\left(\mathrm{B}^{\mathrm{b}}\right)$; if $\mathrm{b}=0$ becomes a no operation instruction. |
| TAM | 53.42 | v | $(\mathrm{A}) \longrightarrow$ (v) |
| TIA | 53.0-3 | b | $0 \rightarrow(A), \quad\left(B^{b}\right) \longrightarrow\left(A_{00-14}\right) ; \text { if } b=0,0 \longrightarrow(A) .$ |
| TIM | 53. $(4+$ b) 3 | v,b | $\left(B^{b}\right) \rightarrow\left(v_{00-14}\right)$ |
| TMA | 53.02 | v | $(\mathrm{v}) \longrightarrow$ (A) |
| TMI | 53. (0わ) 3 | v,b | $\left(\mathrm{v}_{00-14}\right) \rightarrow\left(\mathrm{B}^{\mathrm{b}}\right)$ |
| TMQ | 53.01 | v | $(\mathrm{v}) \rightarrow(\mathrm{Q})$ |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| TQM | 53.41 | v | $(\mathrm{Q}) \rightarrow$ (v) |
| UCS | 77.77 |  | Unconditional stop. Upon restarting RNI P+1 |
| UJP, I | 01 | $\mathrm{m}, \mathrm{b}, \mathrm{b}$ | Unconditional jump to M |
| XOA | 16.6 | y | y V $(\mathrm{A}) \longrightarrow(\mathrm{A})$, no sign extension |
| XOA, S | 16.4 | y | $y \vee(A) \longrightarrow(A)$, sign of $y$ is extended |
| XOI | 16.0 | y | No operation |
| XOI | 16.1-3 | y,b | $y V\left(B^{b}\right) \rightarrow\left(B^{b}\right)$ |
| XOQ | 16.7 | y | $y \vee(Q) \longrightarrow(Q)$ no sign extension |
| XOQ, S | 16.5 | y | $y \mathrm{~V}(\mathrm{Q}) \rightarrow(\mathrm{Q})$ sign of y is extended |


| Mnemonic Code | Octal Code | Àddress <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| $\mathrm{ACI}^{\dagger}$ | 77.54 |  | $\left(\mathrm{A}_{00-02}\right) \rightarrow$ channel index register |
| ADA, I | 30 | m, b | $(\mathrm{A})+(\mathrm{M}) \longrightarrow(\mathrm{A})$ |
| ADAQ,I | 32 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{A}, \mathrm{Q})+(\mathrm{M}, \mathrm{M}+1) \longrightarrow(\mathrm{A}, \mathrm{Q})$ |
| ADM | 67 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{S}}, \ell_{\mathrm{s}} \end{aligned}$ | Add field $R$ to field $S \rightarrow$ field $S$ |
| AEU | 55.6 |  | $(\mathrm{A}) \rightarrow\left(\mathrm{E}_{\mathrm{U}}\right)$ |
| AIA | 53.1-3 | b | $(A)+\left(B^{b}\right) \rightarrow(A)$, sign of $\left(B^{b}\right)$ is extended prior to addition. |
| AIS ${ }^{\dagger}$ | 77.664 |  | $\left(\mathrm{A}_{00-02}\right) \rightarrow$ instruction state register |
| ANA | 17.6 | y | $\mathrm{y}_{\wedge}(\mathrm{A}) \longrightarrow(\mathrm{A})$ |
| ANA, S | 17.4 | y | $\mathrm{y}_{\wedge}(\mathrm{A}) \longrightarrow(\mathrm{A})$, sign of y extended |
| ANI | 17.0 | y | No operation |
| ANI | 17.1-3 | $y, b$ | $y_{\wedge}\left(B^{b}\right) \rightarrow\left(B^{b}\right)$ |
| ANQ | 17.7 | y | $\mathrm{y}_{\wedge}(\mathrm{Q}) \longrightarrow(\mathrm{Q})$ |
| ANQ, S | 17.5 | y | $\mathrm{y}_{\wedge}(\mathrm{Q}) \longrightarrow(\mathrm{Q})$, sign of y extended |
| AOS ${ }^{\dagger}$ | 77.66 |  | $\left(\mathrm{A}_{00-02}\right) \rightarrow$ operand state register |
| APF ${ }^{\dagger}$ | 77.64 | w, 2 | $\left(\mathrm{A}_{00-11}\right) \rightarrow$ page file |
| AQA | 53.04 |  | $(\mathrm{A})+(\mathrm{Q}) \longrightarrow(\mathrm{A})$ |
| AQE | 55.7 |  | $(\mathrm{A}, \mathrm{Q}) \rightarrow\left(\mathrm{E}_{\mathrm{U}}, \mathrm{E}_{\mathrm{L}}\right)$ |
| AQJ, EQ | 03.4 | m | If $(\mathrm{A})=(\mathrm{Q}), \mathrm{RNI} \mathrm{m}$, otherwise RNI $\mathrm{P}+1$ |
| AQJ, GE | 03.6 | m | If $(\mathrm{A}) \geq(\mathrm{Q})$ RNI m , otherwise RNI $\mathrm{P}+1$ |
| AQJ, LT | 03.7 | m | If (A) < (Q), RNI m, otherwise RNI P+1 |

[^2]| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| AQJ,NE | 03.5 | m | If $(\mathrm{A}) \neq(\mathrm{Q})$, RNI m , otherwise RNI $\mathrm{P}+1$ |
| ASE | 04.6 | y | If $\mathrm{y}=\left(\mathrm{A}_{00-14}\right)$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| ASE, S | 04.4 | y | If $\mathrm{y}=\left(\mathrm{A}_{00-14}\right)$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$, sign of $y$ is extended |
| ASG | 05.6 | y | If (A) $\geq \mathrm{y}, \mathrm{RNI} \mathrm{P}+2$, otherwise RNI P+1 |
| ASG, S | 05.4 | y | If (A) $\geq y$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$, sign of $y$ is extended. |
| ATD | 66 |  | Translate American Standard Code field $M \longrightarrow B C D$ character field $S$ |
| ATD, dc | 66 | $\underset{\mathrm{s}, \mathrm{~B}_{\mathrm{S}}}{\mathrm{~m}, \mathrm{~B}_{\mathrm{m}}, \mathrm{l}_{\mathrm{m}}^{\prime}}$ | Translate American Standard Code field $M \longrightarrow B C D$ character field $S$ with delimiting character possibility. |
| AZJ, EQ | 03.0 | m | If $(\mathrm{A})=0, \mathrm{RNI} \mathrm{m}$, otherwise RNI $\mathrm{P}+1$ |
| AZJ, GE | 03.2 | m | If (A) $\geq 0, \mathrm{RNI} \mathrm{m}$, otherwise RNI P+1 |
| AZJ, LT | 03.3 | m | If (A) $<0, \mathrm{RNI} \mathrm{m}$, otherwise RNI P+1 |
| AZJ, NE | 03.1 | m | If (A) $\neq 0$, RNI m, otherwise RNI $\mathrm{P}+1$ |
| CIA ${ }^{\dagger}$ | 77.55 |  | $0 \rightarrow(A)$, then channel index register $\rightarrow\left(\mathrm{A}_{00-02}\right)$ |
| CILO ${ }^{\dagger}$ | 77.51 | cm | Lockout external interrupt on masked channels, cm , until channel(s) is not busy |
| CINS ${ }^{\dagger}$ | 77.3 | ch | Interrupt mask and internal status (A) |
| CLCA $\dagger$ | 77.512 | cm | Clear the specified channel(s), but not external equipment |
| CMP | 67 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, l_{\mathrm{r}} \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}}, \ell_{\mathrm{S}} \end{aligned}$ | Compare field $R$ to field $S$, exit upon encountering $\neq$ characters |
| CMP, dc | 67 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}} \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}, l_{\mathrm{S}}} \end{aligned}$ | Compare field $R$ to field $C$, exit upon encountering $\neq$ characters; delimiting character possibility |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| CON ${ }^{\dagger}$ | 77.0 | $\mathrm{x}, \mathrm{ch}$ | If channel ch is busy, reject instruction, RNI $\mathrm{P}+1$. If channel ch is not busy, send 12 -bit connect code ( x ) on channel ch with connect enable, RNI P+2 |
| COPY ${ }^{\dagger}$ | 77.2 | ch | External status code from I/O channel ch $\rightarrow\left(A_{00-11}\right)$, (interrupt mask register) $\rightarrow\left(\mathrm{A}_{12-23}\right)$, RNI $\mathrm{P}+1$ |
| CPR,I | 52 | m, b | $\left.\begin{array}{l}(\mathrm{M})>(\mathrm{A}), \text { RNI } P+1 \\ (\mathrm{Q})>(\mathrm{M}), \text { RNI P+2 } \\ (\mathrm{A}) \geq(\mathrm{M}) \geq(\mathrm{Q}), \text { RNI } P+3\end{array}\right\} \begin{aligned} & \text { (A) and }(\mathrm{Q}) \text { are } \\ & \text { unchanged }\end{aligned}$ |
| $\mathrm{CTI}^{\dagger}$ $\mathrm{CTO}^{\dagger}$ | 77.75 77.76 |  | $\left.\begin{array}{l}\begin{array}{l}\text { Set console } \\ \text { typewriter } \\ \text { input }\end{array} \\ \begin{array}{l}\text { Set console } \\ \text { typewriter } \\ \text { output }\end{array}\end{array}\right\}$Beginning character address <br> must be present in location 23 <br> of register file and last <br> character +1 must be present <br> in location 33 of the file. |
| CVBD | 66 | m, $\mathrm{B}_{\mathrm{n}}, \mathrm{n}, \mathrm{B}_{\mathrm{n}}$ | Convert binary field M to $\mathrm{BCD} \rightarrow$ field N |
| CVDB | 66 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~m}, \mathrm{~B}_{\mathrm{m}} \end{aligned}$ | Convert BCD field $R$ to binary $\rightarrow$ field $M$ |
| DINT ${ }^{\dagger}$ | 77.73 |  | Disable interrupt control |
| DTA | 66 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{r}, \\ & \mathrm{~m}, \mathrm{~B}_{\mathrm{m}} \end{aligned}$ | Translate BCD field $R$ to American Standard Code $\longrightarrow$ field $M$ |
| DTA , dc | 66 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \mathrm{l}_{\mathrm{r}}, \\ & \mathrm{~m}, \mathrm{~B}_{\mathrm{m}} \end{aligned}$ | Translate BCD field R to American Standard Code $\rightarrow$ field M ; delimiting character possibility |
| DVA, I | 51 | m, b | $(\mathrm{A}, \mathrm{Q}) /(\mathrm{M}) \rightarrow(\mathrm{A})$, remainder $\rightarrow(\mathrm{Q})$ |
| DVAQ, I | 57 | $\mathrm{m}, \mathrm{b}$ | $(A, Q, E) /(M, M+1) \rightarrow(A, Q)$, remainder with sign extended $\rightarrow(\mathrm{E})$ |
| EAQ | 55.3 |  | $\left(\mathrm{E}_{\mathrm{U}}, \mathrm{E}_{\mathrm{L}}\right) \rightarrow(\mathrm{A}, \mathrm{Q})$ |
| ECHA | 11 | r | $0 \rightarrow(\mathrm{~A})$, then $\mathrm{r} \rightarrow\left(\mathrm{A}_{00-16}\right)$ |
| ECHA, S | 11 | $\mathbf{r}$ | $0 \rightarrow(A)$, then $r \rightarrow\left(\mathrm{~A}_{00-16}\right)$, sign extended |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| EDIT | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}^{\prime}, l_{\mathrm{r}} \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}}^{\prime}, l_{\mathrm{s}} \end{aligned}$ | Field $R \rightarrow$ field $S$ with COBOL type of editing specified by picture previously stored in field $S$ |
| EINT ${ }^{\dagger}$ | 77.74 |  | Interrupt control enabled; allows one more instruction to be executed before interrupt. |
| ELQ | 55.1 |  | $\left(\mathrm{E}_{\mathrm{L}}\right) \rightarrow(\mathrm{Q})$ |
| ENA | 14.6 | y | $0 \rightarrow(\mathrm{~A})$, then $\mathrm{y} \rightarrow\left(\mathrm{A}_{00-14}\right)$ |
| ENA, S | 14.4 | y | $0 \rightarrow(A)$, then $y \rightarrow\left(A_{00-14}\right)$, sign extended |
| ENI | 14.0 | y | No operation |
| ENI | 14.1-3 | y,b | $0 \rightarrow\left(B^{\text {b }}\right)$, then $\mathrm{y} \rightarrow\left(\mathrm{B}^{\mathrm{b}}\right)$ |
| ENQ | 14.7 | y | $0 \rightarrow(Q)$, then $\mathrm{y} \rightarrow\left(\mathrm{Q}_{00-14}\right)$ |
| ENQ, S | 14.5 | y | $0 \rightarrow(Q)$, then $\mathrm{y} \rightarrow\left(\mathrm{Q}_{00-14}\right)$, sign extended |
| EUA | 55.2 |  | $\left(E_{U}\right) \rightarrow(A)$ |
| EXS ${ }^{\dagger}$ | 77.2 | $\mathrm{x}, \mathrm{ch}$ | Sense external status. If 1 bits occur on status lines in any of the same positions as 1 bits in the mask, RNI P+1. If no comparison, RNI P+2. |
| FAD, I | 60 | m, b | Floating point addition of $(\mathrm{M}, \mathrm{M}+1)$ to $(\mathrm{A}, \mathrm{Q})$ $\rightarrow(A, Q)$ |
| FDV,I | 63 | m, b | Floating point division of ( $\mathrm{A}, \mathrm{Q}$ ) by ( $\mathrm{M}, \mathrm{M}+1$ ) <br> $\rightarrow(A, Q)$. Remainder with sign extended $\rightarrow(E)$. |
| FMU, I | 62 | m, b | Floating point multiplication of ( $\mathrm{A}, \mathrm{Q}$ ) and $(\mathrm{M}, \mathrm{M}+1) \longrightarrow(\mathrm{A}, \mathrm{Q})$ |
| FRMT | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}}, l_{\mathrm{s}} \end{aligned}$ | Move field $\mathrm{R} \longrightarrow$ field $\mathrm{S}:$ replace leading zeros with blanks; insert a comma after every three characters moved; insert a decimal point in third lowest order position in $S$ field. |
| FSB, I | 61 | m, b | Floating point subtraction of ( $\mathrm{M}, \mathrm{M}+1$ ) from $(\mathrm{A}, \mathrm{Q}) \longrightarrow(\mathrm{A}, \mathrm{Q})$ |
| HLT ${ }^{\dagger}$ | 00 | m | Unconditional stop, RNI m upon restarting |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| IAI | 53. (5-7)4 | b | $(A)+\left(B^{b}\right) \rightarrow\left(B^{b}\right)$, sign of $B^{b}$ is extended prior to addition |
| IAPR ${ }^{\dagger}$ | 77.57 |  | Interrupt associated processor |
| IJD | 02.4 | m | No operation |
| IJD | 02.5-7 | m, b | $\begin{aligned} & \text { If }\left(\mathrm{B}^{\mathrm{b}}\right)=0 \text {, RNI } \mathrm{P}+1: \text { If }\left(\mathrm{B}^{\mathrm{b}}\right) \neq 0,\left(\mathrm{~B}^{\mathrm{b}}\right)-1 \\ & \rightarrow\left(\mathrm{~B}^{\mathrm{B}}\right), \text { RNI } \mathrm{m} \end{aligned}$ |
| IJI | 02.0 | m | No operation |
| IJI | 02.1-3 | $\mathrm{m}, \mathrm{b}$ | $\begin{aligned} & \text { If }\left(B^{b}\right)=0, R N I P+1: \text { If }\left(B^{b}\right) \neq 0,\left(B^{b}\right)+1 \\ & \rightarrow\left(B^{b}\right), R N I m \end{aligned}$ |
| INA | 15.6 | y | Increase (A) by y |
| INA, S | 15.4 | y | Increase (A) by y , sign of y is extended |
| INAC, $\mathrm{INT}^{\dagger}$ | 73 | ch | (A) is cleared and a 6-bit character is transferred from a peripheral device to the lower 6 bits of $A$. |
| INAW, INT $^{\dagger}$ | 74 | ch | (A) is cleared and a 12 - or 24 -bit word is read from a peripheral device into the lower 12 bits or all of $A$ (word size depends on I/O channel). |
| INCL ${ }^{\dagger}$ | 77.50 | x | Interrupt faults defined by x are cleared |
| INI | 15.0 | y | No operation |
| INI | 15.1-3 | $y, b$ | Increase ( $B^{\text {b }}$ ) by $y$, signs of $y$ and $B^{b}$ extended |
| INPC, INT, B, $\mathrm{H}^{\dagger}$ | 73 | ch, $\mathrm{r}, \mathrm{s}$ | A 6- or 12-bit character is read from a peripheral device and stored in memory at a given location. |
| INPW, INT, B, ${ }^{\dagger}$ | 74 | ch, m, n | Word address is placed in bits $00-14,12-$ or 24 -bit words are read from a peripheral device and stored in memory. |
| INQ | 15.7 | y | Increase (Q) by y |
| INQ,S | 15.5 | y | Increase (Q) by y, sign of y extended |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| INS ${ }^{\dagger}$ | 77.3 | $\mathrm{x}, \mathrm{ch}$ | Sense internal status. If 1 bits occur on status lines in any of the same positions as 1 bits in the mask, RNI $\mathrm{P}+1$. If no comparison, RNI $\mathrm{P}+2$. |
| INTS ${ }^{\dagger}$ | 77.4 | $\mathrm{x}, \mathrm{ch}$ | Sense for interrupt condition; if 1 bits occur simultaneously in interrupt lines and in the interrupt mask, RNI P+1. If not RNI P+2. |
| IOCL ${ }^{\dagger}$ | 77.51 | x | Clears I/O channel or search/move control as defined by bits $00-07,08$, and 11 of $x$. |
| $\text { ISA }^{\dagger}$ | 77.674 |  | $0 \rightarrow(A)$, instruction state register $\rightarrow\left(\mathrm{A}_{00-02}\right)$ |
| ISD | 10.4 | y | If $\mathrm{y}=0$, RNI $\mathrm{P}+2$. If $\mathrm{y} \neq 0$, RNI $\mathrm{P}+1$ |
| ISD | 10.5-7 | y,b | If $\left(B^{b}\right)=y$, clear $B^{b}$ and RNI $P+2$; if $\left(B^{b}\right) \neq y$, $\left(\mathrm{B}^{\mathrm{b}}\right)-1 \longrightarrow\left(\mathrm{~B}^{\mathrm{b}}\right)$, RNI $\mathrm{P}+1$ |
| ISE | 04.0 | y | If $\mathrm{y}=0, \mathrm{RNI} \mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| ISE | 04.1-3 | $y, b$ | If $\mathrm{y}=\left(\mathrm{B}^{\mathrm{b}}\right)$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| ISG | 05.0 | y | If $\mathrm{y} \geq 0$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| ISG | 05.1-3 | y,b | If ( $\left.\mathrm{B}^{\mathrm{b}}\right) \geq \mathrm{y}$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| ISI | 10.1-3 | $\mathrm{y}, \mathrm{b}$ | If $\left(B^{b}\right)=y$, clear $B^{b}$ and RNI $P+2$; if $\left(B^{b}\right) \neq y$, $\left(\mathrm{B}^{\mathrm{b}}\right)+1 \longrightarrow\left(\mathrm{~B}^{\mathrm{b}}\right)$, RNI $\mathrm{P}+1$ |
| $\mathrm{JAA}^{\dagger}$ | 77.56 |  | Last executed jump address $\longrightarrow\left(\mathrm{A}_{00-14}\right)$ |
| JMP, HI | 70.0 | m | Jump if BDP condition register $>0$ or + |
| JMP, LOW | 70.2 | m | Jump if BDP condition register < 0 or - |
| JMP, ZRO | 70.1 | m | Jump if BDP condition register $=0$ |
| LACH | 22 | r, 1 | $0 \longrightarrow(\mathrm{~A}),(\mathrm{R}) \longrightarrow\left(\mathrm{A}_{00-05}\right)$ |
| LBR | 70. | m | Load BDP conditions with the contents of m. |
| LCA, I | 24 | $\mathrm{m}, \mathrm{b}$ | (M) (A) |
| LCAQ, I | 26 | $\mathrm{m}, \mathrm{b}$ | (M) (A) , (MT+1) (Q) |
| LDA, 1 | 20 | m, b | (M) (A) |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| LDAQ, I | 25 | m, b | $(\mathrm{M}) \longrightarrow(\mathrm{A}),(\mathrm{M}+1) \longrightarrow(\mathrm{Q})$ |
| LDI, I | 54 | m, b | $\left(\mathrm{M}_{00-14}\right) \longrightarrow\left(\mathrm{B}^{\mathrm{b}}\right)$ |
| LDL, I | 27 | m, b | $(\mathrm{M}) \wedge(\mathrm{Q}) \longrightarrow(\mathrm{A})$ |
| LDQ , I | 21 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{M}) \longrightarrow(\mathrm{Q})$ |
| LPA | 37 | m, ${ }^{\text {b }}$ | $(\mathrm{M}) \wedge(\mathrm{A}) \longrightarrow(\mathrm{A})$ |
| LQCH | 23 | r, 2 | $0 \longrightarrow(Q), \quad(R) \longrightarrow\left(Q_{00-05}\right)$ |
| MEQ | 06 | m,i | $\left(B^{1}\right)-i \rightarrow\left(B^{1}\right)$; if $\left(B^{1}\right)$ negative, RNI $P+1$. If $\left(B^{1}\right)$ positive, test $(A)=(Q)_{A}(M)$; if true, RNI $\mathrm{P}+2$, if false, repeat sequence. |
| MOVE, $\mathrm{INT}^{\dagger}$ | 72 | $\ell, \mathrm{r}, \mathrm{s}$ | Move $\ell$ characters from $r$ to $s ; 0 \leq \ell \leq 127_{10}$ |
| MTH | 07.0-7 | m, i | $\left(B^{2}\right)-\mathrm{i} \rightarrow\left(\mathrm{B}^{2}\right)$, if $\left(\mathrm{B}^{2}\right)$ negative, RNI $\mathrm{P}+1$. If $\left(B^{2}\right)$ positive, test $(A) \geq(Q) \wedge(M)$, if true, RNI P+2; if false, repeat sequence. |
| MUA, I | 50 | m, b | $(\mathrm{A})^{*}(\mathrm{M}) \longrightarrow(\mathrm{Q}, \mathrm{A})$ |
| MUAQ,I | 56 | m, b | $(\mathrm{A}, \mathrm{Q})^{*}(\mathrm{M}, \mathrm{M}+1) \longrightarrow(\mathrm{A}, \mathrm{Q}, \mathrm{E})$ |
| MVBF | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}, \ell_{\mathrm{s}}} \end{aligned}$ | Move characters from field $R \rightarrow$ field $S$; if field $S>$ Field R, blank fill. |
| MVE | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}}, \ell_{\mathrm{S}} \end{aligned}$ | Move characters from field $\mathrm{R} \longrightarrow$ field $S$ according to parameters. |
| MVE, dc | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}} \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}}, \ell_{\mathrm{s}} \end{aligned}$ | Move characters from field $R \longrightarrow$ field $S$. Delimiting character possibility |
| MVZF | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{S}}, \ell_{\mathrm{S}} \end{aligned}$ | Move characters from field $\mathrm{R} \longrightarrow$ field S ; if field $S>$ field $R$, zero fill |
| MVZS | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}}, l_{\mathrm{s}} \end{aligned}$ | Move characters from field $R \longrightarrow$ field $S$; suppress leading zeros |
| MVZS, dc | 64 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}} \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}, l_{\mathrm{s}}} \end{aligned}$ | Move characters from field $R \longrightarrow$ field $S$; suppress leading zeros. Delimiting character possibility. |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| NOP | 14.0 |  | No operation (COMPASS assembled NOP) |
| OSA ${ }^{\dagger}$ | 77.67 |  | $0 \longrightarrow(\mathrm{~A})$; operand state register $\rightarrow\left(\mathrm{A}_{00-02}\right)$ |
| OTAC, $\mathrm{INT}^{\dagger}$ | 75 | ch | Character from ( $\mathrm{A}_{00-05}$ ) is sent to peripheral device, (A) retained. |
| OTAW, $\mathrm{INT}^{\dagger}$ | 76 | ch | Transfers ( $A_{00-11}$ ) or ( $A_{00-23}$ ), depending on type of $I / O$ channel, to a peripheral device. |
| OUTC, INT, B , $\mathrm{H}^{\dagger}$ | 75 | ch, r, s | Storage words assembled into 6- or 12-bit characters and sent to a peripheral device |
| OUTW, INT, B, ${ }^{\dagger}$ | 76 | ch,m,n | Transfer 12- or 24-bit words from storage to a peripheral device |
| PAK | 66 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~m}, \mathrm{~B}_{\mathrm{m}} \end{aligned}$ | Convert and pack a 6-bit numeric BCD field $R$ to a 4-bit numeric BCD field and store the result in field $M$ |
| PAUS ${ }^{\dagger}$ | 77.60 | x | Sense busy lines. If 1 appears on a line corresponding to 1 bits in $x$, do not advance $P$. If $P$ is inhibited for longer than 40 ms , read reject instruction from $\mathrm{P}+1$. If no comparison, RNI P+2. |
| PFA ${ }^{\dagger}$ | 77.65 | w, 2 | $0 \rightarrow(A)$, then page index file $\rightarrow\left(\mathrm{A}_{00-11}\right)$ |
| PRP ${ }^{\dagger}$ | 77.61 | x | Same as PAUS, except real-time clock cannot increment during the pause |
| QEL | 55.5 |  | $(Q) \rightarrow\left(E_{L}\right)$ |
| QSE | 04.7 | y | If $\mathrm{y}=\left(\mathrm{Q}_{00-14}\right)$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$ |
| QSE, S | 04.5 | y | If $y=(Q), R N I P+2$, otherwise RNI $P+1$, sign of $y$ is extended |
| QSG | 05.7 | y | If $\left(Q_{00-14}\right) \geq y$, RNI $P+2$, otherwise RNI $P+1$ |
| QSG,S | 05.5 | y | If $(\mathrm{Q}) \geq \mathrm{y}$, RNI $\mathrm{P}+2$, otherwise RNI $\mathrm{P}+1$, sign of $y$ is extended |
| RAD, I | 34 | m, b | $(\mathrm{M})+(\mathrm{A}) \longrightarrow(\mathrm{M})$ |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| RCR ${ }^{\dagger}$ | 77.634 |  | Subcondition register $\rightarrow$ condition register |
| RIS | 55.0 |  | Relocate to instruction state |
| ROS | 55.4 |  | Relocate to operand state |
| RTJ | 00.7 | m | $(\mathrm{P})+1 \longrightarrow\left(\mathrm{~m}_{00-14}\right)$, RNI $\mathrm{m}+1$ |
| SACH | 42 | r, 2 | $\left(\mathrm{A}_{00-05}\right) \rightarrow(\mathrm{R})$ |
| SBA, I | 31 | m, b | $(\mathrm{A})-(\mathrm{M}) \rightarrow(\mathrm{A})$ |
| SBAQ,I | 33 | m, b | $(\mathrm{A}, \mathrm{Q})-(\mathrm{M}, \mathrm{M}+1) \longrightarrow(\mathrm{A}, \mathrm{Q})$ |
| SBCD | 77.72 |  | Set BCD fault logic |
| SBJP ${ }^{\dagger}$ | 77.62 |  | Transier system from monitor state to program state when next jump occurs |
| SBM | 67 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{S}}, l_{\mathrm{S}} \end{aligned}$ | Subtract field $R$ from field $S \longrightarrow$ field $S$ |
| SBR | 70. | m | Store BDP conditions in m. |
| SCA, I | 36 | m, b | Where (M) contains a 1 bit, complement the corresponding bit in (A) |
| SCAN, LR, EQ, dc | 65 | $\underline{r, B_{r}, l_{r}, s c}$ | Scan field $R$ from left to right, stop on $=$ condition; delimiting character possibility |
| SCAN, LR, NE , dc | 65 | $\mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \mathrm{l}_{\mathrm{r}}, \mathrm{sc}$ | Scan field $R$ from left to right, stop on $\neq$ condition; delimiting character possibility |
| SCAN,RL, EQ, dc | 65 | $\mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \mathrm{sc}$ | Scan field $R$ from right to left, stop on $=$ condition; delimiting character possibility |
| SCAN,RL, NE, dc | 65 | $\mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \mathrm{sc}$ | Scan field $R$ from right to left, stop on $\neq$ condition; delimiting character possibility |
| SCAN,LR, EQ | 65 |  | Scan field R from left to right, stop on $=$ condition |
| SCAN, LR, NE | 65 | $\mathrm{r}, \mathrm{B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \mathrm{sc}$ | Scan field $R$ from left to right, stop on $\neq$ condition |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| SCAN , RL, EQ | 65 | $\mathrm{r}, \mathrm{B}_{\mathrm{r}}, l_{\mathrm{r}}, \mathrm{sc}$ | Scan field $R$ from right to left, stop on $=$ condition |
| SCAN,RL, NE | 65 | $\mathrm{r}, \mathrm{B}_{\mathrm{r}}, \ell_{r}, \mathrm{sc}$ | Scan field $R$ from right to left, stop on $\neq$ condition |
| SCAQ | 13.4-7 | k, b | Shift (A, Q) left end around until upper 2 bits of A are unequal. Residue $\mathrm{K}=\mathrm{k}$-shift count. If $b=1,2$, or $3, K \longrightarrow\left(B^{b}\right)$; if $b=0, K$ is discarded. |
| SCHA , I | 46 | $\mathrm{m}, \mathrm{b}$ | $\left(\mathrm{A}_{00-16}\right) \rightarrow\left(\mathrm{M}_{00-16}\right)$ |
| SCIM , ${ }^{\dagger}$ | 77.53 | x | Selectively clear interrupt mask register for each 1 bit in $x$; corresponding bit in the mask register is set to 0 . |
| $\mathrm{SDL}^{\dagger}$ | 77.624 |  | Upon next LDA instruction: <br> 1. $(\mathrm{M}) \longrightarrow(\mathrm{A})$ <br> 2. $77777777 \rightarrow(\mathrm{M})$ |
| SEL ${ }^{\dagger}$ | 77.1 | $\mathrm{x}, \mathrm{ch}$ | If channel ch is busy, read reject instruction from $P+1$. If not busy, send a 12 -bit function code on channel ch with a function enable, RNI P+2. |
| SFPF | 77.71 |  | Set floating point fault logic |
| SHA | 12.(0-3) | k,b | Shift (A). Shift count $K=k+\left(B^{b}\right)$ (signs of $k$ and $\mathrm{B}^{\mathrm{b}}$ extended). If bit 23 of $\mathrm{K}=1$, shift right; complement of lower 6 bits equals shift magnitude. If bit 23 of $K=0$, shift left; lower 6 bits equal shift magnitude. Left shifts end around; right shifts end off. |
| SHAQ | 13. (0-3) | k, b | Shift (A, Q) as one register. Shift count $K=k+\left(B^{\mathrm{b}}\right)$ (signs of k and $\mathrm{B}^{\mathrm{b}}$ extended). If bit 23 of $K=1$, shift right and complement of lower 6 bits equals shift magnitude. If bit 23 of $K=0$, shift left and lower 6 bits equal shift magnitude. Left shifts end around; right shifts end off. |


| Mnemonic Code | Octal Code | Àddress <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| SHQ | 12.(4-7) | k,b | Shift (Q). Shift count $K=k+\left(B^{b}\right)$ (signs of $k$ and $B^{b}$ extended). If bit 23 of $K=1$, shift right, complement of lower 6 bits equals shift magnitude. If bit 23 of $\mathrm{K}=0$, shift left, lower 6 bits equal shift magnitude. Left shifts end around; right shifts end off. |
| SJ1 | 00.1 | m | If jump key 1 is set, jump to m |
| SJ2 | 00.3 | m | If jump key 2 is set, jump to m |
| SJ3 | 00.3 | m | If jump key 3 is set, jump to m |
| SJ4 | 00.4 | m | If jump key 4 is set, jump to m |
| SJ5 | 00.5 | m | If jump key 5 is set, jump to m |
| SJ6 | 00.6 | m | If jump key 6 is set, jump to m |
| SLS ${ }^{\dagger}$ | 77.70 |  | Program stops if selective stop switch is on; upon restarting RNI P+1. |
| SQCH | 43 | $\mathrm{r}, 1$ | $\left(\mathrm{Q}_{00-05}\right) \longrightarrow(\mathrm{R})$ |
| SRA ${ }^{\dagger}$ | 77.63 |  | $0 \longrightarrow(A)$; subcondition register $\longrightarrow\left(\mathrm{A}_{00-02}\right)$ |
| SRCE, $\mathrm{INT}^{\dagger}$ | 71 | c, r, s | Search for equality of character c in list beginning at $r$ until an equal character is found, or until character at $s$ is reached; $0 \leq \mathrm{c} \leq 63_{10}$ |
| SRCN, $\mathrm{INT}^{\dagger}$ | 71 | c, r,s | Inequality search; same as SRCE |
| SSA, I | 35 | $\mathrm{m}, \mathrm{b}$ | Where (M) contains a 1 bit, set the corresponding bit in A to 1. |
| SSH | 10.0 | m | Test sign of (m), shift (m) left one place, end around and replace in storage. Negative sign, RNI $\mathrm{P}+2$; otherwise RNI P +1 . |
| $\operatorname{SSIM}^{\dagger}$ | 77.52 | x | Selectively set interrupt mask register for each 1 bit in x . Corresponding bit in the mask register is set to 1 . |
| STA, I | 40 | m, b | $(\mathrm{A}) \longrightarrow$ ( M ) |
| STAQ, I | 45 | $\mathrm{m}, \mathrm{b}$ | $(\mathrm{A}, \mathrm{Q}) \rightarrow(\mathrm{M}, \mathrm{M}+1)$ |
| STI, I | 47 | m, b | $\left(\mathrm{B}^{\mathrm{b}}\right) \rightarrow\left(\mathrm{M}_{00-14}\right)$ |


| Mnemonic Code | Octal Code | Address <br> Field | Operation Performed |
| :---: | :---: | :---: | :---: |
| STQ, I | 41 | m, b | $(\mathrm{Q}) \longrightarrow(\mathrm{M})$ |
| SWA, I | 44 | m, b | $\left(\mathrm{A}_{00-14}\right) \rightarrow\left(\mathrm{M}_{00-14}\right)$ |
| TAI | 53.4-7 | b | $\left(\mathrm{A}_{00-14}\right) \rightarrow\left(\mathrm{B}^{\mathrm{b}}\right)$; becomes a no-operation instruction if $\mathrm{b}=0$. |
| TAM ${ }^{\dagger}$ | 53.42 | v | $(\mathrm{A}) \rightarrow$ (v) |
| TIA | 53.0-3 | b | $0 \longrightarrow(A),\left(B^{b}\right) \longrightarrow\left(A_{00-14}\right) ; \text { if } b=0,0 \longrightarrow(A)$ |
| $\operatorname{TIM}^{\dagger}$ | 53.(4-7)3 | v, b | $\left(B^{b}\right) \rightarrow\left(v_{00-14}\right)$ |
| TMA | 53.02 | v | $(\mathrm{v}) \longrightarrow(\mathrm{A})$ |
| TMAV ${ }^{\dagger}$ | 77.61 |  | Initiate memory request. If reply occurs within 5 usec., RNI P+2; if not RNI P+1. Storage address is ( $\mathrm{B}^{\mathrm{b}}$ ) with (operand state register) or zero appended. |
| TMI | 53. (0-4)3 | $\mathrm{v}, \mathrm{b}$ | $\left(v_{00-14}\right) \rightarrow B^{b}$ |
| TMQ | 53.0 | v | $(\mathrm{v}) \rightarrow(\mathrm{Q})$ |
| TQM $\dagger$ | 53.41 | v | $(\mathrm{Q}) \rightarrow$ (v) |
| TST | 67 | $\mathrm{r}, \mathrm{B}_{\mathrm{r}}, \ell_{r}$ | Test field R; -, 0, or + |
| UCS $\dagger$ | 77.77 |  | Unconditional stop. |
| UJP, I | 01 | m | Unconditional jump to M. |
| UPAK | 66 | $\begin{aligned} & \mathrm{m}, \mathrm{~B}_{\mathrm{m}}, \mathrm{~s} \\ & \mathrm{~B}_{\mathrm{s},},{ }_{\mathrm{s}} \end{aligned}$ | Unpack 4-bit BCD field M into 6-bit BCD field S |
| XOA | 16.6 | y | $\mathrm{y} \vee(\mathrm{A}) \rightarrow(\mathrm{A})$ |
| XOA, S | 16.4 | y | $y \vee(A) \rightarrow(A)$, sign of $y$ is extended |
| XOI | 16.0 | y | No operation |
| XOI | 16.1-3 | $y, b$ | $y \vee\left(B^{b}\right) \rightarrow\left(B^{\text {b }}\right)$ |
| XOQ | 16.7 | y | $\mathrm{y} \vee(\mathrm{Q}) \longrightarrow(\mathrm{Q})$ |
| XOQ, S | 16.5 | y | $y \vee(Q) \rightarrow(Q)$, sign of y extended |
| ZADM | 67 | $\begin{aligned} & \mathrm{r}, \mathrm{~B}_{\mathrm{r}}, \ell_{\mathrm{r}}, \\ & \mathrm{~s}, \mathrm{~B}_{\mathrm{s}}^{\prime}, \ell_{\mathrm{s}} \end{aligned}$ | Clear field S; field R - field S, right justify |


| Mnemonic Code | Address Field | Mnemonic Code | Address <br> Field | Mnemonic Code | Address Field |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADA, I | $\mathrm{m}, \mathrm{b}$ | CPR, I | $\mathrm{m}, \mathrm{b}$ | IJD | $\mathrm{m}, \mathrm{b}$ |
| ADAQ, I | m, b | CTI $\dagger$ |  | IJI | m |
| AEU |  | cTot |  | IJI | m, b |
| AIA |  | DINT $\dagger$ |  | INA | y |
| ANA | y | DVA, I | m, b | INA, S | y |
| ANA, S | y | DVAQ, I | $\mathrm{m}, \mathrm{b}$ | INAC, INT $\dagger$ | ch |
| ANI | y | EAQ |  | INAW, INT $\dagger$ | ch |
| ANI | y,b | ECHA | $r$ | INCL $\dagger$ | x |
| ANQ | y | ECHA, S | r | INI | y |
| ANQ, S | y | EINT $\dagger$ |  | INI | $\mathrm{y}, \mathrm{b}$ |
| AQA |  | ELQ |  | INPC, INT, $\mathrm{B}, \mathrm{H} \dagger$ | $\mathrm{ch}, \mathrm{r}, \mathrm{s}$ |
| AQE |  | ENA | y | INPW, INT , $\mathrm{B}, \mathrm{Ni}$ | ch,m, n |
| AQJ, EQ | m | ENA, S | y | INQ | y |
| AQJ, GE | m | ENI | y | INQ, S | y |
| AQJ, LT | m | ENI | y,b | INS $\dagger$ | $\mathrm{x}, \mathrm{ch}$ |
| AQJ, NE | m | ENQ | y | INTS $\ddagger$ | c, ch |
| ASE | y | ENQ, S | y | IOCL $\dagger$ | x |
| ASE, S | y | EUA |  | ISD | y |
| ASG | y | EXS $\dagger$ | $\mathrm{x}, \mathrm{ch}$ | ISD | $y, b$ |
| ASG, S | y | FAD, I | m, b | ISE | y |
| AZJ, EQ | m | FDV, I | $\mathrm{m}, \mathrm{b}$ | ISE | y,b |
| $A Z J, G E$ | m | FMU, I | $\mathrm{m}, \mathrm{b}$ | ISG | y |
| AZJ,LT | m | FSB, I | $\mathrm{m}, \mathrm{b}$ | ISG | $y, b$ |
| AZJ, NE | m | HLT $\dagger$ | m | ISI | $y, b$ |
| CINS $\dagger$ | ch | IAI | b | LACH | $\mathrm{r}, 1$ |
| cont | $\mathrm{x}, \mathrm{ch}$ | IAPR $\dagger$ |  | LCA, I | m, b |
| COPY ${ }^{\dagger}$ | ch | IJD | m | LCAQ, I | m, b |

[^3]$\dagger \dagger$ These instructions may be used on $3100 / 3200$ or $3300 / 3500$ in either the non-executive or executive mode.

| Mnemonic Code | Address Field | Mnemonic Code | Address Field | Mnemonic Code | Address Field |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDA, I | m, b | RTJ | m | SSA, I | $\mathrm{m}, \mathrm{b}$ |
| LDAQ, I | m, b | SACH | $\mathrm{r}, 2$ | SSH | m |
| LDI, I | m, b | SBA, I | m, b | SSIM $\dagger$ | x |
| LDL , I | m, b | SBAQ, I | $\mathrm{m}, \mathrm{b}$ | STA, I | m, b |
| LDQ, I | $\mathrm{m}, \mathrm{b}$ | SBCD |  | STAQ, I | m, b |
| LPA, I | m, b | SCA, I | m, b | STI, I | m, b |
| LQCH | r, 2 | SCAQ | y, b | STQ, I | m, b |
| MEQ | m, i | SCHA, I | m, b | SWA, I | m, b |
| MOVE, INT $\dagger$ | $\ell, r, s$ | SCIM, I $\dagger$ | x | TAI | b |
| MTH | m , i | SEL $\dagger$ | $\mathrm{x}, \mathrm{ch}$ | TAM $\dagger$ | v |
| MUA, I | $\mathrm{m}, \mathrm{b}$ | SFPF |  | TIA | b |
| MUAQ, I | m, b | SHA | k, b | TIM $\dagger$ | $\mathrm{v}, \mathrm{b}$ |
| NOP |  | SHAQ | k, b | TMA | v |
| OTAC, INT $\dagger$ | ch | SHQ | k, b | TMI | $\mathrm{v}, \mathrm{b}$ |
| OTAW, INT $\dagger$ | ch | SJI | m | TMQ | v |
| OUTC, INT, $\mathrm{B}, \mathrm{H} \dagger$ | ch, $\mathrm{r}, \mathrm{s}$ | SJ2 | m | TQM $\dagger$ | v |
| OUTW, INT , B, $\mathrm{N} \dagger$ | ch,m, n | SJ3 | m | UCS $\dagger$ |  |
| PAUS $\dagger$ | x | SJ4 | m | UJP, I | m, b |
| QEL |  | SJ5 | m | XOA | y |
| QSE | y | SJ6 | m | XOA, S | y |
| QSE, S | y | SLS $\dagger$ |  | XOI | y |
| QSG | y | SQCH | r, 1 | XOI | $y, b$ |
| QSG, S | y | SRCE, INT | c, r, s | XOQ | y |
| RAD, I | m, b | SRCN, INT | c, r, s | XOQ, S | y |


| Pseudo |  |  |
| :---: | :---: | :---: |
| Instruction | Meaning or Use | Section |
| ASCII | 8-bit character storage | 2.6 .6 |
| BCD | Character storage using word addresses | 2.6 .4 |
| BCD, C | Character storage using character addresses | 2.6 .5 |
| BCDN | 4-bit numeric character storage | 2.6 .7 |
| BSS | Block storage for words | 2.3 .1 |
| BSS, C | Block storage for characters | 2.3 .2 |
| COMMON | Labels, organizes and reserves space in the common area | 2.2 .3 |
| DATA | Specifies information to be stored in or identified as part of the data area | 2.2 .2 |
| DEC | Expresses constants in decimal form for storage as single-precision fixed point binary constants | 2.6 .2 |
| DECD | Expresses constants in decimal form for storage as double precision fixed point binary constants | 2.6 .3 |
| EJECT | Move to top of next page on the printer | 2.9 .5 |
| END | Terminates subprogram and produces TRA card in relocatable object subprogram deck | 2.1 .2 |
| ENDM | Terminates a macro definition | 3.3 |
| ENTRY | Defines locations in a subprogram and declares them as entry points | 2.4 .1 |
| EXT | Declares symbols as external to a subprogram | 2.4 .2 |
| EQU | Defines a symbol by equating it to another symbol, a constant, or an expression | 2.5 .1 |
| EQU, C | Defines a symbol by equating it to a 17-bit address, a 17-bit constant, or another symbol | 2.5 .2 |
| FINIS | Final instruction of a COMPASS input deck; signals that all subprograms have been submitted for assembly | 2.1 .3 |
| IDENT | First instruction of a COMPASS subprogram; identifies the subprogram to follow | 2.1.1 |
| IFF | Assemble following lines of macro prototype code if the first two entries in the address field are unlike | 3.2 .2 |


| Pseudo |  |  |
| :---: | :---: | :---: |
| Instruction | Meaning or Use | $\underline{\text { Section }}$ |
| IFN | Assemble following lines of code if the first entry in the address field is non-zero | 2.8.2 |
| IFT | Assemble following lines of macro prototype code if the first two entries in the address field are alike | 3.2 .1 |
| IFZ | Assemble following lines of code if the first entry in the address field is zero | 2.8.1 |
| LIBM | Instructs COMPASS to call a library macro from the system library | 3.6 |
| LIST | Resume output listing | 2.9.3 |
| MACRO | Names a macro and declares the formal parameters used in the prototype | 3.1 |
| NOLIST | Suppress output listing | 2.9.2 |
| OCT | Expresses constants as signed or unsigned octal integers | 2.6.1 |
| ORGR | Controls the relocatable address for storage of instructions, constants, or the reservation of space in PRG, DATA, or COMMON | 2.2.4 |
| PRG | Establishes the subprogram location counter during assembly | 2.2.1 |
| REM | Print the following remarks on the output listing | 2.9.1 |
| SPACE | Indicates line spacing for output listing | 2.9.4 |
| TITLE | Print title at top of each page of output listing | 2.9.6 |
| VFD | Enter octal numbers, character codes, relocatable addresses, or constants into variable length fields | 2.7 |





INDEX

Absolute value 2-10
Actual operand A-5
Actual parameter $3-1,4,5,7,10$
Actual value 3-1, 4
Address, character 1-6, A-3
Address counter $1-1,3 ; 2-1,3,5,6$
Address expression $1-5,6 ; 2-6,7,10,11,21$
Address field $1-2,4,5,7 ; 2-1,2,4,5,6,7$, 8, 19
Address, jump A-4, 5
Address, page index file A-5
Address subfield 3-2, 11
Address, word 1-6, 7
Address, operand A-1, 5
Address subfields A-1
Alphanumeric symbols 3-2
Area shared 1-1
Arithmetic expression 2-19, 21
ASCII 2-17, 20
Assembler control 2-21
Asterisk 1-3, 4, 5, 7; 2-22; 3-12; A-1

BCD
card 2-15
constants v
characters 2-17
numeric characters $2-17,18$
internal BCD character codes 2-15, 19
$\mathrm{BCD}, \mathrm{C} 1-6,2-6,15,16$
BDP instruction 1-4
Binary card 2-7
Binary constant 2-13
Binary integer 2-14
Binary scaling factor $2-12,13,14,15,19$
BSS 2-3, 4, 6, 16
BSS, C 1-6; 2-4, 6, 7, 16

Character address 2-20; A-5
Character codes 2-18
Characters, alphabetic 1-3
Character definition instruction 2-9
Characters, numeric 1-3
Character positions 2-6
Character, scan A-5
Character, string 3-3, 4, 5
CILO A-2
CLCA A-2
Code lines 3-3, 7, 8, 12
Code of search character A-4
Coding forms 1-2
Comment 2-15, 16, 22
Comment card 3-2, 12
COMMON 2-1, 3, 4
Common area 1-1; 2-3
Comparison mask A-2
Complement 1-7; 2-10, 11, 14, 19
Conditionals 3-9
Connect codes A-2
Constants, assembly of
Octal 2-11
Decimal 2-11
Hollerith 2-11
Continuation feature 2-10

DATA 2-1, 3, 4
Data area 1-1, 3, 4
Data area location counter $2-4$
DEC 2-13, 14
Decimal constant 2-13; 3-6
Decimal integer 2-12, 19, 24
Decimal scaling factor $2-13,14,15$
Decrement A-4
Delimiters 3-3
Double asterisk 1-4, 5; 2-6; A-1, 3

Card image, overflow of 3-10
Channel designator A-2, 4
Channel mask A-2, 4

EJECT 2-22, 24
END $1-1 ; 2-2,4$
ENDM 3-2, 6
ENTRY 2-4, 8
Entry point 2-1, 2, 4, 8, 9, 10
EDT loader card 2-8
EQU 2-4; 3-3
EQU, C 1-6
Equal sign 1-5, 6
Error L 1-3
Error T 1-7
Error O 1-3
Errors V, 2-11, 19, 20, 23; 3-12
Error flag 2-5, 9, 14, 19
Expressions 1-4, 5; 2-5, 9, 11, 19, 20 ;
3-7; A-1
EXT 2-4, 8, 9, 10; 3-3
External symbols $1-4,5 ; 2-4,8,9,10 ; 3-3$, A-1

Field
Optional A-1
Mandatory A-1
FINIS 2-2
Fixed point 2-11, 13, 14
Floating point V, 2-11, 14, 15; A-1
Formal parameters $3-1,2,3,4,6,7,9$

Hardware capacity 2-15
Hardware instruction 3-2; A-1
Heading line 3-3
Hollerith 2-19; 3-7

IDC card 2-1
IDENT $1-1 ; 2-1,3,24 ; 3-1,2,12$
IDENT field 1-2
Identification, program 1-7
IFF 2-4, 21; 3-6
IFN 2-4, 21, 22
IFT $2-4,21 ; 3-3,4,5,6$
IFZ 2-4, 21, 22
Illegal operation field 1-3
Illegal symbol 1-3
Increment A-4
Index register A-1, 3
Input deck 2-2;3-5

Instruction modifiers A-5
Instruction subfields $1-4,5,7$
Internal BCD 2-15, 19
Integer, V, 2-11, 21
decimal 1-5
octal 1-5

Jump address A-4, 5

L error 1-3
Labeling 2-6
LIBM 3-1, 2, 7, 11, 12
Library 3-1, 9
Library MACROS 3-1, 11, 12
LIST 2-22, 23
Listing control 2-22
Literals $1-5,6 ; 3-3$; A-1
Literals, Hollerith 3-7

Machine instruction 1-3; 3-1, A
MACRO 1-3, Chap. 3, 2-21
MACRO call $3-1,5,7,8,9,10,11$
MACRO code 3-7
MACRO definitions $3-1,4,6,8,9,10,11$
MACRO, heading $3-1,2,3 ; 3-6,7$
MACRO, inner 3-10
MACRO, name 3-2, 7, 8, 12
MACRO, nesting 3-9
MACRO, outer 3-9, 10
MACRO, prototype 3-10
MACRO set $3-5$
MACRO, terminator $3-1,6$
Mantissa 2-14
Masks 2-3
MEO A-1
Message format 2-3
MTH A-1
Mode parameter 2-18, 19

NOLIST 2-22, 23
Non-relocatable address $1-3,4,5,7 ; 2-6,7$, 21; 3-4; A-1, 2

O error 1-3; 2-1
Object code $1-1,5,6$
OCT 2-11, 12
Octal constants 2-12
OCTAL, VFD 2-19
Octal integers 2-11
Octal numbers 2-18
Operand
actual A-5
address A-1, 5
Operation field $1-2,3,5$
ORGR 1-1; 2-3, 4, 5
Output listing $2-5,21,22,23,24 ; 3-3,6,11$
Overflow of a card image 3-10

Pack 2-16
Parameters
Actual 3-1
Formal 3-9
List 3-2, 10
Parenthesis 3-2, 7, 8, 9, 10
Period 1-3
Precision
Single 1-5, 6; 2-11, 13, 14
Double 1-5, 6; 2-11, 14; A-1
Variable 2-11
PRG 2-3, 4

Subfields, address A-1
Subfields, implied 1-4
Subfields, instruction A-1
Symbol, illegal 1-3
System library 3-1, 11

Threaded list 2-8
Time, assembly 1-1
Time, load 1-1
Time, run 1-1
TITLE 2-1, 22, 24; 3-2, 12
TRA 2-2

Variable length field $2-18,19,20 ; 3-1$
VFD (Variable Field Definition) 2-18, 19; 3-2
Octal 2-19
Hollerith 2-19
Arithmetic expression 2-19
Character address 2-20
ASCII 2-20

XNL loader card 2-8, 9

Zero 1-4; 2-6, 7, 16, 18, 19, 21; 3-9

Register file A-2
Relocatable address $1-1,3,4,6 ; 2-5,7,8,18$;

$$
3-7
$$

Relocatable character address $2-10,20$
Relocatable object subprogram deck 2-1
Relocatable symbols 1-4, 5; 2-5, 11, 20
Relocatable word address $2-6,9,10,13$, $15,17,18,19$
REM 2-22; 3-2, 12
RIF card 2-3

Scaling 2-13
Scan character A-5
Sequence numbers 1-7
Shift count A-4
SPACE 2-22, 23
Space reservation 2-5

## CONTROL DATA

## CORPORATION

COMMENT AND EVALUATION SHEET<br>3100/3200/3300/3500 Computer Systems Compatible COMPASS Language Reference Manual

Pub. No. 60174000, A
April, 1967
THIS FORM IS NOT INTENDED TO BE USED AS AN ORDER BLANK. YOUR EVALUATION OF THIS MANUAL WILL BE WELCOMED BY CONTROL DATA CORPORATION. ANY ERRORS, SUGGESTED ADDITIONS OR DELETIONS, OR GENERAL COMMENTS MAY be made below. PLEASE INCLUDE PAGE NUMBER REFERENCE.


CONTROL DATA

CORPORATE HEADQUARTERS, 8100 34th AVE. SO., MINNEAPOLIS, MINN, 55440 SALES OFFICES AND SERVICE CENTERS IN MAJOR CITIES throughout the world


[^0]:    Additional copies of this manual may be obtained from the nearest Control Data Corporation Sales office.

[^1]:    $\dagger$ For more detailed explanations of the machine language instructions, see 3200 Computer System Reference Manual, Pub. No. 60043800 or 3300 Computer System Reference Manual, Pub. No. 60157000.

[^2]:    $\dagger$ In the program state, an attempt to execute instructions indicated by $\dagger$ on the following pages will generate an executive interrupt and the processor will revert to the monitor state.

[^3]:    $\dagger$ When the $3300 / 3500$ is operating in the program state of executive mode, an attempt to execute instructions indicated by $\dagger$ will generate an executive interrupt and the processor will revert to the monitor state.

