

# **3100** Computer Instruction Index

Mnemo Octal (	nic & Code	Name	Page	Mnemonic & Octal Code		Name	Page
	00	Université au l. Otan	<b>F</b> A	0040	22		5.10
HLI	ŲŬ	Unconditional Stop	5-4	SBAU	33	Subtract from AU	5-19
		Selective Jump 1-6	5-4	KAU	34	Replace Add	5-18
KIJ	0.1	Return Jump	5-5	55A	35	Selectively Set A	5-13
UJP	01	Unconditional Jump	5-5	SUA LDA	36	Selectively Complement A	5-13
	02	Index Jump, Incremental	5-5		37	Logical Product A	5-13
	0.2	Index Jump, Decremental	5-5	STA	40	Store A	5-15
AZJ	03	Compare A with C	5-6	SIU	41	Store L	5-15
AUJ	0.4		5-7	SACH	42	Store A, Character	5-16
ASE	04	Skip if $(A) = y$	5-9	SUUT S\A/A	43	Store U, Unaracter	5-10
		Skip II (u) = $\gamma$	5-9	SVVA	44 1E	Store Word Address	5-10
ISE ACC	05	Skip II (B) = $\gamma$	5-9	STAU	40	Store AU	5-10
ASU	05	Skip if (A) = y	5-9	SUTA STI	40	Store Character Address	5-10
100		Skip if $(u) = y$	5-9	ALLA	4/		5-10
	00	Skip if (B) = y	5-9	MUA	50		5-18
	00	Masked Equality Search	5-11	DVA	51	Divide A	5-18
	U/ 10	Masked Threshold Search	5-12	СРК	52	Compare	5-13
55H	10	Storage Snift	5-12		53	Inter-Register Transfers, 24 Bit	5-17
151		Index Skip, Incremental	5-8		54	Load Index	5-15
ISD		Index Skip, Decremental	5-8	MUAU	50		5-19
ECHA	11	Enter A, Character Address	5-8	UVAU	57		5-19
SHA	12	Shift A	5-10	FAU	60	Floating Point Add	5-20
SHQ		Shift Q	5-10	FSB	61	Floating Point Subtract	5-20
SHAQ	13	Shift AQ	5-11	*FMU	62	Floating Point Multiply	5-20
SCAQ		Scale AQ	5-11	*FDV	63	Floating Point Divide	5-20
ENA	14	Enter A	5-9	*LDE	64	Load E	5-22
ENQ		Enter Q	5-9	*STE	65	Store E	5-22
ENI		Enter Index	5-9	*ADE	66	Add to (E)	5-22
INA	15	Increase A	5-9	*SBE	67	Subtract from (E)	5-23
INQ		Increase Q	5-9	*SFE	70	Shift E	5-21
INI		Increase Index	5-9	*EZJ		E Zero Jump	5-22
XOA	16	Exclusive OR of A and y	5-9	*EOJ		E Overflow Jump	5-22
xoo		Exclusive OR of Q and y	5-9	*SET		Set D Register	5-22
XOI		Exclusive OR of Index and y	5-9	SRCE	71	Search Character Equality	3-6
ANA	17	AND of A and y	5-9	SRCN		Search Character Inequality	3-6
ANQ		AND of Q and y	5-9	MOVE	72	Move Data	3-7
ANI		AND of Index and y	5-9	INPC	73	Input, Character Block to Storage	3-8
LDA	20	Load A	5-14	INAC		Input, Character to A	3-8
LDQ	21	Load Q	5-14	INPW	74	Input, Word Block to Storage	3-8
LACH	22	Load A, Character	5-14	INAW		Input, Word to A	3-8
LOCH	23	Load Q, Character	5-14	OUTC	75	Output, Character Block from Storage	3-8
LCA	24	Load Complement A	5-15	OTAC		Output, Character from A	3-8
LDAQ	25	Load AQ	5-15	OUTW	76	Output, Word Block from Storage	3-8
LCAQ	26	Load Complement AQ	5-15	OTAW		Output, Word from A	3-8
LDL	27	Load A Logical	5-15		77	Sense, Select, Interrupt and Control	
ADA	30	Add to A	5-18			functions	5-24
SBA	31	Subtract from A	5-18				
ADAQ	32	Add to AQ	5-19				
l							1

\*Trapped instructions. See also Chapters 3 and 5.



**Control Data**® 3100 Computer System Preliminary Reference Manual

	<b>Record of Revisions</b>				
REVISION	NOTES				
<u></u>					
	·····				

Pub. No. 60108400 July. 1964 ©1964, Control Data Corporation Printed in the United States of America

-

Address comments concerning this Manual to: Control Data Corporation Technical Publications Department 4201 North Lexington St. Paul, Minnesota 55112 or use Comment Sheet located in the rear of this book.

# CONTENTS

# CHAPTER 1. SYSTEMS HARDWARE DESCRIPTION

System Concepts	1-1	3100 Computer System	1-2	2
Summary of 3100 Characteristics	1-1	Peripheral Equipment	1-7	7

# CHAPTER 2. SYSTEMS SOFTWARE DESCRIPTION

3100	SCOPE	2-1	3100 FORTRAN	2-3
3100	COMPASS	2-1	3100 Generalized Sort/Merge Program	2-4
3100	Data Processing Package	2-2	Basic System	2-4
3100	COBOL	2-3		

# CHAPTER 3. PROGRAMMING FEATURES

Program Interrupts	3-1	Integrated Register File	3-4
Special Power Failure Interrupts	3-3	Real-Time Clock	3-5
Trapped Instructions	3-3	Block Operations	3-5

# CHAPTER 4. OPERATING FEATURES

Displays and Indicators	4-1	Switches	4-:	3
-------------------------	-----	----------	-----	---

# CHAPTER 5. REPERTOIRE OF INSTRUCTIONS

General Information	5-1	Instructions	5-3	3
	01			-

# **APPENDIXES**

Α.	3100 Compass	F.	Octal-Decimal Fraction Conversion Table
Β.	BASIC Assembler Coding Procedure	G.	Definition of I/O Interface Signals
С.	Number Systems	Η.	3100 System Character Set
D.	Table of Powers of Two	Ι.	Peripheral Equipment Code
E.	Octal-Decimal Integer Conversion Table		

# FIGURES

1-1	CONTROL DATA 3101 Desk Console	1-3
1 2	Parity Rit Assignment	1 2
1-2	Failty bit Assignment	1-5
1-3	Word Addressed Instruction Format	1-4
1-4	Character Addressed Instruction Format	1-4
1-5	Storage addressing and Data Paths	
	of Typical Installation	1-6
3-1	Search Operation	3-6
3-2	Move Operation	3-7
3-3	Initial Steps of I/O Sequence	3-8
3-4	Input, Character or Word to A	3-9
3-5	Output, Character or Word from A	3-9

3-6	Input, Character Block to Storage 3-11
3-7	Input, Word Block to Storage
3-8	Output, Character Block from Storage 3-12
3-9	Output, Word Block from Storage 3-12
4-1	Integrated Console
4-2	Temperature Warning Designations for
	Fully Expanded 3104, Front View 4-3
4-3	3104 Console Keyboard 4-5
5-1	General Machine Code
	Instruction Formats 5-1
5-2	Indirect Addressing Routine

# TABLES

3-1 3-2 3-3 3-4 3-5 3-6 4-1 4-2 4-3 4-4

1-1	Optional Memory Configuration	1-2
1-2	Properties of Arithmetic and	
	Control Registers	1-6
1-3	Tape Transport Characteristics	1-7
1-4	Tape Transport Controllers	1-7
1-5	Card Reader Characteristics	1-7
1-6	Card Reader Controller	
	Characteristics	1-8
1-7	Card Punch Characteristics	1-8
1-8	Card Punch Controller Characteristics	1-8
1-9	Paper Tape Reader Punch	
	Characteristics	1-8

1-10	Line Printer Characteristics	1-8
1-11	Printer Controller Characteristics	1-8
3-1	Interrupt Mask Bit Assignments	3-2
3-2	Interrupt Priority	3-2
3-3	Representative Interrupt Codes	3-3
3-4	List of Trapped Instructions	3-3
3-5	Integrated Register File Assignments.	3-4
3-6	Block Operations	3-5
4-1	Register Displays	4-2
4-2	Main Console Operator Switches	4-4
4-3	Keyboard Switches	4-6
4-4	Maintenance Switches	4-7



# Systems Hardware Description

# System Concepts

The CONTROL DATA\* 3100 is a mediumsize, solid-state, general-purpose digital computing system. Advanced design techniques used in the system provide for fast solutions to data processing, scientific and real-time problems. Modular construction is utilized by 3100 computers to permit adaptation to the design requirements of exacting installations.

The 3100 is program compatible to the CON-TROL DATA 3200 computer system and is consistent with the Input/Output Specification for the 3000 computer series. An integrated register file and block control system are used in all 3100 computers and trapped instructions include those pertinent to BCD, floating point, and 48-bit precision multiply and divide. A complete line of peripheral equipment may be incorporated into a 3100 system, including the following:

- -CONTROL DATA 601, 604 and 607 Tape Transports which are <sup>1/2</sup>-inch magnetic tape units that can handle binary or BCD data, recording at densities up to 800 bits per inch with tape speeds from 37.5 inches/second to 150 inches/second reading forward or backward.
- -CONTROL DATA 405 Card Reader which reads cards at a 1200 card per minute rate.
- -CONTROL DATA 501 Line Printer which prints 136 character lines at up to 1000 lines per minute.

Also available are a paper tape reader/punch, a medium speed line printer, and an I/O typewriter.

# **Summary of 3100 Characteristics**

## GENERAL

- -Stored-program, general-purpose computer
- -Parallel mode
- -Solid-state logic
- -Real time clock
- -Program interrupt

## COMPUTER

- -Complete repertoire of instructions, word and character oriented
- -Three index registers
- -Arithmetic
  - fixed point 24-bit precision
    - fixed point 48-bit precision add and subtract
    - fixed point 48-bit precision multiply and divide. (trapped)
    - floating point with 36-bit coefficient, biased exponent, and 1-bit coefficient sign (trapped) BCD (trapped)
- Typical instruction execution time fixed point 24-bit addition, 3.5 μs with storage access

### STORAGE

- -Magnetic core memory
- -Word size
  - 24-bit words with four characters per word4 parity bits, one per character
- -4,096 words/16,384 characters, basic memory size; expandable to 8,192, 16,384, or 32,768 words
- $-1.75 \,\mu \text{sec}$  complete cycle time

- $-1.0 \,\mu \text{sec}$  storage access time
- -Indirect addressing

## INPUT/OUTPOT

- -Standard
  - one 12-bit bidirectional I/O channel
- -Optional
  - 3 additional 12-bit channels, or
  - 2 additional 12-bit channels and
  - 1 additional 24-bit channel
- -Data transfer rate up to 3.3 megabits/second
- -Mediums
  - magnetic tape, punched cards, paper tape, printed forms

# CONSOLES

-Standard

integrated console with binary displays and detachable keyboard

- —Optional
  - separate desk console including detachable keyboard and on line typewriter

# SOFTWARE

- -Operating system: 3100 SCOPE
- -Assembly program: 3100 COMPASS
- -Basic System (3104 4K memory oriented)
- -3100 Data Processing Package used with the assembly program under the operating system; business and I/O Macros
- -Business language compiler: 3100 COBOL
- -Scientific language compiler: 3100 FORTRAN

<sup>\*</sup>Registered Trademark of Control Data Corp.

# **3100 Computer System**

A 3100 computer system consists of combination logic modules selected by the customer to best fit his needs.

# **3104 COMPUTER**

The 3104 computer contains arithmetic and control logic to perform 24-bit precision fixed point arithmetic, 48-bit precision fixed point addition and subtraction, Boolean, character and word handling, and decision making operations. The computer will also execute BCD, floating point and 48-bit precision multiply and divide as trapped instructions.

The 3104 computer uses a panel type console integrated with the main frame of the computer. The panel is mounted at one end of the cabinet and is equipped with binary displays, control switches, monitor loudspeaker and removable keyboard to facilitate remote operation.

A 4,096 word memory and a 12-bit bidirectional data channel are also incorporated in the 3104.

# COMMUNICATION CHANNELS (I/O)

The following I/O channels are available for 3100 computing system.

## **3106** Communications Channel

The 3106 is a bidirectional, 12-bit, parallel data channel. Up to eight peripheral equipment controllers may be connected in parallel to one channel. One module may be installed in the main computer cabinet. Additional modules must be contained in adjacent cabinets. A maximum of four 3106 channels may be used with any 3100 system.

#### **3107** Communications Channel

In lieu of two 3106 channels, one 3107 may be used. The 3107 is a bidirectional, buffered 12- or 24-bit data exchange communication channel. It features 12 to 24 bit assembly, disassembly and permits attachment of one to eight peripheral controllers to a 3100 system. Only one 3107 can be used per 3100 computer system.

### CONSOLES

Two consoles are available for use in the 3100 computer system. They are electrically compatible; however, only one type may be used in a system.

### Integrated Console

The integrated console, standard on a 3104 computer, is a panel type mounted on the end of the main computer frame. This console features binary displays monitor loudspeaker and a removable keyboard for remote operation. The 3192 on-line monitor typewriter which connects directly to the computer, is ordered separately when the integrated console is used in a system.

### 3101 Desk Console

The 3101 desk console is electrically identical to the integrated console but features a condensed display and control unit mounted above an on-line monitor typewriter included with this console. The 3101 is optional in 3100 systems. Figure 1-1 illustrates a 3101 desk console.

## **OPTIONAL STORAGE**

A customer may select a combination of magnetic core storage (MCS) modules to increase the total storage capacity of his 3104 computer system to 8,192, 16,384 or 32,768 words. The following storage modules are available:

3108—Optional 4,096 word (16,384 characters) MCS memory module.

3109—Optional 8,192 word (32,768 characters) MCS memory module.

3103—Optional 16,384 word (65,536 characters) MCS memory module.

Memory configurations are shown in table 1.

Table 1-1. Optional Memory Configurations

Total Expanded Memory Capacity		Memory Modules Required in Addition to 4K Memory in 3104	
	8K	3108	
	16K	3108 and 3109	
	32K	3108, 3109 and 3103	

## STORAGE CHARACTERISTICS

Storage modules in a 3104 computer system are composed of fields, consisting of 4,096 words, 28 bits per word. A particular system may have 1, 2, 4, or 8 such fields. These fields operate together as one large storage system during the execution of stored programs.



Figure 1-1. Control Data 3101 Desk Console

## Storage Word

Storage words contain 28 bits. Twenty-four of these are for information; four are for parity.

## Parity

For parity checking purposes, each storage word is broken into four 6-bit groups, each of which has one parity bit associated with it. Figure 1-2 shows parity bit assignments. During each write cycle, a parity bit is stored along with each group. When part or all of a word is next read from storage, the appropriate parity bit(s) accompany the word to the control section of the chassis where it is checked for a loss or gain of bits. The 3100 uses odd parity. That is, the total number of "1's" in a character, plus the parity bit, is always an odd number. Any failure to produce the correct parity during read operations causes a memory fault indication that is followed by an immediate program halt. This halting may be avoided by use of the Disable Parity switch. An indicator light on the storage module control panel indicates a parity error.



Figure 1-2. Parity Bit Assignments

### Storage Addressing

Most instructions used with the 3100 computer refer to a unique storage word or to a character within a particular word.

#### Word Addressing

Figure 1-3 shows the format of a word addressed instruction.

#### **Character Addressing**

Figure 1-4 shows the format of a character addressed instruction.

## **Storage Sharing**

Two 3104 computers may share the use of a common storage module. A switch on each storage module control panel allows the operator to give exclusive control to the right- or to the left-hand computer. A middle position on this switch actuates a two-position priority scanner. The requests are honored by storage control on a nonpriority basis. Neither computer has priority over the other. The computer being serviced by the current storage cycle relinquishes control to the awaiting computer at the end of the cycle. Either computer can there-



Figure 1-3. Word Addressed Instruction Format



Figure 1-4. Character Addressed Instruction Format

fore be delayed a maximum of one storage cycle. A two-position scanner within each computer determines whether main control or block control has access to the storage module; thus a similar program delay may occur within either computer.

# **Registers Associated with Storage**

Two registers are associated with each storage

module: S and Z.

- The 13-bit S Register contains the address of the word being currently processed. Bit 12 specifies field 0 or field 1. Bits 00-11 specify the co-ordinates of the word.
- The 28-bit Z Register is the storage restoration and modification register.

## **Read/Write Control**

During a normal memory cycle, all bits of a word referenced by the (S) are read out of core storage in parallel, loaded into Z, used for some purpose, then written back into storage, intact. Five modes exist in the 3100 computer for storage modification. In all cases, assume that Z is initially in the cleared state.

<u>Single-Character Mode</u>. Any one character may be inhibited during the read cycle. New data is then loaded into the corresponding character position of Z and the whole (Z) is stored.

<u>Double-Character Mode.</u> The upper, middle, or lower half of a word is inhibited during the read cycle. New data is loaded into the unfilled half of Z and the whole (Z) is stored.

<u>Triple-Character Mode</u>. Either of the two possible triple-character groups may be inhibited during the read cycle. New data is then loaded into the corresponding character positions of Z and the whole (Z) is stored.

<u>*Full-Word Mode.*</u> The whole word is inhibited during the read cycle. A new word is entered into Z and the (Z) is stored.

<u>Address Mode</u>. The lower 15 or 17 bits of a word may be inhibited during the read cycle. A new word or character address is then loaded into Z, and the whole (Z) is stored.

After all write cycles, Z is cleared unless the computer has stopped as the result of a memory parity error.

## **ARITHMETIC SECTION**

The arithmetic section of the 3100 computer consists of two operational registers. They are displayed on the console and each may be loaded from the entry keyboard. These registers are the:

- A arithmetic register
- Q auxiliary arithmetic register

The A register (accumulator) is the principal arithmetic register. Some of the more important functions of A are:

1 All arithmetic and logical operations use the A register in formulating a result. The A register is the only register with provisions for adding its contents to the contents of a storage location or another register.

- 2 Shifting A may be shifted to the right or left separately or in conjunction with Q. Right shifting is open-ended; the lowest bits are discarded and the sign is extended. Left shifting is circular; the highest order bit appears in the lowest order stage after each shift; all other bits move one place to the left.
- **3** Control for conditional instructions A holds the word which conditions jump and search instructions.

The Q register is an auxiliary register and is generally used in conjunction with the A register. The principal functions of Q are:

- 1 Providing temporary storage for the contents of A while A is used for another arithmetic operation.
- 2 Forming a double-length register, AQ.
- **3** Shifting to the right or left, separately or in conjunction with A.
- **4** Serving as a mask register for 06, 07, and 27 instructions.

Both A and Q may load, or be loaded from any of the three index registers without the use of storage references.

### **CONTROL SECTION**

The control section contains five operational registers. As in the arithmetic section, these registers are displayed on the console and loaded from the entry keyboard. They are the:

**F** — program control register

- **P**—program address counter
- **B**<sup>1</sup> through **B**<sup>3</sup> index registers

The program control register, F, holds an instruction during the time it is being executed. After executing an instruction, an *exit, jump exit*, or *skip exit* is performed. An exit advances the count in P by one and executes the next instruction specified by the contents of P. A jump exit executes the instruction at the storage location specified by the execution address of the jump instruction. The execution address is, in this case, entered into P and used to specify the starting location of a new sequence of instructions. A skip exit advances the count in P by two, bypassing the next sequential instruction and executing the following one.

The P register is the program address counter. It provides program continuity by generating in sequence the storage addresses which contain the individual instructions. Usually at the completion

Register	No. of Stages	Modulus	Complement Notation	Arithmetic	Result
А	24	2 <sup>24</sup> -1	one's	additive	signed*
Q	24	2 <sup>24</sup> -1	one's	additive	signed
F	24	2 <sup>24</sup> -1	**	**	**
Р	15	215-1	one's	additive	unsigned
B <sup>1</sup> -B <sup>3</sup>	15	215-1	one's	additive	unsigned

Table 1-2. Properties of Arithmetic and Control Registers

of each instruction, the count in P is advanced by one to specify the address of the next instruction.

The three index registers,  $B^1$  through  $B^3$ , provide storage for quantities which are used in a variety of ways, depending on the instruction. The B registers have no provisions for arithmetic operations. In a majority of instructions they hold quantities to be added to the execution address. All address modifications are performed in the Adder.

Table 1-2 is a summary of the properties of the A, Q, F, P, and B registers.

A sixth operational register, closely related to the control section, is the communications register. Quantities to be entered into any of the above registers or into storage from the entry keyboard are temporarily held in the communications register until the transfer button is pushed. If a mistake is made while entering data into the communications register, the Keyboard Clear button may be used to clear this register.

## COMPUTER ORGANIZATION

All modules of the 3100 computer except the console are connected in parallel to a common bidirectional data bus. The address registers of all storage modules are connected in parallel to main control by the address bus. Figure 1-5 is a block diagram of storage addressing and data paths within a typical computer installation.



4 bidirectional data channels

Figure 1-5. Storage Addressing and Data Paths of Typical Installation

**\*\*NOTE**: Only the lower 15 or 17 bits of F are modified, depending on whether word or character addressing is being used. The results are unsigned.

**<sup>\*</sup>NOTE:** The result of an arithmetic operation in A satisfies  $A \le 2^{23}$ -1, since A always is treated as a signed quantity. When the result in A is zero, it is always represented by 00000000.

# **Peripheral Equipment**

Peripheral equipment is available for handling magnetic tape, punched cards, punched paper tape, and printed forms. Other pieces of equipment for the 3100 computer system are a program controlled I/O typewriter, an incremental plotter, and a Satellite coupler. For details on any particular piece of peripheral equipment, refer to the reference manual concerning that equipment.

## **MAGNETIC TAPE**

Magnetic tape is processed on either the CONTROL DATA 601, 604 or 607 Tape Transports. A variety of tape transport controllers is available, each with a different capability.

## **Tape Transports**

Table 1-3 lists the operating characteristics of the 601, 604 and the 607 Tape Transports. Tapes may be read forward or backward with both models.

## **Tape Transport Controllers**

Tape transport controllers are differentiated by the number of read/write controls they contain and by the number of tape transports that they can control. Eight types are available (see table 1-4).

The tape transport controllers marked by a dagger (†) will most commonly be selected for a 3100 computer system. A multi-channel controller may be used for buffered communication between two or more computers in a multi-computer installation.

#### Table 1-3. Tape Transport Characteristics

Characteristic	601	604	607
Tape length	2400 feet	2400 feet	2400 feet
Tape width	½ -inch	½ -inch	½-inch
Tape speed	37.5 inches/sec	75 inches/sec	150 inches/sec
Word size including one parity bit	7 bits	7 bits	7 bits
Bit density	200, or 556 bpi	200, 556, or 800 bpi	200, 556, or 800 bpi
Maximum bit transfer rate	7.5 or 20.85 kc	15, 41.65, or 60 kc	30, 83.3, or 120 kc

Table 1-4. Tape Transport Controllers

Model Number	No. of Read Write Controls	Maximum No. of Tape Transports
†3127	1	4
†3228	1	4
†3229	1	8
3621	2	8
3622	2	16
3623	4	8
3624	4	16
3625	3	8
3626	3	16

### **PUNCHED CARDS**

Cards are read with a Control Data 405 Card Reader and punched with an IBM 523 or 544 Card Punch.

<u>Card Reader</u>. Table 1-5 lists the operating characteristics of the 405 card reader.

<u>Card Reader Controllers</u>. Two card reader controllers are available. Table 1-6 lists the characteristics of each. Both types of controllers are mounted on chassis within the 405 cabinet.

Speed – 80 column cards	1200 cpm
Speed — 51 column cards	1600 cpm
Reading method	photo-electric, column-by-column
Verification method	double read — comparison
Card separation and picking method	pneumatic
Card capacity — main tray	4000 cards
Card capacity—reject tray	240 cards

## Table 1-5. Card Reader Characteristics

Table 1-6.Card Reader Controller Characteristics

Characteristics	3248	3649
BCD Conversion	Yes	Yes
Checking	Yes	Yes
Full card buffer	No	Yes
No. of read controls	1	2

*Card Punches.* Table 1-7 lists the operating characteristics of the 523 and 415 card punches.

<u>Card Punch Controllers</u>. Two types of card punch controllers may be used. Each type is mounted in its own peripheral equipment cabinet. Table 1-8 lists the controller characteristics.

# Table 1-7. Card Punch Characteristics

Characteristics	523	415
Speed-80 column cards Card hopper capacity	100 cpm 800 cards	250 cpm 1200 cards
Punch method	Mechanical,	row-by-row

Table 1-8.Card Punch Controller Characteristics

Characteristics	3245	3644
Checking	No	Yes
Full card buffer	No	Yes
No. of Write controls	1	_2

## PUNCHED PAPER TAPE

A unit frequently used for reading programs into storage and for recording data from storage is the 3691 Paper Tape Reader Punch. Table 1-9 lists the characteristics of this device.

Table. 1-9.Paper Tape Reader Punch Characteristics

Reading speed	350 characters/sec
Punching speed	110 characters/sec
No. of read/write controls	1

# PROGRAM CONTROLLED

The 3692 Program Controlled I/O Typewriter has one read/write control. It differs from the online 3192 typewriter in that it must be connected to the computer via a 3106 Communication Channel.

### **INCREMENTAL PLOTTER**

The 3293 Incremental Plotter can make 300 .01 inch steps per second. Form width is 11 inches.

## **PRINTED FORMS**

The 501 High Speed Line Printer is available for

all 3100 computer systems. The printer and controller characteristics are listed in Tables 1-10 and 1-11.

Table 1-10. Line Printer Characteristics

Characteristics	501
Printing speed	1000 lpm
No. of characters	64
No. of columns	120

Table 1-11. Printer Controller Characteristics

Characteristics	3256	3659
No. of write controls	1	2
Full line buffer	Yes	Yes

# SATELLITE COUPLER

The 3682 Satellite Coupler permits direct connection between any two standard 12-bit bidirectional channels, or channel converters. With the addition of a 3681 Data Channel Converter, a 160-A Computer may be used as a satellite to the 3100 computer system.

# 2

# Systems Software Description

There are various programming language techniques which facilitate writing programs for the CONTROL DATA 3100 Computer System. The following pages contain a synopsis of the methods listed below.



3100 SCOPE Monitor System



3100 COMPASS Assembler

3100 DATA PROCESSING PACKAGE Macro Instructions, Generalized I/O



3100 COBOL Business Language Compiler

3100 FORTRAN Scientific Language Compiler

3100 GENERALIZED SORT/MERGE PROGRAM Operates Under 3100 SCOPE

BASIC SYSTEM Basic Assembler, Basic FORTRAN II

# **3100 SCOPE**

SCOPE is the operating system for the CON-TROL DATA 3100 Computer. Modular in structure, the system provides efficient job processing while minimizing its own memory and time requirements. Programming with the operating system is simplified by the use of control cards which are included with program decks. Among the functions performed by SCOPE are the following:

### **JOB PROCESSING**

- processes stacked or single jobs
- controls I/O and interrupt requests
- monitors compilations and assemblies
- loads and links object subprograms
- stores accounting information
- initiates recovery dumps
- prepares overlay tapes

# **EQUIPMENT ASSIGNMENTS**

- logical unit references
- physical unit assignment at run time
- drivers for all standard peripheral equipment
- system units which facilitate job processing and minimize monitor programming

# **DEBUGGING AIDS**

- extensive diagnostics
- octal corrections
- snapshot dumps
- recovery dumps

## LIBRARY PREPARATION AND EDITING

- prepare a new library
- edit an existing library
- list the contents of a library

# **3100 COMPASS**

COMPASS is the comprehensive assembly system for the CONTROL DATA 3100 Computer. Operating under 3100 SCOPE, it assembles relocatable machine language programs. The program may consist of subprograms, each of which may be independently assembled. Refer to Appendix A for 3100 COMPASS coding procedures. COMPASS source language includes the following features:

Operation codes	Machine operations are written
	as one or more mnemonic or octal subfields.
Addressing	Expressions, used as addresses, may represent either word or character locations. Expressions consist of symbols, constants, and special characters connected by $+$ and $-$ .
Data storage	A data area, shared by subpro- grams, may be specified and loaded with data in the source program.
Common storage	A common area may be desig- nated to facilitate communica- tion among subprograms.
Data definitions	Constants may be defined as octal, decimal, double-precision, integer or floating-point num- bers; BCD words, BCD charac- ters; or contiguous strings of bits.

Library access	Library routines may be called by reference to their entry points or by inclusion of macros in the source program (data processing macros).
Listing control	The format of the assembly list- ing may be controlled by pseudo instructions.
Diagnostics	Diagnostics for source program errors are included with the out- put listing.
Macro instructions	Macros may be defined in the source program or entered into the library; the sequence of in- structions will be inserted when- ever the macro name appears in the operation field.

## THE ASSEMBLER

The 3100 COMPASS assembly program converts programs written in 3100 COMPASS source language into a form suitable for execution under the 3100 SCOPE operating system. Source program input may be on punched cards or in the form of card images on magnetic or paper tape. The output from the assembler includes an assembly listing and a relocatable binary object program on punched cards or magnetic tape.

2-1

### EQUIPMENT CONFIGURATION

The assembly system, which is stored on the SCOPE library tape, is designed to operate on a 3100 computer with a minimum of 8,192 words of storage. In addition to the SCOPE library unit, the following input/output equipment is required:

Input unit: card reader, magnetic tape, or paper tape

Scratch unit: magnetic tape (may also be used for output)

Listable output unit: magnetic tape or printer

Object program output unit: magnetic tape or card punch

### **PROGRAM STRUCTURE**

Source programs may be divided into subprograms which are assembled independently. All location symbols except COMMON and DATA symbols are local to the subprogram in which they appear, unless they are declared as external symbols. Locations which will be referenced by other subprograms are declared as entry points. For example, if subprogram IGOR references locations KIEV and MINSK in subprogram DEMETRI, KIEV and MINSK must be declared external symbols in subprogram IGOR and entry points in subprogram DEMETRI.

The links among subprograms are associated by the SCOPE loader. As each subprogram is loaded, all external symbols and entry points are entered into a symbol table. When an external symbol is found which matches an entry point already entered in the table, or an entry point is found which matches an external symbol, linkage between the two points is established.

If any external symbols are not matched with entry points after the last subprogram is loaded, the library tape is searched for routines with the names of unmatched symbols. If these routines are found, they are loaded and linked to the other subprograms. If external symbols remain for which there has been no corresponding entry, the job is terminated and an error message written by the system.

# **3100 Data Processing Package**

The Data Processing Package is composed of a set of data processing routines and a generalized input/output system.

# DATA PROCESSING ROUTINES

The data processing routines, called macros, are used in COMPASS assembly language programs to do particular data handling jobs; included are the following:

- **TRANSMIT** Transmits any string of up to 4,095 characters from one place in memory to another.
- **COMPARE** Compares any string of up to 4,095 characters with any other string and sets a register to indicate whether the first string is lower, equal, or higher than the second.
- EDIT Moves a numeric field to a receiving field with report editing.
- **MULTIPLY** Multiplies two BCD numbers and stores the result in a third.

**DIVIDE** Divides one BCD number by another and stores the result in a third.

## **GENERALIZED INPUT/OUTPUT SYSTEM**

The 3100 Generalized Input/Output System is a series of library routines which provide complete

input/output control for data processing. These routines are used in COMPASS assembly programs; they simplify programming while offering versatile data handling and optimum usage of internal storage\_space and processing time. Complete, partial or no buffering may be designated, depending upon the amount of storage the programmer has available; multi-file reels or multi-reel files may be read or written; fixed or variable length logical or physical records may be processed; and magnetic tape, paper tape, cards or printer may be used for input/ output units. Both labeled and unlabeled tapes may be handled. The input/output macros perform the following functions:

OPENI	Opens an input file		
OPENO	Opens an output file		
READ	Reads one logical record into the record area		
WRITE	Writes one logical record from the record area		
READI	Reads one logical record into a spe- cified area in memory		
WRITEF	Writes one logical record from a specified area in memory		
CLOSE	Closes a reel or file		

In addition to the input/output operations, the

programmer also describes the files to be processed through use of macros.

- FIELDESC Defines logical records, buffers, logical units, recording density and rerun requirements.
- **LABELING** Describes file label and tape retention time (prevents accidental destruction of tapes).
- VARIABLE Indicates whether the size of a variable length record is determined by

# **3100 COBOL**

COBOL is a programming system designed to facilitate the solution of business data processing problems. To use COBOL, the programmer describes the problem in a language resembling English; the 3100 COBOL processor translates this source language input into relocatable machine language for program execution.

The 3100 COBOL language contains the elements set forth in the official Department of Defense *Report Describing COBOL 1961*, plus many of the features defined as elective COBOL.

A COBOL source program is specified in four divisions: IDENTIFICATION, ENVIRONMENT, DATA, and PROCEDURE. The IDENTIFICA-TION division identifies the name, author, date, and so forth of the program. The ENVIRONMENT division defines the computer configuration rea record mark or a key field. SHAREBUF Allows user to let files share the same areas in storage. MULTIFIL Defines multi-file reels.

The I/O System interprets each set of instructions, refers to the file description, and then initiates the requested operation; it controls buffering, transmission errors, and logical-physical record divisions.

quired for both compilation and execution. The DATA division describes the format of the data files which the program is to process. The PRO-CEDURE division contains a sequence of statements which describe the processing to be performed.

The 3100 COBOL compiler is a three-pass system. No object code is produced until the entire source program has been thoroughly analyzed. Wherever possible, in-line coding is produced. Depending on the needs of the program, the compiler provides an input/output system which allows variable length records, up to two buffer areas per file, multi-file reels, multi-reel files, rerun procedures, and so forth. In general, the features of the 3100 COBOL input/output system correspond to those described for the Data Processing package.

# **3100 FORTRAN**

The 3100 FORTRAN system incorporates a problem-oriented language that facilitates simple algebraic solution of mathematical or scientific problems.

3100 FORTRAN programs are written as a sequence of statements, using familiar arithmetic operations and English expressions. Large programs may be written independently in sections, the sections tested, then executed together.

Statements are available to reserve areas of memory for variables and arrays. Strings of values may be loaded with the program for reference during the program execution. Equivalence statements allow the same areas of memory to be identified with different variables and arrays during the execution of a program.

Type statements specify the mode in which values are to be stored. The possible types include: REAL,

INTEGER, and CHARACTER. The programmer may also declare a special mode, type OTHER, to handle information which does not conveniently conform to the standard modes.

Arithmetic expressions are indicated by arithmetic sign and algebraic names. For example, A+B-C means add A to B and subtract C. Logical and relational operators are available for use in expressions which may be true or false.

Statements are usually executed in sequence. However, control statements may be used to transfer to another part of the program.

Sets of statements which are to be executed several times with minor changes or increments may be written once with a statement to indicate how many times they are to be repeated, and if they are to be changed each time.

Input/output operations provide a means to read

information into the machine from various sources and to record results on a selected output device. If buffered input/output operation is specified, other operations may continue while information is read in or out.

Facilities are also available to transfer a num-

# **3100** Generalized Sort/Merge Program

The GENERALIZED SORT/MERGE PRO-GRAM organizes data on magnetic tape into one continuous predetermined order. SORT/MERGE operates under the 3100 SCOPE operating system. Control cards, read from the standard input unit, contain file descriptions and SORT/MERGE specifications.

SORT/MERGE orders fixed or variable length tape records, blocked or unblocked, written in either BCD or binary mode, according to a specified collating sequence. BCD and binary collating sequences are provided within SORT/MERGE, or the user may specify his own. The resultant output file may be merged with other presorted files in a final merge pass, or, if a number of presorted files exist, the merge phase only can be performed.

The SORT/MERGE can transfer to user prepared subroutines which perform the following functions: edit acceptable records

- reject records
- check nonstandard labels
- · modify nonstandard labels
- generate messages for the operator

ber of characters from one area of memory to

another, and to test machine conditions through

chine language programs which may be executed immediately or stored for execution at a later date.

The 3100 FORTRAN compiler produces ma-

calls to 3100 FORTRAN library functions.

- write secondary output file (edit sorted records)
- prepare summary file (summarize sorted records)
- terminate the sort process

The SORT/MERGE checks standard header and trailer labels and provides rerun dumps.

The SORT/MERGE contains an internal sort phase and a merge phase. The sort uses the tournament replacement technique which makes maximum use of available core storage and takes advantage of existing bias in the data. The method of merging, which is selected by the user; can be normal balanced or polyphased with either forward or backward reading.

# **Basic System**

The BASIC system is designed for the CON-TROL DATA 3104 computer with a standard 4K internal storage memory. This system may also be used with the 3104 computers equipped with expanded memory modules up to 32K. Appendix B

## **BASIC ASSEMBLER AND LOADER**

The BASIC Assembler language forms a subset of the COMPASS language. Although designed primarily for use on the 3104 with a 4K memory, it can readily be used on larger systems. Object programs produced by the BASIC Assembler are loaded by the BASIC Loader or can be loaded by 3100 SCOPE. Source language programs must be prepared as complete entities if they are to be loaded by the BASIC loader. As a result, facilities for referencing external storage areas (COMMON, DATA) and external program elements (ENTRY, EXT, macros) are not used in BASIC Assembler provides coding procedures for the BASIC Assembler. Included in the BASIC system are:

BASIC ASSEMBLER BASIC LOADER BASIC FORTRAN II

language, nor are a few of the more complex pseudo instructions (VF, IF). All other features of the language are similar: operation codes, addressing, data definitions, listing control, and so forth.

To assemble a BASIC Assembler program, the following configuration is required:

4K words of storage

Input unit: card reader, magnetic tape or paper tape (used for source language input, library, and BASIC Assembler) Listable output unit: printer, magnetic tape, paper tape, typewriter

Object program output unit: card punch, magnetic tape, paper tape, typewriter (all output may be written on one tape unit if desired)

# **BASIC FORTRAN II**

BASIC FORTRAN II is a problem-oriented

language that performs familiar mathematical operations in arithmetic expressions and replacement statements. The source language provides substantial power and flexibility through a variety of statements. BASIC FORTRAN II is compatible with other FORTRAN II systems and provides many of the features incorporated in 3100 FORTRAN.

# **Programming Features**

This chapter discusses the following programming features of the 3100 computer system:

- program interrupts
- special power failure interrupt
- trapped instructions
- integrated register file
- real-time clock
- block operations

# **Program Interrupts**

The interrupt control section of the 3104 computer provides for testing whether certain internal and external conditions exist without having these tests in the main program. Examples of these conditions are internal faults and external equipment end-of-operation. Near the end of each RNI cycle, a test is made for these conditions. If one of the conditions exists, execution of the main program halts. The contents of the Program Address register, P, are stored and an interrupt routine is initiated. This interrupt routine, which has been initially stored in memory, takes the necessary action for the condition and then jumps back to the next unexecuted step in the main program.

There are three major types of interrupts in the 3100 Computer System—normal interrupts (including internal and external conditions), trapped instruction interrupts, and a special power failure interrupt.

Normal interrupts are the only interrupts that are completely under the programmer's control. These interrupts are of two types—internal and external. The following paragraphs describe the interrupt causing conditions, the Interrupt Mask register, interrupt control, and interrupt processing.

### **INTERNAL INTERRUPTS**

Seven internal conditions may be set to cause an interrupt. These conditions and their definitions are:

• Arithmetic Overflow Fault

The Arithmetic Overflow fault is set when the capacity of the adder is exceeded. Its capacity, including sign, is 24 or 48 bits for 24-bit precision and 48-bit precision, respectively.

Divide Fault

The divide fault sets if a quotient, including sign, exceeds 24 or 48 bits for 24-bit precision or 48-bit precision, respectively. Therefore, attempts to divide by too small a number result in a divide fault.

- Exponent Overflow/Underflow Fault During a trapped floating point multiplication and division, the Exponent Overflow/Underflow is set if the exponent exceeds 2<sup>10</sup>-1.
- BCD Fault A BCD Fault is set if a BCD Trapped instruction is executed.
- I/O Channel Interrupts Any of the four possible I/O channels will generate an interrupt:

- 1) Upon reaching the end of an input or output block, or
- 2) Upon receiving an End of Record (Disconnect) signal from an external device.
- Search/Move Interrupt

The Search/Move interrupt is generated during a 71 or 72 instruction:

- 1) Upon the completion of an equality or inequality search, or
- 2) Upon the completion of a block move.
- Real-Time Clock Interrupt

The Real-Time Clock interrupt is generated when the clock reaches a prespecified time that has been stored in register 32 of the register file.

## **EXTERNAL INTERRUPTS**

Three external conditions may cause interrupts. These are:

• External I/O Interrupts

The External I/O interrupt is set when an Interrupt signal is received from any of eight peripheral equipment controllers connected to any of the four possible I/O channels (there may be a total of 32 lines). The interrupt remains set until the computer directs the originating device to turn it off.

Manual Interrupt

The Manual interrupt is set by a switch on the computer console. This interrupt is not masked because it is assumed that this switch will be pressed only when an interrupt is desired.

• Associated Computer Interrupt

If two computers are sharing a storage module, either computer may interrupt the other by executing a 7757xxxx instruction. This interrupt is not masked. It clears out as soon as it is recognized.

### INTERRUPT MASK REGISTER

The programmer can choose to honor or ignore an interrupt by means of the Interrupt Mask register. All but two of the normal interrupt conditions are represented by the 12 Interrupt Mask register bits. The mask is selectively set with instruction 7752xxxx, and selectively cleared by instruction 7753xxxx. See Table 3-1 for mask bit assignments.

Table 3-1. Interrupt Mask Bit Assignments

Mask Bit	Conditions Represented	
00-07	External Interrupts on Channel 0-3, and I/O Channel Interrupts, Channels 0-3	
08	Real-Time Clock Interrupt	
09	Exponent Overflow and BCD Faults	
10	Arithmetic Overflow and Divide Faults	
11	Search/Move Completion	

As previously explained, the Manual Interrupt and the associated computer interrupt are not masked. The contents of the Interrupt Mask register may be transferred to the upper 12 bits of the A register for display purposes with instruction 772c0000 or 773c0000.

# INTERRUPT CONTROL

Through use of the 3104 computer repertoire of instructions, the program can recognize, sense, and clear interrupts, and enable or disable interrupt control.

### **Enabling or Disabling Interrupt Control**

The programmer has master control over normal interrupts. Instruction 7774---- enables the system; instruction 7773---- disables it. After recognizing an interrupt and entering the interrupt sequence, other interrupts are disabled automatically, just as if a 7773---- had been executed. When leaving the interrupt subroutine, the interrupt must again be enabled by the 7774---- instruction. After 7774----, one more instruction may be performed before the interrupt enable takes effect.

# **INTERRUPT PRIORITY**

An order of priority exists between the various interrupt conditions. As soon as an interrupt becomes active, the computer scans the priority list until it reaches an interrupt that is active. The computer processes this interrupt and the scanner returns to the top of the list where it waits for another active interrupt to appear. Table 3-2 lists the order of priority.

## **Sensing Interrupts**

The programmer may selectively sense interrupts, independent of the Interrupt Mask register, by using instruction 774cxxxx. Sensing the presence of internal faults automatically clears them.

Table 3-2. Interrupt Priority

Priority	Type of Interrupt	
1	Arithmetic Overflow or Divide fault	
2	Exponent Overflow or BCD fault	
3 - 66	External I/O Interrupts*	
67 - 74	I/O Channel Interrupts**	
75	Search/Move Interrupt	
76	Real-Time Clock Interrupt	
77	Manual Interrupt	
78	Adjacent Computer Interrupt	
1	1	

## NOTES:

\*There are eight interrupt lines on each of the four possible I/O channels, or 32 lines in all. On any given channel, a lower numbered line has priority over a higher numbered line. Likewise a lower numbered channel has priority over a higher numbered channel. Summarizing, line 0 of channel 0 has highest priority of all external I/O Interrupts, and line 7 of channel 3 has the lowest.

\*\*A lower numbered I/O channel interrupt has priority over a higher numbered I/O channel interrupt.

# **Clearing Interrupts**

I/O channel interrupts must be selectively cleared by instruction 7750xxxx. The real-time clock, arithmetic, and search/move completion interrupts may be cleared by:

- Sensing, after which the interrupts are automatically cleared.
- Using instruction 7750xxxx.
- Master clearing.

In instruction 7750xxxx, xxxx represents the mask. The manual and associated computer interrupts are automatically cleared when they are recognized.

# INTERRUPT PROCESSING

Four conditions must be met before a normal interrupt can be processed:

- With the exception of the manual interrupt and adjacent computer interrupt, a bit representing the interrupt condition must be set to "1" in the Interrupt Mask register.
- The interrupt system must have been enabled.
- An interrupt-causing condition must exist.
- The interrupt scanner must reach the level of the active interrupt on the priority list.

When an active interrupt has met the above conditions, the following takes place:

- The instruction in progress proceeds until the point is reached in the RNI cycle where an interrupt can be recognized. At this time the count in P has not been advanced nor has any operation been initiated. When an interrupt is recognized, the address of the current unexecuted instruction in P is stored in address 00004.
- A number representing the interrupt-causing condition is stored in the lower 12 bits of address 00005 without modifying the upper bits. Table 3-3 lists the octal codes which are stored for each interrupt condition.
- Program control is transferred to address 00005 and an RNI cycle is executed.

Table 3-3. Representative Interrupt Codes

Conditions	Representative Codes
External interrupt	00LC*
I/O channel interrupt	010C
Real-time clock interrupt	0110
Arithmetic overflow fault	0111
Divide fault	0112
Exponent overflow fault	0113
BCD fault	0114
Search/move interrupt	0115
Manual interrupt	0116
Adjacent computer interrupt	0117

\*L=line 0-7

\*C = channel numbers 0-3

# **Special Power Failure Interrupts**

Failure of primary power is detected by the computer, and a special routine is executed prior to shutdown so that no data will be lost. This operation takes 30 ms; 16 ms detection and 14 ms for processing a special power failure interrupt.

# NATURE OF THE INTERRUPT

The Power Failure interrupt overrides any other interrupt (internal or external), regardless of the state of the interrupt control.

# **PROCESSING THE INTERRUPT**

Since this interrupt overrides all others, the address in which the present contents of P are stored and the address to which the program control is transferred must be different than that for a normal interrupt. When a Power Failure interrupt occurs, the machine stores the contents of P in address 00002 and transfers program control to address 00003.

# **Trapped Instructions**

The 3104 computer processes 3200 type BCD, floating point, and 48-bit precision multiply and divide instructions by means of implemented software. These instructions, listed in table 3-4 and in Chapter 5 are called trapped instructions.

The following operations take place when a trapped instruction is detected:

- (P + 1) is stored in address 00010
- The upper 6 bits of F are loaded into the lower 6 bits of address 00011; the upper 18 bits remain unchanged.
- Program control is transferred to address 00011 and an RNI cycle is executed.

Machine Code	Mnemonic Code	Instruction Function
56	MUAQ	Multiply AQ, 48-bit Precision
57	DVAQ	Divide AQ, 48-bit Precision
60	FAD	Floating Point Add
61	FSB	Floating Point Subtract
62	FMU	Floating Point Multiply
63	FDV	Floating Point Divide
64	LDE	Load E
65	STE	Store E
66	ADE	Add to E
67	SBE	Subtract from E
70	SFE	Shift E
	EZJ, EQ	E Zero Jump, $E = 0$
	EZJ, LT	E Zero Jump, E < 0
	EOJ	E Overflow Jump
	SET	Set D Register

Table 3-4. List of Trapped Instructions

# **Integrated Register File**

The Integrated Register File is a 64 word (24 bits per word) memory located in the upper 64 addresses of storage. Although the programmer has access to all registers in the file with the 53 instruction, certain registers are reserved for specific purposes (see table 3-5). All reserved registers may be used for temporary storage if their use will not disrupt other operations that are in progress.

The contents of any register in the file may be inspected by transferring them to the A register.

Register Numbers	Reserved For	
00-03	Current character or word address (channel 0-3 control)	
10-13	Last character or word address $\pm$ 1 depending on the instruction (channel 0-3 control)	
20	Current character address (search con- trol)	
21	Source address (move control)	
22	Clock, current time	
23	Current character address (type con- trol)	
24	Current character address (auto-load/ dump control)	

Table 3-5. Integrated Register File Assignments

Register Numbers	Reserved For
25-27	Temporary storage
30	Last character address + 1 (search control)
31	Destination address (move control)
32	Clock interrupt mask
33	Last character address $+$ 1 (type control)
34	Last character address + 1 (auto-load/ dump control)
35-77	Temporary storage

**NOTE:** Register numbers correspond to upper 64 word locations in memory. Unused registers, located between register assignments are used for temporary storage.

# **Real-Time Clock**

The real-time clock is a 24-bit counter that is incremented each millisecond and has a period of 16,777,216\* milliseconds. The clock, which is controlled by a 1 kilocycle signal, starts as soon as the Run button on the console has been pushed. The current time is stored in register 22 of the register file. It is removed from storage, updated, and compared with the contents of register 32 once each millisecond. When the clock time equals the time specified by the clock mask, an interrupt is set.

When necessary, the real-time clock may be reset to any 24-bit quantity including zero by loading A, then entering (A) into register 22.

# **Block Operations**

Block operations are of three types—Search, Move, and Input/Output. These operations use the computer block controls and, with the exception of those operations dealing with the A register, certain reserved registers in the register file. Block operations, with the exception of inputs to A and outputs from A, are buffered. After the Search/ Move or I/O control has been activated, the computer can return to its main program and continue until an interrupt is generated or the program senses for block operation completion. This section presents all block operations (see table 3-6) and includes machine code instruction formats, instruction descriptions, and flow charts.

SRCE SRCN MOVE	Search/Move instructions, character addressed and buffered	
INAC INAW	Character input Word input	Unbuffered input to, and output from A
OTAC OTAW	Character output Word output	
INPC INPW	Character input Word input	Buffered input to, and output from storage
OUTC OUTW	Character output Word output	

Table 3-6. Block Operations

\*16,777,216 milliseconds equals approximately 4 hours and 40 minutes.

## SEARCH

SRCE, SRCN Search F = 71

This instruction initiates a search through a block of character storage addresses looking for equality or inequality with character 'c'. It is composed of three words, including the two main block instruction words plus a one word reject instruction. As a search operation progresses,  $m^1$  is incremented until the search terminates when either a comparison occurs between the search character 'c' and a character in storage, or until  $m^1 = m^2$ . If a comparison does occur, the address of the satisfying character may be determined by inspecting  $m^1$ . To do this, transfer the contents of register 20 to A with instruction 53 (see figure 3-1).





Note: Instructions 71 and 72 are mutually exclusive. Attempts to execute one while the other is in progress will cause a reject to P  $\pm$  2.

This instruction is used to move a block of data, 'c' characters long, from one area of storage to another. It is composed of three words.

As a move operation progresses,  $m^1$  and  $m^2$  are incremented and 'c' is decremented until c = 0

(see figure 3-2). 128 characters or 32 words may be moved. When bits 00 and 01 of  $m^1$  and  $m^2$  are "0" and field length is a multiple of four characters, data is moved word by word. This reduces move time by 75% over a character by character move.



\*1-177<sup>8</sup> represents a field length of 1 to 127 characters; 0 represents a field length of 128 characters.

## Figure 3-2. Move Operation

## **INPUT/OUTPUT**

Instructions 73 through 76 enable the computer to communicate with peripheral equipment via the I/O channels. These instructions are of two distinct types: those that deal with the A register and those that deal with storage. They all begin with the series of steps shown in figure 3-3. See the 77 instruction in chapter 5 for details on the preliminary operations—connecting to I/O equipment (77.0), sensing status of I/O equipment (77.2), and selecting function of I/O equipment (77.1).



Figure 3-3. Initial Steps of I/O Sequence

#### **Operations with A**

Operations with A are unbuffered. They have a common machine code format.

INAC Input, Character to A f = 73

A 6-bit character is read from a peripheral device and loaded into the lower 6 bits of A. A is cleared previous to the input and the upper 18 bits remain cleared (see figure 3-4).

INAW Input, Word to A 
$$f = 74$$

A 12 or 24-bit word is read from a peripheral device and loaded into the lower 12 bits or into all of A. Word size depends upon the type of I/O

channel in use. A is cleared previous to an input and in the case of a 12-bit input, the upper 12 bits remain cleared (see figure 3-4).

OTAC Output, Character from A f = 75A character from the lower 6 bits of A is sent to a peripheral device (see figure 3-5). (A) is retained.

OTAW Output, Word from A 
$$f = 76$$

A word from the lower 12 bits or from all of A is sent to a peripheral device. Word size depends upon the type of I/O channel in use (see figure 3-5). (A) is retained.



e = "1" for operations with A



Figure 3-4. Input, Character or Word to A





Figure 3-5. Output, Character or Word from A

### **Operations with Storage**

These operations are buffered. Main computer control relinquishes control of the I/O operations and returns to the main program as soon as Read or Write has been activated. They have a common machine code format.

During the execution of word addressed I/O instructions, the addresses  $m^1$  and  $m^2$  are shifted left two places to the upper 15 bits of the 17-bit address positions. From this time on, they are treated as character addresses.

Registers 00-17s of the register file are reserved for buffered I/O operations; the last octal digit of the register designator corresponds to I/O channel x through which data is being transferred. 00-07 hold the current character or word address, and 10-17s hold the last character or word address,  $\pm$  1, depending on the operation.

INPC Input, Character Block to Storage f = 73

This is a character addressed instruction; 6 or 12-bit characters are read from peripheral equipment and stored in memory (refer to figure 3-6).

If H=0, there is 6 to 24-bit assembly. If H=1, there is 12 to 24-bit assembly. During this 12 to 24-bit assembly, the lowest bit of each character address is not read. This ensures that assembled characters are in either the upper or the lower half of a storage word.

 $M^2$  = last character address of input data block, plus one (minus one, for backward storage).

INPW Input, Word Block to Storage f = 74

This is a word addressed instruction with the addresses initially placed in the lower 15 bits of the

instruction words.

Depending upon the I/O module capability, 12 or 24-bit words are read from a peripheral device and stored in memory (refer to figure 3-7).

If N = 0, there is 12 to 24-bit assembly. The first word of a block is stored in the upper half of a storage address for store forward and in the lower half for store backward.

If N = 1, there is no assembly; a straight 12 or 24-bit data transfer occurs. A 12-bit word will be stored in the lower half of a storage address.

 $M^2$  = last word address of input data block, plus one (minus one, for backward storage).

OUTC Output, Character Block from Storage f = 75

This is a character addressed instruction. Storage words are disassembled into 6 or 12-bit characters and sent to a peripheral device (refer to figure 3-8).

If H = 0, there is 24 to 6-bit disassembly. If H = 1, there is 24 to 12-bit disassembly.

 $M^2$  = last character address of output data block, plus one (minus one for load backward).

## OUTW Output, Word Block from Storage f = 76

This is a word addressed instruction with the addresses initially placed in the lower 15 bits of the instruction words. Words are read from storage and sent to a peripheral device (refer to figure 3-9).

If N = 0, there is 24 to 12-bit disassembly. If N = 1, there is a straight 12 or 24-bit data transfer depending on the I/O module capabilities. If an attempt is made to send 24 bits over a 12-bit I/O channel, the upper 12 bits will be lost.

 $M^2$  = last word address of output data block, plus one (minus one for load backward).



INSTRUCTION SAME INSTRUCTION FORMAT AS INPUT, CHARACTER OR WORD TO A (FIGURE 3-4)



-\* BCD CONVERSION IF NC=0



INSTRUCTION SAME INSTRUCTION FORMAT AS INPUT, CHARACTER OR WORD TO A (FIGURE 3-4)



Figure 3-7. Input, Word Block to Storage

INSTRUCTION SAME INSTRUCTION FORMAT AS INPUT, CHARACTER OR WORD TO A (FIGURE 3-4)



\* BCD CONVERSION IF NC=0



INSTRUCTION SAME INSTRUCTION FORMAT AS INPUT, CHARACTER OR WORD TO A (FIGURE 3-4)



\* BCD CONVERSION IF NC=0

Figure 3-9. Output, Word Block from Storage

# **Operating Features**

Two consoles, functionally identical to each other, are available for the 3100 computer system—the standard Integrated Console or the Optional 3101 Desk Console. This chapter defines the switches and indicators used on these consoles as well as explains the use of the entry keyboard. The basic differences in these consoles lie in their physical structures; they are electrically and logically identical.

# **Displays and Indicators**

Seven rows of indicator lights are used to display the operational registers of the 3104 on the integrated console. Status lights, manual controls and a keyboard are also provided. Figure 4-1 is a view of the integrated console and table 4-1 describes the register displays. The 3101 desk console is electrically and logically identical to the integrated console; however the displays and switches are located above the on-line monitor typewriter.



Figure 4-1. Integrated Console
Register	Binary Capacity	Description		
Program Address Counter	15 bits	Program Address register display panel.		
Indexes B <sup>1</sup> -B <sup>3</sup>	15 bits	Index register display panels.		
Instruction register or Communications register	24 bits	<ol> <li>When one of the Step modes of operation is used, the contents of the Instruction register are shown.</li> <li>In Stop mode, when the keyboard is active, the contents of the Communication register are shown.</li> <li>In Run mode, when the keyboard is active, the contents of the Communication register are shown.</li> </ol>		
A and Q registers	48 bits	Displays the contents of each register.		

Table 4-1. Register Displays

On the integrated console, three indicator lights represent each digit. The digit configuration is as follows:



#### EXTERNAL STATUS INDICATORS

The external status indicators display the existing condition of I/O channels 0-3. Conditions displayed are Read, Write, Reject, Connect, Function, and Interrupt.

#### INTERNAL STATUS INDICATORS

Six columns of internal condition indicators are mounted on the consoles.

1 Storage Active

For addressing purposes, all possible word sections of memory are designated by digits 0-3. Digit zero indicates 4K or 8K storage. Digits 0 and 1 indicate 16K storage and 0 to 3 32 K storage. Whenever one of these storage sections becomes active, the corresponding indicator light is lit.

2 Conditions

Standby means that the main power switch is on, but individual supplies are still off. Interrupt Disabled is lit whenever interrupt is disabled by the 77 instruction. 3 Cycle

Four cycles are represented: Read Next Instruction, Read Address, Read Operand, and Store Operand. These indicators are lit whenever the cycles are in progress.

4 Faults

This column represents the four arithmetic faults: Arithmetic Overflow, Divide, Exponent Overflow, and Decimal (BCD—always occurs when a BCD instruction is executed).

- 5 Temp Warning, and
- 6 Temp High

Looking at the front of a fully expanded 3104 computer, the cabinet sections are designated by digits 0-3 (see figure 4-2). The Temp Warning lights indicate that the section in question is approaching the upper limit of the normal operating temperature range of the computer. This is only a warning; the computer is not disabled. The Temp High indicators light when the safe operating temperature is exceeded in the sections they represent. At the same time, the power will be cut off unless the Thermostat Bypass switch has been pressed.

Temperature	Temperature	Temperature	Temperature	
Indicator	Indicator	Indicator	Indicator	
<b>2</b>	<b>1</b>	<b>0</b>	<b>3</b>	
8K Memory, and I/O Logic	Block Control, Interrupt, 4K Memory and I/O Logic.	Main Control and Arithmetic Logic	16K Memory and I/O Logic	Power Panel

Figure 4-2. Temperature Warning Designations for Fully Expanded 3104, Front View

## **Switches**

The console switches are divided into two groups —those used for normal operation of the computer and those used primarily for maintenance purposes.

#### **OPERATOR SWITCHES**

Operational switches are found on the main console and the entry keyboard.

Main Console: Table 4-2 lists and describes the main console operator switches.

*Entry Keyboard:* The entry keyboard at the console replaces the Set and Clear push buttons that are on most CONTROL DATA computers for the manual entry of information. Figure 4-3 shows the 3104 console keyboard. Table 4-3 lists and describes the keyboard switches.

Switch Name	Quan.	Illum.	Description	
Emergency Off (momentary)	1		Removes power from the whole system.	
Breakpoint Address Selector Run Mode Selector	1		Lefthand dial of the six section, eight position switch. Permits the selection of two modes: 1) Breakpoint Mode 2) Run Mode a) OFF e) OFF b) Instruction f) Register Address Number* c) OFF g) OFF d) Operand Address h) Storage Address *Registers 00000-00077 only.	
Breakpoint Address, Register File Number, or Storage Address	5		Five eight position thumb-wheel switches can be set to octal addresses 00000-77777 for modes 1 or 2 above.	
Auto Load (momentary)	1	yes	Provides for the automatic loading of storage from a designated device. Active whether machine is running or stopped.	
Auto Dump (momentary)	1	yes	Provides for the automatic dumping of storage into a designated device. Active whether machine is running or stopped.	
Type Load (momentary)	1	yes	Provides for the loading of storage from the on- line I/O typewriter. Active whether machine is running or stopped.	
Type Dump (momentary)	1	yes	Provides for the dumping of storage into the on- line I/O typewriter. Active whether machine is running or stopped.	
Select Stop 1	1	yes	Stops the computer when the Selective Stop instruction is read.	
Manual Interrupt (momentary)	1	yes	Forces the computer into an interrupt routine if the computer is in Run. If the computer is stopped when the switch is pressed, it will go into an in- terrupt routine as soon as it is restarted.	
Select Jump 1-6	6	yes	Provides the manual conditions for executing a program jump on the Selective Jump instruction.	
External Clear (momentary)	1	yes	Master clears all external equipments, the I/O channels to which they are attached, and all controls in the data channels.	
Internal Clear (momentary)	1	yes	Master clears internal conditions and registers.	

Table 4-2. Main Console Op	perator Switches
----------------------------	------------------



Figure 4-3. 3104 Console Keyboard

Operational Contro	Operational Control Switches				
Switch Name	Illum.	Description			
Keyboard Off Keyboard Clear (momentary)	Yes	Deactivates all keyboard controls. Disables Keyboard Active indicator. Clears the Communications register and keyboard control settings.			
Go (momentary)	Yes	Starts the computer at address to which P register has been set. Indicator is lit while computer is executing instructions. Not used for Sweep or Enter.			
SW/EN Go (momentary)	Yes	Enables sweep or enter operations to proceed through storage.			
Stop (momentary)	Yes	Brings the computer to a halt at the end of the current instruc- tion. Indicator is lit when computer is forced to a Halt or Stop.			
Transfer (momentary)		Enables the transfer of data between the Communications register and a selected register or storage location.			
MC (momentary)		Performs both an internal and external master clear. Disabled when computer is in Go mode.			
<b>Register Selection</b>	Switches				
Switch Name	Illum.	Description			
B <sup>1</sup> -B <sup>3</sup>	Yes	Enables the manual entry of data from the keyboard into index registers $B^1$ - $B^3$ .			
Р	Yes	Enables the manual entry of an address from the keyboard into the P register.			
A	Yes	Causes both A and Q to be displayed, but enables entry only into A.			
Q	Yes	Causes both A and Q to be displayed, but enables entry only into Q.			
Mode Selector Sw	vitches				
Switch Name	Illum.	Description			
Enter *	Yes	Enables the manual entry of information into storage while machine is stopped. First address of sequence is first entered into P. Pushing Transfer advances P.			
Sweep *	Yes	Enables instructions to be read from consecutive storage lo- cations; they are not executed. First address of sequence is first entered into P. Pushing Transfer advances P.			
Write Storage	Yes	Enables keyboard entry into the storage location specified by the thumb-wheel switches. Entry occurs each time the Trans- fer key is pressed whether the computer is running or stopped.			
Read Storage	Yes	Causes the display of the contents of the storage register location specified by the thumb-wheel switches. The word is displayed when the Transfer key is pressed whether the computer is running or stopped.			

#### Table 4-3. Keyboard Switches

#### Table 4-3. Keyboard Switches (cont'd)

Digit and Sign Selector Switches				
Switch Name	Illum.	Description		
0-7 (momentary)		All of these buttons, when pressed one at a time, allow entry of that particular digit into the Communications register.		

\* All register selection switches are disabled when either the Enter or Sweep switch is depressed.

#### MAINTENANCE SWITCHES

Maintenance switches are all located on the

main console. Table 4-4 lists and describes the maintenance switches.

Switch Name	Illum.	Description	
Disable Storage Protect	Yes	Disables the circuitry that normally protects the contents of storage.	
Disable Advance P	Yes	Disables advancement of the count in the P register. When the Go button on the keyboard is pressed, the same instruc- tion is repeated. Press a second time to release function.	
Thermostat Bypass	Yes	Allows computation to proceed regardless of unfavorable ambient temperatures.	
Disable Parity	Yes	Disables the recognition of parity errors from all storage modules.	
Instruction Step	Yes	Enables the operator to step through the program instruction by instruction.	
Storage Cycle Step	Yes	Enables the operator to step through an instruction one storage cycle at a time.	
Auto Step	Yes	Enables many instructions to be executed in a low speed Run mode. The speed is regulated by the Auto Step Speed control on the console.	

#### Table 4-4. Maintenance Switches

# 5

# **Repertoire of Instructions**

# **General Information**

#### **INSTRUCTION WORD FORMATS**

Instructions 00-70 and 77 use one 24-bit word each; instructions 71-76 use two 24-bit words. In general, the upper 6 bits hold the identifying function code 'f'. Instruction formats are of two types —word and character. Figure 5-1 shows the general formats for word and character oriented instructions. Instructions 70-77 use several additional symbols that are defined when they occur.



Figure 5-1. General Machine Code Instruction Formats

#### SYMBOL DEFINITIONS

- a = addressing mode designator (a=0, direct addressing; a=1, indirect addressing)
- **b** = index designator (unless otherwise stated)
- d = operation designator (see individual instructions)
- f = function code (6 bits, octal 00 to 77)
- i = interval designator
- j = jump, stop, or skip condition designator (see individual instructions)
- $\mathbf{k} = \text{shift count}$

 $\mathbf{m} =$ word execution address

r = character execution address

unmodified

- y = 15-bit operand
- z = 17-bit operand

In some instructions, the execution address 'm' or 'r', or the shift count 'k' may be modified by adding to them the contents of an index register,  $B^b$ . The 2-bit designator 'b' specifies which of the three index registers is to be used. Symbols representing the respective modified quantities are M, R and K.

$$M = m + (Bb)$$
  

$$R = r + (Bb)$$
  

$$K = k + (Bb)$$

In each case, if b=0, then M=m, R=r and K=k.

#### ADDRESSING MODES

Three modes of addressing are used in the 3100 computer: no address, direct address, and indirect address.

*No Address.* This mode is used when an operand 'y' or a shift count 'k' is placed directly into the lower portion of an instruction word. Symbols 'a' and 'b' are not used as addressing mode and index designators with any of the no address instructions.

<u>Direct Address</u>. A direct address instruction is any instruction in which an operand address 'm' is stored in the lower portion of the initial instruction word. This mode is specified by making 'a' equal to zero. In many instructions, address 'm' may be modified (indexed) by adding to it the contents of register  $B^b$ ;  $M = m + (B^b)$ .

<sup>\*</sup>When used in this position, 'b' calls for the use of a specific index register.

Indirect Address. It is possible to use indirect addressing only with instructions that require an execution address 'm'. For applicable instructions, indirect addressing is specified by making 'a' equal to one. Several levels (or steps) of indirect addressing may be used to reach the execution address; however, execution time is delayed in direct proportion to the number of steps. The search for a final execution address continues until 'a' equals zero. It is important to note that direct (or indirect) addressing and address modification are two distinct and independent steps. In any particular instruction, one may be specified without the other. Figure 5-2 shows the indirect addressing routine for a 3100 computer.



Note: Unless it is otherwise stated, indirect addressing follows the above routine throughout the repertoire of instructions.

Figure 5-2. Indirect Addressing Routine

# READ NEXT INSTRUCTION SEQUENCE (RNI)

An abbreviation, RNI, is used throughout the repertoire of instructions to indicate the read next instruction sequence. This is a sequence of steps taken by the control section to advance the computer to its next program step. For an extensive description of this sequence, consult the 3100 Customer Engineering Manual.

#### INDEX OF INSTRUCTIONS

In this chapter the instructions are grouped and arranged in the following order. Those marked with an asterisk are trapped instructions. Each group of instructions is introduced with an index as well as a group description whenever it is necessary. Individual instructions are all presented in the same basic format:

- Heading, which includes the assembly language mnemonic† and instruction name.
- Machine code instruction format
- Instruction description
- Comments (when necessary)
- Approximate instruction execution time. Add  $1.75 \ \mu$ sec for indirect addressing. Instructions shown without execution times are indeterminate at this time.

STOP AND JUMPS	00-03
REGISTER OPERATIONS WITHOUT STORAGE REFERENCE	04-05, 10-17
STORAGE TEST	06-07, 10, 52
LOGICAL INSTRUCTIONS WITH STORAGE REFERENCE	35-37
LOAD	20-27, 54
STORE	40-47
INTER-REGISTER TRANSFER	
24-bit Precision	53
ARITHMETIC, FIXED POINT, 24-BIT PRECISION	30-31, 34, 50-51
ARITHMETIC, FIXED POINT, 48-BIT PRECISION	32-33, *56-57
ARITHMETIC, FLOATING POINT	*60-63
BCD OPERATIONS	*64-70
BLOCK OPERATIONS	71-76
MISCELLANEOUS OPERATIONS	77

<sup>†</sup>Some assembly code mnemonics may be modified by one or more of the following codes:

EQ Equal

- GE Greater than or equal
- I Indirect addressing

LT Less than

NE Not equal

S	Extend sign of operand; use	e full	24-bit
	register in skip instructions		
В	Backward read or write		

- H Half assembly or disassembly (12-24)
- INT Interrupt when completed
- N No assembly or disassembly (24-24)
- NC No internal BCD conversion

# Instructions

#### **STOP AND JUMPS**

00 HLT m Unconditional stop; RNI from address	m
SJ1 m Jump if key 1 is set	
SJ2 m Jump if key 2 is set	
SJ3 m Jump if key 3 is set	
SJ4 m Jump if key 4 is set	
SJ5 m Jump if key 5 is set	
SJ6 m Jump if key 6 is set	
RTJ m Return jump	
01 UJP, I m, b Unconditional jump	
02 IJI m, b Index jump; increment index	
IJD m, b Index jump; decrement index	
03 AZJ, EQ m Compare A with zero; jump if $(A) = C$	)
NE Compare A with zero; jump if (A) $\neq$ (	)
GE Compare A with zero; jump if (A) $\geq$ (	)
LT Compare A with zero; jump if (A) $<$ (	)
AQJ, EQ m Compare A with Q; jump if $(A) = (Q)$	
NE Compare A with Q; jump if (A) $\neq$ (Q)	
GE Compare A with Q; jump if (A) $\geq$ (Q)	
LT Compare A with Q; jump if (A) $<$ (Q)	

NOTE: Two additional Jump instructions, EZJ and EOJ, are described under the BCD instructions.

A Jump instruction causes a current program sequence to terminate and initiates a new sequence at a different location in storage. The Program Address register, P\*, provides the continuity between program steps and always contains the storage location of the current program step.

When a Jump instruction occurs, P is cleared and a new address is entered. In most jump instructions, the execution address 'm' specifies the beginning address of the new program sequence. The word at address 'm' is read from storage, placed in F, and the first instruction of the new sequence is executed.

Some of the Jump instructions are conditional upon a register containing a specific value or upon the position of the Jump key on the console. If the criterion is satisfied, the jump is made to location 'm'. If it is not satisfied, the program proceeds in its regular sequence to the next instruction.





Instruction Description: Unconditionally stop at this instruction. Upon restarting, RNI from address 'm'. Indirect addressing and address modification are not applicable. (Approximate execution time:  $1.8 \ \mu s.$ )

#### SJI-6 Selective Jump

	23 18	17 15 14		00
Format:	0 0	j	m	
i = 1 to	6			

Instruction Description: Jump to address 'm' if Jump key j is set; otherwise, RNI from address P + 1. Indirect addressing and address modification are not applicable. (Approximate execution time: 1.8  $\mu$ s.)



\*Throughout this manual, the term (P) refers to the contents of the word addressed by P. This term shall be used because the more descriptive term, ((P)), becomes awkward when used frequently.

RTJ Return Jump							
	23 18	17 15	14	00			
Format:	0 0	7	m				

Instruction Description: The address portion of (m) is replaced with the return address P + 1. Jump to location m + 1 and begin executing instructions at that location. Indirect addressing and address modification are not applicable. (Approximate execution time:  $3.5 \ \mu s$ .)



Instruction Description: Unconditionally jump to address M. Indirect addressing and indexing are available. (Approximate execution time: 1.8  $\mu$ s.)



Instruction Description: If b=0, this becomes a no-op instruction; RNI from address P + 1. If  $b \neq 0$ ,  $(B^b)$  is examined.

- 1 If  $(B^b) = 0$ , the jump test condition is not satisfied; RNI from address P + 1.

Indirect addressing and jump address modification are not applicable. (Approximate execution time: 2.6  $\mu$ s.)

<u>Comments</u>: The counting operation is done in a one's complement additive accumulator. Negative zero is not generated because the count progresses ..., 77775, 77776, 00000, stopping at positive zero. If negative zero is initially in  $B^b$ , the count progresses 77777, 00001, etc. In this case, the counter must pass through its entire range to reach positive zero.



IJD Index Jump, Decremental  $23 \quad 18 \ 17 \ 16 \ 15 \ 14 \qquad 00$ Format:  $02 \quad d \quad b \qquad m$  d = 1 b = 1-3  $m = jump \ address$  Instruction Description: If b=0, this becomes a no-op instruction; RNI from address P + 1. If  $b \neq 0$ , (B<sup>b</sup>) is examined.

- 1 If  $(B^b) = 0$ , the jump test condition is not satisfied; RNI from address P + 1.
- 2 If (B<sup>b</sup>) ≠ 0, the jump test condition is satisfied. One is subtracted from (B<sup>b</sup>); jump to address 'm' and RNI.

Indirect addressing and jump address modification are not possible. (Approximate execution time: 2.6  $\mu$ s.)



<u>Comments</u>: If negative zero is initially in B<sup>b</sup>, the count must be decremented from 77777 to 00000 before the program will RNI from P + 1.

AZJ, Condi	lion	Cor	npa	ire .	A V	Vith 7	Zero, Jump	
	23	18	17	16	15	14		00
Format:	03	-	d	j	i		m	
d = 0 j = 0-3 m = jump	o addre	ess						

<u>Instruction Description</u>: The quantity in A is compared algebraically with zero for an equality, inequality, greater than or less than condition (see table). If the test condition is true, the program jumps to address 'm'. If the test condition is not true, RNI from address P + 1. Indirect addressing and address modification are not applicable. (Approximate execution time: 2.6  $\mu$ s.)

Condition Mnemonic	j	Test Condition
EQ	0	$(A) = \pm 0$
NE	1	$(A) \neq \pm 0$
GE	2	$(A) \ge + 0$
LT	3	(A) < + 0

<u>Comments</u>: Positive and negative zero give identical results in this test when j=0 or 1.





<u>Instruction Description</u>: The quantity in A is compared with the quantity in Q for an equality, inequality, greater than or less than condition (see table). If the test condition is true, the program jumps to address 'm'. If the test condition is not true, RNI from address P + 1. Indirect addressing and address modification are not applicable. (Approximate execution time: 2.6  $\mu$ s.)

Condition Mnemonic	j	Test Condition
EQ	0	(A)=(Q)
NE	1	$(A) \neq (Q)$
GE	2	$(A) \ge (Q)$
LT	3	(A) < (Q)

<u>Comments</u>: This instruction may be used to test the contents of Q by placing an arbitrary value in A for the comparison. Positive and negative zero give identical results in this test when j=0 or 1.



REGISTER OPERATIONS WITHOUT ST	URAGE	REFERENCE
--------------------------------	-------	-----------

Operational Field	Address Field	Interpretation
04 ASE, S	у	Skip next instruction if $(A) = y$
QSE, S	У	Skip next instruction if $(Q) = y$
ISE	У, b	Skip next instruction if $(B^b) = y$
05 ASG, S	у	Skip next instruction if (A) $\ge y$
QSG, S	У	Skip next instruction if (Q) $\ge y$
ISG	У, b	Skip next instruction if (B <sup>b</sup> ) $\ge y$
14 ENA, S	у	Enter A with y
ENQ, S	У	Enter Q with y
ENI	У, b	Enter index with y
15 INA, S	у	Increase A by y
INQ, S	у	Increase Q by y
INI	у, b	Increase index by y
16 XOA, S	у	EXCLUSIVE OR of A and y
XOQ, S	У	EXCLUSIVE OR of Q and y
XOI	У, b	EXCLUSIVE OR of index and y
17 ANA, S	У	AND of A and y
ANQ, S	У	AND of Q and y
ANI	У, b	AND of index and y
10 ISI	y. b	Index skip, incremental
ISD	y. b	Index skip, decremental
11 ECHA, S	У	Enter A with 17-bit character address
12 SHA	y, b	Shift A
SHQ	y, b	Shift Q
13 SHAQ	y, b	Shift AQ
SCAQ	y, b	Scale AQ

ISI Index S	kip,	Inci	em	ental			
	23	18	17	16 15	14		00
Format:	10	0	d	b		У	
d = 0 b = 1 t	.03						

<u>Instruction Description</u>: If  $(B^b) = y$ , clear  $B^b$  and skip to address P + 2; if not, add one to  $(B^b)$  and RNI from address P + 1. (Approximate execution time: 2.6  $\mu$ s.)

SD Index !	Skip,	De	crei	nental			
	23	18	17	16 15	14		00
Format:	1	0	d	b		У	
d = 1							
b = 1 t	о З						

<u>Instruction Description</u>: If  $(B^b) = y$ , clear  $B^b$  and skip to address P + 2; if not, subtract one from

(B<sup>b</sup>) and RNI from address P + 1. (Approximate execution time: 2.6  $\mu$ s.)

ECHA, S Er	iter Ch	aract	ter Address Into A	
	23 1	8 17	16	00
Format:	11	d	z	

Instruction Description: Clear A, then enter a 17-bit quantity 'y' (usually a character address) into A.

When d = 1, the sign is extended. (Approximate execution time: 1.8  $\mu$ s.)

Instructions 04, 05, and 14-17 all refer to a register. Table 5-1 indicates the register and includes the corresponding operation codes, assembly mnemonics, and designators. When both 'd' and 'b' equal zero in instructions 04 and 05, zero is compared with 'y' and the instructions proceed just as if ( $B^b$ ) was zero. Instructions 14-17 are no-ops when both 'd' and 'b' equal zero.

I

	Operation Codes and Mnemonics											
04	05	14	15	16	17	d	b	Register				
ISE	ISG	ENI	INI*	хоі	ANI	0	1-3	$B^{b}$ , no sign extended on $B^{b}$ or 'y'				
ASE,S	ASG,S	ENA,S	INA,S	XOA,S	ANA,S	1	†0	A, sign extension on 'y'				
QSE,S	QSG,S	ENQ,S	INQ,S	XOQ,S	ANQ,S	1	†1	Q, sign extension on 'y'				
ASE**	ASG**	ENA	INA	XOA	ANA	1	†2	A, no sign extension on 'y'				
QSE**	QSG**	ENQ	INQ	xoa	ANQ	1	†3	Q, no sign extension on 'y'				

Table 5-1. Register Summary

\*Sign extension on 'y' and B<sup>b</sup>

\*\*Only the lower 15 bits of A or Q are used.

<sup>†</sup>When d = 1, 'b' does not serve in its usual role of index designator.



See table 5-1 for 'b', 'd', and register.

Instruction Description: If the register contents equal 'y'; skip to address P + 2; if not, RNI from address P + 1. (Approximate execution time: 2.6  $\mu$ s.)

ASG, S S QSG, S S ISG S	kip Ne kip Ne kip Ne	xt Inst xt Inst xt Inst	ruct ruct ruct	ion ion ion	$\begin{array}{l} \text{If } (A) \geq \gamma \\ \text{If } (Q) \geq \gamma \\ \text{If } (B^b) \geq \gamma \end{array}$	
	23	18 17	16	15	14	00

Format:

b

y

See table 5-1 for 'b', 'd', and register.

d

05

Instruction Description: If the register contents are equal to or greater than 'y' skip to address P + 2; if not, RNI from address P + 1. (Approximate execution time: 2.6  $\mu$ s.)



See table 5-1 for 'b', 'd', and register.

Instruction Description: Clear the register and enter 'y' directly into the register. (Approximate execution time:  $1.8 \ \mu s.$ )



See table 5-1 for 'b', 'd', and register.

<u>Instruction Description</u>: Add 'y' to the register contents. (Approximate execution time:  $1.8 \ \mu s.$ )

XOA, S EX XOQ, S EX XOI EX	CLUSIVE CLUSIVE CLUSIVE	0 0 0	R of A R of O R of B <sup>I</sup>	and y Land y 'and y		
	23 18	17	16 15	14		00
Format:	16	d	b		y	

See table 5-1 for 'b', 'd', and register.

Instruction Description: Enter the selective complement (the EXCLUSIVE OR function) of 'y' and register contents into the register. (Approximate execution time:  $1.8 \ \mu s.$ )

ANA, S AN	D of A	and	Y			
ANO, S AN	D of Q	and	γ			
ANI AN	D of B	an	d y			
	23 18	317	16 15	14		00
Format:	17	d	b		у	

See table 5-1 for 'b', 'd', and register.

<u>Instruction Description</u>: Enter the logical product (the AND function) of 'y' and the register contents into the register. (Approximate execution time:  $1.8 \ \mu s$ .)



 23 18 17 16 15 14 00

 Format:
 12
 d
 b
 k

 d = 0, SHA
 d = 1, SHQ
  $b = index designator; K = k + (B^b).$ 

<u>Instruction Description</u>: ( $B^b$ ) and k, with their signs extended, are added. (Even if b=0, the sign of 'k' is still extended.) The sign and magnitude of the 24-bit sum determine the direction and magnitude of shift. The computer only senses bits 00-05 and 23 of the sum for this information. To shift left, the magnitude of shift is placed in 'k'; to shift right, the complement of the magnitude of shift is placed in 'k'.

<i>Examples:</i> $(b = 0 \text{ in both case})$	es):
Shift left six positions:	k = 00006
Shift right six positions:	k = 77771

(Approximate execution time: 1.8 to 3.8  $\mu$ s.)

#### Comments:

During left shifts, bits reaching the top of the A or Q register are brought end around. Therefore, a left shift of 24 places results in no change in (A) or (Q); a left shift of greater than 24 places results in an effective shift of K-24 (or K-48) places.

During right shifts, the sign bit is extended and the low order bits are discarded. A right shift of 23 or more places results in (A) or (Q) becoming all "0's" or all "1's", depending on the sign.





Instruction Description: The contents of A and Q are shifted together as one 48-bit register. ( $B^b$ ) and 'k', with their signs extended, are added. (Even if b = 0, the sign of 'k' is still extended.) The sign and magnitude of the 24-bit sum determine the direction and magnitude of shift. The computer only senses bits 00-05 and 23 of the sum for this information. To shift left, the magnitude of shift is placed in 'k'; to shift right, the complement of the magnitude of shift is placed in 'k'.

Examples: (b = 0 in both cases):Shift left three places:k = 00003Shift right three places:k = 77774

(Approximate execution time: 2.6 to 5.1  $\mu$ s.)

#### Comments:

During left shifts, bits reaching the top of the A register are brought end around to the lowest bit

of Q. Therefore, a left shift of 48 places results in no change in (AQ); a left shift of greater than 48 places results in an effective shift of K-48 places.

During right shifts, the sign bit is extended and the low order bits are discarded. A right shift of 47 or more places results in (AQ) becoming all "0's" or all "1's", depending on the sign.

SCAQ Scal	e AQ					
	23 1	8 17	16 15	14		00
Format:	13	d	b		k	
d = 1						
b = inc	dex desi	gnate	or			
K=k-	-shift co	ount;	$(K \rightarrow B^{t})$	<sup>2</sup> )		

Instruction Description: (AQ) is shifted left end around until the highest 2 bits (46 and 47) are unequal. If (AQ) should initially equal positive or negative zero, 48 decimal (60 octal) shifts are executed before the scale instruction terminates. During scaling, the computer makes a shift count. A quantity 'K', called the residue, equals 'k' minus the shift count. If b = 0, this quantity is discarded; if b = 1 to 3, the residue is placed in index B<sup>b</sup>. (Approximate execution time: 2.6 to 5.1  $\mu$ s.)

STORAG	e test			
	Oper	ration Field	Address Field	Interpretation
	06	MEQ	m, b1	Masked equality search
	07	MTH	m, b2	Masked threshold search
	10	SSH	m	Storage shift
	52	CPR, 1	m, b	Compare (within limits test)

MEQ Masked Equality Search

	23 18	17 15	14	00
Format:	06	i	m	

i = 0 to 7, interval designator m = unmodified storage address

Instruction Description: This instruction uses index  $B^1$  exclusively.  $M = m + (B^1)$ . (A) is compared with the logical product of (Q) and (M).

Instruction Sequence:

Decrement (B<sup>1</sup>) by 'i'. Test to see if (B<sup>1</sup>) changed sign from positive to negative.

If so, RNI from P + 1; if not, test to see if A = Q.M.

n = number of words searched

If A = Q.M, RNI from P + 2; if not, repeat sequence.

(Approximate execution time:  $3.5 \,\mu s + n^* - 1.8 \,\mu s$ .)

<u>Comments:</u> 'i' is represented by 3 bits allowing a decrement interval selection of 1 to 8.

i	interval
1	1
2	2
3	3
4	4
5	5
6	6
7	7
0	8





Instruction Description: This instruction uses index  $B^2$  exclusively.  $M = m + (B^2)$ . (A) is compared with the logical product of (Q) and (M).

Instruction Sequence: Decrement (B<sup>2</sup>) by 'i'.

Test to see if  $(B^2)$  changed sign from positive to negative.

If so, RNI from P+1; if not, test to see if  $A \geq Q \bullet M.$ 

If  $A \ge Q \bullet M$ , RNI from P+2; if not, repeat sequence.

(Approximate execution time: 3.5  $\mu$ s + n\*-1.8  $\mu$ s.)

<u>Comments:</u> 'i' is represented by 3 bits allowing a decrement interval selection of 1 to 8.

i	interval
1	1
2	2
3	3
4	4
5	5
6	6
7	7
0	8

\*n = number of words searched 5-12



m = storage address

Instruction Description: Sense bit 23 of (m). If (m) is negative, RNI from P + 2; if positive, RNI from P + 1. In both cases, shift (m) one place left, end around, and replace it in storage. (Approximate execution time:  $5.3 \ \mu s$ .)





Instruction Description: (M) is tested to see if it is within the limits specified by A (upper limits) and Q (lower limits). The sequence of comparisons and the action taken are as follows:

- Subtract (M) from (A) and place the difference in A. If A is negative, RNI from address P+1; if not,
- 2 Subtract (Q) from (M) and place the difference in A. If A is negative, RNI from address P+2; if not,
- **3** RNI from address P + 3.

*Final State of Registers:* (A) and (Q) remain unchanged. The address to which control proceeds, upon completion of the instruction is given by the following table:

Condition	Control Given To
(M) > (A)	P+1
(Q) > (M)	P+2
$(A)\geq (M)\geq (Q)$	P+3

#### LOGICAL INSTRUCTIONS WITH STORAGE REFERENCE

Op	eration Field	Address Field	Interpretation
35	SSA, I	m, b	Selectively set A
36	SCA, I	m, b	Selectively complement A
37	LPA, I	m, b	Logical product A

#### SSA Selectively Set A

	CONTRACTOR OF A REAL	*******	189		
	23 18	3 17	16 15	14	00
Format:	35	а	b		m

 $\mathbf{a} = \mathbf{addressing} \ \mathbf{mode} \ \mathbf{designator}$ 

b = index designator

 $m = storage address; M = m + (B^b)$ 

Instruction Description: Selectively set "1's" in A for all "1's" at address M. (Approximate execution time:  $3.5 \ \mu$ s.)

#### SCA Selectively Complement A

Children Constraint and Constraints					
	23 18	17	16 15	14	00
Format:	36	а	b	m	
a = addressing mode designator					
b = index designator					
m = stc	addres	s; N	l = m +	· (B <sup>b</sup> )	

Instruction Description: Selectively complement corresponding bits in A for all "1's" at address M. (Approximate execution time:  $3.5 \ \mu$ s.)

LPA Logi	cal Pro	duc	rt A	κ.				
	23	18	17	16	15	14		00
Format:	37		а	b	)		m	
a = addressing mode designator								

b = index designator

 $m = storage address; M = m + (B^b)$ 

*Instruction Description:* Replace A with the logical product of (A) and (M). (Approximate execution time:  $3.5 \ \mu s.$ )

#### LOAD

Oper	ation Field	Address Field
20	LDA, I	m, b
21	LDQ, I	m, b
22	LACH	m, B <sup>1</sup>
23	LQCH	m, B²
24	LACM, I	m, b
25	LDAQ, I	m, b
26	LAQC, I	m, b
27	LDL, I	m, b
54	LDI, I	m, b

#### LDA Load A

	23 1	3 17	16 15 14	1	00
Format:	20	а	b	m	
a = ad b = inc	ldressing m dex designa	ode ( ator	designator		

m = storage address; M = m + (B<sup>b</sup>)

Instruction Description: Load A with a 24-bit quantity from storage address M. (Approximate execution time:  $3.5 \ \mu s.$ )

*<u>Comments:</u>* Indirect addressing and address modification are available.

#### LDQ Load Q



m = storage address

Instruction Description: Load Q with a 24-bit quantity from storage address M. (Approximate execution time:  $3.5 \ \mu s$ .)

*Comments:* Indirect addressing and address modification are available.



b = index designator. If b = 1, 'r' is modified by index register B<sup>1</sup>;  $R = r + (B^1)$ .

Inte	rpretation
Loa	d A
Loa	dΩ
Loa	d A, Character
Loa	d Q, Character
Loa	d A, Complement
Loa	d AQ
Loa	d AQ, Complement
Loa	d A, Logical
Loa	id Index

<u>Instruction Description</u>: Load bits 0 to 5 of A with the character from storage specified by character address R. A is cleared prior to the load operation. (Approximate execution time:  $3.5 \ \mu s$ .)

<u>Comments:</u> Indirect addressing is not applicable. Characters in storage are specified in the following manner:



<u>Instruction Description</u>: Load bits 0 to 5 of Q with the character from storage specified by character address R. Q is cleared prior to the load operation. (Approximate execution time:  $3.5 \ \mu s$ .)

<u>Comments:</u> Indirect addressing is not applicable. Characters in storage are specified in the following manner:





 $m = storage address; M = m + (B^b)$ 

Instruction Description: Load A with the complement of a 24-bit quantity from storage address M. (Approximate execution time:  $3.5 \ \mu s$ .)

Comments: Indirect addressing and address modification are available.

LDAQ Lo	ad AQ							
	23	18	17	16	15	14		00
Format:	25		а	b	•		m	

a = addressing mode designator

b = index designator

 $m = storage address; M = m + (B^b)$ 

Instruction Description: Load registers A and Q with the two words from addresses 'M' and M + 1, respectively. Address 77777 should not be used. (Approximate execution time:  $5.2 \mu s.$ )

#### LCAQ Load AQ, Complement

	23 18	17	16 15	14	00
Format:	26	а	b	m	

a = addressing mode designator

b = index designator

 $m = storage address; M = m + (B^b)$ 

#### STORE

ST

	Oper	ation I	=ield			Ado	dress	Field
	40	STA	, I				m, b	
	41	STO	., I				m, b	,
	42	2 SACH					m, B	2
	43	sac	н				m, B	<b>j</b> 1
	44	SW	4, I				m, b	,
	45	STA	<b>Q</b> , I				m, b	J
	46	SCH	A				m, b	,
	47	STI,	I				m, b	J
TA Stor	e A							
	23	18 17	16	15	14		0	0
Format <sup>.</sup>	10		Τ.					7

nut:	40	a	b	n

a = addressing mode designator

b = index designator

 $m = storage address; M = m + (B^b)$ 

Instruction Description: Store (A) in storage address M. (Approximate execution time:  $3.5 \ \mu s.$ )

Instruction Description: Load registers A and Q with the complement of the two words from addresses M and M + 1, respectively. (Approximate execution time: 5.2  $\mu$ s.)



a = addressing mode designator b = index designator

Instruction Description: Load A with the logical product (the AND function) of (Q) and the contents of address M. (Approximate execution time: 3.5 μs.)

DI Load	Index						
	23	18 1	7	16 15	14		00
Format:	54	i	а	b		m	
a = b =	addressi index de	ng n sign	no ate	de des or	ignator		
m =	m = storage address						

Instruction Description: Load index register B<sup>b</sup> with the lower 15 bits of storage address 'm'. (Approximate execution time:  $3.5 \ \mu s.$ )

Comments: Indirect addressing, but no address modification, is possible. During indirect addressing only 'a' and 'm' are inspected. Symbol 'b' from the initial instruction specifies which index register is to be loaded with the storage address contents.



m = storage address; M = m + (B<sup>b</sup>)

Instruction Description: Store (Q) in storage address M. (Approximate execution time:  $3.5 \ \mu s$ .)



word address character designator

b = index designator. If b = 1, r is modified by index register  $B^2$ ;  $R = r + (B^2)$ .

Instruction Description: Store the contents of bits 0 to 5 of the A register in the specified character address. All of A and the remaining three characters in storage remain unchanged. (Approximate execution time:  $3.5 \ \mu s$ .)

<u>Comments:</u> Indirect addressing is not applicable. Characters in storage are specified in the following manner:



#### SQCH Store Q, Character



b = index designator. If b = 1, r is modified by index register B<sup>1</sup>; R = r + (B<sup>1</sup>).

Instruction Description: Store the contents of bits 0 to 5 of the Q register in the specified character address. All of Q and the remaining three characters in storage remain unchanged. (Approximate execution time:  $3.5 \ \mu s$ .)

<u>Comments:</u> Indirect addressing is not applicable. Characters in storage are specified in the following manner:



#### SWA Store Word Address

	23 18	17	16 15	14	00
Format:	44	а	b	m	

a = addressing mode designator

b = index designator

 $m = storage address; M = m + (B^b)$ 

<u>Instruction Description</u>: Store the lower 15 bits of (A) in the designated address M. The upper 9 bits of M remain unchanged. (Approximate execution time:  $3.5 \ \mu s$ .)

#### STAQ Store AQ

	23 18	17	16 15	14	00
Format:	45	а	b	m	

a = addressing mode designator

b = index designator

 $m = storage address; M = m + (B^b)$ 

<u>Instruction Description:</u> Store the contents of registers A and Q in storage addresses M and M + 1, respectively. Address 77777 should not be used. (Approximate execution time:  $5.2 \ \mu$ s.)

CHA Ste	ore Chara	ctei	r Addre	SS		
	23 18	17	16 15	14		00
Format:	46	а	b		m	

a = addressing mode designator

b = index designator

m = storage address; M = m + (B<sup>b</sup>)

Instruction Description: Store the lower 17 bits of (A) in the designated address M. The upper bits of M remain unchanged. (Approximate execution time:  $3.5 \ \mu s$ .)

STI Store	Index					
	23 18	17	16 15	14		00
Format:	47	а	b		m	

a = addressing mode designator

b = index designator

m = storage address

Instruction Description: Store the  $(B^b)$  in the lower 15 bits of storage address 'm'. The upper 9 bits of 'm' remain unchanged. (Approximate execution time: 3.5  $\mu$ s.)

<u>Comments</u>: Indirect addressing, but no address modification, is possible. During indirect addressing only 'a' and 'm' are inspected. Symbol 'b' from the initial instruction specifies which index register is to have its contents stored. If b = 0, zeros are stored in m.

#### **INTER-REGISTER TRANSFER 24-Bit Precision**

Opera	tional Field	Address Field	Interpretation
53	TIA	b	Transfer (B <sup>b</sup> ) to A
	TAI	b	Transfer (A) to B <sup>b</sup>
	ТМО	m	Transfer (Register m) to Q
	ТОМ	m	Transfer (Q) to Register m
	ТМА	m	Transfer (Register m) to A
	ТАМ	m	Transfer (A) to Register m
	ТМІ	m, b	Transfer (Register m) to $B^{b}$
	TIM	m, b	Transfer (B <sup>b</sup> ) to Register m
	AQA		Transfer (A) $+$ (Q) to A
	AIA	b	Transfer (A) $+$ (B <sup>b</sup> ) to A
	IAI	b	Transfer ( $B^{b}$ ) + (A) to $B^{b}$

The 53 instruction is used to move data between the A and Q (arithmetic) registers, the index registers, and the register file.

TIA Tran	ster $(\mathbf{B}^{\mathbf{b}})$ to $[\mathbf{A}]$	Format:	53 d
TAI Tran	rsfer (A) to (B <sup>b</sup> )	d = 0	), TMI; d
	23 18 17 16 15 14 12 11 00	v = r	egister nu
Format:	53 d b 0	AQA Tra	nsfer (A)
d = 0 b = i	0, TIA; $d = 1$ , TAI ndex designator, 1 to 3		23 18
Comment:	No sign extension.	Format:	53
TMO. Tra	nsfer (Register v) to Q	AIA Tran	sfer (A) -
TOM Tra	Inster (U) to Register V		23 18
Formati		Format:	53
romat.	53 d 1 v	b = ir	ndex desigi
d =	0, TMQ; $d = 1$ , TQM register number 00-77	Instruction	ı Descripti
•		IAI Trans	ifer (A) +
TMA Tra TAM Tra	insfer (Register v) to A insfer (A) to Register v	Format:	23 18 53
_	23 18 17 16 15 14 12 11 06 05 00	b = ir	ndex desig
Format:	53 d 2 v	Instruction	ı Descript
d =	0, TMA; d = 1, TAM	(B <sup>b</sup> ) is exte	ended pric
v =	register number, 00-77	bits are los	st when the

TMI Tran TIM Tran	sfør (Re sfør (B <sup>b</sup>	gis ) to	ter R	v) egis	to i ter	a N			05	0.0
ſ	23 18	17	16	15	14	12	11	06	05	00
Format:	53	d		b	3	3	-		\ \	′
d = 0, TMI; $d = 1$ , TIM b = index designator, 1 to 3 v = register number, 00-77										
HUA IId					<b>v</b>					
	23	18	17	15	14	12	11			00
Format:	53		0	)	4	•				
AIA Tran	sfer (A)	+	(B	<sup>b</sup> ) t	0 A		10			00
	23	18	17 	16	15	14	12			-00
Format:	53		0	b			ł			
b = index designator, 1 to 3										
Instruction	Descrip	otio	<u>n:</u> [	Гhe	sig	n o	f(B	<sup>b</sup> ) is e	xten	ded.
IAI Trans	fer (A)	+	(B <sup>ł</sup>	') to	B	I.				
	23	18	17	16	15	14	12	11		00
Format:	53		1	b		2	1			

nator, 1 to 3

tion: The sign of the original or to the addition. The upper 9 e sum is placed in B<sup>b</sup>.

#### **ARITHMETIC, FIXED-POINT, 24-BIT PRECISION**

Opera	ation Field	Address Field	Interpretation
30	ADA, I	m, b	Add to A
31	SBA, I	m, b	Subtract from A
34	RAD, I	m, b	Replace add
50	MUA, I	m, b	Multiply A
51	DVA, I	m, b	Divide A

#### ADA Add to A

	producting and another service							
	23 18	17	16 15	14	00			
Format:	30	а	b	m				
a = addressing mode designator								
b = index designator								
m = sto	$m = storage address; M = m + (B^b)$							

<u>Instruction Description</u>: Add a 24-bit quantity located at address M to (A). The sum appears in A. (Approximate execution time:  $3.5 \ \mu$ s.)



 $b = index \ designator$  $m = storage \ address; \ M = m + (B^b)$ 

Instruction Description: Subtract a 24-bit quantity located at address M from (A). The difference ap-

pears in A. (Approximate execution time:  $3.5 \ \mu s.$ )



Instruction Description: Replace the quantity in M with the sum of (M) and (A). The original (A) remain unchanged. (Approximate execution time:  $5.2 \ \mu$ s.)

#### MUA Multiply A

	23 18	17	16 15	14		00	
Format:	50	a	b		m		
a = addressing mode designator							

b = index designator

m = storage address; M = m + (B<sup>b</sup>)

Instruction Description: Multiply (A) by the quantity at address M. The 48-bit product appears in QA with the lowest order bits in A. (Approximate execution time: 14.5  $\mu$ s.)



b = index designator

 $m = storage address; M = m + (B^b)$ 

Instruction Description: Divide the 48-bit quantity in AQ by the quantity at storage address M. The quotient appears in A and the remainder with its sign extended appears in Q. If a divide fault occurs, this operation halts and the program advances to the next instruction. The final contents of A and Q are meaningless if this happens. (Approximate execution time:  $15.0 \ \mu$ s.)

#### **ARITHMETIC, FIXED-POINT, 48-BIT PRECISION**

Opera	ation Field	Address Field	Interpretation	
32	ADAQ, I	m, b	Add to AQ	
33	SBAQ, I	m, b	Subtract from	AQ
56	MUAQ, I	m, b	Multiply AQ 💧	Trapped
57	DVAQ, I	m, b	Divide AQ	Instructions

<u>Comments:</u> Instructions 56 and 57 are trapped in 3100 computer systems.

Registers A and Q serve together as a 48-bit register with the highest order bits in A.

#### ADAQ Add to AQ

Format: 32 a b m	

 $\mathbf{a} = \mathbf{a} \mathbf{d} \mathbf{d} \mathbf{r} \mathbf{e} \mathbf{s} \mathbf{s} \mathbf{n} \mathbf{o} \mathbf{d} \mathbf{e} \mathbf{s} \mathbf{i} \mathbf{g} \mathbf{n} \mathbf{a} \mathbf{t} \mathbf{o} \mathbf{r}$ 

 $\mathsf{b} = \mathsf{index}\,\mathsf{designator}$ 

 $m = storage address; M = m + (B^b)$ 

Instruction Description: Add the 48-bit contents of addresses M and M + 1 to (AQ). The sum appears in AQ. (Approximate execution time: 5.2  $\mu$ s.)

SBAQ Sub	tract	froi	m /	la				
	23	18	17	16 15	14		00	
Format:	33	3	а	b		m		
a = addressing mode designator b = index designator m = storage address: $M = m + (B^b)$								

Instruction Description: Subtract the 48-bit combined contents of addresses M and M + 1 from (AQ). The difference appears in AQ. (Approximate execution time  $5.2 \ \mu$ s.)



a = addressing mode designator

 $\mathbf{b} = \mathbf{index} \, \mathbf{designator}$ 

 $m = storage address; M = m + (B^b)$ 

<u>Instruction Description</u>: Multiply (AQ) by the 48bit operand in M and M + 1. The 96-bit product appears in AQE.

VAO Divi	de AQ					
	23 1	8 17	16 15	14		00
Format:	57	a	b		m	

a = addressing mode designator

 $\mathbf{b} = \mathbf{index} \, \mathbf{designator}$ 

m = storage address; M = m + (B<sup>b</sup>)

Instruction Description: Divide (AQE) by the 48bit contents of addresses M and M + 1. The answer appears in AQ and the remainder with its sign extended appears in E. If a divide fault occurs, this operation halts and the program advances to the next instruction. The final contents of AQ and E are meaningless if this happens.

#### **ARITHMETIC, FLOATING POINT**

Oper	ational Field	Address Field
60	FAD, I	m, b
61	FSB, I	m, b
62	FMU, I	m, b
63	FDV, I	m, b

This group of instructions is trapped in 3100 computer systems. The E and D registers are simu-

<u>Comments</u>: All floating point operations in the 3100 computer involve the A and Q registers plus two consecutive storage locations, 'm' and m + 1. The

Interpretation
FP addition to AQ
FP subtraction from AQ
FP multiplication of AQ
FP division of AQ

## lated in 3100 memory by appropriate software and are not separate physical entities.

A and Q registers are treated as one 48-bit register. <u>Operand Formats</u>: The AQ register and the storage address contents have identical formats.



<u>Exponent Equalization</u>: During floating point addition and subtraction, the exponents involved are equalized prior to the operation. The coefficient of the algebraically smaller exponent is automatically shifted right until the exponents are equal.

<u>Rounding</u>: Rounding modifies the coefficient answer by adding one to AQ for positive answers or by subtracting one for negative answers. Rounding is necessary since the coefficient answer may contain more than 36 bits. The condition for rounding is inequality of the sign bits of AQ and E. This means that the next lower significant bit to the right of the number in AQ is equal to or greater than one-half. Coefficient arithmetic may yield rounded answers from zero to  $2^{37}$ .

<u>Normalizing</u>: Normalizing brings the above answer back to a fraction from one-half to one with the binary point to the left of the 36th bit. The magnitude of the final normalized number in AQ will range from  $2^{36}$  to  $2^{37}$ -1. Normalizing is performed by either a right shift or the required number of left shifts for add and subtract or a one place right or left shift for multiply and divide. The exponent is corrected for every shift. The residue in E is not shifted.

*Exponent Overflow:* It is possible to sense exponent overflow and/or to use this overflow to cause an interrupt. Sensing this fault automatically clears the Exponent Overflow indicator.



Instruction Description: Add the contents of M and M + 1 to (AQ). The rounded and normalized sum appears in AQ.

#### FSB FP Subtraction from AQ

	23 18	17	16 15	14	00
Format:	61	а	b	m	
a = add	ressing m	node	e design	ator	

m = storage address; M = m + (B<sup>b</sup>)

<u>Instruction Description</u>: Subtract the 48-bit contents of 'M' and M + 1 from (AQ). The rounded and normalized difference appears in AQ.

MU FP N	lultip	lica	tior	ı of	AC	2		
	23	18	17	16	15	14		00
Format:	62	<u>&gt;</u>	а	Ł	)		m	
a = add	ressir	na m	nod	e de	sia	nator		

b = index designator

 $m = storage address; M = m + (B^b)$ 

<u>Instruction Description</u>: Multiply (AQ) by the 48bit contents of 'M' and M + 1. The rounded and normalized product appears in AQ.

FDV FP Division of AQ

FI

	23	18	17	16	15	14		00
Format:	63		а	b	)		m	

a = addressing mode designator

b = index designator

m = storage address; M = m + (B<sup>b</sup>)

<u>Instruction Description</u>: Divide (AQ) by the 48bit contents of M and M + 1. The rounded and normalized quotient appears in AQ. The remainder with sign extended appears in the E register.

#### BCD

Operational Field		Address Field
70	SFE	k, b
	EZJ, EQ	m
	EZJ, LT	m
	EOJ	m
	SET	У
64	LDE	m, b¹
65	STE	m, b²
66	ADE	m, b³
67	SBE	m, b³

This group of instructions is trapped in 3100 computer systems. The E and D registers are simulated in 3100 memory by appropriate software and are not separate physical entities.

<u>Formats</u>: These instructions handle 4-bit BCD characters rather than whole 24-bit words. These characters are placed into the simulated E register and into storage in the following ways:







Each 24-bit storage word may be divided into four character positions of 6 bits each. The lower 4 bits of each position may hold a 4bit character; the upper 2 bits are reserved for the sign designator, one per field. For each field, the sign accompanies the least significant character. 10xxxx specifies negative; any other combination, positive. The upper 2 bits of all other characters in the field must equal zero. The most significant character precedes the least significant character of a field in storage.

<u>Field Length</u>: The field length is specified by the contents of the simulated 4-bit D register. Any number 1-12 (0001-1100) is legal.\*

Interpretation Shift E E zero jump, E = 0E zero jump, E < 0E overflow jump Set D register Load E Store E Addition to E Subtraction from E

<u>Illegal Characters</u>: By definition, any character greater than 9(or 118) is illegal. Characters are tested for legality during:

- 1 Loading into E,
- 2 Storing as they leave E, and
- **3** Addition and subtraction as they leave E and storage for processing by the adder.

BCD Fault: The BCD fault will occur if:

- 1 A sign is present in any character position other than the least significant, or
- 2 An illegal character is sensed during the execution of an instruction, or
- **3** The contents of D exceed 12 (will set only during a SET instruction).



ormat:	70	d	b	k

d = 0

b = index designator

k = shift designator

Instruction Description: This instruction shifts BCD characters within the E register in one character (4-bit) steps. 'k' and the contents of index  $B^b$  are added to modify the shift designator;  $K = k + (B^b)$ . The computer senses bits 00-03 and 23 of the sum.

\*Although a fault will occur, D may equal 13 for the storage of 13 characters. The following sequence should be followed in storing 13 characters:

- 1 Set D (BCD fault will occur)
- 2 Sense for BCD fault (this clears the BCD Fault indicator
- 3 Issue STE instruction

If the BCD fault is disregarded and there is an attempt to load, add, or subtract 13 characters, only the lower 12 characters will be used. No additional fault will occur.

00

*Direction of Shift:* Shifting is left if bit 23 is zero; right if it is one. Shifts are end off in both directions.

<u>Magnitude of Shift:</u> For a left shift, the lower 4 bits of the sum specify the shift magnitude; for a right shift, the lower 4 bits of the complement of the sum specify the shift magnitude.

#### Examples:

If K = 00000006, shift left 6 character positions. If K = 77777771, shift right 6 character positions.



<u>Instruction Description</u>: This instruction compares (E) with zero. If the test condition is true, jump to address m; if not, RNI from address P + 1. See the table below for test conditions.

Mnemonic	j	Test Condition
EQ	0	(E) = 0
LT	1	(E) < 0



Instruction Description: Jump to address 'm' if digit 13 of the  $E^{D}$  register receive a character indicating that  $E^{D}$  has overflowed; if not, RNI from address



y = field length designator

Instruction Description: Place the lower 4 bits of 'y' in the simulated 4-bit D register. (D) remains set until a new quantity is entered. In other words, during a series of load and store operations dealing with equal size fields, (D) need only be set once.



If b=0, r is the unmodified direct address. If b=1, r is modified by (B<sup>1</sup>); R=r+(B<sup>1</sup>).

<u>Instruction Description</u>: Load the 53-bit  $E^{D}$  register (includes sign of  $E^{D}$ ) with a field of up to 12 numeric BCD characters from storage. Characters are read consecutively, starting with the least significant character (at address R + (D - 1) and continuing until the most significant character (at address R) is in  $E^{D}$ . ( $E^{D}$ ) is shifted right as loading progresses. The sign is acquired along with the least significant character. Before executing this instruction, specify field length with a SET (70.7) instruction.



If b=0, r is the unmodified direct address. If b=1, r is modified by the (B<sup>2</sup>); R=r+(B<sup>2</sup>).

Instruction Description: Store a field of up to 13 numeric BCD characters from the 53-bit  $E^{D}$  register (includes sign of  $E^{D}$ ). Storage begins with the least significant character and the sign. As it continues, ( $E^{D}$ ) is shifted right, end off, until the field is stored. Before executing this instruction, specify field length with a SET (70.7) instruction.



If b=0, r is the unmodified direct address. If b=1, r is modified by (B<sup>3</sup>); R=r+(B<sup>3</sup>).

P + 1.

Instruction Description\*: A field of up to 12 stored numeric characters may be added to (E<sup>D</sup>). The sum appears in E<sup>D</sup>. Stored characters are in consecutive character positions of adjacent storage addresses. 'R' specifies the most significant character of a field. The 4-bit D register specifies field length.

# SBE Subtraction from ( $E^D$ )2318171600Format:67brIf b=0, r is the unmodified direct address.

If b=1, r is modified by (B<sup>3</sup>); R=r + (B<sup>3</sup>).

<u>Instruction Description\*</u>: A field of up to 12 stored numeric characters may be subtracted from  $(E^D)$ . See instruction 66 for remainder of description.

#### BLOCK OPERATIONS— SEARCH, MOVE, AND I/O

Oper	ation Field	Address Field	Interpretation
71	SRCE,INT	c, m¹, m²	Search character equality
	SRCN,INT	c, m¹, m²	Search character inequality
72	MOVE,INT	c, m <sup>1</sup> , m <sup>2</sup>	Move c characters from m <sup>1</sup> to m <sup>2</sup>
73	INPC,NC,INT,B,H	ch, m¹, m²	Input, character block to storage
	INAC,NC,INT	ch	Input, character to A
74	INPW,NC,INT,B,N	ch, m¹, m²	Input, word block to storage
	INAW,NC,INT	ch	Input, word to A
75	OUTC,NC,INT,B,H	ch, m¹, m²	Output, character block from storage
	OTAC,NC,INT	ch	Output, character from A
76	OUTW,NC,INT,B,H	ch, m¹, m²	Output, word block from storage
	OTAW,NC,INT	ch	Output, word from A

<u>Comments:</u> These instructions have the following characteristics in common:

- 1 They are composed of three words, including the two main block instruction words plus a one word reject instruction.
- **2** Addresses required for the execution of the instruction set are located within the instruction set.
- **3** Constants such as field lengths and BCD codes for search characters are within the instruction set.
- **4** They can all be set to cause an interrupt upon completion.

See chapter 3, Programming Features, for a description of the Block instructions.

<sup>\*</sup>The A and Q registers are not used for these instructions.

Operatio	n Field	Address Field	Interpretation
77.0	CON	x, ch	connect
77.1	SEL	x, ch	select
77.2	COPY	x, ch; $x = 0$	copy external status
77.2	EXS	x, ch; $x \neq 0$	external sense
77.3	CINS	x, ch; $x = 0$	copy internal status
77.3	INS	x, ch; x ≠ 0	internal sense
77.4	INTS	x, ch	interrupt sense
77.50	INCL	x	interrupt clear
77.51	IOCL	x	I/O clear
77.52	SSIM	x	selectively set interrupt mask
77.53	SCIM	x	selectively clear interrupt mask
77.57	IAPR		interrupt associated processor
77.6	PAUS		pause
77.70	SLS		selective stop
77.71	SFPF		*set FP fault
77.72	SBCD		*set BCD fault
77.73	DINT		disable interrupt control
77.74	EINT		enable interrupt control
77.75	СТІ		console typewriter in
77.76	сто		console typewriter out
77.77	UCS		unconditional stop

#### SENSING, CONTROL AND INTERRUPT

<u>Comments:</u> 77 is an instruction that handles sensing, selecting, interrupt and control functions not covered by instructions 00-76.

The general format for all sub-divisions of the 77 instruction is:



Throughout this instruction, the term Busy may mean:

channel writing, channel reading,

I/O equipment Reject on channel,

last Connect on channel not yet recognized, or last Function on channel not yet recognized.

77.0 с хихх	Coi	meç	t C	har	mel	to	1/0	Equipn	ient
	23	18	17	15	14	12	11		00
Format:	7	7	(	)	c	;		xxxx	

c = I/O channel designator 0-3.

xxxx = 12-bit connect code. Bits 09-11 select one of eight controllers which may be attached to the selected channel. Bits 00-08 select one of a possible 512 units which may be connected to the selected controller.

<sup>\*</sup>Used for software simulation of the optional arithmetic packages.

Instruction Description: Channel c is checked for Busy. If Busy is present, a reject instruction is read from address P + 1. If channel c is not Busy, a 12-bit connect code is sent on channel c along with a connect enable; then the next instruction is read from address P + 2.

77.1 c xxxx	Select	Functio	on of I	/O Equipment	
	23 18	17 15	14 12	110	0
Format:	77	1	с	xxxx	
c = 1/6	0 channe	l desig	nator (	)-3.	

xxxx = 12-bit function code. Each piece of peripheral equipment has a unique set of function codes to specify operations within that device. Refer to the individual peripheral equipment manuals for these codes.

Instruction Description: Channel c is checked for Busy. If Busy is present, a reject instruction is read from address P + 1. If channel c is not Busy, a 12-bit function code xxxx is sent on channel c along with a function enable; then the next instruction is read from address P + 2.

COPY Intel EXS (Bits Intern	rrupt Ma 00 throi upt Masl	sk and igh 11 c Regis	Extern speci ter).	al Status to fying sensing	A. of
	23 18	17 15	14 12	11	00
Format:	77	2	ch	0000	

ch = I/O channel designator 0-3

*Instruction Description:* This is a dual purpose instruction:

- A The external status code from I/O channel C is loaded into the lower 12 bits of A.
- **B** The contents of the Interrupt Mask register are loaded into the upper 12 bits of A. See Table 5-4. RNI from address P + 1.



	23 18	17 15	14_12	11	00
Format:	77	3	ch	0000	

ch = I/O channel designator 0-3

Instruction Description: This is a dual instruction:

- **A** The internal status code of the computer is loaded into the lower 12 bits of A.

	Second and a second		
		- 20 - Color	
0 10 W W	2 · · · · · · · · · · · · · · · · · · ·		
S 22 . Y 300, 10	5 Tox . 200 State State . N 50**		
	and the second se	X X X X X X X X X X X X X X X X X X X	
8 65 6 1 305 15		2 3 5 4 5 4 5 5 5 1 1 1 1 1 1 1 1 1 1 1 1 1	2 C T 12 4 10 10 10 C C 12 S F0.1400
A. 10, 200, 2000, 200	6. ************************************	- X X X Y X - 498 -	
	Concerning and the second s	- A A A A A A A A A A A A A A A A A A A	

	23	18	17	15	14	12	11	00
Format:	77		4	1	с	h	хххх	

ch = I/O module, channels 0-3.

xxxx = sense mask. Bits 00-03 of the mask represent interrupt lines from the designated I/O channel; bits 08-11 represent internal interrupt conditions.

Instruction Description: Sense for the interrupt conditions listed in table 5-4. If "1" bits appear on the interrupt lines in any of the same positions as "1" bits in the mask, RNI from address P + 1. If comparison does not occur in any of the bit positions, skip to address P + 2. Internal interrupts are cleared as soon as they are sensed.

Table 5-4. Interrupt Sensing Mask

Comparison Mask Bit Positions	Definitions
00-07	I/O line 0-3 interrupt active
*08	Clock interrupt
*09	Exponent overflow or BCD fault
*10	Arithmetic overflow or divide fault
*11	Search/move completion interrupt

#### INCL Clear Interrupt



Instruction Description: The interrupt faults defined by xxxx are cleared (see table 5-5). Note that only internal I/O channel interrupts are cleared by this instruction.

Table	5-5.	Interrupt	Mask	Register
-------	------	-----------	------	----------

Bit Positions	Definitions
00-07	I/O channel 0-7 interrupts (internal and external)
08	Clock interrupt
09	Exponent overflow or BCD fault
10	Arithmetic overflow or divide fault
11	Search/move completion interrupt

\*FFs associated with these faults are cleared as soon as the conditions are sensed.

SSIM Selec	ctively S	et Inte	rrupt N	Mask Register
	23 18	17 15	14 12	11 00
Format:	77	5	2	хххх

*Instruction Description:* Selectively sets the Interrupt Mask register according to xxxx. For each "1" bit in xxxx, the corresponding bit position in the Interrupt Mask register is set to "1" (see table 5-5).

SCIM Selec	ctively C	lear In	terrup	t Mask Register	
	23 18	17 15	14 12	11 00	
Format:	77	5	3	хххх	

*Instruction Description:* Selectively clears the Interrupt Mask register according to xxxx. For each "1" bit in xxxx, the corresponding bit position in the Interrupt Mask register is set to "0" (see table 5-5).

IAPR Intern	upt Ass	ociated	l Proce	essor
	23 18	17 15	14 12	11 00
Format:	77	5	7	

*Instruction Description:* This instruction sends an interrupt signal to a processor (computer). The interrupt remains active until it is recognized.

SFPF Set F	loating	Point F	ault		
	23 18	17 15	14 12	11	00
Format:	77	7	1		

*Instruction Description:* The floating-point fault flip-flop is set to indicate that a floating point fault has occurred. This instruction is used when floating-point arithmetic is simulated and causes a flipflop to set whenever a fault is sensed. The setting of this flip-flop causes bit 09 to be set in the Interrupt register and permits a normal hardware interrupt.

#### SBCD Set BCD Fault

	23 18	17 15	14 12	11	00
Format:	77	7	2		

*Instruction Description:* This instruction exists for the same reason as 77.71. In this case the BCD Fault flip-flop is set.

#### **DINT** Disable Interrupt Control

	23 18	17 15	14 12	11	00
Format:	77	7	3	<b>--</b>	

*Instruction Description:* Interrupt control is enabled. This instruction allows one more instruction to be executed before any interrupt can take place.

#### EINT Enable Interrupt Control

	23 18	17 15	14 12	11	00
Format:	77	7	4		_

*Instruction Description:* Interrupt control is enabled. This instruction allows one more instruction to be executed before any interrupt can take place.

# Appendix A

### 3100 Compass

This appendix describes the capabilities of the 3100 COMPASS assembly system and is not intended as a final system description.

This information is preliminary and subject to change without notice.

# **Coding Procedures**

3100 COMPASS subprograms are written on standard coding sheets. A subprogram consists of symbolic or octal machine instructions and pseudo instructions. Symbolic machine instructions are alphabetic mnemonics for each of the 3100 machine instructions. Pseudo instructions are COMPASS instructions used for the following operations:

subprogram identification and linkage data definition (constants conversion) data storage system calls assembler control output listing control macro definition

#### **INSTRUCTION FORMAT**

A COMPASS instruction may contain location, instruction, address, comment, and identification fields.

#### LOCATION FIELD

A symbol in the location field (LOCN) is placed in columns 1-8. A symbol identifies the address of an instruction or data item.

Location field symbols may be blank or consist of one to eight alphabetic or numeric characters; the first character must be alphabetic. Embedded blanks are ignored in location symbols. The following are examples of location symbols:

A H3 ABCDEFGH P1234567

A single \* in the location field signifies a line of comments.

#### **OPERATION CODE FIELD**

The operation code field (OP) consists of any of the 3100 mnemonic or octal instruction codes with modifiers, or any macro or pseudo instructions. The field begins in column 10 and ends at the first blank column. If a modifier is used, a comma must separate the operation code from the modifier; no blank columns may intervene. A blank operation field or a blank in column 10 results in a machine word with zeros in the operation field.

#### ADDRESS FIELD

The address field begins before column 41 anywhere after the blank which terminates the operation field and ends at the first blank column. It is composed of one or more subfields, depending upon the instruction. Subfields, which are separated by commas on the coding form, specify the following quantities:

m or n	word address
rors	character address
у	operand (15-bit)
z	operand (17-bit)
bori	index register or interval quantity
с	character
v	register file location
ch	channel
x	function code or comparison mask

The interpretations of the address subfields for each set of 3100 instructions are described in the table on page A-2.

An m, n, r, s, y or z subfield may contain:

- a location symbol
- the symbol **\*\*** which causes each bit in the subfield to be set to one
- the symbol \* which causes the assembler to insert the relocatable address of that instruction in the address field
- an integer constant
- an arithmetic expression
- a literal

**b SUBFIELD**—The index field (b) specifies an index register 1-3; or a symbol or expression which results in one of these digits may be used. Some instructions require a particular index register. If the b subfield is used with the octal operation codes, 0-7 may be used.

c SUBFIELD — The character field may contain any octal or decimal number, expression, or a symbol which is equivalent to a 6-bit binary number. Octal numbers must be suffixed with the letter B.

**ch SUBFIELD**—The channel field may contain one digit 0-3 to designate an input/output channel, or a symbol equated to one of these digits, or an expression resulting in one of the digits.

**x SUBFIELD**—The code field may contain any of the interrupt or input/output codes or comparison mask. Either decimal numbers, octal numbers suffixed with the letter B, symbols, or expressions resulting in constants may be used.

**v SUBFIELD** — The register file subfield specifies a location which may be  $00_8$ -778. Any legal coding which results in a value  $00_8$ -778 may be used.

i SUBFIELD-In the MEQ and MTH instructions,

this subfield specifies a decrement interval quantity of 1-8.

#### **COMMENTS FIELD**

Comments may be included with any instructions. A blank column must separate them from the last character in the address field and they may extend to column 72. Comments have no effect upon compilation, but are included on the assembly listing.

F I E L D		00-70	71 (Search)	72 (Move)	73-77 (I/O)
	m, n	word address			first word address, last word address + 1
	b	index register			
	y or z	operand		operand	
	с		character		
	r	character address	address of first character	first character address of source field	first character address
	S		address of last character $+$ 1	first character address of receiving field	last character address + 1
	ch	·			channel
	x				I/O or inter- rupt code
	i	Interval quantity			

#### INSTRUCTION

#### **IDENTIFICATION FIELD**

Columns 73-80 may be used for sequence num-

bers or for program identification. This field has no effect upon assembly.

## **Pseudo-Instructions**

#### MONITOR CONTROL

The following pseudo instructions provide communication between 3100 COMPASS subprograms and the monitor. Some are required in every subprogram; others are optional. Unless otherwise noted, each instruction may have a location field and an address field.

**IDENT** m—appears at the beginning of every COMPASS subprogram. The address field con-

tains the name of the subprogram, which may be a maximum of eight alphanumeric characters, the first being alphabetic. A symbol in the location field is illegal and will result in an error flag (L) on the listing.

**END m** — marks the end of every subprogram. When a program (consisting of one or more subprograms) is assembled for execution, one of the subprogram END cards must contain a location
symbol in the address field to indicate the first instruction to be executed in the program. Only one END card can contain an address field symbol. A term in the location field is ignored.

**FINIS**—terminates an assembly operation. It is a signal to the assembler that no more programs are to be assembled. The FINIS card is placed after the last END card of the last subprogram in the source program.

#### SYMBOL ASSIGNMENTS

The pseudo instructions, EQU; EQU,C; ENTRY; and EXT define symbols as equal to other symbols, or values or identify symbols used to communicate with subprograms. Linkage between symbols in separate subprograms is provided by the monitor system. These pseudo instructions may appear anywhere between an IDENT and an END pseudo instruction.

**EQU** m – assigns the result of the expression in the address field to the symbol in the location field. The result is a 15-bit address.

The following forms are allowed:

symbol	EQU	symbol
symbol	EQU	constant (octal or decinal)
symbol	EQU	expression (address arithmetic)

#### Example:

OUT EQU JUMP + 2 If JUMP is assembled to address 00100, OUT will be assigned the value 00102.

Numerical constants must follow the rules for symbolic instructions. Address arithmetic is permitted. A location field symbol may be equated to a decimal or octal constant.

EQU, C m—is similar to EQU, except that the result is a 17-bit address.

**ENTRY m**—defines location symbols which are referenced in other subprograms. These symbols, called entry points, must be placed in the address field of an ENTRY pseudo instruction. Any number of locations may be declared as entry points in the same ENTRY instruction. If two or more names appear in the address field, they must be separated by commas. No spaces (blanks) can appear within a string of symbols. The address field of the ENTRY pseudo instruction may be extended to column 72 and the location field must be blank. Only word-location symbols (15-bits) may be used.

#### Example:

ENTRY SYM1,SYM2,SYM3 SYM1, SYM2, SYM3 can now be referenced by other subprograms.

**EXT m** – Symbols used by a subprogram defined in another subprogram are declared as external symbols by placing them in the address field of an EXT pseudo instruction. Only word-location symbols (15-bit) may be used. For example, to use the external symbols SYM1, SYM2, SYM3 in subprogram A, the following pseudo instruction would be written in subprogram A:

#### EXT SYM1,SYM2,SYM3

These symbols must be declared as ENTRY points in some other subprogram or subprograms which are loaded for execution with subprogram A. The address field may be extended to column 72; symbols are separated by commas. No spaces (blanks) can appear in a string of symbols. The location field of an EXT must be blank.

Address arithmetic cannot be performed on external symbols.

Evample		
Example:	IDENT	CAIRO
	ENTRY	DEED, FFI
	EXT	ABE, DAVID
FFI	SJ1	**
	•	
BEN	EQU	HAKIM
	•	
DEED	LDA	ABE
	•	
	•	
	•	
	RTJ	DAVID
	•	
	•	
	END	
	END	FFI
	FINIS	

#### LISTING CONTROL

The pseudo instructions which provide listing control for assembly listings are shown below. These instructions will not appear on the assembly listing and may be placed anywhere in a program.

**SPACE**—controls line spacing on an assembly listing. A decimal constant in the address field designates the number of spaces to be skipped before printing the next line. If the number of spaces to be skipped is greater than the number of lines remaining to be printed on a page, the line printer skips to the top of the next page. A symbol in the location field is ignored.

**EJECT**—causes the line printer to skip to the top of the next page when the assembled program is listed. A symbol in the location field is ignored.

**REM**—is used to insert program comments in an assembly listing. The address field can be extended to column 72. Any standard key punch character can be used in the comments. If the comments are to be written on more than one line, successive REM pseudo instructions must be used. A symbol in the location field is ignored.

**NOLIST**—causes the assembler to discontinue writing a listing of the program, starting with this instruction.

**LIST**—causes the assembler to resume listing the program. This instruction is used after a NOLIST instruction; it is not necessary to use it to obtain a complete listing of a program.

#### MACRO INSTRUCTIONS

MACRO — defines the beginning of a sequence of instructions that will be inserted by the assembler in the source program whenever the location symbol of the MACRO instruction appears in an operation field. The end of the sequence of instruction is marked by an ENDM pseudo instruction. For example, if the sequence

HOPE	MACRO	(PA, MA)
	LDA	PA
	INA	24B
	STA	MA
	ENDM	

were defined and the following instructions appeared in the same program

STA	GARAGE
HOPE	(DW21 D6)
LDA	FARM

the assembled output would be

STA	GARAGE
LDA	DW21
INA	24B
STA	D6
LDA	FARM

**ENDM** – defines the end of a macro sequence.

LIBM – names library macros.

**NAME** (p1,...,pn)—is used to reference macros. The parameters p1,...,p2 are used by the routine, and name is a system defined macro.

#### DATA STORAGE ASSIGNMENTS

The following pseudo instructions reserve storage areas for blocks of data. BSS reserves storage blocks within the subprogram in which it appears. If these storage areas are to be referenced by other subprograms, the name assigned to the block is declared as an entry point in the program containing the block, and as an external symbol in the program referencing the block. Only work location symbols may be used. COMMON identifies storage areas to be referenced by more than one subprogram. DATA specifies special areas which may be preloaded with data; EXT and ENTRY are not needed to reference COMMON or DATA areas. Address arithmetic may be used, but all symbols must have been defined before the instruction is encountered.

**BSS m**—reserves a storage area of length m in a subprogram on a common or data storage area. The address field may contain any expression which results in a constant. The resultant constant specifies number of words to be used. The address field of the first word of the reserved area is assigned the location field term of the BSS instruction. Other words or characters in the area may be referenced by addressing arithmetic or by indexing.

**BSS, C** m—reserves a character storage area of length m in a subprogram. The address field is similar to the address field of BSS pseudo instruction. However, the resultant constant specifies the number of character positions to be reserved.

**COMMON** – assigns location terms following it to a common storage block until a DATA or PRG pseudo instruction is encountered. ORGR, BSS and BSS, C are the only pseudo instructions which may follow a COMMON pseudo instruction.\* Location and address fields of a COMMON pseudo instruction should be blank. COMMON may not be preset with data. The following example illustrates the foregoing pseudo instructions:

<sup>\*</sup>Occurrence of any other machine or data definition command causes the command and its successors to be assembled into the subprogram area.

#### Example:

	IDENT	BURKE
	COMMON	
А	BSS	20
В	BSS	10
С	BSS	6
	•	
	•	
	•	
	END	
	IDENT	SPINOZA
	COMMON	
MARKET	BSS	5
STREET	BSS	13
SINGER	BSS	4
	END	

During execution, one area in storage is assigned as common. All common storage may be filled repeatedly during program execution. A storage location assigned to the nth word in COMMON in subprogram 1 is the same location assigned to the nth word in common in subprogram 2. If the two subprograms in the above example were loaded together, the memory assignments would be as shown in the following table:

Locations in memory relative to the beginning of common	Name in subprogram BURKE	Name in subprogram SPINOZA
1-5	A→A+4	MARKET
6-18	A+5 → A+17	STREET>STREET+12
19-20	A+18 → A+19	SINGER>SINGER+1
21-22	B→B+1	$SINGER+2 \longrightarrow SINGER+3$
23-30	B+2 → B+9	
31-36	C→C+5	

**DATA**—assigns all location symbols following it to a data block until a COMMON or PRG pseudo instruction is encountered. Data described by OCT; BCD; BCD,C; DEC; DECD and VFD pseudo instructions may be assembled into a DATA block. Areas may be reserved within a DATA block by the BSS and BSS,C pseudo instructions. The following is an example of a DATA pseudo instruction coded within a subprogram:

#### Example:

	•	
	•	
	•	
	LDA	APRESMOI
	DATA	
CONS	ОСТ	10, 11, 12, 13
	PRG	*
	STA	LEDELUGE

A data area named CONS would be reserved and the octal constants 10, 11, 12, and 13 loaded into the four words in this area. In the source program, STA LEDELUGE would appear in the next location after LDA APRESMOI.

**PRG**—terminates the definition of a COMMON or DATA area.

#### CONSTANTS

Octal, decimal, and BCD constants may be inserted in a 3100 COMPASS program by using the pseudo instructions listed below. Location terms may be used and the address field may extend to column 72, if necessary.

**OCT** m1,m2,...,mn—inserts octal constants into consecutive machine words. A location term is optional; if present, it will be assigned to the first word. The address field consists of one or more consecutive subterms, separated by commas. Each subterm may consist of a sign (+ or - or none), followed by up to eight octal digits. Each constant is assigned to a separate word. If a location term is present, it will be assigned to the first word. If less than eight digits are specified, the constant is right justified in the word and leading zeros inserted. **DECD m1,m2,...,mn**—converts decimal constants to equivalent 48-bit binary values and stores them in consecutive groups of two machine words. Each constant may be written in either fixed or floating point format.

The decimal numbers to be converted are written in the address field of the DECD instruction as follows:

<u>Floating point constant</u> consists of a signed or unsigned decimal integer of 14 digits. It is identified as a floating point constant by a decimal point which may appear anywhere within the digital string. A binary scale factor or decimal scale factor (indicated by  $B \pm b$  or  $D \pm d$ , respectively) is permitted. The result after scaling must not exceed the capacity of the hardware (approximately  $10 \pm 308$ ).

*Fixed point constant* format is similar to that of the DEC single precision constants. Up to 14 decimal digits may be specified, expressing a value the magnitude of which is less than 2<sup>47</sup>. Decimal and binary scale factors may be used. Low order bits are not lost; the signed 48-bit binary result is stored in two consecutive computer words.

No spaces may occur within a number, including its associated scale factors, as a space indicates the end of the constant. Plus signs may be omitted. Any number of constants may appear in a DECD instruction. Successive constants are separated by commas.

#### Examples:

LOCN	Ор	Address Field	Comments
CONST A	DECD	- <b>12345</b> .	FLOATING PT CONST
CONST B	DECD	+12345	FIXED PT CONST
CONST C	DECD	-12345.D+5	FLOATING PT CONST, DECSCALE
CONST D	DECD	12345D-3	FIXED PT CONST, DECSCALE
CONST E	DECD	+12345B+8	FIXED PT CONST, BINSCALE
CONST F	DECD	+12345.D12B-18	FLOATING PT CONST, DECBIN SC

**DEC**  $m_1, m_2, ..., m_n$ —inserts 24-bit decimal integer constants in consecutive machine words. The D and B scaling is identical to the DECD scaling, but only positive integer values less than  $2^{33}$  may be used. If a location term is present, it is assigned to the first constant.

**BCD** n,c1c2,...,c4n — inserts binary-coded decimal characters into consecutive words. If a location term is present, it will be assigned to the first word. The address field consists of a single digit n, which specifies the number of four-character words needed to store the BCD constant, followed by a comma and the BCD characters. The next 4n character positions after the comma will be stored. Any character string which terminates before column 73 may be used; n is restricted accordingly.

BCD,C n,c1c2,...,cn—places n characters in the next available m character positions in memory. If the previous instruction were also a BCD,C instruction, the next character position is defined as the one which follows the last position used by the previous instruction. If a location symbol is used, it will be assigned to the first character position in this field. If the previous instruction were not a BCD,C instruction, the next character position would be the first character position (0) of the next available word. Any character string which terminates before column 73 may be used; n is restricted accordingly.

VFD m1n1/v1.../mpnp/vp — assigns data in continuous strings of bits rather than in word units. Octal numbers, character codes, program locations and arithmetic values may be assigned consecutively in memory, regardless of word breaks. The address field consists of one or more data fields. In each data field m specifies the mode of the data, n the number of bits allotted, and v the value. Four modes are allowed:

- **O** Octal number. If it is preceded by a minus sign, the one's complement form is stored.
- H Hollerith character code. The field length must be a multiple of six. Any printable character may appear in the v field except blanks or commas. Either a space or comma immediately succeeds the last character.
- A Arithmetic expression or decimal constant. The v field consists of an expression formed according to the rules for address field arithmetic, with the following restrictions:

- $\begin{array}{ll} 1 \ n \ must \ be &\leq 24 \ and \ \left| \ v \right| \leq 2^{n-1} \ 1 \ unless \ a \\ relocatable \ expression \ is \ used, \ in \ which \\ case, \ n=15 \ for \ word \ addresses \ and \ n=17 \\ for \ character \ addresses. \end{array}$
- 2 When a relocatable expression is used, it

#### Example:

VFD 012/-737,A27/A-X+B,H24/+A3 ,A15/NAME+2,H12/BQ

A, X, and B are non-relocatable symbols. Four words are generated, with the data placed as follows:



The VFD address field is terminated by the first blank column not within a Hollerith field.

#### ADDITIONAL PSEUDO INSTRUCTIONS

Additional lines of coding may be generated by the following pseudo instructions:

**IFZ** m,n-n succeeding lines of coding will be assembled if m is zero. The integer n must be a positive numerical integer and m may be a symbol, an address arithmetic symbol, or a literal. If m is nonzero, n succeeding lines of coding will be bypassed by the assembler.

**IFN** m,n-n succeeding lines of coding will be as sembled if m is nonzero; n must be a positive numerical integer and m may be a symbol, address arithmetic symbol or literal. If m is zero, n succeeding lines of coding will be bypassed by the assembler.

The pseudo instructions, IFT and IFN, may be used within the range of a MACRO definition only.

**IFT** m,n,p-p succeeding lines of coding will be generated if character string m equals character string n. The integer p must be a positive numerical integer and m and n may be a formal parameter or a literal. If  $m \neq n$ , p succeeding lines of coding will be bypassed.

**IFF** m,n,p-p succeeding lines of coding will be generated if  $m \neq n$ . The integer p must be a positive integer and m and n may be a formal parameter or a literal. If m = n, p succeeding lines of coding will be bypassed.



**ORGR** m—the value in the address field will be assembled as the beginning location for subsequent instructions. The value may be in program, data area, or common area mode. The occurrence of a mode change pseudo operation, COMMON, DATA or PRG, terminates ORGR and subsequent instructions are assembled in the new mode.

**NOP**-No operation. An ENI y, O instruction is inserted.

**TITLE**—the information beginning in the address field is printed at the head of each page of the output listing which follows. The first page of listing may be titled by presenting the TITLE card immediately following the IDENT card.

#### ASSEMBLY LISTING FORMAT

An assembly listing contains the source program instructions and the corresponding octal machine instructions. The addresses assigned to each subprogram are relative addresses only. Absolute addresses are assigned when the program is loaded by the monitor loader. All common blocks are assigned consecutively, starting at relative location 00000. The range of locations assigned to the machine instructions (first word address and last word address plus one) are given at the beginning of each subprogram. Following this is a list of all entry points and external symbols, and the address assignments for all COMMON and DATA pseudo instructions. References to external symbols are strung together by the assembler. The monitor loader assigns the proper absolute addresses.

must be placed in the correct position in the address portion of a word to insure that it will be relocated by the loader.

C Character Expression.

The address of each instruction word is the leftmost field for each instruction in the assembled listing. (Error codes appear to the left of this field.) External address field symbols are indicated by an X immediately to the left of the octal address field of each instruction. P indicates Program Relocatable, and C indicates Common. Subsequent next fields from left to right on the listing are an 8-digit location contents field, a 2-digit operation code, a l-digit b-subfield, a 5-digit address, and a l-digit character position. The remaining fields correspond to those in the symbolic source program. Listing format:

loca- tion	location contents	ор	b	addr	char pos	source line
5 or 6 digits	8	2	1	5	1	80

#### **ERROR CODES**

The following error codes may appear as the leftmost field on an assembled listing:

Code

A Illegal character or expression in the address field.

- D Same symbol used in more than one location field term. Only the first symbol is recognized; the remainder are ignored. A list of doubly defined symbols appears on the assembled listing.
- F Symbol table is full. No more location field symbols will be recognized. Also designates overflow of MACRO parameter table.
- **O** Illegal operation code. Zeros are substituted for the operation code.
- U Undefined symbol. The assembler assigns the symbol to a region following the last program entry. A list of undefined symbols will appear on the output listing.
- C An attempt was made to preset COMMON.
- L A symbol appears in the location field when not permitted, a symbol is missing in the location field when one is required, or an illegal location symbol appears.
- **M** A modifier appears in the location field when not permitted, a modifier is missing in the operation field when one is required, or an illegal modifier appears in the operation field.
- T A character address symbol was used in an address subfield requiring a word symbol; significant bits are lost.

Opera	ation Field	Address Field	Instruction
00	HLT	m	unconditional stop; read next instruction from location m
	SJ1 SJ2 SJ3 SJ4 SJ5 SJ6 RTJ	m m m m m	jump if key 1 is set jump if key 2 is set jump if key 3 is set jump if key 4 is set jump if key 5 is set jump if key 6 is set return jump
01	UJP, I	m, b	unconditional jump
02	IJI	m, b	index jump; increment index
	IJD	m, b	index jump; decrement index
03	AZJ, EQ NE GE LT AQJ, EQ NE GE LT	m	$\begin{array}{l} \mbox{compare A with zero;} \\ \mbox{compare A with zero;} \\ \mbox{compare A with Q;} \end{array} \left\{ \begin{array}{l} \mbox{jump if (A) = 0} \\ \mbox{jump if (A) \geq 0} \\ \mbox{jump if (A) \leq 0} \\ \mbox{jump if (A) = (Q)} \\ \mbox{jump if (A) \neq (Q)} \\ \mbox{jump if (A) \geq (Q)} \\ \mbox{jump if (A) \leq (Q)} \end{array} \right.$
04	ASE, S	y	skip next instruction, if (A) = y
	QSE, S	y	skip next instruction, if (Q) = y
	ISE	y, b	skip next instruction, if (B <sup>b</sup> ) = y
05	ASG, S	y	skip next instruction, if (A) $\geq y$
	QSG, S	y	skip next instruction, if (Q) $\leq y$
	ISG	y, b	skip next instruction, if (B <sup>b</sup> ) $\leq y$
06	MEQ	m, i	masked threshold search
07	MTH	m, i	masked equality search
10	ISI	y, b	index skip; increment index
	ISD	y, b	index skip; decrement index
	SSH	m	storage shift
11	ECHA, S	Z	enter A with 17-bit character address
12	SHA	y, b	shift Α
	SHQ	y, b	shift Q
13	SHAQ	y, b	shift AQ
	SCAQ	y, b	scale AQ
14	ENA	y	enter A
	ENI	y, b	enter index
	ENQ	y	enter Q
15	INA	y	increase Α
	INI	y, b	increase index
	INQ	y	increase Q
16	XOA, S	y	exclusive OR y and (A)
	XOQ, S	y	exclusive OR y and (Q)
	XOI	y, b	exclusive OR y and (B <sup>b</sup> )
17	ANA, S	y	logical product (AND) of y and (A)
	ANQ, S	y	logical product (AND) of y and (Q)
	ANI	y, b	logical product (AND) of y and (B <sup>b</sup> )

TABLE A-1 3100 COMPASS and BASIC ASSEMBLER MACHINE INSTRUCTIONS

Operati	ion Field	Address Field	Instruction
20	LDA, I	m, b	load A
21	LDQ, I	m, b	load Q
22	LACH	r , 1	load A character
23	LOCH	r , 2	load Q character
24	LCA, I	m, b	load A complement
25	LDAQ, I	m, b .	load AQ (double precision)
26	LCAQ, I	m, b	load AQ complement (double precision)
27	LDL, I	m, b	load logical
30	ADA, I	m, b	add to A
31	SBA, I	m, b	subtract from A
32	ADAQ, I	m, b	add to AQ
33	SBAQ, I	m, b	subtract from AQ
34	RAD, I	m, b	replace add
35	SSA, I	m, b	selectively set A
36	SCA, I	m, b	selectively complement A
37	LPA, I	m, b	logical product with A
40	STA, I	m, b	store A
41	STQ, I	m, b	store Q
42	SACH	r , 2	store character from A
43	SOCH	r, 1	store character from Q
44	SWA, I	m, b	store 15-bit word address from A
45	STAQ, I	· m, b	store AQ
46	SCHA, I	m, b	store 17-bit character address from A
47	STI, I	m, b	store index
50	MUA, I	m, b	multiply A
51	DVA, I	m, b	divide AQ (48 by 24)
52	CPR, I	m, b	within limits test
53	TIA	b	transmit $(B^{b})$ to A
	ΙΑΙ ΤΜΑ	d V	transmit (A) to B transmit (high speed memory) to A
	TAM	v	transmit (A) to high speed memory
	TMQ	V	transmit (high speed memory) to $Q$
	TMI	V V b	transmit (u) to high speed memory transmit (high speed memory) to B <sup>b</sup>
	TIM	v, b	transmit $(B^{b})$ to high speed memory
	AQA	h	transmit (A) + (Q) to A transmit (A) + ( $P^b$ ) to A
	IAI	b	transmit ( $B^b$ ) + ( $A$ ) to $B^b$
54	LDI, I	m, b	load index
56*	MUAQ, I	m, b	multiply AQE (96 by 48)
57*	DVAQ, I	m, b	divide AQE (48 by 48)
60*	FAD, I	m, b	floating add to AQ
61 <b>*</b>	FSB, I	m, b	floating subtract from AQ

TABLE A-1 – (cont.)

\*Trapped instructions.

Operati	on Field Add	ress Field	Instruction
62*	FMU, I	m, b	floating multiply AQ
63*	FDV, I	m, b	floating divide AQ
64*	LDE	r, 1	load E
65*	STE	r, 2	store E
66*	ADE	r, 3	add to E
67*	SBE	r, 3	subtract from E
70*	SFE EZJ, EQ LT EOJ SET	y, b m y	shift E compare E with zero; jump if $E = 0$ compare E with zero; jump if $E < 0$ jump to m on E overflow set D to value of y
71	SRCE, INT c, SRCN, INT c,	m1, m2 m1, m2	search character equality search character inequality
72	MOVE, INT	l, r, s	move $m l$ characters from r to s
73	INPC, INT, B, H, A or NC INAC, A or NC	ch, r, s ch	input character block to memory input character to A
74	INPW, INT, B, N, A or NC INAW, A or NC	ch, m, n ch	input word block to memory input word to A
75	OUTC, INT, B, H, A or NC OTAC, A or NC	ch, r, s ch	output character block from memory output character from A
76	OUTW, INT, B, N, A or NC OTAW, A or NC	ch, m, n ch	output word block from memory output word from A
77.0	CON	x, ch	connect
77.1	SEL	x, ch	select
77.20	COPY	x, ch $x=0$	copy status
77.2	EXS	x, ch x≠0	external sense
77.3	INS	x,ch x≠0	internal sense
77.30	CINS	x=0	copy internal status
77.4	INTS	x, ch	interrupt sense
77.50	INCL	x	interrupt clear
77.51	IOCL	x	I/O clear
77.52	SSIM	x	selective set interrupt mask
77.53	SCIM	x	selective clear interrupt mask
77.57	IAPR	x	interrupt associated processor
77.6	PAUS	x	pause
77.70	SLS		selective stop
77.71	SFPF		set floating point fault
77.72	SBCD		set BCD fault
77.73	DINT		disable interrupt control
77.74	EINT		enable interrupt control
77.75	CTI		console typewriter in
77.76	СТО		console typewriter out
77.77	UCS		unconditional stop

TABLE A-1 — (cont.)

\*Trapped instructions.

## Appendix B Basic Assembler Coding Procedures

## **Basic Assembler Coding Procedures**

BASIC Assembler programs are written in a manner similar to 3100 COMPASS programs. Each program is a complete entity and may be designed for any 3100 equipment configuration. Object programs produced by the BASIC Assembler for the 3104 4K storage configuration are loaded by the BASIC Loader; those for 8K or larger configurations are loaded by 3100 SCOPE.

INSTRUCTION FORMAT consists of the following fields:

**LOCATION FIELD**—from one to six alphabetic or numeric characters; the first character must be alphabetic.

**OPERATION FIELD**—any of the 3100 mnemonic instruction codes with modifiers, or the BASIC Assembler pseudo instructions.

**ADDRESS FIELD**—from one to six character location symbols, the special \*\* or \* symbol, an integer constant, or an expression (address arithmetic) consisting of two terms.

**COMMENTS FIELD**—may be included with any instruction. A full line of comments may be inserted by placing an asterisk in the location field.

**IDENTIFICATION FIELD**—sequence number or program identification.

## **Pseudo-Instructions**

PROGRAM IDENTIFICATION is provided for each program.

- IDENT m appears at the beginning of a BASIC Assembler program. The address field contains the name of the subprogram.
- **END m** marks the end of the program. The address field may contain a symbol which is used as the entry point to the program.
- SYMBOL ASSIGNMENTS for each program.
  - EQU m equates an undefined symbol to a defined word address symbol.
  - EQU, C m equates an undefined symbol to a defined character address symbol.
  - **ORGR m** assembles the value specified in the address field as the beginning location for subsequent instructions. A symbol in the address field must be defined elsewhere in the program.
  - NOP m inserts a "do-nothing" instruction. The address field may contain a symbol.

LISTING CONTROL for assembly listings.

- SPACE controls line spacing.
- **EJECT** moves the line printer to the top of the next page.
- **REM** is used to insert program comments.
- NOLIST suppresses the output listing lines. LIST resumes printing after a NOLIST instruction.

#### DATA STORAGE ASSIGNMENTS

- **BSS m** reserves a block of words of length m.
- BSS, C m reserves a block of characters of length m.

#### DATA DEFINITION

- OCT m inserts an octal constant into a machine word.
- DEC m inserts a single precision decimal constant into a machine word. Decimal and binary scaling is permitted.
- **DECD m** inserts a double precision decimal constant into two consecutive machine words. Floating or fixed point numbers are allowed, also decimal and binary scaling.
- BCD n,c1c2...c4n inserts binary-coded decimal characters into consecutive words.
- BCD, Cn,c1c2...cn inserts binary-coded decimal characters into the next available n character positions in storage.

#### ASSEMBLY LISTING FORMAT

An assembly listing contains the source program and corresponding octal machine instructions. The program may be loaded absolutely, beginning at location 00000 or relocated into memory relative to some location other than 00000. Error codes correspond to 3100 COMPASS error codes; A, D, F, L, M, O and T codes are included.

## Appendix C

Number Systems

- ARITHMETIC
- CONVERSIONS
- FIXED POINT AND FLOATING POINT NUMBERS

### Number Systems

Any number system may be defined by two characteristics, the radix or base and the modulus. The radix or base is the number of unique symbols used in the system. The decimal system has ten symbols, 0 through 9. Modulus is the number of unique quantities or magnitudes a given system can distinguish. For example, an adding machine with ten digits, or counting wheels, would have a modulus of 10<sup>10</sup>-1. The decimal system has no modulus because an infinite number of digits can be written, but the adding machine has a modulus because the highest number which can be expressed is 9,999,999,999.

Most number systems are positional, that is, the relative position of a symbol determines its magnitude. In the decimal system, a 5 in the units column represents a different quantity than a 5 in the tens column. Quantities equal to or greater than 1 may be represented by using the 10 symbols as coefficients of ascending powers of the base 10. The number 98410 is:

$$9 \times 10^{2} = 9 \times 100 = 900$$
  
+8 \times 10^{1} = 8 \times 10 = 80  
+4 \times 10^{0} = 4 \times 1 =  $\frac{4}{984_{10}}$ 

Quantities less than 1 may be represented by using the 10 symbols as coefficients of ascending negative powers of the base 10. The number 0.59310 may be represented as:

$$5 \times 10^{-1} = 5 \times .1 = .5$$
  
+9 x 10<sup>-2</sup> = 9 x .01 = .09  
2 3 x 10<sup>-3</sup> = 3 x .001 = .003  
0.59310

#### **BINARY NUMBER SYSTEM**

Computers operate faster and more efficiently by using the binary number system. There are only two symbols 0 and 1; the base = 2. The following shows the positional value:

The binary number 0 1 1 0 1 0 represents:

$$0 \times 2^{5} = 0 \times 32 = 0$$
  
+1 \times 2^{4} = 1 \times 16 = 16  
+1 \times 2^{3} = 1 \times 8 = 8  
+0 \times 2^{2} = 0 \times 4 = 0  
+1 \times 2^{1} = 1 \times 2 = 2  
+0 \times 2^{0} = 0 \times 1 = 0  
26\_{10}

Fractional binary numbers may be represented by using the symbols as coefficients of ascending negative powers of the base.

The binary number 0.10 110 may be represented as:

 $1 x 2^{-1} = 1 x 1/2 = 1/2 = 8/16$ +0 x 2<sup>-2</sup> = 0 x 1/4 = 0 = 0 +1 x 2<sup>-3</sup> = 1 x 1/8 = 1/8 = 2/16 +1 x 2<sup>-4</sup> = 1 x 1/16 = 1/16 = <u>1/16</u> 11/16<sub>10</sub>

#### **OCTAL NUMBER SYSTEM**

The octal number system uses eight discrete symbols, 0 through 7. With base eight the positional value is:

85	84	8 <sup>3</sup>	<b>8</b> <sup>2</sup>	<b>8</b> <sup>1</sup>	<b>8</b> °
32,768	4,096	512	64	8	1

The octal number 5138 represents:

$$5 \times 8^{2} = 5 \times 64 = 320$$
  
+ 1 \times 8^{1} = 1 \times 8 = 8  
+ 3 \times 8^{0} = 3 \times 1 = 3  
331\_{10}

Fractional octal numbers may be represented by using the symbols as coefficients of ascending negative powers of the base.

The octal number 0.4520 represents:

 $4x8^{-1} = 4x1/8 = 4/8 = 256/512$  $+5x8^{-2} = 5x1/64 = 5/64 = 40/512$  $+2x8^{-3} = 2x1/512 = 2/512 = 2/512$  $298/512 = 149/256_{10}$ 

### Arithmetic

#### ADDITION AND SUBTRACTION

Binary numbers are added according to the following rules:

$$0 + 0 = 0$$
  
 $0 + 1 = 1$   
 $1 + 0 = 1$   
 $1 + 1 = 0$  with a carry of 1

0111 Augend'

Addend	+ <u>0100</u>	+(4)
Partial Sum	0011	
Carry	1	
Sum	1011	(11)

as follows (the decimal equivalents verify the

(7)

The addition of two binary numbers proceeds

Subtraction may be performed as an addition:

8	(minuend)		8 (minuend)
6	<u>(s</u> ubtrahend)	or	+4 (10's complement of subtrahend)
2	(difference)		2 (difference - omit carry)

The second method shows subtraction performed by the "adding the complement" method. The omission of the carry in the illustration has the effect of reducing the result by 10.

-

One's Complement. The 3100 performs all arithmetic and counting operations in the binary one's complement mode. In this system, positive numbers are represented by the binary equivalent and negative numbers in one's complement notation.

The one's complement representation of a number is found by subtracting each bit of the number from 1. For example:

1111	
<u>-1001</u>	9
0110	(one's complement of 9)

This representation of a negative binary quantity may also be obtained by substituting "1's" for "0's" and "0's" for "1's".

The value zero can be represented in one's complement notation in two ways:

<b>0000</b> → 00 <sub>2</sub>	Positive (+)Zero
<b>11</b> 11 → 11 <sub>2</sub>	Negative ( — ) Zero

The rules regarding the use of these two forms for computation are:

- 1 Both positive and negative zero are acceptable as arithmetic operands.
- 2 If the result of an arithmetic operation is zero, it will be expressed as positive zero.

One's complement notation applies not only to arithmetic operations performed in A, but also to the modification of execution addresses in the F register. During address modification, the modified address will equal 777778 only if the unmodified execution address equals 777778 and b = 0 or  $(B^{b})$  $= 77777_{8}$ .

result):

#### MULTIPLICATION

Binary multiplication proceeds according to the following rules:

0	x	0	=	0
0	x	1	=	0
1	x	0	=	0
1	x	1	=	1

Multiplication is always performed on a bit-bybit basis. Carries do not result from multiplication, since the product of any two bits is always a single bit.

Decimal example:

multiplicand	14	
multiplier	_12_	
partial products	∫ 28	
	<u>\14</u>	(shifted one place left)
product	16810	

The shift of the second partial product is a shorthand method for writing the true value 140.

Binary example:

multiplicand	(14)	1110	
multiplier (12)		1100	
	(	0000	
		0000	shift to place
partial produ	cts	1110	digits in proper
		1110	columns
product (16	<b>58</b> 10)	101010002	

The computer determines the running subtotal of the partial products. Rather than shifting the partial product to the left to position it correctly, the computer right shifts the summation of the partial products one place before the next addition is made. When the multiplier bit is "1", the multiplicand is added to the running total and the results are shifted to the right one place. When the multiplier bit is "0", the partial product subtotal is shifted to the right (in effect, the quantity has been multiplied by 10<sub>2</sub>).

#### DIVISION

The following examples shows the familiar method of decimal division:

	14	quotient
divisor	13 185	dividend
	13	
	55	partial dividend
	_52	
	3	remainder

The computer performs division in a similar manner (using binary equivalents):

## **Conversions**

The procedures that may be used when converting from one number system to another are power addition, double dabble, and substitution.

#### **Recommended Conversion Procedures** (Integer and Fractional)

Conversion	<b>Recommended Method</b>		
Binary to Decimal	Power Addition		
Octal to Decimal	Power Addition		
Decimal to Binary	Double Dabble		
Decimal to Octal	Double Dabble		
Binary to Octal	Substitution		
Octal to Binary	Substitution		
GENERAL RULES			
$r_i > r_i$ : use Double	Dabble, Substitution		
$r_i < r_i$ : use Power	Addition, Substitution		
$r_i = Radix$ of initial system			
$r_f = Radix d$	of final system		

#### **POWER ADDITION**

To convert a number from  $r_i$  to  $r_f(r_i < r_f)$  write the number in its expanded r<sub>i</sub> polynomial form and simplify using r<sub>f</sub> arithmetic.

EXAMPLE 1 Binary to Decimal (Integer)

010  $111_2 = 1$  (24)  $+0(2^3) + 1(2^2) + 1(2^1) + 1(2^0)$ =1 (16) +0(8) +1(4) +1(2) +1(1)=16 +0 +4 +2+1=2310

		1110	quotient (14)
divisor	1101	10111001	dividend
		1101	
		10100	
		1101	
		1110	partial dividends
		1101	
		11	remainder (3)

However, instead of shifting the divisor right to position it for subtraction from the partial dividend (shown above), the computer shifts the partial dividend left, accomplishing the same purpose and permitting the arithmetic to be performed in the A register. The computer counts the number of shifts, which is the number of quotient digits to be obtained; after the correct number of counts, the routine is terminated.

EXAMPLE 2 Binary to Decimal (Fractional)  $.0101_2 = (2^{-1}) + 1(2^{-2}) + 0(2^{-3}) + 1(2^{-4})$ +1/4 +0 =0+1/16 $= 5/16_{10}$ 

**EXAMPLE 3** Octal to Decimal (Integer)

 $324_8 = 3(8^2) + 2(8^1) + 4(8^0)$ =3(64)+2(8)+4(1)=192 +16 +4  $=212_{10}$ 

EXAMPLE 4 Octal to Decimal (Fractional) -1 -2

$$.44_8 = 4(8^{-1}) + 4(8^{-2})$$
  
= 4/8 + 4/64  
= 36/64\_{10}

#### DOUBLE DABBLE

To convert a whole number from  $r_i$  to  $r_f (r_i > r_f)$ :

- 1 Divide ri by rf using ri arithmetic
- 2 The remainder is the lowest order bit in the new expression
- 3 Divide the integral part from the previous operation by rf
- 4 The remainder is the next higher order bit in the new expression
- 5 The process continues until the division produces only a remainder which will be the highest order bit in the rf expression.

To convert a fractional number from r<sub>i</sub> to r<sub>f</sub>:

- 1 Multiply ri by rf using ri arithmetic
- **2** The integral part is the highest order bit in the new expression
- $\label{eq:static} \textbf{3} \quad \text{Multiply the fractional part from the previous} \\ \text{operation by } r_{\rm f}$
- 4 The integral part is the next lower order bit in the new expression
- **5** The process continues until sufficient precision is achieved or the process terminates.

EXAMPLE 1	Decimal to Binary	(Integer) 、
$45 \div 2 =$	22 remainder 1; record	1
22 ÷ 2 =	11 remainder 0; record	0
11 ÷ 2 =	5 remainder 1; record	1
$5 \div 2 =$	2 remainder 1; record	- 1
2 ÷ 2 =	1 remainder 0; record	· 0
1 ÷ 2 =	0 remainder 1; record	<u>1 ·</u>
Thus: 4510	= 1011012	101101
EXAMPLE 2	Decimal to Binary (F	ractional)

.25 x 2= 0.5; record0.5 x 2= 1.0; record1.0 x 2= 0.0; record0Thus: .2510= .0102.010

EXAMPLE 3	Decimal to Octal (Integer)
$273 \div 8 = 34$	remainder 1; record 1
$34 \div 8 = 4$	remainder 2; record 2
$4 \div 8 = 0$	remainder 4; record 4
	421

Thus:  $273_{10} = 421_8$ 

#### **EXAMPLE 4** Decimal to Octal (Fractional)

$.55 \times 8 = 4.4$ ; record	4
.4 x 8 = 3.2; record	3
.2 $x 8 = 1.6$ ; record	1
	-
	.431

Thus:  $.55_{10} = .431 \dots 8$ 

#### SUBSTITUTION

This method permits easy conversion between octal and binary representations of a number. If a number in binary notation is partitioned into triplets to the right and left of the binary point, each triplet may be converted into an octal digit. Similarly each octal digit may be converted into a triplet of binary digits.

EXAMPLE 1	Bin	ary to	o Octa	al			
Binary	=	110	000		001	010	ł
Octal	=	6	0`	·	1	2	

EXAMPLE 2 Octal to Binary Octal = 6 5 0 2 2 7 Binary = 110 101 000 010 010 111

## **Fixed Point and Floating Point Numbers**

(The following information is for reference only and does not necessarily imply computer capability).

Any number may be expressed in the form  $kB^n$ , where k is a coefficient, B a base number, and the exponent n the power to which the base number is raised.

A fixed point number assumes:

- 1 The exponent n = 0 for all fixed point numbers.
- **2** The coefficient, k, occupies the same bit positions within the computer word for all fixed point numbers.
- **3** The radix (binary) point remains fixed with respect to one end of the expression.

A 3100 fixed point number consists of a sign bit and coefficient as shown below. The upper bit of any 3100 fixed point number designates the sign of the coefficient (23 lower order bits). If the bit is "1", the quantity is negative since negative numbers are represented in one's complement notation; a "0" sign bit signifies a positive coefficient.



The radix (binary) point is assumed to be immediately to the right of the lowest order bit (00).

In many instances, the values in a fixed point operation may be too large or too small to be expressed by the computer. The programmer must position the numbers within the word format so they can be represented with sufficient precision. The process, called scaling, consists of shifting the values a predetermined number of places. The numbers must be positioned far enough to the right in the register to prevent overflow but far enough to the left to maintain precision. The scale factor (number of places shifted) is expressed as the power of the base. For example,  $5,100,000_{10}$  may be expressed as  $0.51 \times 10^7$ ,  $0.051 \times 10^8$ ,  $0.0051 \times 10^9$ , etc. The scale factors are 7, 8, and 9.

Since only the coefficient is used by the computer, the programmer is responsible for remembering the scale factors. Also, the possibility of an overflow during intermediate operations must be considered. For example, if two fractions in fixed point format are multiplied, the result is a number < 1. If the same two fractions are added, subtracted, or divided, the result may be greater than one and an overflow will occur. Similarly, if two integers are multiplied, divided, subtracted or added, the likelihood of an overflow is apparent.

As an alternative to fixed point operation, a method involving a variable radix point, called floating point, is used. This significantly reduces the amount of bookkeeping required on the part of the programmer.

By shifting the radix point and increasing or decreasing the value of the exponent, widely varying quantities which do not exceed the capacity of the machine may be handled.

Floating point numbers within the computer are represented in a form similar to that used in "scientific" notation, that is, a coefficient or fraction multiplied by a number raised to a power. Since the computer uses only binary numbers, the numbers are multiplied by powers of two.

$$F \bullet 2^E$$
 where:  $F = fraction$   
 $E = exponent$ 

In floating point, different coefficients need not relate to the same power of the base as they do in fixed point format. Therefore, the construction of a floating point number includes not only the coefficient but also the exponent.



<u>Coefficient</u>. The coefficient consists of a 36-bit fraction in the 36 lower-order positions of the floating point word. The coefficient is a normalized fraction; it is equal to or greater than 1/2 but less than 1. The highest order bit position (47) is occupied by the sign bit of the coefficient. If the sign bit is a "0", the coefficient is positive; a "1" bit denotes a negative fraction (negative fractions are represented in one's complement notation).

**Exponent.** The floating point exponent is expressed as an 11-bit quantity with a value ranging from 0000s to 3777s. It is formed by adding a true positive exponent and a bias of 2000s or a true negative exponent and a bias of 1777s. This results in a range of biased exponents as shown below.

True Positive Exponent	Biased Exponent	True Negative Exponent	Biased Exponent
+0	2000	-0	2000*
+1	2001	-1	1776
+2	2002	-2	1775
+1776	3776	-1776	0001
<u>+1777</u> в	37778	-17778	0000s

\*Minus zero is sensed as positive zero by the computer and is therefore biased by 2000<sup>8</sup> rather than 1777<sup>8</sup>. The exponent is biased so that floating point operands can be compared with each other in the normal fixed point mode. As an example, compare the unbiased exponents of +528 and +0.028 (Example 1).

EXAMPLE 1	Number $= +52$	
0	0 0 000 000 110	(36 bits)
Coefficient Sign	Exponent	Coefficient
	Number $= +0.02$	
0	1 1 111 111 011	(36 bits)
Coefficient Sign	Exponent	Coefficient

In this case +0.02 appears to be larger than +52 because of the larger exponent. If, however, both exponents are biased, (Example 2) changing the

sign of both exponents makes +52 greater than +0.02.

EXAM	PLE 2	Number $= +528$	
	0	1 0 000 000 110	(36 bits)
	Coefficient Sign	Exponent	Coefficient
		Number = $+0.02_8$	
	0	0 1 111 111 011	(36 bits)
	Coefficient Sign	Exponent	Coefficient

When bias is used with the exponent, floatingpoint operation is more versatile since floatingpoint operands can be compared with each other in the normal fixed point mode.

#### **CONVERSION PROCEDURES**

#### Fixed Point to Floating Point

- **1** Express the number in binary.
- 2 Normalize the number. A normalized number has the most significant 1 positioned immediately to the right of the binary point and is expressed in the range  $1/2 \le k \le 1$ .
- **3** Inspect the sign of the true exponent. If the sign is positive add 2000s (bias) to the true exponent of the normalized number. If the sign is negative add the bias 1777s to the true exponent of the normalized number. In either case, the resulting exponent is the biased exponent.

4 Assemble the number in floating point.

**5** Inspect the sign of the coefficient. If negative, complement the assembled floating point number to obtain the true floating point representation of the number. If the sign of the coefficient is positive the assembled floating point number is the true representation.

#### **EXAMPLE 1** Convert +4.0 to floating point

- 1 The number is expressed in octal.
- **2** Normalize.  $4.0 = 4.0 \times 8^{\circ} = 0.100 \times 2^{3}$ .
- 3 Since the sign of the true exponent is positive, add 2000s (bias) to the true exponent. Biased exponent = 2000 + 3.
- Assemble number in floating point format. Coefficient = 400 000 000 0008 Biased Exponent = 20038 Assembled word = 2003 400 000 00008

5 Since the sign of the coefficient is positive, the floating point representation of +4.0 is as shown. If, however, the sign of the coefficient were negative, it would be necessary to complement the entire floating point word.

#### **EXAMPLE 2** Convert -4.0 to floating point

- 1 The number is expressed in octal.
- **2** Normalize.  $-4.0 = -4.0 \times 8^{\circ} = -0.100 \times 2^{\circ}$
- **3** Since the sign of the true exponent is positive, add 2000s (bias) to the true exponent. Biased exponent = 2000 + 3.
- 4 Assemble number in floating point format. Coefficient =  $400\,000\,000\,000_8$ Biased Exponent =  $2003_8$ Assembled word =  $2003\,400\,000\,000\,000_8$
- 5 Since the sign of the coefficient is negative, the assembled floating point word must be complemented. Therefore, the true floating point representation for -4.0 = 5774 377 777 777 7778

#### **EXAMPLE 3** Convert 0.510 to floating point

- **1** Convert to octal.  $0.5_{10} = 0.4_8$
- 2 Normalize. 0.4 = 0.4 x 8° = 0.100 x 2°
- **3** Since the sign of the true exponent is positive, add 2000s (bias) to the true exponent. Biased exponent = 2000 + 0.
- Assemble number in floating point format.
   Coefficient = 400 000 000 0008
   Biased Exponent = 20008
   Assembled word = 2000 400 000 000 0008
- **5** Since the sign of the coefficient is positive, the floating point representation of  $+0.5_{10}$  is as shown. If, however, the sign of the coefficient were negative, it would be necessary to complement the entire floating point word. This example is a special case of floating point since the exponent of the normalized number is 0 and could be represented as -0. The exponent would then be biased by 1777<sub>8</sub> instead of 2000<sub>8</sub> because of the negative exponent. The 3200, however, recognizes -0 as +0 and biases the exponent by 2000<sub>8</sub>.

#### **EXAMPLE 4** Convert 0.04<sup>8</sup> to floating point

- 1 The number is expressed in octal.
- **2** Normalize.  $0.04 = 0.04 \times 8^{\circ} = 0.4 \times 8^{-1} = 0.100 \times 2^{-3}$
- 3 Since the sign of the true exponent is negative, add 1777s (bias) to the true exponent. Biased exponent = 1777s + (-3) = 1774s.
- Assemble number in floating point format. Coefficient = 400 000 000 0008 Biased Exponent = 17748 Assembled word = 1774 400 000 000 0008

5 Since the sign of the coefficient is positive, the floating point representation of 0.048 is as shown. If, however, the sign of the coefficient were negative, it would be necessary to complement the entire floating point word.

#### Floating Point to Fixed Point Format

- If the floating point number is negative, complement the entire floating point word and record the fact that the quantity is negative. The exponent is now in a true biased form.
- 2 If the biased exponent is equal to or greater than 2000<sup>3</sup> subtract 2000<sup>3</sup> to obtain the true exponent. If less than 2000<sup>8</sup> subtract 1777<sup>8</sup> to obtain true exponent.
- **3** Separate the coefficient and exponent. If the true exponent is negative the binary point should be moved to the left the number of bit positions indicated by the true exponent. If the true exponent is positive, the binary point should be moved to the right the number of bit positions indicated by the true exponent.
- 4 The coefficient has now been converted to fixed binary. The sign of the coefficient will be negative if the floating point number was complemented in step one. (The sign bit must be extended if the quantity is placed in a register.)
- **5** Represent the fixed binary number in fixed octal notation.

#### EXAMPLE 1 Convert floating point number 2003 400 000 000 000 s to fixed octal

- 1 The floating point number is positive and remains uncomplemented.
- 2 The biased exponent  $> 2000_8$ , therefore subtract 2000s from the biased exponent to obtain the true exponent of the number. 2003 -2000 = +3
- **3** Coefficient =  $400\ 000\ 000\ 000_8$  = .100<sub>2</sub>. Move binary point to the right 3 places. Coefficient =  $100.0_2$ .
- **4** The sign of the coefficient is positive because the floating point number was not complemented in step one.
- 5 Represent in fixed octal notation.  $100.0 \times 2^{\circ} = 4.0 \times 8^{\circ}$ .
- EXAMPLE 2 Convert floating point number 5774 377 777 777 777 8 to fixed octal
  - The sign of the coefficient is negative, therefore, complement the floating point number. Complement = 2003 400 000 000 0008
  - 2 The biased exponent (in complemented form)  $> 2000_8$ , therefore subtract 2000 $_8$  from the

biased exponent to obtain the true exponent of the number. 2003 - 2000 = +3

- **4** The sign of the coefficient will be negative because the floating point number was originally complemented.
- 5 Convert to fixed octal.  $-100.0_2 = -4.0_8$
- EXAMPLE 3 Convert floating point number 1774 400 000 000 0008 to fixed octal

- 1 The floating point number is positive and remains uncomplemented.
- 2 The biased exponent  $< 2000_8$ , therefore sub-tract 1777s from the biased exponent to obtain the true exponent of the number. 1774s 1777s = -3
- **4** The sign of the coefficient is positive because the floating point number was not complemented in step one.
- 5 Represent in fixed octal notation.  $.000100_2 = .04_8$

# Appendix D

Table of Powers of Two

# Appendix E

Octal-Decimal Integer Conversion Table

				ос	TAL	-DE	СІМ	AL	NTE	GE	ER C	CON	VER	ISIO	ΝT	ABL	.E			
	0	1	2	3	4	5	6	7		Γ	0	1	2	3	4	5	6	7		
0000 0010 0020 0030 0040 0050 0050 0050 0050	0         0000           0         0008           0         0016           0         0024           0         0032           0         0040           0         0048           0         0056	0001 0009 0017 0025 0033 0041 0049 0057	0002 0010 0018 0026 0034 0042 0050 0058	0003 0011 0019 0027 0035 0043 0051 0059	0004 0012 0020 0028 0036 0044 0052 0060	0005 0013 0021 0029 0037 0045 0053 0061	0006 0014 0022 0030 0038 0046 0054 0062	0007 0015 0023 0031 0039 0047 0055 0063	0 0 0 0 0 0 0 0 0	)400 )410 )420 )430 )440 )450 )460 )470	0256 0264 0272 0280 0288 0296 0304 0312	0257 0265 0273 0281 0289 0297 0305 0313	0258 0266 0274 0282 0290 0298 0306 0314	0259 0267 0275 0283 0291 0299 0307 0315	0260 0268 0276 0284 0292 0300 0308 0316	0261 0269 0277 0285 0293 0301 0309 0317	0262 0270 0278 0286 0294 0302 0310 0318	0263 0271 0279 0287 0295 0303 0311 0319	0000 to 0777 (Octal) Octal	0000 to 0511 (Decimal) Decimal
0100 0110 0120 0130 0140 0140 0150 0150 0170	0 0064 0 0072 0 0080 0 0088 0 0096 0 0104 0 0112 0 0120	0065 0073 0081 0089 0097 0105 0113 0121	0066 0074 0082 0090 0098 0106 0114 0122	0067 0075 0083 0091 0099 0107 0115 0123	0068 0076 0084 0092 0100 0108 0116 0124	0069 0077 0085 0093 0101 0109 0117 0125	0070 0078 0086 0094 0102 0110 0118 0126	0071 0079 0087 0095 0103 0111 0119 0127	0 0 0 0 0 0 0 0 0	)500 )510 )520 )530 )540 )550  550  560	0320 0328 0336 0344 0352 0360 0368 0376	0321 0329 0337 0345 0353 0361 0369 0377	0322 0330 0338 0346 0354 0362 0370 0378	0323 0331 0339 0347 0355 0363 0371 0379	0324 0332 0340 0348 0356 0364 0372 0380	0325 0333 0341 0349 0357 0365 0373 0381	0326 0334 0342 0350 0358 0366 0374 0382	0327 0335 0343 0351 0359 0367 0375 0383	10000 20000 30000 40000 50000 60000 70000	4096 8192 12288 16384 20480 24576 28672
0200 0210 0220 0230 0240 0250 0250 0250	0         0128           0         0136           0         0144           0         0152           0         0160           0         0168           0         0176           0         0184	0129 0137 0145 0153 0161 0169 0177 0185	0130 0138 0146 0154 0162 0170 0178 0186	0131 0139 0147 0155 0163 0171 0179 0187	0132 0140 0148 0156 0164 0172 0180 0188	0133 0141 0149 0157 0165 0173 0181 0189	0134 0142 0150 0158 0166 0174 0182 0190	0135 0143 0151 0159 0167 0175 0183 0191	0 0 0 0 0 0 0 0 0	1600 1610 1620 1630 1640 1650 1660 1660	0384 0392 0400 0408 0416 0424 0432 0440	0385 0393 0401 0409 0417 0425 0433 0441	0386 0394 0402 0410 0418 0426 0434 0442	0387 0395 0403 0411 0419 0427 0435 0443	0388 0396 0404 0412 0420 0428 0428 0436 0444	0389 0397 0405 0413 0421 0429 0437 0445	0390 0398 0406 0414 0422 0430 0438 0446	0391 0399 0407 0415 0423 0431 0439 0447		
0300 0310 0320 0330 0340 0350 0350 0350	0         0192           0         0200           0         0208           0         0216           0         0224           0         0232           0         0240           0         0240           0         0248	0193 0201 0209 0217 0225 0233 0241 0249	0194 0202 0210 0218 0226 0234 0242 0250	0195 0203 0211 0219 0227 0235 0243 0251	0196 0204 0212 0220 0228 0236 0244 0252	0197 0205 0213 0221 0229 0237 0245 0253	0198 0206 0214 0222 0230 0238 0246 0254	0199 0207 0215 0223 0231 0239 0247 0255	0 0 0 0 0 0 0 0 0	1700 1710 1720 1730 1740 1750 1760 1770	0448 0456 0464 0472 0480 0488 0496 0504	0449 0457 0465 0473 0481 0489 0497 0505	0450 0458 0466 0474 0482 0490 0498 0506	0451 0459 0467 0475 0483 0491 0499 0507	0452 0460 0468 0476 0484 0492 0500 0508	0453 0461 0469 0477 0485 0493 0501 0509	0454 0462 0470 0478 0486 0494 0502 0510	0455 0463 0471 0479 0487 0495 0503 0511		
						<u> </u>				Г										
1000	0	1	2	3	4	5	0510	/	[1	400	0	1	2	3	4	5	6	7	1000	0540
1000 1010 1020 1030 1040 1050 1060 1070	0512 0520 0528 0536 0544 0552 0560 0568	0513 0521 0529 0537 0545 0553 0561 0569	0514 0522 0530 0538 0546 0554 0562 0570	0515 0523 0531 0539 0547 0555 0563 0571	0516 0524 0532 0540 0548 0556 0564 0572	0517 0525 0533 0541 0549 0557 0565 0573	0518 0526 0534 0542 0550 0558 0566 0574	0519 0527 0535 0543 0551 0559 0567 0575	14 14 14 14 14 14 14	400 410 420 430 440 450 460 470	0768 0776 0784 0792 0800 0808 0816 0824	0769 0777 0785 0793 0801 0809 0817 0825	0770 0778 0786 0794 0802 0810 0818 0826	0771 0779 0787 0795 0803 0811 0819 0827	0772 0780 0788 0796 0804 0812 0820 0828	0773 0781 0789 0797 0805 0813 0821 0829	0774 0782 0790 0798 0806 0814 0822 0830	0775 0783 0791 0799 0807 0815 0823 0831	1000 to 1777 (Octal)	0512 to 1023 (Decimal)
1100 1110 1120 1130 1140 1150 1160 1170	0576 0584 0592 0600 0608 0616 0624 0632	0577 0585 0593 0601 0609 0617 0625 0633	0578 0586 0594 0602 0610 0618 0626 0634	0579 0587 0595 0603 0611 0619 0627 0635	0580 0588 0596 0604 0612 0620 0628 0636	0581 0589 0597 0605 0613 0621 0629 0637	0582 0590 0598 0606 0614 0622 0630 0638	0583 0591 0599 0607 0615 0623 0631 0639	1 ! 1 ! 1 ! 1 ! 1 ! 1 ! 1 ! 1 !	500 510 520 530 540 550 550 560 570	0832 0840 0848 0856 0864 0872 0880 0888	0833 0841 0849 0857 0865 0873 0881 0889	0834 0842 0850 0858 0866 0874 0882 0890	0835 0843 0851 0859 0867 0875 0883 0891	0836 0844 0852 0860 0868 0876 0884 0892	0837 0845 0853 0861 0869 0877 0885 0893	0838 0846 0854 0862 0870 0878 0886 0894	0839 0847 0855 0863 0871 0879 0887 0895		
1200 1210 1220 1230 1240 1250 1260 1270	0640 0648 0656 0664 0672 0680 0688 0696	0641 0649 0657 0665 0673 0681 0689 0697	0642 0650 0658 0666 0674 0682 0690 0698	0643 0651 0659 0667 0675 0683 0691 0699	0644 0652 0660 0668 0676 0684 0692 0700	0645 0653 0661 0669 0677 0685 0693 0701	0646 0654 0662 0670 0678 0686 0694 0702	0647 0655 0663 0671 0679 0687 0695 0703	16 16 16 16 16 16 16	600 610 620 630 640 650 660 670	0896 0904 0912 0920 0928 0936 0944 0952	0897 0905 0913 0921 0929 0937 0945 0953	0898 0906 0914 0922 0930 0938 0946 0954	0899 0907 0915 0923 0931 0939 0947 0955	0900 0908 0916 0924 0932 0940 0948 0956	0901 0909 0917 0925 0933 0941 0949 0957	0902 0910 0918 0926 0934 0942 0950 0958	0903 0911 0919 0927 0935 0943 0951 0959		
1300 1310 1320 1330 1340 1350 1360 1370	0704 0712 0720 0728 0736 0744 0752 0760	0705 0713 0721 0729 0737 0745 0753 0761	0706 0714 0722 0730 0738 0746 0754 0762	0707 0715 0723 0731 0739 0747 0755 0763	0708 0716 0724 0732 0740 0748 0756 0764	0709 0717 0725 0733 0741 0749 0757 0765	0710 0718 0726 0734 0742 0750 0758 0766	0711 0719 0727 0735 0743 0751 0759 0767		700 710 720 730 740 750 760 770	0960 0968 0976 0984 0992 1000 1008 1016	0961 0969 0977 0985 0993 1001 1009 1017	0962 0970 0978 0986 0994 1002 1010 1018	0963 0971 0979 0987 0995 1003 1011 1019	0964 0972 0980 0988 0996 1004 1012 1020	0965 0973 0981 0989 0997 1005 1013 1021	0966 0974 0982 0990 0998 1006 1014 1022	0967 0975 0983 0991 0999 1007 1015 1023		

#### OCTAL-DECIMAL INTEGER CONVERSION TABLE to to 2420 (Octal) (Decimal) Octal Decimal 20000 -30000 - 12288 40000 - 16384 50000 - 20480 60000 - 24576 70000 - 28672 1147 1149 1150 1441 1442 1444 1465 1496 1531 1532 1533 to to (Octal) (Decimal) 1617 3220 1682

				0C <sup>-</sup>	TAL	DE(		AL I	TEGE	ER C	ON'	VER	SIO	ΝΤ	ABL	E			
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7		
4000 4010 4020 4030 4040 4050 4060 4070	2048 2056 2064 2072 2080 2088 2096 2104	2049 2057 2065 2073 2081 2089 2097 2105	2050 2058 2066 2074 2082 2090 2098 2106	2051 2059 2067 2075 2083 2091 2099 2107	2052 2060 2068 2076 2084 2092 2100 2108	2053 2061 2069 2077 2085 2093 2101 2109	2054 2062 2070 2078 2086 2094 2102 2110	2055 2063 2071 2079 2087 2095 2103 2111	4400 4410 4420 4430 4440 4450 4460 4470	2304 2312 2320 2328 2336 2344 2352 2360	2305 2313 2321 2329 2337 2345 2353 2361	2306 2314 2322 2330 2338 2346 2354 2362	2307 2315 2323 2331 2339 2347 2355 2363	2308 2316 2324 2332 2340 2348 2356 2364	2309 2317 2325 2333 2341 2349 2357 2365	2310 2318 2326 2334 2342 2350 2358 2366	2311 2319 2327 2335 2343 2351 2359 2367	4000 to 4777 (Octal) 0ctal	2048 to 2559 (Decimal
4100 4110 4120 4130 4140 4150 4160 4170	2112 2120 2128 2136 2144 2152 2160 2168	2113 2121 2129 2137 2145 2153 2161 2169	2114 2122 2130 2138 2146 2154 2162 2170	2115 2123 2131 2139 2147 2155 2163 2171	2116 2124 2132 2140 2148 2156 2164 2172	2117 2125 2133 2141 2149 2157 2165 2173	2118 2126 2134 2142 2150 2158 2166 2174	2119 2127 2135 2143 2151 2159 2167 2175	4500 4510 4520 4530 4540 4550 4550 4560 4570	2368 2376 2384 2392 2400 2408 2416 2424	2369 2377 2385 2393 2401 2409 2417 2425	2370 2378 2386 2394 2402 2410 2418 2426	2371 2379 2387 2395 2403 2411 2419 2427	2372 2380 2388 2396 2404 2412 2420 2428	2373 2381 2389 2397 2405 2413 2421 2429	2374 2382 2390 2398 2406 2414 2422 2430	2375 2383 2391 2399 2407 2415 2423 2431	20000 20000 30000 40000 50000 60000 70000	- 4096 - 8192 - 12288 - 16384 - 20480 - 24576 - 28672
4200 4210 4220 4230 4240 4250 4260 4270	2176 2184 2192 2200 2208 2216 2224 2232	2177 2185 2193 2201 2209 2217 2225 2233	2178 2186 2194 2202 2210 2218 2226 2234	2179 2187 2195 2203 2211 2219 2227 2235	2180 2188 2196 2204 2212 2220 2228 2236	2181 2189 2197 2205 2213 2221 2229 2237	2182 2190 2198 2206 2214 2222 2230 2238	2183 2191 2199 2207 2215 2223 2231 2239	4600 4610 4620 4630 4640 4650 4660 4670	2432 2440 2448 2456 2464 2472 2480 2488	2433 2441 2449 2457 2465 2473 2481 2489	2434 2442 2450 2458 2466 2474 2482 2490	2435 2443 2451 2459 2467 2475 2483 2491	2436 2444 2452 2460 2468 2476 2484 2492	2437 2445 2453 2461 2469 2477 2485 2493	2438 2446 2454 2462 2470 2478 2486 2494	2439 2447 2455 2463 2471 2479 2487 2495		
4300 4310 4320 4330 4340 4350 4350 4360 4370	2240 2248 2256 2264 2272 2280 2288 2296	2241 2249 2257 2265 2273 2281 2289 2297	2242 2250 2258 2266 2274 2282 2290 2298	2243 2251 2259 2267 2275 2283 2291 2299	2244 2252 2260 2268 2276 2284 2292 2300	2245 2253 2261 2269 2277 2285 2293 2301	2246 2254 2262 2270 2278 2286 2294 2302	2247 2255 2263 2271 2279 2287 2295 2303	4700 4710 4720 4730 4740 4750 4760 4770	2496 2504 2512 2520 2528 2536 2544 2552	2497 2505 2513 2521 2529 2537 2545 2553	2498 2506 2514 2522 2530 2538 2546 2554	2499 2507 2515 2523 2531 2539 2547 2555	2500 2508 2516 2524 2532 2540 2548 2556	2501 2509 2517 2525 2533 2541 2549 2557	2502 2510 2518 2526 2534 2542 2550 2558	2503 2511 2519 2527 2535 2543 2551 2559		
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7		
5000 5010 5020 5030 5040 5050 5060 5070	2560 2568 2576 2584 2592 2600 2608 2616	2561 2569 2577 2585 2593 2601 2609 2617	2562 2570 2578 2586 2594 2602 2610 2618	2563 2571 2579 2587 2595 2603 2611 2619	2564 2572 2580 2588 2596 2604 2612 2620	2565 2573 2581 2589 2597 2605 2613 2621	2566 2574 2582 2590 2598 2606 2614 2622	2567 2575 2583 2591 2599 2607 2615 2623	5400 5410 5420 5430 5440 5450 5460 5470	2816 2824 2832 2840 2848 2856 2864 2872	2817 2825 2833 2841 2849 2857 2865 2873	2818 2826 2834 2842 2850 2858 2866 2874	2819 2827 2835 2843 2851 2859 2867 2875	2820 2828 2836 2844 2852 2860 2868 2876	2821 2829 2837 2845 2853 2861 2869 2877	2822 2830 2838 2846 2854 2862 2870 2878	2823 2831 2839 2847 2855 2863 2871 2879	5000 to 5777 (Octal)	256 to 307 (Decim
5100 5110 5120 5130 5140 5150 5160 5170	2624 2632 2640 2648 2656 2664 2672 2680	2625 2633 2641 2649 2657 2665 2673 2681	2626 2634 2642 2650 2658 2666 2674 2682	2627 2635 2643 2651 2659 2667 2675 2683	2628 2636 2644 2652 2660 2668 2676 2684	2629 2637 2645 2653 2661 2669 2677 2685	2630 2638 2646 2654 2662 2670 2678 2686	2631 2639 2647 2655 2663 2671 2679 2687	5500 5510 5520 5530 5540 5550 5550 5560 5570	2880 2888 2896 2904 2912 2920 2928 2936	2881 2889 2897 2905 2913 2921 2929 2937	2882 2890 2898 2906 2914 2922 2930 2938	2883 2891 2899 2907 2915 2923 2931 2939	2884 2892 2900 2908 2916 2924 2932 2940	2885 2893 2901 2909 2917 2925 2933 2941	2886 2894 2902 2910 2918 2926 2934 2942	2887 2895 2903 2911 2919 2927 2935 2943		
5200 5210 5220 5230 5240 5250 5260 5270	2688 2696 2704 2712 2720 2728 2736 2744	2689 2697 2705 2713 2721 2729 2737 2745	2690 2698 2706 2714 2722 2730 2738 2746	2691 2699 2707 2715 2723 2731 2739 2747	2692 2700 2708 2716 2724 2732 2740 2748	2693 2701 2709 2717 2725 2733 2741 2749	2694 2702 2710 2718 2726 2734 2742 2750	2695 2703 2711 2719 2727 2735 2743 2751	5600 5610 5620 5630 5640 5650 5660 5660 5670	2944 2952 2960 2968 2976 2984 2992 3000	2945 2953 2961 2969 2977 2985 2993 3001	2946 2954 2962 2970 2978 2986 2994 3002	2947 2955 2963 2971 2979 2987 2995 3003	2948 2956 2964 2972 2980 2988 2996 3004	2949 2957 2965 2973 2981 2989 2997 3005	2950 2958 2966 2974 2982 2990 2998 3006	2951 2959 2967 2975 2983 2991 2999 3007		
5300 5310 5320 5330 5340	2752 2760 2768 2776 2784 2792	2753 2761 2769 2777 2785 2793 2801	2754 2762 2770 2778 2786 2794 2802	2755 2763 2771 2779 2787 2795 2803	2756 2764 2772 2780 2788 2796 2804	2757 2765 2773 2781 2789 2797 2805	2758 2766 2774 2782 2790 2798 2806	2759 2767 2775 2783 2791 2799 2807	5700 5710 5720 5730 5740 5750 5760	3008 3016 3024 3032 3040 3048 3056	3009 3017 3025 3033 3041 3049 3057	3010 3018 3026 3034 3042 3050 3058	3011 3019 3027 3035 3043 3051 3059	3012 3020 3028 3036 3044 3052 3060	3013 3021 3029 3037 3045 3053 3061	3014 3022 3030 3038 3046 3054 3062	3015 3023 3031 3039 3047 3055 3063		

E-3

		00	TAL	-DE	CIN	1AL	INT	EGE										
		0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7
6000 3072	6000	3072	3073	3074	3075	3076	3077	3078	3079	6400	3328	3329	3330	3331	3332	3333	3334	3335
to to	6010	3080	3081	3082	3083	3084	3085	3086	3087	6410	3336	3337	3338	3339	3340	3341	3342	3343
6777 3583	6020	3088	3089	3090	3091	3092	3093	3094	3095	6420	3344	3345	3346 3354	3347	3348 3356	3349	3350	3351
(Octal) (Decimal)	6040	3104	3105	3106	3107	3108	3109	3110	3111	6440	3360	3361	3362	3363	3364	3365	3366	3367
	6050	3112	3113	3114	3115	3116	3117	3118	3119	6450	3368	3369	3370	3371	3372	3373	3374	3375
Octal Decimal	6060	3120	3121	3122	3123	3124	3125	3126	3127	6460	3376	3377	3378	3379	3380	3381	3382	3383
10000 - 4096	0070	5120	5123	3130	3131	3132	3133	3134	3135	0470	3304	3363	3300	3307	3300	3363	3330	3391
20000 - 8192	6100	3136	3137	3138	3139	3140	3141	3142	3143	6500	3392	3393	3394	3395	3396	3397	3398	3399
30000 - 12288	6110	3144	3145	3146	3147	3148	3149	3150	3151	6510	3400	3401	3402	3403	3404	3405	3406	3407
40000 - 16384	6130	3160	3161	3162	3163	3164	3165	3166	3167	6530	3416	3417	3418	3419	3420	3421	3422	3423
50000 - 20480	6140	3168	3169	3170	3171	3172	3173	3174	3175	6540	3424	3425	3426	3427	3428	3429	3430	3431
70000 - 24578	6150	3176	3177	3178	3179	3180	3181	3182	3183	6550	3432	3433	3434	3435	3436	3437	3438	3439
10000 20072	6170	3192	3193	3194	3195	3196	3197	3190	3199	6570	3440	3441	3442 3450	3443 3451	3444 3452	3445	3446 3454	3447
	6200	3200	3201	3202	3203	3204	3205	3206	3207	6600	3456	3457	3458	3459	3460	3461	3462	3463
	6220	3216	3217	3218	3219	3220	3221	3222	3223	6620	3472	3473	3474	3475	3400	3477	3478	3479
	6230	3224	3225	3226	3227	3228	3229	3230	3231	6630	3480	3481	3482	3483	3484	3485	3486	3487
	6240	3232	3233	3234	3235	3236	3237	3238	3239	6640	3488	3489	3490	3491	3492	3493	3494	3495
	6260	3248	3249	3250	3251	3252	3253	3254	3255	6660	3430	3497	3506	3499	3500	3501	3502	3503
	6270	3256	3257	3258	3259	3260	3261	3262	3263	6670	3512	3513	3514	3515	3516	3517	3518	3519
	6300	3264	3265	3266	3267	3268	3269	3270	3271	6700	3520	3521	3522	3523	3524	3626	3526	2527
	6310	3272	3273	3274	3275	3276	3277	3278	3279	6710	3528	3529	3530	3531	3532	3533	3534	3535
	6320	3280	3281	3282	3283	3284	3285	3286	3287	6720	3536	3537	3538	3539	3540	3541	3542	3543
	6340	3296	3297	3290	3291	3292	3293	3294	3295	6740	3552	3545 3553	3546	3547	3548	3549	3550	3551
	6350	3304	3305	3306	3307	3308	3309	3310	3311	6750	3560	3561	3562	3563	3564	3565	3566	3567
	6360	3312	3313	3314	3315	3316	3317	3318	3319	6760	3568	3560	3570	3571	3572	3573	3574	3676
	1 03/1	3320	3321	3322	3323	3324	3325	3326	3327	6770	3576	3503	3578	3670	3590	3691	3592	3503
	6370	3320	3321	3322	3323	3324	3325	3326	3327	6770	3576	3577	3578	3579	3580	3581	3582	3583
	6370	3320 0	3321	3322 2	3323 3	3324 4	3325 5	3326 6	3327 7	6770	3576 0	3577	3578 2	3579 3	3580 4	3581 5	3582 6	3583 7
7000 3584	7000	3320 0 3584	3321 1 3585	3322 2 3586	3323 3 3587	3324 4 3588	3325 5 3589	3326 6 3590	3327 7 3591	7400	3576 0 3840	3503 3577 1 3841	2 3842	3579 3 3 3843	3580 4 3844	3581 5 3845	3582 6 3846	3583 7 3847
7000 3584 to to	7000 7010 7020	3320 0 3584 3592 3600	3321 1 3585 3593 3601	3322 2 3586 3594 3602	3323 3 3587 3595 3603	3324 4 3588 3496 3604	3325 5 3589 3497 3605	3326 6 3590 3598 3606	3327 7 3591 3599 3607	7400 7400 7410 7420	3576 0 3840 3848 3856	3303 3577 1 3841 3849 3857	3578 2 3842 3850 3858	3579 3 3 3 3 843 3851 3859	3580 4 3844 3852 3860	3581 5 3845 3853 3861	3582 6 3846 3854 3862	3583 3583 7 3847 3855 3863
7000 3584 to to 7777 4095 ((lctal) (Decimal)	7000 7010 7020 7030	3320 0 3584 3592 3600 3608	3321 1 3585 3593 3601 3609	3322 2 3586 3594 3602 3610	3323 3323 3587 3595 3603 3611	3324 4 3588 3496 3604 3612	3325 5 3589 3497 3605 3613	3326 6 3590 3598 3606 3614	3327 7 3591 3599 3607 3615	7400 7410 7420 7430	3576 0 3840 3848 3856 3864	3303 3577 1 3841 3849 3857 3865	2 3842 3850 3858 3866	3579 3 3 3843 3851 3859 3867	3580 4 3844 3852 3860 3868	3581 5 3845 3853 3861 3869	6 3846 3854 3854 3862 3870	3583 3583 7 3847 3855 3863 3871
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7040	0 3584 3592 3600 3608 3616 3616	3321 1 3585 3593 3601 3609 3617 2625	2 3586 3594 3602 3610 3618	3323 3587 3595 3603 3611 3619	3324 4 3588 3496 3604 3612 3620	3325 5 3589 3497 3605 3613 3621	3326 6 3590 3598 3606 3614 3622	3327 7 3591 3599 3607 3615 3623	7400 7410 7420 7430 7440 7440	3576 0 3840 3848 3856 3864 3864 3872	3503 3577 1 3841 3849 3857 3865 3873	2 3842 3850 3858 3866 3874	3579 3579 3843 3851 3859 3867 3875	3580 4 3844 3852 3860 3868 3876	3581 3581 5 3845 3853 3861 3869 3877	6 3846 3854 3854 3862 3870 3878	<b>7</b> <b>3847</b> <b>3855</b> <b>3863</b> <b>3871</b> <b>3879</b>
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7060	3320 3584 3592 3600 3608 3616 3624 3632	3321 1 3585 3593 3601 3609 3617 3625 3633	3322 2 3586 3594 3602 3610 3618 3626 3634	3323 3587 3595 3603 3611 3619 3627 3635	3324 4 3588 3496 3604 3612 3620 3628 3636	3325 5 3589 3497 3605 3613 3621 3629 3637	3326 6 3590 3598 3606 3614 3622 3630 3638	3327 7 3591 3599 3607 3615 3623 3639	7400 7410 7420 7430 7440 7450 7450	3576 0 3840 3848 3856 3864 3872 3880 3888	3503 3577 1 3841 3849 3857 3865 3873 3881 3889	2 3842 3850 3858 3856 3874 3882 3890	3579 3579 3843 3851 3859 3867 3875 3883 3891	3580 4 3844 3852 3860 3868 3876 3884 3892	3581 3845 3853 3861 3869 3877 3885 3893	6 3846 3854 3854 3854 3870 3878 3886 3894	3583 3583 7 3847 3855 3863 3871 3879 3887 3895
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7060 7070	3320 3584 3592 3600 3608 3616 3624 3632 3640	3321 1 3585 3593 3601 3609 3617 3625 3633 3641	3322 2 3586 3594 3602 3610 3618 3626 3634 3642	3323 3587 3595 3603 3611 3619 3627 3635 3643	3324 4 3588 3496 3604 3612 3620 3628 3636 3644	3325 5 3589 3497 3605 3613 3621 3629 3637 3645	3326 6 3590 3598 3606 3614 3622 3630 3638 3646	3327 7 3591 3599 3607 3615 3623 3631 3639 3647	7400 7410 7410 7420 7430 7440 7450 7460 7470	3576 3576 3840 3848 3856 3864 3872 3880 3888 3896	3503 3577 1 3841 3849 3857 3865 3873 3881 3889 3897	2 3842 3850 3858 3866 3874 3882 3890 3898	3579 3579 3843 3851 3859 3867 3875 3883 3891 3899	3580 4 3844 3852 3860 3868 3876 3884 3892 3900	3581 3845 3853 3861 3869 3877 3885 3893 3901	6 3846 3854 3854 3854 3856 3878 3878 3886 3894 3902	3583 3583 7 3847 3855 3863 3871 3879 3887 3895 3903
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7050 7060 7070	3320           0           3584           3592           3600           3608           3616           3624           3632           3640           3648	3321 1 3585 3593 3601 3609 3617 3625 3633 3641 3649	3322 2 3586 3594 3602 3610 3618 3626 3634 3642 2650	3323 3587 3595 3603 3611 3619 3627 3635 3643 2651	<b>4</b> <b>3588</b> <b>3496</b> <b>3604</b> <b>3612</b> <b>3620</b> <b>3628</b> <b>3636</b> <b>3634</b> <b>3636</b> <b>3644</b> <b>3652</b>	3325 5 3589 3497 3605 3613 3621 3629 3637 3645 2652	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 2654	3327 7 3591 3599 3607 3615 3623 3631 3639 3647 2855	7400 7410 7420 7430 7440 7450 7460 7460	3576 0 3840 3848 3856 3864 3872 3880 3888 3896 2904	3577 3577 1 3841 3849 3857 3865 3873 3881 3889 3897 3897	2 3842 3850 3858 3866 3874 3882 3890 3898 2006	3579 3579 3843 3851 3859 3867 3875 3883 3891 3899 2007	3580 4 3844 3852 3860 3868 3876 3884 3892 3900 2008	3581 3581 5 3845 3853 3861 3869 3877 3885 3893 3901 2000	6 3846 3854 3854 3854 3870 3878 3886 3894 3902	3583 3583 7 3847 3855 3863 3871 3879 3887 3895 3903
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7040 7050 7060 7060 7070 7100 7110	0 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656	3321 1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657	3322 2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658	3323 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659	3324 4 3588 3496 3604 3612 3620 3628 3636 3644 3652 3660	3325 5 3589 3497 3605 3613 3621 3629 3637 3645 3653 3661	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 623 <b>3</b> 631 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663	7400 7410 7420 7430 7440 7450 7460 7470 7500 7510	3576 0 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912	3577 3577 1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913	2 3842 3850 3858 3856 3874 3882 3890 3898 3906 3914	3579 3579 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915	3580 4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916	3581 3581 5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917	6 3846 3846 3854 3862 3870 3878 3886 3894 3902 3910 3918	3583 3583 7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7060 7060 7060 7060 7070 7100 7110 7120	3320 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664	3321 1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666	3323 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667	3324 4 3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668	3325 5 3589 3497 3605 3613 3621 3629 3637 3645 3663 3661 3669	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670	<b>7</b> <b>3591</b> <b>3599</b> <b>3607</b> <b>3615</b> <b>3623</b> <b>3631</b> <b>3639</b> <b>3647</b> <b>3655</b> <b>3663</b> <b>3671</b>	7400 7410 7420 7430 7450 7450 7460 7470 7510 7510	3576 0 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921	2 3842 3850 3858 3868 3874 3882 3890 3898 3906 3914 3922	3579 3579 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923	3580 4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924	3581 5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925	6 3846 3854 3854 3854 3870 3878 3886 3894 3902 3910 3918 3926	7 3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7060 7070 7100 7110 7110 71120 7130	3320 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 2690	3321 1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3695	<b>2</b> 3586 3594 3610 3618 3626 3634 3642 3650 3658 3666 3674 3692	3323 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3667	<b>4</b> <b>3588</b> <b>3496</b> <b>3604</b> <b>3612</b> <b>3620</b> <b>3628</b> <b>3636</b> <b>3644</b> <b>3652</b> <b>3660</b> <b>3668</b> <b>36674</b> <b>3676</b>	3325 5 3589 3497 3605 3613 3621 3629 3637 3645 3663 3661 3669 3677 2695	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 2696	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 633 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663 <b>3</b> 671 <b>3</b> 679 <b>3</b> 679	7400 7410 7420 7430 7450 7460 7470 7510 7520 7520	3576 3576 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3920 3928	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3929	2 3842 3850 3858 3856 3874 3882 3890 3898 3906 3914 3922 3930	3579 3579 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931	3580 4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3924 3932	3581 3581 5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933	6 3846 3854 3854 3854 3870 3878 3886 3894 3902 3910 3918 3926 3934	<b>7</b> <b>3847</b> <b>3855</b> <b>3863</b> <b>3871</b> <b>3879</b> <b>3887</b> <b>3895</b> <b>3903</b> <b>3911</b> <b>3919</b> <b>3927</b> <b>3925</b> <b>3945</b>
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7040 7050 7060 7070 7100 71100 7120 7130 7140 7150	3320 0 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688	3321 1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3681	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690	3323 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691	3324 4 3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3668 3676 3692	3325 5 3589 3497 3605 3613 3621 3629 3637 3645 3653 3661 3669 3677 3685 3693	3326           6           3590           3598           3606           3614           3622           3638           3646           3654           3654           3678           3678           3684	<b>7</b> 3591 3599 3607 3615 3623 3639 3647 3655 3663 3671 3679 3687 3697	7400 7410 7420 7430 7440 7450 7460 7470 7510 7550 7550 7550 7550 7550	3576 3576 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3928 3928	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3927 3945	2 3842 3850 3858 3856 3858 3866 3874 3890 3898 3906 3914 3922 3930 3938 3946	3579 3579 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947	3580 3580 4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3948	5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941	6 3846 3854 3854 3854 3870 3878 3886 3894 3902 3910 3918 3926 3934 3926	<b>7</b> <b>3847</b> <b>3855</b> <b>3863</b> <b>3871</b> <b>3879</b> <b>3887</b> <b>3895</b> <b>3903</b> <b>3911</b> <b>3919</b> <b>3927</b> <b>3935</b> <b>3943</b> <b>395</b>
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7040 7050 7060 7070 7100 71100 7120 7130 7140 7150 7160	3320 3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 3688 3696	3321 1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697	<b>2</b> <b>3586</b> <b>3594</b> <b>3602</b> <b>3610</b> <b>3618</b> <b>3626</b> <b>3634</b> <b>3642</b> <b>3650</b> <b>3658</b> <b>3664</b> <b>3658</b> <b>3666</b> <b>3674</b> <b>3658</b> <b>3666</b> <b>3674</b> <b>3658</b> <b>3666</b> <b>3674</b> <b>3659</b> <b>3658</b> <b>3666</b> <b>3674</b> <b>3659</b> <b>3658</b> <b>3666</b> <b>3674</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3658</b> <b>3656</b> <b>3658</b> <b>3666</b> <b>3657</b> <b>3658</b> <b>3667</b> <b>3658</b> <b>3667</b> <b>3658</b> <b>3667</b> <b>3658</b> <b>3667</b> <b>3658</b> <b>3667</b> <b>3658</b> <b>3667</b> <b>3658</b> <b>3667</b> <b>3659</b> <b>3658</b> <b>3667</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>3659</b> <b>36</b>	3323 3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3659 3667 3683 3699	3324 3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3668 3676 3692 3700	3325 5 3589 3497 3605 3613 3621 3629 3637 3645 3663 3661 3669 3677 36853 3693 3701	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3678 3662 3678 3686 3694 3702	<b>7</b> <b>3591</b> <b>3599</b> <b>3607</b> <b>3615</b> <b>3623</b> <b>3631</b> <b>3633</b> <b>3647</b> <b>3645</b> <b>3647</b> <b>3655</b> <b>3663</b> <b>3671</b> <b>3679</b> <b>3687</b> <b>3697</b> <b>3697</b> <b>3697</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b>3709</b> <b></b>	7400 7410 7420 7430 7440 7450 7510 7550 7550 7550 7550 7550 7550 75	3576 3576 3840 3848 3856 3864 3856 3864 3880 3888 3896 3988 3996 3912 3920 3928 3920 3928 3924 3944 3952	3577 3577 1 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3927 3925 3953	2 3842 3850 3858 3866 3878 3890 3898 3906 3914 3922 3930 3934 3936 3954	3579 3579 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3937 3955	3580 3580 4 3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956	3581 3581 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957	6 3846 3854 3854 3854 3870 3878 3886 3894 3902 3910 3918 3926 3934 3926 3934 3958	7 3847 3853 3863 3863 3871 3879 3887 3993 3993 3911 3919 3927 3933 3943 3951 3951
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7040 7050 7060 7070 7100 71100 7120 7130 7140 7150 7160 7170	3320           3584           3592           3600           3608           3616           3622           3640           3648           3656           3664           3672           3680           3696           3704	3321 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697 3705	2 3586 3594 3602 3610 3618 3624 3634 3642 3650 3658 3666 3674 3682 3698 3698 3706	3323 3587 3595 3603 3619 3669 3665 3665 3665 3665 3665 3665 366	<b>4</b> <b>3588</b> <b>3496</b> <b>3604</b> <b>3612</b> <b>3620</b> <b>3628</b> <b>3636</b> <b>3644</b> <b>3652</b> <b>3644</b> <b>3652</b> <b>3664</b> <b>3668</b> <b>3676</b> <b>3668</b> <b>3676</b> <b>3668</b> <b>3676</b> <b>36892</b> <b>3700</b> <b>3708</b>	3325 5 3589 3497 3605 3613 3629 3637 3645 3663 36645 36653 36653 36657 36855 3685 3687 3701 3709	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3678 3678 3686 3694 3702 3710	<b>7</b> <b>3591</b> <b>3599</b> <b>3607</b> <b>3615</b> <b>3623</b> <b>3631</b> <b>3633</b> <b>3647</b> <b>3645</b> <b>3665</b> <b>3665</b> <b>3667</b> <b>3679</b> <b>3679</b> <b>3687</b> <b>3697</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3679</b> <b>3703</b> <b>3703</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3703</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b>3701</b> <b></b>	7400 7410 7420 7430 7440 7450 7510 7510 7510 7510 7550 7550 7550 75	3576 3576 3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3928 3924 3925 3944	1 3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3921 3923 3937 3945 3953 3961	2 38578 3850 3858 3860 3874 3882 3882 3898 3906 3914 3938 3938 3938 3938 3938 3938	3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 3844 3852 3860 3868 3876 3878 3884 3884 3892 3900 3916 3924 3932 3948 3948 3956 3964	5 3881 5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3949 3949 3957 3945	6 3846 3854 3854 3878 3878 3878 3878 3878 3878 3894 3910 3918 3926 3934 3934 3934 3958 3956	7 3847 3855 3863 3871 3879 3895 3903 3911 3919 3927 3935 3943 3943 3959 3959
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7060 7060 7070 7100 7110 7130 7130 7130 7150 7150 7170 7120	0 3584 3592 3600 3608 3616 3624 3648 3656 3664 3656 3664 3658 3668 3668 3668 3668 3668 3668 3668	1 3585 3593 3601 3609 3617 3625 3633 3641 3657 3665 3657 3665 3673 3689 3689 3689 3705	2 3586 3594 3602 3610 3618 3622 3650 3634 3658 3658 3658 3658 3658 3658 3658 3658	3323 3587 3595 3603 3661 3662 3663 3663 3665 3663 3665 3663 3665 3663 3665 3663 3669 3691 3691 3691 3707 3715	4 3588 3496 3604 3612 3620 3628 3636 3636 3636 3636 3652 3660 3668 36676 3684 3652 3700 3708 3716	3325 5 3589 3497 3605 3605 3605 3605 3637 3645 3661 3669 3667 3665 3661 3669 3667 3683 3701 3709 3717	3326 6 3590 3598 3686 3614 3632 3638 3646 3654 3646 3654 3662 3646 3654 3662 3654 3662 3678 3686 3654 3710 3718	<b>7</b> <b>3</b> 591 <b>3</b> 591 <b>3</b> 607 <b>3</b> 615 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663 <b>3</b> 671 <b>3</b> 679 <b>3</b> 687 <b>3</b> 687 <b>3</b> 695 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719	7400 7410 7420 7430 7430 7440 7440 7500 7510 7550 7550 7550 7550 7550 755	3576 0 3840 3856 3864 3856 3864 3864 3864 3864 3864 3889 3889 3920 3928 3934 3934 3934 3934 3934 3934 3946 3946 3946 3946 3946 3946 3946 3946 3946 3946 3956 3946 3946 3946 3946 3956 3946 3946 3946 3946 3956 3946 3956 3946 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 3956 39566 3956 3956 3956 3956 3956 3956 3956 3956 3956 39	1 3841 3849 3857 3865 3873 3881 3889 3993 3993 3991 3921 3929 3937 3945 3945 3969	2 38578 38578 3858 3856 3858 3866 3858 3866 3874 3882 3890 3914 3922 3930 39348 3946 3944 3954 3954	3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 3844 3852 3860 3868 3868 3868 3868 3868 3868 3868	3581 5 3845 3863 3869 3869 3869 3893 3909 3917 3925 3933 3941 3949 3949 3949 3949 3949 3949	6 3846 3854 3862 3870 3878 3886 3894 3910 3918 3938 3934 3934 3942 3958 3958 3956 3954	7 3847 3855 3863 3871 3879 3895 3903 3911 3919 3927 3935 3943 3959 3959 3959 3957
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7060 7060 7070 7100 7110 7120 7130 7130 7140 7150 7140 7150 7170 7200 7210	O         3584           3552         3600           3608         3616           3624         3623           3644         3652           3664         3664           3668         3664           3698         3704           3712         3720	1 3585 3693 3601 3609 3617 3625 3633 3641 3649 3657 3665 3665 3665 3687 3705 3775	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3656 3658 3666 3658 3706 3714 3722	3323 3587 3595 3603 3611 3619 3627 3635 3643 3643 3651 3667 3667 3667 3669 3707 3715 3723	4 3588 3496 3604 3612 3620 3628 3636 3644 3652 3668 3668 3668 3668 3668 3668 3770 3700 37708	3325 5 3589 3497 3605 3613 3621 3623 3637 3645 3653 3661 3669 3667 3685 3693 3701 3709 3717 3725	3326 6 3590 3606 3614 3632 3630 3638 3646 3654 3664 36654 36670 3670 3670 3702 3710	3327 7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3679 3679 3687 3679 3687 3679 3679 3771	7400 7410 7430 7430 7430 7430 7430 7430 7430 743	3576 0 3840 3848 3856 3864 3856 3864 3872 3888 3888 3888 3888 3896 3904 3912 3920 3928 3936 3934 3945 3952 3950 3956 3956	1 33677 33677 33677 3867 3867 3865 3873 3889 3889 3889 39913 3921 3929 3937 3945 3953 3961 3969 3957	2 3842 3850 3868 3868 3868 3868 3868 3868 3868 38890 38988 3906 3914 3922 3930 3938 3930 3938 39394 3954 3954 3954	3579 3843 3851 3859 3867 3875 3883 3899 3907 3915 3923 3931 3939 3947 3955 3963 3951	4 3844 3852 3860 3868 3876 3884 3876 3988 3916 3924 3932 3940 3932 3940 3934 3935 3956	3581 5 3845 3853 3861 3869 3877 3883 3901 3917 3925 3933 3941 3943 3941 3949 3957 3955	6 6 3846 3854 3862 3870 3878 3889 3990 3910 3918 3926 3926 3956 3956 3954 3956 3954	7 3847 3865 3863 3871 3879 3887 3903 3911 3919 3927 3935 3943 3955 3959 3967 3975 3983
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7060 7060 7070 7100 7110 7120 7130 7140 7150 7140 7150 7170 7210 7220 7210	0 3584 3592 3600 3608 3616 3624 3632 3644 3654 3664 3664 3664 3664 3664 3664	1 3585 3693 3601 3625 3633 3641 3649 3657 3665 3663 3641 3649 3657 3667 3667 3667 3667 3667 3667 3727 372	2 3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3658 36698 3706 3714 3720 3730	3 3587 3595 3603 3611 3619 3627 3635 3643 3651 3667 3667 3667 3667 3667 3667 3667 366	4 3588 3496 3604 3612 3620 3628 3636 3644 3652 3668 3668 3668 3668 3668 3668 3700 3708 3716 3724 3732	5 5 3589 3497 3605 3613 3629 3637 3645 3663 3669 3669 3669 3701 3700 3701 3709 3717 3725 3734	3326           6           35598           3606           3614           3623           3630           3634           3654           3670           3678           3678           3678           3702           3718           3726           3734	3327 7 3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3647 3655 3663 3671 3679 3687 3695 3703 3711 3719 3727 3735	7400 7410 7430 7430 7430 7430 7430 7430 7430 743	3576           0         3840         3848         3840         38464         38656         38644         3872         38888         38896         39044         3912         39288         39343         39282         39343         39452         39345         39560         39688         3976         39868         3976         39868         3976         39868         3976         39668         3976         39868         39668         3976         39868         39668         3976         39868         39668         3976         39868         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668         39668 <t< td=""><td>1 3841 3847 3857 3865 3873 3885 3873 3889 3889 3889 3889 3913 3925 3945 3929 3937 3945 3953 3945 3959 39453 3969</td><td>2 3842 3850 3858 3868 3868 3868 3868 3868 3868 3868</td><td>3579 36843 3859 3867 3875 3885 3883 3899 3907 3915 3923 3931 3939 3931 3939 3947 3953 3953 3953 3953</td><td>4 3580 4 3844 3852 3860 3868 3876 3884 3892 3900 3918 3916 3924 3932 3940 39348 39364 3954 3956</td><td>3581 5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3955 3965</td><td>6 3846 3854 3862 3870 3878 3889 3990 3910 3918 3926 3950 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 395777 395777 39577 395777 3957777 395777 395777777 3957777777777777777</td><td>7 3847 3855 3863 3871 3879 3887 3903 3911 3919 3927 3935 3943 3951 3953 3951 3955 3967 3975 3983 3997</td></t<>	1 3841 3847 3857 3865 3873 3885 3873 3889 3889 3889 3889 3913 3925 3945 3929 3937 3945 3953 3945 3959 39453 3969	2 3842 3850 3858 3868 3868 3868 3868 3868 3868 3868	3579 36843 3859 3867 3875 3885 3883 3899 3907 3915 3923 3931 3939 3931 3939 3947 3953 3953 3953 3953	4 3580 4 3844 3852 3860 3868 3876 3884 3892 3900 3918 3916 3924 3932 3940 39348 39364 3954 3956	3581 5 3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3955 3965	6 3846 3854 3862 3870 3878 3889 3990 3910 3918 3926 3950 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3954 3956 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 39577 395777 395777 39577 395777 3957777 395777 395777777 3957777777777777777	7 3847 3855 3863 3871 3879 3887 3903 3911 3919 3927 3935 3943 3951 3953 3951 3955 3967 3975 3983 3997
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7060 7060 7070 7110 7120 7140 7140 7140 7150 7140 7170 7210 7220 7220 7230 7240	O         3584           3584         3592           3600         3616           3624         3648           3640         3648           36648         36646           36688         36647           3680         3704           3712         3726           3728         3734	1 35885 3593 3609 3617 3625 3633 3641 3649 3657 3663 3641 3689 3657 3663 3643 3681 3689 3705 3713 3729 3721 3729	2 35586 3594 3602 3610 3658 3634 3658 3642 3658 3642 3659 3642 3659 3642 3659 3642 3659 3706 3714 3722 3730 3778	3323 3587 3595 3603 3611 3627 3635 3643 3651 3653 3643 3654 3659 3663 36643 3659 3663 36643 3659 3663 3663 3691 3707 3715 3723 3731 3723 3747	4 3588 3496 3604 3612 3620 3628 3636 3634 3652 3634 3652 3664 3664 3664 3664 3664 3700 3708 3716 3712 3740	5 5 3589 3497 3605 3613 3621 3623 3645 36653 3645 36653 3645 36653 3645 36693 3701 3701 3717 37125 3733 3741	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3662 3662 36636 3694 3702 3710 3718 3726 3724 3724 37590	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 631 <b>3</b> 639 <b>3</b> 637 <b>3</b> 639 <b>3</b> 637 <b>3</b> 655 <b>3</b> 663 <b>3</b> 671 <b>3</b> 695 <b>3</b> 703 <b>3</b> 703 <b>3</b> 711 <b>3</b> 727 <b>3</b> 735 <b>3</b> 745	7400 7410 7430 7430 7430 7460 7460 7510 7560 7550 7550 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3864 3864 3864 3862 3888 3896 3984 3992 3992 3992 3992 3992 3992 3992 399	1 3841 3847 3857 3857 3857 3857 3857 3865 3873 3889 3889 3889 3889 38897 3905 3913 3921 39219 3937 3945 3953 3954 3959 3957 3969 39377	2 3842 3850 3856 3856 3858 3864 3890 3898 3904 39914 3992 3930 3994 3954 3954 3954 3954 3958 3996 3998	3579 3843 3851 3857 3867 3885 3885 3885 3885 3883 3891 3899 3915 3923 3931 3931 3935 3933 3947 3955 3967 3967 3967 3997	4 3844 38452 3860 3868 3866 3868 3886 3886 3886 3887 3887	3581 5 3845 3863 3863 3867 3885 3893 3901 3909 3901 3909 3931 3941 3949 3957 3965 3973 3981 3981 3981	6 3846 3854 3854 3854 3854 3854 3854 3878 3894 3902 3910 3918 3926 3934 3950 3958 3956 3956 3956 3956 4096	7 3847 3853 3863 3863 3863 3863 3863 3885 3903 3895 3903 3911 3919 3927 3943 3943 3951 3953 3943 3951 3953 3951 3953
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7040 7050 7070 7110 7120 7110 7120 7140 7150 7140 7150 7140 7170 7210 7220 7230 7240 7250	O         3584           35584         3592           3600         3668           3616         3624           3640         3643           3643         3656           3664         3656           3664         3656           3700         3788           3720         3728           3744         3752	3321           1           3585           3593           3601           3603           3617           3625           3633           3641           3657           3653           3641           3657           3653           3654           3657           3653           3705           3713           3721           3729           3737           3745           3753	2 3586 3594 3602 3610 3638 3638 3642 3658 3642 3658 3658 3658 3658 3658 3658 3658 3706 3714 3722 3730 3738 3746	3323 3587 3595 3603 3611 3619 3627 3635 3643 3659 3663 3659 3663 3659 3663 3659 3663 3659 3767 3713 3723 3747 3745	3324           4           3588           3496           3604           3620           3628           3636           3644           3658           3660           3664           3663           3706           3716           3724           3743           3748           3756	<b>5</b> <b>3589</b> <b>3497</b> <b>3605</b> <b>3613</b> <b>3621</b> <b>3623</b> <b>3645</b> <b>3663</b> <b>3665</b> <b>3663</b> <b>3667</b> <b>3665</b> <b>3663</b> <b>3701</b> <b>3707</b> <b>3717</b> <b>3725</b> <b>3713</b> <b>3749</b> <b>3757</b>	3326 6 3590 3598 3606 3614 3622 3630 3643 3645 3662 3662 3662 3670 3678 3662 3664 3702 3710 3718 3726 3724 3758	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 639 <b>3</b> 639 <b>3</b> 647 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 665 <b>3</b> 667 <b>3</b> 679 <b>3</b> 665 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 725 <b>3</b> 743 <b>3</b> 759	7400 7410 7420 7430 7450 7450 7450 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3856 3864 3856 3864 3888 3896 3984 3912 3920 3928 39344 3952 3944 3952 3944 3954 3960 3964 3964 3964 3954 4008	1 3841 3849 3865 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3945 3945 3945 3945 3945 3945 3945	2 3842 3850 3858 3866 3874 3882 3890 3898 3914 3914 3914 3938 3946 3944 3954 3954 3978 3996 3998 3996	3579 3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3931 3931 3933 3947 3955 3963 3979 3987 3987 3987 3987	4 3844 3845 3860 3868 3866 3868 3867 3884 3892 3900 3908 3916 3924 3930 3948 3948 3948 3948 3948 3956 3988 3998	3581 5 3845 3863 3863 3867 3885 3893 3901 3905 3917 3949 3949 3949 3949 3949 3949 3949 394	3582           6           3846           3854           3854           3862           3870           3878           3894           3910           3918           3942           3950           3954           3955           3956           3957           3958           3950           3954           3950           3954           3950           3952           3990           3998           40014	7 3847 3853 3633 3871 3879 3895 3993 3991 3919 3927 3943 3951 3959 3943 3951 3959 3943 3951 3959 3943 3951 3959 3957 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3953 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 395
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7040 7050 7070 7110 7120 7140 7150 7140 7150 7140 7150 7140 7170 7200 7210 7220 7220 7220 7220 7250 7250	O         3584           35584         3592           3600         3668           3616         3624           3640         3643           3656         3664           3696         3668           3660         3688           3664         3670           3700         3728           3744         3752           3760         3769	1 3585 3593 3601 3609 3633 3641 3649 3657 3665 3633 3641 3689 3697 3705 3705 3705 3705 3705 3721 3729 3737 3745 3753 3761	2 3586 3594 3602 3610 3638 3638 3642 3658 3642 3658 3642 3658 3666 3674 3658 3666 3714 3722 3730 3738 3746 3754 3754	3323 3587 3595 3603 3611 3619 3625 3643 3659 3663 3659 3663 3659 3663 3659 3707 3715 3723 3747 3755 3765	4 3588 3496 3604 3612 3620 3620 3628 3636 3664 3664 3664 3664 3664 3664 366	3325 5 3589 3497 3605 3613 3621 3623 3645 3663 3663 3663 3663 3701 3709 3717 3725 3749 3749 3757 3765	3326 6 3590 3598 3606 3614 3622 3630 3643 3645 3662 3662 3662 3670 3678 3662 3664 3710 3718 3726 3714 3726 3758 3758	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 639 <b>3</b> 639 <b>3</b> 647 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 665 <b>3</b> 665 <b>3</b> 667 <b>3</b> 679 <b>3</b> 665 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 727 <b>3</b> 743 <b>3</b> 759 <b>3</b> 765 <b>3</b> 767	7400 7410 7420 7430 7450 7450 7450 7550 7550 7550 7550 755	0 3840 3848 3856 3864 3856 3864 3856 3868 3888 3896 3912 3920 3928 39344 3952 3944 3952 3944 3954 3954 3954 3954 3954 3954 3954 3954 3954 3954 3956 3954 3956 3954 3956 3956 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 39	1 38641 38649 38657 38655 3873 38681 3889 39937 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 39945 3	2 3842 3850 3850 3860 3868 3868 3874 3882 3890 3914 3914 3914 3914 3938 3946 3943 3946 3954 3946 4002	3579 3843 3851 3859 3867 3875 3883 3899 3907 3915 3931 3931 3933 3947 3955 3963 3967 3987 3987 3987 3987 3987	4 3844 3845 3860 3868 3866 3868 3866 3884 3892 3900 3908 3916 3924 3930 3948 3948 3948 3956 3948 3956 4004 4020	3581 5 3845 3863 3863 3863 3865 3885 3885 3893 3901 3905 3917 3949 3949 3949 3949 3949 3949 3949 394	6 3846 3854 3854 3854 3854 3854 3857 3870 3878 3894 3990 3918 3934 3945 3950 3958 3956 3958 3956 3959 3959 3959 3959 3990 4014 4022	7 3847 3853 3653 3855 3863 3871 3875 3903 3919 3927 3935 3945 3945 3945 3945 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3957 3955 3957 3955 3957 3957 3957 3957 3957 3957 3957 3957 3959 3959 3959 3959 3959 3959 3959 3959 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3959 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 3951 395
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7030 7040 7050 7040 7050 7070 7110 7120 7140 7150 7140 7150 7140 7150 7140 7150 7210 7210 7220 7230 7250 7250 7270	O         3584           35584         3592           3600         3668           3616         3624           3632         3640           3643         3656           36643         36643           36563         36643           3704         3720           3728         3726           3744         3752           3768         3768	3321           1           3585           3593           3601           3603           3617           3625           3633           3641           3643           36457           3665           3673           3664           3657           3705           3713           3721           3753           3769	2 3586 3594 3602 3610 3638 3638 3638 3642 3658 3658 3658 3658 3658 3658 3658 3658	3323 3587 3595 3603 3611 3627 3635 3643 3659 3643 3659 3663 3659 3667 3765 3723 3731 3739 3747 3755 3763 3771	3324           4           3588         3496           3604         3612           3620         3628           3644         3652           3660         3668           3670         3708           3716         3724           3744         3756           3756         3764           3772         3740	3325           5           3589           3497           3605           3613           3621           3623           3645           3663           3701           3717           3725           3733           3741           3745           3757           3765           3773	3326 6 3590 3598 3606 3614 3622 3630 3645 3662 3662 3662 3662 3662 3662 3662 3710 3718 3726 3714 3758 3758 3758 3758	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 639 <b>3</b> 631 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663 <b>3</b> 671 <b>3</b> 679 <b>3</b> 685 <b>3</b> 667 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 725 <b>3</b> 743 <b>3</b> 759 <b>3</b> 767 <b>3</b> 775	7400 7410 7420 7430 7450 7460 7470 7550 7560 7550 7560 7550 7560 7550 7560 7570 7600 7650 7660 7650 7660 7670	3576           0         3840         3848         3856         3864         3863         3866         3863         3863         38963         39344         3912         39244         39543         39544         39543         39544         39544         39544         39952         39844         39954         39960         39546         39944         39954         39944         39954         39944         39954         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944         39944	1 38641 38647 3869 3869 3873 3881 3889 39913 39945 39945 39945 39945 39945 39945 39945 39945 39953 39945 39953 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39855 39953 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39957 39955 39957 39955 39957 39955 39957 39955 39957 39955 39957 39955 39957 39955 39957 39955 39957 39955 39957 39955 39953 39955 39953 39955 39953 39955 39955 39953 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39555 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 39955 399555 39955 399555 39955 39	2 3842 3850 3850 3850 3860 3874 3882 3890 3914 3914 3914 3914 3930 3938 3946 3954 3954 3954 3962 3978 3996 3998 4002 4010 4018 4026	3579 3843 3851 3857 3875 3875 3883 3891 3899 3907 3915 3947 3947 3955 3963 3947 3955 3963 3979 3987 3987 3987 3987 3987 4011 4019 4027	4 3844 3852 3860 3868 3868 3876 3884 3892 3900 3908 3916 3924 3930 3948 3948 3948 3948 3948 3948 3948 3948	3581 5 3845 3863 3863 3867 3885 3885 3885 3893 3901 3901 3901 3901 3901 3901 3917 3925 3933 3949 3957 3949 3957 3949 3959 3949 4005	3582           6           3846           3854           3854           3870           3878           3894           3918           3950           3953           3954           3953           3954           3955           3956           3957           3996           3998           4014           4022           4030	7 3847 3853 3853 3863 3863 3863 3863 3867 3993 3991 3995 3951 3955 3953 3951 3959 3954 3955 3954 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3957 3955 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 39577 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 39
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000 7010 7020 7040 7050 7040 7050 7070 7110 7120 7140 7150 7140 7150 7140 7150 7140 7150 7170 7200 7210 7220 7230 7250 7250 7250 7250 7250 7250 7250 725	O         3584           3584         3592           3600         3640           3640         3643           3656         3664           3668         3664           3704         3720           3720         3722           3720         3743           3722         3760           3768         37768           37761         37762	3321           1           3585           3593           3601           3603           3601           3603           3601           3603           3601           3603           3617           3625           3633           3641           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           37753           3713           3753           3761           3769           3777           37025	2 3586 3594 3602 3610 3638 3638 3658 3664 3658 3658 3658 3658 3658 3658 3658 3706 3737 3730 3738 3776 3770 3778	3323 3587 3595 3603 3619 3627 3635 3643 3659 3643 3659 3643 3659 3643 3659 3643 3659 3667 3765 3773 3779 3775 3763 3771 3779	3324           4           3588           3496           3604           3620           3623           3644           3652           3660           3668           3668           3668           3676           3716           3756           3756           3754           3772           3780	3325           5           3589           3497           3605           3613           3621           3623           3645           3661           3663           3661           3663           3663           3701           3717           3725           3733           3741           3757           3765           3777           3781	3326 6 3590 3698 3606 3614 3622 3630 3638 3646 3654 3662 3654 3662 3654 3662 3654 3710 3710 3718 3726 3774 3758 3758 3758 3758 3758	<b>7</b> <b>3</b> 591 3599 3607 3615 3631 3639 3647 3655 3663 3671 3679 3687 3665 3703 3711 3719 3725 3743 3751 3755 3743 3751 3755 3767 3775	7400 7410 7420 7430 7440 7450 7560 7510 7550 7560 7570 7660 7570 7660 7670 7610 7620 7630 7640 7650 7660 7670	0 3840 3848 3856 3864 3856 3860 3888 3896 3992 3928 3934 3952 3944 3952 3944 3952 3944 3954 3954 4008 4008 4016 4024 4032	1 38641 38649 3867 3865 3873 3865 3873 3881 3889 3993 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3947 3	2 3842 3850 3858 3850 3858 3868 3874 3882 3890 3914 3922 3930 3938 3944 3954 3954 3954 3954 3954 3954 4002 4010 4018 4026	3579 3843 3843 3851 3857 3875 3875 3883 3891 3915 3923 3947 3915 3947 3955 3963 3947 3955 3963 3971 3971 3971 3971 3971 3971 3971 397	4 3844 3852 3860 3868 3866 3868 3876 3884 3892 3900 3908 3916 3924 3930 3948 3956 3948 3956 3948 3958 3964 4024 4022 4028	3581 5 3845 3853 3861 3863 3885 3885 3885 3893 3901 3907 3917 3925 3933 3949 3957 3949 3957 3949 3957 3949 3959 3949 4013 4021 4029 4037	3582           6           3846           3854           3854           3854           3878           3886           38902           3918           3918           3950           3953           3954           3956           39574           3990           3990           3990           3990           3990           3990           3990           4014           4022           4030	7 3847 3853 3863 3871 3879 3863 3871 3879 3903 3911 3927 3935 3951 3955 3953 3951 3959 3957 3953 3951 3954 3955 3955 3955 3955 3955 3955 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 39577 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 39
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000           7010           7020           7030           7040           7050           7070           7100           7100           7100           7110           7120           7140           7150           7160           7170           7200           7230           7240           7250           7260           7270           7300           7310           7320	O         3584         3592           3600         3584         3692           3600         3608         3616           3624         3632         3640           3643         3656         3664           3672         3688         3696           3704         3720         3728           3752         3760         3752           3768         3776         3778           3778         3778         3778           3776         3778         3779	3321           1           3585           3593           3601           3603           3601           3601           3602           3633           3641           3645           3657           3657           3657           3665           3773           3703           3775           3775           3753           3761           3763           37763           37761           37763           37761           3763           3777           3785           3792	2 3586 3594 3602 3610 3618 3668 3664 3658 3658 3658 3658 3658 3658 3658 3658	3323 3587 3595 3603 3611 3627 3635 3643 3659 3664 3659 3665 3665 3665 3665 3665 3669 3707 3713 3739 3773 3775 3763 3771 3779 3797 3797 3797	3324           4           3588           3612           3620           3623           3644           3652           3664           3663           3664           3668           3668           3668           3668           3668           3668           3668           3700           3703           3712           3732           3740           3756           3764           3780           3780           3780           3792	3325 5 3589 3497 3605 3613 3621 3629 3637 3645 3663 3663 3669 3677 3765 3733 3741 3797 3757 3773 3757 3775 3773 3781 3781 3781 3781 3797	3326 6 3590 3598 3606 3614 3622 3630 3622 3630 3646 3662 3662 3662 3662 3662 3662 3662	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 633 <b>3</b> 631 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663 <b>3</b> 677 <b>3</b> 675 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 727 <b>3</b> 743 <b>3</b> 751 <b>3</b> 755 <b>3</b> 767 <b>3</b> 775 <b>3</b> 783 <b>3</b> 799 <b>1</b> 759	7400 7410 7420 7430 7440 7450 7560 7570 7550 7560 7570 7560 7570 7660 7670 7660 7670 7660 7670 7660 7670 7670	0 3840 3848 3856 3864 3876 3880 3880 3880 3984 3912 3920 3928 3934 3952 3944 3952 3944 3952 3944 3954 4024 4008 4016 4024 4040	1 38641 38649 3867 3865 3873 3865 3873 3881 3889 3993 3945 3945 3945 3945 3945 3945 3945 3945 4040 4041 4025 4033 4041	2 38578 38578 3850 3858 3868 3858 3868 38674 3882 3890 3914 3922 3930 3938 3934 3954 3954 3954 3954 3954 3954 4002 4010 4012 4012 4012 4012	3579 3579 3867 3865 3857 3875 3883 3891 3937 3915 3947 3955 3963 3947 3955 3963 3947 3955 3963 4011 4019 4027 4035 4045	4 3884 3852 3860 3868 3876 3884 3884 3884 3884 3884 3884 3990 3900 3916 3924 3930 3948 3948 3948 3948 3948 3944 4024 4024 4028 4036	3581 5 3845 3853 3861 3869 3877 3885 3885 3885 3885 3885 3885 3885	6 3846 3854 3854 3854 3854 3854 3854 3858 3854 3990 3918 3926 3934 3945 3958 3958 3956 3958 3956 3954 4054 4024 4030 4038	7 3847 3853 3863 3871 3875 3863 3871 3879 3903 3911 3927 3935 3951 3959 3957 3959 3957 3959 3957 3953 3951 3959 4007 4015 4023 4023 4023 4024 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 4025 40
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000           7010           7020           7030           7040           7050           7060           7070           7100           7100           7110           7120           7130           7160           7100           7120           7200           7230           7240           7250           7260           7270           7300           7310           7330	O         3584           35584         3552           3600         3608           3616         3624           3632         3640           3648         3664           3668         3668           3704         3712           3774         3728           3768         3768           3776         3778           3778         3778           3778         3778           3778         3778           3778         3784           3792         3800	3321           1           3585           3593           3601           3603           3617           3645           3657           3665           3657           3665           3663           3664           3647           3647           3689           3713           3729           3737           3753           3769           3777           3785           3793           3795           3795           3793           3795           3793           3795           3793           3795           3793           3794	2 3586 3594 3602 3610 3618 3626 3634 3642 3658 3666 3658 3666 3658 3666 3658 3666 3658 3706 3738 3730 3738 3736 3754 3778	3323 3587 3595 3603 3619 3619 3627 3635 3643 3659 36643 3659 36643 3659 3667 3669 3667 3669 3707 3709 3713 3731 3779 3776 3779 3787 3797 3787 3798	3324           4           3588           36496           3604           3620           3623           3644           3652           3660           3660           3660           3660           3660           3660           3660           3660           3660           3660           3682           3700           3700           3712           3740           3732           3740           3746           3772           3780           3788           3796           3780           3780	3325           5           3589           36497           3605           3613           3621           3623           3643           3643           3643           3643           3645           3661           3663           3663           3663           3663           3701           3703           3717           3733           3741           3757           3773           3781           3789           37805	3326 6 3590 3598 3606 3614 4622 3630 3638 3646 3654 3662 3662 3670 3678 3662 3670 3710 3718 3726 3734 3758 3754 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3659 3758 3659 3758 3659 3758 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3659 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 3758 375	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 623 <b>3</b> 631 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663 <b>3</b> 677 <b>3</b> 675 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 727 <b>3</b> 743 <b>3</b> 751 <b>3</b> 755 <b>3</b> 743 <b>3</b> 751 <b>3</b> 775 <b>3</b> 775 <b>3</b> 783 <b>3</b> 791 <b>3</b> 799 <b>3</b> 807	7400 7410 7420 7430 7440 7450 7500 7510 7550 7550 7550 7550 7550 75	3576           O           3840           3848           3856           3864           3875           3880           3883           3993           3912           3923           3934           3944           3943           3944           3944           3944           3944           3944           4048           4016           4018           40404           40432           40456	1 3841 3849 3857 3865 3873 3865 3873 3881 3889 3993 3921 3929 3935 3945 3945 3945 3945 3945 3953 3945 3945 3944 4041 4041 4057	2 38578 38578 3858 3858 3858 3858 3858 38	3579 3579 3843 3851 3859 3867 3875 3883 3883 3891 3915 3923 3931 3923 3947 3955 3963 3947 3955 3963 3947 3955 4003 4019 4027 4019 4027	4 3884 3852 3860 3868 3876 3884 3884 3884 3884 3884 3990 3900 3916 3924 3930 3948 3948 3956 3948 3956 3988 3988 3988 3988 4004 4012 4028	3581 5 3845 3853 3861 3869 3877 3885 3885 3885 3885 3893 3901 3917 3925 3933 3941 3949 3949 3949 3949 3949 3949	3582           6           3846           3854           3862           3870           3878           3878           3878           3878           3894           3902           3910           3918           3926           3934           3958           3956           3958           3958           3956           3994           4038           4004           4038           4062	7 3847 3853 3683 3863 3871 3873 3863 3887 3993 3991 3927 3935 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 4007 4007 4002 4003 4003 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 4063 40663 4065 4065 4065 4065 4065 4065 4065 4065 4065 4065 40
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000           7010           7020           7030           7040           7050           7060           7060           7070           7100           7110           7130           7140           7150           7200           7210           7210           7210           7210           7220           7230           7240           7250           7260           7270           7300           7310           7330           7340	O           35584           35584           35592           3600           36616           36623           36643           36643           36643           36643           36643           36643           36643           36644           36645           36646           36647           36648           36648           36649           36649           36649           36649           36648           36649           36649           36640           36640           36642           36643           36644           3712           37720           37760           3760           3776           3776           38000           38000           38000	3321 1 3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3663 3663 3663 3673 3667 3765 3775 3775 3775 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3776 3777 3776 3776 3777 3776 3776 3776 3776 3777 3776 3776 3777 3776 3776 3777 3776 3776 3777 3776 37776 3777 3776 3777 3776 37775 3777 3766 37777 3776 37776 37777 3776 37777 3766 37777 3776 37777 3776 37777 3776 37777 3776 37777 3776 37777 3776 37777 37777 37775 37777 3776 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37767 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 37777 377777 37777 37777 377777777	2 35866 3594 3602 3610 3618 3626 3634 36642 36634 36642 36634 36642 36634 36642 36634 36642 36634 3764 37764 37784 37786 37786 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37788 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37862 37788 37886 37886 37886 37886 37788 37886 37886 37886 37886 37886 37788 37886 37886 37886 37886 37886 37788 37886 37788 37886 37886 37788 37886 37788 37886 37788 37886 37788 37886 37788 37886 37788 37886 37788 37886 37788 37886 37788 37886 37788 37886 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 37788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 37778 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 37779 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377788 377777777	3323 3587 3595 3603 3611 3619 3627 3643 36651 36653 36643 36651 36653 36675 36675 36675 36675 36675 36675 3763 37707 37755 3773 3779 37767 37767 37787 37787 37787 37787 37803 38033 3811	3324           4           3588           3496           3604           3628           3623           3644           3652           3660           3664           3652           3660           3660           3660           3660           3660           3660           3670           3700           3708           3712           3740           3748           3764           3776           3788           3796           3780           3780           3780           3780           3780           3780           3780	3325 5 3589 3497 3605 3613 3621 3623 3663 3663 3663 36645 3663 3667 3665 3693 3701 3709 3717 3725 3733 3741 3749 3741 3749 3773 3765 3773 3781 3789 3797 3795	3326 6 3590 3598 3606 3614 4622 3630 3638 3646 3654 3662 3670 3678 3664 3662 3670 3770 3718 3726 3714 3726 3774 3790 3718 3796 3718 3796 3774	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 623 <b>3</b> 631 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663 <b>3</b> 671 <b>3</b> 679 <b>3</b> 687 <b>3</b> 695 <b>3</b> 663 <b>3</b> 671 <b>3</b> 679 <b>3</b> 687 <b>3</b> 695 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 727 <b>3</b> 743 <b>3</b> 743 <b>3</b> 751 <b>3</b> 755 <b>3</b> 743 <b>3</b> 751 <b>3</b> 775 <b>3</b> 775 <b>3</b> 783 <b>3</b> 791 <b>3</b> 799 <b>3</b> 807 <b>3</b> 815	7400 7410 7420 7430 7440 7450 7460 7510 7550 7550 7550 7550 7550 7550 755	3576           O           3840           3848           3856           3864           3870           3880           3880           3893           3904           3920           3923           3934           3952           3960           3954           3952           3954           3954           3952           3954           3954           4056           4054           4054           4054	1 3841 3847 3857 3865 3863 3887 3889 3995 3915 3921 3929 3937 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 3945 4027 4017 4025 4033 4041 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 3945 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 4017 4017 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 4057 405	2 38578 38578 3858 3858 3858 3858 3858 38	3579 3579 3843 3851 3859 3867 3875 3873 3883 3883 3883 3899 3907 3915 3923 3931 3932 3947 3955 3963 3995 3995 3995 4003 4011 4027 4035 4043 4059 4059	4 38844 3852 3860 3868 3876 3884 3892 3900 3916 3924 3924 3924 3924 3932 3948 3956 3956 3956 3958 39564 4020 4022 4022 4028	3581 5 3845 3853 3861 3869 3877 3987 3991 3909 3917 3925 3933 3949 3949 3949 3949 3949 3949 394	3582           6           3846           3854           3862           3870           3878           3886           3894           3902           3910           3918           3926           3934           3942           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           3958           4002           4038           4046           4070	7 3847 3853 3663 3863 3863 3863 3863 3867 3887 3895 3903 3911 3919 3927 3955 3959 3955 3959 3957 3959 3957 3959 3957 3959 3957 3959 3957 3959 4007 4015 4023 4023 4023 4023 4063 4071
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000           7010           7020           7030           7040           7050           7060           7060           7070           7100           7110           7120           7130           7140           7150           7200           7210           7220           7230           7250           7260           7250           7260           7250           7260           7250           7260           7310           7320           7330           7340           7350           7360	O         3584           3584         3592           3600         36616           3662         36632           3663         36648           36648         36632           36648         36643           36648         36643           3672         36680           3704         3712           37363         37744           37768         37784           37784         3778           38080         38166           3816         38162	3321 1 35685 3593 3601 3609 3617 3625 3633 3641 3649 3657 3663 3641 3649 3657 3663 3641 36649 3657 3765 3775 3775 3765 3776 3778 3778 3778 3778 3778 3789 3778 3789 3778 3789 3778 3789 3778 3789 3778 3789 3778 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3789 3	2 35866 3594 3602 3610 3618 3622 3634 3642 3650 3658 3664 3664 3664 3664 3664 3664 3664 366	3323 3587 3595 3603 3611 3619 3627 3635 3643 3651 3655 36643 3651 3655 36643 3675 3675 3675 3675 3675 3675 3707 3715 3739 3737 3739 3737 3739 3737 3747 3755 3763 3757 3763 3779 3779 3779 3779 3787 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3797 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 3777 37777 3777 3777 3777 3777 377	3324           4           3588           3496           3604           3623           3644           3652           3664           3675           3700           3708           3716           3744           3752           3764           3774           3764           3754           3764           3764           3764           3763           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3764           3780           3804           3820           3821           3822	3325 5 3589 3497 3605 3613 3621 3623 3645 36645 36645 36645 36645 36645 36645 36645 36645 36645 3701 3709 3701 3709 3701 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3749 3741 3741 3741 3741 3741 3741 3741 3741	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3654 3654 3670 3758 3710 3718 3758 3754 3758 3754 3758 3754 3758 3754 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3764 3758 3766 3758 3766 3774 3778 3776 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 3778 378	<b>7</b> <b>3</b> 591 <b>3</b> 591 <b>3</b> 607 <b>3</b> 615 <b>3</b> 623 <b>3</b> 631 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 663 <b>3</b> 671 <b>3</b> 679 <b>3</b> 687 <b>3</b> 679 <b>3</b> 687 <b>3</b> 679 <b>3</b> 687 <b>3</b> 679 <b>3</b> 687 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 727 <b>3</b> 745 <b>3</b> 745 <b>3</b> 745 <b>3</b> 745 <b>3</b> 775 <b>3</b> 775 <b>3</b> 783 <b>3</b> 791 <b>3</b> 799 <b>3</b> 815 <b>3</b> 823 <b>3</b> 821	7400 7410 7420 7430 7430 7440 7440 7440 7440 7500 7510 7550 7560 7550 7560 7550 7560 7550 7560 756	3576           O           3840           3848           3866           3863           3880           3883           3896           3904           3920           3921           3922           39344           3952           3968           3976           3982           3992           4000           4002           4016           4024           4032           4040           4045           4064           4072	1 3841 3847 3857 3865 3865 3863 3881 3889 3995 3945 3945 3953 3945 3953 3945 3953 3953 3953 3954 405 4017 4025 4033 4041 4045 4065 4073 4065 4073 4065 4073 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 4075 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 40777 40777 40777 40777 40777 40777 40777 407777 40777 40777	2 38578 38578 3858 3858 3868 3858 3868 3874 3982 3930 39348 3954 3954 3954 3954 3954 3954 3954 3954	3579 3579 3843 3851 3859 3867 3875 3873 3893 3997 3913 3923 3923 3923 3923 3923 3923 3924 3955 3963 3995 3995 3995 4003 4019 4027 4019 4027	4 3844 3852 3860 3868 3876 3884 3892 3900 3918 3924 3924 3924 3932 3948 3956 3956 3956 3956 39564 3958 39564 4020 4022 4020 4022 4020	3581 5 3845 3853 3861 3869 3877 3985 3999 3917 3925 3933 3949 3957 3949 3957 3949 3957 3949 3957 3949 4013 4021 4029 4037 4045 4061 4061 4061 4065	6 6 3846 3854 3862 3870 3878 3882 3990 3910 3918 3926 3926 3926 3958 3958 3958 3958 3958 3958 3958 3958 3958 4006 4014 4022 4030 4024 4054 4070 4078 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076 4076	7 3847 3853 3683 3863 3863 3863 3863 3863 3863 3863 3863 3871 3879 3887 3993 3993 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 3959 4007 4007 4007 4007 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 4071 407
7000 3584 to to 7777 4095 (Octal) (Decimal)	7000           7010           7020           7030           7040           7050           7060           7060           7070           7100           7110           7120           7140           7150           7160           7100           7100           7100           7100           7200           7200           7200           7200           7200           7200           7200           7200           7200           7200           7300           7310           7320           7340           7350           7360           7360           7370	O         3584           3584         3592           3600         3608           3616         3624           3640         3648           36648         3664           36648         3664           36649         3664           3704         3712           3776         3744           3776         3774           3776         3784           3774         3784           3776         3784           3808         3816           3816         3824	3321           1           3585           3593           3601           3663           3641           3643           3643           3643           3687           3683           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3643           3705           3713           3729           3745           3785           3793           38001           38202           3833           3833	2 35886 3594 3602 3610 3618 3628 3634 3658 3642 3658 3642 3659 3642 3659 3642 3659 3714 3765 3706 3714 3772 3770 3778 3774 3776 3778 3776 3778 37794 3810 3818 3824	3323 3587 3595 3603 3611 3629 3643 3651 3643 3653 3643 3659 3643 3659 3643 3691 3707 3715 3707 3715 3723 3731 3779 3787 3787 3787 3787 3787 3781 3811 3819	3324           4           3588         3496           3604         3612           3620         3628           3634         3652           3664         3652           3706         3684           3716         3724           3724         3748           3748         3748           3778         3788           3796         3804           3820         3828	<b>5</b> <b>5</b> <b>3589</b> <b>3497</b> <b>3605</b> <b>3613</b> <b>3621</b> <b>3623</b> <b>3645</b> <b>3645</b> <b>3645</b> <b>36653</b> <b>3645</b> <b>36653</b> <b>3645</b> <b>36653</b> <b>3645</b> <b>36653</b> <b>3770</b> <b>3717</b> <b>3725</b> <b>3733</b> <b>3725</b> <b>3725</b> <b>3772</b> <b>3749</b> <b>3757</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3775</b> <b>3378</b> <b>3381</b> <b>3382</b> 1 <b>3382</b> 1 <b>3382</b> 1 <b>3382</b> 1 <b>3382</b> 1 <b>3382</b> 1	3326 6 3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3670 3718 3726 3718 3726 3734 3726 3734 3726 3758 3766 3774 3728 3790 3798 3806	<b>7</b> <b>3</b> 591 <b>3</b> 599 <b>3</b> 607 <b>3</b> 615 <b>3</b> 639 <b>3</b> 639 <b>3</b> 639 <b>3</b> 639 <b>3</b> 647 <b>3</b> 655 <b>3</b> 665 <b>3</b> 665 <b>3</b> 671 <b>3</b> 679 <b>3</b> 679 <b>3</b> 679 <b>3</b> 695 <b>3</b> 703 <b>3</b> 711 <b>3</b> 719 <b>3</b> 727 <b>3</b> 735 <b>3</b> 743 <b>3</b> 751 <b>3</b> 759 <b>3</b> 767 <b>3</b> 775 <b>3</b> 783 <b>3</b> 799 <b>3</b> 807 <b>3</b> 823 <b>3</b> 839 <b>3</b> 839 <b>1</b>	7400 7410 7410 7430 7430 7430 7430 7440 7450 7500 7510 7550 7550 7550 7550 7550 75	3576           0           3840           3848           3848           3856           3863           3883           3893           3912           3920           39328           3944           3952           3944           3956           3954           3956           3944           3954           3956           3944           3954           3954           3954           4024           4024           40404           40464           4072           4064           4072           4086           4072           4086	1 3841 3847 3867 3865 3873 3865 3873 3867 3867 3887 3887 3887 3995 3913 3921 3923 3945 3953 3945 3953 3945 3953 3945 3953 3965 3953 3961 3957 4001 4002 4001 4002 4017 4025 4041 4041 4041 4044 4055 4073 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4084 4085 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 4088 40888 4088 4088 4088 4088 40888 4088 4088 4088 4088 4088 4	2 38578 38578 3850 38508 38508 38628 38900 38988 3914 3914 3914 3914 3914 3914 3914 3914	3579 3579 3843 3851 3857 3867 3887 3883 3891 3899 3907 3993 3947 3955 3947 3955 3947 3955 3963 3979 3987 3997 3997 3997 4003 4001 4019 40027 4003 4005 4005	4 3844 38452 3860 3868 3866 3868 3876 3887 3887 3887 3887	3581 5 3845 3863 3863 3863 3867 3885 3893 3901 3909 3901 3909 3931 3949 3949 3949 3949 3949 3949 3957 3949 3957 3949 3959 3989 3989 3989 4005 4001 4021 4029 4003 4005 4005 4005 4005 4005 4005 4005	3582           6           3846           3854           3854           3854           3854           3854           3854           3854           3854           3854           3854           3854           3854           3854           3893           3918           3926           3950           3956           3956           3956           3956           3956           3956           3956           3956           3956           3956           3956           3956           3956           3956           3956           3957           3958           3990           3982           3990           3984           40030           40464           4070           4078           4094           4094	7 3847 3853 3853 3855 3855 3855 3855 3863 3871 3877 3993 3991 3995 3951 3959 3955 3953 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3955 3957 3955 3957 3957 3957 3957 3957 3957 3957 3957 3957 3957 3959 3959 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 3057 4007 4007 4007 4007 4074 4074 4074 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 4077 407

## Appendix F

## Octal-Decimal Fraction Conversion Table

#### OCTAL-DECIMAL FRACTION CONVERSION TABLE

		· · · · · · · · · · · · · · · · · · ·		r		r	
OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000	.000000	.100	.125000	.200	.250000	.300	.375000
.001	.001953	.101	.126953	.201	.251953	.301	.376953
.002	.003906	.102	.128906	.202	.253906	.302	.378906
.003	.005859	.103	.130859	.203	.255859	.303	.380859
.004	.007812	.104	.132812	.204	.257812	.304	.382812
.005	.009765	.105	.134765	.205	.259765	.305	.384765
.006	.011/18	.106	.136/18	.206	.261/18	.306	.386/18
.007	.013071	.107	.1380/1	.207	.2030/1	.307	.388071
.010	.015625	.110	.140625	.210	.265625	.310	.390625
.011	.017578	.111	.142578	.211	.2675/8	.311	.392578
.012	.019531	.112	.144531	.212	.269531	.312	.394531
.013	.021484	.113	.146484	.213	.2/1484	.313	.396484
.014	.023437	.114	.140437	.214	.2/343/	.314	.390437
.015	.020390	110	150390	.215	.275350	.313	.400390
.010	027343	117	15/206	210	277343	.310	.402343
.017	.023230		.134230	.217	.279290	.317	.+0+230
.020	.031250	.120	.156250	.220	.281250	.320	.406250
.021	.033203	.121	.158203	.221	.283203	.321	.408203
.022	.035156	.122	.160156	.222	.285156	.322	.410156
.023	.03/109	.123	.162109	.223	.28/109	.323	.412109
.024	.039062	.124	.164062	.224	.289062	.324	.414062
.025	.041015	.125	.166015	.225	.291015	.325	.416015
.026	.042968	.120	160021	.220	.292968	.320	.41/968
.027	.044921	.127	.109921	.227	.294921	.327	.419921
.030	.046875	.130	.171875	.230	.296875	.330	.421875
.031	.048828	.131	.173828	.231	.298828	.331	.423828
.032	.050781	.132	.1/5/81	.232	.300781	.332	425781
.033	.052/34	.133	.1///34	.233	.302734	.333	.427734
.034	.054687	.134	.1/968/	.234	.304687	.334	.429687
.035	.030040	130	101040	.235	.300040	.330	.431040
037	.056595	130	185546	230	310546	.330	435546
.007	.000340	.107	.100040	.207	.510540		.+000+0
.040	.062500	.140	.187500	.240	.312500	.340	.437500
.041	.064453	.141	.189453	.241	.314453	.341	.439453
.042	.066406	.142	.191406	.242	.316406	.342	.441406
.043	.068359	.143	.193359	.243	.318359	.343	.443359
.044	070312	144	195312	244	320312	344	.445512
045	072203	145	100210	245	324218	345	.447205 AAQ218
047	076171	147	201171	240	326171	347	451171
.050	.078125	.150	.203125	.250	.328125	.350	453125
052	082031	152	207031	252	332031	352	457031
053	083984	153	208984	253	333984	353	458984
.054	085937	.154	210937	254	335937	.354	460937
.055	.087890	.155	.212890	.255	.337890	.355	.462890
.056	.089843	.156	.214843	.256	.339843	.356	.464843
.057	.091796	.157	.2167 <b>96</b>	.257	.341796	.357	.466796
.060	.093750	.160	.218750	.260	.343750	.360	.468750
.061	.095703	.161	.220703	.261	.345703	.361	470703
.062	.097656	.162	.222656	.262	.347656	.362	.472656
.063	.099609	.163	.224609	.263	.349609	.363	.474609
.064	.101562	.164	226562	.264	.351562	.364	.476562
.065	.103515	.165	.228515	.265	.353515	.365	.478515
.066	.105468	.166	.230468	.266	.355468	.366	.480468
.067	.107421	.167	.232421	.267	.357421	.367	.482421
.070	.109375	.170	.234375	.270	.359375	.370	.484375
.071	.111328	.171	.236328	.271	.361328	.371	.486328
.072	.113281	.172	.238281	.272	.363281	.372	.488281
.073	.115234	.173	.240234	.273	.365234	.373	.490234
.074	.117187	.174	.242187	.274	.367187	.374	.492187
.075	.119140	.175	.244140	.275	.369140	.375	.494140
.076	.121093	.176	.246093	.276	.371093	.376	.496093
.077	.123046	.177	.248046	.277	.373046	.377	.498046

#### OCTAL-DECIMAL FRACTION CONVERSION TABLE

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
000000	000000	000100					
.000000	.000000	.000100	.000244	.000200	.000488	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
000010	000000	000110	000074		000540		
.000010	.000030	.000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000014	.000045	.000114	.000289	.000214	.000534	.000314	.000778
.000015	.000049	.000115	.000293	.000215	.000537	.000315	.000782
.000016	.000053	.000116	.000297	.000216	.000541	.000316	.000785
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000021	.000064	.000121	.000308	.000221	.000553	.000321	.000797
.000022	.000068	.000122	.000312	.000222	.000556	.000322	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	.000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000816
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000820
000000	000004	000400			000570		
.000030	.000091	.000130	.000335	.000230	.000579	.000330	.000823
.000031	.000095	.000131	.000339	.000231	.000583	.000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.0001,36	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
000040	000100	000140	000000	000040	000010		
.000040	.000122	.000140	.000366	.000240	.000610	.000340	.000854
.000041	.000125	.000141	.000370	.000241	.000614	.000341	.000858
.000042	.000129	.000142	.000373	.000242	.000617	.000342	.000862
.000043	.000133	000143	.000377	.000243	.000621	.000343	.000865
.000044	000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
000050	000152	000150	000296	000250	000640	000250	000995
000051	000156	000151	000400	000250	000644	000350	.000000
000051	000160	000151	000404	000251	000644	000351	.000888
000052	000164	000152	000404	.000252	000650	.000352	.000892
000053	000167	000153	000406	.000253	000652	.000353	.000896
000054	000107	000154	000411	.000254	.000000	.000354	.000900
000055	.000171	000155	.000415	.000255	.000662	.000355	.000904
000050	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000007	.000357	000911
.000060	.000183	.000160	000427	000260	000671	000360	000915
000061	000186	000161	000431	000200	000675	000000	000010
000062	000190	000162	000434	000201	000679	000301	.000919
000063	000194	000162	000438	000202	000682	000302	000923
000064	000198	000164	000442	000263	000686	000363	000920
000065	000202	000165	000446	000265	000680	000304	.000930
aanoo	000202	000166	000450	000203	000694	.000303	000934
000067	000205	000167	000452	000200	000694	.000300	.000938
	.000203		.000403	.000207	.000030	.000307	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	000371	000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	000225	.000173	000469	000273	000713	000373	000957
.000074	000228	.000174	.000473	000274	000717	000374	000961
.000075	.000232	.000175	.000476	000275	.000720	000375	000965
.000076	.000236	.000176	000480	000276	000724	000376	890000
.000077	.000240	.000177	000484	000273	000728	000373	000972
							.000372

### OCTAL-DECIMAL FRACTION CONVERSION TABLE

		r	<u></u>			·····	
OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
000400	.000976	.000500	.001220	.000600	.001464	.000700	.001708
.000401	.000980	.000501	.001224	.000601	001468	.000701	.001712
.000402	.000984	.000502	.001228	.000602	.001472	.000702	.001716
000403	000988	000503	001232	000603	001476	000703	001720
000404	000991	000504	001235	000604	001480	000704	001724
000405	000995	000505	001239	000605	001483	000705	001728
000406	0000000	000506	001242	000606	001487	000706	001720
.000400	.000333	.000500	.001243	.000000	.001401	.000700	001731
.000407	.001003	.000507	.001247	.000007	.001431	.000707	.001735
.000410	.001007	.000510	.001251	.000610	.001495	.000710	.001739
.000411	.001010	.000511	.001255	.000611	.001499	.000711	.001743
.000412	.001014	.000512	.001258	.000612	.001502	.000712	.001747
.000413	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414	.001022	.000514	.001266	.000614	.001510	.000714	.001754
.000415	.001026	.000515	.001270	.000615	.001514	.000715	.001758
.000416	.001029	.000516	.001274	.000616	.001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617	.001522	.000717	.001766
000420	001037	000520	001281	000620	001525	000720	001770
000420	001037	000520	001285	000621	001525	000720	001773
000421	001045	000521	001289	000622	001523	000721	001777
000422	001040	000522	001203	000622	001527	000722	001791
000423	001043	000523	001293	000623	0015/1	000723	001795
.000424	.001052	.000524	.001290	.000624	.001541	.000724	.001785
.000425	.001050	.000525	.001300	.000625	.001544	.000725	.001769
.000426	.001060	.000526	.001304	.000626	.001548	.000726	.001792
.000427	.001004	.000527	.001308	.000027	.001552	.000727	.001790
.000430	.001068	.000530	.001312	.000630	.001556	.000730	.001800
.000431	.001071	.000531	.001316	.000631	.001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632	.001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001811
.000434	.001083	.000534	.001327	.000634	.001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635	.001575	.000735	.001819
.000436	.001091	.000536	.001335	.000636	.001579	.000736	.001823
.000437	.001094	.000537	.001338	.000637	.001583	.000737	.001827
000440	001098	000540	001342	000640	001586	000740	001831
000441	.001038	000540	001342	000641	.001500	000740	.001831
000442	001102	000542	001350	000642	001594	000742	001034
.000442	.001100	000542	001350	000642	001599	000742	001838
000444	001113	000544	001358	000644	001602	000743	001846
000445	001117	000545	001361	000645	001605	000745	001850
000446	001121	000546	001365	000646	001609	000746	001853
000447	001121	000547	001369	000647	001613	000747	001857
	.001120				.001010		.001007
.000450	.001129	.000550	.001373	.000650	.001617	.000750	.001861
.000451	.001132	.000551	.001377	.000651	.001621	.000751	.001865
.000452	.001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653	.001628	.000753	.001873
.000454	.001144	.000554	.001388	.000654	.001632	.000754	.001876
.000455	.001148	.000555	.001392	.000655	001636	.000755	.001880
.000456	.001152	.000556	.001396	.000656	.001640	.000756	.001884
.000457	.001155	.000557	.001399	.000657	.001644	.000757	.001888
.000460	.001159	.000560	.001403	.000660	.001647	.000760	.001892
.000461	.001163	.000561	.001407	.000661	.001651	.000761	.001895
.000462	.001167	.000562	.001411	.000662	.001655	.000762	.001899
.000463	.001171	.000563	.001415	.000663	.001659	.000763	.001903
.000464	.001174	.000564	.001419	.000664	.001663	.000764	.001907
.000465	.001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466	.001182	.000566	.001426	.000666	.001670	.000766	.001914
.000467	.001186	.000567	.001430	.000667	.001674	.000767	.001918
000470	001100	000570	001434	000670	001679	000770	001022
.000470	001190	000570	001434	000670	001622	.000770	001922
.000471	.001104	000571	0014430	000071	001002	000771	001920
.000472	.001197	.000572	001441	.000672	001690	.000772	.001930
.000473	001201	.000573	001445	000673	001602	.000773	001934
000474	.001209	000574	001449	000675	001693	.000774	001937
.000475	001209	000575	001453	000075	001701	.000775	001041
.000470	001213	000578	001461	000678	001705	000778	001040
.000477	.001210	.000577	.001401		.001705	.000777	.001345

## Appendix G Definition of I/O Interface Signals

### DEFINITION OF I/O INTERFACE SIGNALS

This appendix defines the signals that are exchanged between the 3106 Data Channel and external equipment. There are three classes of signals: bidirectional, 3106 to external equipment, and external equipment to 3106.

Bidirectional Signals					
Data Bits	The 12 lines which carry data are bi-directional, and perform as follows:				
	<ol> <li>In a Read (input) operation, data is transmitted from the external equipment to the 3106.</li> </ol>				
	<ol> <li>In a Write (output) operation, data is transmitted from the 3106 to the external equipment.</li> </ol>				
	<ol> <li>The Connect and Function codes are transmitted from the 3106 to the external equipment via the 12 data lines.</li> </ol>				
Parity Bit A parity bit accompanies each 12 bits of data tran between the 3106 and external equipment. Odd p used; thus the total number of "1's" transmitted i an odd number.					
3106 to External Equipment					
Read	Static "1" signal produced by 3106 during a Read operation.				
Write	Static "1" signal produced by 3106 during a Write operation.				
Connect	Static "1" signal sent to external equipment when 12-bit Connect code is available on data lines. Signal drops when external equipment returns Reply or Reject.				
Function	Static "1" signal sent to external equipment when 12-bit Function code is available on data lines. Signal drops when external equipment returns Reply or Reject.				
Data Signal	Static "1" signal sent to external equipment during both Read and Write operations. Signal drops conditionally when Reply is received from external equipment.				
	<ol> <li>In a Read operation, Data Signal indicates that 3106 is ready to accept a 12-bit word from external equipment.</li> </ol>				
	<ol> <li>In a Write operation, Data Signal indicates the 3106 has placed a 12-bit word on the data lines.</li> </ol>				

3106 to External equipment (Cont.)				
Master Clear	"1" signal from computer which returns channel and external equipment to zero initial conditions and disconnects external equipment.			
Computer Running	Static "1" when computer is operating.			
	External Equipment to 3106			
Reply	Static "1" signal produced by external equipment in response to a Connect, Function, or Data Signal. Signal drops when Connect, Function, or Data Signal drops.			
	<ol> <li>If connection can be made when Connect signal is received, external equipment connects and returns a Reply.</li> </ol>			
	<ol> <li>If specified function can be performed when Function signal is received, external equipment initiates function and returns a Reply.</li> </ol>			
	<ol> <li>In a Read operation, external equipment sends a Reply as soon as it has placed a 12-bit word on the data lines in response to the Data Signal.</li> </ol>			
	<ol> <li>In a Write operation, external equipment sends a Reply as soon as it samples the data lines in response to the Data Signal.</li> </ol>			
Reject	Static "1" signal produced by external equipment in response to a Connect or Function signal, if the connection cannot be made or the function cannot be performed at the time that the external equipment receives the respective signal.			
End of Record	Static "1" signal produced by external equipment during a Read operation. This signal is produced in response to the Data Signal, if the end of the specified block of data has been reached.			
Parity Error	Static "1" signal produced if the total number of "1's" in the 12 data bits plus the parity bit is not an odd number.			
Status Bits	The external equipment uses the 12 status lines to indicate its condition.			
Interrupt Lines	A "1" signal on an interrupt line indicates that an external equipment has reached a predetermined condition. A 3106 may communicate with a maximum of 8 external equipments, and each external equipment uses 1 interrupt line.			

## Appendix H 3100 System Character Set

Char.	Int. BCD	Ext. BCD	Holl.	Char.	Int. BCD	Ext. BCD	Holl.
0	00	12	0	Р	47	47	11-7
1	01	01	1	Q	50	50	11-8
2	02	02	2	R	51	51	11-9
3	03	03	3	S	62	22	0-2
4	04	04	4	т	63	23	0-3
5	05	05	5	U	64	24	0-4
6	06	06	6	V	65	25	0-5
7	07	07	7	W	66	26	0-6
8	10	10	8	х	67	27	0-7
9	11	11	9	Y	70	30	0-8
A	21	61	12-1	Z	71	31	0-9
В	22	62	12-2	=	13	13	3-8
С	23	63	12-3	-(dash)	14	14	4-8
D	24	64	12-4	+	20	60	12
E	25	65	12-5	+0	32	72	12-0
F	26	66	12-6	•	33	73	12-3-8
G	27	67	12-7	)	34	74	12-4-8
н	30	70	12-8	-(minus)	40	40	11
	31	71	12-9	-0	52	52	11-0
J	41	41	11-1	\$	53	53	11-3-8
К	42	42	11-2	*	54	54	11-4-8
L	43	43	11-3	(space)	60	20	blank
М	44	44	11-4	/	61	21	0-1
N	45	45	11-5	,	73	33	0-3-8
0	46	46	11.6	(	74	24	010

#### 3100 SYSTEM CHARACTER SET
# Appendix I Peripheral Equipment Codes

## **Peripheral Equipment**

#### FUNCTION AND STATUS RESPONSE CODES

The following tables list the function and status response codes for the 3248/405 Card Reader and the 322X and 362X Magnetic Tape Controllers.

Function and status response codes for other 3200 peripheral equipments can be found in the reference manuals of these equipments.



#### **COMMENT SHEET**

#### CONTROL DATA 3100 COMPUTER SYSTEM PRELIMINARY REFERENCE MANUAL PUB. NO. 60108400

FROM NAME :\_

BUSINESS

COMMENTS: (DESCRIBE ERRORS, SUGGESTED ADDITION OR DELETION AND INCLUDE PAGE NUMBER, ETC.)

CUT ALONG LINE

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A. FOLD ON DOTTED LINES AND STAPLE



FOLD

STAPLE

### CONTROL DATA SALES OFFICES ALAMOGORDO • ALBUQUERQUE • ATLANTA • BOSTON • CAPE CANAVERAL CHICAGO • CINCINNATI • CLEVELAND • COLORADO SPRINGS • DALLAS • DAYTON DENVER • DETROIT • DOWNEY, CALIF. • HONOLULU • HOUSTON • HUNTSVILLE ITHACA • KANSAS CITY, KAN. • LOS ANGELES • MINNEAPOLIS • NEWARK NEW ORLEANS • NEW YORK CITY • OAKLAND • OMAHA • PALO ALTO PHILADELPHIA • PHOENIX • PITTSBURGH • SACRAMENTO • SALT LAKE CITY SAN BERNARDINO • SAN DIEGO • SEATTLE • WASHINGTON, D.C. INTERNATIONAL OFFICES FRANKFURT, GERMANY • HAMBURG, GERMANY • STUTTGART, GERMANY GENEVA, SWITZERLAND • ZURICH, SWITZERLAND • CANBERRA, AUSTRALIA MELBOURNE, AUSTRALIA • SYDNEY, AUSTRALIA • ATHENS. GREECE LONDON, ENGLAND • OSLO, NORWAY • PARIS, FRANCE • STOCKHOLM, SWEDEN MEXICO CITY, MEXICO, (REGAL ELECTRONICA DE MEXICO, S.A.)

MEXICO CITY, MEXICO, (REGAL ELECTRONICA DE MEXICO, S.A.) OTTAWA, CANADA, (COMPUTING DEVICES OF CANADA, LIMITED) • TOKYO, JAPAN, (C. ITOH ELECTRONIC COMPUTING SERVICE CO., LTD.)



8100 34th AVENUE SOUTH, MINNEAPOLIS, MINNESOTA 55440