

CDC[®] HARDWARE FLOATING-POINT UNIT BT221-A

HARDWARE MAINTENANCE MANUAL

REVISION RECORD				
REVISION	DESCRIPTION			
01	Preliminary released.			
(11/77)				
02	Manual revised to conform to corporate format standards. Released by ECO DS18852.			
(3/78)				
······				
:				
· · · · · · · · · · · · · · · · · · ·				
	4			
Publication No. 88951000				

REVISION LETTERS I, O, Q AND X ARE NOT USED

© 1977, 1978 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to: Control Data Corporation Publications and Graphics Division 4455 Eastgate Mall La Jolla, California 92037 or use Comment Sheet in the back of this manual.

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCOs	COMMENTS
ВТ221-А	01		
	×	, ,	

LIST OF EFFECTIVE PAGES

PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV
Cover									
Title Page									
ii	02								
iii/iv	02								
v/vi	02								
vii/viii	02								
1-1 thru									
	02								
2-1 thru									
2-33	02								
3-1 thru									
3-5	02								
4-1 uiru	02								
5-1 thru	02								[[
5-55	02								
6-1 thru						а. С			
6-32	02								
A-1	02								
B-1 thru									
B-11	02								
C-1 thru									
C-5	02								
D-1 thru									
D-16	02								
E-1 thru									
E-30	02								
Comment									
Sheet	02								
Cover									
							[
					1				
· ·									
					.				
							j		
l	1 1	1		1	. 1	1		1	1.

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

and a second second

PREFACE

This manual describes the functional mechanical and operational characteristics of the $CDC^{(R)}$ BT221-A Hardware Floating-Point Unit (HFPU) used with the CYBER 18-17 (SYSTEM 17) Computer System.

It is assumed that the reader is familiar with CYBER 18-17 hardware and software.

For additional information, the following manuals may be obtained from Literature Distribution Services:

Title	Publication No.
1781-1 Hardware Floating-Point Unit Reference Manual	88951100
1784 Computer Reference Manual	89633400
1784 Computer Input/Output Specifications	89673100
CYBER 18-17 Installation Manual	88996000

CONTENTS

1	GENERAL DESCRIPTION		1-1
1.1 1.1.1 1.1.2 1.2	Physical Description Components Slot Assignments Functional Description		1-2 1-2 1-2 1-3
2	OPERATION AND PROGRAMMING		2-1
$\begin{array}{c} 2.1\\ 2.2\\ 2.2.1\\ 2.2.1.1\\ 2.2.1.2\\ 2.2.1.3\\ 2.2.1.4\\ 2.2.1.5\\ 2.2.1.6\\ 2.2.1.7\\ 2.2.1.8\end{array}$	Equipment Definition Characteristics Command Description Operand Addressing Operand/FPAC Format Rounding Fix Float Number Conversions HFPU Initialition Sequences HFPU Stop/Restart Sequence Function/Status Register Definitions Hardware Execution Times		$\begin{array}{c} 2-1\\ 2-13\\ 2-19\\ 2-21\\ 2-25\\ 2-26\\ 2-27\\ 2-27\\ 2-27\\ 2-28\\ 2-29\\ 2-30\\ \end{array}$
3	INSTALLATION		3-1
$\begin{array}{c} 3.1\\ 3.1.1\\ 3.1.2\\ 3.1.2.1\\ 3.1.2.2\\ 3.1.2.3\\ 3.1.3\\ 3.2\\ 3.2.1\\ 3.2.1.1\\ 3.2.1.1\\ 3.2.1.2\\ 3.2.2\\ 3.2.3\end{array}$	Logic Card Installation Inspection Installation of Jumpers DSA Board A/Q Board SPALU Board Board Installation Mother-Board Installation and Removal Preparation The Backplane The Mother Boards Installation Removal	· · ·	3-1 3-1 3-1 33-2 3-3 3-4 3-4 3-5
4	THEORY OF OPERATION		4-1
4.1 4.1.1 4.1.2 4.1.3 4.1.4 4.2 4.2.1 4.2.1	Hardware Organization Device Structure The Micro-Processor Concept The Programmable Elements The Micro-Instruction Set Description of Algorithms Introduction to Flowcharts and Listings The Algorithms		4-1 4-1 4-9 4-14 4-34 4-34 4-34

4.2.2.1	OP-Code Fetch/Cold Start	4-34
4.2.2.2	The SPEC Group	4-34
4.2.2.3	Single Micro-Instruction Group	4-37
4.2.2.4	Floating Point Group	4-38
4.2.2.5	Index Register Group	4-50
4.2.2.6	The A/Q STOP Command	4-51
4.2.2.7	Restart	4-53

APPENDIXES

Α	Glossary	A-1
В	Micro-Code Listings and Flow Charts	B-1
С	ROM Truth Tables and A/Q Decoding ROMS	C-1
D	Floating-Point A Code and Flow Charts	D-1
E	Master Control Micro-code and Flow Charts	E-1

FIGURES

2.1	HFPU Q-Register Function Format	2-3
2.2	FSR Bit Assignment	2-4
2.3	Addressing Examples	2-22
2.4	Execution Time Examples •	2-33
4.1	HFPU Data Paths	4-2
4.2	Floating Point Micro-Processor Block Diagram	4-6
4.3	Master Micro-Processor Block Diagram	4-7
4.4	Arithmetic Shifting	4-12
4.5	Master Micro-Processor Instruction Format	4-15
4.6	Floating-Point Micro-Processor Instruction Format	4-16
4.7	Flow Chart Conventions	4-35

TABLES

1.1	HFPU Board Summary	1-2
2.1	Function/Status Register Bit Assignment	2-5
2.2	Command-Code Definition	2-14
2.3	Execution Times (worst case operands)(440ns Tac) (600ns cycle)	2-31
3.1	DSA Scanner Position Select Jumpers	3-2
3.2	A/Q Equipment Address, Protect Mode, and Single-Precision	
	Device Jumpers	3-3
3.3	Hexadecimal Code for Equipment Select	3-4
4.1	Master Micro-Processor Instruction Format	4-17
4.2	Floating Point Micro-Processor Instruction Format	4-25

.

GENERAL DESCRIPTION

This manual describes the functional, mechanical, and operational characteristics of the System 17 Hardware Floating Point Unit, herein after referred as the HFPU. This device is designed to provide improvement in the execution time of programs running under MSOS FORTRAN IV. It provides a fully compatible replacement for the software Floating-Point Interpreter packages, FLOT (single-precision) and DFLOT (double-precision). The HFPU interprets and executes the same calling sequences as those used by the software. Thus the software package can be replaced by a small driver for the HFPU with no change in user written programs.

All Floating Point arithmetic in MSOS FORTRAN is done through an interpretive package of subroutines, This package, FLOT or DFLOT, was designed to minimize the amount of memory required for user written programs. In order to do this, a calling sequence structure was established. The calling sequence consists of a command word which may contain up to 4 function commands followed by address words which point to the locations in memory of the operands required for the function. This technique, since it is basically an expansion of the instruction set of the System 17, lends itself very nicely to the construction of a special purpose processor which executes the floating-point calling sequence.

The HFPU is such a device. It consists of a fast, floating-point arithmetic processor coupled to an efficient command interpreter that is interfaced to the A/Q and DSA channels of the System 17 CPU. The HFPU responds to a group of A/Q commands which are used for initialization and diag-Once initialized, the HFPU utlizes the **nostic** purposes. DSA channel to fetch the calling sequence from memory and to retrieve and store operands as required. Upon completion of the execution of the calling sequence, the HFPU returns **a** pointer to the System 17 CPU via the A/Q channel which indicates the next location in memory following the calling This is done so that System 17 program can consequence. tinue execution at the next executable instruction following the calling sequence.

The FLOT calling sequence command set has been expanded for the HFPU to include program-control type commands (Jump and conditional Branch). This opens up the possibility of system software optimization by having the HFPU run in parallel with the System 17 CPU.

As with the reentrant and non-reentrant versions of FLOT and DFLOT, the HFPU has been provided with a reetrancy capability in the form of STOP and RESTART commands. By using these commands, the HFPU can be interrupted and then reintialized without any loss of information.

1

1.1 Physical Description

1.1.1 Components. The unit consists of seven logic cards and three backplane interconnect assemblies. Each interconnect assembly consists of two printed circuit cards (mother-boards) which are coupled via a short cable. Table 1.1 summarizes these cards by name and PWA part number. All power is described from the +5 V supply of the expansion chassis.

1.1.2 Slot Assignments. The logic cards may be installed in two different positions in the expansion chassis. The cards must be in slots in the order detailed in Table 1.1. The major constraint is that the DSA card must be installed in one of the Prewired DSA slots (slot 22 or 14).

The Mother Boards are pushed onto the backplane on the side opposite from the slots occupied by the logic cards.

Name	PWA No.	Standard Slot No.	Alternate Slot No.	Function
ADDR DSA A/Q DPALU(SP) DPALU(DP) SPALU FPHMP	88953800 88953700 88953400 88953100 88954100 88952800 88952500	23 22 21 18 18 17 16	15 14 13 10 10 9 8	Address Preparation DSA Interface & Master Control A/Q Interface & Master Control Master Control Double Precision Extension & Master Control Single Precision Mantissa Arithmetic Floating Point Micro-Processor
EXP&TIM	88952200	15	7	Exponent & Floating- Point Timing
NAME	Mother Bc PWA No.	er Board Location		
P1 P2 TOP P2 BTM	88954400 88954500 88954600		Pl Mother Board P2 pins 1 to 15 Mother Board P2 pins 16 to 31 Mother Board	

TABLE 1.1. HFPU BOARD SUMMARY

88951000 02

1.2 FUNCTIONAL DESCRIPTION

Functionally, the HFPU is provided with a look-ahead feature which allows it to fetch the operand required for a succeeding operation while a preceding floating-point operation is in progress. Thus, although the worse case double-precision FDIV time is approximately 16 micro-seconds, the effective time may be 13 micro-seconds or even lower depending on number of overlapped operations. This feature implies, for instance, that a typical FORTRAN program utilizing single-subscripted variables with execute floating-point operations in nearly the same time as a program utilizing unsubscripted variables.

2.1 Equipment Definition.

The System 17 HFPU is an addressable I/O type of equipment connected to the A/Q and DSA I/O channels of the CPU. It is activated and monitored via the A/Q I/O channel and performs floating-point calculations with data parameters obtained via the DSA I/O channel.

The HFPU uses an operating format that is identical to the FLOT subroutine format and executes all of the FLOT call-operations plus the additional call-operations which are defined in paragraph 2.2.

Two modes of floating-point arithmetic capability are available to the HFPU user. These modes are:

a) Single-Precision Arithmetic (32-bit operand)

b) Double-Precision Arithmetic (48-bit operand) In addition to the two floating-point operation modes, the HFPU has four types of operand-addressing modes. These modes are:

a) Absolute (16-bit)

b) Relative (16 bits with bit 15 - sign)

c) Indexed (16-bit)

d) Indexed un-multiplied (16-bit)

These operand addressing modes allow the user to access all permissible memory locations within a 65K-word memory.

After the HFPU is activated by the appropriate A/Q channel command, it obtains all Command-Code instructions and data operands directly from the System 17 memory via DSA access. It executes these Command-Code instructions and returns the results of the operations to memory as directed. When the HFPU is in Block or Hog Mode, it utilizes the "priority" signal line to enhance the DSA speed for its access to memory.

The HFPU also incorporates an A/Q and DSA protect feature. The A/Q portion of the protect feature consists of a jumper plug on the A/Q Interface board. Presence of a jumper plug is defined as "Protected Mode." Absence of a jumper plug is defined as "Unprotected Mode."

. When the HFPU is set to "Protect Mode", it will set FSR bit 4, accept only protected A/Q Write commands and will cause an "External Reject" to the CPU for any unprotected A/Q Write Commands it receives. When the HFPU is set to "Unprotected Mode", it will accept all legal A/Q I/O commands. Unprotected STOP Commands and unprotected RE-START Commands are defined as illegal.

The DSA protect mode feature is activated by setting bit-4 in the HFPU Function Status Register (FSR). This bit is set by four methods which are:

- (1) A protected A/Q Write Command to Q-Station 0 (A to FSR) with A-Register Bit-4 set.
- (2) A protected A/Q Write Command to Q-Station 3 or 4 (Cold Start SP or DP).

(3) A protected A/Q Write Command to Q-Station A (STOP).
(4) Presence of the A/Q Protect jumper.

NOTE: The above three A/Q Write Commands must be protected to set FSR bit 4 regardless of the A/Q Protect jumper position.

When the DSA Protect Mode is active, it will allow the HFPU to Write data words or store Register contents into protected memory locations without incurring program protect errors. FSR bit 4 stored in memory during the STOP Command will reflect the DSA protect state of the HFPU prior to execution of the STOP Command.

When the DSA Protect Mode is active (FSR bit 4 set) all unprotected A/Q Write Commands will be rejected.

The HFPU contains six functional registers that are accessible through the A/Q I/O channel. These registers are addressed by using the Q-register bits as defined in figure 2.1. The six registers and their use are defined as follows:

a) FSR = Function/Status Register

This is the main control register for the HFPU and will accept A/Q I/O commands at any time. If active, the HFPU accepts an A/Q Write Command to the FSR only if A-bit OO (PCLR) is set. Any other A-bits will be ignored. The functions of the FSR bits are summarized in figure 2.2.

b) CCR = Command-Code Register

This register is normally loaded via the DSA channel and contains the command code instruction word. It can be read on the A/Q channel (see 2.2.1.6 for format) at any time but can only be loaded by an A/Q channel write when the unit is not active.

c) IR = Index Register

This register contains a 16-bit digital number that is used during operand address formation for floating-point calculations. It is normally loaded via the DSA channel by an INDX command. It can be read at any time on an A/Q Read Command but can only be loaded by an A/Q Write command when the unit is not active. The value loaded or written via the A/Q Read and Write commands is always the raw, un-multiplied 16bit number.

d) PCR = Program Counter Register

This register contains a 15-bit digital number used as the base address during operand address formation. It is normally loaded via the A/Q channel by a Cold Start Command and incremented during floating-point operations. It is also loaded via the A/Q channel by an A-Reg to PCR Command or via the DSA channel on a Restart Command. **15** 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Q-REGISTER BITS

\sim	\sim 1	• .	• •
		Transfer Function On A/Q WRITE	Transfer Function On A/Q READ
	0 0 0 0 	$(A-REG) \rightarrow FSR+$	(FSR) \rightarrow A-Reg
-	0001	$(A-REG) \rightarrow CCR^*$	(CCR) \rightarrow A-Reg
,	0 0 1 0 	$(A-REG) \rightarrow IR *$	(IR) - A-REG
	0011	(A-REG) → PCR * (Cold Start Ad- dress) (Single Precision)	(PCR)→ A-REG * (Address Status) (If not Active)
	0100	(A-REG)→ PCR * (Cold Start Ad- dress) (Double Precision)	(PCR)→A-REG * (Address Status) (If not Active)
	0101	(A-REG) — SSAR * (Restart Address)	(PCR) — A-REC (Address Status)
	0110	(A-REG)→FPAC * (FPAC BITS 00 - 15)	(FPAC)→A-REG * (FPAC BITS 00 - 15)
•	• • • • • • • • • • • • • • • • • • •	(A-REG)→FPAC * (FPAC BITS 16 - 31)	(FPAC)→A-REG * (FPAC BITS 16 - 31)
	1000 —>	(A-REG)→FPAC * (FPAC BITS 32 - 47)	(FPAC)→A-REG * (FPAC BITS 32 - 47)
	1001 —)	<pre>(A-REG)→ SSAR (Stop Order, HFPU will stop and use contents of A- register as first</pre>	(SSAR)-) A-REG (SSAR Status)
		address for saving registers)	
	L	HFPU Equipment Code A/Q CHANNEL	$(0_{16} \rightarrow F_{16})$ on

W-Field must be set to zero before

HFPU will respond on A/Q CHANNEL.

*The HFPU returns an "EXTERNAL REJECT" to the CPU if an attempt is made to address these registers while the HFPU is in an active state (in process of calculation or bit 15 FSR set).

+The HFPU returns an "EXTERNAL REJECT" while it is in an active state if A-register Bit \emptyset is not set. If A-Reg Bit \emptyset is set the HFPU returns a "REPLY".

The HFPU will return an External Reject to the CPU on any other A/Q Read or Write Command if the HFPU cannot respond within 4 microseconds. This condition can occur if the Read or Write Command is issued at the time the HFPU is raising its DSA Need signal for a series of address/operand retrievals in Priority mode and the DSA is already active (HFPU must for scanner).

Figure 2.1 HFPU Q-Register Function Format



NOTE 1: Refer to table 2.1 for detailed explanation of bit assignments.

NOTE 2: Console Master Clear referred to in table 2.1 clears all HFPU timing, resets the HFPU to an idle state, and clears all registers with the exception of the PCR and the FPAC. Console Master Clear enters the HFPU via a pin on the A/Q Channel bus.

Figure 2.2. FSR Bit Assignment

.

· .	-	
BIT POSITION	BIT MNEMONIC	BIT DEFINITION
15	ACTV -	Bit is set by A/Q Channel Write Command to FSR with A-bit 15 set (HFPU must be inactive) or by HFPU when it is in an active state. When this bit is set, it will cause the HFPU to reject all A/Q channel Write Commands except A Reg to FSR and Protected Stop (A Reg to SSAR). Bit is cleared or reset by:
		a) Inactive HFPU status.
		b) Program Master Clear.
		c) Console Master Clear.
		Inactive status does not necessarily indi- cate that the HFPU has completed the FLOT subroutine as the STOP Command vill clear FSR bit 15 after storing all appropriate Registers. FSR bit 15 stored at SSAR during the STOP Command will reflect the condition of the HFPU prior to the STOP Command.
		WARNING: Setting this bit via an A/Q Write Command to FSR will place the HFPU in a state such that it will return an External Reject to all A/Q commands except a Program Master Clear (A/Q Write to FSR with A-bit 00 set).
14	OVFL	EXPONENT OVERFLOW. Bit is set by:
	-	 a) HFPU arithmetic operation in which the exponent of result was too large to be represented by the eight binary bits. When this bit is set as a result of an arithmetic operation, the HFPU will force- set the FPAC to the largest floating-point number expressible with the correct F.P. sign.
		b) A to FSR Command (HFPU inactive) from CPU and A-bit 14 = 1. This action sets only this bit and does not affect the con- tents of the FPAC.
		Bit is reset by:
•		a) A to FSR Command (HFPU inactive) from CPU and A-bit $14 = 0$.
		b) Program Master Clear.
		c) Console Master Clear.
88951000 ()2	

BIT POSITION	BIT MNEMONIC	BIT DEFINITION
13	DVFL	DIVIDE FAULT. Bit is set by:
		a) HFPU when an attempt is made to divide by a zero or by an un-normalized operand. When bit is set as a result of an arithmetic operation, the HFPU will force-set the FPAC to the largest floating-point number expressible with the sign of the Dividend.
		 b) A to FSR Command (HFPU inactive) from CPU and A-bit 13 = 1. This action sets only this bit and does not affect the contents of the FPAC.
		Bit is reset by:
		a) A to FSR (HFPU inactive) Command from CPU and A-bit $13 = 0$.
• •		b) Program Master Clear.
	•	c) Console Master Clear.
12	UNFL	EXPONENT UNDERFLOW. Bit is set by:
	•	a) HFPU arithmetic operation in which the exponent of the result was too small to be represented by the eight binary bits. When this bit is set as a result of an arithmetic operation, the HFPU will force- set the FPAC to zero.
		 b) A to FSR Command (HFPU inactive) from CPU and A-bit 12 = 1. This ac- tion sets only the bit and does not affect the contents of the FPAC.
		Bit is reset by:
		a) A to FSR (HFPU inactive) Command from CPU and A-bit $12 = 0$.
		b) Program Master Clear.
	n Alaman ang sangaran Alaman ang sangaran	c) Console Master Clear.

BIT POSITION	BIT MNEMONIC	BIT DEFINITION
11 and 10	OPBC	OPERAND BYTE COUNT. Indicates which of of the four bytes in the CCR is about to be executed. It has the following bit format:
•	i.	Bit Bit
		11 10
		00Operand byte one.01Operand byte two.10Operand byte three.11Operand byte four.
		These bits can be set to any initial state by an A to FSR (HFPU inactive) Command from the CPU and A-bits 11 and 10.
		Bits are reset by:
-		a) A to FSR (HFPU inactive) Command from CPU and A-bits 11 and 10 set to zero.
		b) Cold Start Command.
		c) Program Master Clear.
		d) Console Master Clear.
		NOTE: A/Q Write Command to Q-Station 1 (A Reg to CCR) does not affect the state of FSR bits 11 and 10.
9	RELM	RELATIVE ADDRESSING MODE.
	-	Bit is set or reset by:
•	-	a) The HFPU execution of a CHMD instruc- tion. Refer to paragraph 2.2.1 for detailed explanation.
		b) A to FSR (HFPU inactive) Command from CPU and the state of A-bit 09
		Bit Cleared By:
	•	a) Cold Start Command.
		b) Program Master Clear.
		c) Console Master Clear

. /

BIT POSITION	BIT MNEMONIC	BIT DEFINITION
8	INDS	INDEX MULTIPLY DISABLE.
· · -		This bit is used to inhibit the logic that multiplies the Index Register Con- tents by 2 or 3 during effective address formation.
		Bit is set by:
		a) A to FSR (HFPU inactive) Command from CPU and A-bit 08 set to 1.
		Bit is reset by:
	•	a) A to FSR (HFPU inactive) Command from CPU and A-bit 08 set to 0 .
<i>6</i> .		b) Program Master Clear.
		c) Console Master Clear.
		NOTE: A/Q Write Command to Q Station 2 (A-Reg to IR) does not affect the state of FSR bit 08.
7	DBPM	DOUBLE PRECISION MODE
		Bit is set by an A to FSR Command (HFPU in- active) and A-bit 07 set or by a Cold Start Command in Double Precision (Q station 4). When bit is set, all floating-point calcu- lations are performed in double-precision mode (48 bits).
		When bit is reset, all floating-point cal- culations are performed in single-precision mode (32 bits).
-		Bit is reset by:
с •		a) Program Master Clear.
	•	b) Console Master Clear.
	•	c) Cold Start Command in Single Precision(Q station 3).
6	FEND	FLOATING POINT EXECUTION ENDED. Bit is set by:
		a) The HFPU execution of a FEND instruction.
		b) An A to FSR (HFPU inactive) Command from the CPU and A-bit 06 set to a 1.

BIT POSITION	BIT MNEMONIC	BIT DEFINITION
		Bit is reset by:
•		a) An A to FSR (HFPU inactive) Command from the CPU and A-bit 06 set to a 0 .
	-	b) Cold Start Command.
	,	c) Program Master Clear.
		d) Console Master Clear.
5	UNUSED	Bit is always reset.
4	PROT	PROTECT MODE
		When bit is set it places the HFPU in a protected device mode. This mode allows the HFPU to write into protected memory locations via the DSA channel.
		Bit is set by a protected A-Reg to FSR Command from the CPU and A-bit 04 set to 1, by a protected A/Q Cold Start command, by a protected A/Q Stop Command, or by the presence of the A/Q protect jumper.
	· · · · ·	Bit is reset by:
	. .	a) An unprotected A Reg to FSR Command.
		b) An unprotected A/Q Cold Start Command.
		c) Program Master Clear.
		d) Console Master Clear.
	-	FSR Bit 4 stored at SSAR during the STOP Command will reflect the DSA protect mode of the HFPU prior to the STOP Command.
3	PTFT	PROTECT FAULT
		When bit is set, it indicates that the HFPU was not in protect mode and made a write data access to a protected memory location. Bit is also set or reset by an A to FSR (HFPU inactive) Command from the CPU and the state of A-bit 03. Bit is also reset by:
4		 a) Cold Start Command. b) Program Master Clear. c) Console Master Clear.

BIT POSITION	BIT MNEMONIC	BIT DEFINITION			
2 and 1	SCAM	SCANNER ACCESS MODE			
-		State of these bits selects or indicates one of three modes of HFPU DSA Channel accesses. These modes are:			
		Bit Bit Access Mode			
		2 1			
		0 0 BLOCK. The HFPU will stop the scanner for up to five successive memory cycles during a Command code word fetch. The HFPU will not release the scanner before			
		determining if the first command yte of that word requires mem- ory. If the first command re- quires memory the HFPU will hold the scanner and access memory			
		to fetch the address-pointer word and one, two, or three operands. If the first command byte does not require memory or is a Branch			
		Accumulator command and the FPAC is active the HFPU will release the scanner. In either case, the second, third, and fourth command bytes that require memory must wait for the scanner to re-			
•		can hold the scanner for up to four memory cycles.			
_		Block mode will activate (first access) or maintain (second through fifth access) the DSA PRIORITY signal for all memory accesses subject to restrictions found elsewhere in this specifi-			
	•	 cation. 1 HOG. Once the HFPU is started the scanner will be held until the HFPU executes a FEND instruc- tion. DSA PRIORITY signal will be active from start to finish. 			
		1 0 WORD. Scanner will be released after every DSA data word access. DSA PRIORITY signal will not be active.			

BIT POSITION	BIT MNEMONIC	BIT DEFINITION
	-	These bits are set by: a) An A to FSR (HFPU inactive) Command from the CPU with A-bit 02 set to a 1 and/or A-bit 01 set to a 1. These bits are reset by: a) An A to FSR (HFPU inactive) Command from the CPU with A-bit 02 set to a "0 and/or A-bit 01 set to a 0
0	PCLR	 b) Program Master Clear. c) Console Master Clear. PROGRAM MASTER CLEAR
		When HFPU receives A-bit 00 set and an A to FSR Command, it will clear all timing, reset the unit to an idle state and clear all registers with the exception of the PCR and the FPAC. The HFPU will ignore any other A bits that are set. Bit is not used on an A/Q Read Command. The PCLR function is identical in all respects to a Console Master Clear.

The HFPU will Externally Reject any attempt to Read/ Write the PCR while the HFPU is active and Q-Station 3 or 4 is used. The HFPU will permit the PCR to be read at any time with an A/Q Read Command to Q-Station 5.

e) FPAC = Floating Point Accumulator

This register is the main arithmetic register in the HFPU. It is 32-bits wide for single precision and 48-bits wide for double precision. (See paragraph 2.2.1.1, FPAC format). The FPAC can be accessed via A/Q channel Writes or Reads to Q-Station 6, 7, 8 or via the DSA by any of several command codes. The HFPU will externally reject any attempt to Write/Read the FPAC via the A/Q channel if the HFPU is active.

f) SSAR = Stop Save Address Register

This register contains a 16-bit digital number used as an absolute address for the starting location in memory of where to save the HFPU registers when a Stop order is issued. It is addressable only by the A/Q channel. The HFPU will accept an SSAR write Command at any time if the SSAR Command is protected. The HFPU will return an external reject to the CPU if the SSAR write Command is not protected regardless of the A/Q protect jumper setting.

In addition to the accessible registers, the HFPU contains several internal registers, the most important of which is the Look-Ahead Buffer (LABF) which, combined with some parallelism in the logic, is used to speed sequential operations. The LABF consists of three 16-bit registers which are used to hold the operand for the next floating-point calculation. This extra register allows operands to be fetched from memory while a preceeding floating-point operation on the FPAC is still in process. Additionally, the logic parallelism alluded to above allows certain HFPU operations to execute to completion while an FPAC operation is in process.

The effects of this look-ahead feature are discussed further in section 2.2.1.8.

2.2 Characteristics

The HFPU recognizes 16 unique command-codes in its CCR. Command-code 0 is recongnized as a special two-byte commandcode; that is, the next byte is the command to be executed. This increases the number of available command-codes to 31, of which 25 are used in the HFPU. These command codes are listed in table 2.2. After the HFPU is activated, it responds to a FLOT calling sequence.

A basic FLOT calling sequence consists of an instruction word consisting of four commands, followed by the operand addresses (Address Pointers). The left most 4-bit byte is the first operation; the operand addresses, if they are required, follow in the same order as the operation bytes, one word per byte. As many bytes may exist as desired, but the terminating byte must be a 4, the operation FEND.

Example:	•	15	1211	8	7	43	3	0 (CPI	J Bits
CPU	Р	OP1	OP2	2	OP3		Op4			·
WORD	P+1		A1							
LOCATIONS	P+2		A2							
	P+3		A4							
	P+4	OP5	OPE	;	4(Fend	d)				
	P+5		A5			T				
•	P+6		A6							

The OP's are the operation codes; the A's are their operand addresses. Not all operations require memory access; in the example, OP3 does not have a corresponding A3. TABLE 2.2. COMMAND-CODE DEFINITION

ÇODE MNEMONIC	4-BIT CODE	DESCRIPTION
FLOF	1	FLOAT TO FIXED
		The contents of the FPAC are converted to fixed point and the results stored at the effective operand address. FPAC Bits 16-31 will contain the fixed-point number. If positive overflow occurs, FPAC 16-31 will contain 7FFF. If negative overflow occurs, FPAC 16-31 will contain 8000. The raw, unmultiplied Index value will be used in effective address formation for FLOF.
FIXF	2	FIXED TO FLOAT
		The contents of the effective operand address are converted to floating point and the result placed in the FPAC. The raw, unmultiplied, index value will be used in effective address formation for FIXF.
STRI	3	STORE INDEX
		Stores the contents of the Index Register at the effective operand address. Does not alter the contents of the Index Register. Indexed address information is inhibited during the execution of this instruction.
FEND	4	END of calling sequence. This operation terminates the calling se- quence and causes the HFPU to return to an idle state. Execution of this code sets bit 6 and clears bit 15 in the FSR. No o- perand address is needed for this code.
CHMD	5	CHANGE MODE
		All operand addresses following this oper- ation code in the calling sequence are made relative if the preceding addresses were absolute and absolute if preceding ad- dresses were relative. Does not affect the Index Register value. Sets bit 9 of the FSR when relative mode address is in effect. No operand address in needed for this code.

•

CODE LINÉMONIC	4-BIT Code	DEFINITION
NIDX -	6	NO INDEX Clears the Index Register which disables the indexing of operand addresses. No operand address is needed for this code.
FCOM	7	FLOATING COMPLEMENT Complements the contents of the FPAC. NO operand address is needed for this code.
FSUB	8	FLOATING SUBTRACT The contents found at the effective oper- and address is subtracted from the con- tents of the FPAC and the results are then placed in the FPAC.
FMPY	9	FLOATING MULTIPLY The contents found at the effective operand address is multiplied by the contents of the FPAC and the results are placed in the FPAC.
FDIV	A ₁₆	FLOATING DIVIDE The contents of the FPAC is divided by the contents found at the effective oper- and address and the results are placed in the FPAC.
FLDD	^B 16	FLOATING LOAD The contents found at the effective operand address are loaded into the FPAC. This must be a normalized floating-point number.
ADDI	с ₁₆	ADD TO INDEX Adds the contents of the effective operand address to the contents of the Index Register and places the result in the Index Register. Indexed address formation is inhibited during the exe- cution of the instruction.
FLST	D ₁₆	FLOATING STORE The contents of the FPAC are stored at the effective operand address. The contents of the FPAC are not altered by this operation.
FADD	е ₁₆	FLOATING ADD The contents found at the effective operand addresses are added to the contents of the FPAC and the results are placed in the FPAC.

88951000 02

2-15

CODE MNEMONIC	4-BIT CODE	DEFINITION
	F ₁₆	The contents found at the effective oper- and address are loaded into the Index Re- gister. The operand addresses of all sub- sequent FLOF, FLDD, FLST, FADD, FSUB, FMPY, FDIV and FIXF operations will be affected in the following manner:
		a) If FSR bit 8 is clear, the contents of the Index Register will be multiplied by 2 when the unit is in single precision mode and the effective operand address is being formed. The contents of the Index register will not be changed.
		b) If FSR bit 8 is clear, the contents of the Index Register will be multiplied by 3 when the unit is in double precision mode and the effective operand address is being formed. The contents of the Index Register will not be changed.
		c) If FSR bit 8 is set, the raw Index Re- gister contents will be added to the base address when the effective address is being formed.
•		d) For the functions FLOF and FIXF, the raw Index value will always be used.
SPEC	0	SPECIAL COMMAND CODE This code causes the HFPU to recognize the next byte as a code within the following Branch (jump) command-code subset. If the next byte is a "0", a FEND will be executed.
*CACS	1	CONTINUE ANOTHER CALLING SEQUENCE Starts a new floating-point instruction se- quence by loading the effective operand address into the PCR and then loading the contents of the effective operand address into the Command-Code Register (CCR). The new code execution will start at OP byte one. Indexed address formation is inhibited during the execution of this instruction.

*These command-codes are executed only if the preceding byte is a SPEC code.

·		4-BIT	DEFINITION
	*BRAM	2	BRANCH ACCUMULATOR MINUS
	- DRAM	4	If the condition is satisfied (FPAC Negative), the HFPU continues execu- tion by loading the effective operand address into the PCR and then loading the contents of the effective operand address into the CCR The new code
			execution will start at OP byte one. Indexed address formation is inhibited during the execution of this instruc- tion. If the condition is not satis- fied, the Program Count Register will be incremented by (+1) before the next command code is executed.
	*BRAZ	3	BRANCH ACCUMULATOR ZERO If the condition is statisfied (FPAC Zero), the HFPU continues execution by loading the effective operand ad-
			dress into the PCR and then loading the contents of the effective operand address into the CCR. The new code execution will start at OP byte one. Indexed address formation is inhibited during the execution of this instruc- tion. If the condition is not satis- fied, the PCR will be incremented by (+1) before the next command is exe- cuted.
	BRAN	4	BRANCH ACCUMULATOR NON-ZERO If the condition is satisfied (FPAC non- zero), the HFPU continues execution by loading the effective operand address into the PCR and then loading the con- tents of the effective operand address into the CCR. The new code execution will start at OP byte one. Indexed address formation is inhibited during
			the execution of this instruction. If the condition is not satisfied, the PCR will be incremented by (+1) before the next command is executed.
	*BRAP	5	BRANCH ACCUMULATOR POSITIVE If the condition is satisfied (FPAC POSI- TIVE including POSITIVE ZERO), the HFPU continues execution by loading the effec- tive operand address into the PCR and then loading the contents of the effec- tive operand address into the CCR. The new code execution will start at OP byte one. Indexed address formation is in- hibited during the execution of this in-
)	fied, the PCR will be incremented by (+1) before the next command is executed.

*These command-codes are executed only if the preceding byte is a SPEC. NOTE: Codes A-F, when preceded by a SPEC code, will be executed as FEND.

:

2 - 17

CODE MNEMONIC	4-BIT CODE	DESCRIPTION
*BRIM	6	BRANCH INDEX REGISTER MINUS If the condition is satisfied (IR NEGA- TIVE), the HFPU continues execution by loading the effective operand address into the PCR and then loading the con- tents of the effective operand address into the CCR. The new code execution will start at OP byte one. Indexed ad- dress formation is inhibited during the execution of this instruction. If the condition is not satisfied, the PCR will be incremented by (+1) before the next command is executed.
*BRIZ	7	BRANCH INDEX REGISTER ZERO If the condition is satisfied (IR ZERO), the HFPU continues execution by loading the effective operand address into the PCR and then loading the contents of the effective operand address into the CCR. The new code execution will start at OP byte one. Indexed address formation is inhibited during the execution of this instruction. If the condition is not satisfied, the PCR will be incremented by (+1) before the next command is exe- cuted.
*BRIN	8	BRANCH INDEX REGISTER NON-ZERO If the condition is satisfied (IR NON- ZERO) the HFPU continues execution by loading the effective operand address into the PCR and then loading the con- tents of the effective operand address into the CCR. The new code execution will start at OP byte one. Indexed ad- dress formation is inhibited during the execution of this instriction. If the condition is not satisfied, the PCR will be incremented by (+1) before the next command is executed.
BRIP	9 odes are exec	BRANCH INDEX REGISTER POSITIVE If the condition is satisfied (IR POSI- TIVE), the HFPU continues execution by loading the effective operand address into the PCR and then loading the contents of the effective operand address into the CCR. The new code execution will start at OP byte one. Indexed address formation is inhibited during the execu- tion of this instruction. If the condi- tion is not satisfied, the PCR will be incremented by (+1) before the next com- mand is executed.

No.

2.2.1 Command Description

Code Mnemonic	4-bit Code	Brief Description	Indexed Addressing
SPEC	0	"Special" (2-byte) command Code	N/A
FLOF	-1	FLOAT to FIXED conversion	Xl
FIXF	2	FIXED to Floating Conversion	Xl
STRI	3	STORE Index value	NO
FEND	4	END of calling sequence	N/A
CHMD	5	Change Relative Address Mode	N/A
NIDX	6	No Index	N/A
FCOM	7	Floating Complement	N/A
FSUB	8	Floating Subtract	X1,2,3
FMPY	9	Floating Multiply	X1,2,3
FDIV	A	Floating Divide	X1,2,3
FLDD	В	Floating Load	X1,2,3
ADDI	С	Add to Index	NO
FLST	D	Floating Store	X1,2,3
FADD	E	Floating Add	X1,2,3
INDX	F	Load Index value	NO
*FEND	ø	End of Calling Sequence	N/A
*CACS	1	Continue Another Calling Sequence	NO
*BRAM	2	Branch if Accumulator Minus	NO
*BRAZ	3	Branch if Accumulator Zero	NO .
*BRAN	4	Branch if Accumulator Non-zero	NO
*BRAP	5	Branch if Accumulator Positive	NO
*BRIM	6	Branch if Index Minus	NO
*BRIZ	7	Branch if Index Zero	NO
-*BRIN	8	Branch if Index Non-zero	NO
*BRIP	9	Branch if Index Positive	NO
*FEND	A-F	End of Calling Sequences	N/A

*These command codes are executed only if the preceding byte is a SPEC code.

The Operation codes listed above which do not require an address have N/A in the indexed addressing column. All other operation codes require the presence of an address word.

For the special command code operations, the effective address itself is the argument for the function (the effective address is loaded into the PCR). For all other functions, including INDX, ADDI and STRI, the effective address points to a memory location (or locations) which contains or will contain the argument.

The address for all functions can be either absolute or relative as determined by the state of the Relative Mode bit (bit 9) in the FSR. If bit 9 is clear, addresses are absolute. If bit 9 is set, addresses are Relative to the location in which the address-pointer word resides (to the PCR). If relative, the PCR will be added to the Address Pointer word in the process of forming the effective address.

For the functions which specify "X1" or "X1,2,3" in the indexed addressing column, the index value will also be added to the address-pointer word in forming the effective address. The index value may be multiplied by 1,2 or 3 before the addition depending on the state of the double-precision bit in the FSR (bit 7) for the functions with "X1,2,3". For the functions with "X1" in the indexed addressing column, the index times one is always used. 2.2.1.1 Operand Addressing. All operand addresses used within the HFPU will conform to one of the following methods:

- a) Absolute (16-bits)
- b) Relative (16-bits with Bit 15 = Sign)
- c) Indexed (16-bits)
 Value in Index register will be multiplied by 2 for single-precision operations and by 3 for double precision operation if FSR bit 8 is clear.
- d) Relative Indexed. (2 x Index or 3 x Index;
 l x Index if FSR bit 8 is set)

Figure 2.3 depicts the address methods. All address arithmetic is 16-bit, ones-complement arithmetic. It is identical with the 16-bit arithmetic of the System 17 CPU.

OPERATION NOTES:

If FSR bit 9 is set, relative-addressing mode is in effect. If FSR bit 9 is clear, absolute addressing is in effect. Absolute addressing means that the pointer word is in an absolute address; conversely, relative-addressing means that the pointer word is a 16-bit signed displacement from the current PCR.

If FSR bit 8 is clear, the contents of the index register will be multiplied by 2 or by 3 and added to the argument address (pointer word) to obtain the final address. If FSR bit 8 is set, the contents of the index register will be added to the argument address to obtain the final address.

Ab	breviations	EA = (PCR) = (IR) = PA = (IR) =	Effective Program Co Index Regi Pointer Ad	address unter F ster Co dress	s Register contents ontents
	LOCATION		CONTENTS		
	0 100 ₁₆		B444 16	=	Command-Code (FLDD, FEND)
·	0101 ₁₆	=	0200 ₁₆	•	Pointer Address (ABS) Effective Address = PA = 200 16
	02 00 ₁₆	=	XXXX 16	=	Operand
	C201 ₁₆	=	XXXX 16	=	Operand
	0 202 ₁₆	=	XXXX 16	=	Operand (D.P. Only)
2.	RELATIVE	(IR) =	• 0		•
	0 100 ₁₆	-	^{B444} 16	-	Command-Code (FLDD, FEND)
	0 101 ₁₆	.	0200 ₁₆	=	Pointer Address (Rel) EA = PA + (PCR) = 200 + 101 = 301 ₁₆
	0 301 ₁₆	=	XXXX ₁₆	*	Operand
	0 302 ₁₆	=	XXXX16	-	Operand
•.	0302 ₁₆	-	XXXX 16	=	Operand (D.P. Only)
•3.	INDEXED	where	(IR) = 100	, S.P.	mode and FSR Bit 8 clear
	0 100 ₁₆	=	B44416	2	Command-Code (FLDD, FEND)
	0 101 ₁₆	=	0200 ₁₆	=	Pointer Address EA = PA +2*(IR) = 200 + 200 = 400 16
	0 400 ₁₆	=	XXXX16	2	Operand
	0 401 ₁₆		XXXX16		Operand

Figure 2.3. Addressing Examples (Sheet 1 of 3)

X

{

,
?.	Indexed where	(IR) =	100 and Com FSR bit	mand (8 set	Code is FLOF or FIXF or clear.
. •	¹⁰⁰ 16 -	:::	¹⁴⁴⁴ 16	s .	Command Code (FLOF, FEND)
	101 ₁₆	2	²⁰⁰ 16	3	Pointer address EA = PA + (IR) = 200 + 100 = 300
	300 ₁₆	=	XXXX ₁₆	=	FLOF Result will be stored here.
8.	Indexed where #3 and #4 abo	(IR) = ve)	100, and FS	R bit	8 is set (compare with
	100 ₁₆	=	B44 4 ₁₆	æ	(FLDD, FEND)
	101 ₁₆	=	0200 ₁₆	-	Pointer address EA = PA + (IR) = 200 + 100 = 300 16
	³⁰⁰ 16	£	XXXX 16	-	Operand
			XXXX ₁₆	=	Operand
9.	Relative Index (compare with	xed when #5 and	re (IR) = 10 #6 above)	0 and	FSR bit 8 is set
	¹⁰⁰ 16	=	^{B444} 16	=	(FLDD, FEND)
	101 ₁₆	=	020016	-	Pointer Address EA = PA + (PCR) + (IR) = 200+101+100 = 401 16
	401 .16	*	XXXX ₁₆	= .	Operand
	⁴⁰² 16	2	XXXX 16	-	Operand
	⁴⁰³ 16		·XXXX16	=	Operand
10.	Special Comm	and Code	e, Relative I	mode	
·	¹⁰⁰ 16	#	01 00 ₁₆	=	(SPEC, CACS)
	101 ₁₆		.0200 ₁₆	2	Pointer Address EA = PA + (PCR) = 200 + 101 = 301
	³⁰¹ 16	-	XXXX 16	3	Next command Code word. Beginning of next calling sequence.

Figure 2.3. Addressing Examples (Sheet 2 of 3)

.

12.	Index	command (ABS)		• •	
	100 ₁₆	=	F400 ₁₆	=	(INDX, FEND)
•	101 ₁₆	2	0200 ₁₆	-	Pointer Address EA = PA
	2 00 ₁₆	=	XXXX ₁₆		Oper and to be loaded into the IR
13.	Index	command (REL)			
	10016	= .	F400 ₁₆	=	(INDX, FEND)
	¹⁰¹ 16	=	FFFD	=	Pointer Address EA = PA + (PCR) = FFFD + 101 = 00FF 16
	00FF ₁₆	= .	XXXX 16	=	Operand to be loaded into the IR.

NOTE: This last example demonstrates the effect of the memory wrap-around in a "backwards" relative pointer address. It is simply a case of an end-around carry resulting from the use of one's complement arithmetic.

Figure 2.3. Addressing Examples (Sheet 3 of 3)

2.2.1.2 Operand/FPAC Format. Floating-point numbers used in the arithmetic operations have the following format.



2) A double-precision number has the expressable number range: $-2^{127} (1-2^{-39}) \leq X \leq 2^{127} (1-2^{-39})$

 $-2^{127}(1-2^{-23}) \leq X \leq 2^{127} (1-2^{-23})$

range:

- 3) When the floating-point number is negative, the entire FPAC including the Exponent is in ONE'S complement form.
- A floating-point zero is represented as all bits set to 0. It is the only legal unnormalized number.
- 5) The floating-point number should always be normalized for any floating-point arithmetic operation including FLST and FLDD. The use of unnormalized numbers as inputs to any floating-point operation except (FIXF) will generally result in incorrect answers. Teh result of FADD, FSUB, FMPY, FDIV and FIXF will always be a normalized number or zero.
- 6) The extended low segment of the operand is used for double-precision mode.
- 7) If the exponent of the result of a FADD, FSUB, FMPY or FDIV is larger than 127, exponent overflow has occurred and the answer is set to the largest value having the same sign as the actual result (7FFF, FFFF, FFFF or 8000, 0000, 0000 in D.P.; 7FFF, FFFF or 8000, 0000 in S.P.). If the exponent of the result is less than -127, exponent underflow has occurred and the result is set to floating-point zero.
- 8) If the divisor for an FDIV is unnormalized or equal to zero, a divide fault has occurred and the result is set to the largest value having the same sign as the dividend.

2.2.1.3 Rounding. Internally, the FPAC has four extra bits as shown in the diagram of the preceding section. These extra bits on the least significant end (FPAC bits 48 to 51) are referred to as a guard digit and are used to increase the accuracy of the calculations by providing an arithmetic residue which is used to round the final result.

The rounding algorithm used is of the non-convergent, away-from-zero type. That is, if the number is positive and the residue is greater than or equal to one-half the value of the least significant bit (lsb), then one lsb is added to the result. If the number is negative and the residue is less than one-half the lsb, then one lsb is subtracted from the result (one's complement arithmetic assumed).

After rounding, the bits of the guard digit are set equal to the sign bit i.e., equal to zero in one's complement arithmetic.

Note that in single precision, bits 32 to 51 of the FPAC act as the guard digit.

2.2.1.4 Fix Float Number Conversions. The integer (fixed) number format is:

15 14

O A-Reg Bits

S Magnitude

Sign of integer number

Where: S=0 = positive number

S=1 = negative number with the magnitude in ONE's complement form.

The Float-to-Fixed operation is performed by executing command code 1 which converts the floating-point number in the FPAC register to an integer and transfers the integer to the effective operand address. FPAC 31-16 will also contain the result.

The Fixed-to-Float operation is performed by executing command-code 2 which loads an integer number into the HFPU, begins a conversion process, and upon completion, places the floatingpoint number into the FPAC. This number may be retrieved in one of two ways.

1) A status of the HFPU FPAC register by successive A/Q Read Commands to Q-stations 7,8 and 9.

2) Executing a FLST instruction to a specified memory location.

2.2.1.5 HFPU Initialition Sequences. There are three methods used to initialize the HFPU. These methods are:
1) Cold Start - Single precision (S.P.)

2) Cold Start - Double precision (D.P.)

3) Protected Re-Start - Single or Double precision.

A Cold Start (S.P.) Command is used when first entering the FLOT subroutine, and a Cold Start (D.P.) Command is used when first entering the DFLOT subroutine. Each type of Cold Start uses a unique Q-Station Address. A Re-Start Command is used when re-entering either the FLOT or DFLOT subroutine after the HFPU has been interrupted by a stop order command for service of a higher priority routine. Refer to figure 2-1 as an aid for the following description of events:

A Cold Start Sequence is initiated by the following sequence of events:

a) The FSR is loaded from the CPU A-register by an A/Q Write Command to Q-station 0 if a special set-up such as a change in scanner access mode is desired. The format used for the FSR is depicted in figure 2.2 and the FSR bit definition is listed in table 2.1. If no special set-up is required, the starting point for a Cold Start.

b) The PCR is loaded from the CPU A-register by an A/Q Write Command to Q-Station 3 or 4. If the A/Q Write Command is to Q-Station 3, the unit will start in single-precision mode and will clear bit 7 in the FSR. If the A/Q Write Command is to Q-Station 4, the unit will start in doubleprecision mode and will set bit 7 in the FSR. Either Cold Start Command will clear the Index Register and clear FSR bits 3, 6, 9, 10, and 11. The address transferred to the PCR is the address of the first command-code instruction word. When the HFPU accepts the starting address word, it goes into an active state (Bit 15 of the FSR is set) and loads the CCR via the DSA channel. The unit will remain in an active state until it either executes a FEND instruction, receives the Stop order command described in 5.2.1.6, or receives an A/Q Write Command to Q-Station 0 with A-Bit OU = 1 (PCLR).

2.2.1.6 HFPU Stop/Restart Sequence. A Protected Stop order may be issued at any time while the HFPU is in an active or inactive state. The HFPU will reject an unprotected Stop Command regardless of the setting of the HFPU A/2 Protect Bit jumper plug. A Stop Order is accomplished by the following sequence of events.

a) An A/Q Write Command to Q-Station 9 where the CPU A-register is transferred to the SSAR as the Stop and Save address.

b) As soon as the HFPU completes its present arithmetic operation, it will use the contents of the SSAR as the ABSOLUTE address in CPU memory of where to start storing the contents of the following registers.

SSAR = (FSR)

SSAR+1 = (CCR)*

SSAR+2 = (IR)

SSAR+3 = (PCR)

 $SSAR+4 = (FPAC, BITS_{00} - 15)$

 $SSAR+5 = (FPAC, BITS_{16} - 31)$

 $SSAR+6 = (FPAC, BITS_{32} - 47)$

*The CCR format will reflect the current status of the Command Code Word, that is, bits 15 - 12 will contain the next command code to be executed. Example:

1)	CCR	read	from	CPU	OP1	OP	2 0	23 -	OP	4	
2)	CCR	store	ed on	STOP	comma	ind	OP2	OI	°3	OP4	OP1

c) When the HFPU has completed the storing of the last register, it will go inactive and clear bit 15 of the FSR.

NOTE: A Stop Order issued while the HFPU is inactive will cause the HFPU to go active (Bit 15 of FSR set) for the time required to store the six registers. The HFPU will return to the inactive state (Bit 15 of FSR clear) upon completion. The stored FSR
will reflect the state of the HFPU when the stop order was
issued (Bit 15 clear).

After a Stop Order is issued, the HFPU may be restarted from the point of interruption by a protected RE-start command. The HFPU will reject an unprotected Re-start command regardless of the setting of the HFPU A/Q Protect Bit jumper plug. A Re-start command is an A/Q Write command to Q-station 5 where the contents of the CPU A-register is transferred to the SSAR and the following events take place:

a) The HFPU goes to an active state and bit 15 of the FSR is set.

b) The HFPU uses the SSAR contents as an absolute starting address of where to start the retrieval of the registers saved on the receipt of the Stop order in the following manner.

Restore	FSR		
Restore	CCR		
Restore	IR		
Restore	PCR		
Restore	FPAC	(Bits	00-15)
Restore	FPAC	(bits	16-31)
Réstore	FPAC	(Bits	32-47)
	Restore Restore Restore Restore Restore Restore	Restore FSR Restore CCR Restore IR Restore PCR Restore FPAC Restore FPAC Restore FPAC	Restore FSR Restore CCR Restore IR Restore PCR Restore FPAC (Bits Restore FPAC (bits Restore FPAC (Bits

c) When the HFPU registers are restored, the unit will pickup where it left off and continue to execute command-codes if the active bit in the restored FSR (Bit 15) is set. If this bit is not set, the HFPU will go to a not active or idle state.

2.2.1.7 Function/Status Register Definitions

The function/status register definitions are shown in figure 2.2 and detailed in table 2.1.

2.2.1.8 Hardware Execution Times. Table 2.3 lists the worst case execution times for the functions performed by the HFPU. This table also displays the improvement in execution times that can be expected in "typical" usage due to the presence of the hardware look-ahead feature. This feature allows parallelism to take place within the HFPU. This parallelism can occur because of the ability of the HFPU to perform non-FPAC operations (Fetch of Command-Code words, Index Register operations, Fetch of operands to Look-Ahead-Buffer etc.) while an operation involving the FPAC is in process (FADD, FSUB, FMPY, FDIV, FLDD, FIXF, or FCOM).

Three columns in table 2.3 illustrate the effects of this overlap. The column labeled "Overlappable Component" shows the portion of the FPAC functions that can operate in parallel with other non-FPAC functions. The next column, labeled "Irreducible Component", shows the portion of the execution time that cannot execute in parallel with any other functions. For the FPAC functions, this is the time required to transfer the Look-Ahead-Buffer contents into the Floating Point Arithmetic unit and to start the FPAC portion of the function. For the functions which require the contents of the FPAC (FIXF, FLST, BRAM BRAZ, BRAN, BRAP, FEND), this is typically the total execution time for that function, since it must wait for the FPAC portion of the preceding function to complete before it can begin. The Irreducible portion of the FLST function consists only of the time required to store the FPAC since it can overlap the fetch of the address with the preceding FPAC function. The next column, labeled "Overlapping Component", shows the portion of any function that can operate in parallel with the FPAC protion of the preceding function. For the non-FPAC functions (Command-Code Fetch, SPEC, STRI, CHND, NIDX, ADDI, INDX, CACS, BRIM, BRIZ, BRIN, and BRIP) this is the total execution time for that function. For the FPAC functions this is the time required to fetch the argument address and to transfer the argument from memory to the Look-Ahead-Buffer.

The next three columns of the table show the amount of DSA channel activity that will occur during any given function. The latency columns show the amount of added time that will be incurred due to delays in obtaining DSA channel access.

In most cases these latencies are incurred during the overlapping component of the function and thus will not add appreciably to the overall execution time of a given calling sequence.

The final two columns show the typical effective execution time that can be achieved if full advantage is taken of the overlap. These times are generally the sum of the overlappable component plus the irreducible component. The two exceptions are FLDD and FIXF where the apparent time is shown equal to the total time. These two functions ignore the previous contents of the FPAC and thus it is unlikely that they would be overlapped with a preceding FPAC function.

Figure 2.4 shows several example execution time computations. The execution time for a given function equals the irreducible component plus the overlappable component plus that portion of the overlapping component that is not overlapped.

TABLE 2.3. EXECUTION TIMES (worst case operands) (440ns Tac) (600ns cycle)

FUNCTION	Total	900ns	Overlappable	Irreducible	Overlapping	DSA	Latencies	Apparent	Time with
	Time.	Add	Component	Component	Component	CYCLES	Word Block	"typical'	' overlap
	(Hog Mode)						Mode Mode	(600ns)	(900ns)
Command-	1.25usec	.30usec	0usec	Ousec	1.25usec	1	1 1	Oused	: 0
code ietch									
SPLC	.20	0	0	0	.20	0	0 0	0	. 0
FLOF	4.84	.30	0 ·	4.84	0.	2		4.84	5.14
FIXF CTDI	6.77	.60	4.47	.20	2.11	2	2 1*	6.77	7 .37
SIKI	2.11	.60	0	· 0	2.11	2	2 · 1*	0	0
FEND	.20	0	0	.20	0	0	0 0	.20	. 20
CILID	.20	0	0	· 0	. 20	0	0 0	0	0
NIDX	.20	0	0	0	.20	0	0 0	0	ŋ
FCOM	.71	0	.51	.20	0	0	0 0	.71	.71
FSUB(SP)	8.76	.90	5.46	. 59	2.71	3	3 1*	6.05	6.05
FSUB(DP)	11.12	1.20	7.22	. 59	3.31	4	4 1*	7.81	7.81
FMPY(SP)	11.62	.90	8.32	.59	2.71	- 3	3 1*	8.91	8.91
FMPY(DP)	15.74	1.20	11.84	.59	3.31	4	4 1+	12.43	12.43
FDIV(SP)	12.06	.90	8.76	. 59	2.71	3	3 1*	9.35	9.35
FDIV(DP)	16.18	1.20	12.28	.59	3.31	4	4 1*	12.87	12.97
FLDD(SP)	4.03	.90	.73	. 59	2.71	3 '	3 1*	4.03	4.93
FLDD(DP)	4.63	1.20	.73	.59	3.31	4	4 1*	4.63	5.83
ADDI	2.11	.60	0	0	2.11	2	2 1*	0	0
FLST(SP)	2.71	.90	0	1.65	1.06	3	3 1+	1.65	2.25
FLST(DP)	3.31	1.20	0	2.25	1.06	4	4 2*	2.25	3.15
FADD(SP)	8.76	.90	5.46	.59	2.71	3	3 2*	6.05	6.05
FADD(DP)	11.12	1.20	7.22	. 59	3.31	4	4 1+	7.81	7.81
INDX	2.11	.60	0	0	2.11	2	2 1+	0	0
CACS	1.06	.30	Ō	Ō	1.06	l ī	1 1 1+	ŏ	ň
BRAM	1.45	.30	Ō	1.45	0	lī	līi	1.45	1.45
BRAZ	1.45	.30	Ó	1.45	Ō.	lī	lī ī	1.45	1.45
BRAN	1.45	.30	0	1.45	Ō	lī	lī ī	1.45	1.45
BRAP	1.45	.30	0	1.45	Ō	lī		1.45	1.45
BRIM	1.45	.30	0	0.	1.45	lī	1 ī ī+	0	0
BRIZ	1.45	.30	0	Ö	1.45	lī	1 1 1+	Ō	ō .
BRIN	1.45	.30	0	0	1.45	l ī ·	1 î i+	Ō	Ō
BRIP	1.45	.30	0	0	1.45	Īī	1 1 1+	Ŏ	Ō
BRAx(false)	. 39	0	0	. 39	0.	Ō	lõ õ	. 39	. 39
BRIx(false)	. 39	0	0	0	. 39	Ō	l o o	Ō	<u></u>
STOP	5.24	2.10	0	5.24	0	7	7 1	5.24	7.34
RESTART	6.35	2.10	0	6.35	Ó	7	7 1	6.35	8.45

*one fewer latency required if first command in a newly fetched Command-Code word.

Latency

- .74 to 1.32usec (600ns) (no Refresh)
- .85 to 1.68usec (900ns) (no Refresh)

Latency figures include typics. I scanner delay (300ns) plus observed Tac degradation due to DSA TTL expander (220ns).

88951000 02

Single Precision assumed (600ns) BLOCK mode

a) FORTRAN expression A=B+C*D

Calling Sequence

B9ED	(FLDD, FMPY, FADD, FLST)
D	Address of D
<c></c>	Address of C
	Address of B
<a>	Address of A
4000	(FEND,)

Function	Time Latencies	Comments		
Fetch Command Code FLDD FMPY	1.25 1 4.63 0 10.89 1	Total time no overlap Total time no overlap Total less the over- lappable of FLDD		
FADD	6.05 0*	Total less the over-		
		lapping of FADD		
FLST	2.2 5 1	Irreducible Component		
Fetch C.C.	1.25 1	No overlap		
FEND	.20 0	No overlap		
	26.52usec 1	latencies		

*Latency overlaps preceding function

b) FORTRAN Expression A(I) = B(J)+C(K)*D(L)

Calling Sequence

FBF9	(INDX, FLDD, INDX, FMPY)
<l></l>	address of L
` <d></d>	address of array D
<k></k>	address of K
<c></c>	address of array C
FEFD	(INDX, FADD, INDX, FLST)
<j></j>	address of J
	address of array B
<a> .	address of array A
4000	(FEND)

Figure 2.4. Execution Time Examples (Sheet 1 of 2)

Function	Time	Latencies	Comments			
Fetch CC INDX FLDD INDX	1.25 2.11 4.63 1,38	1 0 1 1	No overlap No overlap No overlap Total-overlappable of FLDD			
FMPY Fetch CC	11.62 0	1 0*	FLDD overlappable used up overlapped, 2.57 used ⁺ 5.75 left			
INDX	0	0 -	overlapped, 2.11 used			
FADD	6.44	0*	3.64 left partially overlapped 4.03 used⁺ -0.39 left FMPY overlappable used up			
INDX	0	o+	.39 added to FADD overlapped 3.43 used ⁺ 2 03 left			
FLST -	2.60	°+	partially overlapped 2.38 used ⁺ 35 left FADD overlappable used up			
Fetch CC FEND	1.25 .20 31.48 usec	1 0 5 latencies	.35 added to FLST			
*Latency overlapped						
+ used time includes the overlapping component of the function						

plus the latency (1.32usec). It is the amount of the preceding functions overlappable component used up by the current function.

Figure 2.4. Execution Time Examples (Sheet 2 of 2)

) 1

r

INSTALLATION

3.1 LOGIC CARD INSTALLATION

3.1.1 Inspection. Examine the cards closely for evidence of damage in shipping, broken or missing components, gouges in board coating, etc. Record all discrepancies.

3.1.2 Installation of Jumpers. A rectangular coordinate system is used for locating components on the logic cards. Facing the card from the component side with the backplane connector at the bottom, the integrated circuits appear to be laid out in four horizontal rows with 16 chips in each row. These rows are labeled A, B, C and D going from top to bottom. The columns of integrated circuits are labeled from 1 to 16 going from left to right. Labels on the rows and columns appear at the left and top edges of the board, respectively. Thus the chip at the upper left-hand corner is labeled A1 and the chip at the lower right-hand corner is labeled D16.

3

Passive components are given unique locating labels with respect to this grid. Components which lie to the left and/or above an integrated circuit grid position are given a designator that consists of that grid position, a letter (R = resistor, C = capacitor, S = strap or jumper) and a consecutive number (if there is more than one component of the same type within a given grid position). The consecutive numbers are assigned in the order: top, left to right; side, left to right. For the purposes of labeling passive components near the bottom edge of the board, the E row of chips is assumed to exist.

Example:



All components are identified relative to this grid in the schematics and parts lists so that direct references to the physical boards can be made without the need to refer to a topology or illustrated parts list.

3.1.2.1 DSA Board. There are five jumper (strap) locations on the DSA board. A single jumper in one of these locations is used to determine the position of HFPU in the DSA scanner chain. The jumper locations and their functions are given in table 3.1

Scanner Position	Jumper Location on DSA Board
Middle	C11S-2
First	C12S-2
Last	Cl 1S-1
Only	C12 S-1
Out	C11S-3

TABLE 3.1. DSA Scanner Position Select Jumpers

For correct operation of the DSA scanner, one jumper should be installed in one of the locations specified above in order to select the desired DSA Scanner position for the HFPU. 3.1.2.2 A/Q Board. Jumpers are provided on the A/Q board to select the HFPU equipment address and to place the HFPU in the Protected Mode. An Additional jumper has been provided for use with HFPU units which do not have the double-precision option. This jumper forces the HFPU to respond to all commands as if they were singleprecision commands. Table 3.2 summarizes the jumpers on the A/Q Board.

Mnemonic	Function Location	Function Description
Q10	E14S-1	MSB of equipment address select. Install jumper for a "l" in the Address.
Q9	E14S-2	Next MSB of equipment address.
Q8	E14S-3	Next MSB of equipment address.
Q7	E13S	LSB of equipment address.
PTCT	B12S	Protected Mode jumper. Install for Protected Mode Remove for Unprotected Mode
SPDEV	B13S	Single-Precision Device. Install if single precision; i.e., if double-precision option is not present.

 TABLE 3.2.
 A/Q EQUIPMENT ADDRESS, PROTECT MODE, AND

 SINGLE-PRECISION DEVICE JUMPERS

Jumper Locat	ion	E14S-1	E145-2	E14S-3	E13S	•
Hexadecimal Code (Q10-Q	0 1 2 3 4 5 6 7 8 9 A B C D E F	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Note: a l in the binary code indicates the presence of a jumper.

TABLE 3.3. HEXADECIMAL CODE FOR EQUIPMENT SELECT

3.1.2.3 SPALU Board. One jumper is provided on this board to accommodate the double-precision option. Its function is to insure the correct propogation of carry through the mantissa arithmetic logic when the double-precision option is not selected. A second jumper is provided for end-around shifting when the double-precision option is not installed.

Jumper Location

Function

D9S, E14S

These jumpers must be installed if the doubleprecision option is not present. If the doubleprecision option is installed, remove these jumpers.

3.1.3 Board Installation. The boards should be inserted in the standard or alternate slots as indicated in table 1.1. The power in the CPU and the expansion chassis should be off.

Examine the expansion chassis backplane for possible bent pins and straighten them. Insert and remove each card in sequence checking the backplane for bent pins afterwards. Carefully straighten any resulting bent pins and

insert all the cards.

3.2 Mother-Board Installation and Removal.

3.2.1 Preparation.

3.2.1.1 The Backplane. Visually inspect the area of the backplane opposite to the slots used for the HFPU logic cards for bent pins. A pin misalignment of approximately the width of the backplane pin itself (25 mils) can be tolerated by the vertical receptacles on the mother board.

3.2.1.2 The Mother Boards. Viewing each mother board from the side and top edge, sight down the rows of receptacles looking for ones that may have been bent out of alignment. A receptacle misalignment of approximately one-half the width of the opening at the top of the receptacle (25 mils) can be tolerated. The receptacles can be straightened using a needle-nosed pliers.

The examination and straightening (as required) should be carried out for all rows as viewed from both the side and the top edge of each mother-board card.

3.2.2 Installation. Begin with the boards that cover the high numbered pins on the P2 (bottom) row of connectors. Orient each board with the lettering up and the receptacles pointing towards the backplane (away from you). Carefully align two corner receptacles with the backplane pins on the slot chosen for one of the outside logic cards (ADDR, slot 23, or EXP & TIM, slot 15 in the standard configuration). Start the receptacles onto the backplane pins along the chosen column to a depth of about 1/32 inch. Gently push against and oscillate the board until it drops down onto all of the pins.

Once the board has mated with all the pins (it will be parallel to the backplane and the pins will have entered approximately 1/16 inch into the receptacles), it needs to be pushed down onto the pins to make electrical contact. The fibre-glass epoxy board will flex slightly so that it is not necessary to overcome the insertion force of all the receptacles at once. Holding the board in place with one hand, force one corner down about 1/32". Work around the board forcing each corner down a little further until the pins can just be seen through the holes in the bottom of the receptacles. Proper mating can be checked at this point by examining each receptacle to see the backplane pin within it.

After installing the bottom boards proceed to the **next** pair of boards (P2 low numbered pins) and then to the **Pl** Boards.

3.2.3 Removal. Attach the removal tool to the vertical edges of the mother board to be removed. Alternately lift the right side and then the left side of the board and slowly "walk" the mother-board off of the backplane pins. The Pl boards may require some manual assistance in order to get the top and bottom rows of pins started moving. CAUTION: Use one hand on the tool and the other hand to restrict movement, so that the last step does not result in an abrupt, large movement, since this will sometimes cause bent plus if one end (or side) releases before the other.

4.1 HARDWARE ORGANIZATION.

4.1.1Device Structure. The Hardware Floating-Point Unit is structured into two semi-independent sections. The first, the interface and Master Control, handles the communication with the System 17 CPU and the interpretation of the various op-codes and interface commands. Additionally, it issues commands to the second section within the HFPU, the Hardware Floating-Point section. This Floating-Point section performs all of the arithmetic operations on the FPAC. The Master Control section is contained primarily on three boards, the ADDR, CSA, and A/Q boards. A small portion of the master control section is contained on the DPALU board. The second section of the unit, the hardware floating-point device is contained on four boards, the DPALU, SPALU, FPHMP, and EXP and TIMING. Each of these two independent sections, the Master Control and Floating Point, is controlled by its own independent Micro-Processor. The structure of the microprocessors is described more fully in section 4.1.2.

Figure 4.1 shows in more detail the internal structure of the elements that make up the HFPU and the data paths that interconnect them. The "backbone" of the device is a single, 16-bit, bidirectional bus (DATA 0 to 15). This bus is interfaced via a transceiver on the DSA and A/Q boards to the respective I/O busses of the System 17 CPU. All data transfers within the HFPU take place in 16-bit words on this bus. The structure of each of the boards that makes up the HFPU is described more fully in section 4.1.3.

The Micro-Processor concept. As was mentioned above 4.1.2 the HFPU contains two micro-processors. The first of these the Master Micro-Processor, is shown as three blocks labeled Master Control A, Master Control B, and Micro-Processor Address, on the DSA, A/Q, and DPALU boards in figure 6.1. The second micro-processor, the Floating-Point Micro-Processor, is shown as the block labeled FPH-CONTROL on the FPHMP board in figure 6.1. The function of these micro-processors is to control the sequence in which data transfers take place within the HFPU. The heart of a micro-processor is its control store, in this case READ ONLY MEMORY (ROM). The outputs of the **ROM** are applied via instruction register to the data path controllers within the device and also to the clocks that are used to enter data into the device registers. For each step of an algorithm the bits in the ROM are programmed to generate the desired data transfer that is required by the algorithm. Sequence control is achieved by utilizing a group of bits in the ROM to specify the next ROM address that is to This allows the micro-processor to execute esbe accessed. sentially random sequences of micro instructions, which allows it to perform the sequences required by the algorithms. It also gives the micro-processor a great deal of flexibility in that the changing of an algorithm will require only the change in a few locations in the READ ONLY MEMORY. Additional power is given to the micro-processor sequencing by providing

4



Figure 4.1. HFPU Data Paths

88951000 02





4-4

Figure 4.1. (continued) HFPU Data Paths

88951000 02

it with the ability to modify next instruction address based on external conditions. This allows the microprocessor to execute algorithms containing conditional steps.

Figures 4.2 and 4.3 are block diagrams of the two microprocessors in the HFPU. Refer to section 4.1.4 for detailed description of the micro-instruction formats for each of the micro-processors.

The Floating-Point Micro-Processor, shown on figure 4.2, utilizes a Read Only Memory consisting of 32 words of forty bits. The outputs of the Read Only Memory are applied to the inputs of the instruction register. Data is entered into the instruction register on the trailing edge of a clock signal INSCLK. For the Floating-Point Micro-Processor this clock signal has a period of 220 nanoseconds, thus this micro**processor** is capable of executing one micro-instruction every 220 nanoseconds. The instruction register helps to speed the operation of the Micro-processor by holding the current microinstruction while the next instruction is being fetched from the Read Only Memory. The Floating-Point Micro-Processor is started in a two step process by the master processor. When the Floating-Point Micro-Processor is stopped, the Next Instruction Address out of its instruction register is disabled. The Master Micro-Processor then can force the address of the first micro-instruction onto the Next Instruction Address Bus. This allows the first micro-instruction to come out of the The Master then forces an INSCLK which loads Read Only Memory. this instruction into the instruction register and starts the timing of the Floating-Point Micro-Processor running to gen erate its own clock signals to advance it from instruction to instruction. As was mentioned above the outputs of the microprocessor (outputs of the instructure register) fall into two The first class consists of essentially unbuffered classes. outputs which are used to control the gating in the data paths. In the Floating-Point Micro-Processor the main function of these signals is to control the data multiplexers and the function performed by the ALU. The second important class of instruction register outputs consists of clock signals to the various registers within the floating-point arithmetic section. As the diagram shows, these clocks are conditioned by INSCLK so that they occur in coincidence with the entry of new micro-instructions into the instruction register. The phasing of these clocks is arranged so that the entry of the data occurs on the same edge as entry of the new instruction into the instruction register. Thus in effect, each INSCLK , enters a new micro-instruction to the instruction register and and completes the execution (by entering data to destination registers) of the preceding micro-instruction.

The Floating-Point Micro-Processor has one additional class of instruction register outputs which are used to control he operation of its hard-wired algorithms. Certain of the operations performed by the Floating-Point Micro-Processor are too fast to be controlled directly by the micro-processor with its cycle time of 220 nanoseconds. These operations, mantissa multiply, divide, shift and normalize, are controlled by the floating-point hardware timing which resides on the EXP and



Figure 4.2. Floating Point Micro-processor Block Diagram



Figure 4.3. Master Micro-processor Block Diagram

TIMING board. When the micro-processor detects a command to one of the hard-wired algorthms, it stops its INSCLK and allows the hardware timing to execute the algorithm to completion. When the hardware timing is finished it restarts the micro-processor INSCLK so that micro-program execution may preceed.

Finally the instruction register contains a HALT bit which is used to stop micro-processor action when the end of the algorithm is reached. When the Floating Point Microprocessor stops its timing, it informs the Master Micro-Processor that it is available to perform a new floating-point function and disables its Next Instruction Address so that the Master Micro-Processor can start it executing another algorithm. Figure 4.3 is a block diagram of the Master Micro-

Processor. This micro-processor is similar in structure to the Floating-Point Micro-Processor. Its ROM consists of 64 words of 40 bits each. Its instruction register clock is called MIRCLK and has a period of approximately 200 nanoseconds. The outputs of the Master Micro-Processor instruction register can also be broken into basically two classes of signals; those which control data paths, and those which clock data into destination registers. The Master Micro-Processor instruction register provides control and clock signals to the DSA interface, the Look Ahead Buffer and Address Preparation ALU, the FSR and CCR and to the Floating-Point input register and output The Next Instruction Address logic of this microgating. processor is some what more complicated than that of the Floating-Point Micro-Processor. The next instruction address can come from one of three sources. There is an external starting address source which comes from the Λ/Q interface and allows the System 17 CPU to start the Master Micro-Processor executing on one of four functions (COLD START, STOP, RESTART A/Q LOAD FPAC). Secondly there is the normal internal and source of next instruction addresses which comes from the ROM. Thirdly, there is a source of next instruction addresses which allows the Master Micro-Processor to interpret the Op-Codes contained in the CURRENT COMMAND REGISTER (CCR). The output of the CCR is applied to the address input of a small This ROM is referred to as the STARTING ADDRESS ROM (SAR). ROM. When the micro-program is ready to begin execution of a Command-Code in the CCR, it turns on the Execute Next bit in its in-.struction register. This bit disables the next instruction address output of the instruction register and enables the output of the SAR onto the Next Instruction Address Bus. This causes the Master Micro-Processor to begin execution of the micro-instruction sequence corresponding to the new Command-Code. When the SAR is enabled, five bits of the Next Instruction Address Bus are recorded in the FPMP Starting Address Buffer so that they may be used by the Master Micro-Processor to start the Floating Point Micro-Processor running. Thus the starting addresses for both micro-processors for each Command-Code are interlocked, and the micro-programmer must write the microcode carefully to insure that the two micro-processors will be correctly started. The Master Micro-Processor uses the

Floating Point Micro-Processor starting address to start the Floating Point Micro-Processor running at the appropriate point in Master Micro-Processors sequence. As with the Floating Point Micro-Processor, there are several circumstances in which the Master Micro-Processor will stop its MIRCLK in order to wait for completion of some external event. When a DSA memory cycle is requested by the DSA interface control outputs of the Master Micro-Processor instruction register, the Master Micro-Processor timing will stop and wait for the receipt of the DSA RESUME signal. RESUME forces MIRCLK which restarts the micro-processor timing. The Master Micro-Processor will also stop its timing when it is ready to start a new Floating-Point Processor operation and the Floating-Point Micro-Processor is still in the process of executing a preceding command. As with the Floating-Point Micro-Processor the Master Micro-Processor also has a HALT bit. This bit is used to stop Master Micro-Processor execution upon decode of FEND Command-Code and also upon completion of a STOP A/Q command execution.

4.1.3 The programmable elements. Fundamental to the understanding of the operation of a micro-processor is a detailed knowledge of the elements that it controls. This section gives an overview of these elements within the HFPU on a board-byboard basis in order to give the background necessary for the understanding of the detailed description of the micro-instruction set which is follows in section 4.1.4.

a. Address Preparation. This board contains the basic arithmetic for all of the address operations performed by the It contains the externally accessable registers, the HFPU. PCR and the IR. In addition, it also contains a TENPORARY ADDRESS REGISTER (TAR) which is used for holding the address of memory arguments. The Master Micro-Processor has the ability to load and increment TAR and PCR and to load and clear the IR. The ARITHMETIC LOGIC UNIT (ALU) labeled IR*1,2,3 in figure 4.1 is used to perform multiplication of the index times 1, 2 or 3. The output of the IR is applied directly to the A input of the IRALU and is rotated left one position (multiplied by 2) before being applied to the B input to the IRALU. To multiply the IR by 1. the Master Micro-Processor sets this ALU to gate the A input through to its output. To multiply the IR by 2 the Master Micro-Processor sets this ALU to select the B input to its output. To multiply the IR by 3, the Master Micro-Processor sets this ALU to add the A and B inputs together and apply the result to its outputs. The outputs of the PCR and IRALU are applied to a 2:1 multiplexer called the PIMUX. This multiplexer performs two functions. It is used to select the register to be read, whether PCR or IR, in an A/Q READ operation. Secondly. it selects the register that is to be added to argument address through the main ALU of the address arithmetic section. Α second 2:1 multiplexer, the TDMUX, is used to select the source of the input to the A side of the main ALU. To load an absolute address into one of the three registers of the address logic, the TDMUX is set to select the DATA 0 to 15 input and the main ALU is set to gate its A input to its output. To load a relative address into TAR, the TDMUX is set to select the DATA 0 to 15 input, the PIMUX is set to select its PCR input and to apply that to the B input of the main ALU, and the main ALU is set to add its A and B inputs together apply that to its output. 4 - 988951000 02

To utilize an absolute or relative address that has been loaded into TAR, the TDMUX is set to select its TAR input, the PIMUX is set to select its IRALU input, the main ALU is set to add its A and B inputs and apply that to its outputs, and the output of the main ALU is driven to the DSA address bus via the ADDR GATE. If the address required is not to be indexed, the main ALU will be set to select its A input. To advance the address through sequential locations, the TAR counter is incremented by the Master Micro-Processor.

The Address Preparation Board also contains the STOP and SAVE ADDRESS REGISTER (SSAR) and the LOOK AHEAD BUFFER (LABF). These registers are contained in a single 4-word by 16-bit memory. The SSAR occupies location 0 in this memory and the portions of the LABF corresponding to FPAC bits 0 to 15, 16 to 31, and 32 to 47 reside in words 1,2 and 3 respectively. The Master Micro-Processor has the ability to read, and write the locations within this memory.

b. DSA BOARD. The elements under the control of the Master Micro-Processor on the DSA board are bits 1,2, 3, 6, 8, and 9 of the FSR and the DSA interface. The micro-processor can load the FSR from DATA 0 to 15 and read the FSR onto the DATA 0 to 15. Additionally, it has the ability to set FSR bit 6, the FEND bit. The micro-processor controls the DSA interface by requesting memory cycles as required and controlling the direction of transfer, whether read or write. Additionally, it has the ability to request consecutive memory cycles and to control the release of the DSA scanner in BLOCK MODE. The DSA interface itself controls the operation of the DSA transceiver which passes data between the DSA data bus and the HFPU internal DATA 0 to 15 lines.

c. A/Q BOARD. On this board the only element under the direct control of the Master Micro-Processor is the FSR (bits 0 4, 7, 10, 11 and 15). The micro-processor has the ability to set bits 4,7 and 15 (DBPM, PROTECT, ACTIVE) and to clear bit 15, the ACTIVE BIT. Additionally, the micro-processor controls the incrementing and clearing of bits 10 and 11, the Operand Byte Count (OPBC).

The A transceiver is under the control of the A/Q interface which also resides on this board. The A/Q interface essentially controls the Master Micro-Processor by supplying it with starting micro-program addresses when A/Q commands which require Master Micro-Processor action are received.

d. DPALU BOARD. The major function of this board is to provide the double precision extension to the mantissa arithmetic for floating-point operations. It does contain the CUR-RENT COMMAND REGISTER which is under the control of Master Micro-Processor. The Master Micro-Processor has the ability to load this register from DATA 0 to 15, to shift it left by 4 places as each command code is executed, and to read the contents back onto DATA 0 to 15 for transmission back to the System 17 memory in a STOP command.

Note that the structure of the mantissa arithmetic section contained on the DPALU board and the SPALU board are essentially identical.

The input to the mantissa arithmetic section is called the MULTIPLICAND/DIVISOR REGISTER (MDREG). This register can be loaded in three sections, corresponding to FPAC bits 0 to 15, 16 to 31, and 32 to 47, by the master micro-processor. The Floating Point Micro-Processor controls the 2:1 multiplexer (MDMUX) to select either the MDREG or the BREG to the B input to the MANTISSA ARITHMETIC LOGIC UNIT (MALU). The FPAC is applied directly to the A input of the MALU. The Floating-Point Micro-Processor has the ability to direct the MALU to perform 8 different functions, A (ARITHME-TIC), A-1, A(logical), A complement, A+B, A-B, B, and B complement. The bulk of these functions are self-explanatory with two exceptions. The A (logical) function simply passes the A input of the MALU to its outputs. The A(ARITHMETIC) function checks the A input to the MALU for negative \emptyset before passing it to the outputs. If the input is negative \emptyset it will be converted into positive \emptyset . The FPAC and the BREG are universal shift registers. The Floating-Point Micro-Processor has the ability to load these registers, shift them left, or shift them right. To perform an FLDD function for example, the Master Micro-Processor would load the argument fetched from memory into the MDREG. The Floating Point Micro-Processor would then set the MDMUX to select the MDREG to the B input of the MALU, it would set the MALU to the "B" mode and would load the output of the MALU into the FPAC. To eliminate **negative** \emptyset , the Floating-Point Micro-Processor then sets the MALU to the A (arithmetic) mode and again loads the outputs of the MALU into the FPAC. When the Floating-Point Micro-Processor is stopped, the MALU is left in the A (arithmetic) mode: Thus the output of the FPAC is being applied to the GATE which is used by the Master Micro-Processor to read the FPAC, onto the DATA 0 to 15 lines.

e. SPALU BOARD. This board consists almost entirely of mantissa arithmetic logic that is essentially identical in structure to that described above with respect to the DPALU board. The SPALU board contains bits 0 and bits 9 to 34 of the mantissa. Thus it contains the entire single-precision mantissa plus 4 bits of the double-precision extension. When used in single precision, these 4 bits behave as a guard digit. The DPALU board contains the low 12 bits of the double-precision extension of the mantissa plus 4 extra bits of guard digit. Figure 4.4 shows schematically the arrangement of these bits within the mantissa logic. Note that in single precision bits 32 to 51 are loaded with sign bits thus effectively filling them with true 0's (1's complement arithmetic). In double precision only bits 48 to 51 of the mantissa are set equal to the sign. Figure 4.4 also illustrates shift conventions that apply within the mantissa arithmetic section. Note that with one exceptions all right shifting of both of the FPAC and the BREG is arithmetic i.e., the sign bit is shifted from bit 0 to 9 and also into bit 0 on a right shift. The one exception is that during the mantissa multiply portion of FMPY, the output of the special sign holding latch (SFAN) is shifted into Bit \emptyset of the FPAC. The FPAC is also shifted left arithmetically. It is rotated left with the sign bit going into the least significant bit. In an HFPU that is not equipped with the double-precision option. the sign bit of the FPAC is routed by a jumper into bit position 35 instead of bit position 51. The FPAC is shifted right during the exponent alignment portion of FADD and FSUB

88951000 02

FPAC Mantissa







On EXP & Timing Board

•.•

BREG MANTISSA



Figure 4.4. Arithmetic Shifting

and during the mantissa multiply portion of FMPY. It is shifted left during normalization and during the mantissa divide portion of FDIV. The FPAC holds the product in multiply and the dividend in divide. The BREG is shifted right during the exponent alignment portions of FADD and FSUB and during the mantissa multiply portion of FMPY where it holds the multiplier. It is shifted left only during the mantissa division portion of FDIV where it is used to assemble the quotient of the result. In double precision, the quotient bits are shifted into the BREG at bit position 51. In single precision they are input at bit position 35 and the output of a special sign holding latch called SFAN is input at bit 51 to insure that a true singleprecision result is generated.

One additional controllable feature of the SPALU is the block in figure 4.1 labeled MAX constants. The Floating Point Micro-Processor has the ability to drive several numerical constants to the B input of the MALU. These constants are used in the rounding algorithm and also to force the mantissa of the result in the case of exponent overflow and FLOF overflow.

FPHMP BOARD. f. This contains the Floating Point Micro-Processor which is labeled FPH CONTROL i. figure 4.1. The only programmable element on this board is the FSR (bits 5, 12, 13 and 14). The Floating Point Micro-Processor has the ability set bits 12, 13 and 14 (UNFL, DVFL, OVFL) if one of these conditions occurred in the course of a floating-point alculation. The Master Micro-Processor has the ability to read and load the FSR from the DATA 0 to 15 lines.

EXP and TIMING. This board contains the basic g. timing for the Floating Point Micro-Processor and its hardwired functions. The programmable elements on this board constitute the exponent arithmetic of the HFPU. As in the mantissa ALU sections the MDREG is the input register to the exponent ALU. This register is loaded by the Master Micro-Processor. The Exclusive OR (EOR) gates on the input to the MDREG are used to remove the effects of the mantissa sign on the exponent of the floating-point number. If DATA bit 15 is true, high, then DATA bits 7 to 14 will be inverted before being load into MDREG. If DATA 15 is false, low, then DATA bits 7 to 14 will be applied uninverted to the inputs of MDREG. The output of the MDREG is under the control of the Floating Point Micro-Processor so that either the contents of the MDREG may be applied to the B input of the EALU or if the register is disabled, a 0 can be applied to the B input of the EALU. The FPAC exponent register is applied directly to the A input The EALU can perform a total of 4 functions, A of the EALU. (arithmetic), A-B,A+B,B. The output of the EALU is applied to a second EOR gate which is used to perform two functions. When the Floating Point Micro-Processor is stopped and the master Micro-Processor wishes to read the contents of the FPAC exponent, the sign of the mantissa is applied to this EOR function so that the exponent can be complemented accordingly. For internal exponent operations which require the magnitude of the difference between two exponents, the Floating Point Micro-Processor can use the sign bit out of the EALU to control this EOR function, thus applying the magnitude of the EALU output to the input of the Shift Counter. The Shift Counter is used during 88951000.02

the exponent alignment portions of FADD and FSUB. The Magnitude Comparator is used in the same function and also in FLOF to inhibit shifting when the number of positions to be shifted as represented by the contents of the Shift Counter is larger than the length of the mantissa registers. The box labeled constants in figure 4.1 is used to supply a source of the maximum positive and maximum negative exponent for overflow and underflow and also to supply several exponent values required during FLOF and FIXF.

4.1.4 The Micro-Instruction Set. This section describes in detail the functions performed by the two micro-processors in the HFPU. The instruction format for the Master Micro-Processor appears in Figure 4.5 and the format for the Floating Point Micro-Processor appears in Figure 4.6. These figures display in a schematic form the functions performed by each bit of the READ ONLY MEMORIES of the two micro-processors. Tables 4.1 and 4.2 define in greater detail the mnemonics used in figures 4.5 and 4.6, respectively.

39 [·]	38	37	36	35	34	33	32	31		30	29	28	27	26	25	24
D	SA		SCNR CLR	ADDR BENB	I/P	ADDR AEI/B	T/D	l PCI	LOAI R,T/) T AR, IR	ARCLK	PCRC	LK SA	INDX	BUFFE	R
000 000 010 011 100 101 110 111	= nul = REAI = REAI = RD,S = RD,S = RD,S = WR,S	D), REL FE SHLT, SHLT, SHLT, SHLT,	(Disa REL CC REL CC	ble AD at Res	Ø=PC 1=IR DR BEN ume)	R B if r	Ø=DATA 1=TAR hot	00 01 10 11	= r = I = J = J	PCRL FARL IRCLK	force T/D=Ø	ADDR at R	AENB= esume)	=l and	000 = 001 = 010 = 011 = 100 = 110 = 111 =	nul W FPAC1 W FPAC2 W FPAC3 R SSAR R FPAC1 R FPAC2 R FPAC3
23	22	21	20	19	18	17	16	15		14	13	12	11	10	9	8
BUFF	ER GRO	JUP 1		FSR	GRO	UP	FPH GROUP	FPI	I GI	ROUP	CTRL		FPH WAIT	SPINH	EX	EC
0000 001 010 011 100 101 110 111	= nuT = ADA7 = FSRI = CCRI = CHMI = IRCI = FSRO = CCRO	TA RD CLR CLK CLK(C O	mp FSR LR PCNT)	000 001 010 011 9) 100 101 110 111	= nul = SET = SET = SET = CLR = SET = SET	A (FS P (FS A&P DBPM A F (FS F,CLI	SR 15) SR 4) (FSR7) SR6),SET DBPM R A	000 000 010 010 100 100 111		nul CLK1, 2,3 CLK2 CLK3 DOUT1 DOUT2 DOUT3 nul	00 = 01 = 10 = 11 = inhi PCRC and	nul FSTA SPEC TRUE bit o LKSCN EXEC	RŤ f RCLR	inhibit SCNHLT CC CLK3	00 01 10 11	= nul = EXECNXT IF SP = HALT = EXECNXT
7 Jump 00 = 01 = 10 = 11 =	6 Cond: nul INAC: SP CONDI	5 Ltion TV ENB –	Addr	4 3 ess of	2 1 Next	0 Instru	uction	SA	27 0 1 1 0 0 1	SAR6	<u>SA</u> .	RØ 0 0 0 1 1 1	Condit BRAM BRAZ DRAP BRAN BRIM BRIZ BRIP BRIN	<u>:10n</u>		

88951000 02

4-15

.

• .



Figure 4.6. Floating-Point Micro Processor Instruction Format

4-16

88951000 02

TABLE 4.1. MASTER MICRO-PROCESSOR INSTRUCTION FORMAT

BIT POSITIONS	VALUE	MNEMÓNIC	DESCRIPTION
39, 38,37		DSA	These bits, if not equal to 0, are used to command the DSA interface to perform DSA memory access cycles. Seven different types of cycles can be performed.
· .	001	READ	Commands DSA Interface to perform a single read-from-memory cycle.
	010	READ, REL	Commands the DSA Interface to perform a read-from-memory cycle and controls the address preparation board to per- form the addition of PCR to the in- coming address before it is loaded into TAR. To function correctly bits 35,34 (described below) must be a 0 and a 1 respectively, thus se- lecting the PIMUX to the PCR and en- abling its output to the B side of the main ALU on the address prepara- tion board. This micro-instruction code actually functions by disabling bit 35 (ADDR BEND) while the DSA RE-
	×		SUME signal is true if the RELATIVE MODE bit mode in the FSR is not set. Thus, if Relative Mode is not set, the DSA data will pass through the address ALU into TAR. If the RELA- TIVE Mode bit is set, the DSA data will be added to the contents of the PCR before being loaded into TAR.
: :	011	WRITE	This code directs the DSA Interface to perform a single memory write cycle to System 17 memory.

TABLE 4.1. MASTER MICRO-PROCESSOR INSTRUCTION FORMAT (Contd)

BIT	VALUE	MNEMONIC	DESCRIPTION
POSITIONS		•	
39.38,37 (Contd)	100	RD, SHLT, CC	This code directs the DSA Interface to perform consecutive memory read cycles. In this mode the DSA Interface will generate a second DSA REQUEST signal upon the receipt of the DSA RESUME signal, thus causing the interface to steal consecutive memory cycles. The CC mnemonic indicates the request for consecutive cycles. The HOST mnemonic indicates that the scanner will remain halted for the duration of of the consecutive cycles.
	101	READ , SHLT	This code requests a DSA read from mem- ory cycle and directs the DSA inter- face to keep the scanner halted following the cycle.
t	110	RD,SHLF, REL	This code requests a DSA read from memory cycle and allows the relative addressing calculations to take place as was described above for code 010 (READ,REL). The scanner remains halted following the memory cycle.
	111	WR,SHLT CC	This code requests consecutive DSA Write memory cycles. The scanner remains halted during the memory cycles.
36		SCNRCLR	A l in this bit position directs DSA Interface to release the scanner.
35		ADDR BENB	A 1 in this bit position enables the PIMUX output to the B input of the main ALU. Note that this bit can be disabled during DSA Resume if the code in bits 37, 38, and 39 is OlO (READ, REL) or 110 (RD, SHLT, REL).
34		I/P	This bit drives the select control on the PIMUX. A O in this bit causes the PCR to be selected. A 1 in this bit causes the IR to be selected.
33		ADDR AENB	A l in this bit position causes the output of the TDMUX to be applied to the A input of the main ALU on the address preparation board.
32		T/D	This drives the select control on the TDMUX. A 0 in this bit selects the DATA 0 to 15 input and a 1 in this bit selects the TAR input.
BIT POSITIONS	VALUE	DESCRIPTIO	N
------------------	-------	------------	--
31,30	-	LOAD	The two bits in this field are used to select 1 of the three address re- gisters on the address board for loading. If one of the registers is selected, then bit 33 (ADDR AENB) will be forced to a 1 and bit 32 (T/D) will be forced to a 0 during the DSA Resume signal. This combi- nation has the effect of enabling DATA 0 to 15 into the A side of the main ALU thus allowing the informa- tion on the DATA bus to pass through the ALU to the selected destination register.
	01	PCRL	This code enables the PCR load con- trol.
	01	TARL	Tar Load enable.
	11	IRCLK	Load the IR. Causes a clock signal to the IR.
29		TARCLK	A 1 in this bit causes a clock sig- nal to be sent to TAR during MIRCLK. If bits 31 and 30 are not equal to 10 then this clock will cause TAR to be incremented. If bits 31 and 30 are equal to 10 then this clock will cause TAR to be loaded from the output of the main ALU on the address board.
28	-	PCRCLK	A 1 in this bit position causes a clock to be sent to the PCR. If bits 31 and 30 are not equal to 01 then PCR will be incremented. If bits 31 and 30 are equal to 01 then the PCR will be loaded from the out- put of the main ALU.
27		SA	Select A. A l in this bit causes the main ALU on the address board to select its A input for presenta- tion to its output. A O in this bit directs the main ALU to add its A and B inputs together for presenta- tion to its output. This bit allows data on the A side of the ALU to pass through to the inputs to the regis- ters or to the DSA Address bus with- out regard to the data that may be present on the B input to the ALU.

٠.

BIT POSITION	VALUE	MNEMONIC	DESCRIPTION
26		INDX	A 1 in this bit enables the multipli- cation of the IR by 2 in single pre- cision or by 3 in double precision. This is performed by setting the IRALU to gate its B input to its output in single precision and by setting it to add its A and B inputs together in double precision. If the INDX bit is equal to 0 then the IRALU is set to select the A input, thus passing the IR through without multiplication.
25,24,23		BUFFER	Codes on these three bits are used to read and write the locations within the 4-word by 16-bit memory (the Look Ahead Buffer and the SSAR) on the address board.
	001	WFPAC1	Write the contents of DATA 0 to 15 into word number 1 of the memory, the portion of the LABF that corresponds to FPAC bits 0 to 15.
	010	WFPAC2	Write into word 2 of the memory, the portion of the LABF that correspond to FPAC bits 16 to 31.
	011	WFPAC3	Write into memory word 3, the portion of the LABF that correspond to FPAC bits 32 to 47.
	100	RSSAR	Read word 0 of the memory, the SSAR, onto DATA 0 to 15.
	101	RFPAC1	Read word 1 of memory, LABF bits 0 to 15.
	110	RFPAC2	Read word 2 of the memory, LABF bits 15 to 31.
	111 .	RFPAC3	Read word 3 of the memory, LABF bits 32 to 47.
22, 21,20		GROUP 1	
	001	ADATA	Enables the output of the PIMUX on the address board onto DATA O to 15. This code is used for storing IR and PCR during a STOP operation.
	010	FSRRD	FSR READ . Read the contents of FSR onto DATA 0 to 15.

4-20

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
22, 21, 20 (Contd)	011	CCRRD	Read the contents of the CCR onto DATA 0 to 15.
	100	CHMD	This code is used in the execution of the CHMD command code. It com- plements FSR bit 9, the Relative Mode bit.
	101	IRCLR	This code is used in the execution of the NIDX command code. It clears the IR.
	110	FSRCLK	Load the FSR from DATA 0 to 15.
	111	CCRCLK	Load the CCR from DATA 0 to 15 and clear the operand byte count, OPBC, bits 10 and 11 of the FSR.
19,18,17		FSR GROUP	These codes are used to set and clear selected bits in the FSR.
	001	SET A	Set the Active bit, FSR bit 15.
	010	SET P	Set FSR bit 4, the Protect Mode bit.
	011	SET A&P	Set the Active and the Frotect bits in the FSR.
÷	.100	SET DBPM	Set the double-precision mode bit in the FSR, bit 7.
	101	CLR A	Clear the active bit in the FSR.
	110	SET F,SET DBPM	Set the FEND bit and the DBPM bit in the FSR.
	111	SET F,CLR A	Set the FEND bit and clear Active bit in the FSR.
16,15,14		FPH GROUP	The codes in this group are used to load the input register to the Floating Point Hardware portion of the HFPU and to read the output of the FPAC.
	011	CLX 1,2,3	Load the contents of DATA 0 to 15 into all three sections of the floating point input register, the MDREG, simultaneously. This code is used to load the high word out of the Look Ahead Buffer into the high and middle word of the MDREG and to load the sign of this word, the sign of the floating-point number, into the low word of the MDREG (sign-extension) if in single-precision mode.

88951000 02

BIT POSITION	VALUE	MNEMONIC	DESCRIPTION
16 , 15 , 14	011	CLK 3	Load the low word of the MDREG.
(Contd)	100	DOUT1	Read the contents of the high word of the FPAC (bits 0 to 15) onto DATA 0 to 15.
	101	DOUT2	Read the middle word of the FPAC.
	110	DOUT3	Read the low word of the FPAC.
	111	NUL	Undefined.
13,12		CTRL	The codes in this field are used for special micro-processor control func-tions.
•	01	FSTART	This code is used to start the Floating Point Micro-Processor running. The starting address for the Floating Point Micro-Processor was saved in the FPMP Start Address Register on the DPALU board at the time when the Master Micro- Processor began execution of the current Command-Code.
	10	SPEC	This bit is used in the execution of the SPEC Command-Code. It sets the SPEC Flip/Flop that appears in figure 4.3. The output of this flip/flop drives the most significant bit of the input address to the SAR. This causes the starting address for the next Command- Code to come from locations 16 to 31 within the SAR. The SPEC Flip/Flop is cleared automatically by the execution of the next Command-Code.
	11	TRUE	If the jump condition was specified by bits 6 and 7 is true, the action of the following micro-processor output bits will be inhibited; bit 36, SCNRCLR; bit 28, PCRCLK; bits 9 and 8, EXEC. This bit is used in the execution of the branch Command-Codes to allow the incre- ment of PCR, the release of the scanner and the execution of the next Command- Code if the branch condition is false. It is false used to allow the micro- processor to jump to the code that executes a CACS if the jump condition is true.

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
11	-	FPH WAIT	If this bit is set the Master Micro- Processor will stop the execution of micro-instructions to wait for the Floating Point Micro-Processor to complete its execution. This bit is used whenever the Master Micro-Processor needs to start the Floating Point Micro-Processor run- ning or when it needs the result of a Floating Point Micro-Processor operation.
10		SPINH .	If this bit is set and the FHPU is in single-precision mode then code Oll in bits 16,15 and 14 (CLK3), and the scanner halt and consecu- tive cycle portions of bits 39,38 and 37, will be inhibited. This bit allows the same micro instruc- tion, the one that fetches the se- cond word of the argument or the one that loads the third word of the argument into the MDREG, to be used in either single or double precision.
9,8		EXEC	The codes in this field are used for executing the next Command-Code and for stopping micro-processor action.
	01	EXEC NXT IF SP	Execute Next Command-Code if the HFPU is in Single Precision mode. The Execute Next function of the Master Micro-Processor needs some discussion. When the Execute Next function comes true, the Master Micro-Processor inhibits the next instruction address output of its instruction register and enables the output of the Starting Address ROM (SAR). The SAR is a ROM that contains 32 words of 8-bits each. The least significant four bits of the input address to this ROM are the actual Command-Code that is to be executed. The most sig- nificant bit of the input address comes from the SPEC Flip/Flop. The SAR translates the Current Com- mand-Code into a starting ROM ad- dress for the Master Micro-Processor. The three least-significant bits out of the SAR are concatenated with the two most-significant bits out of the SAR and loaded into the Floating Point Micro-Processor Start- ing Address Register to form a start-

88951000 02

.

BIT POSITION	VALUE	MNEMON IC	DESCRIPTION
9,8 (Contd) -	01	EXEC NXT IF SP	ing address for the Floating Point Micro-Processor which can be used at a later time by the Master Micro-Processor. This technique allows the starting address for the next micro-instruction sequence be applied to the ROM while the last instruction of the current sequence is completing execution. Thus no micro-processor overhead is incurred in the process of changing from one
	10	HALT	micro-instruction sequence to the next. Master micro-processor halt. Upon
			current micro-instruction, the master micro-processor clock is stopped. This code is used to stop the micro- processor after the detection of a FEND Command-Code and at the comple- tion of the STOP sequence.
7,6	11	EXEC MEXT JUMP CON- DITION	Unconditional Execute Next function. See EXEC NXT IF SP above. The codes in this group specify the type of condition that is to be tested for a micro-processor skip. If the condition is found to be true, the least-significant bit of the next in- struction address will be forced to 1, thus causing a skip if the next in- struction address is even. If the jump condition is false the next instruction address will not be modified.
	01	INACTV	In the execution of a RESTART A/Q Command this jump condition is used to test the state of the FSR that was fetched from memory. It is used to cause the micro- processor to execute the next sequential micro instruction which is a HALT in- struction instead of proceeding to execute the next Command-Code sequence. This command code causes a skip if the
·	11	COND ENB	This jump condition is used in the execution of the BRANCH Command-Codes. The actual condition to be tested is determined by bits 7,6 and 0 of the micro-processor starting address of the current Command-Code sequence as saved in the FPMP Starting Address Register. The table on figure 4.5 illustrates the relationship between these bits and the condition being tested.

.

۰.

BIT POSITION	VALUE	MNEMONIC	DESCRIPTION
5,4,3,2, 1,0		ADDR	These last six bits of the Master Micro-Processor instruction contain the address -f the next instruction to be executed. As was described above this address can be modified in two ways. If the jump condition is true, then the least-signi- ficant bit of this address, bit 0, will be forced true. If the execute next Command Code field is true, this address will be ignored and will be replaced by the output of the Starting Address ROM.

TABLE 4.2. FLOATING POINT MICRO-PROCESSOR INSTRUCTION FORMAT

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
39,38,37		Mantissa ALU	The codes in the field are used to control the mode of operation of the Arithmetic Logic Units on the DPALU and the SPALU boards.
	000	A,Arith- metic	The ALU passes its A input to its outputs in the arithmetic mode. Negative O will be con- verted to positive O.
•	001	A-1	The A input minus the least-sig- nificant bit of the guard digit is transferred to the output in arithmetic mode.
	010	A,Logical	The A input is transferred to the output in logical mode. Negative 0 is left as negative 0 .
	011	Ā	The complement of the A input is transferred to the output in logical mode.
	100	A+B	The arithmetic sum of the A input and B input is transferred to the output.
	101	А-В	The arithmetic difference of A and B is transferred to the output.
	110	З	The B input is transferred to the output in logical mode.
	111	B	The complement of the B input is transferred to the output.

88951000 02

4 - 25

BIT POSITIONS	.V ALUE	MNEMON IC	DESCRIPTION
<u>POSITIONS</u> 36,35		Mant. ALU In- vert	The codes in this field are used to perform various types of condi- tional negation of the operand passing through the mantissa ALU. Note that in figure 4.6 the codes in the Mantissa ALU field are grouped into pairs with small brackets on the left hand margin. The codes in this the Mantissa ALU Invert field are used to modify the Mantissa ALU field depending upon some external condition. They have the ability to switch the Man- tissa ALU field between the pairs of codes within the brackets in figure 4.6. Thus, for example, if the Mantissa ALU field specifies code 100, A+B, and the condition specified by the Mantissa ALU In- vert field is true then the actual micro-processor output will corre- spond to code 101, A-B. If the code specified in the Mantissa ALU field were a 101, then the Mantissa
х			ALU Invert field could switch it to a 100 code, A+B. An examination of the codes the Mantissa ALU field will show that this interchange of codes is caused simply by invert- ing micro-processor bit 37.
	01	масон	Invert micro-processor bit 37 if mantissa accumulator bit 0 is true i.e., if the contents of FPAC is a negative number.
•	10	MDOH	If the Hardware field (Bits 10,9,8) is an MPY, then micro-processor bit 37 will be inverted if the sign of the FPAC and that of the MDREG are different. If the Hardware field is DIV, then micro-processor bit 37 will be inverted if the sign bit of the MDREG is set.
34	11	MBOH FSUB In- vert	Invert micro-processor bit 37 if the sign bit of the BREG is set. Invert micro-processor bit 37 if the current micro-code sequence is that for Command-Code FSUB.

.

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
33,32		Exponent ALU	The codes in this field determine the function performed by the Arithmetic Logic Units in the exponent arithmetic section.
	00	A,Arith- metic	The EALU passes its A input to its output in arithmetic mode. Negative O is converted to positive O.
	01	А-В	The B input is subtracted from the A input and passed to the output of the EALU.
	10	A+B	The sum of the A and B inputs is passed to the output of the EALU.
	11	В	The B input is passed to output of the EALU.
31		BCLK	If this bit is a 1 a clock signal will be sent to the BREG on the INSCLK that enters the next micro- instruction.
30		ACLK1	Send a clock to FPAC bits 0 and 9 to 15.
29 ·		ACLK2	Send a clock to FPAC bits 16 to 31.
28		ACLK3,4	Send a clock to FPAC bits 32 to 47 and bits 48 to 51.
27,26	-	Mantissa Mode Con- trol	The codes in this field control the type of operation performed by the shift registers which con- stitute the BREG and FPAC.
	01	RIGHT	Select the shift registers to the shift-right mode.
	10 [.]	LEFT	Select the shift registers to the shift-left mode.
		LOAD	Select the shift registers to the Load mode. In this mode, if a clock specified in bits 28 to 31, the register will be loaded from the output of the ALU.
25		EACLK	Send a clock to Bits -2,-1 and bits 1 to 8 of the FPAC, the exponent.

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
24		HALT	This is the stop control for the Floating Point Micro-Processor. If this bit is set the micro- processor will stop action on completion of the current micro- instruction and drop its busy signal to the Master Micro-Pro- cessor.
23,22,21		Mantissa B Side	The codes in this field determine the source of data to be applied to the B input to the Mantissa ALU and in some cases also to the B input of the Exponent ALU.
а.	000	ZERO	All zero's are applied to the B input of the Mantissa ALU (bits 0 and 9 to 51).
	001	M/DENB	The MDMUX is enabled and the MDREG input is selected.
	010	BENB	The MDMUX is enabled and the BREG input is selected.
•	011	FXMAX	The maximum negative integer (8000 is applied to bits 16 to 31. This ¹⁶ constant is used for forcing the maximum integer result in the FLOF function if the floating-point num- ber was to large to represent as a 16-bit integer.
	100	FLMAX	A constant of 127_{10} , FF ₁₆ is applied to the B side of the Exponent ALU and the maximum negative mantissa value, bit 0 = 1 and bits 9 to 51 = 0, is applied to the B side of Mantissa ALU.

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
23,22,2 1 (Contd)	101	ROUND	This code is used to effect the rounding of floating-point results. The truth table in figure 6.5 shows the input bit to the Mantissa ALU that will be driven in single precision and double precison de- pending on whether the mantissa is normalized (NRM'D) or one po- sition short of being normalized (NRM'D-1). This bit is effectively the most-significant bit of the true guard digit. If the number to be rounded is positive, the selected bit will be added to it. If the number to be rounded is negative, the selected bit will be subtracted from it.
	110	FIX	This code is used to control the comparison value input to the Magni- tude Comparitor shown in figure 4.1 on the EXP and TIMING board. This special comparison value of 22_{10} is used to avoid excessive shifting of numbers which are smaller in magnitude than 1.0 and to result in their being correctly converted to integer 0.
	111	FLZERO	This code is used to force a true floating-point zero result. It applies an exponent value of -127_{10} to the B side of the EALU and a value of 0 to the B side of the EALU.
20,19		Exponent B Side	The codes in this field are used to apply selected constants to the B side of the EALU.
	00	ZERO	Zero's are applied to the B input to the EALU.
	01	1	A value of 1 corresponding to a 1 in bit position 8 of the FPAC is applied to the B side of the EALU. This constant is used to increment the contents of the FPAC exponent.

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
20,19 (Contd)	01	1	A value of 1 corresponding to a 1 in bit position 8 of the FPAC is applied to the B side of the EALU. This constant is used to increment the contents of the FPAC exponent.
	10	F	A value of 15_{10} is applied to the B side of the EALU. This constant is used as a comparison value to check to see if a floating-point number is too large to be converted to a integer in the FLOF function.
	11	17	A value of 23_{10} is applied to the B side of the EALU. This value is used to generate the shift count in the FLOF function.
18		EBENB	This bit, if a 1, enables the out- put of the MDREG to the B side of the EALU.
17		Load Shift Count	This bit is used to load the mag- nitude of the output of the EALU into the shift counter. This bit causes the Sign Control for the EOR function on the outputs of the EALU to be driven from the sign (bit -2) output of the EALU so that the EALU outputs will be inverted if negative. Additionally, this micro-processor function loads the sign of the EALU output into the PICK flip/flop. The PICK F/F will be set if the EALU sign is positive and it will clear if the EALU sign is negative.
16		PICK Enable	If the PICK F/F is set, bits 30 to 28 (ACLK1,ACLK2, ACLK3,4) will be inhibited and bit 31 (BCLK) will be forced.
15,14		Inhibits	The codes in this field are used to inhibit other micro-processor instruction fields in the presence of certain conditions.

B P	IT OSITIONS	VALUE	MNEMONIC	DESCRIPTION
	5,14 Contd)	01	DPInhibit ACLK3	The ACLK3 portion of micro-pro- cessor bit 28 will be inhibited if the HFPU is in Double Precision mode. This feature is used during the truncation of the guard digi portion of the results.
	• • •	10	PICK SET Inhibit EACLK	Micro-processor bit 25, EACLK will be inhibited if the PICK F/F is set. This bit is used in the selec- tion of the larger exponent during floating add.
	.*	11	NRMDInhi- bit ACLK1- 3 & EACLK	Inhibits micro-processor bits 30, 29, 28 and 25 if the argument in the FPAC is normalized.
נ	3,12,11	·	Jump Con- dition	The codes in this field are used to test for certain conditions which will dynamically modify the micro-processor sequence.
		000	nul	No jump. Do not modify the address of the next instruction that appears in bits 0 to 4.
		001	ETB	Exponent Too Big . This condition tests the output of the Magnitude Comparator on the EXP TIMING board. If the value being loaded into the Shift Counter is larger than the comparison value, then the jump will take place, i.e., the jump displacement in bits 5 to 7 of the micro instruction will be added to the ADDR field, bits 0 to 4.
		010	UNF/OVF	If the Exponent overflow condition is true, the next instruction address is ADDR plus DFLTA. If Exponent Underflow is true, the next instruction address is ADDR plus DELTA + 1. If neither condition is true, the next instruction address is ADDR.
	. •	011	MA=B	Jump, address of next instruction is ADDR + Delta, if the output of the MALU is equal to 0.

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
13, 12, 11 (Contd)	100	ZOUND	Jump if the divisor is 0 or un- normalized.
	101	EGT	Exponent Greater Than 0 . Jump if the FPAC Exponent is greater than 0.
	110 111	nul nul	unused. unused.
10,9,8		Hardware	The codes in this field are used to call up the high-speed, hard- wired algorithms on the EXP and TIMING board. The next instruc- tion in sequence will not ex- ecute until the hard wired algori- thm has completed its function.
	001	МРҮ	Multiply. Multiplicand in MDREG. Multiplier in DREG. MALU set to ADD/SUB MDREG to/from FPAC.
•	010	DIV	Divide. Dividend in FPAC. Divisor in MDREG. MALU set to SUB/ADD MDREG from/to FPAC. Quotient goes to BREG.
	011	SHIFT	If the PICK F/F is set, the BREG will be shifted right a number of places equal to the count in the Shift Counter. If the PICK F/F is clear, the FPAC mantissa register will be shifted right.
	100	NORM	Normalize. If the FPAC is normalized, or is 1 bit-position short of being normalized, this instruction does nothing. If the FPAC is more than one position un-normalized, then it will be shifted left and the FPAC exponent decremented until
			it is one bit-position short of being normalized. The Exponent ALU field and the Exponent B Side must be set correctly to result in the exponent decrement, since the nor- malize hardware merely generates an appropriate number of FPAC exponent clocks (EACLK).

BIT POSITIONS	VALUE	MNEMONIC	DESCRIPTION
7, 6, 5		DELTA	Jump Displacement. DELTA will be added to ADDR if the Jump Condition is true. The addition is done modulo 16, thus the most significant bit of ADDR will not change in a jump.
4,3,2,1,0		ADDR	Address of next instruction.

4.2 DESCRIPTION OF ALGORITHMS

Introduction to Flowcharts and Listings. The algorithms 4.2.1 used in the HFPU to perform its various functions are described in 4.2.2. The descriptions of that section are all keyed to the micro-code listings and flow charts that reside in appendix B. Figure 4.7 summarizes the terminology and diagramatic conventions used in the flow charts of appendix A. The only unusual characteristic of these flow charts are the brackets that appear to These brackets encompass groups of flow charts operthe left. ations that correspond to the manipulations performed by individual micro-instructions in the micro-code listing. A step number (e.g., STEP#1) and the micro-code sequence number (e.g., LOC 10) is indicated to the left of the bracket in the flow chart. A1gebraic operations are indicated in an ALGOL-like manner. Figure 4.7 also provides a short glossary which defines the mnemonics used in the flow charts to reference the various elements of the HFPU.

4.2.2 The Algorithms.

4.2.2.1 OP-CODE FETCH/COLD START. Master Control flow charts page M17.

Step 1. Micro-code location 3. The same micro-code is used for both the fetch of a new Command-Code word and for the start-up on an A/Q Cold Start command. This micro-instruction sets the Active bit in the FSR and initiates a DSA request for a memory-read cycle with the PCR as the memory address. The DSA Data-out is loaded into the CCR and the PCR is incremented on the trailing edge of RESUME. The Operand Byte Count (OPBC) is set to 0 to point to the first Command-Code in the CCR. The micro-instruction sequence will return to this point when the OPBC reaches 4.

Step 2. Micro-Code location E. This instruction contains an unconditional Execute Next which causes the microprocessor to branch to the first instruction of the sequence corresponding to the first OP-Code in the CCR. Page M26 of the flow charts illustrates the decisions that will be made in the course of the Execute Next operation. If the OPBC is equal to 4, then the micro-code will branch back to location 3 to fetch the next OP WORD. If the SPEC F/F is set, the microprocessor will branch to the first instruction of the next **OP-CODE.** If neither of these conditions is true, the logic then checks to see if an A/Q STOP command has been issued. If so, it branches to the first micro-instruction of the STOP sequence. If not, it branches to the first instruction corresponding to the nest OP-CODE.

4.2.2.2 The SPEC GROUP. M. C. Flow chart pages M15 and M16. Execution of the SPEC Command-Code is accomplished entirely by single micro-instruction at location 32 which sets the SPEC F/F. Once this flip/flop has been set, the next Command-Code sequence will come from the upper 16 locations in the SAR.



88951000 02

4-35

ADDR TAR PCR IR DRDW-	Address driven to DSA address Bus Temporary Address Register Programs Counter Register Index Register
BUFØ to 15	First word of Look-Abead-Buffer
BUF 16 to 31	Second word of Look-Ahead-Buffer
BUF 32 to 47	Third Word of Look-Ahead-Buffer
MDØ to 51	Multiplicand/Divisor Register.
	Input register to Floating Point ALU,
	Used to hold Memory Argument (MARG).
CCR	Current Command Register
DPBC	Operand Byte Count.
FEND	FEND Bit in FSR
ACTIVE	Active Bit in FSR
PROT	Protect Bit in FSR
SSAR	Stop and save address register
AND	Logial and Function
IADD	Micro-Processor Instruction Address applied to ROM

Figure 4.7. Flow Chart Conventions (Sheet 2 of 2)

4.2.2.2.1 CACS. The execution of a CACS consists entirely of the micro-instruction at location 35. This instruction initiates a DSA READ cycle with the PCR as the memory address. If the HFPU is not in Relative Mode, then the DSA data is loaded into the PCR. If the HFPU is in Relative Mode, then the DSA data is added to the old contents of the PCR and the result placed into the PCR.

4.2.2.2 BRAZ, BRAN, BRAP, BRAM. These Command-Codes require two or three micro-instructions depending on the state of the condition being tested. Bits 7,6 and 0 of the Starting Address as given in the Flow chart Index of appendix A determine the condition to be tested. Refer to Fig. 4.5 for a description of the relationship between these bits and the tested condition.

Step 1. Location 36. This instruction performs an FP WAIT to allow the Floating Point Micro-Processor (FPMP) to complete its operation so that the data in the FPAC will be valid.

Step 2. Location 37. This instruction tests the specified condition. If it is true, then the next instruction to be executed is the CACE instruction at location 35. If the condition is false, the program counter is incremented once to advance it past the Address Word and execution proceeds with the next sequencial Command-Code.

4.2.2.2.3 BRIZ, BRIN, BRIP, BRIM.

Step 1. Location 33. This instruction is simply a no-op to allow the data in the Index Register to settle so that the next instruction can properly test it.

Step 2. Location 34. If the condition is true, the next instruction to be executed is the CACS instruction at location 35. If the condition is false, the PCR will be incremented and the next sequencial Command-Code will be executed.

4.2.2.3 Single Micro-Instruction Group. The Command-Codes in this group require only a single micro-instruction cycle for their execution.

4.2.2.3.1 FEND. M.C. Flow charts page M18. The FEND operation actually involves two micro instructions. The second micro-instruction is used to place the HFPU in a state so that it will be receptive to A/Q commands.

Step 1. Location 1D. This instruction waits for the FPMP to complete its current operation and then proceeds to set the FEND bit and clear the ACTIVE bit in the FSR.

Step 2. Location E. This instruction contains simply the Execute Next field which is used to disable the Next Instruction Address output of the Master Micro-Processor (MMP) instruction register. If an A/Q STOP command has not been received, the MMP Clock will be stopped and the HFPU will await further A/Q commands. If a Stop Request is pending, the micro-processor will proceed to execute the first instruction of the STOP sequence at location 2. 4.2.2.3.2 CHMD. Location M11. This single micro-instruction complements the state of the Relative Mode bit in the FSR and proceeds to first instruction of the next Command-Code.

4.2.2.3.3 NIDX. M.C. Flowchart page M11. This microinstruction clears the Index Register and proceeds to the next Command-Code sequence.

4.2.2.4 Floating Point Group. These commands all require action on the part of the FPMP. Four bits of the MMP Starting Address are used to provide a starting address for the FPMP. The bits are, in order from most significant to least significant bit, bits $1,\emptyset,7,6$. A fifth bit of the MMP starting address, bit 2, is used to indicate that the FPMP is to perform an FSUB function instead an FADD. Note that the MMP activity involved in the five functions, FLDD, FADD, FSUB, FMPY, and FDIV is the same. Thus, the MMP action for these five functions is described only once in the following section on FLDD.

4.2.2.4.1 FLDD, M. C. Flowcharts page M3. FPH Flow charts page F9.

Step 1. Location 20 if FADD, FMPY, FDIV or FLDD. Location 24 if FSUB. Initiate a DSA memory read request with the PCR as the memory address. If the Relative Mode bit is false, the DSA data will be loaded into TAR. If the Relative Mode bit is true, the PCR will be added to the DSA data and the result loaded into TAR. On the trailing edge of RESUME, the PCR will be incremented.

Step 2. Location 21. Initiate consecutive DSA memory read requests. If FSR bit 8 is set, select the IRALU to multiply the IR by 1. If FSR bit 8 is clear, and the HFPU is in single-precision select the IRALU multiply IR by 2; if in double-precision, multiply the IR by 3. Add the outputs of the IRALU to the data in TAR and apply the result to the DSA address bus. Load the DSA data into the LABF word 1 which corresponds to FPAC bits 0 to 15. The DSA Interface automatically increments TAR on the leading edge of RESUME, so that the address is advanced in time for the next cycle, which will be stolen consecutively.

Step 3. Location 25. Request a DSA memory-read cycle with the address generation as in Step 2. If the unit is in single-precision, disable the consecutive cycle request and allow the release of the scanner. Load the DSA data into the LABF word 2. If the unit is in single-precision mode skip to Step 5.

Step 4. Location 26. Request a DSA memory-read cycle with the address generation as in Step 2. Load the DSA data into LABF word 3.

Step 5. Location 27. Wait for the FPMP to complete its current operation before proceeding. Transfer word 1 of the LABF into the high word of the MDREG (bits 0 to 15). If in single-precision, load the sign bit into bits 32 to 51 of the MDREG. If in double-precision, load the sign bit into bits 48 to 51 only. The guard digits are thus set to true **Q** in ones complement arithmetic.

Step 6. Location 28. Transfer word 2 of the LABF to the middle word of the MDREG.

Step 7. Location 29. If the unit is in doubleprecision mode, transfer word 3 of the LABF to the low word of the MDREG. If in single precision, CLK3 is inhibited thus leaving the guard digits unaffected. The MIRCLK that terminates this micro-instruction sends a start signal to the FPMP so that it can begin its portion of the FLDD function. The MMP now proceeds to the first micro-instruction of the next Command-Code.

This completes the MMP action during a floating load. The following steps refer to the action taken by the FPMP. Refer to page F2 of the FPH Flow charts. Note that the FPH Flow charts in many places are actually drawn as two parallel flow charts, one for the exponent and the other for the mantissa arithmetic.

Step 1. Location 3. Remove the exponent bias and the effects of the mantissa sign by complementing bit 1 and then complementing bits 1 to 8 if the sign bit is set. The complementing referred to here occurs on the input to the MDREG, so that the exponent value in the MDREG is a valid ones-complement number. The FPMP selects its ALU'S to transfer the MDREG into the FPAC in this micro-instruction.

Step 2. Location 18. Sign-extend the mantissa. This micro-instruction is the first example of the conditional ALU control in the FPIP. The MALU is set to pass a zero on its B input through to its output. If bit 0 of the FPAC is set, however, the MALU function will be inverted to a B Complement thus producing all 1's on its output. Thus the output of the MALU is equal to the sign of the FPAC. This result is clocked into section 4, bits 48 to 51, of the FPAC if the unit is in double-precision. If the unit is in singleprecision, this result will be clocked in bits 32 to 51 of the FPAC.

- Step 3. Location 15. This step is used to clear negative O's in both the exponent and the mantissa. Both the EALU and MALU are set to the A Arithmetic mode and the result loaded into the FPAC. The FPMP halts upon the completion of this instruction.

4.2.2.4.2 FADD/FSUB. FPH Flowcharts page F6. All of the **action** described here tskes place in the FPMP. The MMP action required for these functions was described above in the section on FLDD.

Step 1. Location \emptyset of the floating-point micro-code. The first micro-instruction of FADD transfers the mantissa of the memory argument from the MDREG to the BREG. In the exponent arithmetic, the exponent of the memory argument is subtracted from the exponent of the FPAC. If this difference is positive, the PICK F/F will be set and the Shift Counter will be loaded with the difference. If this difference is negative, the PICK F/F will be cleared and the Shift Counter will be loaded with the complement of this difference. The Shift Counter is thus loaded with the magnitude of the difference of the exponents and the PICK F/F has the sign of the difference stored in it.

Step 2. Location 1C. The mantissa portions of the FPAC and BREG are shifted right one place arithmetically to open up an overflow bit in bit position 9. This allows the sum of the mantissa magnitudes to overflow without interferring with the sign bit. The exponent of the result will be incremented at step 4 below in order to mantain the correct value for the floating-point number. Note that shifting the mantissa right one place divides the floating-point number by 2 and that adding 1 to the exponent multiplies the floatingpoint number by 2 thus leaving its value unchanged. In the exponent arithmetic, if the PICK F/F is clear, the exponent of the memory argument is transferred to the exponent of the If the PICK F/F is set, the clock to the EACC is in-FPAC. hibited thus leaving the exponent unchanged. This has the effect of selecting the larger of the two exponents for the exponent of the result. This micro instruction at location 1C also performs a conditional test on the magnitude of the exponent difference. If the magnitude of the exponent difference is too big for the size of the register (greater than or equal to 26 in single precision, 42 in double precision), then the next micro-instruction will be the one at location If the shift count is smaller than the register size, 1F. then the next micro-instruction will beat location 1D.

Step 3. Location IF or 1D. If the shift count was to big, then the instruction at location IF will be executed. This micro-instruction clears the mantissa of the floating-point number having the smaller exponent. If the shift count is smaller than the register size, then the instruction at location 1D is executed. This micro-instruction calls on the hard-wired shift logic to shift the mantissa of the argument having the smaller exponent right a number of places equal to the exponent difference. The micro-instruction sets the mantissa shift register mode controls into the right shift mode and the hard-wired shift logic shifts the mantissa of the smaller number right until the shift counter reaches zero. The shift counter was loaded with the magnitude of the exponent difference at step 1 above. This micro-instruction accomplishes the "exponent-alignment" portion of the floating addition. In effect, the smaller floating-point number has its mantissa shifted right arithmetically and its exponent incremented (thus maintaining its value unchanged) until its exponent is equal to the exponent of the larger number. Once exponent equality has been achieved, then the two mantissa's can be added together.

Step 4. Location 1E. This micro-instruction performs the mantissa addition. If the operation being performed is FADD, then the two mantissas are added together using one's-complement arithmetic. If the operation is FSUB, then the complement of the BREG is added to the mantissa of FPAC using one's complement arithmetic. The exponent value in the EACC is incremented by 1 to compensate for the right shift of the mantissas that occurred in step 2 above. At this point the floating-point addition is completed and all that remains is the normalization of the result. What follows is the description of the common normalize logic that is used by all of the functions that require post-normalization.

NORMALIZE, FPH Flowchart page F12 and F13.

Step 1. Location 11. The first micro-instruction of normalize simply sets up the test for a zero mantissa by setting the MALU to the A,Arithmetic mode. Since this ALU mode converts negative \emptyset to positive $\hat{\vartheta}$, this instruction allows a test for true zero mantissa.

Step 2. Location 12. If the mantissa portion of the FPAC is equal to zero, then this instruction becomes a jump to the micro-instruction at location 17 where the micro**processor** forces a true \emptyset result (mantissa = \emptyset and exponent equals -127_{10}) and halts. If the mantissa is not equal to \boldsymbol{q} , then the hard-wired Normalize function will proceed to normalize the floating-point number. The hard-wired Normalized function proceeds in a rather peculiar fashion due to the presence of the rounding which occurs in step 3 below. The problem is that if the mantissa is effectively all 1's and a round is performed, then a carry can ripple through into the most significant bit causing a mantissa overflow. Α thorough consideration of the floating-point functions (Add, Subtract, Multiply, Divide and FIXF) shows that if the raw, pre-normalization, mantissa is already normalized, then the rounding of this result will not cause a mantissa overflow. This is due to the fact that a normalized raw result will always contain at least one zero in the middle bit positions in the mantissa thus preventing a carry from rippling through to the most significant bit. If, on the other hand, the raw result is unnormalized and the normalize hardware is allowed to normalize it completely, then the rounding may result in mantissa overflow. To prevent this from happening, the normalize hardware shifts the mantissa left and decrements the exponent until the mantissa is one bit-position short of being normalized if normalization was required. If the raw mantissa is normalized, the normalize hardware does not not shift it.

Step 3. Location 13. This step performs the rounding by adding/subtracting the most significant of the true guard digit to/from the mantissa if the mantissa is positive/negative. If the mantissa resulting from the normalization is normalized, then the most significant bit of the guard digit is one bit off the end of the mantissa (bit 32 in single precision and bit 48 in double precision). If the mantissa is one bit-position short of being normalized, then the most-significant bit of the true guard digit lies two bit positions off the end of the mantissa (bit 33 in singleprecision and bit 49 in double-precision).

Step 4. Location 14. This step completes the normalization of the result. If the mantissa resulting from steps 2 and 3 is normalized, no action is taken. If the mantissa is unnormalized (at most it will be unnormalized by one bit position), then the mantissa is shifted left once and the exponent is decremented to produce a normalized result.

Step 5. Location 18. This step truncates the guard digit to remove spurious information that may be residing in those bits following the rounding. Using one's complement arithmetic, all the bits of the guard digit (bits 32 to 51 in single precision and bit 48 to 51 in double precision), are set equal to the sign of the number true 0 condition.

Step 6. Location 15. This step checks for the possibility of exponent overflow or underflow resulting from the calculation. Within the HFPU, two extra overflow bits, labeled EACC (-2) and (EACC (-1), are carried to allow for the correct detection of exponent overflow or underflow. When a floating-point number is loaded, the overflow bits are set equal to the sign bit of the exponent (EACC1). This sign-extension of the EACC converts it into a ten-bit one's complement number. At the end of the a calculation if EACC1, (-1), and (-2) are all equal, then the exponent is within range i.e., it can expressed in 8 bits, and the result is valid. In this case, the FPMP halts at location 15 and drops its busy signal to the MMP. If EACC1 and EACC (-1) are not the same, then the exponent of the result cannot be represented in 8 bits and an error has occurred. In this case EACC (-2) indicates the true sign of the exponent of the result. If it is alone, then the exponent of the result is negative and exponent underflow has occurred. Micro-program control will then be transferred to location If EACC (-2) is false, then the exponent of the result 17. is positive and exponent overflow has occurred. Microprogram control will then be transferred to location 16.

Step 7. Location 17 if underflow, location 16 if overflow. In the case of underflow the mantissa is set to \emptyset and the exponent of result is set to the maximum negative value of -127_{10} . In the case of overflow, the exponent is set to the maximum positive value of $+127_{10}$ and the mantissa is set to the maximum signed value. Note that in the case of overflow, micro-program control returns to step 5 (location 18) where the bits of the guard digit will be truncated so that the result is a valid single or double precision floating-point number. In the case of underflow, the micro-processor simply halts at location 17.

4.2.2.4.3 FMPY. FPH FLOWCHART Page F8. Only the FPMP portion of FMPY is described here. The MMP portion was described above in section 4.2.2.4.1, FLDD.

Step 1. Location 1. The FPAC mantissa is transferred to the BREG so that it may be used as the multiplier in the mantissa multiplication. The exponent of the memory argument is added to the EACC and the result is placed in the EACC. Step 2. Location D. In this step the mantissa of the FPAC is set to positive 0 if the sign of the result as indicated by the Exclusive OR of the FPAC sign (MACO) and the memory argument sign (MDO) is positive. The MACC is set to negative \emptyset if the sign of the result is negative 0. This step is necessary so that the arithmetic right shifting of the MACC which occurrs during step 3 below will proceed correctly.

Location C. In this step the hard-Step 3. wired multiply logic performs the mantissa multiplication portion of FMPY. The mulplication is performed using a one's-complement version of the usual binary multiplication algorithm in which the multiplicand is added to the partial product for each true bit in the multiplier and the partial product is shifted right for every bit in the multiplier. In the one's-complement version of this algorithm, a true bit in the multiplier is a bit which has the opposite sense from the sign of the multiplier i.e., if the multiplier is positive, a true bit is a 1, if the multiplier is negative, a true bit is a \emptyset . Additionally, if the multiplier is negative, the multiplicand is subtracted from the partial product instead of being added to it as in the binary algorithm. If the multiplier is positive, the one's complement algorithm proceeds exactly as in the binary algorithm.

The hard-wired function begins by loading a counter register with the number of steps to be performed (27 in single precision and 43 in double precision). This step count is such as to provide for a correct fractional multiplication with the binary point of the result lying to the left of FPAC bit 9. This corresponds to the mantissa result being either normalized or one bit position short of being normalized. The step count is then immediately decremented preparatory to the test for algorithm completion occurs at the end of the loop in the flowchart. If the "true" least-significant bit condition exists, then the mantissa of the Memory Argument in the MDREG is added to or subtracted from the mantissa of the FPAC depending on the sign of the multiplier in the BREG. If the "true" bit condition is not satisfied, then the mantissa of the FPAC is The next step in the algorithm is to left unmodified. shift both the mantissa of the FPAC and the mantissa of the multiplier (in the BREG) one position to the right. The BREG is shifted right arithmetically thus preserving its sign in bit position \emptyset so that the tests for a "true" bit and the add/subtract decision will proceed correctly in succeeding steps. As was illustrated in figure 4.4 of the content of the FSAN F/F is shifted in section 4.1.3, to the sign position of the MACC. The SFAN F/F was loaded with the expected sign of the multiply result at the time that the MMP started the FPMP. This sign is given by the Exclusive OR of the sign of the memory argument and the sign of the FPAC. The SFAN F/F is provided as

the right serial input to the MACC so that the MACC will shift right in a true arithmetic fashion even if some of the intermediate steps in the multiply algorithm result in a temporary overflow of the mantissa into the mantissa sign bit. The final step in the algorithm is a check of the status of the step count. If it has reached Ø, the proper number of steps have been completed and microprocessor control is transferred to the normalize routine at location-11 in the micro code, otherwise the hardwired algorithm proceeds to check the next bit in the multiplier for the "true" condition. The Action of the normalized routine was described in the preceding section of FADD/FSUB.

4.2.2.4.4 FDIV. FPH Flowcharts page F9. MMP action for the FDIV function was described above in the section on FLDD. What follows then is a description of the FPMP action involved in FDIV.

Step 1. Location 2. When the MMP starts the FPMP, the potential sign of the result (equal to the Exclusive OR of the sign of the memory argument and the sign of the FPAC) is loaded into the SFAN F/F. SFAN is set if the sign of the result will be negative. The first step of FDIV shifts the mantissa of the FPAC right arithmetically one position and increments its exponent thus maintaining its value unchanged. This right shift of the dividend is performed in order to open up an overflow bit so that the resulting quotient in the BREG will not overflow that register. Mathematically, the division of two normalized mantissas can result in a quotient that lies between .5 and 1.999. Shifting the MACC right one position effectively divides the quotient by two so that it lies in the range .25 to .999. Thus the result of the divide will either be normalized or one bit-position short of being normalized and thus will be compatible with the hard-wired normalize algorithm. Step 1 also checks the divisior in the MDREG to verify that it is a proper normalized floating-point number. If it is not normalized, then a divide error would occur and program control is transferred to location 16 where the maximum signed result will be forced. The microprocessor action involved in forcing the maximum result has been described above in the normalize section of FADD/FSUB. If the divisor is a proper normalized floatingpoint number then the micro-program proceeds to step 2.

Step 2. Location 10. In this step, the exponent of the divisor is subtracted from the exponent of the dividend to generate the exponent of the result. The mantissa of the dividend, in the FPAC, is converted to absolute value. This is performed by setting the MALU to the A, logical mode and allowing inversion of the MALU to the A, complement mode if the sign of the FPAC (MACQ-H) is set. The bits in the mantissa of the FPAC are thus complemented if it is negative. The MACC is converted to an absolute value in order to simplify the decisions that are made during the mantissa division which is described in the following step.

Step 3. Location 1A. This step utilizes the hard-wired divide logic to perform the division of the two mantissas. The algorithm used is a one's-complement version of the standard binary division algorithm. As in the hard-wired multiply logic the sequence begins by initializing the step counter so that the result will end up either normalized or one bit-position short of being normalized. Note that the value loaded in the count (28 in single precision or 44 in double precision) is exactly equal to the number of bits in the mantissa including the guard digit and the sign bit.

Figure 4.4 of section 4.1.3 illustrates the bit position at which the quotient bits are shifted into the BREG as the divide result is generated. The hard-wired logic assumes that the magnitude of the dividend is in the FPAC and that the one's-complement divisor is in the MDREG. The micro-code sets the MALU to the A-B mode with an ALU inversion (A-B goes to A+B) if the sign of the divisor (MDØH) is negative. Thus the MALU is continuously subtracting the magnitude of the divisor from the magnitude of the dividend. The algorithm proceeds by first decrementing the count preparatory to the final test of the count at the end of the algorithm loop. The logic now tests the sign of the output of the MALU (the magnitude of the dividend minus the magnitude of the divisor). If this sign is positive then it is time to enter a true bit into the quotient and to replace the dividend with the difference between the dividend and the magnitude of the A "True" bit entered into the quotient consists divisor. of a 1 bit if the sign of the answer is positive and a ϕ if the sign answer is negative. If the sign of the difference between the magnitude of the dividend and the magnitude of the divisor was negative, then no change is made in the dividend and a false bit must be entered to the quotient. A false bit consists of a \emptyset if the sign of the answer is postive and 1 if the sign of the answer is negative. Thus the quotient developed is a one's-complement number. The next step in the algorithm consists in multipling the dividend by 2 by shifting it left one position. The final step in the hard-wired algorithm is to test the count to see if has reached \emptyset . If it has not, the algorithm loops around and performs another step. If it has reached \emptyset , then the micro-program proceeds to location 11 where the normalization takes place. The normalization was described above in section 4.2.2.4.2, FADD/FSUB.

4.2.2.4.5 FLST. Master control flowcharts page M9. FPH flowcharts page F3. There is no FPMP micro-processor action involved in FLST. The flowchart on pg. F3 merely shows the effect of the passive logic in the floatingpoint portion of the HFPU during FLST. If the sign of the floating-point number in the FPAC is set then all

4-45

8 bits of the exponent are complemented so that they will correspond to the external floating-point format. If the sign of the FPAC is positive, then the bits of the exponent are read un-complemented. Following the above step, the most-significant bit of the exponent is unconditionally complemented so as to put the exponent into the proper biased form. The following steps describe the action taking place in the MMP during FLST.

Step 1. Location 2E. The first step of FLST is to fetch the address of the argument and perform the Relative Address Mode calculation as was described above in step 1 of FLDD, section 4.2.2.4.1 This step is performed in parallel with any preceding FPMP action that may be in progress.

Step 2. Location 2F. The MMP now interrupts its micro-instruction flow to wait for the FPMP to complete its action. When the FPMP drops its busy signal to the MMP, the MMP proceeds to generate a memory-write cycle request to the DSA interface. The multiplied Index value is added to the address in TAR as was described above in step 2 of FLDD. The MMP enables bits 0 to 15 of the FPAC onto the DATA 0 to 15 lines and the DSA interface drives them at the appropriate time onto the DSA data bus. The address in TAR is incremented by the DSA interface on the leading edge of the RESUME Note that this cycle is performed in consesignal. cutive-cycle mode with the scanner halted if the HFPU s in BLOCK mode. Because of the wait at the beginning of this step for the FPMP, the first step did not hold the scanner at the completion of its cycle.

Step 3. Location 30. This micro-instruction generates the second write-cycle request to the DSA interface with the address information as in step 2 above. The MMP enables bits 16 to 31 of the FPAC onto the DATA 0 to 15 lines so that the DSA interface can drive them to the DSA data bus. If the HFPU is in single-precision mode then this micro-instruction constitutes the final step of FLST. The SPINH bit disables the SHLT and CC functions in the DSA field and the "EXEC-NXT if SP" code causes the MMP to perform its Execute Next function which takes the Micro-program sequence to the next Command-Code. If the HFPU is in double-precision mode, then the cycle of step 3 proceeds exactly as the cycle of step 2 with the scanner remaining halted and the Consecutive-Cycle mode in effect. In this mode, TAR is incremented on the leading edge of **RESUME** so that the address is ready for the next cycle.

Step 4. Location 31. This step is performed only if the HFPU is in double-precision mode. This step consists of a third DSA memory-write cycle with the address formation as in steps 2 and 3 above and with bits 32 to 47 of the FPAC being enabled to the DSA data bus. Upon completion of this step, the micro-instuction sequence proceeds to the beginning of the next Command-Code. 4.2.2.4.6 FIXF. MMP flowcharts pg. 7, FPH flowcharts pg. F4. For the FIXF function, the master control fetches the integer at the effective operand address, and the FPMP performs the integer to floating-point conversion by supplying the appropriate exponent and normalizing the result. The discussion below begins with the action on the part of the Master Micro-Processor.

Step 1. Location 1A of the MMP micro-code. The first step of FIXF involves the fetch of the address with the relative address computation being performed as in step 1 of FLDD, section 4.2.2.4.1

Step 2. Location 1B. In this micro-instruction, the MMP requests a single DSA memory-read cycle with unmultiplied indexed addressing allowed. This step is exactly the same as step 3 of FLDD with the exception that the IR will not be multiplied by 2 or 3. This characteristic allows the HFPU to access sequencial elements in dimensioned integer variables exactly as it does for dmensioned real and double-precision variables. The integer fetched from memory is placed into the middle word of the Look-Ahead Buffer.

Step 3. Location 1C. The MMP first interrupts its micro-instruction sequence to wait for the FPMP to complete any preceding function. The MMP then transfers the integer to the middle word of the input register of the floating-point arithmetic, the MDREG, and it also places the sign in the sign bit of that register by loading the integer into the entire high word of the MDREG. The FPMP will ignore the surrious bits loaded into the other bit positions and will concern itself only with the bit positions 0 and 16 to 31. The MMP starts the FPMP at the beginning of its FIXF function. This completes the MMP action during the FIXF function. It now proceeds to the beginning of the sequence for the next Command-Code. What follows then is a description of the FPMP action involved in FIXF.

Step 1. Location 8 of the Floating-Point micro-code, pg. F4 of the FPH flowcharts. In this step the FPMP utilizes the exponent constant 17_{16} to present the exponent of the FPAC to 23_{10} This value is chosen so that when the integer is shifted from its present position in bits 16 to 31 to its final position somewhere in bits 9 to 23, the resulting floating-point number will have the correct exponent value. In the mantissa, the FPMP transfers the input argument from the MDREG to the mantissa of the FPAC. This results in the integer lying in bits 16 to 31 and the sign bit in bit position 0.

Step 2. Location A. This step sets all of the bits of the mantissa of the FPAC equal to the sign bit except for bits 16 to 31 which are left unmodified. This is done by selecting the MALU to the B mode with a \emptyset supplied to the B input. An ALU inversion is allowed if the sign of the FPAC (MAC \emptyset) is true. In that case, the MALU function will be changed to a B, complement, thus producing all 1's on the MALU output if the FPAC is negative. The output of the MALU, 0's if positive, 1's if negative, is entered into sections 1,3, and 4 of the MACC. Micro-program control is now transferred to the normalize section of the micro-code at location 11. This is exactly the same normalize code that was described above in section 4.2.2.4.2 on FADD/FSUB.

4.2.2.4.7 FLOF. Master Control flowcharts pg. M6, FPH flowcharts pg. F5. The FLOF function is unique in that the action of the MMP and that of the FPMP are more interlocked than they are in the other functions. The MMP starts the FPMP running on the conversion of the contents of the FPAC from floating-point to integer. It then proceeds to the address generation and then waits for the FPMP to complete its operation before storing the result.

MMP Step 1. Location 22 of the Master Control micro-code. The MMP first waits for the FPMP to complete any proceeding function that may be progress and then starts it executing on the FLOF function. FPMP Step 1. Location 9 of the FPMP micro-code.

FPMP Step 1. Location 9 of the FPMP micro-code. In the first step of FLOF, the EALU is set to compare the EACC against an exponent value of 15_{10} (F_{16}). If the exponent value in the FPAC is greater than 15_{10} , then the floating-point number in the FPAC is too large to be converted to a 16 bit, one's-complement integer value. If the exponent is greater than 15, then program control transfers to location F. If the exponent is less than or equal to 15, then program control transfers to location D.

Step 2. Location D or F. The micro-instuction at location F is used to force the maximum signed-integer result if the floating-point number is too large to be converted to an integer. This is done by driving the maximum negative integer value, 8000_{16} , to the B input of the MALU, setting the MALU to the B, complement mode, and allowing an ALU inversion if the FPAC sign is set. Thus, if the FPAC is positive, the maximum positive integer, $7FF_{16}$, (the one'scomplement of 8000_{16}) will be loaded into the middle portion of the FPAC. If the FPAC is negative, the MALU function will be changed to B and the middle word of the FPAC will be loaded with the maximum negative integer. The micro-instruction at location F is the final step of FLOF if the floatingpoint number in the FPAC was to large to be converted to an integer. If the floating-point number was within range, then the micro instruction at location D is executed. This microinstruction loads the Shift Count register with the value 23_{10} -EACC. This value is the number of positions that the mantissa of the FPAC must the shifted to the right in order to place the most-significant 15 bits into FPAC bits 16 to

31. This micro-instruction also tests the magnitude of the value loaded into the Shift Count register to see if any bits of significance will remain in FPAC 16 to 31. If the value is less than 23_{10} , then the integer result will be greater than \emptyset and micro-programmed control transfers to location E. If the value is greater than or equal to 23_{10} than all the bits significance of the mantissa of the FPAC would be shifted past bit position 31 and the result will be 0. In order to avoid unnecessarily long shifts and to prevent the possibility of a negative \emptyset result, micro-program control transfers in this case to the force-zero micro-instruction at location 17 which was previously described in the description of normalize FADD/FSUB. in section 4.2.2.4.2.

FPMP Step 3. Location E. In this step, the hardwired shift logic shifts the mantissa of the FPAC right a umber of places equal to the value in the Shift Count register.

FPMP Step 4. Location 15. The FPMP comes to a halt at this location thus completing FPMP action in FLOF.

MMP step 2. Location 38 of the Master Micro-Code. In this step, the MMP fetches the address and performs the relative address calculation that was described above in step 1 of FLDD. This MMP step occurs in parallel with the FPMP operations described above.

MMP step 3. Location 23. The MMP first interrupts its micro-program sequence to wait for the FPMP to complete its FLOF operation. The MMP then proceeds to generate a DSA memory-write request with the index addressing as in step 2 of FIXF. The raw, unmultiplied index value is used so that the integer result of the FLOF function can be stored into a dimensioned integer array. Bits 16 to 31 of the FPAC are enabled onto the DATA 0 to 15 lines so that the DSA interface can drive them to the DSA data bus. This completes the MMP action in FLOF and micro-program control now transfers to the next Command-Code.

4.2.2.4.8 FCOM.MMP flowcharts pg. M8, FPH flowcharts pg. F4. At location 19 in the Master Micro-Code, the MMP waits for the FPMP to complete its previous function and then starts the FPMP executing on the FCOM function. The MMP then proceeds to execute the next Command-Code. The following is a description of the FPMP action in FCOM.

Step 1. Location 7 of the FPMP micro-code. In this step, the FPMP complements the mantissa of the FPAC with the MALU in the logical A Complement mode.

Step 2. Location 15. This micro-instruction passes the FPAC through the EALU and the MALU with the ALU's in the A, arithmetic code. This has the effect of converting negative in the mantissa and exponent to positive \emptyset . The FPMP then halts.

4.2.2.4.9 A/Q Load FPAC Commands. MMP flowcharts pg. M8, FPMP flowcharts pg. F2. Both micro-processors must be activated in order to complete the execution of the three A/Q commands which are used to load the three sections of the FPAC. The decoding logic in the A/Q interface loads the 16 bits of the A bus data into the appropriate section of the MDREG and starts the MMP executing the micro-instruction at location 1 in the MMP microcode. Bits 7 and 6 of the MMP starting address are used to inform the FPMP as to which of the three A/Q load commands it is to execute. The MMP simply starts the FPMP running and proceeds to location E where it halts. The FPMP then proceeds in a manner essentially identical Its first micro-instruction of that of the FLDD function. lies at location 4,5 or 6 respectively for the functions load FPAC bits 0 to 15, 16 to 31, or 32 to 47. The FPMP transfers the data in the MDREG into the appropriate bits of the FPAC. If it is performing the load FPAC bits 0 to 15 function, then it also loads the sign bits into the guard digits. The micro-program proceeds to **locat**ion 18 where it performs a second sign-extension of the sign into the guard digits. This step is performed in order to prevent a possible exponent-error detection in the succeeding step. The program then proceeds to location 15, where it clears negative \emptyset 's in the exponent and mantissa and halts.

4.2.2.5 Index Register Group. The three commands in this group are used to load, modify and store the contents of the IR. These three Command-Codes all execute without requiring any action on the part of the FPMP. Additionally, they all begin with the fetch of the address and the relative address calculation that was described above in step 1 of FLDD. In what follows then, the second step of each of these three functions will be desribed.

Page M12 of the MC Flowcharts. 4.2.2.5.1 Locations INDX. 2C and 2D in the MMP Micro-Code. The second step of INDX involves a DSA memory-read request with the unmodified contents of TAR bring used as the memory address. The effective address for the INDX function is not indexed. The specification of the IRCLK field in the microinstruction causes the DSA data to be passed through the main ALU on the ADDR board by forcing the TDMUX to select its DATA 0 to 15 input during the RESUME signal. The micro-instruction sets the ALU to select its A input and directed the TDMUX to select its TAR input during the the REQUEST portion of the memory cycle, so that the contents of TAR were passed through the ALU where they were driven to the DSA address bus by the DSA interface. During **RESUME** the DSA data will pass through the ALU irrespective of what data may present on the B input to the ALU. The output of the ALU is loaded into IR on the trailing edge of RESUME. The MMP then proceeds to execute the first instruction of the next Command-Code.

4.2.2.5.2 ADDI. MC Flowcharts pg. M13. Micro-code locations 2A and 2B. The second step of ADDI is essentially identical to the second step of INDX with the exception. being that the PIMUX is set to select its IR input and the main ALU on the ADDR board is set to add its A and B inputs together. During RESUME the PIMUX is enabled and the TDMUX is set to select its DATA 0 to 15 input so that the DSA data is added to the contents of the IR and the result loaded into the IR. As in INDX, the main ALU presents the contents of TAR to its outputs during the REQUEST portion of the DSA cycle so that it can be used as the memory address. The MMP then proceeds to execute the next Command-Code.

4.2.2.5.3 STRI. MC Flowcharts pg. M14. Micro-code locations 17 and 18. The second step of STRI consists of a DSA memory-write request with TAR being used as The main ALU on the ADDR board is set to the address. select its A input with the TDMUX being set to select the TAR input. Thus the output of the ALU which is used as the DSA address corresponds to the contents of TAR. The PIMUX is enabled and set to select its IR input and the GROUP1 field is set to ADATA. This drives the output of the PIMUX, which corresponds to the IR, onto the DATA **0** to 15 lines so that the DSA interface can drive it to the DSA data bus during the memory cycle. The MMP then proceeds to execute the next Command-Code.

4.2.2.6 The A/Q STOP Command. MC flowchart pg. M19 FPH flowcharts pg. F3 (same as in FLST). If the HFPU is inactive and the A/Q STOP Command is received, the A/Q interface forces the MMP to begin running at location 2. If the HFPU is active when the command is received, the A/Q interface sets the STOP REQUEST F/F. When the MMP tries to execute the next Command-Code with the Operand Byte Count not equal to 4 and the SPEC F/F clear, then the presence of a Stop Request will cause it to jump to location 2 and execute the STOP sequence which is described below.

Step 1. Location 2 of the MMP Micro-Code. Since the STOP command requires that the Protect Mode bit in the FSR be set, the actual FSR value must be saved before the sequence of memory-write cycles begins. Thus the MMP first waits for the FPMP to complete its action so that any FSR changes (DVFL,OVFL or UNFL) will have been recorded. The The MMP then reads the FSR onto the DATA lines and stores it in the first word of the LABF. Step 2. Location F. Having saved the FSR, the MMP sets the Active and Protect bits and transfers word zero of the LABF, the SSAR, into TAR. The SSAR was loaded directly by the decoding logic in the decoding A/Q interface at the time that the STOP command was received.

Step 3. Location 10. This DSA memory-write cycle stores the value of the FSR that was saved in LABF at the address contained in TAR (SSAR). The cycle is performed in Consecutive Cycle mode so that TAR is incremented on the leading edge on RESUME.

Step 4. Location 11. This cycle stores the CCR at the address contained in TAR (SSAR + 1). TAR is incremented on the edge RESUME.

Step 5. Location 12. This cycle stores the IR at the address contained in TAR (SSAR + 2). The TDMUX is set to select its TAR input and the main ALU is set to select its A input so that the output of the ALU corresponds to TAR. The PIMUX is set to select its IR input so that the value in the IR can be driven to the DATA 0 to 15 lines and from there to the DSA data lines by the DSA interface. TAR is incremented on the leading edge of RESUME.

Step 6. Location 13. This cycle stores the PCR at the address contained TAR (SSAR + 3) in a manner essentially identical to the store of the IR in step 5. The only difference that the PIMUX is set to select its PCR input. TAR is again incremented on the leading edge of RESUME.

Step 7. Location 14. This cycle stores the high word of the FPAC at the address contained TAR (SSAR + 4). TAR is incremented to the leading edge of RESUME.

Step 8. Location 15. This cycle stores the middle word of the FPAC at the address contained in TAR (SSAR + 5). TAR is incremented from the leading edge of RESUME.

Step 9. Location 16. This cycle stores the low word of the FPAC at the address contained in TAR (SSAR + 6). This is the final memory cycle of the STOP sequence thus the SHLT and CC fields are cleared so that the scanner will be released at the end of this cycle.

Step 10. Location D. This instruction clears the Active bit in the FSR and starts the micro-processor HALT sequence.

Step 11. Location E. This micro-instruction is entered as start of the HALT sequence. The only field that is set in it is the EXEC NXT field. This places the micro-processor in the proper state to accept new A/Q Commands. If a Stop Request is not pending the microprocessor clock will stop at this point. If a Stop Request is pending, than the clock will not stop and the micro-processor will now proceed to execute the first micro-instruction of the STOP sequence at location 2. Note that the Stop Request that initiated the current STOP sequence was cleared automatically by the entry into this sequence. The ability of the MMP to execute sequential Stop Commands allows it to be operated in a multi-level interrupt environment.

1.

4.2.2.7 RESTART. MC flowcharts pg. M22, FPH flow chart pg F2. The restart sequence is performed primarily by the MMP. The FPMP is utilized towards the end of the sequence to performe an FLDD sequence to transfer the FPAC contents fetched from memory out of the MDREG into the FPAC.

Step 1. Location \emptyset . This instruction sets the Active bit in the FSR and transfers word \emptyset of the LABF (the SSAR) into TAR. Note that in both the STOP and the RESTART sequences, the value in the SSAR is left unchanged by the sequence. This is the value that would be read by an A/Q read SSAR command.

Step 2. Location 4. This Micro-instruction sets the double-precision mode bit in the FSR so that the FPAC value that will be fetched from memory can be loaded correctly into the FPAC reguardless of the precision that it was originally expressed in. This instruction requests a DSA memory recycle with TAR as the address. The DSA data is loaded into word 1 of the LABF. The first word fetched is the value that will ultimately be loaded into the FSR. This value is saved in the LABF until the end of the sequence to prevent any conflicts that might arise from its being loaded into FSR at this point. This cycle is performed in Consecutive-Cycle mode so that TAR is incremented on the leading edge of RESUME.

Step 3. Location 5. This instruction fetches the data at the location pointed to by TAR (SSAR + 1) into the CCR and causes TAR to be incremented on the leading edge of RESUME.

Step 4. Location 6. This instruction reads the data at the location pointed to by TAR (SSAR + 2) and causes that data to be loaded into the IR. The load of the IR proceeds in a manner identical to that described in section 4.2.2.5.1, INDX. The setting of the IRCLK bit in the micro-instruction causes the main ALU and the TBMUX to switch from TAR to DATA 0 to 15 during the RESUME signal, thus allowing the data to be presented to the input of the IR. This, unfortunately, inhibits TAR from being presented to the DSA address bus during the later part of RESUME. Thus consecutive cycles can not be used for this and the following cycle. TAR is incremented explicitly by the TARCLK bit in the micro-instruction.

٠.

Step 5. Location 7. This cycle fetches the data at the address contained in TAR (SSAR + 3) and loads it into PCR. It functions in a manner identical to that of step 4 above with the exception that the PCR is loaded instead of the IR. TAR is incremented explicitly by the micro-instruction.

Step 6. Location 8. This cycle fetches the data at the address contained in TAR (SSAR +4) and loads it into the high word of the MDREG. Additionally, the most significant bit is loaded into the guard digit bits of the MDREG to allow for sign-extension. This cycle is performed in Consecutive-Cycle mode so that TAR is incremented automatically by the DSA interface on the leading edge of RESUME.

Step 7. Location 9. This instruction fetches the data at TAR (SSAR + 5) into the middle word of the MDREG. TAR is incremented on the leading edge of RESUME.

Step 8. Location A. This cycle fetches the data at the location pointed to by TAR (SSAR + 6) and loads it into the low word of the MDREG. This is the final memory cycle of RE-START, thus the "SHLT,CC" field is cleared so that the scanner will re released at the end of this cycle. In the same microinstruction, the MMP intiates the FPMP FLDD function. The FPMP then proceeds to transfer the MDREG into the FPAC in an FLDD function as was described above in section 4.2.2.4.1.

Step 9. Location B. The MMP now fetches the old FSR value from word 1 of the LABF and loads it all except for the Active bit into the FSR.

Step 10. Location C. This micro-instruction tests the state of DATA line O, the old Active bit, to see if it is true. If it is true, i.e., if Active, then the MMP proceeds to execute the next sequential Command-Code. If the old FSR was not active, then the MMP proceeds to location D where it clears the Active bit in the FSR and halts. The old FSR Active bit was not loaded into the FSR at step 9 so as to prevent a possible discontinuity in the Active state of the FHPU, since the HFPU does not really go inactive until it completes the execution of the HALT instruction at location D.
This section of the manual contains the logic diagrams for the hardware floating-point unit.



Ť

88951000 02

















0			a 7					4									SHE	er or 7
1000	NOTES: UNLESS OT	HERWISE SPECIFIED	DE TAC					PWA NO	PWB NO.	5/19/75	ENGR MFG APPD				c	09132	889	53500
38951		-			_			I OCIC DWG NO		REY I	USED ON DR C CHK		5/21/15		10 TT		D9 43	LOGIC TYPE
~				A B	c	D	E F	I OGIC TITLE		• .	CONTROL	DATA SMALL DEVELOP	COMPUTER MENT DIVISION IIa. GA 92037	Bdu	10	CDC	AJQ	CARD POS.
																		•
								•										
•				**														
				- -														
		AA 88 22		X X X	×	×	x			AE AF Ag	×	x			×	×		
		V X Y	×	×		×	X X X X			ZZ AB AC AD					XXXXX		=	
-	★ 1	5 T U V	× × × ×			×××	×			YV WW XX YY					×××		1	, A
,		P Q R X	× × ×	×	×	×				55 TT UU				× × ×	×	×		
		N	×	×	×					QQ PP		×	×	×			ヨ	

SIGNAL	SHT Z	SHT 5	SHT 4	-	SHTG	SHT 7
A	×		×			
8	×	×				
C	×		×			
D	×	×				
E	×		×			
F	×	×	×	×	×	X
4	×	N	×			
н	×		×			
I	×	×				
J	×		×	×		
ĸ	×		×	×		
L	×		×			
M	×	×	×	×		×
N		×	×			
0		×		×		
P		X			×	
Q		×	×	×		
R	×	×	×			
5		×			×	
Т		X			X	
U		×				X
V		×			×	X
W		×			×	×
×			×			X
Ý			×			×
E		T	×			X

LETTE DD EE FF GG HH II JJ KK LL MM

NN 00

4

SIGNAL LETTER SHT Z SHT 3 SHT 4 SHT 5 SHT 6 SHT 7

××

×

××

××××

XXXXX

× ×

×

×××

X

×

×

××

××













14.00





No.









ALC:N





T.













5 - 2Ó















^{88951000 02}

Å
ABCDEFGMHJKLMNOOPQRSTUVVWXYEAABCCODEE	x x x x x x x x x x x x x x x x x x x	× × × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×		× × × × ×	×				OO PP RR SS TT UU VV WW XX YY SZ AB AC AC AC	×			× × × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×××××××			×
B C D E F G H I J K L M N O P Q R S T U V W X Y E A B C C C D E F G H I J K A C C C C C C C C C C C C C	x x x x x x x x x x x x x x x x x x x	× × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×		× × ×	×				PP aa RR SS TT UU VV WW XY EZ AB AC AD AE AF	×			× × × × × × × × × × × × × × × × × × ×	× × × × × × ×	××××××			×
L E F G J K J K N O P QR S T V W X Y E CO E CO E		× × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×		× × × × × × × × × × × × × × × × × × ×	×				RR SS TT UU VV WW XY YY EE AB AC AD AE AF	×			× × × × × × × × × × × × × × × × × × ×	* * * *	××××××			×
E F F G H I J K L M OP Q Q R T U W X V W X Y E A CCD E		X X X X X X X X X X X X X X X X X X X	× × × × × × × × × × × × × × × × × × ×	×		×				KK SS TT UU VV WW XX VY ZZ ZZ AB AC AC AC	×			× × × × × × × × × × × × × × × × × × ×	× × × ×	×××××			×
F G H J K L M N O P Q R S T U V W X Y E A B C C D E E C C D E C C C C C C C C C C C C C	× × × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×	× ×	×				JT UU VV WW XX YY ZZ AB AC AC AC	×			<pre></pre>	× × ×	X X X			×
G H J K L M N O P Q R S T U V W X Y E A A B C C D D E E		× × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×	×	×				VV WW YY ZZ AB AC AD AE AF	×			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	X	×××××			×
M I J K L M O P Q <t< td=""><td>× × × × × × × × × × × × × × × × × × ×</td><td>X X X X X X X X X X X X X X X X X X X</td><td>× × × × × × × × × × × × × × × × × × ×</td><td>×</td><td></td><td>×</td><td></td><td></td><td></td><td>VV WW XX YV ZZ AB AC AD AC AF</td><td>×</td><td></td><td></td><td>× × × × × × × × × × × ×</td><td>×××××</td><td>×××××</td><td></td><td></td><td>×</td></t<>	× × × × × × × × × × × × × × × × × × ×	X X X X X X X X X X X X X X X X X X X	× × × × × × × × × × × × × × × × × × ×	×		×				VV WW XX YV ZZ AB AC AD AC AF	×			× × × × × × × × × × × ×	×××××	×××××			×
I L M N O P Q R S T U V W X Y E A A B B C C D D E E	× × × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×		×				WW XX YY ZZ AB AC AD AC AD AF	×			× × × × × × × × ×	×××××	××××			×
J K M N O P Q R S T U V W X Y E AA B D D D E E	× × × × × ×	× × × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×		×				XX YY ZZ AB AC AD AE AF	×			× × × × × × × ×	×××××	×			×
K L M N O P Q Q Q Q Q Q Q Q Q Q Q Q Q		× × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×		×				YY ZA AB AC AD AE AF	×			× × × ×	× × ×	×			×
L M N O P Q R S T U V W X Y E A A B C C D D B E C		× × × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×		×				23 AB AC AD AE AF	X			× × × ×	× × ×				×
M N O P Q R S T U V W X Y E A A B C C D D E E		× × × × × × × × × ×	X X X X X X X X X X X X X X X X X X X	×		×				AB AC AD AE AF				X X X	× × ×				×
R 3 T V V V	- x	× × × × × × × × × × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	×		×				AC AD AE AF				×	×		·		
P Q Q R S T V V W X Y E AA B BC CC DD E		× × × × × × × × × × × ×		×		×			† 1	AE				<u> </u>	<u> </u>			L	L
Q R S T U W X Y R B CC DD BE B		× × × × × × × × × × × × × × × × × × ×	× × × × × × × ×	×					t1	AF						I X	+ ×		
R S T U V V V V V V V V V V V V V V V V V V		× × × × × × × × × × × × × × × × × × ×	× × × × × ×	×											1	×	1	×	
S T V W X Y E AA BO CCC DD EE		X X X X X X X X X	× × × × ×	×						AG						×	1	×	×
T U V W X Y E AA B B C C C C C C D D		× × × × × ×	X X X X X	×						AH						×		×	X
V W Y E AA B B C C C D D C C		× × × × ×	× × × ×	×						AI						×	×	×	
V W X Y E AA BB CC DD EE		X X X X X X	× × × ×	×		1			<u> </u>	AJ						×	. 		×
X Y E AA BC CC DD EE		× × × ×	~ × ×	×		T	łł		↓ d	AK I						<u> </u>	+	×	
P E BB CC DD EE		× × ×	× ×			t	łł		+								+ ~		
R AA BB CC DD EE		×	×		t	t			<u>+^</u>							1 - 2 -	+		- 2
AA BB CC DD BE		×		1	1	1	t (t1	AO I						x	×		
BB CC DD BE			X	[1	1				AP							×	×	
CC DD BE		×	×							AQ							×	×	
DD		X	X		I					AR							×		×
EE		X	×	L	L	L				AS							×		×
			<u> </u>	×	ł	 	ļ		 							×	<u> </u>	×	
				<u> </u>	ł	ŧ	łł		├ ──── ┤								+ <u>×</u>		- K
HH	+				+	t			<u>+</u> I								+		
II	t	t	×	<u> </u>	×	1	1		t1							×	1	×	
JJ L	1	1	X		×	1				AY						×	1	X	
KK	1	1	X		×	I				AZ						×	1		×
LL	1	1	×		×					BC								×	×
MM				×	×														
NN I	L			L_×	1	I	L	<u>×</u>									1		
						-					•								
			LIST LIST	A 1 2 3	•	C D	E	F ¹⁰	DCIC TITLE		<u>.</u>	CONTROL USED ON DR C	DATA SMAL DEVELO III	L COMPUTER Pment Division UNA CA \$2807	Bd13	CD.	C EXP/		ARD POS
			ETACHEC	4						Pwe NO	1/31/5	CHK ENCR MFC	Q.Q.	5/21/75		Cő	E IDENT NO 9132	B952	NUMBER 300
IOTES UNLESS	S OTHERWISE	SPECIFIED	g o L	<u>•</u>	└──			"				APPO				<u>+</u>		T	

.





-055 -054 052 IZ CD ESIL ESZL ES3L ES4L 19 8 A.B.C) 8 410 R EAIL 21 12 00 4 9 25 Z CD 2 | 20 4 22 2 1 | CP 57 57 53 50 EI EZ E3 E4 CNI RGTR 5205 8 £7.8>017 £7.8=015 70-EACLR-L <u>15</u> ALU 509 82 FACC M-H 53H 52H 51H 50H 400 471 EALU 9 600 431 4 4 EALU EACC z R ALU 509 85 RGTR SZOS 99 A | 44 46 9 9 9 9 P 8 FABC) 13 2 1.8 >0 GØ PØ CD 4 ***** 15 A & A, 8=0 23 CD z Z CD E5 E6 E7 E**8** ESOL ESTL ESGL ESSL 212 372 <u>k</u>ko 013 701 CNO 45 0 43 0 42 0 40 LOGIC TYPE Bdi36 CDC EXP/TIM C 09132 DWG NO. 88952300 CONTROL DATA 01 SMALL COMPUTER Development division Lajana CA 9203" SHEET 4 OFIO

5-40

16 BA



5-42 X-PY 15 TCET 63 E55L =1 æ ICD 65 E56L <u> KK</u> =1 5 KD ES7L 33 =1 ICD ESOL =1 Ш KD Ð 5245 60 COMPARE 16CNTR 540 05 2,3+1 15 8 A7B 15 4 @@>A>B 12 . ECLK-L z 10 CNTLD-L Ł 41 GZ z 10 63 **3** A=B 10 R 42 SHIFT CTR FIX-L >PI-AIS z 63 146 8 4 R ∧< B</p> 11 z FIX-H 443 PZ-A4 DATAIO 8 202-DATA9 D6 8 E PZ-AL DATAB 10 8 PZ-B9 DATA7 19 8. 12 DATAOUTIH 6 88951000 02 LOGIC TYPE BdI36 CDC EXP/TIM CODE IDENT CONTROL DATA DWG NO 09132 88952300 С 01 1/31/5 SMALL COMPUTER DEVELOPMENT DIVISION La Jaila: CA 12837 GOF 10 4 dia.

AGka

#150 D

8----





and the second





÷

Ť

1

SHT 9			×	×								×	×																		×	×	×	×	×	X	×	×	x			
SHT 8	×	×	×	×	×					×	×	×	×		x	×	×	×										×	×	×												
SHT 7	×	×			×			×	×	×	x														×	×	×															
SHTC					×	×	×	×	×													×	×	×																		
SHTS					×	×	×												×	×	×													x	×	x						
5HT 4															×	×	x	X																	_							
SHT 3																-						-																		×	×	
SHT Z																			×	x	×	×	×	×	×	×	×	×	×	×	×	×	×				×	×	x	×	×	
SIGNAL	00	RR	£	77	מח	3	**	××	77	22	2	×	04	AE	AF	46	ł	A I	2	٩ĸ	AL	MA	X V	10₹	٩A	8	ž	A5	AT	N∢	2	24	×¥	¥×	AZ	8	6	ц Ю	L D	20	I	



OGIC TVPE



88951000 02





88951000

02

Arrest





88951000 02







(

This section of the manual contains the wire list and signal glossary for the hardware floatingpoint unit.

NOTE

Signals with names ending in an H are high true, that is, a high equals a 1 and a low equals a \emptyset .

Signals with names ending in an L are low true, that is, a low equals a 1 and a high equals a \emptyset .

System 17 HFPU Backplane Wirelist and Signal Glossary Alphabetical by Signal Name

Signal Name	Board Name	Pin	Description
1 71	, ,		Deriver Extended Constant of 22 (17)
176	EXP	P1 B2 3	to A side of Exponent ALU. (used in
	FPHMP	P1B23	FLOF)
1L ·			Exponent Constant of 1. (used to
	EXP	P1A11	increment the exponent)
	FPHMP	PIALI	
IMIL	EDUND	0110	Mode Control to Mantissa ALU 74181's
	SDALI	P2A12	
,	DPALU	P2A12	
1501		~	Function Selects for Mantissa 74181's
·•••	FPHMP	P2B15	
	SPALU	P2B15	
	DPALU	P2B15	•
ISIL			Function Selects for Mantissa 74181's
	FPHMP	P2B17	•
	SPALU DDALU	- P2B17 ~	
	UFALU	FZDI/	
IS2L		5 0403	Function Selects for Mantissa 74181's
	EPHMP SDALU	P2A21	
	DPALU	P2A21	
1021			Function Solocts for Mantissa 7/191's
1336	FPHMP	P2B19	Function Selects for Mantissa 74101 S
	SPALU	P2B19	
	DPALU	P2B19	
7FL			Expo nent Constant of 127 ₁₀ (7F ₁₆)
	EXP	P1A14	(used for forcing maximum in case of
	FPHMP	P1A14	overflow)
BØL			Exponent Constant of -127_{10} (80 ₁₆)
	EXP	P1B17	(used to force zero result in case of
•	FPHMP	PIBIT	zero mantissa or underflow)
AØ -	• •	· • • • • •	A/Q Data Bus
	AQ	P1AØ3	
A1	• •		A/Q Data Bus
2	AQ	PIBØ1	88951

AIØ	AQ	P1 BØ6	A/Q Data Bus
A11	AQ	P1AØ5	A/Q Data Bus
A12	AQ	P1AØ4	A/Q Data Bus
A1 3	AQ	P18Ø9	A/Q Data Bus
À14	AQ.	PIBIØ	A/Q Data Bus
A15	AQ	P1A11	A/Q Data Bus
A2	AQ	P1 BØ2	A/Q Data Bus
A3	AO	P1BØ6	A/Q Data Bus
A4	• AO	P1A07	A/Q Data Bus
A5	AO	P1AØ1	A/Q Data Bus
A6	AO	P1 402	A/Q Data Bus
A7	ΔΩ	P1RØ3	A/Q Data Bus
A8	ΛQ ΔΩ		A/Q Data Bus
A9	- ΔΩ	DIRAS	A/Q Data Bus
ACLKIL	EVD	F 1095	Mantissa FPAC Clock Bits Ø and 9 to 23
н н	FPHMP SPALU	P2B24 P2B24 P2B24	
ACLK2L	EXP FPHMP	P2A16 P2A16	FPAC Clock Bits 24 to 31

ACLK3L	· · · · · · ·		FPAC Clock Bits 32 to 47
	EXP FPHMP SPALU DPALU	P2B12 P2B12 P2B12 P2B12	
ACL K4L	EXP FPHMP DPALU	P2A14 P2A14 P2A14	FPAC Clock Bits 48 to 51
ADØ	DSA Addalu	P1B23 P1B23	DSA Address Bus
ADI	DSA Addalu	P1B24 P1B24	DSA Address Bus
AD1Ø	DSA Addalu	P1A25 P1A25	DSA Address Bus
AD11	DSA Addalu	P1A26 P1A26	DSA Address Bus
AD12	DSA Addalu	P1 A2 7 P1 A2 7	DSA Address Bus
AD13	DSA ADDAL U	P1 A2 8 P1 A2 8	DSA Address Bus
AD14	DSA Addalu	P1 A3Ø P1 A3Ø	DSA Address Bus
ADI 5	DSA Addalu	P1A31 P1A31	DSA Address Bus
AD2	DSA Addalu	P1 B2 5 P1 B2 5	DSA Address Bus
AD3	DSA Addalu	P1B26 P1B26	DSA Address Bus
AD4	DSA Addalu	P1B27 P1B27	DSA Address Bus

C

ķ

AD5	DSA Addalu	P1 B28 P1B28	DSA Address Bus
AD6	DSA Addalu	P1B3Ø P1B3Ø	DSA Address Bus
AD7	DSA Addalu	P1B31 P1B31	DSA Address Bus
AD8	DSA Addalu	P1A23 P1A23	DSA Address Bus
AD9	DSA Addalu	P1 A24 P1 A24	DSA Address Bus
ADAENBL	DSA Addalu	P1B13 P1B13	Enables ADDR Bd MUX to A side of ADDR ALU
ADATAH	DSA Addalu	P2A26 P2A26	Enables output of PCR/IR MUX on ADDR Bd to HFPU DATA Bus
ADB ENBL	DSA Addalu	P1A12 P1A12	Enables ADDR Bd MUX to B side of ADDR ALU
ADOUTL	DSA Addalu	P2A13 P2A13	Enables output of ADDR ALU to DSA Address Bus
ASØL	EXP FPHMP SPALU DPALU	P2 A2 3 P2 A2 3 P2 A2 3 P2 A2 3 P2 A2 3	FPAC mantissa shift register mode control
ASIL	EXP FPHMP SPALU DPALU	P2B23 P2B23 P2B23 P2B23 P2B23	FPAC mantissa shift register mode control
BCENBH	EXP FPHMP	P1B18 P1B18	B Register Clock Enable from FPH MP

BCLKH	EXP SPALU DPALU	P2B25 P2B25 P2B25	Clock to B Register on SP and DP ALU
BENBL -	FPHMP SPALU DPALU	P2B26 P2B26 P2B26	Enables B Register to B side of 74181's on SP ALU and DP ALU
BROM 6H	AQ DSA	P2A15 P2A15	Buffered ROM bit 16 (Master control micro-processor)
BSØL	FPHMP SPALU DPALU	P2 A2 4 P2 A2 4 P2 A2 4	Mode Control for B Register
BSIL	FPHMP SPALU DPALU	P2A25 P2A25 P2A25	Mode Control for B Register
ССН	AQ DSA	P2B19 P2B19	Master Control Consecutive Cycle Request to DSA
CCRCL KL	DPALU AQ DSA	P2A18 P2A18 P2A18 P2A18	Current Command Register clock
CCRRDH	DPALU DSA	P2B1Ø P2B1Ø	Current Command Register Read
CKSANL	FPHMP SPALU	P2A19 P2A19	Clock Sign of Answer
CLK2L	AQ DSA	P2B29 P2B29	2nd Clock of Master Control micro-processor Instruction Cycle
CN1 1	SPALU DPALU	P2A29 P2A29	End-around carry bit for mantissa ALU
CNTLDL	EXP FPHMP	P1A19 P1A19	Load Shift-Counter

			•	
•	CSL	AQ DSA	P2B28 P2B28	COLD START command from A/Q to Master Control.
•	DO	DSA	P1AØ3	DSA Data Bus
	D1	DSA	P1BØ1	DSA Data Bus
	D1Ø	DSA	P1 BØ6	DSA Data Bus
	D11	DSA	P1AØ5	DSA Data Bus
	D12	DSA	P1 AØ 4	DSA Data Bus
	D1 3	DSA	P18ø9	DSA Data Bus
	D14	DSA	рівіø	DSA Data Bus
	D15	DSA	ΡΙΑΊΙ	DSA Data Bus
	D2	DSA	P1BØ2	DSA Data Bus
	D3	DSA	P1AØ6	DSA Data Bus
	D4	DSA	P1 AØ7	DSA Data Bus
	D5	DSA	P1 AØ1	DSA Data Bus
	D6	DSA	P1AØ2	DSA Data Bus
	U/	DSA	P1 BØ 3	DSA Data Bus
	νo m	DSA	P1BØ4	DSA Data Rus
	דע	DSA	P18Ø5	uon vala dus

DATAØH	SPALU DPALU AQ DSA ADDALU	P2BØ1 P2BØ1 P2BØ1 P2BØ1 P2BØ1 P2BØ1	HFPU Internal Data Bus
DATAIH	SPAL U DPALU AQ DSA ADDAL U	P2BØ2 P2BØ2 P2BØ2 P2BØ2 P2BØ2 P2BØ2	HFPU Internal Data Bus
DATAIØH	EXP SPALU DPALU AQ DSA ADDALU	P2AØ4 P2AØ4 P2AØ4 P2AØ4 P2AØ4 P2AØ4	HFPU Internal Data Bus
DATA11H	EXP SPALU DPALU AQ DSA ADDALU	P2 AØ5 P2 AØ5 P2 AØ5 P2 AØ5 P2 AØ5 P2 AØ5	HFPU Internal Data Bus
DATA12H	EXP FPHMP SPALU DPALU AQ DSA ADDALU	P2 AØ6 P2 AØ6 P2 AØ6 P2 AØ6 P2 AØ6 P2 AØ6 P2 AØ6	HFPU Internal Data Bus
DATA13H	EXP FPHMP SPALU DPALU AQ ADDALU	P2 AØ7 P2 AØ7 P2 AØ7 P2 AØ7 P2 AØ7 P2 AØ7	HFPU Internal Data Bus
DATA14H	EXP FPHMP SPALU DPALU AQ DSA ADDALU	P2 AØ8 P2 AØ8 P2 AØ8 P2 AØ8 P2 AØ8 P2 AØ8 P2 AØ8	HFPU Internal Data Bus

	DATA15H			HFPU	Internal	Data	Bus
	-	EXP SPALU DPALU AQ DSA ADDALU	P2 AØ9 P2 AØ9 P2 AØ9 P2 AØ9 P2 AØ9 P2 AØ9 P2 AØ9		Incerna		503
•	DATA2H	SPALU DPALU AQ DSA ADDALU	P2BØ4 P2BØ4 P2BØ4 P2BØ4 P2BØ4 P2BØ4	HFPU	Internal	Data	Bus
	DATA3H	SPALU DPALU AQ DSA ADDALU	P2BØ5 P2BØ5 P2BØ5 P2BØ5 F2BØ5 F2BØ5	HFPU	Internal	Data	Bus
	DATA4H	SPALU DPALU AQ DSA ADDALU	P2BØ6 P2BØ6 P2BØ6 P2BØ6 P2BØ6 P2BØ6	HFPU	Internal	Data	Bus
	DATA5H	FPHMP SPALU DPALU AQ DSA ADDALU	P2BØ7 P2BØ7 P2BØ7 P2BØ7 P2BØ7 P2BØ7	HFPU	Internal	Data	Bus
	DATA6 H	SPALU DPALU AQ DSA ADDALU	P2BØ8 P2BØ8 P2BØ8 P2BØ8 P2BØ8 P2BØ8	HFPU	Internal	Data	Bus
	DATA7H	EXP SPALU DPALU AQ DSA ADDALU	P2BØ9 P2BØ9 P2BØ9 P2BØ9 P2BØ9 P2BØ9 P2BØ9	HFPU	Internal	Data	Bus

	•	• .		
	DATA8H			HFPU Internal Data Bus
		EXP	P2A01	
		SDAL H	02401	
		SPALU	PZAUL	
	· ·	UPALU	PZAØT	
		AQ	P2AØ1	
	·	DŜA	P2A01	
			02001	
	-	ADDALU .	rznyi	
•	ΠΔΤΔΟΗ		•	HEDIL Intornal Data Ruc
		EVD	02102	miro incental paca bus
	· .		PZADZ	
		SPALU	PZAØZ	
		DPALU	• P2AØ2	
		AO -	P2A02	
		AZA	P2 402	
		<u> </u>	D2 1 02	
		ADDALU	PZADZ	
	DA TA OUTTU			Dood EDAC & JE to UEDU DATA
	DATAUUTH	CVD	00433	Read FPAC 9-15 to HFPU DATA
		EXP	PZALI	
		SPALU	P2A11	•
		AO	P2A11	
	ΠΔΤΔΟΠΤ2Η			Read FPAC 16-31
	UNINUUZII	CDALU	00010	head ITAG 10-51
		SPALU	PZBIØ	•
		QA	P281Ø	· · · · · · · · · · · · · · · · · · ·
	DATAOUT3H			Read FPAC 32-47
		SPALU	P2B13	
			D2813	
			02013	
		АŲ	P2013	
	DTVI			EDU MD Handwaye Divide Command Line
	DIVL	FVD	53 4 6 6	ren me hardware bivide command Line
		EXP	PTAØ6	
	•	FPHMP	P1AØ6	
		SPALU	P1A08	
	DMAH			Master Control DSA instruction execution
	DIVII	10	02020	
			Papad	
		DSA	PZB3Ø	
			•	
	DPL			Double Precision bit from FSR
		EXP	P2B16	
		FPHMP	P2R16	
	•	CDA111	12010 D2016	· · ·
		SPALU	rzbio	
		DPALU	P2B16	
		AQ	P2B16	
	•	DSA	P2B16	
	DSA PRIORITY			DSA Bus Signals
		DS4	01010	
		USK	FIDIC	
	USA PROG PROT			USA BUS Signals
		DSA	P1B14	

DSA REQ	DSA	P1A15	DSA Bus Signals
DSA RESUME	DSA	P1A13	DSA Bus Signals
DSA WRITE	DSA	P1B21	DSA Bus Signals
EACLKL	EXP FPHMP	P1B19 P1B19	Exponent Accumulator Clock
EBENBL	EXP FPHMP	P1 A1 7 P1 A1 7	Enables output of Exponent B Reg to B side of 74181
EGTL	EXP FPHMP	P1AØ9 P1AØ9	Exponent ALU output greater than zero
EOVFL	EXP FPHMP	P1 B12 P1B12	Exponent Overflow
ESØL	EXP FPHMP	P1A22 P1A22	Exponent ALU function Select lines
ESIL	EXP FPHMP	P1 B21 P1 B21	Exponent ALU function Select lines
ES2L	EXP FPHMP	P1A21 P1A21	Exponent ALU function Select lines
ES3L	EXP FPHMP	P1 A2Ø P1 A2Ø	Exponent ALU function Select lines
ESML	EXP FPHMP	P1B22 P1B22	Exponent ALU function Select lines
ЕТВН	EXP FPHMP	P1A12 P1A12	Exponent difference Too Big
EUNFL	EXP FPHMP	P1B1 3 P1B1 3	Exponent UNder Flow

EXNXTH	DPALU AQ	P1 A3Ø P1 A3Ø	Execute Next op Code. Enable from Master micro-processor
FADRØH	FPHMP DPALU	P2B29 P2B29	Starting Address Lines for FPH MP
FADRIH	FPHMP DPALU	P2A28 P2A28	Starting Address Lines for FPH MP
FADR2H	FPHMP DPALU	P2B28 P2B28	Starting Address Lines for FPH MP
FADR3H	FPHMP DPALU	P2A11 P2A11	Starting Address Lines for FPH MP
FADR4H	FPHMP DPALU	P1828 P1228	Starting Address Lines for FPH MP
FIXL	EXP FPHMP	P1 A1 8 P1 A1 8	Control to ETB Comparator used during FIX
FL .	EXP FPHMP	P1 A23 P1 A23	Exponent Constant of 15 ₁₀ (F ₁₆)
FSRCL KL	FPHMP AQ DSA	P1 B29 P1 B29 P1 B29 P1 B29	Function Status Register Clock
FSRRDH	FPHMP AQ DSA	P182Ø P182Ø P182Ø	FSR Read
FSTARTL	EXP FPHMP AQ	P18Ø8 P18Ø8 P18Ø8	Start Command to FPHMP
GL	SPALU DPALU	P2A17 P2A17	Carry Generate out of DPALU

ŧ

GND

EXP EXP EXP EXP EXP FPHMP FPHMP FPHMP FPHMP FPHMP FPHMP SPALU SPALU SPALU SPALU SPALU SPALU DPALU	P1 A29 P1 B01 P1 B11 P2 A03 P2 B21 P2 B31 P1 A29 P1 B01 P1 B11 P2 A03 P2 B21 P2 B31 P1 A29 P1 B11 P2 A03 P2 B21 P1 B11 P2 A03 P2 B21 P2 B31 P1 A29 P1 B11 P2 A03 P2 B21 P2 B31 P1 B29 P1 B11 P2 A03 P2 B21 P2 B31 P2 B31 P3 P3 P
AQ DSA	P2B2Ø P2B2Ø P2B2Ø

DPALU

DPALU

AQ DSA

AQ DSA P2A2Ø P2A2Ø P2A2Ø

P2B22

P2B22

P2B22

Ground

Master Control micro-processor Instruction Address lines

Master Control micro-processor Instruction Address lines

Master Control Micro-Processor instruction Address lines.

HADRØH

HADR1H

HADR2H

HADR3HDPALU AQ DSAP2A19 P2A19Master Control micro-processor Instruction Address linesHADR4HDPALU AQ P2B18 DSAP2B18 P2B18Master Control micro-processor Instruction Address linesHADR5HDPALU P2BA AQ P2A22 DSAP2A22 P2A22Master Control Starting address Significant Bits of the FPH MP Starting address Significant Bits of the FPH MP Starting addressHADR6HDPALU PALU AQ AQP1A31 P1A31 AQExtra Master Control Starting address Significant Bits of the FPH MP Starting addressHADR7HDPALU AQ P1A31 AQP1B31 P1B31 AQ P1B31 AQExtra Master Control Starting address Significant Bits of the FPH MP Starting addressHALTL EXP FPHMP P1A94P1A94 P1A94FPH MP HALT instruction executionHALTL EXP FPHMP P1A94P2A17 P1A94FPH MP HALT instruction (SHIFT, NORM, MULT, DIV)I/O MODEL AQ DSA P2A17P2A17 P2A17A/Q interface drive of ADATAH (Enable PCR/IR to HFPU DATA Bus).ICCRRDL AQ DSA P2A14A/Q interface Drive of CCRRDH A/Q interface Drive of FSRRDH A/Q interface Drive of FSRRDHINSCLKL EXP P1B05P2B13 ADDAU P2B13 ADDAU P2B13 ADDAU P2B13P2B13 Index Register Times 2IR3H DSA P2B11 ADDAU DSAP2B11 P2B11 BSS1000 02				
HADR4HDPALU AQ P2818 DSAP2818 P2818Master Control micro-processor Instruction Address linesHADR5HDPALU AQ P2A22 DSAP2A22 P2A22Master Control micro-processor Instruction Address linesHADR6HDPALU AQ P1A31 AQP1A31 P1A31 Significant Bits of the FPH MP Starting addressHADR7HDPALU AQ P1B31 AQP1B31 P1B31 ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting addressHADR7HDPALU AQ P1B31 AQP1B31 P1B31 ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting addressHALTL EXP FPHMPP1A94 P1A94FPH MP HALT instruction executionHAURL EXP FPHMPP1A94 P1A94HOWRLEXP FPHMPP1A94 P1A94HOWRL EXP EXP DSA DSA DSA P2A17FPH MP Hardware micro-instruction (SHIFT, NORM, MULT, DIY)I/O MODEL IADATAL DSA DSA P2A14A/Q interface drive of ADATAH (Enable PCR/IR to HFPU DATA Bus).ICCRRDL AQ DSA P2A14A/Q interface Drive of CCRRDH A/Q interface Drive of FSRRDHINSCLKL EXP FPHMPP1B95 P1B95FPH MP Instruction ClockIR2H DSA ADDALU P2B13P2B11Index Register Times 3BAB BADALU ADDALUP2B11B8951000 02	HADR3H	DPALU AQ DSA	P2A19 P2A19 P2A19 P2A19	Master Control micro-processor Instruction Address lines
HADR5HDPALU AQ DSAP2A22 P2A22Master Control micro-processor Instruction Address linesHADR6HDPALU AQP1A31 P1A31 AQExtra Master Control Starting address Significant Bits of the FPH MP Starting addressHADR7HDPALU AQP1A31 P1B31 AQExtra Master Control Starting address Significant Bits of the FPH MP Starting addressHADR7HDPALU AQP1B31 P1B31 AQFXTa Master Control Starting address Significant Bits of the FPH MP Starting 	HADR4H	DPALU AQ DSA	P2B18 P2B18 P2B18 P2B18	Master Control micro-processor Instruction Address lines
HADR6H AQDPALU AQP1A31 P1A31 AQExtra Master Control Starting address ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting addressHADR7HDPALU AQP1B31 AQExtra Master Control Starting address ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting addressHALTLEXP FPHMPP1A94 P1A94Extra Master Control Starting address ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting addressHALTLEXP FPHMPP1A94 	HADR5H	DPALU AQ DSA	P2A22 P2A22 P2A22 P2A22	Master Control micro-processor Instruction Address lines
HADR7HDPALU AQPIB31 PIB31Extra Master Control Starting address ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting addressHALTLEXP FPHMPPIA04 PIA04FPH MP HALT instruction executionHOWRLEXP FPHMPPIA15 FPHMPFPH MP Hardware micro-instruction (SHIFT, NORM, MULT, DIV)I/O MODELAQ P2A27 DSAFPH MP Hardware micro-instruction (SHIFT, NORM, MULT, DIV)IADATALAQ DSAP2A17 P2A17IADATALAQ DSAP2A17 P2A14ICCRRDLAQ DSAP2A14 	HADR6H	DPALU AQ	P1 A3 1 P1 A3 1	Extra Master Control Starting address ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting address
HALTLEXP FPHMPP1A04 P1A04FPH MPHALTinstruction executionHDWRLEXP FPHMPP1A15 P1A15FPH MPHardware micro-instruction (SHIFT, NORM, MULT, DIV)I/O MODELEXP FPHMPP1A15 P1A15Input/Output interrupt of Master ControlI/O MODELAQ DSAP2A27 P2A27Input/Output interrupt of Master ControlIADATALAQ DSAP2A17 P2A17A/Q interface drive of ADATAH (Enable PCR/IR to HFPU DATA Bus).ICCRRDLAQ DSAP2A14 P2A14IFSRRDLAQ DSAP2B17 	HADR7H	DPALU Aq	P1 B31 P1 B31	Extra Master Control Starting address ROM outputs used to generate the Two Least Significant Bits of the FPH MP Starting address
HDWRLEXP FPHMPP1A15 P1A15FPH MP Hardware micro-instruction (SHIFT, NORM, MULT, DIV)I/O MODELAQ P2A27P2A27 P2A27Input/Output interrupt of Master ControlIADATALAQ DSAP2A17 P2A17A/Q interface drive of ADATAH (Enable PCR/IR to HFPU DATA Bus).ICCRRDLAQ DSAP2A14 P2A14IFSRRDLAQ DSAP2A14 P2B17INSCLKLEXP FPHMPP1B05 P1B05IR2HDSA DSAP2B13 	HALTL	EXP FPHMP	P1.AØ4 P1.AØ4	FPH MP HALT instruction execution
I/O MODEL AQ P2A27 Input/Output interrupt of Master Control IADATAL AQ P2A27 A/Q interface drive of ADATAH (Enable IADATAL AQ P2A17 PC/IR to HFPU DATA Bus). ICCRRDL AQ P2A14 PC/IR to HFPU DATA Bus). ICCRRDL AQ P2A14 PC/IR to HFPU DATA Bus). IFSRRDL AQ P2A14 PC/IR to HFPU DATA Bus). IFSRRDL AQ P2B17 PC/IR to HFPU DATA Bus). INSCLKL FPHMP P2B17 PC/IR to HFPU DATA Bus). INSCLKL FPH P2B17 FPH MP Instruction Clock IR2H DSA P2B13 Index Register Times 2 IR3H Index Register Times 3 88951000 02	HDWRL	E XP F PHMP	P1A15 P1A15	FPH MP Hardware micro-instruction (SHIFT, NORM, MULT, DIV)
IADATALAQ DSAP2A17 P2A17A/Q interface drive of ADATAH (Enable PCR/IR to HFPU DATA Bus).ICCRRDLAQ P2A14 DSAP2A14 P2A14IFSRRDLAQ P2B17 DSAP2B17 P2B17INSCLKLAQ P2B17 P2B17FPH MP Instruction ClockINSCLKLEXP FPHMP 	I/O MODEL	AQ DSA	P2A27 P2A27	Input/Output interrupt of Master Control
ICCRRDL AQ P2A14 A/Q interface Drive of CCRRDH IFSRRDL AQ P2A14 A/Q interface Drive of FSRRDH IFSRRDL AQ P2B17 P2B17 INSCLKL FPH P1BØ5 FPH MP Instruction Clock IR2H DSA P2B13 Index Register Times 2 IR3H DSA P2B11 88951000 02	IADATAL	AQ DSA	P2A17 P2A17	A/Q interface drive of ADATAH (Enable PCR/IR to HFPU DATA Bus).
IFSRRDL AQ P2B17 AQ P2B17 DSA P2B17 INSCLKL FPH MP Instruction Clock EXP P1BØ5 FPHMP P1BØ5 IR2H Index Register Times 2 DSA P2B13 IR3H Index Register Times 3 6-14 DSA P2B11	ICCRRDL	AQ DSA	P2A14 P2A14	A/Q interface Drive of CCRRDH
INSCLKL FPH MP FPH MP Instruction Clock EXP P1BØ5 FPH MP Index Register Times 2 IR2H Index Register Times 2 Index Register Times 3 IR3H Index Register Times 3 6-14 ADDALU P2B11	IFSRRDL	AQ DSA	P2B17 P2B17	A/Q interface Drive of FSRRDH
IR2H Index Register Times 2 DSA P2B13 ADDALU P2B13 IR3H Index Register Times 3 DSA P2B11 6-14 ADDALU P2B11 88951000 02	INSCL KL	EXP FPHMP	P1 BØ5 P1 BØ5	FPH MP Instruction Clock
IR3H Index Register Times 3 DSA P2B11 6-14 ADDALU P2B11 88951000 02	IR2H	DSA Addalu	P2B1 3 P2B1 3	Index Register Times 2
	IR3H 6–14	DSA Addalu	P2B11 P2B11	Index Register Times 3 88951000 02

.

.

				•
	IRCLKL	AQ DSA ADDALU	P2B15 P2B15 P2B15	Index Register Clock
•	IRCL RL [®]	DSA Addalu	P2BØ7 P2BØ7	Index Register Clear
	IRSH	DPALU ADDALU	P2A16 P2A16	Index Register Sign
	ISELL	AQ DSA ADDALU	P2 A28 P2A28 P2A28 P2A28	Select Control to PCR/IR MUX
	IZEROH	DPAL U Addal U	P2A1Ø F2A1Ø	Index Register = Zero
	J-YESH	DPAL U AQ	P2B14 P2B14	Jump Yes . Master Control jump condition true.
	LEFTL	DPALU AQ	P1B27 P1B27	Shift Left mode Control to CCR
•	MA=BH	EXP FPHMP SPALU DPALU	P2A15 P2A15 P2A15 P2A15 P2A15	Mantissa A=B. Indicates that outputs of Mantissa ALU are all high
	масøн	EXP FPHMP SPALU	P2A26 P2A26 P2A26	Mantissa Accumulator Bit Ø.
	MAC35L	DPALU SPALU DPALU	P2A26 P1A26 P1A26	Mantissa Accumulator Bit 35.
	MAC36L	SPALU DPALU	P1 A25 P1 A25	Mantissa Accumulator Bit 36.

.

•	· •		
MBØH	FPHMP SPALU	P2B22 P2B22	Mantissa B Register Bit Ø
MB35L	S PALU DPALU	P1829 P1829	Mantissa B Register Bit 35
MB36L	SPALU DPALU	P1B25 P1B25	Mantissa B Register Bit 36
MB51L	S PALU DPALU	P1B24 P1B24	Mantissa B Register Bit 51
MC	AQ	P1 B2 3	A/Q Bus Master Clear
MCL RL	EXP FPHMP DPALU AQ DSA	P1 A1Ø P1 A1Ø P1 A1Ø P1 A1Ø P1 A1Ø	HFPU Master Clear. Inclusive OR of MC and PCLR
MDØH	FPHMP SPALU	P2A3Ø P2A3Ø	Multiplicand/Divisor Register Bit Ø
MDCLKIL	EXP SPALU DPALU AQ	P2B11 P2B11 P2B11 P2B11 P2B11	M/D Register Clock, Bits Ø to 15
MDCL K2L	S PALU AQ	P1 B3Ø P1 B3Ø	M/D Register Clock, Bits 16 to 31
MDCLK3L	SPALU DPALU AQ	P1 A24 P1 A24 P1 A24 P1 A24	M/D Register Clock, Bits 32 to 47
MDENBL	FPHMP SPALU DPALU	P2B3Ø P2B3Ø P2B3Ø	Enables M/D Reg to Mantissa ALU B side
MEL	AQ DSA ADDAL U	P2A25 P2A25 P2A25	Look-Ahead Buffer Register Memory Enable
MI RCL KL	DPALU AQ DSA	P2A3Ø P2A3Ø P2A3Ø	Master Control Instruction Register Clock
-----------	-----------------------	-----------------------------------	--
MPSNSH _	EXP SPALU	P2B14 P2B14	Multiply Sense line
MSØL	EXP SPALU	P2A22 P2A22	Mantissa Summer Bit Ø
MULTL	EXP FPHMP SPALU	P1 AØ5 P1 AØ5 P1 BØ8	FPH MP Hardware Multiply Command line
NORML	EXP FPHMP	P1B15 P1B15	FPH MP Normalize Command
NRMDH	EXP FPHMP SPALU	P2A27 P2A27 P2A27 P2A27	Normalized indicates that FPAC Bits Ø and 9 differ
NRMIH	EXP SPALU	P2B29 P2B29	Normalized minus one. FPAC Bits Ø and 10 differ.
OPCLRL	AQ DSA	P2BØ3 P2BØ3	Operand Byte Counter Clear
PC RCL KL	AQ DSA ADDALU	P2B26 P2B26 P2B26 P2B26	Program Counter Register Clock
PCRLL	DSA Addalu	P1 B22 P1B22	Pro gram Counter Register Load enable
PICKL	EXP FPHMP	P1AØ3 P1AØ3	Latch for storing sign of the exponent difference for use in ADD/SUB to Pick the larger exponent
PL.	SPALU DPALU	P2BØ3 P2BØ3	Propagated Carry from DPALU to SP ALU
PROG PROT	AQ	P1 A2 3	A/Q Bus Protected Command Line

6-17

PROTECT FAU	ILT L DSA	P1B17	DSA Bus Protect Fault
PROTH	AQ DSA	P2B12 P2B12	FSR Protect Mode Status Bit
QØH _	AQ	P1A12	A/Q Bus Address lines
QIØH	AQ	P1A17	A/Q Bus Address lines
Q1H	AQ	P1B12	A/Q Bus Address lines
Q2H	AQ	P1A13	A/Q Bus Address lines
Q3H	AQ	P1B13	A/Q Bus Address lines
Q4H	ĄQ	PIA14	A/Q Bus Address lines
Q5H	AQ	P1B14	A/Q Bus Address lines
Q6H	AQ	P1A15	A/Q Bus Address lines
Q7H	AQ	P1 B1 5	A/Q Bus Address lines
Q8H	AQ	P1A16	A/Q Bus Address lines
Q9H	AQ	P1B16	A/Q Bus Address lines
QL	SPALU DPALU	P2B27 P2B27	Serial Quotient Bit
RAØL	DSA Addalu	P1 AØ8 P1 AØ8	Look-Ahead Buffer Address Lines (RAM Address)
RAIL	DSA Addalu	P18Ø8 P18Ø8	Look-Ahead Buffer Address Lines (RAM Address)
RACTVL	AQ DSA	P2A23 P2A23	Reset the Active Bit of FSR

C

		•		
	READ	AQ	P1 A21	A/Q READ
•	REJECT	Q	P1 B22	A/Q Reject
	REPLY	AQ	P1 A22	A/Q Reply
	RESUMEL	AQ DSA	P2A12 P2A12	DSA Resume
	RUNL	EXP FPHMP AQ	P1 AØ8 P1 AØ8 P1 AØ8	FPH MP Active line
	SACTVL	AQ DSA	P2 B25 P2 B25	Set the Active Bit in FSR
	SAH	DSA Addalu	P2A11 P2A11	Select A mode for Address ALU
	SARENBL	DPALU AQ	P2A13 P2A13	Starting Address Register Enable. (Reads Location Ø of Look-ahead Buffer)
	SBØL	FPHMP SPALU	P2B2Ø P2B2Ø	Summer B input Bit Ø (forces max mantissa)
	SB16L	FPHMP SPALU	P2A13 P2A13	Summer B input Bit 16 (FLOF overflow Result)
	SB32L	FPHMP SPALU	P2A1Ø P2A1Ø	Summer B input Bit 32 (single precision Normalized Round)
	SB33L	FP HMP SPALU	P1B27 P1B27	Summer B input Bit 33 (single precision Un-normalized Round)
	SB48L	FPHMP DPALU	P1A27 P1A27	Summer B input Bit 48 (Double precision Nrm'd Round)
	SB49L	FPHMP DPALU	P1A28 P1A28	Summer B input Bit 49 (Double precision un-normalized Round)

SCFWDIN	DSA	P1A19	DSA Scanner lines
SCFWDOUT	DSA	P1B19	DSA Scanner lines
SCREV IN	DSA	P1 B1 5	DSA Scanner lines
SCREV OUT	dSA	P1B16	DSA Scanner lines
SDBPML	AQ DSA	P2A21 P2A21	Set the Double Precision Bit in FSR
SHCLKIL	EXP FPHMP	P1 BØ4 P1 BØ4	Shift Counter Clock from FPH MP
SHIFTL	EXP FPHMP	P1 A1 3 P1 A1 3	FPH MP Hardware Shift Command
SPECH	DPAL U AQ	P1B26 P1B26	Master Control execution of SPEC OpCode. Forces msb of OpCode Decode -ROM input.
SPINL	AQ DSA	P2A29 P2A29	Single Precision Inhibit to Master Control Instruction
SPTCTL	AQ DSA	P2B23 P2B23	Set the Protect Bit in FSR
SRESETL	EXP FPHMP	P1BØ3 P1BØ3	FPH MP System Reset
TARCLKL	DSA Addalu	P1 A1 6 P1 A1 6	Temporary Address Register Clock
TARLL	DSA Addal u	P1 A22 P1 A22	TAR Load enable
TRUINL	AQ DSA	P2B27 P2B27	Jump condition true Inhibit to Master Control Instruction

TSELL.		
	DSA	P1A14
	ADDALU	P1A14
NCC		
VLL	FYP	P2431
-	FPHMP	P2A31
/	SPALU	P2A31
	DPALU	P2A31
	AQ	P2A31
	DSA	P2A31
	ADDALU	PZAJI
W=Ø		
·· •	AQ	P1 A2Ø
WEL	10	D0 D 0 1
		P2B24
	Δημαιμ	P2D24 P2R21
	ADDALO	12024
WRITE		
	AQ	P1 B2 1
ZOUNDL		
	SDAL II	P2A2Ø D2A2Ø
	SFALU	FLACO

Select Control to DATA/TAR MUX on ADDR Bd.

A∕Q ₩=0

+5V

Write enable to Look-Ahead Buffer

A/Q Write

Zero or unnormalized Divisor

	Address	ALU	Test	Point	Signa1	Glossary	
T.P.	· .	De	escri	otion	• . • •		

Name	T. P.	Description
ΑΣØ	3	Address ALU Summer outputs (1sb)
ΑΣΊΗ	4	11
ΑΣ2Η -	5	
ΑΣ3Η	6	
ΑΣ4Η	24	n
ΑΣ5Η	25	
ΑΣ6Η	26	
ΑΣ7Η	27	
ΑΣ8Η	36	
ΑΣ9Η	35	II
ΑΣΊΟΗ	34	
ΑΣΊΙΗ	33	
ΑΣ12Η	54	
ΑΣ13Η	53	
ΑΣ14Η	52	ti .
Α215Η	51.	" (msb)
ADADAENB-L	62	MUX enable to Summer A side
ADATA-L	32	Enable PCR/IR MUX to HFPU DATA Bus
ADBENB-L	61	MUX enable to Summer B side
ADOUT-H	31	Enable Summer to DSA Address
DATAØH	7	HFPU internal Data Bus high true (lsb)
DATAIH	9	11
DATA2H	10	N. Contraction of the second sec
DATA3H	2	N
DATA4H	28 [·]	11
DATA5H	29	11
DATA6H	30	N
DATA7H	22	N
DATA8H	44	N .
DATA9H	45	
DATAIOH	46	
DATA11H	42	N
DATA12H	59	N .
DATA13H	60	64
DATA14H	55	N .
DATA15H	57	" (msb)
IR2-H	48	INDEX Register times 2
IR3-H	49	u u 3
IRS-H	50	" " Sign
ISEL-L	18	Select IR input to PCR/IR MUX
IZERO-H	47	IR = zero
ME-L	12	Memory enable to Look-Ahead Buffer
PCRCLK-L	39	Program Counter Register Clock
PCRL-L	38	Program Counter Register Load Enable
RAØ-L	17	Look-ahead and SSAR Buffer address lines
RA1-L	15	H
TARCLK-L	43	Temporary Address Register Clock
TARL-L	37	TAR Load Enable
TSEL-L	23	Select TAR input to DATA/TAR MUX
WE-L	16	Write Enable to Look-Ahead Buffer

DSA Test Points and Signal Glossary

Name	T.P.	Description
СС-н	53	Consecutive Cycle Request
CONN-H	15	Connected to DSA (memory cycle in progress)
DIN-L	7	Enable DATA to DSA D Bus
DOUT-H	11	Enable DSA D Bus to HFPU DATA Bus
FEND-H	28	FEND Bit in FSR
HALT-H	24	Scanner Halt Flip/Flop
HOG-H	23	HOG Bit in FSR
INDX-H	25	FSR INDX mode Bit
	2	Leading edge of Resume
	21	Protoct Fault Bit in ESP
PIFLI-N DFI_U	13	Polative Addressing mode Bit in FSP
RES_H	6	Rufforod DSA RESIME
REO_H	14	DSA Request flin/flon
ROM16-H	36	Master Control micro-processor ROM outputs
ROM17-H	39	
ROM18-H	38	11
ROM19-H	37	U
ROM20-H	43	n
ROM21-H	42	n
ROM22-H	41	N
R0M23-H	40	
ROM24-H	45	n
ROM25-H	52	H
R01426-H	51	
ROM27-H	46	
R01428-H	47	
ROM29-H	48	
ROM30-H	49	• • • •
ROM31-H	50	
RUM32-H	54	· · · · · · · · · · · · · · · · · · ·
ROM33-H	55	•• •
RUM34-H	5/	n
RUM35-H	58 50	
KUM30-H	59 60	81
RU1137-H	60	
RUM30-H	62	N
	5	Scanner Clear from Master Control
SCNHI T-H	44	Scanner Halt for Consecutive Cycles
SCNR-H	10	Scanner flip/flop
SET NEFD-L	20	DSA Cycle initiate
TER-H	3	Trailing edge of Resume
WORD-H	22	WORD mode in FSR
WRITE-H	17	Write cycle Control
WRT-H	12	DSA write flip/flop

88951000 02

• • • •

•

A/Q A/Q Test Points and Signal Glossary

Name	Т.Р.	Description
DIN 1 - COND		
PIN I - GRAD	11	Antiun Dit in ECD
	11	ACTIVE BIT IN FSK
	42	Second Clock of Haster Control Instr Lycle
	49	Define UEDU DATA to A/O A Bug
DADATA-H	2	Drive HFPU DATA LO A/Q A BUS
	21	Decode of a valid V address
DEFINED-L	10	Indicates that the U station Lode is defined
	12	Double Precision mode Bit in FSR
FPWAII-L	50.	Wait for Floating Point execution completion
HALI-L	38	Master control microprocessor Halt
I/O ACK-L	37	I/O Acknowledge, Master Clock Stopped
I/O MODE-L	30	I/O command being executed
MIRCLK-L	44	Master Control instruction Register clock
OPCNT-L	48	Clock to OP Byte Counter
OPDN-L	45	Op word Done, DP Byte Counter = 4
PCD-H	18	Protected Command Required
PFSR-L	20	Protected write FSR command
PROT-H	7	Protec. Bit in FSR
R+W-L	17	A/Q Read or Write
RADATA-H	3	Read A/Q A Bus to HFPU DATA Bus
ROM8H	54	Master control micro-processor ROM outputs
ROM9H	55	
ROM10H	57	
ROMITH	58	li l
ROM12H	59	ll l
ROM13H	60	
ROM14H	61	11
ROM15H	62	0
RUN-L	51	FPH MP Active
SPIN-L	47	Single Precision Inhibit
START-I	15	Start command to Master Control
STKRO-I	28	I/O Request for stop of Master Clock
STOPREO-1	22	A/O STOP command Pending
	19	Test Active before Reply to A/O Write
	46	Jump Condition true inhibit
	27	O Register address defined
	1/	Write Clock generated to stroke data to
TULN-L	17	destination on A/O write
		uescination on Ary mile

Å

DP ALU Test Points and Signal Glossary

Signal	Test P	oint Description
ואו	33	Mantissa ALU 74181 function Select Lines
1SØH	45	0
1S1H	44	N
1 S2H	43	11
1 S3H	53	
ACLK3-L	59	FPAC Clock 3 (Bits 32 to 47)
AENB-L	36	Select B Register input to MD/B MUX
ASØ-L	62	ACCumulator shift Register mode Controls
AS1-L	61	a C
BCLK-L	48	B Register Clock
BSØ-H	46	B Register mode Controls
BS1-H	47	с и
ССØН	6	Current Command Bits (actually next opByte)
ССІН	7	N N N N N N N N N N N N N N N N N N N
СС2Н	17	N Contraction of the second seco
ССЗН	16	H
CCRCLK-L	24	Current Command Register Clock
CCRRD-H	15	Read
DATAOUT3H	38	Enable FPAC Bits 32 to 47 onto HFPU DATA
DP-H	60	Double Precision ·
EXNXT-H	23	Execute Next
HADRØH	11	Master Control micro-processor ROM Address
HADRIH	12	W
HADR2H	13	N
HA DR3H	14	16
HADR4H	19	
HADR5H	20	10
IRS-H	4	Index Register Sign
IZERO-H	5	Index = Zero
JYES-H	22	Jump Condition satisfied
LEFT-L	21	Enable left shift of CCR
MA=B-H	3	Mantissa A = B
масфн	2	Mantissa Accumulator Bit Ø
MBSTR-L	35	Enable output of MD/B Mux into B side of 74181's
MDCLK3L	34	Multiplicand/Divisor Register Clock
MIRCLK-L	18	Master Control Instruction Register Clock
MS36L	54	Mantissa Summer Bits
MS37L	55	u .
MS38L	57	
MS39L	58	•
MS40L	49	u
MS41L	50	
MS42L	51	
MS43L	52	
MS44L	39	17
MS45L	40	
MS46L	41	ĨĨ

DP ALU Test Points and Signal Glossary

Signal	Test	Point Descri	ption
MS47L	42 [°]	Mantissa Summer Bits	•
MS48L	29		
MS49L -	30	n	
MS51L	32	0	•
SARENB-L	9	Starting Address ROM enable	· ·
SPEC-H	10	Master Control execution of	SPEC op Byte

: 88951000 02

A

SP ALU Test Points and Signal Glossary

Signal	Т.Р.	Description
1M1H 1S0H -	26 29	Mantissa ALU 74181 Function Select Lines
1S1H	28	M
1S2H /	27	N
1S3H	35	H
ACLKIL	62	FPAC Clock 1 (Bits Ø and 9 to 15)
ACLK2L	37	FPAC Clock 2 (Bits 16 to 31)
ACLK3L	4	FPAC Clock 3 (Bits 32 to 47)
ASØL	45	Accumulator Shift Register mode Controls
ASIL	46	II
BBENB-L	40	Select B Register to B side of 74181
BCLK-L	51	B Register Clock
BSØH	49	B Register Mode Controls
BSTR	50	
DATAOUTTH	4/	Enable FPAL Ø to 15 to HPPU DATA BUS
	30	
	2	Double Precision
	10	Double Precision Multinly Sense Bit
M/RSTR	20	Enable MD/R MUX output to R side of 74181's
$MA = R_{-}H$	30	Mantissa A = B
MAC361 1-1	13.	Mantissa Accumulator Left Serial Input to Bit 36
MBØI	57	Mantissa B Register Bit Ø
MB36LI-L	12	" " " Left Serial Input to Bit 36
MDCLK1L	48	Multiplicand/Divisor Reg Clock 1 (Bits Ø to 15)
MDCLK2L	38	" " " 2 (Bits 16 to 31)
MPSNS-H	10	Multiplier Sense Bit
MSØL	58	Mantissa Summer output Bits
MS9L	59	
MSIOL	60	
MSIIL	61	
MS12L	52	
MS13L	53	
MS14L	54	t i i i i i i i i i i i i i i i i i i i
MS15L	55	
MSIDL MC171	41	n en
MC10	42	n
MSTOL	45	"
MS201	31	n
MS211	32	ti di seconda di second
MS22L	33	H
MS23L	34	N
MS24L	22	
MS25L	23	
MS26L	24	
MS27L	25	
MS28L	14	- N
MS29L	15	
MC 201	16	—

SPALU Test Points and Signal Glossary continued

Signal	T.P.	Description
MS31L	17	Mantissa Summer Output Bits
MS32L	5	and the second
MS33L	- 6	8
MS34L	7	N Contraction of the second
MS35L	9	N N N
SPSNS-H	18	Single Precision Multiply Sense Bit

FPH MP Test Points and Signal Glossary

•

۰.

Signal	T.P.	Description
ADRØH	25	Floating Point Hardware Micro-Processor ROM Address Bits
ADR1H	26	
ADR2H	27	
ADR3H	28	N .
ADR4H	29	n
BROM13	23	Buffered ROM Bit 13
DF	2	Divide Fault
FSRCLK-L	5	Function Status Register Clock
FSRRD-H	24	FSR Read
INSCLK-1	42	FPH MP Instruction Register Clock
JYES-1	38	Jump Condition satisfied
OVE	3	Exponent Overflow
ROMAH	6	FPH MP ROM outputs
ROMIH	7	
ROM2H	g	
ROM3H	10	U II
ROM4H	11	N .
ROM5H	12	N
ROM6H	13	
ROM7H	14	H
ROM8H	15	
R0M9H	16	11
ROMIOH	17	11
ROMITH	18	
ROM12H	19	N .
ROM13H	20	N
ROM14Ĥ	21	8
ROM15H	22	11
ROM16H	30	M · · ·
ROM17H	31	N N
ROM18H	32	H
ROM19H	33	N
Rom20h	34	
ROM21H	35	ti i
Rom22h	36	M •
Rom23h	37	и.
ROM24H	43	u .
Rom25h	44	
ROM26H	45	it in the second s
Rom27h	46	
R0M28H	47	ji da se
Rom29H	48	
Romsoh	49	
ROM31H	50	
Rom32h	53	64
ROM33H	54	
R01434H	55	
ROM35H	57	

FPH MP Test Points and Signal Glossary continued

Signal	T.P.	Description	n da Salana Na Salana Na Salana	
ROM36H	58	FPH MP ROM	outputs	
ROM37H	59	· · · · · · · · · · · · · · · · · · ·		
ROM38H	60	10 II	· ·	
ROM39H	61			
RUN-L	62 4	FPH MP Active Exponent Underflow		

EXP and Timing Test Points and Signal Glossary

1-L35Exponent Constant of 117-L32Exponent Constant of 2310(1716)80-L47Exponent Constant of -12710(8016)ACLK-L15Accumulator ClockC4L4Fourth time state of FPH MP instruction CycleCNTLD-L60Load Shift Counter RegisterDATAOUT1-H38Read FPAC Ø to 15 to HFPU DATAEA(-2)-L61Exponent Accumulator BitsEA(-1)-L1"EA1L50"EA2L53"EA3L57"EA4L59"EA5L39"EA6L41"EA7L44"EA8L46"EACLK-L62Exponent Accumulator ClockEBENB-L37Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-1)-L49"ES1-L52"ES2-L54"ES4-L58"ES4-L58"ES4-L58"ES4-L58"ES4-L58"ES4-L58"ES4-L58"ES4-L58"ES4-L45"ES4-L45"ES4-L45"ES4-L45"ES4-L45"ES4-L45"	Signal	T.P.	Description
17-L32Exponent Constant of $23_{10}(17_{16})$ 80-L47Exponent Constant of $-127_{10}(80_{16})$ ACLK-L15Accumulator ClockCAL4Fourth time state of FPH MP instruction CycleCNTLD-L60Load Shift Counter RegisterDATAOUT1-H38Read FPAC Ø to 15 to HFPU DATAEA(-2)-L61Exponent Accumulator BitsEA(-1)-L51"EA1L50"EA2L53"EA3L57"EA4L59"EA5L39"EA6L41"EA7L44"EA8L46"EA7L44"EA8L46"EA7L44"EA7L44"EA8L46"EA7L44"EA7L44"EA7L44"EA7L44"EA7L44"EA7L44"EA7L44"EA7L46"EA7L47Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-1)-L48"ES2-L54"ES4-L58"ES4-L43"ES6-L42"ES6-L43"ES6-L45"	1-L	35	Exponent Constant of 1
80-L47Exponent Constant of -12710(8016)ACLK-L15Accumulator ClockC4L4Fourth time state of FPH MP instruction CycleCNTLD-L60Load Shift Counter RegisterDATAOUTI-H38Read FPAC Ø to 15 to HFPU DATAEA(-2)-L61Exponent Accumulator BitsEA(-1)-L51"EA1L50"EA2L53"EA3L57"EA4L59"EA4L59"EA5L39"EA6L41"EA7L44"EA8L46"EACLK-L62Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L55"ES4-L58"ES5-L40"ES6-L42"ES6-L42"ES6-L43"	17-L	32	Exponent Constant of 23 ₁₀ (17 ₁₆)
ACLK-L15Accumulator ClockC4L4Fourth time state of FPH MP instruction CycleCNTLD-L60Load Shift Counter RegisterDATAOUTI-H38Read FPAC Ø to 15 to HFPU DATAEA(-2)-L61Exponent Accumulator BitsEA(-1)-L51"EA1L50"EA2L53"EA3L57"EA4L59"EA5L39"EA6L41"EA7L44"EA8L46"EA8L46"EA8L46"EA7L44"EA8L46"EA1L57"EA2L53"EA5L8"EA5L5"EA5L46"EA7L44"EA8L46"EA1"EA2L46EA2L46EA2L46EA3L5EA4L59EA4L59ES(-1)-L49ES1-L52ES2-L54ES4-L58ES5-L40ES6-L42ES7-L43ES6-L45ES6-L45ES6-L45ES6-L45ES6-L45ES6-L45ES6-L45ES6-L45ES6-L45ES6-L45	80-L	47	Exponent Constant of -127 ₁₀ (80 ₁₆)
CAL4Fourth time state of FPH MP instruction CycleCNTLD-L60Load Shift Counter RegisterDATAOUT1-H38Read FPAC Ø to 15 to HFPU DATAEA(-2)-L61Exponent Accumulator BitsEA(-1)-L51"EA1L50"EA2L53"EA3L57"EA4L59"EA5L39"EA6L41"EA7L44"EA8L46"EA8L46"ECLK-L62Exponent Accumulator ClockEBENB-L37Exponent B Register Output enableCLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES2-L55"ES4-L58"ES5-L40"ES6-L42"ES6-L43"	ACLK-L	15	Accumulator Clock
CNTLD-L 60 Load Shift Counter Register DATAOUTI-H 38 Read FPAC Ø to 15 to HFPU DATA EA(-2)-L 61 Exponent Accumulator Bits EA(-1)-L 51 " EA1L 50 " EA2L 53 " EA3L 57 " EA4L 59 " EA5L 39 " EA5L 39 " EA6L 41 " EA7L 44 " EA8L 46 " EACLK-L 62 Exponent Accumulator Clock EBENB-L 37 Exponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 Enter state of Multiply/Divide timing ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 52 " ES3-L 55 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES6-L 42 " ES9-L 45 "	C4L	4	Fourth time state of FPH MP instruction Cycle
DATAOUTI-H 38 Read FPAC Ø to 15 to HFPU DATA EA(-2)-L 61 Exponent Accumulator Bits EA(-1)-L 51 " EA1L 50 " EA2L 53 " EA3L 57 " EA4L 59 " EA5L 39 " EA6L 41 " EA7L 44 " EA7L 44 " EA8L 46 " EACLK-L 62 Exponent Accumulator Clock EBENB-L 37 Exponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 Enter state of Multiply/Divide timing ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 52 " ES2-L 54 " ES3-L 55 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES6-L 42 " ES6-L 42 " ES6-L 43 "	CNTLD-L	60	Load Shift Counter Register
EA(-2)-L 61 Exponent Accumulator Bits EA(-1)-L 51 " EA1L 50 " EA2L 53 " EA3L 57 " EA4L 59 " EA5L 39 " EA6L 41 " EA7L 44 " EA8L 46 " EACLK-L 62 Exponent Accumulator Clock EBENB-L 37 Exponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 Enter state of Multiply/Divide timing ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 49 " ES2-L 54 " ES3-L 55 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES6-L 43 " ES6-L 43 "	DATAOUT1-H	38	Read FPAC Ø to 15 to HFPU DATA
EA(-1)-L 51 EA1L 50 EA2L 53 EA3L 57 EA4L 59 EA5L 39 EA5L 39 EA5L 41 EA7L 44 EA8L 46 EACLK-L 62 Exponent Accumulator Clock EBENB-L 37 Exponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 Enter state of Multiply/Divide timing ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 52 ES2-L 54 ES3-L 55 ES4-L 58 ES5-L 40 ES5-L 40 ES6-L 42 ES7-L 43 ES6-L 42 ES7-L 43 ES6-L 42 ES7-L 43	EA(-2)-L	61	Exponent Accumulator Bits
EA1L 50 EA2L 53 EA3L 57 EA4L 59 EA5L 39 EA6L 41 EA7L 44 EA8L 46 EA8L 46 EACLK-L 62 Exponent Accumulator Clock EBENB-L 37 Exponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 Enter state of Multiply/Divide timing ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 49 ES1-L 52 ES2-L 54 ES2-L 54 ES4-L 58 ES5-L 40 ES6-L 42 ES7-L 43	EA(-1)-L	51	11 · · · · · · · · · · · · · · · · · ·
EA2L 53 EA3L 57 EA4L 59 EA5L 39 EA6L 41 EA7L 44 EA8L 46 EACLK-L 62 EXponent Accumulator Clock EBENB-L 37 EXponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 ENTR 17 ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 49 ES1-L 52 ES2-L 54 ES3-L 55 ES4-L 58 ES5-L 40 ES6-L 42 ES7-L 43	EAIL	50	
EA3L 57 EA4L 59 EA5L 39 EA6L 41 EA7L 44 EA8L 46 EACLK-L 62 Exponent Accumulator Clock EBENB-L 37 Exponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 Enter state of Multiply/Divide timing ES(-2)-L 48 Exponent Summer output Bits ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 49 " ES1-L 52 " ES2-L 54 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES7-L 43 "	EA2L	53	
EA4L59EA5L39EA6L41EA7L44EA8L46EA8L46EACLK-L62Exponent Accumulator ClockEBENB-L37Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L49"ES1-L52"ES2-L54"ES4-L58"ES5-L40"ES6-L42"ES7-L45"	EA3L	57	
EA5L39EA6L41EA7L44EA8L46EA6LK-L62Exponent Accumulator ClockEBENB-L37Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L49"ES1-L52"ES2-L54"ES4-L58"ES5-L40"ES6-L42"ES7-L43"	EA4L	59	
EA6L41EA7L44EA8L46EA8L46EACLK-L62Exponent Accumulator ClockEBENB-L37Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L49ES1-L52ES2-L54ES4-L58ES5-L40ES6-L42ES7-L43	EA5L	39	
EA7L 44 EA8L 46 EACLK-L 62 Exponent Accumulator Clock EBENB-L 37 Exponent B Register Output enable ECLK-L 24 Clock derived from SHCLK-L during Shift ENTR 17 Enter state of Multiply/Divide timing ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 49 ES1-L 52 ES2-L 54 ES3-L 55 ES4-L 58 ES5-L 40 ES6-L 42 ES7-L 43 ES9-1 45	EA6L	41	•
EA8L46EACLK-L62Exponent Accumulator ClockEBENB-L37Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L49"ES1-L52"ES2-L54"ES3-L55"ES4-L58ES5-L40ES6-L42ES7-L43	EA7L	44	
EACLK-L62Exponent Accumulator ClockEBENB-L37Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L49"ES1-L52"ES2-L54"ES4-L58"ES5-L40"ES6-L42"ES7-L43"	EABL	46	
EBENB-L37Exponent B Register Output enableECLK-L24Clock derived from SHCLK-L during ShiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L49"ES1-L52"ES2-L54"ES3-L55"ES4-L58"ES5-L40"ES6-L42"ES7-L43"	EACLK-L	62	Exponent Accumulator Clock
ECLK-L24Clock derived from SHUK-L during shiftENTR17Enter state of Multiply/Divide timingES(-2)-L48Exponent Summer output BitsES(-1)-L49"ES1-L52"ES2-L54"ES3-L55"ES4-L58"ES6-L40"ES7-L43"	EBENB-L	3/	Exponent B Register Output enable
ENTR 17 Enter state of Aurtiply/Divide thiring ES(-2)-L 48 Exponent Summer output Bits ES(-1)-L 49 " ES1-L 52 " ES2-L 54 " ES3-L 55 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES7-L 43 "	ECLK-L	24	Clock derived from SHULK-L during Shift
ES(-2)-L 48 Exponent Summer Output Brts ES(-1)-L 49 ES1-L 52 ES2-L 54 ES3-L 55 ES4-L 58 ES5-L 40 ES6-L 42 ES7-L 43 ES7-L 43 ES7-L 45	ENIR	1/	Enter state of Huitipiy/Divide Liming
ES(-1)-L 49 ES1-L 52 " ES2-L 54 " ES3-L 55 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES7-L 43 "	ES(-2)-L	48	Exponent Summer Output Bris
EST-L 52 ES2-L 54 " ES3-L 55 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES7-L 43 " ES8-L 45 "	ES(-1)-L	49 50	l l l l l l l l l l l l l l l l l l l
ESZ-L 54 ES3-L 55 " ES4-L 58 " ES5-L 40 " ES6-L 42 " ES7-L 43 " ES8-L 45 "	ESI-L	52	W
ES3-L 55 ES4-L 58 " ES5-L 40 " ES6-L 42 " ES7-L 43 "		54 55	11
ES4-L 56 ES5-L 40 " ES6-L 42 " ES7-L 43 " ES8-L 45 "		50 E0	0
ESS-L 40 ES6-L 42 " ES7-L 43 " ES8-L 45 "		00 40	μ
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		40	tt .
		42	N .
		45	W
E.J. 33 Exponent Constant of $15(17)$		32	Exponent Constant of $15 \dots (17 \dots)$
F_{-1} = 55 Exponent constant of $10_{10}(17_{16})$	F7_1	33	$\frac{127}{(F7.c)}$
FSTDT_U 5 FDH MD Start Command from Master Control	FCTDT_U	34 5	FPH MP Start Command from Master Control
HALT_I 6 Halt Bit from EPH MP		6	Halt Rit from EPH MP
HDWCLK_L 20 Hardware Clock (during multiply/divide)		20	Hardware Clock (during multiply/divide)
HDWST_I 13 Hardware Start (used to Start Shift, Norm, Mult or Div		13	Hardware Start (used to Start Shift, Norm, Mult or Div)
ICLK_L 12 FPH MP Instruction Register Clock		12	FPH MP Instruction Register Clock
M_H 31 Exponent ALL 74181 Mode Control	M_H	31	Exponent AUL 74181 Mode Control
MDCLK-1 23 Multiply/Divide hardware Clock		23	Multinly/Divide hardware Clock
$MDC[k] = 36 \qquad Multiplicand/Divisor Clock 1 (Bits Ø to 15)$		36	Multiplicand/Divisor Clock 1 (Bits Ø to 15)
NRM_1 21 Normalize flip/flop output	NRM_1	21	Normalize flip/flop output
RESTART-1 18 Hardware Command Line used to Restart FPH MP after	RESTART_I	18	Hardware Command Line used to Restart FPH MP after
SHET. NORM. MULT or DIV		10	SHET. NORM. MULT or DIV
SØH 30 Exponent ALU 74181 Function Selects	SOH	30	Exponent ALU 74181 Function Selects
S1H 29 "	SIH	29	
S2H 28 "	S2H	28	£6
S3H 27 "	S3H	27	00
SCLK-L 16 FPH MP System Clock	SCLK-L	16	FPH MP System Clock

EXP and Timing Test Points and Signal Glossary continued

Signa1	T. P.	Description
SFT-L	22	Shift Clock of Multiply/Divide timing
SHCLK-L	25	Shift Clock
SHENB-H	11	Shift Enable
SHFT	3	Shift flip/flop
SPCLK-H	19	Special clock (SCLK*2)
SRESET-L	7	FPH MP System Reset
STCLK-L	25	<pre>Stop Shift Clock (Count = Ø)</pre>
STCNT-L	9	Step Count (used in Mult/Div)
TST	2	Test State of Mult/Divide timing
ZED-H	10	Multiply/Divide step count = Ø

GLOSSARY

Calling Sequence	String of command words and operand addresses residing in SYSTEM 17 memory that is used to direct HFPU activity.
Command-Code / OP-Byte / OP-Code	Terms used to reference individual 4-bit commands within the command words of a calling sequence.
FPAC	Floating-point accumulator register within the FHPU.
FPMP	Floating-point micro-processor. Portion of the HFPU that performs arithmetic operations on the FPAC.
MMP	Master Micro-Processor. Portion of the HFPU that interprets command codes and communicates with the A/Q, DSA interface.

A-1

A

MICRO-CODE LISTINGS AND FLOW CHARTS

The following pages contain the micro-code listings for the Floating-Point and Master micro-processors. The index below identifies the page on which the flow charts for each function will be found. The flow charts are divided into separate sections covering the operation of the two microprocessors. Figure 4.7 illustrates the conventions and mnemonics used in these flow-charts. The mnemonics used in the listings were defined in section 4.1.4.

The flow charts are keyed to the micro-code listings and to the algorithm steps as defined in section 4.2. The nomenclature "LOCnn" to the left of the flow chart indicates that that step occurs at location nn in the micro-code listing.

In addition to the flow charts of the micro-code, this appendix also contains flow charts of the major logic timing loops within the HFPU.

В

HFPU FLOW CHART INDEX

FUNCTION or LOGIC	OP CODE	MASTER	CONTROL	FLOAT MICRO	ING POINT -PROCESSOR
ELEMENT	A . 1	PAGE	STARTING ADDRESS	PAGE	STARTING ADDRESS
LDWD1 LDWD2 LDWD3 STOP RESTART COLD START	N/A N/A N/A N/A N/A N/A	M8 M8 M19 M22 M17	Ø1 41 81 C2 CØ C3	F2 F2 F3 F2 N/A	4 5 6 (FLST) 3 (FLDD)
FPMP Timing A/Q Timing DSA Timing Master Timing	N/A N/A N/A N/A	AQ-1 DSA-1 M27		F14	
OP Code Fetch Execute Next	N/A N/A	M17 M26	•		
SPEC FLOF FIXF STRI FEND CHMD NIDX FCOM FSUB FMPY FDIV FLDD ADDI FLST FADD INDX FEND	0 1 2 3 4 5 6 7 8 9 A 8 9 A B C D E F 10	M15 M6 M7 M14 M18 M11 M11 M8 M3 M3 M3 M3 M3 M3 M3 M13 M9 M3 M12 M18	32 62 1A 17 1D 1E 1F D9 24 60 A0 E0 2A 2E 20 2C 1D	N/A F5 F4 N/A N/A N/A F4 F6 F8 F9 F2 N/A F3 F6 N/A F3 F6 N/A	9. 8 7 20 1 2 3 (FLST) 0
CACS BRAM BRAZ BRAN BRAP BRIM BRIZ BRIN BRIP FEND	11 12 13 14 15 16 17 18 19 1A ;	M15 M16 M16 M16 M16 M16 M16 M16 M18	35 36 76 F6 B6 33 73 F3 B3 1D	N/A N/A N/A N/A N/A N/A N/A N/A N/A	
FEND FPMP Micro-Coc Master Micro-C	lF le Code	M18	1D.	N/A F1 M1	

88951000 02

1

È



B-3

ROM TRUTH TABLES AND A/Q DECODING ROMS

• • •

88951000 02

.

C-1

С

C-2

Chip Location +	A/Q - D11	A/Q - D8	A/Q - D10	A/Q - D9
Mnemonic →	T P D W A T E F UNUSED C C F S T T N R	D D D A I C F M O O O D S C S E U U U A E R R T T T T L R R 1 2 3 A J D	S M C C C C I C T E S L L L R C R K K K R T 1 2 3	H H H H S S R W A A A A A T D D E D D D D P B B R R R R R P P 7 6 1 Ø 0 M M
	12345678	12345678	12345678	12345678
A/Q Command RD SSAR RD WD3 RD WD2 RD WD1 RD PCR RD PCR RD PCR RD PCR RD FSR STOP WR WD3 WR WD2 WR WD1 RESTART COLD START(DP) COLD START(SP) WR IR WR CCR WR ESR	$ \begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0$	A/Q C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ommand 0 1 <td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

.

STARTING ADDRESS ROM (SAR)

DPALU BOARD LOCATION B13

-		H A D R	H A D R	Ĥ A D R	H A D R	H A D R	H A D R	H A D R	H A D R				
ROM (COMMAND	7	6	5	4	3	2	1	0	+	Mner	nonic	
Location	Code	1	2	3	4	5	6	7	8	+	ROM	OUTPUT	BIT
0	SPEC	0	0]	1	0	0	1	0				
	FLUF	0		1	0	0	0		0				
2				0									
· 5	FEND			0		10	1		;				
₹ 5	CHMD	0	0	0	li	l;	i	ĩ					
ő	NIDX	ŏ	õ	0	li	li	i	i	ĩ				
7	FCOM	1	ī	0	li	li	0	0	i				
8	FSUB	0	0	1	0	0	1	0	0				
9	FMPY	0	1	1	0	0	0	0	0				
A	FDIV	1	0	1	1	0	0	0	0				
B	FLDD	1	1	1	0	0	0	0	0				
C	ADDI	0	0]]	0	1	0	1	0				
D	FLST	0	0		0			1	0				•
E	FADD	0	0		0	0	0	0	0				
		0						0	10				
10	FEND -			1			¦		1				
12	RDAM	0	0	1	1		1	1					
12	BRA7	ň	1	i	li	lñ.	i	1	l o				
14	BRAN	ĭ	i	i	li	lõ	li	i	ŏ				•
15	BRAP	i	Ó	1	li	Ō	h	1	Ō				
16	BRIM	0	0	1	1	0	0	1	1				
17	BRIZ	0	1	1	1	0	0	1	1				
18	BRIN	1	1	1	1	0	0	1	1				
19	BRIP	1	0	1	1	0	0	1	1				
1A	FEND	0	0	0	1	1	1	0	1				
1B	FEND	0	0	0]]]]	0	1				
10	FEND	0	0	0				0					
. 10	FEND	U 0	0		1								
	FEND		0		I.								
11- 1	FENU	UU.	Ιv.	10	11	11	¥1	U,					

C-3

Micro-Code ROM Truth Tables

MASTER CONTROL PAGE 1

•

			•	D	SA	- A	1			•	ł			DS	5A -	· A4	ļ		1		D	SA	- A	7		1			A/	q`-	A2			l	DP	ALU	•	B12	? .	CHIP	L0(ATION
Location	Label	3	9	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 9	98	7 (55	4	3 2	2 1	0	+Bit	Posi	tion
0 1 2 3 4 5 6 7 8 9 A B C D E F 10 11 2 13 4 5 6 7 8 9 A B C D E F 10 11 2 3 4 5 6 7 8 9 A B C D E F 10 11 2 13 4 5 6 7 8 9 A 8 9 A 8 0 2 10 11 2 11 11 11 11 11 11 11 11 11 11 11 1	RSTRT LDWD STOP FTCHNXT R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 F2 S2 S3 S4 S5 S6 S7 S8 S9 STRI ST12 FCOM FIXF FXF2 FXF3 FEND CHMD NIDX		0001111110000001111110100100000	000000000000000000000000000000000000000	000100110010000111111010010000	000000000000000000000000000000000000000	000100000000000011000110110000	000000000000000000000000000000000000000	100011111110000011111111010010000	000011111110000001111111010010000	100000100000100000010010000000000000000	000001100000000000000000000000000000000	100000110000001000000000000000000000000	000100000000000000000000000000000000000		000000000000000000000000000000000000000	100000000000000000000000000000000000000	000000000000000000000000000000000000000		0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000101000000001110000100000000000000000	000010000001000000000000000000000000000	000000000000000000000000000000000000000	$1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ $	000000000000000000000000000000000000000		000000000000000000000000000000000000000		010000001010000000000000000000000000000	001000000000000000000000000000000000000								00101010101000001010101000100000			
0 0																								•																		

C-4

Micro-Code ROM Truth Tables

MASTER CONTROL PAGE 2

2			DSA	-	AZ				1		DS	A -	A5			ļ		DS	A	A8			1		A	/Q ·	- A:	3			DP	ALU	-	B11		CH	IP L	DCA
Location	Label	39	38	37	36	35	34	33 32	31	30	29	28 2	27 2	26 2	25 2	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10 9	98	76	5	43	2	10	Bi	e Po	sit
20 21 22 23 24 25 26 27 28 29 2A 26 27 28 29 2A 26 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38	AMDF A2 FLOF FLF3 FSUB A3 A4 A5 A6 A7 ADDI AD12 INDX INDX2 FLST FST2 FST3 FST4 SPEC BR1 BR12 CACS BRA BRA2 FLF2	1 0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0		0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0		$1 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1$	0 1 0 1 0 1 0 0 0 1 0 0 0 1 1 0 0 0 0 0	0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		100010000101010000011011	00 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0	010001100000000111000000000000000000000	000000000000000000000000000000000000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					000100010100000100000000000000000000000	000000000000000000000000000000000000000	001000010000000000000000000000000000000	001100010000010000100		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					0 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 1 1 0 0 1 0			

Micro-Code ROM Truth Tables

FPH MP

	FPMT	- A3	FPMP - A6	FPMP - A9	FPMP - A12	FPMP - A14	CHIP LOCAT
LOCATION LABE	39 38 3	37 36 35 34 33 32	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	76543210	BIT POSITI
O ADD/3 1 MPY 2 DIV 3 FLDD 4 LDW1 5 LDW2 6 LDW3 7 FCOM 8 FIXF 9 FLOF 8 MPY2 C MPY3 D FLOF2 E FLOF3 F FOVA 10 DIV2 13 N3 14 N4 15 NHLT 16 MAX 17 ZERO 18 SEXT 19 IA IA DIV3 IB DIV4 IC ADD3 IE ADD4 IF ETB	UB 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 0 0 0 1 1 1 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 \\ 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ \end{array}$	

C-6

88951000 02

CDC SYSTEM 17 FLOATING POINT A CODE

	MALU	ALUIV	EALU	CLKS	S1, SØ	M-B	E-B	Load/Pick	Inhibits	Cond	HDWR	Disp	NxtInst
ØAdd/Sub	В	- 1	A-B	В	LOAD	M/DENB	EBENB	LDCNT	-	-	-	-	10
1 MPY	Aarith		A+B	B,E	LOAD		EBENB	-	-	-	- 1	-	В
2 DIV	-	-	A+B	E, A1, 2, 3, 4	RIGHT	-	1	-	-	ZOUND	- 1	6(OVF-20)	10
3 FLDD	B	- 1	В	E, A1, 2, 3, 4	LOAD -	M/DENB	EBENB	-	- 1	_	- 1	_	18
4 W1	В	-	B ·	E, A1, 3, 4	LOAD	M/DENB	EBENB	· _	DPinhA3	-	- 1	-	18
5 W2	B	-	-	A2	LOAD	M/DENB	-	-	-	-	l · _	-	18
6 \W3	В	-	-	A3,4	LOAD	M/DENB	-	-	-	_	-	_	18
7 COM	Ā.	-	-	A1,2,3,4	LOAD	-	_		-	_		-	15
8 FIXF	B	-	В	E, A1, 2, 3, 4	LOAD	M/DENB	17	- - 1	- 1	_	_	-	A
9 FLOF	-	- 1	A-B	-	-	-	F	-	-	-			D
A FIXF2	В	МАСФН	-	A1.3.4	LOAD	<u> </u>	-	_	-	_	_	_	11(NORM)
B MPYCNT	B	MDØH	-	A1.2.3.4	LOAD	-	_	_	_	-	-	-	C
C	A+B	MBØ-H	-	-	RIGHT	M/DENB	-	_	-	-	MULT	_	11(NORM)
DFLCNT	-	-	A-B	-	-	FIX	17	LDCNT	-	EGT	-	1(F-E)	E
EFLETB	-	- 1	A-B	_ ·	RIGHT	FIX	17	-	-	ETB	SHIFT	2(ZERO-15)	15 (NHLT)
F FOVA	В	MACØ-H	-	A1.2.3.4	LOAD	FXMAX	-	_ ·	j _		HALT	-	F
10DIVCNT	ALog	MACØ-H	A-B	E.A1.2.3.4	LOAD	-	EBENB	_	1_		_	-	1 1 4
11 NORM	Aarith	-	_	-	-	_	-	_	-	_	_	-	12
$12 N_2$	Aarith	-	A-B		LEFT	_	1	_	i _	MA=B	NORM	4(ZERO-13)	13
13 N2	A+B	МАСЙН	-	A1,2,3,4	LOAD	ROUND	-	_	-	_	-	-	14
14 N_A^3	-	-	A-B	E.A1.2.3.4	LEFT	-	1	_	NRMD		_	_	18
15 NHLT	AArith	- 1	Aarith	E.A1.2.3.4	LOAD	_	-	-	-	OUF/UNF	HALT	1	15
16 MAX	B	МЛСØН	B	E, A1, 2, 3, 4	LOAD	FLMAX	_	-	_		_	-	18(SEXT)
17 Zero	В	-	В	E, A1, 2, 3, 4	LOVD	FLZERO	· 🕳 ·	_ '	I _	! _	HALT	-	1 17
18 SEXT	В	MACØH	-	A3,4	LOAD	-	-		DPinA3	- ·	_	-	15(NHLT)
19	-	-	-	-	-	-	_	-	-	-	-	- 1	-
1A DIV	A-B	MDØH	-	_ 1	LEFT	M/DENB	-	-	-	-	DIV	-	1B
1B	В	-	-	A1.2.3.4	LOAD	BENB	-	-		-	-	-	11 (NORM)
1 CADCNT	-	-	B	E, B, A1234	RIGHT	-	EBENB	_ .	Pick SET	ETB	-	2	10
1D SHFT	-	-	-		RIGHT	· _	-	-	1 -	_	SHIFT	-	1E
1E	A+B	FSUB	A+B	E, A1.2.3.4	LOAD	BENB	1	-	1 -	-	_	-	11(NORM)
lF zero	В	-		A1.2.3.4	LOAD	-		Pick ENB	- 1	-	-	-	1E
	1	I .							1 · · ·			1	1
	i		1. A 1.						ł				
						- 1		1	•		•	•	,

1

¢,

•

•

...

FLDD and A/Q load FPAC flow chart





D-3





D-5





D-7



10.00




)-10



D-11







Function	Start Addr
FADD	0
FSUB	20 ₁₆
FMPY	1 1 1
FDIV	2
FLDD	3
LDWD1	4
LDWD2	5
LDWD3	6
FCOM	7
FIXF	8
FLOF	9
struction contain next instruction	S
	· ·





A

D-16

MASTER CONTROL MICRO-CODE AND FLOW CHARTS

•••)	1		konn		i 1			•	Im 1		1	r	····						en			SX F - 1 X
ioc	LADEL	DSA	••	CLR	BENB	1/P	ALNI	<u></u>	ΙΟΛΟ	CLK	<u>CI</u>	<u>s</u>	INDX	BUFFER	GRP1	FSR	FPII	CTRL	WAIT	INH	EXEC	COND	
ò	RSTRT	-		-	. .	! -	1 .	0	TARL	1	-	1	-	RSSAR	-	SETA	-	-	-	-	-	-	1
2	STOP	- PD SCNI		-	-	1	-	-	-	2	-	-	-	WFPAC1	FSRRD	-	-	-	ī	-	-	-	L F
	NXT				1	;		,	-	ī	•		-	TERACI	CLK	SEIN	-	-			-	-	E •
•	R2	RD, SHLI		-	-		•	- 1 - ,	!	- !	-	•		I PPACI		DBLA	-	-		-	-	-	5
5	RJ	RD, SHLI		-	-			1	-	<u>,</u> 1	-	. . .	-	i	CLK			-	-	-	-	-	6
67	R-1 R5	RD, SHLT		-	-	-	1	1	PCRL	1	ī	1		- -	-	-	-	-	-	- 1	-	-	8
. 8	R6	RD, SHLT	r, cc	-	-	-	1	1	-	-	-		-	-	-	-	1,2.3	-	-	-	-		9
9. A	R7 R8	RD, SILL	r, cc	-	-	-	1	1	-	-	-	1	-	-		-	CLK2 CLK3	FSTART	-		-	 -	B
В	R9	- .		-	-	-	-	-	- - 1 -	-	-	-	-	REPACI	CLK	A		-	-	-	-	- :	c
С	R10	-		-	-	-	-	-		Γ	-		-	-	. –	-	-	INH	-	-	NXT	ACTV	с -
D	R11	-			-	-	-	-	-	-	-	-	•	-	-			-	-	-	HALT	-	£
E	F2	-		-	-	-	-	-	•	1	-	-	-	!	-	-		-	-	-	NXT	-	-
F	S2	-		-	-	-	1	0	TARL	1 i	-	1	•	RSSAR	: - I	SET A&P	-	-	-	-	-	F	10
10 11	S3 S4	WR, SHLT WR, SHLT	r,cc r,cc	'- -	-	-	1 1	1 1	-	Ę	-	1	-	RFPAC1	CCR	-	. –	-	-	-	-	!	11 12
12	\$ 5	WR, SHLT	r, cc	-	: 1	่ 1	1	1		-	: -	1	-	-	RD ADATA	-	-	-	-	-	-	_	13
13 14	S6 S7	WR, SHLT WR, SHLT	r,cc r,cc	-	+1 ;-	0	1 1	1	-	E	-	1	-		ADATA	-	DOUT1	- ·	-	-	-	-	14 15
15 16	S8 S9	WR, SHLT WRITE	r,c c	! - !-	-	-	1 1	1 1	1	ŗ	-	1	-	-	=	. - . - .	DOUT2	-	-	-	-	-	16 D
17 18	STRI STI2	RD, SHLT WRITE	r, re	L -	1	0 1	ī	ī	TARL	1	1	ī	-	: -	- ADATA	-	i-	-	-	-	EXEC	-	18 -
19	FCON	-		1	-	-	-		-	F	_	-		-	_		-	FSTART	1	-	NXT EXEC	-	-
14	FIXF	RD, SHLI	r, RE	L -	1	0	-	!_	TARL	1	1	-	_	-	_	_	_	-	-	-	NXT	-	1B
1B 1C	FXF2 FXF3	READ		 _	1	1	1 -	1	-	F	-	-	-	WRPAC2 RFPAC2	- i -		- CLK	- FSTART	- 1	-	- EXEC	-	1C -
10	FEND	1		1	۱_	i_`	-	!	۱ <u> </u>	L	!	i _	· _	ł	-	SETF	1,2,3	·_ ·	1	-	NXT HALT	-	E
15	CHIM	_		1	-	-	-	-	-	L	-	'. _	-	-	CHMD	CLRA	-	-	-	-	EXEC	-	-
18	NIDY	_		<u>,</u>		_	_	-	_	1	-	-	-	1 1 - 1	IRCLR		_	. .	-	-	NXT EXEC	-	-
20	ANDE	RD SHL	r RF		1	0	_	-	TARI.	1	1	•	-	_	-	i	ł_		-	-	NXT	-	21
21	A2 FLOE	RD, SHLT	r,cc	-	ī	i	1	1	1	Ē	Ē	1	1	WFPAC1	i -	- i -		- FSTART	ī	-	-		38 38
23	FLF3	WRITE		F	1	1	ī	1	-	F	-	-	 - ·	-	-	-	DOUT2	-	1	-	EXEC		-
24	FSUB	RD, SHLT	, RE	L -	1	0	-	-	TARL	1	1	-	-		-	!_	-	- :	-	-	-		21
45 26	A3 A4	READ	,	. – Г	1	1	1	1	-	F	-	-	1	WFPAC2 WFPAC2	-	-	-	-	-	1	-	SP	26 27
21	A5 A6	-		.	[-	-	-	-	Γ		-	-	RFPAC1	:		CLK 1,2,3	-	1	-	· -	-	28
29	A7	-		F	-	-	-	-	-	F	_	-	-	REPAC2	-	-	CLK2 CLK3	FSTART	-	ī	EXEC	-	-
2A	ADDI	RD, SHLT	r, re	L -	1	- 1	-	-	TARL	ի	1	-	_	-	-	-	-	-	-	-	NXT	-	2B
4D 20	AUIZ	RLAU		Ţ		± .	T	1	IRCU	Ţ	-			i -	i	-	-	- :	-	-	NXT	-	-
2D	INX2	READ	, RE	Γ	 	-	ī	ī	IRCL	;1 K-	-	ŢĪ	-		-	_	-	-	-	-	EXEC	-	2D -
2E	FLST	RD, REL		-	1	-	-		TARL	1	่า	-	-		-	-	-	-	-	-	NXT	-	2F
2F 30	FST2 FST3	WR, SHLT	r, CC r, CC	-	1	1	1		-	F	-	-	1	-	-	-	DOUT1 DOUT2	- ·	1	ĩ	EXEC	-	30 31
				1			_		Ì			Ì				l					NXT	P	
31	FST4	WRITE		-	1	· 1	1	1	-	F	-	-	1	-	-	-	DOUT3		-	-	EXEC	-	-
32	SPEC	•		1	F	-	-	-	i -	F	-	-	-	-	i -	-		SPEC	-	-	EXEC NXT	-	-
33 34	BRI BRI2	-		ĩ	ĥ	-	-	=	- -	F	ī	1	=	,= `	-	1	-	TRUE	-	-	EXEC	- CO::D	34 34
35	CACS	RD, SHLT	, RE	L -	1	-	-	-	PCRL		1	-	-	-	-	-	-	INH .	-	-	NXT	ENB -	3
36 37	BRA BRA2	-		1.	5	-	-	-	-		ī	-	-	1-	-	=	-	TRUE	1	-	- EXEC	- co::p	37 31
38	FLF2	RD, REL		-	1	-	-	-	TARL	1	1	-	_	-	-	-	-	INH -	-	-	NXT	LNB .=	23
	ال. مسل				- 1	Å		÷			-					-		1.					



FLDD, FADD, FSUB, FMPY, FDIV













Master Control Flowcharts











LCC 1F









Next Op Code





M. C. Flow Charts Fetch Op Word/Cold Start











A







M. C. Flow Charts



•

1. C. Flow Charts







Start Address	Function
CØ	RESTART
01	LL%D1
41	LD%D2
81	LD%D3
C2	STCP
C3	COLD START





E-2'






MANUAL I	TITLE <u>C</u>	DC [®] Hardware Floating-	Point Unit Hardware Referenc	e Manual
PUBLICAT	ion no.	88951000	REVISION02	
FROM	NAME: BUSINESS ADDRESS:			
COMMENT	S: This form welcomed general co applies.	is not intended to be used as by Control Data Corporation mments may be made below.	an order blank. Your evaluation of Any errors, suggested additions Please include page number to wi	f this manual will or deletions, or nich your commen
			· · ·	
			· ·	
		· · ·		



STAPLE