# CYBER 18/1700 MSOS ANALYSIS

Seminar Number QA4020 Volume 1 Seminars designed to help improve performance and productivity. APPLICATIONS & SOFTWARE EDUCATION

**GD** CONTROL DATA

SEMINAR DIVISION



## COURSE NO. QA4020-1 CYBER 18/1700 MSOS ANALYSIS

## STUDENT HANDOUT VOLUME 1

### **REVISION B**

For Training Purposes Only Control Data Corporation

#### PROPRIETARY NOTICE

The ideas and designs set forth in this document are the property of Control Data Corporation and are not to be disseminated, distributed, or otherwise conveyed to third persons without the express written permission of Control Data Corporation.

	R	EVISION RECORD	
REVISION	· · · · · · · · · · · · · · · · · · ·	DESCRIPTION	
A		· · · · · · · · · · · · · · · · · · ·	
(11-22-78)	Manual Release		
В			
(02-01-79)	Update Manual		an a
С		· · ·	
(06-05-80)	Update Manual		
			and a second second Second second
		en de la companya de	nan ar an
		i de la composición d	
		· · ·	ی این این این این این این این این این ای
	······		An an in the second
	· · · · · · · · · · · · · · · · · · ·		an a
	······································		
			ana ao amin'ny tanàna mandritry mandritry amin'ny tanàna mandritry amin'ny tanàna mandritry amin'ny tanàna mand Jeografia
		······································	
			42.5004
			ar ar hersen og som en som Som en som en
· · · · · · · · · · · · · · · · · · ·		······································	-n
Publication No.		·	an a
QA4020-1			

REVISION LETTERS I, O, Q AND X ARE NOT USED CYBER 18/1700 MSOS ANALYSIS

1978, 1979, 1980, 1982 ©COPYRIGHT CONTROL DATA CORPORATION 1982 All Rights Reserved Address comments concerning this manual to:

CONTROL DATA CORPORATION National Coordinator 5001 West 80th Street Bloomington, Minnesota 55437 Attn: Curtis Vicha

or use Comment Sheet in the back of this manual.

## CYBER 18 MSOS ANALYSIS STUDENT HANDOUT GENERAL CONTENTS

SECTION		PAGE
GENERAL DESCRIPT	ION	v
RESOURCE DATA		vii
COURSE CHART		viii
COURSE OUTLINE		ix
LESSON GUIDES		
Lesson 1	Introduction to Mass Storage Operating System Version 5 (MSOS 5)	1-1
Lesson 2	CYBER 18 Hardware	2 <del>-</del> 1
Lesson 3	Software Overview	3 - 1
Lesson 4	System Flow	4-1
Lesson 5	Scheduler	5-1
Lesson 6	Introduction to System I/O	6-1
Lesson 7	Drivers	7-1
Lesson 8	Memory Allocation	8-1
Lesson 9	Volatile Storage	9-1
Lesson 10	Timer Package	10-1
Lesson 11	Loader Tables	11-1
Lesson 12	Debugging	12-1
Lesson 13	Introduction to Job Processor	13- <u>1</u>

MSOS TEST

#### GENERAL DESCRIPTION

COURSE TITLE: CYBER 18 MSOS Analysis

COURSE NUMBER: QA4020

COURSE LENGTH: 5 days

#### DESCRIPTION:

This course is designed to provide the system programmer with an in-depth study of the MSOS Operating System. The subject matter includes system initialization routines, SYSDAT, system flow, monitor, I/O routines and loader tables. The operating system will be studied at the flowchart and code level.

#### PREREQUISITES:

Satisfactory completion of Assembly Language (QA3060) and Advanced Coding (QB4030).

#### **OBJECTIVES:**

Upon successful completion of this course the student should have achieved the following:

- 1. Gained a familiarity with the resource material available to the system analyst.
- 2. Learned the terminology used in the listings and manuals about MSOS.
- 3. Understanding of the system flow and use of the major system tables.
- 4. Understand the basic components of a driver and understand the system provided subroutines for drivers (FNR, MAKQ, COMPRQ, ALTDEV).
- 5. Be able to describe the function of the major request processors (Scheduler, RW, SPACE).
  - 6. Be able to describe Interrupt Processing.
  - 7. Be able to study system listings.
  - 8. Know how to find important system information in a dump of memory and mass memory.

NOTE TO STUDENTS

The purpose of this Student Guide is, first, to be a teaching aid and, secondly, to supply information that is not included in the other manuals given out in the class. Therefore, when a subject is in another manual, a reference will be made to that material and it will not be duplicated here.

We welcome your comments on the Student Guide. We would appreciate examples charts or flow charts that you feel might improve the Student Guide.

Please send all such suggestions to:

Education Services ASE, MNA02B Control Data Corporation P.O. Box O Minneapolis, Minnesota 55440

#### STUDENT MATERIALS:

CYBER 18 MSOS Analysis Student Handout		
VOLUME 1 Student Handout		
VOLUME 2 Listings		
VOLUME 3 Glossary	QA4020-1	
CYBER 18 MSOS Analysis Study Dump	QA4020-3	
MSOS Version 5 Reference Manual	96769400	
MSOS Version 5 Instant	96769430	
MSOS Version 5 Diagnostic Handbook	96769450	
MSOS Version 5 File Manager Reference Manual	39520600	
Software Peripheral Drivers Reference Manual	96769390	

COURSE CHART MSOS ANALYSIS

HOUR DAY 1 DAY 2 DAY 3 DAY DAY 5 4 INTRODUCTION SYSTEM FLOW -TO MASS STORAGE £ **OPERATING SYSTEM** LOADER VERSION 5 ANALYSIS SCHEDULER DRIVER COMMON TABLES INTERRUPT HANDLER 🗸 2 CYBER 18 HARDWARE INTRODUCTION / DEBUGGING/ TO SYSTEM I/O 3 TRACING PROCEDURES DISPATCHER TABLES MEMORY ALLOCATION READ/WRITE 4 REQUEST JOB PROCESSOR PROCESSOR CYBER 18 SOFTWARE **OVERVIEW** 5 VOLATILE REQUEST ' STORAGE DRIVERS V ENTRY/ EXIT REVIEW 6 TIMER PACKAGE

.

 $\bigcirc$ 

COURSE OUTLINE MSOS ANALYSIS

- I. Introduction to CYBER 18 Mass Storage Operating System Version 5 (MSOS 5)
  - A. Overview of MSOS 5
  - B. Introduction to MSOS 5 Analysis
    - 1. Materials available on MSOS
    - 2. Class introduction
    - 3. Overview of outline
- II. CYBER 18 Hardware
  - A. CYBER 18 Configurations
    - 1. CYBER 18-10M Computer System
    - 2. CYBER 18-20 Processor
    - 3. CYBER 18 Cartridge Drive
  - B. Example Configuration
    - 1. CYBER 18 Features (MACRO)
    - 2. Memory word
  - C. Input/Output Instructions
    - 1. Return from INP or OUT
    - 2. Disk addressing
  - D. Panel Mode Operation
    - 1. Function Control Register
    - 2. FCR Table

#### III. Software Overview

- A. Terms and Concepts
  - 1. Compile, load, execute process
  - 2. Types of programs
  - 3. Background/foreground
- B. Priority Structure
  - 1. Priority scheme
  - 2. Interrupts
  - 3. Priority level

(1 hr.)

(4 hrs.)

(1 hr.)

- C. Queues for CP Usage
  - 1. Interrupt Stack
  - 2. Scheduler's Queue
- D. The Libraries
  - 1. Program Library
  - 2. System Library
  - 3. LIBEDT
- E. System Initialization
- IV. System Flow
  - A. Common Interrupt Handler
    - 1. Interrupt trap
    - 2. Changing priority
  - B. Dispatcher
    - 1. Scheduler's queue
  - C. Request entry/exit
    - 1. Indirect request
    - 2. MONI
- V. Scheduler
  - A. System Directory Call
  - B. Pseudo Interrupt
- VI. Introduction to System I/O
  - A. System Standard Logical Units
  - B. Physical Device Tables
    - 1. PHYSTAB
    - 2. LOG 1A
    - 3. LOG 2
    - 4. LOG 1
  - C. Read/Write Request Format

(6 hrs.)

(2 hrs.)

(2 hrs.)

	VII.	Dri	vers	(4 hrs.)
		Α.	Driver Review	
		в.	Initiator	
		c.	Continuator	
		D.	Error Section	
		E.	Common Subroutines for all Drivers	
	VIII.	Me	mory Allocation	(2 hrs.)
		Α.	Core Allocator	
		в.	Space Driver (SPACDR)	
		c.	Request for Space	
		D.	RELEAS Request	
		E.	SPACE Request Processor	
		F.	SUBCOR	
	IX.	Vol	atile Storage	(1 hr.)
•	х.	TIN	1ER Package	(1 hr.)
		Α.	TIMER Requests	•
		в.	TIMER	
		c.	DIAGNOSTIC TIMER	
	XI.	LO	ADER Tables	(1-1/2 hrs.)
		Α.	LOADER Functions	·
		в.	Background Program Layout	
		C.	LOADER Blocks	
		D.	Example Program	

### COURSE OUTLINE (Continued)

XII.	Debugging/Tracing Procedures	(1-1/2 hrs.)
XIII.	Introduction to Job Processor	(1-1/2 hrs.)
XIV.	MSOS Test and Review	(1-1/2 hrs.)

#### LESSON GUIDE 1

#### INTRODUCTION TO MASS STORAGE OPERATING SYSTEM VERSION 5 (MSOS 5)

#### **LESSON PREVIEW:**

This lesson is a general introduction to the study of MSOS. The student will be introduced to the resources needed by the systems analysts to maintain the system such as SIMs, PSRs, Data Sheets, etc. The objective and course outline will be gone over so that everyone is aware of the purpose and scope of course.

#### **REFERENCES:**

MSOS RM pv/vi

#### TRAINING AIDS:

Background Material

Visuals VI-1 through VI-12

PROJECTS:


Study questions -1

#### **OBJECTIVES:**

At the completion of this lesson, the student will be able to:

- 1. Know where to find information about the Operating System.
- 2. Know where to go to get assistance.
- 3. Know how to submit a PSR and how to find out if the problem exists in other places.
- 4. Gain an understanding of the objectives and scope of this class.

#### EXAMPLE OF DATA SHEET



The CONTROL DATA CYBER 18 Mass Storage Operating System Version 5 (MSOS 5) is a multiprogramming system designed to support a variety of applications requiring dedicated system utilization, batch processing, and program checkout features in a real-time environment.

MSOS 5 regulates all multiprogramming on the basis of priority level assigned to a particular operation, whether the operation is program execution or input/output. The system queues for input/output data transmission and program execution by priority level, with no restriction on the number of requests which may be queued at a given time. The program selected for execution is the one with the highest priority level. It remains in execution until completed unless a higher priority level program is scheduled. The lower priority level is then suspended until the higher priority interrupt program is completed.

Sixteen hardware interrupts are used to maximize input/ output efficiency and to allow concurrent input/output and computation.

The program protect feature of the hardware is used to segregate central memory into two functional entities – protected memory and unprotected memory.

Protected memory (the foreground) is reserved for executing the operating monitor and any user's real-time high priority application programs. Unprotected memory (the background) is used for execution of batch job processing and program checkout. MSOS 5 can swap (move) the contents of unprotected memory to mass storage, and make the area protected memory for use by foreground programs. MSOS 5 is extremely modular in design and provides the user considerable flexibility to perform system modification and update.

The MSOS 5 System features the following main capabilities:

 MONITOR—The real-time executive for MSOS 5. The monitor is the interface to other programs and systems resources on a priority basis. It is modular and parameters can be set for a variety of hardware and software configurations.

The monitor contains request processors for the following: //O-READ/WRITE/FREAD/FWRITE/MOTION

Program Scheduling – SCHDLE/SYSCHD

Time Delays-TIMER/TIMPT1

Memory Allocation - SPACE/RELEAS/PTNCOR

Enable/Disable Scheduling Mass Memory Programs – DISCHD/ENSCHD

Background Requests – STATUS/CORE/EXIT/GTFILE/ LOADER

- JOB PROCESSOR—Responsible for monitoring background programs running in unprotected memory. Interface is provided for batch stream, unattended jobs or for interactive, operator-controlled jobs. The job processor controls compilers, MACRO assembler, and numerous background utility functions.
- FILE MANAGER—General purpose file management package. It creates and maintains both sequential and indexed files. It offers sequential, indexed, and direct methods of record retrieval, as well as variations of

these. The file manager may be used by protected and unprotected programs.

SOFTWARE PRODUCT SET

FORTRAN 3A/B AUTRAN 3 TIMESHARE 3 IMPORT GRAPHICS RPG II FILE MANAGER MAGNETIC TAPE UTILITIES PROCESSOR I/O DRIVERS

MINIMUM HARDWARE REQUIREMENTS

CDC® CYBER 18 Computer with 16,000 words main memory for MSOS 5

Console device (teletype, CRT)

Input device (paper tape, cards, magnetic tape) Output device (paper tape, cards, magnetic tape) Minimum 512,000 words mass storage for MSOS 5

Specifications are subject to change without notice

CONTROL DATA SALES OFFICES ARE LOCATED IN PRINCIPAL CITIES THROUGHOUT THE WORLD DATA SYSTEMS MARKETING BOX 0, MINNEAPOLIS, MINNESOTA 55440 TELEPHONE: (612) 853-5195 TWX: 910-576-2978

201,321 LITHO IN U.S.A. 7/76

1

MO. DAY YEAR	REFERENCE NO (SUBMITTER)	INSTALLATION		YSTEMS E REC. BY PSR COORD		NUMBER
[	· · · · ·					
R O Customer Name			<u>.</u>	Customer F	Phone (include Area o	r Country
M Customer Address					and City Code	s)
Control Data Contact N			Canada	Data Location (Code)	<u> </u>	Control Data Contact
			Control			Signature
COMPUTER	OPERATING SYSTEM	(actually used)				
	Name	·····				
	Version	PS	R Code-Level			
	Product Number					
Hes ish me on a	PRODUCT being reports	ed on (give full name, a	s COBOL 5 under	NOS1).		
Has job run on a previous level?	Name					INFO
Yes Level	Version		PSR Code Le	evet		.
NO	Product Number	· · · · · · · · · · · · ·				For critical PSRs be sure to follow procedures noted on the reverse side
	Has CEM service been for this product?	contracted	YE	S 🔲 NO 🗌		of this form.
ING			Card Deck	SUPPORT MATERIALS	Other	
<ul> <li>1. Error (Support Ma</li> <li>2. Suggestion for Im</li> <li>3. Request for Softw</li> </ul>	proved Efficiency (SIE)	1 1	Listing Data Tape	Suggested Fix (Ca		
SUGGEST	TED PROBLEM DESCRIPT	FION (Limit of 70 Chi	aracters Including	Embedded Blanks (132	characters for 3000	DL)) - BE CONCISE
						•
						•
						· ·
		·				· •
						· ·
						· •
						· •
					•	
		•	•		•	· · · · · · · · · · · · · · · · · · ·
		•				· • •
		•			•	
		•				
		•	•		· · · · · · · · · · · · · · · · · · ·	
		•			•	
		•				
		•				
		•				
		• •			•	

(V1-3)

.

INSTRUCTIONS FOR FILLING OUT THIS PROGRAMMING SYSTEM REPORT (PSR) FORM - ONLY ONE PROBLEM PER FORM

A PSR form should be used to report any of three types of inquires to CONTROL DATA CORPORATION in regard to standard software products.

- Type 1 An error inquiry: the software does not work according to the published reference manual(s).
- Type 2 A suggestion for improved efficiency (SIE); suggested change which does not affect the external features of the product; i.e., shorter or faster code.
- Type 3 Request for Software Modification (RSM): a request for a change in the way the software product works which will require user adjustments and a change in the reference manual(s).

THE FORM MUST BE TYPED (IF NOT, IT WILL BE REJECTED).

Please complete the form according to the following instructions:

- 1. Enter date submitted/mailed to Control Data.
- Enter submitter reference number any combination of six characters. Use of this field is optional; if not filled in, CDC PSR Coordination will
  use the metered number on the form as the submitter reference number.
- 3. Enter four-character customer Installation Code (VIM, FOCUS, ECODU or other user-group code) or, for Control Data installations, an abbreviated Facility Code.
- 4. Do not type in the DATE REC. BY PSR COORD, or CDC PSR NUMBER blocks.
- 5. Enter appropriate customer and Control Data name, address and telephone number information. The form should be signed by the local Control Data representative.
- 6. Enter Computer number, operating system and product identification. For example, computer number could be: CYBER 173, S/N 614.
- 7. Check the appropriate Submitter Priority of this inquiry (see descriptions below for guidelines concerning priority). There is no commitment that Control Data will assign the same priority to the problem; however, gross disparity between priorities will be questioned.
  - Critical (CRITICAL PSR PROCEDURES MUST BE FOLLOWED). Use for system down; frequent (more than 1 per day) system crashes; major projects stalled through software problems, etc. Remember, this is your estimation of problem criticality – to get CDC to handle the problem as critical, it is necessary that established critical PSR procedures be followed, e.g., for CDC CYBER 70/170 the local CDC representative must agree regarding criticality and then must TWX/Telex PSD Field Support (who then get Central Support to accept or reject the critical request). For 3000L systems, contact the 3000L PSR Coordinator.
  - Urgent Regular system crashes (more than 1 per week); substantial user difficulties. High probability of serious problems (such as bugs in error recoveries, etc.).
  - Serious Problems that definitely need to be fixed at once, but for some reason are below Urgent or Critical. For example, a PSR belongs in this category if the problem can be circumvented, if a local or temporary fix is available, or if it is an urgent problem that only occurs rarely or under unusual circumstances.
  - Minor Inconsistencies or irregularities that need to be corrected in the system (Minor refers only to the urgency). Items of inconvenience or of minor or primarily local consequence should preferably be in this category.

Information Errors in comments, coding techniques, and documentation; nonconformity to standards

- Many problems may seem Critical or Urgent. Therefore the following tests may be helpful in classification of the problem:
  - If you will wait for a full test of the corrective code (a corrective code release) rather than implement an uncertified response, the problem
    is less than Critical and should probably be Serious rather than Urgent.
  - If you will continue to tolerate a problem rather than quickly generate a new system after tested corrective code is available, the priority should be Minor or Information.
  - If your distribution of PSRs by category places more than 10% to 15% in the critical and urgent categories, you should re-examine your use of these priorities.

8. Check the Type of Inquiry being submitted. (Refer to the first paragraph of this page for determination of proper Type.)

- 9. Check the type of support materials being submitted with the inquiry. More complete supporting materials will facilitate our isolating the cause of the problem when feasible/appropriate, please include a system dump tape (core dumps) as part of the materials.
- Enter a concise description of the problem which may be used in the PSR index. Since this suggested index entry may be used by others in locating previously reported problems, it is important that the description be accurate and specific. The entry is limited to 70 characters, including embedded blanks (132 characters for 3000L).
- 11. Please type the inquiry description starting at the top of the form so that we will have the maximum amount of space available for answering the inquiry. A complete description of the problem and related symptoms should be entered to facilitate location and correction thereof. If available/appropriate, we encourage suggested corrective code be submitted as a card deck. (For more than 20 lines of code.) When this is done, we will list the cards and publish them as part of the inquiry.
- 12. In order to resubmit any PSR for further consideration, please place the following in the Suggested Problem Description area: "This PSR is a resubmittal of PSR ABCXXXX". Please restate the problem and your reason for resubmittal.

Submit all copies of the form to Control Data's local representative, who will sign the PSR and submit it to the appropriate location:

CDC CYBER 70/170 PSR COORDINATION 215 MOFFETT PARK DRIVE SUNNYVALE, CALIFORNIA 94086 3000L SYSTEMS PSR COORDINATION, ARH280 4201 LEXINGTON AVENUE NORTH ST. PAUL, MINNESOTA 55112 SYSTEM 17/1700 PSR COORDINATION 4455 EASTGATE MALL LA JOLLA, CALIFORNIA 92037

#### EXAMPLE

## CYBER 18 PROGRAMMING SYSTEM REPORT

AUGUST 31, 1978

**@** 1978 Control Data Corporation

## SUMMARY

#### 735

SE CŢION		-	51	PAGES
SECTION	II	-	5	PAGES
SECTION	III	-	60	PAGES
SECTION		-	0	PAGES
SECTION	V	-	Ь	PAGES

## **GD** CONTROL DATA CORPORATION

000001

- Ì

TABLE OF CONTENTS

SUMMARY LEVEL 132

### SECTION I

PAGE NO.	PSR NO.	OPERATING SYSTEM	PRODUCT/PROGRAM
M202 4			
3-1	5459	NZ02 4.2	THINT
2 2021			
1-2	5455	D.2 202M	S CMM
1-3	5466	D-2 202M	ILOAD
3-4	5467	M 202 5.0	DTIMER
1-5	5468	M202 5.0	ODEBUG
1-6	5477	M202 202M	SCMM
1-7	5481	M202 5.0	IOUPV4
	5485	M202 5.0	IOUPV4
1-9 1-10	5486 5488	D-2 202M D-2 202M	IOUPV4
1-11	5497	0.02 5-0	IOUP Edtlp
1-12	5498	n202 3.0	SYSCOP
1-13	5517	m 202 3-0	EESORT
1-14	5521	M 202 5.0	DTIMER
		t .	
2011	F11 F1		
1-15	5456	ITOS 1.2/2.0	
1-16 1-17	5460 5462	1.5	UTIL
1-18	5476	2.1 20TI	BATC DSORT
1-19	5492	IT05 1-2	EDITOR
1-20	5494	ITOS 1-2	EPTIVR
1-21	5499	1.2 I.2	CHARE?
1-22	5518	ITOS 1.2	TADZY
1-23	5520	1102 J.2	UTIL
1-24	5522	5.1 20TI	UTIL
1-25	5 523	<b>1.5</b>	UTIL
7-5P	5 524	I102 7.5	UTIL
1-27	5525	2.1 20TI	TSLOG
7-59	5526	IL02 7.5	BATCH DRIVER
1-29 1-30	5527 5529	1102 J.5	DSORT
RPGII			
1-31	5484	1102 7.5	RPGII
1-32	5490	ITOS 3.2	RPGII
1-33	55 30	IT03 1.2	RPGII 2.0
• · · ·			
			~
			0000


1-7

07     26     78     Trinol     FCL     7/22/78     5467       *     Charles L. Kytrza     3333 Michelam Dr., Irvine, D. Subr     Charles L. Kytrza     3333 Michelam Dr., Irvine, D. Subr       *     Kith Weber     LIDOFS     Control South New     Control South New       Control South New     Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       Control South New     Control South New     Control South New       State South New     Control South New     Control South New       Control South New     Co	Ra		ER	SUBMI		~ ~	LLATIO DDF				COORD.		C PER NUM	130	2-/-	4
Curdent est         Curdent est <thcurdent est<="" th=""> <thcurdent est<="" th=""></thcurdent></thcurdent>	07	7 26 7	8	PCL	<u>01</u>	1 70	L		2	27/7		<u> </u>	546	·		
B       Customer Norma       Customer Name	F	Char	les I	. Hear	re	٦		(tchale	on Dr	. 1-	rine. (	A 927	30 (714	) 975_9	5311	
Latth Weber         LJLOPS         Difference           Convertients         Dermond Desa Lestenti (Cobil Convertients         Dermond Desa Lestenti (Cobil (Deck Nemes) FRO COS LEVE         NUMENTATION ENTRONE           CONVERTER         OPERATING SYSTEM         MEDUCIF/#OCHAM         SUBMITTOR FROME         Defmining Strength (Cobil (Deck Nemes) DITIDER 5.0.1         Users (Cobil (Deck Nemes) DITIDER 5.0.1         Users (Cobil (Deck Nemes) DITIDER 5.0.1         Users (Cobil (Deck Nemes) Dition (Cobil (Deck																
ConvolDes Concert Server Serve	-	Keit	h Web	er				เมา	.OPS			1	in-11	11/16		
Cyber       NAME VERSION-PR COOL LEVEL       Check Name) DTDNER 5.0       Check Name) DTDNER 5.0         INCURATIVE       Suffort MATERIALS       Check Name) DTDNER 5.0       Check Name) DTDNER 5.0         INCURATIVE       Suffort MATERIALS       Check Name) DTDNER 5.0       France Strend Str	~	Control Da	ta Conta	ct Name		<u> </u>	noi Det	a Location	(Code)			Contr	ol Deta Cont	act Signatu	18	
-18/10N MSOS 5.0 126 (Deck Name) DTDEE 5.0 INCULAR TYPE INCULAR TYPE INCULAR TYPE INCULAR TYPE INCULAR DECREMENTATION INTERNATIONAL INTER	Ċ	OMPUTER		OPER	ATING SY	STEM	. I		PRO	DUCT/PR	OGRAM			the second s		Y
Liferon Mounty Type Liferon Mounty Type 2 Support of Software Molecular Ended 3 Requeries for Software Molecular Ended 3 Requeries for Software Molecular Ended Subject of Software Molecular Molecular Ended Module "FIFER" does not best for and of Derrad Ended Back 102 devector for 2000L - BE CONCISE Module "FIFER" does not best for and of Derrad Ended Back 102 devector for 2000L - BE CONCISE Module "FIFER" does not best for and of Derrad Ended Back 102 devector for 2000L - BE CONCISE Module "FIFER" does not best for and of Derrad Ended Back 102 devector for 2000L - BE CONCISE Module "FIFER" does not best for and of Derrad Ended Back 102 devector for 2000L - BE CONCISE Module "FIFER" does not best for and of Derrad Ended Ended Ended Ended Ended Ended Back 102 devector for 2000L - BE CONCISE Module "FIFER" does not best for and of Derrad Ended Ended Ended Ended Ended Back 102 devector for any negative value rather than on the specific value \$FFFFF as specified. This causes a problem when the PHYSDT resides above \$8,000.						ODE LEV						EVEL				
SUPOT MATERIALS 1 true induced induced 1 true induced induced induced 1 true induced induced induced 1 true induced induced induced induced 1 true induced induced induce	-]	L8/10M	the second second					(Deck N	-		_				🗆 İn	<sup>to.</sup>
A recourt or Sorview Medification (RSMI ] Deu Tee D Typeou Deu Tee D Typeou Module "DTIMER" does not rest for and of DONTAB table properly. The DTIMER module terminate processing of "DONTAB" on <u>any</u> negative value rather than on the specific value \$TTTT as specified. This causes a problem when the PHYSDT resides above \$8,000.  T Reference of the specified of the			1	VRIUDA	TYPE			(7 <b>5</b>					- 1	·····		
SUGGESTED FROBLEM DESCRIPTION LIMIT of 70 Charactern including Ernbedded Banks (132 charactern for 300LD) - BE CONCISE Module "DTIMER" does not test for end of DGNTAB table properly. The DTIMER module terminate processing of "DGNTAB" on any negative value rather than on the specific value \$FFFFF as specified. This causes a problem when the PHYSDT resides above \$8,000.								🗋 Lintin	- (	C. C	- E.v. (Car	rdé)	1 1	ollow proce	dures noted	d on
Module "DTIMER" does not test for end of DGWTAB table properly	6110														de of this f	orm.
The DTIMER module terminate processing of "DCHTAB" on <u>soy</u> negative value rather than on the specific value \$FFFF as specified. This causes a problem when the PHYSDI resides above \$8,000.														CONCISE		
the specific value \$FFFFF as specified. This causes a problem when the PHYSDT resides above \$8,000.	<del>تن</del> بد								<u></u>		Proper					
the specific value \$FFFFF as specified. This causes a problem when the PHYSDT resides above \$8,000.	T1	e DTIME	R mod	ule to	erminat	a proc	essir	ng of "	DGNT/	B" on		egative	value	rather	than o	m ()
above \$8,000.											<u> </u>					
above \$8,000.	th	ne speci	fic v	alue	STFFF (	as spec	ified	i. Thi	s cau		proble	m when	the PH	YSDT re	esides	1_
above \$8,000. E V P E R I N S T U C T I N S T U C T I N S T S S S S S S S S S S S S S						-					-					
INGU-RY PER INSTRUCT-ONS ON REVERSE S-D	at	ove \$8,	000.													
NOU-RY PER INSTRUCT-ONS ON REVERSE S-D												c.				E
CU-RY FUR INSTRUCTIONS ON RUVURSU SID	İ															1.
U-RY FUR INSTRUCTIONS ON RUVURSU SID																
FRY FUR INSTRUCT-ONS ON RUVURSU S-D																
Y PER INSTRUCTIONS ON REVERSE S-D																11
PER INSTRUCTIONS ON REVERSE SID																
R INSTRUCTIONS ON REVERSE SID							·									l Y
R INSTRUCTIONS ON REVERSE SID																•
INSTRUCTIONS ON REVERSE SID																
S T R U C T I O N S O N R E V E R S E S I D																<b> </b> "
S T R U C T I O N S O N R E V E R S E S I D																
TRUCTIONS ON REVERSE SID																
U C T - O N S O N R E V E R S E S E S - D																Ť
CTIONS ON REVERSE SID				•												
T I O N S O N R E V E R S E S I D																
0 N S O N R E V E R S E S I D																ŢΤ
N S O N R E V E R S E S E S I D																
S O N E E R S E S I D																
N R E V E R S E S I D																S
N R E V E R S E S I D																0
E V R S E S I D																
E V R S E S I D																
V E R S E I D										,						
R S E I D		-														· V
S E I D																
s I D																s
																E
D																s
						<b>~</b> .										
																1
				÷ .												l
	ļ															

		PLYOPS	DATE REC BY PER COORD	5466
5 R			612-553-4	
O Customer Name				Include Area or Country and City Codeal
	Sitz Nomo		PLY015 Control Data Location (Code)	Control Delig Contact
COMPUTER		M (actually used)		
System 17	Nome	5.0	1 Conto-Land	
	Preduct Number			
	PRODUCT barre rec	orted on (give full name at	COSOL 5 under NOS1)	MINOP
Has job run on a provious level?		CAD		INFO
	Versen		PSR Code Level	+ For critical PSPs be
	Product Number Has CEM service be for the product?	en centracted	YES NO	noted on the reverse side of this form
	NQUIRY TYPE Matenals Enclosed) Improved Efficiency (SIE)	Ĺ	SUPPORT MATERIALS Card Deck Dump Tape Lating Suggested Fit (Cards)	C Onher
3 Request for Sol	Inware Modification (RSM)	[	Lating U Suggested Fix (Cards)     Data Tape I Typeout     racture including Embedded Blanks (132 chards)	
	<pre>#7F&amp;D to # code:</pre>		generated relocatab	
range of Suggested	<pre>#7F80 to # code: DEL/ 1 NAM ILOA: DEL/ 747. REL00 MEAN COMP: ON I</pre>	7FFF. 749 C. ADDR. GR Backward F Iler genera Ndexed Vari	generated relocatab DECK-ID DL& MSO R. OR EQ. 07F&D are RELOCATION THE FO TES SUCH RELOCATABL ABLES. LARGER BACK	le address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD
range of Suggested ILOAD H H H H H H H H H H	<pre>#7F80 to # code: DEL/ J NAM ILOA: DEL/ 747.7 REL00 MEAN COMP ON I REL00 AT N</pre>	7FFF. 749 C. ADDR. GR BACKWARD F ILER GENERA NDEXED VARI CATION MAY XWS3+2 SMAL	generated relocatab DECK-ID DL& MSO REQ: 07F&D are RELOCATION THE FO TES SUCH RELOCATABL CABLES: LARGER BACK BE OBTAINED BY MAKI	le address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD
range of Suggested	<pre>#7F&amp;D to # code: DCK/ InH DEL/ L NAM ILOA: DEL/ 747 RELOA MEAN COMPI ON II RELOA ON II RELOA SAM NXWD SUB = X#71</pre>	7FFF. 749 C. ADDR. GR Backward R Iler Genera Ndexed Vari Cation May XWS3+2 Smal 4 F&O	generated relocatab DECK-ID DL& MSO REQ: 07F&D are RELOCATION THE FO TES SUCH RELOCATABL CABLES: LARGER BACK BE OBTAINED BY MAKI	I address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD NG THE VALUE
range of Suggested ILOAD H H H H H H H H H	<pre>#7F80 to # code: DCK/ I₁H DEL/ J NAM ILOA: DEL/ 747₁ RELO4 MEAN COMP ON II REL04 AT N SAM NXWD</pre>	7FFF. 749 C. ADDR. GR Backward R Iler Genera Ndexed Vari Cation May XWS3+2 Smal 4 F&O	generated relocatab DECK-ID DL& MSO DECK-ID DL& MSO Second Second Second br>Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second	I address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD NG THE VALUE RICTLY ARBITRARY VALUES MUST
range of Suggested ILOAD H H H H H H H H H	<pre> #7F&amp;D to # # code: DCK/ I→H DEL/ J NAM ILOA: DEL/ 747→ REL04 MEAN COMP ON II REL04 AT N SAM NXWD SUB =X#74 SAM NXWD</pre>	7FFF. 749 C. ADDR. GR Backward R Iler Genera Ndexed Vari Cation May XWS3+2 Smal 4 F&O	generated relocatab DECK-ID DL& MSO DECK-ID DL& MSO Second Second Second br>Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second Second	I address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD NG THE VALUE RICTLY ARBITRARY VALUES MUST I ADDR. ARITH.
range of Suggested ILOAD H H H H H H H H H H H H	<pre> #7F&amp;D to # # code: DCK/ I→H DEL/ J NAM ILOA: DEL/ 747→ REL04 MEAN COMP ON II REL04 AT N SAM NXWD SUB =X#74 SAM NXWD</pre>	7FFF. 749 C. ADDR. GR Backward R Iler Genera Ndexed Vari Cation May XWS3+2 Smal 4 F&O	generated relocatab DECK-ID DL& MSO DECK-ID DL& MSO RELOCATION THE FO RELOCATION THE FO THES SUCH RELOCATABL ABLES. LARGER BACK BE OBTAINED BY MAKI LER THIS VALUE IS STR BIT LS OF THESE V BE SET TO CAUSE L	I address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD NG THE VALUE RICTLY ARBITRARY VALUES MUST I ADDR. ARITH.
range of Suggested ILOAD H H H H H H H H H H H H	<pre> #7F&amp;D to # # code: DCK/ I→H DEL/ J NAM ILOA: DEL/ 747→ REL04 MEAN COMP ON II REL04 AT N SAM NXWD SUB =X#74 SAM NXWD</pre>	7FFF. 749 C. ADDR. GR Backward R Iler Genera Ndexed Vari Cation May XWS3+2 Smal 4 F&O	generated relocatab DECK-ID DL& MSO DECK-ID DL& MSO RELOCATION THE FO RELOCATION THE FO THES SUCH RELOCATABL ABLES. LARGER BACK BE OBTAINED BY MAKI LER THIS VALUE IS STR BIT LS OF THESE V BE SET TO CAUSE L	I address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD NG THE VALUE RICTLY ARBITRARY VALUES MUST I ADDR. ARITH.
range of Suggested ILOAD H H H H H H H H H H	<pre> #7F&amp;D to # # code: DCK/ I→H DEL/ J NAM ILOA: DEL/ 747→ REL04 MEAN COMP ON II REL04 AT N SAM NXWD SUB =X#74 SAM NXWD</pre>	7FFF. 749 C. ADDR. GR Backward R Iler Genera Ndexed Vari Cation May XWS3+2 Smal 4 F&O	generated relocatab DECK-ID DL& MSO DECK-ID DL& MSO RELOCATION THE FO RELOCATION THE FO THES SUCH RELOCATABL ABLES. LARGER BACK BE OBTAINED BY MAKI LER THIS VALUE IS STR BIT LS OF THESE V BE SET TO CAUSE L	I address in the S 5.0 ASSUMED TO RTRAN E ADDRESSES WARD NG THE VALUE RICTLY ARBITRARY VALUES MUST I ADDR. ARITH.

۲

(V1-8)



Distribution List For CDC CYBER 18/System 17/1700 Bulletin No. 56 Page 2

Undate/Release Level

- c. DESCRIPTION is the product name shown in column 1 of the system summary table; the modules listed under the product name should not be entered on the Update Material Request form.
- d. UPDATE/RELEASE LEVEL DESIRED is found in column 3 of the system summary table under Nominal Release Level Identifier.
- e. UPDATE/RELEASE LEVEL CURRENTLY AT SITE refers to the level of release materials already being used or the latest level previously shipped to your site; this information will enable Software Manufacturing and Distribution to determine exactly what materials are needed to bring the software product up to the desired code/release level.

For example, suppose a site received a software system on 9-track tapes at the initial release level 110 and now wishes to have the latest available materials for the MSOS system and Peripheral Drivers 1B. Based on information in the system summary table, the Request for Software Product Update Materials form should show:

			- p	
Media Desired	Software Product Number	Description	Desired	Currently at Site
M9 M9	A325/A305-01 A325/A305-09	MSOS 5 Peripheral Drivers 1B	118 118	110 110

f. System type refers to the mainframe (for example, 1700, System 17, CDC CYBER 18).

g. COSY corrections are not part of the standard operating system and must be specified, if desired, for each product. If COSY corrections are desired, the customer must have the latest COSY available. The level of the latest COSY can be determined by referring to column 4 of the system summary table.

If COSY corrections are not specified, only the relocatable binary object code will be sent.

Product Name	Applicable Product Number† A325 or A305	Nominal Release Level Identifier	Latest COSY Available is at Level	New Features at Level 118	COSY Re- sequenced at Level
MSOS 5	-01	118	110	No	110
FORTRAN 3A	-02	118	102	No	102
FORTRAN 3B	-03	118	102	No	102
File Manager 1	-04	118	110	No	110
Macro Assembler 3	-06	110	110	No	110
Peripheral Drivers 1A	-08	118	110	No	110
Peripheral Drivers 1B	-09	118	110	No	110
Peripheral Drivers 1C	-10	118	110	No	110
Magnetic Tape Utility 2	-11	110	106	No	106
RPG II 1	-12	118	108	No	108
Sort/Merge 1	-13	110	108	No	108

#### MSOS 5.0 SYSTEM SUMMARY TABLE - (LEVEL 110-118)

#### **CDC CYBER 18/1700**

#### **PRODUCT SUPPORT HOTLINE** - by J. Michael Birch

Inquiries and problems concerning CYBER18 or 1700 products should be directed to the La Jolla HOTLINE at extension 6328, LJLOPS or by TWX to HOTLINE, LJLOPS.

This service is primarily for the use of PSD field analysts requiring central support for CYBER18 software. However, it may also be used for inquiries regarding status of CYBER18 PSR, status of orders placed with LJLOPS s/w manufacturing and hardware problems <u>not</u> resolvable by normal local CE and Tech support channels. Questions regarding product plans and development schedules will be routed to the LJLOPS Business Office. Schedule and other business problems regarding established accounts should be referred directly to the designated manager.

The HOTLINE is <u>not</u> for customer use. It is intended to provide a single controlled interface for technical inquiries from CDC personnel outside the La Jolla Division. Direct calls to development programmers and others disrupt normal activities and may result in conflicting answers or failure to follow up. Such persons have been asked to redirect their calls to the HOTLINE. Also, the person supposedly an 'expert' on the subject may not be available or the problem may require evaluation by more than one person. The basic procedure is as follows:

#### HOTLINE PROCEDURE OUTLINE

- 1. Customer describes problem to PSD Field Analyst.
- 2. PSD Field Analyst investigates and clarifies problem.
- 3. PSD Field Analyst TWX's/calls HOTLINE ext 6328 LJLOPS.
- 4. HOTLINE Coordinator receives TWX/answers phone.
- 5. HOTLINE Coordinator records inquiry and assigns I.D. no.
- 6. HOTLINE Coordinator routes inquiry to support Analyst.
- 7. Support Analyst records problem details.
- 8. Support Analyst investigates problem and determines response.
- 9. HOTLINE Coordinator sends response by TWX.
- 10. HOTLINE Coordinator notes if follow-up required or closes inquiry.

To help the service function smoothly please use the following guidelines:

#### HOTLINE GUIDELINES

- 1. HOTLINE is for PSD Field Analysts et al, not customer.
- 2. Be specific and concise. TWX's are preferred to calls.
- 3. Undated inquiries should be separately identified.
- 4. Identify the affected product properly (ITOS, RPGII etc.)
- 5. Provide your name, facility code, customer site etc., to the Coordinator.

#### CDC CYBER 18/1700 (Continued)

- 6. Do not ask to speak to specific individuals.
- 7. Inquiries not responded to within 48 hours will be acknowledged by the Coordinator.
- 8. Specify the previous inquiry no. if applicable.

We are presently relocating and improving the HOTLINE phone system as well as attempting to improve our procedures and add staff. Your comments and suggestions are welcomed and, together with any complaints re HOTLINE service, may be addressed to J. Michael Birch, Manager, Product Support LJLOPS or George R. Olson, Manager, Systems I&E LJLOPS.

#### BACKGROUND INFORMATION

39520600

96767850

39520900

#### Manuals

File Manager Reference Manual

Cyber 18 Computer Systems

Installation Handbook (V4)

Literature Distribution Catalog

#### Other

**PSR/PSR** Summaries

Software Information Memo (SIM)

Programming Systems Information (PSI) (For CDC personnel only)

NOTE: The January issue has an index of all articles published up to that time.

Feature Abstract Memorandum (FAM)

Software Availability Bulletin (SAB)

Data Sheets

Hot Line - Phone: 714/452-6328 (for CDC Analyst)

TWIX: LJLOPS

Listing of your SYSDAT

Dump of your system (Memory & Disk Tables)

NOTE: The Software Availability Bulletin will tell you which version of the manual goes with your version of the O.S.

Manuals may be ordered from Literature Distribution Services (LDS) (612/292-2100)

- 1. What is a PSR?
- 2. Where do you order DATA Sheets?
- 3. Where would you look for an article a new release of the Operating System?
- 4. If you were asked to give a presentation on a new piece of hardware where would you look for a summary of its characteristics that would be in a form suitable to hand out to the listeners?
- 5. If you are not using the latest version of a system, where do you look to find out what version of the manuals apply to your system?
- 6. What are your objectives in taking this class?

•

#### LESSON GUIDE 2

#### CYBER 18 HARDWARE OVERVIEW

#### LESSON PREVIEW:

This lesson covers the hardware information necessary to understand the software. The student should be familiar with most of this information, therefore it is included as background information, and for your review. Test your knowledge by going over the study questions.

#### **REFERENCES:**

MSOS RM pp. 1-3 thru 1-7, Appendix L CYBER 18 Computer System Summary, Chapters 1,5,6,7

#### TRAINING AIDS:


Visuals V2-1 through V2-3

#### PROJECTS:

Study questions - 2


#### **OBJECTIVES:**

- 1. Student should be able to describe under what conditions an interrupt is responded to by the CPU and what exactly happens when one is responded to.
- 2. The student should be able to describe the elements of a typical configuration.
- 3. The student should be aware of how the INP/OUT instructions work.
- 4. Describe the type of information found in the FCR?



## CONTROL DATA® CYBER 18-10M COMPUTER SYSTEM





#### FEATURES

- General-purpose digital processor, using microprogrammed architecture
- Accommodates 32K through 128K bytes macro main memory
- Main memory effective read/write cycle time of 750 nanoseconds
- Powerful instruction repertoire
- Eight addressing modes for accessing main memory
- Main memory word and region protection
- Main memory parity detection, optional error correction
- Direct memory access
- Integral flexible disk drive for diagnostic loading (Optional use as system peripheral.)

- Automatic program load (deadstart) facility for loader type peripherals
- Integral real-time clock
- Modular design, CPU and controllers on 11" x 14" PC boards for ease of handling
- High reliability and ease of maintenance through state-of-the-art technology and advanced diagnostic capability
- RS232-C compatible I/O interface for console display or TTY
- Priority-oriented interrupt system with sixteen levels of interrupts
- Optional breakpoint controller
- Wide range of peripherals supported
- Cabinet, operator's panel, power distribution, and power supplies included

#### DESCRIPTION

The CDC® CYBER 18-10M is a general-purpose, 16-bit processor. Execution of macro programs stored in MOS main memory is controlled by micro-level programs stored in micro memory. ROM micro memory is provided for execution of the basic CDC 1700 instruction set and the additional enhanced instructions, including character and field manipulation, indexing, micro memory referencing, autodata transfer, and main memory paging control. Arithmetic is one's complement, signed, fixed-point hardware and/subtract/multiply/divide.

#### Addressing Modes

The following eight addressing modes are provided for maximum flexibility:

- Absolute
   Constant
  - Storage

Field

Storage Indirect

- IndirectRelative
- Relative Indirect

#### Instruction Repertoire

CYBER 18-10M incorporates the basic CDC 1700 instruction set and additional enhanced instructions not previously available. This repertoire includes one, two and three word (two 8 bit bytes per word) instructions and is flexible for increased programming efficiency. Instruction groups include the following:

- Transfer
- Logical
- Stop
- Shift
- Interrupt
- Generate Parity
- Character/Field Manipulation
- Execute Micro Code Sequence
- Arithmetic
- Jump
- Decision
- Input/Output
- Memory Paging Control

Some instructions are immediate (literal), resulting in a saving of operand storage and execution time. Multiword instructions, such as indirect addressing, are a means of addressing locations which cannot be accessed directly.

#### Registers

The 18-10M provides 15 registers, including four generalpurpose registers to support the enhanced instruction set, and four special-purpose registers used exclusively for machine control.

#### **Register Functions**

A (16 bit) —	Principal arithmetic register; data register during I/O operations
Q (16 bit)	Auxiliary arithmetic register; peripheral ad- dress register during I/O operations
P (15 or 16 — bits)	Program address register

X (16 bits) —	Storage data register
Y (16 bits) —	Address register; hold temporary results during address computation
M (16 bits)	Interrupt mask register
B (16 bits) —	Breakpoint address register
l (16 bits) —	Indexing, accumulation, and loop control register
1, 2, 3, 4, — (16 bits)	Indexing, accumulation, and loop control registers
LB, UB (16 bits)	Lower and upper bound registers for unpro- tected area
MFP — (64 x 9 bits)	Memory page file

#### Program Protection

CDC CYBER 18-10M offers two modes of protection from damage which may be caused by programs accessing memory outside their own region. Traditional word level protection of the 1700 Series allows individual words to be declared protected by setting a bit in memory associated with that word. A second means of protection uses upper and lower bounds to define an unprotected region. This has the same effect as word protection, except that a large unprotected area can be defined more quickly.

#### Main Memory System

CDC CYBER 18-10M features high-speed dynamic MOS LSI storage elements. Each word in memory consists of two data bytes, one protect, and one parity bit. Memory is organized as a single bank with two ports — CPU and DMA.

Storage capacity is expandable from 32K to 128K bytes by the simple insertion of individual PC boards. CDC CYBER 18-10M includes no main memory; however, up to two card slots are provided to accept any mixture of 32K and 64K byte MOS memory array boards (Options 1882-16 and 1882-32). The effective memory cycle time at either port is 750 nanoseconds; however, the memory processes simultaneous requests from both ports with an average effective cycle time of 600 nanoseconds.

#### Interrupt System

CDC CYBER 18-10M firmware emulates 16 levels of vectored interrupt. This system consists of 15 levels of external interrupt and one internal interrupt.

Certain conditions such as an illegal instruction, a memory parity error, or a power failure generate an internal interrupt. External interrupts occur when a computer peripheral device has finished an I/O operation or requires attention. The interrupt system will handle up to 16 interrupts in a flexible and efficient manner.

#### Real-Time Clock

The real-time clock is an integral part of the CDC CYBER 18-10M, and provides a macro-level interrupt at a programmable interval. The real-time clock appears as a CDC CYBER 18 peripheral to the macro program.

#### Input/Output Capability

CDC CYBER 18-10M contains nine card slots for peripheral controllers. Three levels of interface are provided for the peripherals: Direct Memory Access (DMA), Auto Data Transfer (ADT), and AQ.

The DMA channel permits direct transfer of data between the peripherals and main memory. The DMA channel supports four devices and permits data transfer rates up to 2,800,000 bytes per second.

ADT provides pseudo DMA transfers of data blocks between main memory and those peripherals designed to accommodate ADT.

At the macro level each transfer appears as DMA; however, each transfer is controlled at the micro level by the emulator in micro memory. Data transfer rates up to 160,000 bytes per second are possible. Three ADT devices are supported.

The AQ channel provides data transfers between CPU registers and peripherals. The transfers are macro-program controlled. CDC CYBER 18-10M supports a maximum of four AQ devices. AQ data transfer rates are software dependent.

One additional I/O interface is included for the operator console device. This interface is both KSR 33/35 TTY compatible and RS232-C compatible.

#### Program Deadstart

Loading programs into main memory is provided by this feature. Data is input bit-serially from the deadstart program loading device.

#### Operator's Panel

An operator's panel is also included, and is used to initiate operation of the processor and deadstart device.

#### PACKAGING

CDC CYBER 18-10M includes a low-profile, free-standing cabinet with integral table top. The processor chassis, with peripheral controllers, power supply module, and power distribution are contained within the cabinet. Individual CPU and peripheral controller PC cards are 11 x 14 inches.

#### CONFIGURATION

Basic configuration includes a cabinet with operator's panel, a basic processor, a flexible disk drive and controller, an I/O controller to support the operator console, and power supply (no main memory is included).

Minimum system configuration consists of 32K bytes main memory, a load device such as a card reader, and a comment device such as a conversational display terminal.

#### SOFTWARE

Supporting software includes Mass Storage Operating System (MSOS), Real-Time Operating System (RTOS), and Interactive Terminal Operating System (ITOS). Both MSOS and RTOS are real-time, multiprogramming operating systems, with 16 program priority levels.

#### RTOS

... resides within the CPU memory and has no mass storage requirements. It includes a monitor (subset of MSOS) which occupies less than 1500 words of main memory, exclusive of drivers and optional features.

#### MSOS

... supports applications requiring dedicated system utilization, batch processing, and program checkout features in a real-time environment. Its modular design provides flexibility in system updating or modification.

#### ITOS

... provides an environment in which a terminal user operates with an on-line data base, using interactive application programs. ITOS Release 1 operates in conjunction with MSOS 5.0.

#### MAINTENANCE FEATURES

Self-test and echo mode tests are included for troubleshooting the basic processor and optional controllers.

The system is also supported by the Operational Diagnostic System (ODS). This maintenance system includes diagnostic software with fault isolation capability, Diagnostic Decision Logic Tables (DDLT's) and detailed repair procedures. These tools produce a highly effective and efficient maintenance system.

#### **OPTIONS AND PERIPHERALS**

Processor Options

1875-1	Breakpoint Controller
1875-2	Breakpoint Panel
1882-16	MOS Memory Expansion, 32K bytes
1882-32	MOS Memory Expansion, 64K bytes
1874-1	Memory Error Correction (ECC)

Cable Options

1827-950	Line Printer, 50 ft. (15.24 m)
1829-915	Card Reader, 15 ft. (4.57 m)
1843-950	Modem Cable, 50 ft. (15.24 m)

Peripheral Controller Options

1828-1	Card Reader/Line Printer Controller
1828-2	Card Reader/Line Printer/
	Communications/
	Line Adapter Controller
1833-4	Cartridge Disk Controller
1843-1	Dual Channel Synchronous/
	Asynchronous
	Communications Line Adapter
1843-2	Eight Channel Communications Line
	Adapter
1862-1	Paper Tape Reader/Punch Controller
Peripheral Op	otions
1811-1	Conversational Display Terminal
1811-2	Operator Console
1827-7	Impact Printer, 70 lpm, Matrix
1827-30/31	Line Printer, 300 lpm
1827-60	Line Printer, 600 lpm
1829-30	Card Reader, 300 cpm
1829-60	Card Reader, 600 cpm
1860-1,2,3,4	Tape subsystem, 7 and 9 tracks,
	25 ips, 800 bpi NRZI (expandable to
	4 A

- 4 tapes) 1860-5,6 Tape subsystem, 9 track, 50 ips, 800 bpi NRZI and 1600 bpi Phase Encode (expandable to 4 tapes) 1865-2 Flexible Disk Drive (second unit) 1866-12 Cartridge Disk Drive, 4.4 million words 1866-14 Cartridge Disk Drive, 8.8 million words
- 1888-1 Power Transformer, 220 VAC/120 VAC

#### **SPECIFICATIONS**

Type: General-purpose 16-bit processor Organization: Register/file oriented Hardware Accumulators: 7 Index Registers: 7 Addressing Modes: 8 Arithmetic: One's complement Priority Interrupt Levels: 16 macro Macro Memory Type: Dynamic MOS LSI RAM Macro Memory Size: 32K to 128K bytes Macro Memory Cycle Time: 750 nsec effective (2 bytes I/O Ports: 8 (4 DMÀ, 4 AQ) Direct Memory Access: Four devices; up to 2,800,000 bytes per second Auto Data Transfer: Four devices; up to 160,000 bytes per second AQ Data Transfer: Four devices Real-Time Clock: Programmable macro interrupt

#### Physical

Height: 29 in. (73.66 cm) Width: 61 in. (154.94 cm) Depth: 31 in. (78.74 cm) Weight: 475 lbs. (215.460 Kg)

#### Power

Source: 104 to 127VAC, 1 phase, 3 wire 49.0 to 60.6 HZ (198 to 235VAC, 1 phase, w/Option 1888-1) Consumption: 2.4KVA

#### Environmental


Operating Temperature: 50°F to 95°F (10°C to 35°C) Humidity: 20% to 80% R.H. (noncondensing) Heat Dissipation: 2064 KCAL/HR (4508 BTU/HR) Altitude: -1000 to 8000 feet

Specifications subject to change without notice

DATA SYSTEMS MARKETING Box 0 Minneapolis, Minnesota 55440

## CONTROL DATA® CYBER 18-20 PROCESSOR





The CDC® CYBER 18-20 is a general purpose microprogrammable, 16-bit processor. Execution of macro programs stored in MOS main memory is controlled by micro-level programs stored in micro memory. ROM micro memory is provided for execution of the basic CDC 1700 instruction set and the additional enhanced instructions, including character and field manipulation, indexing, micro memory referencing, autodata transfer, and main memory paging control. Read/write micro memory is available for user microprogramming requirements. Arithmetic is one's complement, signed, fixed-point hardware add/subtract/multiply/divide.

#### FEATURES

- General purpose digital processor, using microprogrammable architecture
- Accommodates 32K through 262K bytes macro main memory
- Main memory effective read/write cycle time of 750
   nanoseconds
- Micro instruction cycle time of 168 nanoseconds
- Powerful instruction repertoire
- Eight addressing modes for accessing main memory
- Main memory word and region protection
- Main memory parity detection with optional automatic single-error correction and double-error detection
- Direct memory access

- High-speed I/O data transfer for integral peripheral controllers
- Automatic program load (deadstart) facility for loader type peripherals
- Integral real-time clock
- Modular design, CPU and controllers on 11" x 14" PC boards for ease of handling
- High reliability and easy maintainability through stateof-the-art technology and advanced diagnostic capability
- I/O communications interface for teletypewriter or RS 232-C compatible display terminal
- Priority oriented interrupt system with sixteen levels each of micro and macro interrupts
- Optional breakpoint controller
- Basic processor supports wide range of peripherals
- Cabinet, operator's panel, power distribution, and power supplies included
- Optional read/write micro memory

#### CONFIGURATION

The basic configuration includes a cabinet with operator's panel, a basic processor, an I/O controller to support the communications console, and power supply (no main memory is included).

It operates in a minimum system configuration of the CYBER 18-20 processor, 32K bytes main memory, a load

device such as a card reader, and a comment device such as a conversational display terminal.

#### SOFTWARE

Supporting software includes Mass Storage (MSOS) and Real Time (RTOS) Operating Systems. Both MSOS and RTOS are real-time multiprogramming operating systems with 16 program priority levels.

Hardware interrupts are used to maximize input/output efficiency. All I/O requests are processed on a software priority basis. A program protect system is used to maintain system integrity.

*RTOS* resides within the CPU memory and has no mass storage requirements. Includes a monitor (subset of MSOS) which occupies less than 1500 words of main memory, exclusive of drivers and optional features.

*MSOS* supports applications requiring dedicated system utilization, batch processing, and program checkout features in a real-time environment. Its modular design provides flexibility in system updating or modification.

#### PACKAGING

CYBER 18-20 includes a low-profile, free-standing cabinet with integral table top. The processor chassis with peripheral controllers, power supply module, and power distribution are contained within the cabinet. Individual CPU and peripheral controller PC cards are 11 x 14 inches.

#### MAINTENANCE FEATURES

Self-test and echo mode tests are included for troubleshooting the basic processor and optional controllers. The system is also supported by controlware diagnostics included in the Operational Diagnostic System (ODS).

Tests are performed while using Diagnostic Decision Logic Tables (DDLT's) and special maintenance procedures that isolate and correct the fault. These features provide maximum efficiency in system maintenance.

#### **OPTIONS AND PERIPHERALS**

#### Processor Options

- 1870-1 512 Instruction Micromemory
- 1870-2 2048 Instruction Micromemory
- 1874-1 ECC MOS Array, 196K bytes
- 1875-1 Breakpoint Controller
- 1875-2 Breakpoint Panel
- 1882-16 MOS Memory Expansion, 32K bytes
- 1882-32 MOS Memory Expansion, 65K bytes
- Cable Options
  - 1827-950 Line Printer, 15.24m (50 ft.)
  - 1829-915 Card Reader, 4.57m (15 ft.)
  - 1833-950 Storage Module Driver, 15.24m (50 ft.)
  - 1843-950 Modem Cable, 15.24m (50 ft.)
  - 1843-901 Terminal Adapter
- Peripheral Controller Options
  - 1828-1 Card Reader/Line Printer Controller
  - 1832-4 NRZI Magnetic Tape Controller
  - 1833-1 Storage Module Drive Interface
  - 1833-2 Storage Module Drive Interface (dual CPU)
  - 1833-3 Control Unit for storage module
  - 1833-5 Flexible Disk Drive Controller
  - 1843-1 Dual Channel Synchronous/Asynchronous Communications Line Adapter

Peripheral Options

i enpiioiai e	P.10110
1811-1	Conversational Display Terminal
1827-30/31	Line Printer, 300 LPM
1829-30	Card Reader, 300 CPM
1829-60	Card Reader, 600 CPM
1860-72	Tape Transport, 7 track, 25 IPS (up to 4
	drives per controller)
1860-92	Tape Transport, 9 track, 25 IPS (up to 4
	drives per controller)
1860-200	Tape Drive Installation Kit (upper)
1860-201	Tape Drive Installation Kit (lower)
1865-1	Flexible Disk Drive (unit 0)
1865-2	Flexible Disk Drive (unit 1)
1867-10/11	Storage Module Drive (25 M byte)
1867-20/21	Storage Module Drive (50 M byte)
1887-4	Cabinet
1888-1	Power Transformer, 220 VAC/120 VAC
1888-2	Power Transformer, 120 VAC/220 VAC
1890-1	200 UT Emulation
1890-2	2780 Emulation
1890-3	3780 Emulation
65119-1	Line Printer, 600 LPM

ADDRESSING MODES-CYBER 18-20 provides the following eight addressing modes for maximum flexibility:

Absolute Indirect Relative Relative Indirect Constant Storage Storage Indirect Field

#### MACRO INSTRUCTION REPERTOIRE

CYBER 18-20 incorporates the basic CDC 1700 instruction set and additional enhanced instructions not previously available. This repertoire includes one, two, and three word instructions and is flexible for increased programming efficiency. Instruction groups include the following:

Transfer Logical Stop Shift Interrupt Generate Parity Character/Field Manipulation Execute Micro Code Sequence Arithmetic Jump Decision Input/Output Memory Paging Control

Some instructions are immediate (literal), resulting in a saving of operand storage space and execution time. Multi-word instructions, such as indirect addressing, are a means of addressing locations which cannot be accessed directly.

#### REGISTERS

The CYBER 18-20 processor provides fifteen registers. The seven traditional registers are used in execution of the normal CDC 1700 instruction set; four general-purpose registers have been added to support the enhanced instruction set. Four special-purpose registers are used exclusively for machine control.

#### REGISTER FUNCTION

A (16 bit)	Principal arithmetic register; data register during I/O operations
Q (16 bit)	Auxiliary arithmetic register; peripheral ad- dress register during I/O operations
P (15 or 16 bits)	Program Address Register
X (16 bit)	Storage data register
Y (16 bit)	Address register; holds temporary results during address computation
M (16 bit)	Interrupt mask register
B (16 bit)	Breakpoint address register
l (16 bit)	Indexing, accumulation, and loop control register
B (16 bit)	Breakpoint address register
1, 2, 3, 4, (16 bit)	Indexing, accumulation, and loop control registers
LB, UB	Lower and Upper bound registers for unpro-
(16 bit)	tected area
MPF	Memory page file
(64 x 9 bits)	

#### PROGRAM PROTECTION

CYBER 18-20 offers two modes of protection from damage which may be caused by programs accessing memory outside their own region. Traditional word level protection of the 1700 Series allows individual words to be declared protected by setting a bit in memory associated with that word. A second means of protection uses upper and lower bounds to define an unprotected region. This has the same effect as word protection, except that a large unprotected area can be defined more quickly.

#### INTERRUPT SYSTEM

CYBER 18-20 firmware emulates the 16 levels of vectored interrupt featured on the 1700 Series Computers. This system consists of 15 levels of external interrupt and one internal interrupt.

Certain conditions such as an incorrect instruction, a memory parity error, or a power failure will generate an internal interrupt. External interrupts occur when a computer peripheral device has finished an I/O operation or requires attention. The strength of the interrupt scheme is the ability to handle a significant number of interrupts in a flexible and efficient manner.

#### MAIN MEMORY SYSTEM

CYBER 18-20 features high-speed dynamic MOS LSI storage elements. Each word in memory consists of two data bytes, one protect, and one parity bit. Memory is organized as a single bank with two ports – CPU and DMA.

Storage capacity is expandable from 32K to 262K bytes by the simple insertion of individual PC boards. CYBER 18-20 includes no main memory; however, four card slots are provided to accept any mixture of 32K and 65K byte MOS memory array boards (Options 1882-16 and 1882-32). The effective memory cycle time at either port is 750 nanoseconds; however, the memory processes simultaneous requests from both ports with an average effective cycle time of 600 nanoseconds.

Double-error detection and automatic single-error correction, for up to 196K bytes, is provided as Option 1874-1.

#### INPUT/OUTPUT CAPABILITY

CYBER 18-20 contains 10 card slots for peripheral controllers. Three levels of interface are provided for the peripherals: Direct Memory Access (DMA), Auto Data Transfer (ADT), and AQ.

The DMA channel permits direct transfer of data between the peripherals and main memory, by-passing the CPU entirely. The DMA channel supports four devices and permits data transfer rates up to 1,400,000 words per second.

ADT provides pseudo DMA transfers of data blocks between main memory and those peripherals designed to accommodate ADT. At the macro level each transfer appears as DMA; however, each transfer is controlled at the micro level by the 1700 emulator in micro memory. Data transfer rates up to 80,000 words per second are possible. Ten ADT devices are supported.

The AQ channel provides data transfers between CPU registers and peripherals. The transfers are macroprogram controlled. CYBER 18-20 supports a maximum of nine AQ devices. AQ data transfer rates are software dependent.

One additional I/O interface is included for the operator input device. This interface is both ASR/KSR 33/35 TTY compatible and RS232-C compatible.

#### PROGRAM DEADSTART

Loading programs into main memory and read/write micro memory is provided by this feature. Data is input bit-serially from the deadstart program loading device.

#### **REAL-TIME CLOCK**

The real-time clock is an integral part of the CYBER 18-20, and provides a macro-level interrupt at a programmable interval. The real-time clock appears as a CYBER 18 peripheral to the macro program.

#### **OPERATOR'S PANEL**


CYBER 18-20 includes an operator's panel to initiate operation of the processor and deadstart device.

**SPECIFICATIONS** Type: General-purpose, microprogrammable, 16-bit processor Organization: Register/file oriented Hardware Accumulators: 7 Index Registers: 7 Addressing Modes: 8 Arithmetic: One's complement; two's complement available with RAM micromemory Priority Interrupt Levels: 16 micro and 16 macro Macro Memory Type: Dynamic MOS LSI RAM Macro Memory Size: 32K to 262K bytes without ECC; 32K to 196K bytes with ECC Macro Memory Cycle Time: 750 nsec effective (2 bytes) Micro Instruction Word Length: 32 bits Micro Memory Type: TTL ROM, TTL RAM available Micro Memory Size: 1024 instruction ROM; 512 to 4096 instruction RAM available Micro Memory Cycle Time: 168 nsec with up to 4 parallel operations Direct Memory Access: Four devices; up to 1,400,000 words per second Auto Data Transfer: Ten devices; up to 80,000 words per second AQ Data Transfer: Nine devices Serial Data Transfer: TTY and RS232-C compatible Real-Time Clock: Programmable macro interrupt Physical-Height: 73.66 cm (29 inches) Width: 154.94 cm (61 inches) Depth: 78.74 cm (31 inches) Weight: 215.460 kg (475 pounds) Power-Source: 104 to 127 VAC, 1 phase, 3 wire 49.0 to 60.6 HZ (198 to 235 VAC, 1 phase, w/ Option 1888-1) Consumption: 2.4 KVA Environmental-Operating Temperature: 10°C to 35°C (50°F to 95°F) Operating Humidity: 20% to 80% RH (non-condensing) Heat Dissipation: 2064 KCAL/HR (4508 BTU/HR) Specifications subject to change without notice.

> CONTROL DATA SALES OFFICES ARE LOCATED IN PRINCIPAL CITIES THROUGHOUT THE WORLD DATA SYSTEMS MARKETING BOX 0, MINNEAPOLIS, MINNESOTA 55440 TELEPHONE: (612) 853-5195 TWX: 910-576-2978

# CONTROL DATA<sup>®</sup> CYBER 18 CARTRIDGE DISK SUBSYSTEM (1833-4 CONTROLLER AND 1866-12/1866-14 DRIVE)





## **IMPORTANT FEATURES**

- Compact modular design
- Up to four drives per CPU I/O port
- Up to 18 million words, on-line
- One fixed and one removable cartridge

## **GENERAL DESCRIPTION**

The CDC<sup>®</sup> CYBER 18 1833-4, 1866-12/14 Cartridge Disk Subsystem provides both data and programming mass storage for the central computer system. It consists of a CDC 1833-4 Cartridge Disk Controller and 1866-12 and/or 1866-14 Cartridge Disk Drives. These drives can be intermixed in any combination with up to four drives per controller. Using four 1866-14 double-density drives provides on-line storage of 35 million bytes. One removable cartridge per drive permits unlimited off-line storage.

The drives (1866-12 and 1866-14) can store 4.4 million bytes and 8.8 million bytes respectively. Each drive employs one fixed disk plus one interchangeable cartridge. Information is stored on two oxide-coated surfaces of each disk. Movable head positioning is performed by a closed-loop, proportional servo system which controls a voice-coil linear actuator. The average track-move time is 35 milliseconds.

The 1833-4 Controller consists of a single module which mounts inside of the CPU chassis. The controller interfaces to one direct memory access port and can control a maximum of four disk drives connected in daisy-chain fashion.

- Up to 2.2 million words per cartridge
- Seek overlap for fast data access
- · CPU autoload capability
- Self-test features
- Powerful diagnostics

## OPERATION

This cartridge disk subsystem permits read, write, and datacompare functions to be performed on large amounts of file data. In addition, a special auto-load function permits deadstart loading of disk data from any drive into the CPU main memory. The subsystem accepts multiple seek commands from software and overlaps the seeking operations among drives. Once selected, the data transfer between the disk and CPU memory takes place via a high-speed, direct memory access data path. Data transfer rate is 312,000 8-bit bytes per second. Checkword generation and checking is automatic and provides confidence in data accuracy.

#### Controls and Indicators-

Operator controls are minimal and conveniently located on the front of the drive unit. Removal and installation of the interchangeable disk cartridge is easily accomplished from the top of the unit.

## PACKAGING

The controller mounts inside the CDC CYBER 18 CPU chassis and requires no external power source. A cable connects from the CPU to the first drive unit, with daisy-chain connection between additional drives. Drive units are compact and mount on a pedestal base. Each drive unit contains its own power supply and cooling facilities. Construction is modular and subassemblies are easily accessible for convenient maintenance and adjustments.

### CONFIGURATION

The subsystem includes a 1833-4 Controller, a 20-foot cable between the controller and first drive, and 10-foot cables between adjacent drives. Each drive connects individually to an AC power source. This subsystem operates in a minimum system configuration of a CDC CYBER 18 processor with operator's panel, 32K bytes of main memory, and a comment device such as a display terminal.

#### SOFTWARE

Supporting software includes the Mass Storage (MSOS) Real-Time (RTOS) and Interactive Terminal (ITOS) Operating Systems. Both MSOS and RTOS are real-time, multiprogramming operating systems with 16 program priority levels.

Hardware interrupts are used to maximize input/output efficiency. All I/O requests are processed on a software priority basis. And a program-protect system is used to maintain system integrity.

RTOS resides within the CPU memory, has no mass storage requirements, and includes a monitor (subset of MSOS) which occupies less than 1500 words of main memory exclusive of drivers and optional features.

MSOS supports applications requiring dedicated system utilization, batch processing, and program checkout features in a real-time environment. Its modular design provides flexibility in system updating or modification.

ITOS provides an environment in which a terminal user operates with an on-line data base, using interactive application programs. ITOS Release 1 operates in conjunction with MSOS 5.0.

#### MAINTENANCE

The 1833-4/1866 Cartridge Disk Subsystem is supported by a number of maintenance features. Four self-test modes of the controller, initiated by powerful diagnostic software, permit rapid fault detection and isolation. In addition to diagnostic software, Diagnostic Decision Logic Tables (DDLT's) and detailed maintenance procedures make up the total CDC CYBER 18 Operational Diagnostic System (ODS). These features provide maximum efficiency in maintaining the system.

## SPECIFICATIONS

Performance— Recording Density: 220 bpi Sector Size: 192 18-bit bytes Sectors Per Track: 29 Tracks Per Surface: 200 plus 4 spares (1866-12) 400 plus 8 spares (1866-14)

Surfaces Per Disk: 2 Head Positioning Time: 7 milliseconds (one-track move) 70 milliseconds (meximum mov

70 milliseconds (maximum move) 35 milliseconds (average)

Rotational Speed: 2400 rpm Average Latency: 12.5 milliseconds Transfer Rate: 312,000 bytes per second

Disk Cartridge— Diameter: 14 inches (35 cm) Coating: Magnetic oxide Configuration: One fixed/one removable

Operator Controls— Switches/Indicators: Start/Stop Fault Spindle Stop

Physical—

Height: 34 inches (86 cm) Width: 18.5 inches (46 cm) Depth: 29.75 inches (74 cm) Weight: 275 pounds (125 kg)

Power Requirements—


Per Drive: 120 volts, 7 amps, 60 Hz, single phase 198-275 volts, 3.5 amps nominal, 50 Hz, single phase

Environmental—

Operating Temperature: 60°F to 90°F (116°C to 32°C) Operating Humidity: 10 to 80% R.H., noncondensing

Specifications subject to change without notice.

DATA SYSTEMS MARKETING Box 0 Minneapolis, Minnesota 55440




• 

## CYBER 18 FEATURES (MACRO)

- 16 BIT OPERAND IN MEMORY (2 BITS, 1 FOR PARITY, 1 FOR PROGRAM PROTECT)
- MEMORY SIZE: 64K TO 262K BYTES
- 7 PROGRAMMABLE REGISTERS (A,Q,M,R1,R2,R3,R4)
- ONE'S COMPLEMENT ARITHMETIC
- INTEGER ADD, SUBTRACT, MULTIPLY AND DIVIDE
- 16 INTERRUPTS
- CYCLE TIME OF 750 NSEC./WORD

CYBER 18

#### **MEMORY WORD**




TYPES OF DATA STORED IN MEMORY

\* INSTRUCTIONS


1,2,3 WORDS USED FOR AN INSTRUCTION MUST BE IN MEMORY TO BE ABLE TO BE EXECUTED

- \* NUMBERS
- \* INTEGERS



--- SIGN BIT 0 = POSITIVE NUMBER 1 = NEGATIVE NUMBER

- \* FLOATING POINT FP ARE MANIPULATED BY SOFTWARE SUBROUTINES
- \* CHARACTERS (IN ASCII)



## INSTRUCTION EXAMPLE

0035				L	.Rl×	BUFF1
	P0013	0/181		_		
0035	P0014	COF6				
0036				L	.R2 <b>%</b>	BUFF1,1
0036	P0015	048A				
0036						
-	10010	C01 4		,	0.28	
0037		- l		Ĺ	_R3*	(ABUF1),2
0037	P0017	04D3				
0037	P0018	COF9				
0038		-		1	.R4+	BUFF1,3
0038	P0019	0/150		-		00112,5
	POOlA					
0038	POOlB	000B	Р			
0039				· L	RA	BUFF1,4
0039	P001C	04A6				
0039		C000				
0039	POOlE	FFEC				
0040				L	.RQ	(ABUF1),A
0040	P001F	04F5				
0040	P0020	<b>C</b> 000				
0040	P0021		•			
	FUUZI	FFFU				<pre>////////////////////////////////////</pre>
0041				. L	.RI+	(ABUF1),Q
0041	P0022	046F				
0041	P0023	C000				
0041		8012	Þ			
0071	10024	0012	1			•

# CHARACTER REPRESENTATION

0049 P002F 4142 P0030 4344 P0031 4546 P0032 4748 P0033 494A P0034 4B4C P0035 4D4E P0036 4F50 P0037 5152 P0038 5354	CHAR	ALF	<pre>*,ABCDEFGHIJKLMNOPQRSTUVWXYZ 123456789*</pre>
P0039 5556 P003A 5758 P003B 595A P0030 3132 P003D 3334 P003E 3536 P003F 3738 P0040 3920			

(V2-3)

## **INPUT/OUTPUT INSTRUCTIONS**

INP


	DATA	> A
•	OR	
	STATUS	6►A

OUT

DATA	Α	>
OR		
FUNCTION	Α	>

# Q CONTAINS THE PERIPHERAL DEVICE'S ADDRESS

		>	-
w	E	S	D




**RETURN FROM INP OR OUT** 

INP MACHINE INSTRUCTION

•

Δ 02

## **DISK ADDRESSING**




## \*FOR THE 1866-12

## PANEL MODE OPERATION (CYBER 18 ONLY)

ESC	BLUE KEY
J	FUNCTION CONTROL (CHANGE VALUE OF DIGIT)
L	DISPLAY 0
к	DISPLAY 1
H	HALT PROCESSOR
1	START PROCESSOR
@	RETURN TO CONSOLE MODE
G	RUN, DO NOT RETURN TO CONSOLE MODE

## FORMAT OF J ENTRY





## FORMAT OF L & K ENTRY

LG J	DISPLAY SELECTED REGISTER OR
кg ∫	MEMORY LOCATION ( $\propto$ P)
LhhhhG	ENTER "hhhh" VALUE TO SELECTED
KhhhhG	REGISTER OR MEMORY

NOTE: IF MORE THAN 4 h'S ENTERED, THE LAST 4 WILL BE TAKEN; IF LESS THAN 4, THE ONES TYPED WILL BE HIGH ORDER BITS

## PANEL MODE

## FUNCTION CONTROL REGISTER (FCR)

## COMMENTS DEVICE HAS 2 MODES

- 1. CONSOLE MODE
- 2. PANEL MODE

ESC

GO TO PANEL MODE

(a) OR G GO TO CONSOLE MODE

PURPOSE OF PANEL MODE IS TO GIVE THE OPERATOR A METHOD OF LOOKING AT OR MANIPULATING THE FCR. THE OPERATOR MAY THEN DETERMINE STATUS OF THE CONTROL PROCESSOR, SELECT PROCESSOR FUNCTIONS AND LOOK AT OR CHANGE MEMORY/REGISTERS. MAY BE USED FOR SYSTEM DEBUGGING.

STATUS

HAS <u>OVERFLOW</u> OCCURRED? (
 SNO, SPE INSTRUCTIONS)

IS A PROTECTED INSTRUCTION BEING EXECUTED?

HAS THE <u>PROTECT\_FAULT</u> SWITCH BEEN SET? ( $\propto$  SNF, SPF INSTRUCTIONS)

HAS THE <u>PARITY ERROR</u> SWITCH BEEN SET? ( $\propto$  SPE, SNP INSTRUCTIONS)

IS THE INTERRUPT SYSTEM ACTIVE?

IS THE AUTO-START ENABLED?

IS MICRO RUNNING?

**IS MACRO RUNNING?** 

# FUNCTIONS

SELECT STEP MODE

SET PROTECT SWITCH

SELECT MULTI-LEVEL INDIRECT ADDRESSING SELECTIVE STOP (∝ TO SLS INSTRUCTION) SELECTIVE SKIP (∝ SWS, SWN INSTRUCTIONS) BREAKPOINT (IF BREAKPOINT BOARD IS PRESENT)

DISPLAY/CHANGE		
MEMORY		
Α		
Q		
М	NOTE:	CANNOT ACCESS R1-R4
X		
Р		

· · · · . . • • .

## STUDY QUESTIONS - 2

What type of thing causes an interrupt? 1. 2. Under what conditions does the CPU respond to an interrupt? 3. What does it mean to take status on a device? What type of information is received? 4. What happens when a parity error is detected? 5. How long will the CPU execute after a power failure? 6. How is a sector addressed on a disk? 7. What is the A/O Channel? What conditions cause a Protect Violation? 8. 9. Where would I find the meaning of the STATUS bits for a particular device?

· · . .

•

 $\langle$ 

### **LESSON GUIDE 3**

### SOFTWARE OVERVIEW

### **LESSON PREVIEW:**

This lesson will discuss the priority scheme and system methods used to implement the system; i.e. interrupts, MASKT, PRLVL, interrupt stack, scheduler's queue. Terms and concepts basic to the understanding and discussion of the subjects to be covered in later lessons will be reviewed. The details of the libraries, software organization, and core and mass memory will also be discussed.

#### **REFERENCES:**


Glossary Listing of SYSDAT and INSTALL


#### **OBJECTIVES:**

At the completion of this lesson, the student will be able to:

- 1. Understand the significance of the priority scheme.
- 2. Discuss the details of maintaining the priority scheme.
- 3. Explain the purpose of the interrupt stack and scheduler's queue.
- 4. Discuss the system terms that are necessary to understand the operating system.
- 5. Describe the flow from a user program to the operating system and back to the user.
- 6. Obtain information from a dump of core or disk.







ω ω

# PRIORITY STRUCTURE


• 16 PRIORITY LEVELS

• PRIORITY LEVEL CHANGED IN 'M' REGISTER AND PRLVL


'UNCOMPLETED' PROGRAMS

3-4


# 'SCHEDULED' NEW PROGRAMS





372.7



372.40







## LIBRARIES

- 1. PROGRAM LIBRARY
  - BACKGROUND

\*BATCH

- 2. SYSTEM LIBRARY
  - FOREGROUND

SYSTEM PROGRAMS FILE MANAGER

## TWO LIBRARIES

## PROGRAM LIBRARY - BACKGROUND

- **2 TYPES OF ENTRIES** 
  - PROGRAMS IN RELOCATABLE BINARY FORM
- FILES DATA

PROGRAMS IN ABSOLUTIZED BINARY FORM

# SYSTEM LIBRARY - FOREGROUND

- 2 TYPES OF ENTRIES
  - CORE RESIDENT)

ABSOLUTIZED BINARY FORM

MASS MEMORY

## PROGRAM LIBRARY

## HOW TO ACCESS ENTRIES IN THE LIBRARY

## PROGRAMS

1. UNDER \*BATCH EXAMPLE:

\*JOB, USELIB, CDCIJ, EXECUTE PROGRAM

\*EXLIB

<sup>6</sup>789

2. LOADER MACRO

## FILES

- 1. GTFILE MACRO
- 2. DIRECT MASS MEMORY READ

## PROGRAM LIBRARY

## HOW TO PUT SOMETHING IN THE LIBRARY:

#### PROGRAMS

```
*JOB, EX2, CDCIJ, PUT A PROGRAM AS PROGRAM ON THE PROGRAM LIBRARY
XFTN
 OPT LXC
     PROGRAM
                 WRITE2
                  (3, 100)
     WRITE
                  (* / / / THIS IS ANOTHER EXAMPLE ////*)
100
     FORMAT
     END
 MON
×LIBEDT
×к,18,Р8
×L,WRITE2
×DL
×z
*LIBEDT
*R,WRITE2,
×Ζ
6
7
8
        FILES
   9
           DATA
                *JOB, DATAF, CDCIJ, PUT DATA FILE IN LIBRARY
                *LIBEDT
                *K, 110
                *N, ABC,,, A
                   DATA CARDS
                   DATA CARDS
                *Z
            6
7
8
9
```

## **PROGRAM IN ABSOLUTE FORM**

\*JOB, EX2, CDCIJ, PUT A PROGRAM AS A FILE ON THE PROGRAM LIBRARY \*FTN OPT LXC WRITE2 PROGRAM (3,100) WRITE 100 FORMAT (\* / / / THIS IS ANOTHER EXAMPLE ////\*) END MON \*LIBEDT ×к,18,Р8 ×p,F \*N,WRITE2,,,B ×DĹ ×z ×LIBEDT %R,WRITE2,F ×z

<sup>6</sup>789

HOW TO FIND OUT WHAT IS IN PROGRAM LIBRARY \*JOB,LISTLB, CDCIJ, LIST PROGRAM LIBRARY \*LIBEDT \*DL \*Z <sup>6</sup>7° JUBSFINEX.CDCIJS PUT A PROGRAM IN THE PROGRAM LIBRARY 1700 mass sturage operating system versium 5.0 date of hun: 08/31/78 System ID: Itus 1.2 ulmu system

> NNN NNN ELEELLELEELE. FFFFFFFFFFFFFFF \*\*\* \*\*\* FFFFFFFFFFFFFFF NNN NNN **EEEEEEEEEEEE** XXX \*\*\* FFFFFFFFFFFFFF NNN NNN EELELLELLEE \*\*\* \*\*\* FFF FFF FFF FFFFFFFFFFFF EEE hhunn hhunn NN \*\*\* \*\*\* NNN XXX -\*\*\* hhnnhh hite **EEE** \*\*\* \*\*\* -NNN ELEELLEELLE \*\*\*\* NNN NNN ELEELELELLEL LECELELLEL As he for \*\*\* NNN NNN \*\*\*\*\* MANN MANN MANN NINN \*\*\* \*\*\* FFE TTL FFF FFF FFF XX3 XXX MINN P XXX \*\*\* NNN \*\*\* \*\*\* hNN NNN XXA \*\*\* NNN NNN \*\*\* \*\*\*

•FTN

ETN 3.38 (UPT = LXC) #RITE1 PAGE 1 DATE: 08/31/76 TIME: 1422 PROGRAM WRITE1 1 2 3 WRITE FORMAT (3,100) 100 THIS IS AN EXAMPLE ////// +> END FTN 3.38 (GPT # LXC) WHITE1 PAGE 2 DATE: 08/31/76 TIME: 1422 EXTERNALS GBSTP GBGINI FTM 3.38 (OPT + LXC) WRITE1 PAGE 3 DATE: 08/31/78 TIME: 1422 \*\*\*\*\* LIST OF SYNBOLS \*\*\*\*\* .

EXTERNALS I

NAME TYPE ADDRESS REFERENCED BY STATEMENT NB 1 G64INI INTEGER.FN. 0002 G85TP INTEGER.FN. 0223 LABELED STATEMENTS :

\_ \_ \_

LABEL	ADDRESS	REFERENCED	ΒY	STATEMENT	NB	:
100 WRITEl	8000 0000	1,3 1				

×LIBEDT LIB

ΙN

×к,18 IN

×L,WRITE1 IN

×Z ×

\*WRITE1

/ / / / THIS IS AN EXAMPLE / / / / / / STOP \*LIBEDT LIB IN \*R,WRITEL IN

×z

JOH . EX2 . CDC	I.JII	A PROGRAM	AFILE DN THE P	ROGRAM_LIBRARY	40/01/78 SYSTLL	
1700 #A55	STORAGE	OPERATING SYS	STEN VERSION 5.D	DATE DE RANT	98/31/78 SYSTER	
2						
¥						
FTN						
Ę						
-				<b>B</b> + Cf <b>b</b>		
FIN 3.38 1	(0FT = 1)	XC)	WRITE2	PAGE 1	DATE: 08/31/76	
1		PROGRAM	WRITE2			
23			(3.100)			
3	100	FORMAT	{• / / / / THIS	IS ANOTHER EXA	MPLE ////+)	
4		FND				
FIN 3.36 4	0PT = 13	(C)	WRITE2	PAGE 2	DATE: 08/31/78	
111 2620						
PROGRAM LE	NOTE DA	120_1 <u>3</u> 2)				
EXTERNALS					•	
DUSTP DEG	JINI					
۶.						
{						
2						
+L16EDT						
LIE						
IN						
<b>₽K</b> ∎IB∎₽E						
18						
• • •						
#D.E						
*PeF						
#HITE2				-	· · · · · ·	
<b>6</b> 801NI	7020	DECK-ID HU4			÷ -	
GECEI.L	JDF 6	DECK-10_h05			-142	
SACH5	7117	DECK-ID H06		E SUMMARY	-116	
<b>VERMEU</b>	71F5	DECK-ID H07		E SUMMARY	-102	
- <del>6</del> 85666	730E	DECK-ID HOB	FTN 3.3 RUNTIM	E SUMMARY	-102	
WEDF10	73E5	DECK-ID HOS	FTN 3.3 RUNTIN	E SUMMARY	-116	
QEQ)	74AE	DECK-10 H10				
OHLUNI	-		FIN 3.3 RUNTIM			
WAFGET			FTN 3.3 HUNTIM	-, -, ,		
66MAGT		DECK-10 H13				
TAPCUN	764E	DECK-ID H14				
PSSTOP	765£	DECK-10 H14				
GBFAKU	7724	DECK-ID h17				
PAHABN	7798	DECK-ID 612				
Qfifhh	7788	DECK-ID +01			-106	
106F.5	77E9	DECK-ID H02			-106	
GRTHAN	7A1E	DECK-ID H03	FIN 3.3 RUNTIM	E SUMMARY	-115	
48EXP1	825F	DECK-1D H18				
OBELPS	82UA	DECK-ID H19				
FLUTN	£346		FIN 3.3 HUNTIM			
COMAFP	8504	DECK-1D 615				
DELDMY	8708	DECK-ID K19				
Q6PKMS	870A	UECK-ID 576	RPGII 2.0	SUMMARY	-126	
IN						

.. ...

.

<del>"N</del> +WRIT: In	84++8		
DL LIBMAC ASSEM ASSIM PASS2 PASS3 TABLST XMEF MACSKL MACRUS FTN ASCOPT PAGONAM PAGONAM PAGONAM DATE TIME TIME TIME TIMSA1 FTN3A2	SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT. SECT.	0C59 0C71 0C77 0CA3 0C8D 0C67 0D08 0F8A 0F8A 0F8A 0F8A 0F8A 0F8A 0F8A 0F	FILE FILE FILE FILE FILE FILE FILE
HMZENI HMINI HMIN2 HMIN2 HMIN3 START PRINT TRITE2	SECI. SECI. SECI. SECI. SECI. SECI. SECI.	2016 3067 3081 3098 2002 2002 2002 3085	FILE FILE FILE FILE
FINI IN +2 *LIDEUT LIB	-		
IN •R•WKI' IN	TE2+F		
#2	· ·		

3 –1 7

### EXAMPLE

# LIST OF PROGRAM LIBRARY

ALIBEDT		
+DL LIEMAC	SECT.	0054
ASSEM	SECT.	ĐC71
ASSIM	SECT.	0071
PASS1	SECT.	OC77 FILE
PASSE	SECT	OCA3 FILE
PASS3	SECT.	OCBL FILE
TAELST		OCE2 FILE
XREF	SECT.	DCF7 FILE
HACSKL	SECT.	DDDB FILE
MACHUS	SECT.	OF79 FILE
FIN	SECT.	-OF-BA
EXITE	SECT.	OFBA
PAGCHK	SECT.	OFBA
ASCUPT	SECT.	OF6A
PRGNAM	SECT.	DF6A
PAGNER	SECT.	0F8A
DATE .	SECT.	JOF 8A
TIME	SECT.	0F8A
FTN3A1	SECT	DF93 FILE
FTN3A2		1004 FILE

				1		
	3 SELL	-1020	FILE	ABCHPO	SECT	13F.7
FINJA		1057	FILE	28CMP1		13F7
FINJA		1080	FILE	₽8DF.AD	SECI.	13F7
FIN3E	SECT.	10A3	FILE	ABGENS		13F7
F.TN3C		1125	FILE	RECEND	SECT.	13F7
FTN3D	1 SECT.	1197	FILE	<b>Q85INE</b>		1401
FTN3E		11F7	FILE	46LUCH		1401
FTN3F1 FTN3EF		1250	FILE	<b>B</b> BR¥&U		1401
READ		12A2	FILE	QBINTE		1401
MRITE	SECT.	12FD		OBBE GE		1401
FREAD	SECT.	12FU		BCLKB		1401
FURITE	SECT.	12FD		OBRINT		1401
SCHEDL		12FD	•	ABIBUF		1401
TIMER	SECT	12FD		WRFLG		1401
DISPAT		12FD		ABERRH		1400
DISP	SECT.	12F0 12FD		OBFERM		1400
LINK	SECT	12FD		OBEREN		1400
ICLOCK	SECT	12FD		Q6DFNF Q6DF1n		1418
INPINS		12FD	*	QBQTOM	-	1416
OUTINS		12FD		480TKM		1421
RELESE		12FU -		Q80X	SECT.	1421
ICONCT		12FD		OBHOVE	SECT.	1421
-DCONCT		12FD			SECT.	4421
<b>M</b> 6FkEF		1300		460Z	SECT.	1421
<u>ú</u> sfkuf	SECT.	1300		GBGUN1		1428
<b>99</b> PKUP	SECT.	1300		969UN2		1428
ubuf 21	SECT.	1311		869UN3		1428
08C12F	SECT.	1311		QBFGET		142E
464F2F	SECT.	1311		<b>BBFPUT</b>	SECT.	142E
RETAD	SECT.	1311		GBLOCF	SECT.	142E
QSAVE	SECT.	1311		Q8IGH		142E
SAL	SECT.	1319		QBRAGT		1436
AES	SECT.	1319		<b>Q</b> 5EOTT		1430
SQFT	SECT.	131E		<b>e</b> sebck		1430
OUSG	SECT.	1326		UBUFLE	SECT.	1430
SIGN	SECT.	1326		BOWND	SECT.	.1430
OBOFIX	SECT.	1326		EOF	SECT.	1430
ABFX	SECT.	1325		TOCK	SECT.	1444
484FLT	SECT.	1328		Q8PSE	SECT.	1449
	SECI.	1328		308PSEN		<b>⊒</b> 449
HEIX FLUAT	SECT.	1328		<b>985TP</b>		1449
DFIX	SECT.	1325		QBSTHN		1449
48DFLT	SECT.	1328		-98C0+1		1449
DFLT	SECT.	1325		DBPAND	SECT.	1450
EXP	SECT.	132B		QBEXP1	SECT.	1457
ALOG	SECT.	1331		DBEXP9		145E
TANH	SECT.	1339		USE XPT		145t
SIN	SECT.	1340 1347		BBEXP2	SECI	_145E
CUS	SECT.			GAGGET	SECT.	
ATAN	SECT.	1347		SETEFR	SECT.	_1468
PARABS	SECT.	1350		ENCODE	SECT.	1460
W81FHH	SECT.	1350 1350		DECODE	SECT.	
GOFS	SECT	-1363		CUMMON	SECT.	1473
WETHAN	SECT.	1396		ISAVE	SECT.	1473
OBGINI	SECT.	13E8		IGETCH	SECT.	1477
GOUNIT	SECT.	1328		GETCH	SECT.	1477
<b>WBSKIP</b>	SECT.	1368		IPACK	SECT.	1470
ABCEND	SECT.	4312		UPDATE DECRI	SECT.	1482
				DECPL	SECT.	1486

_INTER_		148B.		SKFI		16BC	FILE
SPACEX	SECT.	1490		SILP	SECT.	16E9	
HOLRTH	SECL	1495		_SI	SECT.	16F1	FILE
QUOTE	SECT.	1495		SMDMF	PI SECT.	17+6	
DCHX .	SECT.	149D		#PSHL	DI SECT.	. 174E	FILE
HAASC		14A5		SHDH	PT SECT.	1751	
AFRMUT	SECT.	_14Ab		MPSHI		1759	FILE
RERMOT	SECT.	14B0		TSLU		179D	FILE
AFRMIN	SECT.	1485		ULBUF		1763	FILE
RFRMIN	SEC1.	1468		HNUP		17E6	FILE
_ASCHA	SECT.	1400		SUER		17F8	
HXDC	SECT.	1406		GETCH	HR SECT.	1835	
FLOTIN	SECT.	14CE		PUTCH		1835	
FOUT	SECT.	14D4		CREAT		183A	
_EOUT	SECT.			CLEAF		183A	
EWRITE	SECT.	14E6		DELET		183A	
-INITL1	SECT.	1468		OPENI		183A	
RESTRE	SECT.	14EB		CLOSE		183A	
FORMIR	SECT.	14F0		LOKFI		163A	
CHCNT	SECT.	14FC		UNLFI		163A	
	SECT.	1502		GETFO		183A	
UBUFL	SECT.	1507		-UPDF (	CE SECT.	163A	
QBOFX.				RENAL			
HEXASC	SECT.	1511		PUTS		183A	
HEXDEC	SECT.	1516			ER SECT.	183A	
ASCII	SECT.	1518		READF		183A	
DECHEX		1520		GETS		183A	
AFORM		1525		UPDRE		183A	
RFORM		152A		DELHE		183A	
FLUATG	-	152F		COMFI		183A	
.FLOT	SECT.			VOLUS		. 183A	
HFLOT	SECT.	1534		REDUC		163A	
IFALT	SECT.	1546		USER		18+3	FILE
SFALT	SECT.	1546		SYM50		1855	FILE
DPERNU	SECT.	1546		SYMEN		19FD	FILE
NXTOP	SECT.	1546		PROCE		1A0E	FILE
FPEROR	SECT.	154ê		UTIL	SECT.	_1A12	FILE
PROCHN	SECT.	1546		UTBAT		1444	FILE
SPECOP	SECT.	1546		UTDIS	-	1803	FILE
FLOFOF	SECT.	154t		UTHOS		1813	FILE
FIXFOF	SECI.	1546		UTSET		1821	EILE
DBDXP1		1553		JTPR		185E	FILE
SEDXP9	SECT.	553		UTEAT		184C	FILE
DOUT	SECT.	1553		UTDIS		186D	FILE
LULIST		1557		UTFLU		.1886	FILE
LISTR	SECT.	1580		UTINI		1899	FILE
OPSORT	SECT.	1580		UTDEF		18A9	FILE
HGNRD	SECT.	1560		UTSTA		1880	FILE
ELSORT COSY	SECT-	15AC		UTDEL			FILE
LCOSY	SECT.	15C4 1613			A SECT.		FILE
CYFT	SECT.	1613 161E		UTLIS		18F1	FILE
IOUP	SECT.			UTREN		1002	FILE
IUUPV4	SECT	1626 162F	FILE		M. SECTA	1000	FILE
DTLF	SECT.	1640	1465	UTHOL		1010	FILE
USKTAP	SECT.	1654	FILE	UTDIS		1019	FILE
LIHILD	SECT.	1673		UTSAY		1021	FILE
LIBIDO	SECT.	1677	FILE		GSECIA	1060	FILE
HELPER	SECT.	1682	FILE	UTCON		1074	FILE
SKED	SECT.	1665	-		P. SECT.	1070	FILE
	32018	¥000		UTREL	O SECT.	1688	FILE

UTCOPY	SECI	1CF2 JJ	LE YOITLF	SECT.	2157
UTLOAD	SECT.	1020 FJ	LE Y9LAHD	SECT.	2157
UTOKLD	SECT.	1067 FJ	LE TOMMON	SECT.	.2157
JTRMLD	SECT.		LE YONSON		2157
			LE Y9PAGE		
EDITOR	SECT.				2157
RMUUPN	SECT.		LE Y9TBOT		2157
RPGHU2	SECI.	JEF6 FJ	LE Y91NVF		.2157
RPGMU3	SECT.	1F28 FJ	ILE Y9DSEG	SECT.	2157
RPGHU4	SECT.	JETA FI	LE Y9F656	SECT.	2157
KMUCLO	SECT.		LE POSSPE		2157
RHUCS	SECT.		LE POSSKE		2157
			LE POSSPA		2157
RPGSHG	SECT.				
RP65M1	SECT.		LE POSSKA		2157
<b>RPGSM2</b>	SECT.		ILE R90COL		2157
RPGSM3	SECT.		ILE R9RECP		2157
RP65H4	SECT.	20E9 F1	ILE R9TANF	SECT.	2157
RP6SH5	SECT.	20EC F.	LE _R9TFLO	SECT.	2157
RPGSM6	SECT.		ILE Y9APF		2157
.RPGSM7	SECT.		LE Y9ASPO		2157
	SECTA				2157
RPGSME	SECT.				
<b>RPGSI</b>	SECT.		ILE Y9DTPT		2157
RPGII	SECT.	2145	THE		-2157
RPSXX	SECT.	2145	Y9FIPE	SECT.	2157
REGYY	SECT.	2145	Y9FIPT	SECT.	2157
RPGZZ	SECT.	2145	Y9FLHT	SECT.	2157
CATLO	SECT.	2149	YOFFTL		2157
			YYFPTH		2157
CATSEG	SECT.	2149	YGFSSA		
RPGFIL	SECT.	214D			2157
RYCNTR	SECT.	<b>214</b> D	Y9HIND		2157
RYJUMP	SECT.	2140	YYHNUP	SECT.	2157
R9SGT6	SECT.	214D	YYIBUF	SECT.	.2157
R95GIX	SECT.	2140	YOKALA		2157
RUCKSG	SECT.	214D	Y9KAPF		2157
R9MUNC	SECT.	2140	Y9PSFG		2157
		-214D	YPRECF		2157
ATTCHK	SECT.		Y9RFTF		2157
R9BRAK	SECT.	214D			
R9ROOT	SECT.	2157	YYTOPI		2157
<b>Y9</b> PF C5	SECT.	2157	Y9VF11		2157
Y9FDC1	SECT.	2157	Y9XPPF		2157
TOCHST	SECT.	2157	Y9XFTE		2157
YOMHST	SECT.	2157	DMPTLK	SECTA	2157
YSINK	SECT.	2157	TOTRCE		2157
	SECT.	2157	Y9ERCE		2157
YSMHLD			Y9IREG	-	2157
YSDETL	SECT.	2157			
YOTOTL	SECT.	2157		SECT.	.2157
YOLSTR	SECT.	2157	Y9LABL		2157
Y9DUTT	SECT.	2157	Y9FINX		2157
YYTOTT	SECT.	2157	Y9FSTL	SECT.	2157
YSEUTT	SECT.	2157	ROUSEH	SECT.	2157
TALSO	SECT.	2157	ROUNIT		2157
			- · · · · ·		
YOCARA	SECT.	2157	R9PODE R9PORT		2157 2157
YSMARA	SECT.	2157			
YUDAT	SECT.	2157	R9EDTJ		.2157
YYUDAY	SECT.	2157	RYEDTZ		2157
YOUYER	SECT.	2157	R9EDT3	SECT.	2157
YOUHTH	SECT.	2157	RAEDIA	SECT.	2157
YPEDIB	SECT.	2157	R9KFRT		2169.
79TB10	SECT.	2157	R9INTE		2169
			_H9CLIN		2169
¥9CHOV	SECT.	2157			
¥9INTA	SECT.	2157	Ryhtin	JELI.	2169

3-21

ROVIND		2169	ROMVER	SECT.	ZICE	
ROUSND	SECT.	2169	Rohibx	SECT.	21CE	
ROMRIN	SECT.	2169	R9MVE	SECT	ZICE	
ROFCIA	SECT.	2169	ROLEY	SECT.	21CE	
RISTIS	SECT.	2169	R958Y	SECT.	21CE	
ROHLFU	SECT.	2169	R9M1E	SECT.	21CE	
ROREPT	SECT.	2169	R9MVh	SECT.	2104	
RORYST	SECT.		ROFTNX	SECT.	-	
		2169		SECT.	2108	
RYACC1	SECT.	2169	CVASEB		21£5	
YACC1:	SECT.	2169	R9FLDL	SECT.	21EA	
YACC10	SECT.	2169	R99998	SECT.	21F.0	
RYACIS	SECT.	2169	ROUNPK	SECT.	21F6	
RYAC25	SECT.	2169	SUBRFL	SECT.	21FC	
R9AC35	SECT.	2169	SUBRED	SECT.	2201	
R9AC1N	SECT.	2169	SUBRMY	SECT.	<b>2</b> 208	
R9AC2N	SECT.	2169	SUPRLM	SECT.	2208	
A9AC3N	SECT.	2169	SUBRML	SECT.	2206	
R9PPUF	SECT.	2169	SUBRIN	SECT.	220F	
POUPOF	SECT.	2169	SUBKAJ	SECT.	2216	
R9INRZ	SECT.	2169	CATFIL	SECT.	221E	FILE
RUINEF	SECT.	2169	SWITCH	SECT.	2231	FILE
ROINPH	SECT.	2169	RBDPCH	SECT.	2235	
ROPONT	SECT.	2169	REDSEG	SECT.	2235	
RUCNCL	SECT.	2169	REDFIL	SECT.	2239	FILE
YERRS	SECT.	2169	MOUNT	SECT.	224A	
ROFISH	SECT.		TRACER	SECT.		FILE
		2169			2258	FILE
RUVSHT	SECT.	2169	DSURT	SECT.	225D	FILE
ROVSA	SECT.	2169	SHCHON	SECT.	ZZEE	FILE
R9FT1M	SECT.	2169	SMCEDT	SECT.		. FILE
ROFFCH	SECT.	2169	SMCSKT	SECT.	2317	FILE
R9CFIL	SECT.	2169	SMCIMG	SECT.	2310	FILE
RONFCH	SECT.	2169	SMCFMG	SECT.	2322	FILE
RYPRGE	SECT.	2169	VTEST1	SECT	2326	FILE.
R9HR5N	SECT.	2169	VTEST2	SECT.	2347	FILE
RYMRPR	SECT.	2169	VIESTS	SECT	2368	FILE
R9LRS+	SECT.	2169	VTEST4	SECT.	2360	FILE
ROHYPS	SECT.	2169	VTEST5	SECT.	2360	FILE
ROULTE	SECT.	2169	VTEST6	SECT.	23F 0	FILE
RYFHMK	SECT.	2169	VTIMES	SECT.	2412	FILE
RPACAX	SECT.	2169	JIK	SECT	242A	FILE
RPACXI	SECT.	2169	FMERR.	SECT	2428	
YACAAN	SECT.	2169	HEXLCZ	SECT.	2438	
RUSAVE	SECT.	2178	JIMEIN	SECT.		FILE
ROREST	SECT.		TIMEIT	SECT.	2442	FILE
		2178	PROG1.	SECI	2462	E 11 E
ROFLON	SECT.	217F			247.0	FILE
B9FLU.	SECT.	217F	PROG3	SECT.	249F	FILE
N9FLUE	SECT.	217F	PRUGS	SECT.	_24D5	FILE
STRACE	SECT.	2164	PRUGE .	SECT.	25AC	FILE
SYSKSG	SECT.	2189	TIHIT	SECT.	2518	
RYEXIT	SECT.	2197	PR0G2	SECT.	2536	FILE
R9FSTL	SECT.	2190	PRUG4	SECT.	.2591	FILE
R9ELOC	SECT.	21A2	PROGZA	SECT.	25DC	FILE
RYTRC	SECT.	-2145	INY_	SECT.	2617	
RETROT	SECT.	2188	PROG7	SECT.	2618	FILE
KYINUH	SECT.	218E	PHOG4A.	SECT.	2677	FILE
PYLEL	SECT.	2105	DMN2	SECT.	2649	FILE
ROGTL	SECT.	2105	TECH18	SECT.	2505	
ROMIN	SECT.	21CA	THUPPT	SECT.	2517	
RUSEYX	SECT.	21CE	THANLZ	SECI.	2579	
RALBYX	SECT.	ZICE	TOPUKG	SECT.	2586	
		6.5 96				

. ر

.

.

-

		• 38/1		
FOULST	SECT.	. 258E	TOZSCH	SECT.
TUCOPY	SECT.	2508	TOZCXY	
TOSETI	SECT.	ZEED	TOZUXY	
TUGENL	SECT.	2706	TUSHLD	
TATINE	SECT.	2706	TUZINF	
TOULUF	SECT.	2706	TUDMPA	
TUROUT	SECT.	.2708	TUZHLF	
TUMSOT	SECT.	2708	TUZSEL	SECT.
TEGCHK	SECT.	2708	TUZHLP	
TUSCHR	SECT.	2708	TOPRTZ	
TUCLAY	SECT.	-2706	JUPKIS	
TUUPXY	SECT.	2706	TOPSL1	
TORECD	SECT.	2724	TUPSEL	
TRIDCD	SECT.	2757	TODLCH	
.JQAJAX	SECT.	275E	ZTEC	
TOUPHK	SECT.	2765	TOUTIL	SEC1.
_TUSTKG	SECT.	2774	JUPSLI	
TOPRNT	SECT.	2760	TOSPHD	
THEDIT	SECT.	2766	BENCHI	
TOGENC	SECT.	27AE	BENCH2	
JODCOD	SECT.	27AE	CUMPL	SECT.
TUCVHA	SECT.	27AL	TXLIST	SECT.
TOCYHD	SECT	27AE	BIOR	SECL
JOCVAH	SECT.	2748	TODSCH	
TUCVUM	SECT.	27AE	TODMPR	
TUTUAY	SEC1.	2A62	TUZSDA	
JUNTRA	SECT.	2768	LOGTEC	SECT.
TULDED	SECT.	27E0	BMIENT	
TUZGEN	SECT.	-27FU	BM2ENT	
TUSELC	SECT.	2809	BMINI	SECT.
TENAUD	SECT.	2844	_BMIN2	SECT.
TUSLS	SECT.	2869	BMIN3	SECT.
THEADR	SEC1.	2879	START	SECT.
TGABI	SECT.	2879	PRINT	SECT.
JORTNX	SECT.	2879	WRITE2	
TUSETS	SECT.	287E		
TASETC	SECT.	-2880	FINI	
TOUSEA	SECT.	2860	IN	
JUCUNT	SECT.	2606	•	
TOLERT	SECT.	28EB	•Z	×
THERM	SELL	. 2941	÷	
TOSELF	SECT	2910		
TUHLPF		2942		
TURDER	SECT.	2965	•	
TOSRCH	SECT.	296E		
TUSURT	SECT.	2985		
LOGOTC	SECT.	2E6C FILE		
TUDATE	SECT.	2485		
JUTIME	SECT.	2AB2		
TUZCUN				
TUCCHI	SECT.	241C FILE		
TUCCP2	SECT.	2909 FILE		
JUCCP1	SEC1.	2996		
TOPRTA	SECT.	2047		
TOZTEC	SECT.	2902		1. A.
TUZTIN	SECT.	27F D		
JUZBUF	SECT.	27FD		
TEZROU	SECT.	27FD		
TUZKSC	SECT.	27FD		
TUZGCH	SECT.	27FU		

-2001	
2E62	
2AB8	FILE
2AD6	FILE
2AED	FILE
2050	FILE
289E	EILE
2489	
2469	
2F 40	
3194	FILE
2024	FILE
2076	FILE
3067	FILE
3081	FILE
3098	FILE
2002	
2002	
	FILE
2005	C.al-Laŭ

.

- -

.

27FD. 27FD 27FD 2A76 2A85

2459 2450 2805

2809 2869

2014

2C3U 2C42

2AH9 2C65 FILE 2F9F FILE 2DD1 FILE

3-23

.

### SYSTEM LIBRARY

### SYSTEM MACROS INITIATE PROGRAMS IN THE SYSTEM LIBRARY

SCHDLE c, p, x, d ALLOCATABLE CORE SYSCHD c, p PART 1

### HOW TO PUT A PROGRAM IN THE SYSTEM LIBRARY

```
*JOB,SYSLIB,CDCIJ, PUT A PROGRAM ON THE SYSTEM LIBRARY
*FTN
OPT LXR
SOURCE PGM
THIS PGM MUST BE
WRITTEN IN A
SPECIAL FORM TO RUN IN ALLOCATABLE
CORE
MON
*LIBEDT
*K,I8,P8
*M,31,,,M,N
*DM
```

HOW TO DUMP SYSTEM LIBRARY

\*JOB, LSTLIB, CDCIJ LIST SYSTEM LIBRARY \*LIBEDT \*DM \*Z 67<sub>8-</sub>

### LIBEDT CONTROL STATEMENTS

# MANIPULATE PROGRAM LIBRARY

*L,epn	ADD/REPLACE PROGRAM
*N,n,w <sub>1</sub> ,w <sub>2</sub> ,m	ADD/REPLACE FILE
*R,n,F	REMOVE PROGRAM OR FILE
*DL	LIST CONTENTS OF PROGRAM LIBRARY DIRECTORY

## MANIPULATE SYSTEM LIBRARY

*A,or,s,n,d,	REPLACE PARTITION PROGRAM
*M,or s,d,M,N	REPLACE SYSTEM LIBRARY ENTRY
*DM	LIST SYSTEM LIBRARY DIRECTORY
*S,or,v,m	SET CORE REQUEST PRIORITY

# <u>COPY</u>

*T,i,mi,o,mo,n,f	COPY
*F	TERMINATE *T
*FOK	TRANSFER FOR *T
MISCELLANEOUS	· · · · · · · · · · · · · · · · · · ·
*P,n,R/P,Sa	LOAD, COMBINE AND PRODUCE ABSOLUTE RECORD
*K,lu,Plu,Llu	CHANGE STANDARD UNITS
*U	GET CONTROL STATEMENTS FROM COMMENTS DEVICE
*V,lu,m	GET CONTROL STATEMENTS FROM 1U
*Z	TERMINATE LIBEDT



### JUB,CDCIJ,\*\*LIST CREPT TABLE EXAMPLE TO ILLUSTRATE CREPTO AND CREPT1 1700 HASS STORAGE OPERATING SYSTEM VERSION 5.0 DATE OF RUN: 01/30/79 SYSTEM ID: ARNFAC 18-20

22222222222	DDDDDDDDDDDDD	000000000000000000000000000000000000000		L L L
000000000000000000000000000000000000000	DDDDDDDDDDDDD	2222222222222	111111111111	LLL
000000000000000000000000000000000000000	DDDDDDDDDDDDD	000000000000000000000000000000000000000	1111111111111	111
CCC CCC	000 000	000 000	111	L L L
CCC	000 000	CCC	111	L L L
000	000 000	CC C	111	լլլ
CCC	DDD DDD	CCC	111	L L L
CCC	DDD DDD	CCC	111	L L L
CCC	DDD DDD	CCC	111	f f f
CCC	000 000	CCC .	111	LLL
CCC	000 000	222	111	<b>L</b> LL
222 222	DDD DDD	222 222	III	LLL LLL
000000000000000000000000000000000000000	DDDDDDDDDDDDDD	222222222222	1111111111111	<b>FFFFFFFFFFF</b>
000000000000000000000000000000000000000	DODDDDDDDDDDDD	2222222222222	111111111111	11111111111111
2222222222	DDDDDDDDDDDDD	00000000000	1111111111111	6666666666

0001	NAM CREPT LIST CREPT TABLE
0002	ENT BEGIN
0003 P0000 0800	BEGIN NOP
0004	EXT SCHTOP IS IN CREPTI
0005	EXT LOGIA IS IN CREPTO
0006	EXT DUMMY2
0007	* NOTE- THIS IS A DO-NOTHING PROGRAM
8000	ITS SOLE PURPOSE IS TO LIST THE
0009	CORE RESIDENT ENTRY POINT TABLE
	· · · · · · · · · · · · · · · · · · ·

0011	P0001 P0002			LDA+	LOGIA			
0012	P0003 P0004			LDA+	DU MMY2			
0013	P0005 P0006	C400	x	LDA+	SCHTOP			•
0014			~	END B	EGIN			
PGM=	0007	ť	7)	CDH = 000	0 (	0)	DAT = 0000 (	0)

3-26.2

	С	REPT			PAGE 2		D	ATE: 01/	30/79
*** S Y	мвО	LTA	BLE	***					
BEGIN	0002	DUHHY2	0006	I	0000	LOGIA	0005	SCHTOP	0004

\*CTD,PLEASE TYPE \*E AFTER LOADER ERROR E10 \*CTD,THIS WILL CAUSE LOADER TO LINK WITH CREPT \*L,8 CREPT 6800 LIST CREPT TABLE \*X E10 DUMMY2 LOGIA SCHTDP

EN1	TRY PDINT	TABLE -	-					
2	TSLSIZ	3100	P1829	073F	NIB	3EE3	FNR	380D
	TOD	3E0B	HAKQ	3882	LOCF	3F8D	BSMD	4F51
	XHALC	2490	ADEV	38E0	THDS	7FFF	REQXT	34DB
	R9MUX1	0000	R9HUX2	0002	R 9HUX3	0003	R9HUX4	0004
	R9HUX5	0007	R9HUX6	0001	PBATOO	083C	PBATO1	OBBA
	READRC	47FC	CONM18	7FFF	JBCNFG	3FA8	RELBYQ	55AF
	HRECAD	4972	DATENT	0000	VOLBLK	0255	DGNTAB	0480
	MICSUB	0022	NSTACK	0005	TSTLOC	0233	THRTHD	3DDF
	VERIFY			0005 008D		7F 80	TSQPRI	
		8400	DISHNT		SECTOR	0000		0003 7FFF
	STDINP	A 000	UNPTIM	3F7D	N14		GHINTX TSLUNT	
	UNPSRT	6800	TSUSER	OAF4	FUNSHR	4B41		3125
	L1829	0200	L1860	0489	I 18331	4DD8	P83310	0580
	FILE4	3F8C	CPREL	33DF	RCTV	3407	MINTO	1679
	FHPA01	0900	FMPA02	0907	FMPA03	09EC	BRKPT	0070
	MONTO	1676	FMPA06	0420	FMPA07	0A28	FHPA08	OAZB
	FHPA09	0A2D	ASAV	3850	FMPL01	5F5A	K65CDR	7FFF
	FHPL03	6220	FMPL04	61F4	FMPL05	6584	FMPL06	5FF3
	FMPL07	5DDB	FMPL08	5D94	FMPL09	612D	DUMMY1	OOCB
	DUMMY2	0002	UNPEND	A7FF	JPSTV4	0046	RELSIA	3F79
	WTREAD	3042	RMUCLO	0007	SLICER	287A	TSLMSB	31CA
	TSCNAC	2642	THRLVL	0004	ERRMSG	3F74	SCHTOP	34E5
	REAREQ	279E	TSCHAN	3163	STRSEC	OADA	BSYEFS	4006
	STRLEN	F83D	TSATCH	28F7	PGLUNT	3122	SYSLVL	3236
	ннанах	0416	CLRTCU	5190	CNTHAR	1683	CYLTRK	51E9
	GTNXUH	2A17	S1827	0324	IUP	3F 80	S18277	032D
	LOGIA	0438	VOLA	3809	CONCU	512D	NABS	3781
	CPFET	3476	MIINP	04EA	SWTCH	3F8F	NMONI	3499
	CPMOD	33F8 ·	XMAT	0A01	JBFLV4	0000	DOUT	7FFF
	PARAME	3771	EFDATA	4D09	FBASV4	7FFF	MTBFEO	0,9 C B
	ECCALG	5206	RDPTV4	7FFF	FMSAVA	OABA	JPFLV4	0054
	MASCON	5652	COMPV4	3F86	INPTV4	3F81	MASEXT	5580
	TSMEND	OAC4	JPCHGE	002 A	FINDRQ	380D	ALCLGH	19F7
	SCHSTK	03D8	LSTLOC	0972	MPFLAG	0170	DATSEP	002F
	TSIPRC	2BDF	ADNSHP	2405	TSLOFF	0007	STRBAS	F000
	DUMALT	0002	RCOVER	0069	UPLOWM	3827	TSEMCP	333C
	N15	0000	TSMMER	3360	CONSLU	0004	CONTCU	4E3D
	LRGUSR	0A31	НА	38AB	REL	3ACO	IP1	3847
	MAS300	5580	IDLE	10D7	HASKT	0145	LIBET	3F77
	PGMIN	30EA	MHREL	2855	SPACE	176E	SABS	3789
	ECORE	3AC5	RDISP	34E5	NUMCP	0006	TK7RH	7FFF
	FMPA10	0A39	FMPA11		-FHPA12	0 A 5 D	FMPA13	0A6B
	FHPA14	OA7B	FMPA15	0A92	FMPA16	0A99	FHPA17	0AA3
	FMPA18	0AA6	FHPA19	OAAC	FMPL10	6581	MTBFSO	0359
	FMPL12	623A	FHPL13	62A2	FMPL14	657D	BUSY	0973
	FMPL16	6092	UCTABL	OCE2	FMPL18	5F2D	FMPL19	6227
	HAXCOP	001E	LOBDTB	0145	UPBDTB	0194	PKEYV4	7FFF
	TSPAGE	0970	FMPFLG	7FFF	SKALND	5023	JBCNCL	3F 92
	UNPIOF	3F7E	LRTABL	0D96	LSIZV4	0488	PGMINT	310F
	TSULBF	272A	SYFAIL	0187	OFNSHP	2A55	IDUMMY	4DB4
	RESTOR	0062	COMPRQ	3882	N 11	0000	SYSSEG	0085
	CNDRIV	5158	CUCNST	5122	TSHUSR	0A44	NTSUSR	0003
	TSEXIT	316F	SYSYER	3738	HI	3E54	HOV	3FC5
	USE	7FFF	IDLER	1000	FILE1	3F 89	JPRET	1688
	MP1234	3813	NDISP	7FFF	K65T10	7FFF	NXUC	DALD
	K65T12	7FFF	MIBUF	3F75 .	IPROC	3837	NUHLU	0014
	NXUM	0A21	JPRET1	3FA9	CARDRD	375F	JLGDV4	003F
	SHDCPA	54CA	UZINIT	7FFF	FMUFCB	469B	RELFIL	7FFF
	VOLEND	0308	OUTPV4	7FFF	LUNAME	0494	ONTIME	OA3B
			3011 1		- UNANL	5177	JITT ATTL	0 ~ 0 0

3-26.4

	DENXUC	2A6A	FSTIME	10F8	ABSPAR	44DE	EXPIRE	2643
	USKNPG	5200	TSWSEC	2 80 B	RQLLIM	0A32	TSCKPH	2 B A B
<u>۱</u>	EFSTOR	009A	SHTSIH	0318	JOBPRO	0015	COBOPS	7000
)	COMREQ	579A	AMINTX	3F13	EMPSRT	10F5	SYSDAY	3131
	SHAPAR	OAF9	PRO	3838	ASC	3484	RW	36 A 7
	JPT13	0031	SAVLU	3689	SEEK9	5033	CPTBL	098F
	CPADD	3447	DAYTO	1677	M1811T	5AE0	ISMD	4008
	СРСНК	3306	MMALC	2810	MIPRO	0080	FLIST	1681
	PORTS	07FA	PWFOV	3848	SPCEV4	7FFF	SETBND	3383
	JLLUV4	1684	STLPV4	3A2C	LIKDUM	5210	DEVERR	33E0
	SETFNS	5019	FMEDEC	5F82	CPTBLN	0013	HSIZV4	FFFE
	TSAREA	096F	TSVFTN	288C	JOBENT	000E	CLRINT	4F29
	HORMIN	1670	SBATOU	034B	SYSCOP	007E	FMBRRN	4707
	N12	0000	PINREL	7FFF	SYSHON	3037	N5	0000
	LSTOUT	0009	N7	0000	N8	0000	N9	0000
•	AYERTO	1672	LVLSTR	0000 095D	L1827	0308	S1860	
			ECXIT					030E
	L18277	0275		5391	FILE2	3F 8A	ENDOV4	253F
	MHEF	4D22	DONE	4E26	CPDEF	3395	I1811T	5B1E
	ESMD	4EBF	MONI	3499	YERTO	1675	NAMEV4	004D
	BUFFE	1670	HINT	3E54	LOOP	3464	JPSHT.	3F88
	QSAV	3846	VINPV4	3F86	CDRDSM	7FFF	XMTEND	0A15
	ALTDAI	54ED	TDFUNC	0093	FHSCOM	4428	TIMCPS	0030
	ALCORE	38F3	LDADIN	3F90	BGNMDN	2540	CLRDAS	5196
	LBATIN	0543	RLSECU	5013	PRTCDR	0A2B	TSBGIN	2878
	NRERLE	ODC3	TOTHIN	167D	INTSTK	0185	SHPSEC	0A2D
	FSLIMT	OFEC	TSINTR	3112	EPDRTS	0836	INSTLU	0006
	SYUTIL	OOAF	L000	0120	C18331	4E 2A	TIMEC	0005
	CHAIN	3160	XMREL	2AE2	AREAC	1788	SECON	167A
•	PCORE	04BA	TRVEC	3F72	DHADD	48F5	UPTOD	3E05
	MMAT	0417	CONTA	167B	SHDGD1	54EF	MSAV	38A7
	DATFLG	4E49	TBLADR	10F4	SEKDON	5093	BATINP	000D
	STHSV4	1408	POLCHK	51BD	NIPROC	3837	KIBSEC	0003
	TSNABL	2640	PARTBL	096E	LIBEDT	0000	EFLIST	0041
	RMUCFT	0006	SMDGDR	54EF	UNLOCK	482E	PROTEC	001C
	AMONTO	1673	INVINT	04B3	CLFRID	467F	TSPHIN	30ED
	HKSPLU	0430	N13	0000	INIPRT	5977	TSCKHU	23CF
	EXTSTK	0205	OVEVOL	38E6	ССР	0974	LOG	4047
	LOGI	044D	LOGZ	0462	MAKEQ	3882	BEGIN	6300
	S1811T	5AAB	LUABS	3771	NENR	38 O D	JKIN .	3F 91
	JCRDV4	0038	XMMOD	2 AE A	NSHP	0425	AFILV4	0058
	ODEBUG	0077	TSIDC1	3262	TSIDC2	3300	SCHLNG	0060
	LUADSD	0007	MASERR	5684	CALTHD	095B	MASDRV	54FD
	HNTCHK	0086	TSTASK	2648	BATLST	00 0E	PLENTH	000D
	JPLOAD	0023	XMBLOK	2646	TSOFFM	0A34	TERMLU	0005
	DENSHP	2A5C	DNNXUC	29DB	TSATTC	3130	PTYERR	3848
	FSCTNE	001E	LHTSIH	0330	EMPSTP	10F6	T1	36A7
	T2	36A7	ONNXUM	29E2	T4	36 A7	<b>T</b> 6	36A7
	LSTPRT	0003	AUTOBT	0 0C 4	<b>T</b> 9	3555	LTSUSR	0030
	HAXSEC	0168	SYSID	0174	UBPROT	0191	LBPROT	0192
	ALTERR	0477	TK7WEF	7FF F	TK7DAT	7FFF	NBRLIN	0004
	AUTON	083B	N4	0001	N6	0000	N10	00 00
	PTNALC	7FFF	ACPTBE	0975	CPTBLZ	0072	PRONTR	3E08
	BAITOS	0001	RQULIM	0A33	RETIME	0A 39	FILOAD	0A3E
	<b>QPASHD</b>	0A3F	HKSTAT	0A43	RHUDPN	0000	RMUCSH	0001
	RMUCFO	0005	TSPORT	OAC4	TSPEND	UAF4	TSUEND	0824
	HWINIT	7FFF	SIMRSV	7FFF	FMRDEL	5E 81	FMMOSU	000A
	FMMGIU	000Å	FMNRCD	0010	UCTLEN	00B4	MAXLOC	0009
	FMMOSF	0006	FMFCBS	ODC 4	FMMOIF	0006	FMFCBI	0615
	FCBSCT	OECO	FSLEND	1063	MMLUTB	1064	PCTABL	107D
	IDLCTR	10E1	TMRTYP	1055 10F1	TMCODE	0008	DHICOD	10F3
	IDECIK	IULI	1118415	L UI <sup>®</sup> L	THEODE	0000	UNIT COD	T 01. 2

BUFF	110C	CGHOST	1670	ADAYTO	1674	HORTO	1678
TODLVL	5016	NSCHED	167E	PSIZV4	0488	DDBSIZ	0369
CHRSFG	167F	FMASK	1680	Q8STP	1682	T10	176E
<b>T</b> 17	176E	NI	0362	NZ	0246	S1829	0334
SBATIN	0330	LBATOU	050D	FMPL02	64 A 2	FHPA04	09FA
FMPA05	0 A 0 8	F MPL11	6166	FMPL15	5F4A	FMPL17	50C8
DATBAS	0000	TSURTN	26E0	TIMSLC	28C3	TSACTV	2641
TSMFLG	2645	<b>DNNSHP</b>	2959	DFNXUC	2A4E	DENXUM	2 4 6 3
XHRSV	2494	XMRTN	ZAE6	TSCLOK	2873	TSRFTN	2898
TSCLLE	2643	TSPMCK	2805	UNPTBL	2053	SLICUP	3130
TSLCUP	3133	ATTACH	3139	TSLLSB	31 CB	TSXERR	315B
PGMOUT	3160	TSLICE	3200	TSUSCP	3253	EXTREG	336F
CPSET	3410	DISPXX	34E6	T18	3555	T19	35E8
TO	36A7	CKTHRD	3735	RPHASK	372F	T14	3755
T16	3766	CABS	3709	ALLIN	37E2	PHFAIL	3887
ALVOL	3809	VOLR	38DE	OFVOL	38E6	REGALC	38F3
RTNCOR	396F	ICORE	39A3	T12	3A 8D	SHAPCK	3ACE
LEND	3 A 5 E	SHAPON	3 A 5 D	OUTPUT	3A22	SPACE4	3A56
NUG30A	3A70	SCH	3AE5	NCHPRQ	38 82	ALTDEV	3BE0
CONVER	3009	ALTSUB	3030	THINT	3051	TIMEUP	3096
T8	3D51	T15	3D51	DTHER	3DE3	DTIMER	30E3
HIBX	3EE4	RELFLE	3F34 ·	JOBSTR	3EB7	PARBV4	3F7A
SCHERR,	3FB1	JOBIND	3F7B	TRANV	3F 72	UNPIO	3F7C
SPASH	3F85	FILE3	3F8B	R EC DV	3F78	LPTRS	3F8E
BATCLU	3F7F	PRORET	3F87	JBPRDE	3F73	TRNVEC	3F 76
AUTF9	3F82	AUTFA	3F83	AUTFB	3F 84	JBCFGZ	3F98
COUTV4	3FDC	OLDUMP	<b>3FFE</b>	COBDP	4183	FHSHAP	43F5
FHCOMP	443 A	FHCONE	442 C	FHPPRO	43E9	CKUADR	44ED
MMREAD	4518	HMHRIT	451C	LOKCHK	45 D C	REHLOK	454F
INSLOK	465 B	FMCHKO	46D3	FHCBVL	46E1	PUTREC	4711
GETNXT	48D6	HRTBAK	4904	COMSEQ	49BE	LDCKFL	4B13
FSHARE	4 B3 B	DHSUB	4 C1 B	DHHUL	4C26	CEFDTA	4007
EFLOCK	4 CAB	EFCOVL	4D08	CDUMMY	4DB5	EDUMMY	4DB6
GETLOS	4E28	CSHD	4E2A	E18331	4EBF	EGHOST	4F36
WANTDR	4F50	BSMD4	4F70	ALMERR	4F80	XSMD	4FCE
CLRSKN	5048	SEKCHK	5028	SEKCOM	5092	SEKINP	5091
CKOVRL	51CF	CLRSTS	5190	CLRTDA	518A	DASTAT	51A8
DRICHK	51C8	MSBLSB	51F7	CLRACR	5142	SHDSTS	51AE
SELFLG	511F	FFILBF	5405	FILSHD	54C7	SHDCPG	54DE
SMDCPS	54D0	SHDACP	54E9	SMDGCU	54ED	SHDRDR	54F1
LTOFDR	54F6	MPDVCK	54F9	MPDRIV	54FB	ITRMNL	5688
ETRMNL	5808	CTRMNL	5862	ICONSL	5824		

JUB, JOHN, CID

٠

1700 HASS STORAGE OPERATING SYSTEM VERSION 5.0

MASS MEMORY RESIDENT EXAMPLE DATE OF RUN: 01/30/79 SYSTEM [0: ARNFAC 18-20

(07/11/78)

	111	00000000000	ннн	ннн	NNN	NNN
	111	000000000000000000000000000000000000000	ннн	ннн	NNN	NNN
	111	00000000000000	ННН	ннн	NNN	NNN
	111	0000 0000	ннн	ннн	инии	NNN
	111	000 0000	ннн	ннн	NNNNN	NNN
	111	000 000000	ннн	HHH	NNNNN	NNN
	111	000 000 000	нннннн	ннннн	NNN NNN	нии н
	111	000 000 000	нннннн	ннннн	NNN NI	IN NNN
	111	000 000 000	+++++++++++++	ннннн	NNN N	INN NNN
	111	000000 000	ннн	ннн	NNH	нинии
	111	0000 000	ннн	ннн	NNN	NNNNN
111	111	0000 000	ннн	ннн	NNN	NNNN
1111111	111111	00000000000000	ннн	ннн	NNN	NNN
111111	111111	000000000000000000000000000000000000000	ннн	ннн	NNN	NNN
11111	11111	00000000000	, HHH	ннн	NNN	NNN

•

3-26.7 \*K, P8 **\***ASSEM

		CONTI	Ň	PA	GE 1		DATE: 0	1/30/79	
0001 0002				NAM Ext	CONTIN Dummy2	DECK ID (	CAL INTER	ACTIVE PAUSE	C
0004			<b>* *</b>			SS MEMORY			
0005 0006			* *		REQUESTS	PRDGRAM (	TH) USING	i	
0008			*			THIS PROG ERS FROM			
0010 0011			* * *	INPUT	JNIT AND	RESPOND TI PATTERNS	D DIFFERE		
0013			*			ARACTERS			
0014			*			HE PROGRAM	M PNDYES		
0015 0016			≠ ★ ·	IS SCHI		PUT. THE	PPNCPAH T	ERMINATES.	
0017			*			E IS TYPE		ENTERNIEJ.	
0018			*			D GARBAGE	·		
0020 F				NUM	\$C8FE		HORD ADD		
0021	P0001			STA	REL+2	LUKE	RELEASE A	UDKE22	
0022	OUOL		CONTIN	FWRITE	4.REPLY-	++1, CONMS(	G-++5.CON	SIZ,,6,6,,1	
0022 #	P0003	54F4							(
0022									~
0022 F									
0022.8	P0006								
0022 8									
	P0009							,	
0023				JMP-	(SEA)	JUNP	TO DISPAT	CHER	
0024			REPLY	FREAD	SF9,CHEC			SIZ,,6,6,1,I	
0024									
0024									
0024									
	POOOE								
0024									
	P0011								
0025				JMP-	(SEA)	.UIMP '	TO DISPAT	CHED	
0026 1			CHECK	LDA	IBUF			OF SCREEN EN	TRY
	P0014				<u></u>	TANJI	C UNKNJ	UP JUNCER ER	1.1.1
0027				CAE	NO	HAS NO	D KEYED		
0027	P0015	0486							
0027									
0027 1									
0028				JHP*	TRYES		T TRY YES		
0029 1	P0019	0000		ENG	0	O HEAD			
0030				SCHDLE	(DUMMY2)	,6 IF SD	SCHEDULE	NO AND EXIT	

3-26.8

CONTIN

PAGE 2

.

$\bigcap$	0030	POOLA	54F4				
$\bigcirc$	0030	P0018	1206				
			FFFF X				
		P001D			SQN	NOTSHD	IF NOT SCHEDULED
	0032	P001E			JMP	REL	JUMP TO RELEASE CORE
		P001F	002D				
	0033		<b>.</b>	NOTSHD	FWRITE	4, CONTIN-++	1,NOTMSG-*+5,NOTSIZ,,6,6,,I
		P0020					
		P0021					
	0033	P0022					
		P0023					
		P0024					
	0033	P0025					
	0024	P0026			140	1054	
	0034	P0027	14EA	TOVES	JHP-	(\$EA)	
		P0028	0494	TRYES	CAE	YES	HAS YE KEYED
		P0028					
		P0029					
		P0028			JHP*	TRYEND	IF NOY TRY END
		P002C			LDA	IBUF+1	GET NEXT 2 CHARS OF SCREEN ENTRY
	0031	P002D			LUA	1001 +1	OLT NEXT 2 CHARS OF SCREEN CHIRT
	0038	10020			CAE	YES+1	HAS S KEYED
		P002E	0486		UAL	1 - J - I	
		P002F					
		P0030					
		P0031			JMP*	TRYEND	IF NOT TRY END
$\cap$		P0032			ENQ	1	1 MEANS YES
$\bigcirc$	0041					-	IF SO SCHEDULE YES AND EXIT
		P0033	54F4				
		P0034		·			
			801C X				
		P0036			JHP	REL	JUMP TO RELEASE CORE
		P0037	0015				
	0043	P0038	C800	TRYEND	LDA	IBUF	FIRST 2 CHARS OF SCREEN ENTRY
		P0039	001E				
	0044				CAE	END	WAS EN KEYED
		POOJA					
		P003B					
		P003C					•
		P003D			J HP +	ERROR	IF NOT DUTPUT EROOR AND RETRY
	0046	P003E			LDA	IBUF+1	GET NEXT 2 CHARS
		P003F	0019				
	0047				CAE	'END+1	HAS D KEYED
		P0040					
		P0041					
		P0042					
		P0043	180C	0.5110			IF NOT OUTPUT ERROR AND RETRY
	0049	<b>D</b> 0 0 4 4		PEND	HWRITE	4,REL-++1,E	NDMSG-++5,ENDSIZ,,6,6,,1
		P0044					
		P0045					
	0049	P0046 P0047					
		FUU41	0000				
-							

.

		CONTIN	٩	PA	GE 3			DAT	::	01/30/7	79	
	P0048 P0049											$\bigcirc$
	P004A											
	P0048	14EA	POUT	JMP-			JUMP					
0051			REL	RELEAS	0,T,D		RELEA	SE CO	IRE	AND JUP	IP TO DISPATC	HER
	P004C											
	P004D P004E											
0052	F004E	0000	ERROR	FWRITE	4- CON	TIN-++	1.5024	SC-**	5. 5	P9517	6-6I	
	P004F	54F4		1 88215	77601	1 111-+1	TACKUN	30	745	~~~~~~	040441	
	P0050											
0052	P0051	7F 8 2										
	P0052											
	P0053											
0052	P0054 P0055											
0053	P0055			JHP-	(SEA)		JUMP			Trucp		
	P0057		IBUF	ALF	*,	*		10 01	JFA	ICHER	•	
	P0058		100.									
	P0059	2020										
	P005A											
0055		0004	-	EQU		Z{*-IB	UF)					
0056	P0058		סא	ALF	*,ND	*						
0.057	P005C P005D		YES	ALF	*,YES	*						
0071	P005E		1 2 3	ALT	<b>4123</b>	•						_
0058	P005F		END	ALF	*, END	*						$\bigcap$
	P0060	4420			•							$\bigcirc$
0059	P0061		CONMSG	ALF	*,ARE	YOU R	EADY T	0 CON	TIN	UE2*		
	P0062					•						
	P0063 P0064											
	P0065											
	P0066											
	P0067											
	P0068											
	P0059											
	P006A P006B											
	P0066						•					
	P006D											
0060		0000		EQU	CONSI	z ( +- CD	INMSG )					
0061	P006E		ERRHSG	ALF				ND: ,:	YES	:,:END:	*	
	P006F			•								
	P0070											
	P0071 P0072											
	P0072 P0073											
	P0074											
	P0075											
	P0076											
	P0077											
	P0078 P0079											$\bigcirc$
	10019	ACCL		•								$\bigcirc$

.

.

CONTIN			ΡΑ	GE 4	DATE: 01/30/		
	P007A	2C3A					
	P007B	454E					
	P007C	443A					
0062		000F		EQU	ERRSIZ(*-E	RRHSG	
0063	P007D	594F	ENDMSG	ALF	*,YOU HAVE	E NOW FINISHED*	
	P007E	5520					
	P007F	4841					
	P0080	5645					
	P0081	204E					
	P0082	4F57					
	P0083	2046					
	P0084	494E					
	P0085	4953		•			
	P0086	4845					
	P0087	4420					
0064		000B		EQU	ENDSIZ (+-E	ENDHSGJ	
0065	P0088	4E4F	NOTHSG	ALF	*,NOT SCHE	DULED*	
	P0089	5420					
	<b>A8009</b>	5343					
	P0086	4845					
	P008C	4455				•	
	P008D	4C45					
	P008E	4420				· · · · · ·	
0066		0007		EQU	NOTSIZ(*-N	IDT MSG )	
0067				END			
PGM=	008F	( 143	N 00H	= 0000 (	3 (0	$\mathbf{AT} = \mathbf{B} \mathbf{O} \mathbf{O} \mathbf{A}$	0)
1011-	0005	( 143	ະ ພິນກ	- <u><u>u</u>uuu (</u>	<b>U I</b>	1 0000 = TA	<b>U</b>

79

CONTIN

PAGE 5

DATE: 01/30/79

\*\*\* SYMBOL TABLE \*\*\*

BUFS1Z 0055 CHECK 0026 CONHSG 0059 CONSIZ 0060 CONTIN 0022 DUHHY2 0002 END 0058 ENDMSG 0063 ENDSIZ 0064 ERRMSG 0061 ERROR 0052 ERRSIZ 0062 I 0000 IBUF 0054 ND 0056 NOTHSG 0065 NOTSHO 0033 NOTSIZ 0066 PEND 0049 POUT 0050 REL 0051 REPLY 0024 TRYEND 0043 TRYES 0035 YES 0057

.

3 - 2 6 - 1	*EIBEDT LIB
12	1 N
	*K • I B I N
	*M,30,,,M CUNTIN 0000 DECK ID CAL INTERACTIVE PAUSE
•	IN
	* 7

\*K,PU \*ASSEM

•

• ·

.

			PNC	YES	5	ΡΔ	GE 1		DAI	'E: 01/	30/79	
$\bigcirc$	0001					NAR	PNOYES	68	CX ID PROCE	55 NO	AND YES	
$\bigcirc$	0002					EXT	DUNNYL					
		P0000	C8FE			NUM	SCBFE		FIRST WORD	ADDRE	2.2	
		P0001				STA	REL+Z		CIRE RELEA			
		P0002										
	0005	P0003	0150			SQN	PYES		0 NON CO	HEN PR	DCESS YES	
	6000					FWRITE	4+ CONSCI	0-*+	1+N3HSG-++;	, NOSIZ	9 9 0 9 0 9 9 I	
		P0004										
		P 0 0 0 5										
	0000	P0006										
		P0007										
		P0008										
	0006	P0009 P000A										
	0007	POODB				JHP-	( )		JUMP TO DI		6.5	
	0000	FJUUD	-7-2-V		CONSCO				RE-SCHEDUL			
		POOOC	54E4			JUNULE	(DOULLI T	,,0			F 700RAIL	
		P000D										
		PODOE		X								
		POOOF				JMP	REL		JUNP TO RE	LEASE	CORE	
		P0010	0000									
	0010		•		PYES	FHRITE	4. GUT-*	+1,1	ES#SG-++5+1	ESIZ,,	6,6,,I	
		P0011				54.						
		P0012					•				•	
	0013	P0013										
		P0014										
		P0015 P0016										
$\langle - \rangle$	0010	P0018										
$\bigcirc$	0011	P0013				JMP-	(SEA)		JUHP TO DI	SPATCH	52	
	0012	,			DUT			) • 6	RE-SHEDULE			
		P0019	54F4		••••							
		POOLA				•						
	0012	20015	800E	X					• .			
	0013				REL	RELEAS	0,T,O		RELEASE CO	DRE AND	JUMP TO DISPATCHER	
		P001C										
		P0010										
		POOLE										
	0014	P001F P0020			NUHSG	ALF	** 4 N 2 H E	K AG	AIN HHEN RE	LAUTŦ		
		P0021										
		P0021										
		P0023				•					•	
		P0024										
		P0025										
		P0026										
		P0027										
		P0028					•					
		P0029										
		P002A										
							NGSIZ(*					
		P0025			YESHSG	ALF	*, TOU H	AVE	CONTINUED	*=11		
		P002C P002D		÷								
		F0020	4241									

3-25-13

	PNDYES	PA	GE	2	DATE:	01/30/79
P002E	5645					
P002F	2043					
P0030	4F4E					
P0031	5449					
P0032	4E55					
P0033	4544					
· P0034	2020					
P0035	2057					
P0036	454C					
P0037	4C20					
P0038	444F					
P0039	4245					
0017	000F	EQU	YES	IZ( +-YESHSG)		
0018		END				

PGM=	003A (	58)	COM = 0000 (	0)	DAT = 0000 (	0)
			•			

# 3-26-14

PNUYES PAGE 3 DATE: 01/30/79

\*\*\* SYHBOL TABLE \*\*\*

	CONSCO YE SMSG	0008 0016	DUHHY1	0002	I	0000	NUMSG	0014	NUSIZ	0015	UUT	0012	PYES	0010	REL	0013	¥ES [ Z	0017	
															·				
*	LIBEDT					I													
	IN																		
	*K,18 In																		
	*M,31,, PNOYE IN	•H 5 000	O DEC	CK ID P	ROCESS	NO AND	YES												
3-26-1	*Z CTO,AFTE CTO,STAN CTO,DO A CTO,AND CTO,A MI CTO,THAN PAUS	DARD I MANUA SCHEDU = S,3	NPUT UNI L INTERR Le "Cunt	LT TO 4 RUPT #Z	(*K,14		SE CHAN	GE											

### SYSTEM INITIALIZATION

## CONTROL STATEMENTS

# BUILD SYSTEM LIBRARY DIRECTORY

*Y	CORE RESIDENT
*YM	MASS MEMORY RESIDENT

## PROGRAM LOADING

*L .	PART O CORE RESIDENT
*LP	PART 1 CORE RESIDENT
*M	PART 0 MASS MEMORY RESIDENT (TO RUN IN ALLOCATABLE CORE)
*MP	PART 1 MASS MEMORY RESIDENT (TO RUN IN PARTITIONED CORE)
*S	PATCH EXTERNALS
*D ?	DEFINE LABELED COMMON BASE

# STANDARD UNIT MANIPULATION

.≅ <b>*C</b>	MEMORY MAP LIST UNIT
*1	INPUT UNIT
*0	MASS MEMORY UNIT
*U	READ CONTROL STATEMENTS FROM COMMENT UNIT
*V	READ CONTROL STATEMENTS FROM INPUT UNIT

# DISK UTILITY

* <u>G</u>	WRITE ADDRESS TAGS
*Н	RUN SURFACE TEST

# MISCELLANEOUS

- \* COMMENT CARD
- \* T TERMINATE

#### STUDENT PROJECT - 3

Using the core dump answer the following questions:

- 1. What was the priority of the system when the dump was taken?
- 2. Is there anything on the Interrupt Stack? If yes, how many programs and what are their priorities? Stack start fib top = start then nothing on stack
- Are there any programs waiting to go into execution for the first time? 4 Schenule STACK TOP = \$303 = start of freespace location \$64 [location] of NOISP
   What was the contents of the M-Register? Now has 31B has top of schedul strength.
- 4. What was the contents of the M-Register? Now new 31B has top Presume M comesp to PILLUL IF Stot Syfal ~ 489B
- 5. Have any programs in the System Library been scheduled since Auto Load time? 15 completion address filled in yes then ran
- 6. Are there any dummy entries in the System Library? Dummy entry has sector address but no length. Usually af end see 108E-7
- 7. What were the standard Logical Units at the time of the dump? ?  $3fd \log units$
- 8. From the INSTALL listing draw the core layout for that system.

How big what is last word stones Monetor start allocatable Sep library

9. Was background in Part 0 or Part 1?

` .

# STUDY QUESTIONS - 3

### TRUE or FALSE

1. Run-where-loaded programs can run in PART 0.
2. Run-anywhere programs can run in PART 1. Maghement make with the TF
3. One can not use two word relative instructions in PART, 1. Multille mand + Work because because of the manual
4. Partitioned core is reserved for background.
5. Background can be in either allocatable or partitioned core. $(T)$ F
6. Programs in the System Library may be stored in Relocatable or Absolutized form. Must be absoluting the may because no boarder in F(D). T (F)
7. We can compile FORTRAN programs in the foreground. $T (F)$
MULTIPLE CHOICE
1. In the foreground we can do the following (choose more than one)
<ul> <li>a) COMPILE digader in Flut but with an protected background.</li> <li>b) Load — conholled in Flut but with an protected background.</li> <li>c) Debug</li> <li>d) Use the INP/OUT instructions generally work any other and the system Library</li> <li>e) Add or delete programs from the System Library</li> <li>f) Execute</li> <li>g) Request space in allocatable core</li> </ul>
2. Which of the following can be in partitioned core?
<ul> <li>(a) System Library Programs (*L) Une usedent in purf 0</li> <li>(b) System Library Programs (*LP)</li> <li>(c) Data Buffers (PTNCOR)</li> <li>(d) SYSDAT</li> <li>(e) SPACE</li> <li>(f) Background</li> </ul>
3. Auto Load does some of the following, which ones?
<ul> <li>(a) Sets the protect bits for the foreground</li> <li>(b) Reads in the Core Resident Programs</li> <li>(c) Sets up the various areas on the disk</li> <li>(d) Builds the core image area on disk Made the W</li> </ul>

Match the following terms with the characteristics that best suit it from the column on the right (more than one may apply to more than one term).

Process Program W D B CE 1. Job A C, D 2. System Library  $\mathcal{B}_{\mathcal{F}} = \mathcal{P}_{\mathcal{F}}$ 3. a. background User  $A, B, C, D, \in$ 4. b. foreground Run-anywhere Programs  $\mathcal{B}_{\mathcal{A}} \mathcal{H} \mathcal{L}^{\mathcal{L}}$  c. 5. Part 1 ? The D-bit AB 6. d. Part 0 System Program  $\beta_1, \beta_2, \beta_1, \delta_2$ 7. e. Priority greater than 2 Program Library 🖓 🦉 8. Loader A 9. . Compiler  $\mathcal{B}$   $\mathcal{A}$   $\mathcal{B}$   $\mathcal{A}$   $\mathcal{B}$   $\mathcal{A}$   $\mathcal{B}$   $\mathcal{A}$   $\mathcal{A}$   $\mathcal{B}$   $\mathcal{A}$   . 11. 15 ſ q 6 DBit - parto/parti neaccost als-add must set y not t

# LESSON GUIDE 4 SYSTEM FLOW

### **LESSON PREVIEW:**

This lesson will discuss in detail the common interrupt handler, the dispatcher, and the request entry/exit.


### **REFERENCES:**

Listings of SYSDAT, NDISP, COMMON, and NMONI.

### **OBJECTIVES:**

At the completion of this lesson, the student will be able to:


- 1. Discuss the function and significance to the system of the common interrupt handler, the dispatcher, and MONI.
- 2. Read system listings.



maintained by common interrupt handler. INTERRUPT TRAP AREA 13F INTERRUPTS MAY BE NESTED 13E LINE 15 16 DEEP 13D 13C 107 FOUR CORE LOCATIONS RESERVED FOR EACH INTERRUPT LINE: 106 LINE 1 105 - WORD 4 - ADDRESS OF INTERRUPT PROCESSOR Dara 104 - WORD 3 - PRIORITY LEVEL FOR LINE 103 - WORD 2 - RTJ TO INTERRUPT HANDLER 102 - WORD 1 - P LINE 0 101 100 occuns: INT WHEN HARDWARE: DISABLES INTERRUPTS STORES P OF INTERRUPTED PROGRAM IN WORD 1 **TRANSFERS CONTROL TO WORD 2** SOFTWARE: TH. HAMOLER • WORD 2 CONTAINS RTJ TO COMMON INTERRUPT HANDLER FOR THE INTERRUPTEd line INTERRUPT HANDLER SAVES REGISTERS OF INTERRUPTED PROGRAM OVERFLOW AND SETS NEW MASK FROM PRIORITY LEVEL IN WORD 3, ENABLES INTERRUPTS, AND TRANSFERS CONTROL TO INTERRUPT PROCESSOR FOR THAT LINE (FROM ADDRESS IN WORD 4) INTERRUPT PROCESSOR OR DRIVER MUST EXIT THROUGH

DISPATCH TO RESTORE INTERRUPTED PROGRAM

### COMMON INTERRUPT HANDLER



#### COMMON INTERRUPT HANDLER

#### PROGRAM FUNCTION

The functions of the interrupt Handler are to save the machine register by placing them in the interrupt stack, set the mask for the new priority level, enable the interrupts, and transfer control to the primary processor for the interrupt line.

#### ENTRY INTERFACES

Calling Sequence: The program is called from the interrupt trap locations  $100_{16}$  through  $13F_{16}$ . Four words are used per line.

OP	ADDRESS	
NUM	0	P-register saved in word one of the interrupt trap location by hardware.
RTJ-	(\$FE)	Give control to Common Interrupt Handler.
NUM	"level"	Priority level associated with this interrupt. A number between 0 and 15. The larger number corresponds to the higher level.
ADC	"line processor"	Line processor routine to service the interrupt line.

Entry Conditions: Interrupts are inhibited, and the P is saved in the interrupt trap location for this line. This is normally done by hardware but a user may simulate these conditions and generate a psuedo-interrupt. The routine is given control by the return jump following the interrupt trap location.

#### EXIT INTERFACES

Exit Conditions: The interrupt handler will exit to the line processor with the following conditions.

a. The priority level will be set to the level associated with this interrupt.

b. The mask register, M, will be set to the mask for this priority level.

- c. Interrupts will be enabled.
- d. The I-register will contain the location associated with the interrupt line; i.e., for interrupt line, L, I will contain  $100_{16} + 4*L$ .

#### DESCRIPTION

The interrupt handler saves the register A, Q, and I, the priority level of the interrupted program, and the P-register, by placing them in the interrupt stack. The interrupt stack is a push-down, pop-up stack with five words allocated to each entry. A maximum of 16 entries is possible. The registers are saved in the following format.


0	Q - saved	Q register saved
1	A - saved	A register saved
2	I - saved	I register saved
3	P - saved	Overflow
4	Priority level	Priority level before the interrup

After saving Q in the interrupt stack, the address of the current entry to the interrupt stack is held in ! while A, I, and the priority level are saved in the stack. For CYBER 18 systems, registers R1, R2, R3, R4 are saved and the setting of the overflow flip-flop is tested and saved with the priority level. The interrupt stack base counter, COUNT, is incremented by five to point to the next entry in the stack. The return address is retrieved from the interrupt trap location and is saved in the interrupt stack. The address of the trap location is stored in I, the new priority level is stored in \$EF and the mask register, M, is set using the corresponding entry in the mask table. Interrupts are enabled and control is transferred to the primary processor routine specified by the third word after the trap location.


The mask table, MASKT (located in SYSDAT), contains an entry for each priority level. The M-register will always be loaded from the entry in MASKT corresponding to the desired priority level. Those interrupt lines that may not interrupt a program of level n are said to be of a lower or equal priority level and their mask bits must be zero for this level and all levels above. Several lines may have the same priority level.

#### RESTRICTION


The interrupt has not been acknowledged upon exit. The line processor routine must perform this operation.



COMMON



# DISPATCHER



 $\bigcirc$ 

#### DISPATCHER

INTERNAL SYMBOLS

SCHSTC Routine to initiate a program when taken from the scheduler thread

DISP Start of Program Dispatcher

- COMEXT Defined by an EQU and determines the interrupt trap slot location to be used as a common exit
- SCHTOP Top of the schedulers thread

#### DISPATCHER FUNCTION

Whenever a program terminates, it will give control to the Program Dispatcher\*. The Program Dispatcher decides which program shall be initiated next. It could be a program previously interrupted and waiting on the interrupt stack, or a program that has been scheduled and is waiting in the scheduler thread. The highest priority program is then initiated by the Program Dispatcher and control given to it.

#### ENTRY INTERFACES

Entered via a jump to entry point DISP.

#### EXIT INTERFACES

If control is given to the program that was previously interrupted, the A-, Q-, I-, and M-registers (CYBER 18, R1-R4), and the overflow are restored to their previous condition, as well as priority level. Interrupts are enabled, and control returns to the location at which the interrupt originally occurred.

If control is given to a program on the scheduler thread, A will contain the address of the scheduler thread entry, Q will contain the fourth word of the entry (the original Q in scheduler calls, or an error indication in I/O calls, or coreclock (\$E8) in timer calls), priority level and M will contain the mask associated with the priority level, and I and overflow will be in arbitrary configuration. Interrupts are enabled.

#### INTERNAL DESCRIPTION

After the program is entered, a test is made to determine whether the priority of the highest interrupted program is greater than or equal to the priority of highest program waiting in the scheduler thread. If the interrupted program is to be resumed, the return address is stored in the common exit and I and A are restored. Then, the interrupt stack base is adjusted down by 5 and stored in COUNT, and the priority level restored into the cell containing priority level. The mask associated with this level is transferred into M (which restores M), and then Q is also restored. Control is returned to the interrupted program by an EXI instruction which enables interrupts and jumps to the address in word O of that Interrupt Trap Region (Overflow is restored in some systems).


Protected programs may also terminate with a RELEAS request which jumps to the Program Dispatcher.

If the program of highest level is on the scheduler thread, the priority specified in the highest thread entry (the address of this entry is in SCHTOP) is placed into the cell containing priority level, and the associated mask placed into M. Then SCHTOP is updated pointing now to the next entry in the thread. If there is no other entry, it contains -0.


Next, a test is made whether the scheduler thread entry was a primary scheduler's request (i.e., not resulting from a completed I/O call or an expired timer call) and is therefore, in the scheduler's stack.

If yes, the scheduler stack position is added to the thread of "empties" and the address to which control is to be given is stored in the common exit. Then the address of the entry is put into A and the fourth word of the call into Q. Control is transferred with an EXI instruction which enables interrupts and transfers control to the address in location \$104.


If the scheduler thread entry resulted from an I/O or Timer call (that is, it was a secondary scheduler request), the specified completion location may be relative. If it is, the absolute address is determined and the address stored in the common exit. Then the third word of the entry (containing the thread) is set to 0 as an indication that the call is completed and could be made again. A and Q are loaded and Control is transferred as above.



#### NDISP - DISPATCHER SECTION





# GENERAL FORMAT OF A SYSTEM REQUEST



FOR EXAMPLE:					
0023 P003C 1200	SCHPRT RTJ NUM	- (\$F4) \$1200	SCHEDULE PRINT AT PRIORITY 0 BIFORE EXIT, TO DROP PRIORITY		
0024 P003D 0040 P 0025 P003E 54F4	ADC RTJ-	- (\$F4)	BACK TO 0.		
	PRINT RTJ	- (\$F4)	EXIT REQUEST		
0028 P0041 0401 0029 P0042 0049 P	NUM ADC	COMPPR	PRINT, CP=1 RP=0 COMPLETION ADDRESS		
0030 P0043 0000 P0044 1009 P0045 0023	NUM	0,\$1009,35	35 WORDS ON THE TTY		
0031 P0046 0002 P	ADC	BUF	FWA BUFFER		

Rautine EE SORT






(

# MONI GETS VOLATILE

# STORAGE FOR EACH REQUEST



VIALVEET STF (word) and of volatile block VTMP temps

VTDS comp. addr

VPTR

VPL

#### MONITOR ENTRY AND EXIT FOR REQUESTS

#### INTERNAL SYMBOL DEFINITIONS

VR	Relative location in volatile containing the user program's return address. (Equals 3.)
VPTR	Relative location in volatile containing the pointer to the user program's parameter list (5).
ZERO	A location in the communication region containing a zero. (\$22).
ONEBIT	The first location of a table constructed so that entry n contains 2 <sup>n</sup> . This is normally \$23.
RCSCHD	The code for the scheduler request (9).
LPMSK	The first location of a table constructed such that entry n contains $2^{n}$ -1. This is normally location 2.
VTMP	Relative location in volatile containing the request code (7).
AMONI	A location in the communication region containing the location of this program. This is normally location \$F4.
V	The number of words of volatile allocated per request (10).
AREQXT	A location in the communication region containing REQXT (request exit). This is normally \$B9.
MONI	The subroutine entry point to the Request Entry Processor.
RCTV	The Request Code transfer vector containing the names ${\rm T}_0$ through ${\rm T}_{30}$ .
REQXT	Common Exit for monitor requests.

#### PROGRAM FUNCTION

User programs generate requests for various functions such as I/O, core allocation, and scheduling. All of these requests are processed by the Request Entry Processor. Its function is to reserve volatile storage, save the registers A, Q, P, and I in volatile storage, and give control to one of the request processor routines  $T_0...T_{30}$ , depending upon the request code, RC, in the user's calling sequence.

#### ENTRY INTERFACES

Entered from protected programs as a result of a monitor call. Entered from unprotected programs via IPROC.

### EXIT INTERFACES

The Request Entry Processor gives control to the request processors,  $\rm T_0$  through  $\rm T_{30}$ , with specific information in the registers. Each request processor upon entry can assume the following:

# REGISTER

А

Q

Ι

#### CONTENTS

 $A_{14-0}$  is the location of the parameter list. If  $A_{15} = 0$ , then the reference to the parameters in the call was direct. Otherwise,  $A_{15} = 1$ , and the reference was indirect (an INDIR request).

Absolute address of the request processor being executed.

I contains the location of a ten (10) word block of volatile storage.

LOCATION	MNEMONIC	
<b>(I)</b> + 0	VQ	The user's Q-register is saved here.
(I) + 1	VA	The user's A-register is saved here.
<b>(I)</b> + 2	VI	The user's I-register is saved here.
(I) + 3	VR	The return address of the user. If this was an indirect call, then the return address has been incremented by one (1) to give the correct return address. Otherwise, this was a direct call and the return address must be adjusted by the request processor.
(I) + 4	VPL	Not set by the Request Entry Processor. Intended to hold the request priority level.
<b>(I)</b> + 5	VPTR	The location of the user's parameter list. This is in the accumulator A. See dis- cussion of A above.

LOCATION	MNEMONIC	(Continued)
(I) + 6	VTDS	Not set by the Request Entry Processor. It is intended to contain the top of the stack for the desired logical unit.
· (I) + 7	VTMP	A temporary storage cell containing the request code, RC.
(I) + 8	VID	
(I) + 9	VCCP	Control Point Number (ITOS)

•

#### RETURN TO REQUESTER

Control will be returned to the next instruction with the registers A, Q, and I restored. Overflow will not be saved. Interrupts will be enabled and the priority level will be the same as upon entry.

#### INTERNAL DESCRIPTION


The Request Entry Processor handles all monitor requests made by the user program. The user enters the Request Entry Processor via an indirect return jump to MONI. The Request Entry Processor inhibits all interrupts, saves the user's registers Q, A, I, and return address in an area unique to this request, and then enables interrupts. The Request Entry Processor is re-entrant beyond this point, and works only with the data area unique to this request. The I-register is used to hold the address of this unique area which is called volatile storage. The location of the parameter list is then stored in volatile. If this request has an indirect reference to the parameter list, the return address to the program is adjusted to return control to the next sequential instruction. If this indirect call was made as the result of the completion of an I/O operation, the registers are adjusted to make this look like a scheduler call since the request code in the user's request parameter list may not be altered. Control is then given to the request processor specified by the request code.

#### RESTRICTIONS

The I-register must be conserved throughout the request processor called since it contains the address of volatile storage. Each request processor must be re-entrant since it runs at the requestor's level. When each request processor finishes, it must return the volatile core storage by jumping to REQXT.

Label	<u>Op</u>	Address	
	JMP -	(AREQXT)	Address of request exit. REQXT is contained in AREQXT.

NOTE: The "MINI MONITOR REQUEST ENTRY" is identical in every way with this module with a single exception: it is equipped to handle only 13 requests.



MONI

CALLER'S Q
CALLER'S A
CALLER'S I
RETURN (1ST WD AFTER CALL)
WD 0 OF PTRS
ADDRESS OF PARAMETERS
WD 1 OF PTRS
REQUEST CODE
INDIRECT FLAG

IF SECONDARY SCHEDULE; CALL RC#9

(1) POINTS TO VOLATILE; (A) POINTS TO PTR LIST

,


#### T16


ENTRY POINT T16 ENTERED ONLY FROM MONI ON PART 1 INDIRECT REQUESTS.

EXTERNAL



ASC





How can you tell if the scheduler stack is full? 1. IF TOP OF FREE LIST (184) IS FULL (FFFF) Define primary and secondary scheduler request. 2. 10 requests he in scheduler stack. When completed are returned to as somewhere else & don't get added to Free List How can the DISP tell if a scheduler request was primary or secondary? 3. IF ADOR is with boundaries of sched. Stack then =1° What are the functions of the Common Interrupt Handler? 4. Save state of Machina on stack Set vow priority level of gyptim JUMP TO COrrect processor 5. What interrupts are recognized on LINEO and what action takes place for each? int. Parityenor: If + findcell with parity enor Pauty/Protect monitor assumes DSA Problem. 'DSA 6. Why does a Request Processor need to exit through REQXT? Needs Volable Meeds to release volatile at a "common exit point)" was background active Y - passes control to Bhy protect processo Bly probably Making Moni reast Protect Fault : M - Something Wrong => Sysfail Live& protect Sault= memory protect Sault. hine & int also rain he pavaifail. Applem Daves to own status, save our o chen utiles pour comes barly ideames at 2

Q4**-**1

•

· · ·

# LESSON GUIDE 5 SCHEDULER

#### **LESSON PREVIEW:**

The basic functions of the scheduler will be discussed.

Inserts items on schebuler stuck. Sostware interrupt if new thing is i priority. consched. ordinals adresses

# **REFERENCES:**

Listing of scheduler, T9.

ordinal really = appr. in sys. Library ordinal can only be on sche. stack In because thread word = busy once brought into core can be sched

TRAINING AIDS:


PROJECTS:

### **OBJECTIVES:**

At the completion of this course, the student will be able to:

again

- 1. Determine the events generated by SCHDLE.
- 2. Discuss the significance of the scheduler in MSOS.



---

5-2

4000

SCHEDULER

SYMBOLS

T10

Entry point of SPACE request

SCHTOP Location in NDISP containing location of top entry in schedule stack

FUNCTION

In a given system, numerous requets for the execution of programs at specific priority levels may be generated. Specifically, these requests are generated when:

- a. an I/O request has been completed,
- b. a specified time interval has elapsed,
- c. core has been allocated,
- d. System Director SCHDLE request has been executed.

These requests are called Secondary Scheduler Requests. Requests may also be made by any program directly. They are called Scheduler Requests or Primary Scheduler Requests.

It is the function of the Scheduler Request Processor to:

- a. cause the immediate execution of a requested program if it is of a higher priority level than the requesting (current) program, or
- b. thread the request by priority and within a priority by first-in-first-out, if its priority is the current priority.

If the requested program is mass memory resident, the Scheduler Request Processor will cause allocation of core for this program and transfer of the program from mass memory. After the program has been transferred, a Scheduler Request is made, which results in a. or b. above.

Whenever a program terminates, the Program Dispatcher will select the next program to be run, either from the top of the scheduler thread or the interrupt stack.

#### ENTRY INTERFACES

Progrm is entered from the Request Entry Processor. The calling (requesting) program must have interrupts enabled.

#### EXIT INTERFACES

The program exits either to the requested program (completion address), if the level is higher than the current one, or to the request exit.

In the first case, the priority level, I and the return address leading to the request exit are saved in the proper positions of the interrupt stack and its base adjusted. A, Q, and I are saved in volatile, which is not released until the requested program terminates. I contains the base of volatile storage, when control is given to the requested program.

Interrupts are enabled and the requested priority level and mask set.

In the second case the request has been threaded. Control goes to REQXT to restore the registers for the requestor and enable interrupts.

#### INTERNAL DESCRIPTION

All Scheduler Requests are identified by the request entry processor, which also allocates a sufficient amount of volatile storage for reentrancy purposes. Then control is given to the Scheduler Request Processor (Symbol T9). Interrupts are enabled and I contains the base address of the allocated volatile storage. Volatile is organized in the following manner:

(I) + 0 contains Q
(I) + 1 contains A
(I) + 2 contains Priority Level of Request
(I) + 3 contains Return Address
(I) + 4 contains I
(I) + 5 contains Pointer to Request Parameter List
(I) + 6 contains First Word of Request (Temp.)
(I) + 7 contains Second Word of Request (Temp.)
etc.


First, the return address is adjusted by two locations unless the call was indirect, in which case it had already been adjusted by the Request Entry Processor. Then word 1 and 2 of the call are stored in volatile temporarily. If the call is a directory call control is given to DIRCAL. If not a directory call, a test is made to see if the requested program is of higher level than the current one, in which case control transfers to HILVL.

Otherwise, a test for a primary call (SCHDLE request) is made and only then, if it is not a directory call, not of a higher level and not a secondary call, is a position in the Scheduler Stack obtained and the request transferred from volatile (I) + 6 and (I) + 7 into the stack.

The current priority level and I are saved in the interrupt stack and the interrupt stack base address count is incremented by 5. The request exit is stored as the return address since upon return from the program volatile must be restored as well as A and Q. Then the requested priority level and the associated mask are set and control is given to the new "GO TO" Address.

	ſ	0
	Γ	FFFF
· · · · · · · · · · · · · · · · · · ·		0
QUE	1919	0
SCHEDULER STAC		
		1018
AFTER AUTOLOAD	) [	0
	1014	0
		0
SCHTOP = FFFF	ľ	1014
		0
TOMPT = 1000	1010	0
10MF1 - 1000	T	0
	· · [	1010
	Γ	0
	1000	0
	T i	0
		1000
		0
	1008	0
Q	T	0
THREAD		1008
ADDR	Γ	0
RC=9 CP	1004	0
	T	0
		1001
•		0 0
	1000	0


5**-**5




SCHTOP = 1000

TOMPT = 1014

Q		
THREA	ND .	
ADDR		
RC=9	CP	





. 

C

## LESSON GUIDE 6

#### INTRODUCTION TO SYSTEM I/O

#### LESSON PREVIEW:

This lesson covers the Physical Device Table, LOG1, LOG1A, and LOG2 tables. The T/W Request Processor is also discussed. Emphasis will be placed on dump analysis as a method of determining the state of a given peripheral device.

#### **REFERENCES:**

Chapters 1 and 2 of Software Peripheral Drivers RM Listing of SYSDAT and RW

#### TRAINING AIDS:

#### PROJECTS:

- 1. Student Project 6
- 2. Study questions 6

#### **OBJECTIVES:**

At the completion of this lesson, the student will be able to:

- 1. Understand the function and purpose of Physical Device Table, LOG2, LOG1A, LOG1.
- 2. Find the Physical Device Table in a dump for a particular logical unit.
- 3. Interrupt the information in the dump concerning I/O.
- 4. Understand and discuss the major functions of the RW processor.


# SYSTEM STANDARD LOGICAL UNITS

	LUN 1	SPACE DRIVER
	LUN 2	DUMMY
	LUN 3	DUMMY
	LUN 4	COMMENT DEVICE
5	LUN 6	MŤ
	LUN <sup>®</sup> 7	PSEUDO TAPE MAG Tape Simulator
	LUN 8	LIBRARY UNIT
	LUN 9	PRINTER (LIST)
	LUN 10	CR (STANDARD INPUT)
	LUN 11	STANDARD OUTPUT
	LUN 12	FORTRAN LIST UNIT

#### PHYSICAL DEVICE TABLE

Each device has a physical equipment table that contains the interfacing information specified by the user to the device. It contains the entry adresses to the driver responsible for operating the device, the station address that tells the driver which device to use, and the information which allows the driver to fulfill the current request. The table contains at least 16 words for a device. Words 0 through 15 have a standard function for all devices. Additional words are added for use by the output message buffer package and special use by drivers. Drivers written in Kernal form have an additional eight specified words (words 16 through 23). Additional words for these kernal drivers begin at word 24.

The physical device tables are included in SYSDAT (the system and parameters program).



LØG 1A

LARGEST LEGAL LUN PHYSTB ADDR FOR LUN 1 PHYSTB ADDR FOR LUN 2 PHYSTB ADDR FOR LUN 3 \$ PHYSTB ADDR FOR LUN N

LØGł

15 14 shared bit B "oown" bit O = up 1= dawn


> is down system trues alternate

LØG 2 Scheduler Aread for each LU reariest gets added to this stack LARGEST LEGAL LUN ALTERNATE FOR LUN 1 ALTERNATE FOR LUN 2 ALTERNATE FOR LUN 3 ALTERNATE FOR LUN 3 ALTERNATE FOR LUN N

LARGEST LEGAL LUN					
ТС	)P	OF	THREAD	LUN	4
T	)P	OF	THREAD	LUN	2
TC	)P	OF	THREAD	LUN	3
			÷.		
T	)P	OF	THREAD	LUN	Ν

LOGICAL UNIT TABLES

# **READ/WRITE REQUEST FORMAT**



MS

## ENTRY INTERFACES

The Request Processors (T0, T1, T4 and T6) are entered from the Request Entry Processor with the A, Q and I and Volatile set up as shown below.

#### REGISTER

А

Q

Ι

#### CONTENTS

 $A_{14}$ -0 is the location of the parameter list. If  $A_{15}$ =0, then the reference to the parameters in the call was direct. Otherwise,  $A_{15}$  = 1, and the reference was indirect.

Absolute address of the request processor being executed.


I contains the location of an 9-word block of volatile.

	<u>VOLATILE STORAGE</u>	MNEMONIC	
	(I) + 0	VQ	Q saved by Request Entry Processor.
	(I) + 1	VA	A saved by Request Entry Processor.
•	(I) + 2	VPL	Used to hold request priority level.
	(I) + 3	VR	P-register saved by Request Entry Proces- sor. If indirect all, P is already incre- mented by 1 for proper return address.
	(I) + 4	IV	The I-register saved by REP.
	(I) + 5	VPTR	Used to hold the user's parameter list location, also in A above.
	(I) + 6	VTPE	Used to hold the preceding thread location.
	(I) + 7	VTMP	A temporary used to hold logical unit number.
	(I) + 8	VID	х Х

#### EXIT INTERFACES

Exit to the Driver:

The driver will be scheduled if the device associated with this logical unit is not busy. The Q register upon entry to the driver Initiator will contain the location of the physical device table entry for the device.



Exit to the User:

The request processor returns control to the REQXT where the volatile storage is released and control is returned to the caller.

Upon return to the user, the registers A, I, and  $Q_{14-0}$  will be restored. If  $Q_{15=1}$ , the thread location in the parameter list is not zero, implying that this request is already on some other thread. In this case, no action will be taken on this call. This action is apparent only to protected callers.

Scheduling of the Completion Address, C

Control will be returned to the Completion Address C at level CP when the I/O requested has finished or if the device is down and no alternate exists. Q will contain word 3 of the parameter list. The high order bits of Q will contain the error code V.


#### INTERNAL DESCRIPTION


Requests are threaded onto the logical unit according to Request Priority. If the associated device is not assigned to a logical unit and is operational, the driver for the device is called; or, if the device has failed and has no alternate, the completion address is scheduled with an error code indicating failure returned to the completion address. Subroutine ALTSUB, in the Alternate Device Handler, is used to obtain the alternate logical unit if required.


NOTE: THE \*MINI\* RW PROCESSOR\* module is identical to this module. If the \*MINI ERROR PROCESSOR\* module is used, ALTSUB simply returns to the caller.

#### REQUEST CODE ZERO


The zero request code is used to cause mass storage reads which result from SCHDLE requests. For example, if a mass storage resident program is scheduled, the SCHDLE request processor passes the system directory entry to the SPACE processor for allocation of space. The SPACE processor then passes the system directory entry to this processor to effect a transfer of the program from mass storage. The apparent request code carried in the system directory entry is zero.








<u>RW</u>





# STUDENT PROJECT-6

	phystab => word 12
1.	From the dump, find the last status taken on the line printer, what does it tell
	you? \$0019 = EOP, Ready for data, Ready. duch land und REFEF
∕2.	You? \$0019 = EOP, Ready for data, Ready Was there any I/O in progress when the dump was taken? Then IO 12 Bachue
<i>.</i> /3.	What is the maximum logical unit number in the system? IN
4.	What is the maximum logical unit number in the system? $\xi_{1B}$ Are there any shared devices? Which ones are they? $\chi_{2}$ , $\omega^{2}$ and $\psi^{2}$ . And $\psi^{2}$ Dummy, TTY, MAY TARG, LINE primer Are any devices marked down? $\chi^{0}$
. 5	Dummy, 174, MAG TABE, LIDE PRIMEER
5.	Are any devices marked down? No look for a 6 or if Lu down mussage written sets bit id :. 6 or 7
6.	What is the Alternate device for the comments device? 15
7.	Is the driver for the line printer core resident in this system? If not, was it in
	core when the dump was taken? phystab for line prinker => longht word = o then
8.	What is the address for initiator portion of the system disk driver? Not in mon
	phystab.
	phystab. 29411

al a baile d'arthur a th . 

. 

. . 

.  $\frac{1}{2} = \frac{1}{R} \left[ \frac{1}{2} + \frac{1$ 

try to check MMEXEC Program.

#### **STUDY QUESTIONS - 6**

- How can you tell if a driver is busy? ELU Logical unit word. also tells what LU it is processing for that req. Set by RCU processor. 2. How does a driver get put into execution? SCHEDULED BY RW request processor What is the function of the LOGI table? LISTS ALTER notes for a device. Tells 3. IF LU DOWN/UP/SHARED. 4. How are requests ordered in the LOG2 thread? REQUEST PRIORITY [WITHIN RP FIFO] 5. What happens if a driver is working on a priority 0 request and a request of priority 10
  - is put in the LOG 2 thread? DRIVER FINISHES REQUEST of priority O then goes to work on priority 10 REQUEST.
  - 6. How can a driver be busy if he can be executing and your program can be making requests to the system? WHILE priver is active it may wait for data transfer to occur. Driver may go to displatchen to allow other programs to run.
- 7. . How does a driver know when the operation is complete? ITGETS END OF OPERATION INTERRUPT (FLAG)
- 8. At what prioirity does the RW processor run? AT SAME PRIORITY AS YOUR PROGRAM

1.

्?

How many times is MONI entered due to a RW request and why?  $\frac{1}{2}$ 9.

- 10. Does RW set any words in the PHYSTB? If so, under what conditions? SETS ELL TO Indicate a request is notice on that device
- 11. If RW does not schedule the driver, how will the driver ever get into execution to find our request on LOG2? Another request to the particular device will try again to schedule the driver you may/ may not loose original request 12. How does the RW find the driver's address so that he can schedule it?
  - LOGIA => PHYSTAB WORD 1 which contains driver initiator address.

) When Driver is busy can never insert anything on top of thread because top of thread is request keing handled.

1). CALLS monitor only le from 3 different places. He i) Schedule the drive 1/21/4 hold vive 3). Print Lu down message. Schod. 2 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 1/21/4 hold vive 3). Print Lu down message. Schod. 2

Mass Memory Dravier has address of executive who takes care of scheduling the driver.

· • • . Ċ · · ·

# LESSON GUIDE 7 DRIVERS

## **LESSON PREVIEW:**

The lesson will introduce the general structure of a driver under MSOS. The class will study the subroutines provided by the system for all drivers and will examine an example driver.

#### **REFERENCES:**

Software Peripheral Drivers RM Chapter 1 & 2/MSOS 5 pp. 2-8 and 2-9, Appendix C Listing of a driver

# TRAINING AIDS:

#### PROJECTS:


Study Questions-7

# **OBJECTIVES:**


At the completion of this lesson, the student will be able to:


- 1. Discuss in detail the structure of a driver under MSOS.
- 2. Discuss in detail the functions of FNR, COMPRQ, MAKEQ, ALTDEV.
- 3. Trace the flow of events as a result of an I/O request.

**DRIVER REVIEW** 



1 Ň





# FIND NEXT REQUEST FOR DRIVER (FNR)

# FUNCTION

The function of this subroutine is to find the request which should be processed next by a driver for a device. It performs as much of the Physical Device Table set-up associated with each new request (or part of a request) as is common to all I/O drivers.

#### ENTRY INTERFACES

Entered via a return jump to entry point FNR with the physical device table slot address in I.

#### EXIT INTERFACES

If there are no more requests for action by a device, the subroutine returns to the call+1 driver at the location following the Return Jump which called the subroutine.

If more action is required, the subroutine returns to the driver at the second location  $call+\lambda$  past the Return Jump with the following conditions:

The I-register is undisturbed.

The A, Q, and Overflow registers are not restored.

The physical device table slot is set with the information specified in the description of the table in the  $\overline{ERS}$ , ?


# INTERNAL DESCRIPTION


The top request on the logical unit thread is removed from the thread and its parameter list address and absolutized I/O List first and last +1 addresses are placed in the assigned physical device table. Program control is then returned to the driver. At some later time, when the driver has completed the last I/O action required by that request and has received an interrupt (if applicable) indicating completion of the last action, the driver calls the Complete Request for Driver subroutine, thereby completing the processing of the request.


If the device is shared by several logical units, the Complete Request for Driver subroutine sets the logical unit word in the physical device table to FFFF. Upon finding that a device is assigned to the logical unit FFFF<sub>16</sub> the Find Next Request for Driver subroutine searches the Logical Unit Table for the highest priority (i.e., lowest number) Logical Unit which requires the available device.

This provides sharing of devices by several user routines. However, no request, once started, is interrupted; only upon completion of each request is a higher priority requirement executed.

**FNR** 








7-8

1

ERROR SECTION


ENTERED FROM CONTINUATOR OR -DTMER (VIA WORD 3 PHYSTB)



the plot from

100

MAKEQ



#### COMPLETE REQUEST FOR DRIVER ROUTINE

# EXTERNAL SYMBOLS

# COMPRQ Entry point

# FUNCTION

The functions of this subroutine are to initiate completion requests to the Scheduler for threaded I/O requests and to perform other housekeeping details upon completion of an I/O action by an I/O device driver.

#### ENTRY INTERFACES

COMPRQ is entered via a return jump with the physical device table address for the device in I.

EXIT INTERFACES

The contents of the I register are not disturbed. The contents of the A, Q, and Overflow registers are destroyed. Interrupts are enabled.

INTERNAL DESCRIPTION

The routine is entered from an I/O device driver via a Return Jump to COMPRQ. Interrupts are immediately inhibited.


The Diagnostic Clock cell in the Physical Device Table is set idle.

For Logical Units which do not share devices, the completion address, if not zero, is scheduled with the error field from the Physical Device Table replacing the V field of the I/O request parameter list. The request parameter list, which contains a request code designating it an I/O call, is flagged as a secondary scheduler call by setting bit 15 of the first word (field I) to "one". The scheduler later resets it to "zero". The device is not released from its logical unit assignment.

For Logical Units which share devices, completed threaded requests are treated like requests to ordinary Logical Units. The device is then assigned to a pseudo Logical Unit, FFFF<sub>16</sub> assignment.


The subroutine exits to the location following the Return Jump which called it.


## **COMPLETE REQUEST**




SUBROUTINE USED BY ALL DRIVERS TO COMPLETE REQUEST


# COMPLETE REQUEST






ALAQ-2







<u>D1713K-2</u>



# <u>D1713K-3</u>





D1713K-4




.

<u>D1713K-5</u>









# STUDY QUESTIONS - 7

- · 1. What <u>system</u> routines are common to all drivers? FNR, MAKEQ, HAT, CONTREQ ALTOEV (ADEV) (OMPREQ
  - 2. What is the function of the INIT portion of a driver? ,UNTIFREMO THE REQUEST. IF MOME - DRIVER GOES TO DISPATCHER
  - 3. When is the requestors thread word threaded to the LOG2 and when is it unthreaded, when is it cleared? THREADED BY RW, UNTHREADED BY FNR, CLEARED BY COMPLETE REQUEST
  - 4. Who passes control to each of three divisions of the driver?
  - 5. What are the first three instructions of every driver, why?
  - 6. Who clears bit 15 of word 8 in PHYSTB? 15 indicates if request is active. CLEARED BY COMPLETE REQUEST
  - 7. How does MAKEQ know if error has occurred? BIT 14 WORD & INDICATES AN ERROR OCCURED.
  - 8. Who schedules the completion address? RW handles in fration of the request. Complete request handles the scheduling of completion address.
  - 9. What is the function of the continuator portion of the driver? Acknowledges the interrupot(s)
- 4) <u>3 divisions OF DRIVER</u> who passes control INITIATOR SCHEQULER (scheduled by refue) continuator interrupt line processor Error handler DIAGNOSTIC TIMER

5) STQ-I SHUES PHYSTAB ADDRESS) RTJ-ENR EXPECTS TO FIND PHYSTAB DODR IN I JMP-DISP NO MORE RQUESTS FMR Returns to call +1 if no more Call +2 if found a request

preivers ('scheduler stack') = log 2 thread

# LESSON GUIDE 8

# MEMORY ALLOCATION

# LESSON PREVIEW:

This session will give a detailed presentation of the two dynamic memory allocation schemes under MSOS. The drivers and swapping schemes associated with each will also be discussed.

## **REFERENCES:**

Pages 2-15 and 2-16 of MSOS 5 RM Listings of SPACE, RW, DCORE, ALCORE, and SYSDAT

## TRAINING AIDS:

Visuals V8-1 through V8-6.


PROJECTS:

#### **OBJECTIVES:**

At the completion of this lesson, the student will be able to:

- 1. Describe the allocation algorithm for allocatable core and Partitioned core.
- 2. Establish the parameters for the Space Allocator and PTNCOR Allocator (LVLSTR, PARTBL)
- 3. Understand the significance of the RP parameter in the System Directory.

If you request: a has place of allocatable you must release it.



# SPACE, PTNCOR, RELEAS, SWAPPING AND RESTART

### GENERAL BACKGROUND

Many modules are nonresidents, i.e., they are not kept in core. Therefore, when they are operated, it is necessary to read them in from the library. There is an area reserved for this purpose, the size of which varies from system to system. Each nonresident program, prior to operation, must be assigned space in this area and read into it. Similarly, when a nonresident program completes its function, it must cause the area allocated to it to be restored to the block of empty space available for allocation to other nonresident programs. The SPACE, PTNCOR and RELEAS requests deal with these operations.

If it is necessary to allocate space in the nonresident area and insufficient space is available, it may be possible to preempt that area of core used for job processing. The procedure involved is called swapping.

For purposes of allocating core space in as simple a manner as possible, the area to be allocated is treated as an I/O device. This pseudo device is operated by a pseudo controller (the core allocator) which is operated via a driver (SPACDR). The SPACE and RELEAS requests take the place of READ and WRITE requests in this situation. In order for this operation to work smoothly, the pseudo device is always considered to be logical unit #1. This is true for all systems. The modules to be discussed in this lesson are:

CORE ALLOCATOR SPACDR SPACE REQUEST PROCESSOR SUBCOR

CORE ALLOCATOR

EXTERNAL SYMBOLS

LVLSTR Level start table


LEND Level end

CALTHD Core allocator thread

### INTERNAL SYMBOLS


MINSIZ	Minimum	allocatable	area	(assembled	as	2)

MAXNO Largest single precision positive number



8-4

()



Scheduling a mass memory resident system directory program causes the following operations to be executed.

- 1. Space is assigned in the allocatable core area.
- 2. The program is read into core from mass memory.
- 3. The starting address of the program, i.e., the start of the assigned core area, is scheduled at the requested priority.

All mass memory resident system directory programs that are to be run in allocatable core must be written to be "run anywhere" (using relative addressing, etc.) since the program amy be assigned different core areas on successive operations. The mass memory programs that are to run in partitioned core must be absolutized relative to a particular partition and then run at that address only.

### FUNCTION OF THE PROGRAM

The Core Allocator module allocates core to programs which are mass memory resident. It also allocates core to programs which require additional temporary working area at execution time.

The Core Allocator is required in the monitor on all systems which have a mass memory in allocatable core.

The Core Allocator accept returned areas of core and, if possible, combines the returned area with adjacent areas.

Requests for core allocation are stacked by request priority and core is allocated on a priority basis; i.e., the higher priority programs have access to more of the allocatable core.


### COMPREHENSIVE PROGRAM DESCRIPTION

The Core Allocator threads together all the pieces of available core memory. Initially there is one piece of core which is the entire area. As allocations are made, the available area gets broken up into many pieces. As pieces are returned, they are regrouped into as few pieces as possible. The thread of available pieces is arranged in ascending address order.


### ORGANIZATION OF CORE

Part 0 is divided into two areas: Area 1) the core resident programs constants; Area 2) the allocatable area.







CORE MEMORY IS INITIALIZED AS FOLLOWS:



### INDIVIDUAL PIECES OF ALLOCATED CORE ARE ORGANIZED AS:



After an allocation has been made, core memory appears as shown below:



Area 2 is allocated by the core allocator according to the request priority in the parameter list. A fixed amount of the available core is available to each priority level. Higher priority levels have access to more of the core than lower priorities. This has the effect of guaranteeing that many low priority programs cannot use an area set aside for a high priority program. An area can always be available to a higher level by restricting the area available to lower levels. The core allocator also selects the core from the smallest available piece. This has the effect of pieces of core that are two small to be usable. The technique uses the small leftover pieces first while leaving the big pieces for future requests.

The core allocator stores two control words into the allocated core area. The first word, located at "A-2" always contains the requested length N, plus 2, and represents the actual length of the allocated area. The second word, located at "A-1", always contains the address of the area, A.

### CORE ALLOCATION LOGIC

The subroutine, REQALC, (request allocation) actually does the analysis to select the available area of memory. The logic is discussed below. REQALC is called by the Core Allocator Driver with the parameters, requested length and level.

If the requested length is larger than the area available to the requested level, then REQALC immediately returns with a zero parameter to the driver.

Otherwise, a search of all available core is made to select that piece which has the following properties:

- 1. The piece must contain N+2 words available to the requested level.
- 2. The remaining piece (after N+2 words are allocated) is smaller than the corresponding piece of all other allocatable areas.

If no such piece is found, then the parameter, -1, is returned to the Core Allocator Driver. Otherwise, the optimal piece is broken into two or three parts, and the thread of available core is strung through the leftover piece. The leftover pieces are restricted to being larger than MINSIZ so that they can contain the thread information.

### CORE RETURN LOGIC

The subroutine RTNCOR does the analysis to combine the return piece of core with the already available pieces. RTNCOR is entered from the RELEAS request processor (SPACDR).


A search is made to find the first piece of available core which is below the returned piece. The returned piece is threaded into its proper position (the available core thread is ordered by ascending core location).

A check is made to see if the returned piece touches its lower and/or upper neighbor. If so, the adjacent pieces are combined into one piece and the thread is updated.

TABLES


LVLSTR This table contains 17 cells and is located in the system table module. The first 16 cells are indexed by priority level. Each entry contains the core address of the first cell allocatable to programs with request priorities of the level represented by the index. The last cell contains the address of the last cell in the area which is controlled by the core allocator.


# CORE ALLOCATION PIECES




NOTE: PIECE #1 LIES BELOW THE AREA AVAILABLE TO THE LEVEL AND PIECE #2 REMAINS AFTER THE REQUESTED PIECE HAS BEEN REMOVED.

(V8-4)







DCORE




# DCORE





# DCORE

ENTERED ON COMPLETION OF SPACE REQUEST TO RESTORE BACKGROUND



### SPACDR

EXTERNAL SYMBOLS

LEND	Address of last location in the area controlled by the core allocator.
LOGIA	Logical unit table containing PHYSTB addresses for each logical unit.
CALTHD	Core allocator thread.
RTNCOR	Entry to core allocator for releasing space.
CORE	PHYSTB entry for the core allocator.
LVLSTR	Level start table.
SWAPAR	Mass storage address of area where unprotected core contents are saved during swap. Filled by the initializer.
UNPIO	Count of number of unprotected I/O calls pending.
SPASW	A switch in TRANV used to inform the protect processor that a swap is desired.
LOG2	Logical unit table containing thread tops for all logical units.
REQALC	Entry to the core allocator for allocation of space.
AREAC	Start address of block controlled by the core allocator.
INTERNAL SYM	BOLS

PRI Priority level of core allocator (assembled as 7).

this should be set to -1 (assembled as 1).

### SWAPCK ENTRY POINTS


INTVAL

SWAPCK is the entry point to a subroutine used by the job processer and library edit programs to count down the UNPIO unprotected I/O counter and restart the space driver if it is waiting to swap and UNPIO is zero.

Number of seconds between swaps. When no timer package used,

# FUNCTION OF THE PROGRAM

SPACDR serves as the driver for the core allocator and as the request processor for RELEAS requests. In this capacity it makes all decisions in the area of swapping and stacking calls for space. SPACE REQUEST



(V8-5)

### REQUESTS FOR SPACE


Requests for space comes from two sources; namely, schedule calls for nonresident system directory programs and SPACE requests.

### SYSTEM DIRECTORY FORMAT

RC

RP

The scheduler gives control to SPACDR when a system directory request for a mass memory resident program is made. SPACDR determines the starting address of the program, based upon the areas of core that are currently available and enters this address in word 1, S, of the System Directory entry. The format for the system directory is shown below:



7 words per entry in the Directory for Mass Memory Resident Programs

is the request code for the System Directory and is zero.

is the request priority used in the allocation of core memory. RP is a number from 0 to 15. (Set by the LIBEDT \*S statement). RP=) to 3 is reserved for use by the Job Processor.

CP is the completion priority at which the mass memory resident program will be scheduled after the read is complete. CP is set for the Scheduler and is obtained from the requesting program's scheduler call.

S is the starting Core address of the program and also the first location of the allocated core. This is set by the core allocator.

THREAD is the thread location used to point to the next entry on a threaded list. This directory entry will be placed on the following threads:

THREAD NAME	POSITION DETERMINED BY	WHEN
Core Allocator	RP	after scheduling
Mass Memory I/O Driver	RP	after allocation
Scheduler	CP	after Mass Memory Read

The thread location is set non-zero by the Core Allocator Request Processor and is cleared to zero on completion.


Q is the parameter passed from the requesting program to the requested program.

N is the length in words of this program on mass memory.

MMA is a double-length word containing the mass memory address of this program. The first word contains the most significant 15 bits. The second word contains the least significant 15 bits.

### SPACE REQUESTS

The user program may make a Monitor request for allocating core. The core area will be allocated to the requesting program and must be returned by the requesting program before it will be reassigned to another program. The list of parameters is as follows:



RC

is the space request code and is equal to 10.

X is a relative/absolute indicator, modifying C.

RP

is the request priority, the relative priority of this request used to determine the position on the core allocator thread and also to determine area of core allowable. RP is a number from 4 to 15.

CP is the completion priority, the level at which control will be returned to C.

- C specifies the completion address. Control will return to C after the allocation has been made, or if allocation is impossible.
- THREAD is the thread location used to point to the next entry on a threaded list. This monitor request will be placed on the following threads:

<u>THREAD NAME</u>	POSITION DETERMINED BY	WHEN
Core Allocator	RP	after request
Scheduler	CP	after allocation

The thread must initially be zero, and is reset to zero on completion.

Q

contains the address of the area allocated and is in the Q register when control is given to the completion address, C. If allocation is impossible Q will be set negative.

Ν

is the number of words requested.

### INTERNAL DESCRIPTION OF ALLOCATION

The Space Driver SPACDR is operated by a SCHDLE request from the request processor (just like any other driver). It uses subroutine FNR for new requests and uses the Core Allocator Subroutine, CORALC, to obtain the space required. If sufficient space is available then COMPRQ is used to complete the request. Q will be set to the address of the allocated area when the completion address for the space request is scheduled via COMPRQ. If it is impossible for sufficient space to be available and swapping is in effect then the completion address will be scheduled with Q set negative denoting an error. Errors of this type due to system directory calls cause the system directory call to be ignored but cannot be detected by the caller as no completion address is available.

- If sufficient space is not available then an attempt is made to swap, the request is rethreaded and the driver is set "not busy." If core is released before swapping is effected, then the space driver will be reentered and the request will be completed if sufficient space is available. Otherwise the request will be processed after the core swap area is released. For swapping to be executed the following conditions must all be true.
  - 1. The completion priority is greater than 2. This is necessary since programs of level 2 and below are not operated after a swap since they might involve job processing.

- 2. A swap is not already in effect.
- 3. A suitable time interval, since the last swap has passed.
- 4. No unprotected I/O is in progress.

If any of these conditions are not fulfilled, the request is put back on the core request thread just before SPACDR exits to the dispatcher.

Additionally, in the case of condition 4, SPASW is set non-zero so that the protect processor will schedule SPACDR whenever UNPIO-0 and the allocator is not busy.

If the above conditions for swap are fulfilled, then the following operations occur:

- A write is started which transfers the contents of unprotected core to a designated area on mass storage. This area is set up at system initialization.
- 2. A loop is scheduled at level 2 to lock out all programs at that level and below.
- 3. The LVLSTR table and LEND are updated to reflect the additional space available for allocation.
- 4. SWAPON is set to one, to indicate a swap has occurred.

At the completion of these operations the space driver is marked "not busy" and the request that caused the swap is rethreaded to the top of the LOG2 request thread. When the swap transfer to mass storage is completed, the space driver resumes as follows:

- 1. The core allocator is entered to release the space just made available:
- 2. The area is protected.
- 3. A space request for the swapped area is added to the wait list for threading on the allocator thread at completion of SPACDR processing.
- 4. A new attempt is made to allocate the space to the call which caused the swap.

When enough space is released so that the area is again available for job processing (the SPACE request made above is completed) the above procedures are reserved and the job is resumed as if no swap occurred.

# NOTE: For swapping to combine the allocatable "unprotected" areas, the space request processor <u>must be the last resident module</u>.

The priority level of the space driver is determined by the completion priority set in Word 0 of the CORE physical device table. It is usually set to seven (7). When a swap occurs the space driver must set all the protect bits in the unprotected core area. To do this requires 6.6 microseconds per location. Thus, for an "unprotected" area of size 10K the driver level will be busy in this loop for approximately 66 milliseconds when a swap is requested or released.

The space driver rethreads a request back on to the allocator thread if it is not possible to allocate enough space for the request at that time. <u>No attempt is made</u> to process lower priority requests even though they may require less space. The exception to this rule is if the request to be rethreaded has a completion priority of less than three (3). These requests are put on a wait thread temporarily and then an attempt is made to allocate space to the next request on the allocator thread. When any other requests have been processed requests on the wait thread are returned to the allocator thread.

On completion of job processing, routine JOBEND in the Manual Interrupt Processor is entered to cause a core swap. This is done by making a special Space request that can only be satisfied at the given request priority by a core swap. The special area so allocated is released when the job processor is requested. This area occupies only four cells for the allocator thread at the end of the "unprotected area".

Unnecessary swapping is thus avoided when the job processor is not in use. Excessive swapping on temporary overloads during job processing can be avoided by setting the minimum interval between swaps, INTVAL appropriately. Table LVLSTR must be set up very carefully noting that programs that are not independent cannot be assigned to the same request priority; i.e., they must have separate allocatable areas in which to run. It is not sufficient to provide a total allocatable area at one request priority sufficient for only two dependent programs, since one of the programs could be assigned to the middle of this area, leaving insufficient area for the other program.

### RELEAS REQUEST

### MONITOR REQUEST FOR RETURNING CORE

All programs that have been allocated core memory, must return the allocated core to the Core Allocator, when they are finished. This includes all mass memory resident programs.

The calling sequence is shown below.

	15 14		9	8	7	1	0
PARAM+0	<b>0</b> D	RC		x	0		R
+1				С	· .		

is an absolute/relative indicator.

RC

. is the request code twelve (12) for returning core.

X R

С

is the return control indicator. If R=0, control is given to the dispatcher after core is returned. This is the value of R to be used when a program returns the core in which it resides. Since the core will be reallocated, the program residing in it may be destroyed. Thus, control is not returned to the program but to the Dispatcher instead. Otherwise R-1 control is given to the user at the next instruction.

specifies the area being returned.

If  $C_{15} = 0$ , X is ignored and  $C_{14} - 0$  is the absolute core address of the area being returned. (Absolute direct)

If  $C_{15} = 1$  and X = 0, the  $C_{14} = 0$  is the location that contains the absolute core address of the area being returned. (Absolute indirect)


If  $C_{15} = 1$  and X = 0, then  $C_{14} - 0$  is a 15-bit relative address which when added to the address of the parameter list gives the core address of the area being returned. (Relative, direct)

Note that relative indirect is not allowed.

Notes on returning core:


User programs must return each piece of core which they have been allocated. Otherwise the piece of core will remain allocated indefinitely. Each piece must be returned once only.

# RELEAS REQUEST



t=0


RETURN TO PGM



8-26

(





A check is made to determine if the area of core being returned belongs to the allocatable area. If the area of core being returned is outside the allocatable area, then the request is ignored and control does not come back to the user, but instead goes to the Dispatcher. Using this feature all programs, whether mass memory or core resident, can be written identically. At the end of a program, the RELEAS request is made with R, the return indicator, set to zero, and C specifying the start of the program. For core resident programs no core is returned and control goes to the dispatcher. For mass memory resident programs, the core is returned and control is given to the dispatcher. The coding for both core resident and mass memory resident routines is the same.

### SPACE REQUEST PROCESSOR

The SPACE Request Processor is entered in the same manner as the R/W Processor. Its purpose is to set necessary parameters (logical unit number, etc.) so that the R/W Processor can complete processing of the request. In addition, this processor contains the block of core controlled by the Core Allocator and the restart program.

EXTERNAL SYMBOLS

CKTHRD Routine in R/W Processor which checks for non-zero thread.

SAVLU Location in R/W Processor to which the SPACE Request Processor exits.

RPMASK Mask for request priority.

IDLE The level -1 idle loop.

INTERNAL SYMBOLS

AVCORE Size of the allocatable core area.

RESTART ROUTINE

Since this program is operated once immediately after AUTO LOAD, it is located in the block to be controlled by the core allocator.

It is entered via the following procedure when the system is on mass storage.

- 1. MASTER CLEAR the machine.
- 2. Depress the AUTO LOAD button on the mass storage device.
- 3. Depress the RUN switch. This causes the machine to execute a program which reads the resident portion of the system from mass storage. When this is done, the program jumps to the address specified in location 1, which is the address of the restart program.

The restart program performs the following operation before jumping to the idle loop.

- 1. Protects all locations which must be protected and unprotects all others.
- 2. Enables the timer interrupt and initiates the diagnostic timer if present.
- 3. Requests that the protect switch be activated.

### The 1573 LINE SYNCH.

Timing Generator (timer) is assumed to be interfaced via a 1750 Data and Control Terminal (DCT) that is assigned to Equipment No. 8. It is started by an output with  $A=A000_{16}$  and  $Q=0400_{16}$ . If this output results in a reject, the following message will be printed on the output comment device:

#### TIMER RJ

This message will occur if the Timer is not present or if the 400hZ power supply is switched off or the equipment code assigned to the DCT is not 8.

The message SET PROGRAM PROTECT is then typed to request that the operator set the protect switch to ON.

This module can be used to replace SPACDR and Core Allocator with the savings of approximately 350 cells.

Certain restrictions are attendant on the use of SUBCOR.

- 1. No swapping is available.
- RELEAS requests must be given in an order precisely in reverse of the allocations.
- 3. A request for space which exceeds the limits of allocatable core will never be given. If one is attempted, SUBCOR will hang in a 1 cell loop.

# LESSON GUIDE 9 VOLATILE STORAGE

# **LESSON PREVIEW:**

Volatile storage assignment will be discussed.

# **REFERENCES:**

Listings of SYDAT, ALVOL, and OFVOL.

# TRAINING AIDS:

# PROJECTS:

# **OBJECTIVES:**

At the completion of this lesson, the student will be able to:

- 1. Discuss volatile storage assignments.
- 2. Understand the function of VOLBLK.
- 3. Trace events in ALVOL and OFVOL.

### VOLATILE STORAGE ASSIGNMENT

Volatile storage (VOLBLK) is the storage area located in SYSDAT that is reserved for the allocation of small blocks of data storage for reentrant routines.

Volatile storage is available only to protected programs. At least three locations must be requested and all system interrupts disabled prior to entry at VOLA and VOLR.

The volatile storage area acquired must be released at the same priority level at which it was acquired. The requesting program and any accompanying program sequence must not go to the dispatcher prior to the release of the volatile storage area.


A request for more volatile storage than is available constitutes a catastrophic condition. The volatile storage assignment program enters OVFVOL with the following in the A and Q registers:

- A Amount of overflow in words
- Q Base address of the interrupt stack

OVFVOL clears the M register and writes OV on the comment device. No further action can be taken and the system hangs ( $18FF_{16}$  instruction). The OV error is caused by incorrect set-up or use of the system.

A block of storage is assigned with the entry point VOLA and released with the entry point VOLR. Both entry points are entered by an RTJ with interrupts inhibited.

On the entry to VOLA, the block size is contained in the word following the RTJ. VOLA assigns specified locations and fills the first three locations of the block with the contents of Q, A, and I as follows:




On exit from VOLA, the I register contains the address of the start of the assigned block.


On return from VOLA, a block of eight volatile storage locations has been assigned and words O through 2 have been filled. The program stores word 3 and later uses the remaining words.

<ul> <li>Location</li> </ul>	15	4	3	2	1	0
LOC + 0	ORIGINAL CONTENTS OF Q		0	0	1	0
. 1	ORIGINAL CONTENTS OF A		0	0	0	1
2	ORIGINAL CONTENT OF I		0	0	1	1
3	RETURN ADDRESS (SAVED BY	REQUE	ESTI	NG P	ROG	RAM)
4						
•	TEMPORARY STORAGE					
. 7						

The I register contains the core location represented by LOC. The contents of A and Q are the same as an entry to VOLA. On entry to VOLR, I must contain LOC. On return from VOLR, the eight locations of volatile storage have been released. The contents of the A, Q and I registers are replaced with the contents of the first three locations of the released block.



OFVOL



# LESSON GUIDE 10 TIMER PACKAGE

# **LESSON PREVIEW:**

The TIMER requests and DIAGNOSTIC TIMER of the TIMER Package will be discussed.

# **REFERENCES:**

Listings of TMINT and TIMER

# TRAINING AIDS:


# PROJECTS:

# **OBJECTIVES:**

To study all the functions and programs of the TIMER package.



### TIMER REQUEST



TIME IS MEASURED IN UNITS (COUNTS) verbaut × the bet

0 - BASIC COUNT (60/CPS) 1 - 1/10 SEC (6 X BASIC) 2 - SEC (10 X 1 CT) 3 - MIN (60 X 2 CT)

TIMED INTERRUPT 1/60 SEC TO 32,768 MIN

one and the second of the seco

### COMPONENTS

The TIMER package is made up of two modules:

TIMER PACKAGE DIAGNOSTIC TIMER

The former processes TIMER requests, timer interrupts and delay expiration. The latter processes I/O hangups.

EXTERNAL SYMBOLS USED BY TIMER PACKAGE

SCHERR Used to exit if the schedule stack is full

TIMACK Acknowledge code for time interrupts

EXTERNAL SYMBOLS USED BY DIAGNOSTIC TIMER

The starting address label for each PHYSTB entry, to be interrogated by this module, is declared as an external symbol.

TIMER REQUEST PROCESSING

Entry Interface

Entered from the monitor entry for requests via a jump. "I" contains location of volatile, and "A" contains location of the request.

Exit Interfaces

Exit is made to SCHERR if no schedule stack space remains open. Exit is made to request exit after the request has been added to an appropriate stack.

Internal Operation

On entry, the request processor translates the completion address and attempts to fill an empty schedule stack entry with a SCHDLE request at the level specified in the TIMER request. If no empty exists, exit is made to SCHERR.

The newly filled schedule stack entry is then threaded to one of 4 lists, depending on the "U" parameter. The caller's delay time is added to the stack entry as the "Q" parameter. Exit is then made to the request exit.

### TIME INTERRUPT AND EXPIRATION PROCESSING

After the interrupt is acknowledged, each of the counters for the 4 lists are examined to see if one count for that list has expired. If not, the respective count is decremented and exit is made to the dispatcher. If the count is expired, it is reset and the threaded list corresponding to that counter is examined. The delay in each member of the list is decremented. Those delays which are decremented to zero cause SCHDLE requests which result in operation of the concerned program. When this process is complete, the next counter is decremented, etc.

If the acknowledge of the time interrupt is rejected, the program will exit to the dispatcher.

### DIAGNOSTIC TIMER OPERATION

This module is operated periodically as the result of a TIMER request generated by itself. The first TIMER request is made in the startup routine at AUTO LOAD time. On entry, this module decrements the clock cell (in PHYSTB) of each non-idle device in the table DGNTAB. If the clock cell becomes minus, the device is assumed to be hung up and the error entry to the driver is scheduled. When this process is complete for each device, the module makes a TIMER request, to cause its next execution, and exits to the dispatcher.

### INTERNAL SYMBOLS USED BY THE TIMER PACKAGE


These symbols are defined via EQU pseudo operation and can be easily deduced from the listing.

INTERNAL SYMBOLS USED BY THE DIAGNOSTIC TIMER

- EDCLK Index to diagnostic clock in each PHYSTB entry
- EDPGM Index to location of error routine in each PHYSTB entry

SECOND Number of timer pulses per second

- DELAY Number of seconds between successive operation of the diagnostic timer
- DTVAL Priority level at which the diagnostic timer operates. (Assembly value is 13).
- NUMPU Number of physical devices.



### LESSON GUIDE 11

### LOADER TABLES

### **LESSON PREVIEW:**

This lesson is designed to exhibit the detailed LOADER functions. In addition, the student will be introduced to a relocatable program format.

### **REFERENCES:**

Chapter 12 of MSOS 5 RM

### TRAINING AIDS:

### **PROJECTS:**

- 1. Student Project 11
- 2. Study Questions 11

### **OBJECTIVES:**

At the completion of this lesson, the student will be able to:

- 1. Understand the LOADER'S FUNCTIONS.
- 2. Interpret object code.

### MAJOR LOADER FUNCTIONS


- LOCATES THE PROGRAM TO BE LOADED
- MAKES RELOCATABLE ADDRESSES ABSOLUTE
  - PROGRAM RELOCATABLE
  - BLANK COMMON RELOCATABLE
  - LABEL COMMON RELOCATABLE
- LINKS EXTERNALS
- RECORDS LOAD MAP
- RECORDS ENTRY POINT TABLE
- TRANSFERS CONTROL

### **MSOS LOADERS**

- BACKGROUND LOADER (\*L) RELANTABLE & HABSOLUTIZES IT, THEN Transfers control to it
   LIBEDT LOADER (\*P) RELOCATABLE Programs Only
- SYSTEM INITIALIZER (\*L,\*LP,\*M,\*MP)

loader runs in protected memory when done JP unprotects the locations required by loader.

### BACKGROUND PROGRAM LAYOUT



BLANK COMMON OVERLAYS LOADER

1**1-**4

RBD command word + 4 words data

## LOADER BLOCKS GENERAL FORMAT

#### HEADER

ТҮРЕ	050
	. •
	•

MAX. 60 WORDS

### TYPE 3 BITS

NAM	001	NAME BLOCK	
RBD	010	COMMAND SEQUEN	CE
BZS	011	ZERO STORAGE	
ENT	100	ENTRY POINT	
EXT	101	EXTERNAL NAME	
XFR	110	TRANSFER	onl

.Only 1 RELOCATOBLE BINAry Data

NLY 1 Points to first executable statement in program.

\*T TERMINAL LOAD FROM THIS MEDIA

Ng sub sub Sub bpoint here.

ALF \*. A DO NOTHING PROGRAM\*

FND

0) DAT = 0000 ( 0)

0002	F0000	5050	MCG
	PÖODÍ	4120	
	P0002	444F	
	P0003	204F	
	P0004	4654	
	P0005	4849	
	P0006	4FA7	
	P0007	2050	
	P0000	524F	
	P0009	47=2	
	POOOA	4140	
0003			

PAGE 1

NAM DUN

PATE: 10/29/78

DUMMY PGM - FIRST PGH WIFED OUT BECAUSE OF 6789

0001

AK.PA.IO HASSEN

.

III.	0000000000	~~~~~	որորորորորը	FFFFFFFFFFFF	XXX XXX
LU	000000000000	AAAAAAAAAAAA	<u>ըսսսերերքը</u>	FFFFFFFFFFFF	XXX XX
ίθ.	0000000000000	AAAAAAAAAAAAA	nnnnnnnnnnnn	FFFFFFFFFFFFF	XXX XX
LLI	000 0000	AAA AAA	חמיז היזיין	FFF	*** ***
LLL	0000 000	AAA AAA	תחת חיייי	FFF	*** ***
111	000000 0000	888 888	חמת חחי	FFF	*** ***
LU .	000 000 000	AAAAAAAAAAAAAAA	סמס מייי	FFFFFFFFFFF	****
I.L.	000 000 000	AAAAAAAAAAAAAAA	000 000	FEFFEEFFEFE	XXX
+LL	000 000 000	AAAAAAAAAAAAAA	<u>חחם חיי</u>	EFFFFFFFFFF	*****
I LI	0000 00000	AAA AAA	החת חחח	FFF	*** ***
(LL	0000 000	444 444	<u>600 000</u>	FFF	*** ***
iii iii	000 000	AAA 444	000 000	FFF	*** ***
ilinuuuu	0000000000000	AAA 4AA	<u>40010000000000000000000000000000000000</u>	FEFFFFFFFFFF	XXX XX
ILIIILLLLLLLL	0000000000000	AAA	nenganagana	FFFFFFFFFFFF	XXX XX
LULLULLI	0000000000	AAA AAA	00000000000	FEFFFFFFFFFF	XXX XX

JOP+LOADEX+CPCTJ+ ASSEMBLY LANGUAGE EXAMPLE FOR LOADER BLOCKS 1700 FASS STOPAGE OPERATING SYSTEM VERSION 5.0 DATE OF PUN: 10/29/77 SYSTEM TD: JTOS 1.2 DEMO SYSTEMS

(03/)5/79)

۵.

0001				MAM	MAIN	INADER BLOCK EXAMPLE
0002				FNT	MATN	TELL ASSEM AND LOADED THE SYM MAY BE
0003						REFEPENCED FROM OUTSIDE THE PROGRAM
0004				FXT	CLEAR	TELL ASSEM THAT CLEAP IS DEFINED ELSEWHERE
0005			*			
0006			***	THIS	IS THE MATH	I PROGRAM
0007			# .	••••	• • • • • •	
	Ponno	กตร์จ	MATN	END	19	SET UP PARAMETERS IN A AND R
	Pnnnt		•••	I DA	= × I.	
	PODOZ		P	•••	••	
0010	Prona			PTJ	CLEAP	CALL THE SUBPOUTINE
	Pnnn4					
0011			^ <b>a</b>			
• •	Pñnns	0000	<b>-</b> .	FND	Q	SET UP PARAMETERS IN A AND Q AGAIN
-	POOCA	-		- LDA	=XM	
001.5	P0007		D	100	- //	· •
0011	PONOR				CLEAR	CALL IT AGAIN WITH NEW PAPAMETERS
	P0009				OCT NO	THE IT HANDA ALLS AN A SHORE THEY
0010		1101.4	<b>^</b>			
0015			*			
0016			*		CON AND DAT	
0017			*	057 0	TOM AND DAT	
0018						
0010			~ *	001		
0020		0000		MON	FX(]0)	•
0021		0000	0	DAT	EX2(5)	· · ·
0022	•		•		-	
	POODA			FNO	. 9	
0024	PNNP	•	•	I.DA	=XFX	
	PODOC					
0025	Poon	•		PIJ+	CLEAR	•
	POODF	0004	*			
0026			•	41071		
0027			*	ANOT	HEN EXUMPLE	OF A CALL TO SUPPOLITINE
0028			*			
0029			_	FXI	CAT	
0030			*		<b></b>	
0631	PONDE		_	LDA+	F, X	
	Porte		ſ			
כרחי	P0011		-	STA+	FX7	
	Puuis					
0033	Ponta			- PTJ+	CAT	
	Ponta		X			
	P0015	]4FA		,IMD-	(%FA)	
0025	· •	· _	*		-	
9636	P0016			PSS	L (20) +M (10	)) THESE ARE THE APEAS THE SUB WILL CLEAP
	5005V	4 1 0 0				
0037				,		
0036				END 1	MATN	

PGM= 0034 ( 52) COM = 0004 ( ]0) DAT = 0005 ( 5)

MAIN

Ь,

11-7

٠

				101									·																							
1 DATE: 10/29/78	THE SUBDUTTME TO CLEAD A GUBBED Pare syrbol stead knorw ts loaned			<u>τμε ατj μλρηψάσε ωτιj, stref the pethan Anno μεσε</u>			PPOC NOTE A TWO VOEP INSTRUCTION			TFST TEST		PFTURN TO MAIN		0) PAT = 0000 ( 0)		1 FATE: 10/20/74	AN FXAMPLE OF A SUBDUITTHE											AN FXAVPLF &	-				· · · · · ·	(55M		
PAGE	CLEAD CLEAD		TS THE 9		1+110		0°**	•	7	FYTT Doit		(CLFAR)		-		PAGF	CAT	CAT								( «E A )								FOIL LENGTH ( &- MCG)		- c
	1 M M		HE DE	NIIW O	STA+ holt+1	FND D						JMP# (		COM = 0000 (					NUV 0															FOIL	2	
ĸ		¢	* * *	CIFAD		٩	<b>UOTT</b>				•	FXJT							CAT			۵			•		Janu									nUs (ul
CLEAR				0000		7 7 7 7 7 7 7 7 7 7	6400	ם החחח	UPEF.	<172	non4 p	1055			·	r ñ T				EAF4	4 C D ]				d Vuuu	JAFA	1056	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5420	AIAF	2005		5 V V C	d U U U		
				UUUUd	l u u U d	20004	Punra			70000	Pund	Punn		U U U H					00004	Print	CUUUA	EUUud	20000	Proper	Pnnn7	HUUUa			PODOC	UUUUd		Porlo	FUNI			<1.JU
	เมาก กกกร	C U U U	9000	YUUV	1001	0000	0000	h	u l u u	1100		5 U U V	•	#WUd			1000	C U U U		V00V	7000	9 J U U		7000		JUUL	****							9000		DGN=

ပ်

7000	2020	4120	444F	204E	4F54	4249	4F47	2050	
7002	524F	4752	4140	0000	1 AF 9	C000	0030	1401	
7010	0013	CODO	7026	5400	7044	0009	COCO	7034	
7018	5400	7044	0000	0000	AFFA	5400	7044	C400	
7020	AFF6	6400	7009	5400	704F	14FA	0000	0000	
702P	0000	0000	0000	0000	0000	0000	0000	0000	
7030	0000	0000	0000	0000	0000	0000	0000	0000	
7038	0000	0000	0000	0000	0000	0000	0000	0000	
7040	0000	0,0,0	0000	0000	70]F	6400	7049	0000	
7049	6600	AFFA	ODFF	0172	1400	7049	1065	7025	
7050	54F6	4c01	705P	0000	j n n 9	0008	7059	14FA	•
705P	10F6	2048	5553	5420	414F	2045	5841	4050	

d.

DUMP OF CORE

JIIST AN EXAMPLE ANCI 3200 - FROM ODEBUG L'ontains sector address of SCRATCH

ENTRY POIN	T-TAPLE	-	•		
***(0)	AFFA				
4##D <b>/T</b>	7000				
CLEAR	7044	MAIN	7010	CAT	704F

41. • A	-	
PHP	7000	NUMBY FOR - FIRST FOM WIDER OUT DECAUSE OF 47P
MATN	7010	FUNDED OFOLK EXTNDLE
CLEVD	7046	THE SUBDOLITINE TO CLEAD A PHEFED
САТ	794F	AN FYREDLE CE A SUDDOUTINE
4 Y		i de la companya de la companya de la companya de la companya de la companya de la companya de la companya de l

	د ۱ -			1009	0010	0000	0000	0000	0.0.0.0
Let w re Wel			0000 - ADC	Ter H		m.	Main		Dump
N N N	2154	0000	0000	0000	0.000	11050	1.00410	n us un	Dump
De O.K.	0000	0000	0000	0000					
had a second	0000	0000	0000	0000		•			
Mar Mar Mar	0000	0000	0000	0000					
KS H	0000	0000	0000	0000		• •	0000		
	0000	0000	0000	0000			0000		
K /	0000	0000	0000	0.000			0000	0000	
	0000	0000	0000	0000			0000		
	0000	0000	0000	0000	0000	•	0000		
N.N.	0000	0000	0000	0000			0000		
Salv.	0000	0000	0000	0000			0000	000	
101	0.000	0000	0000	0000			0000	000	
Long I	0000	Ance)							
Dechon by to	4050	1000	0000	2020	4120	444F	· 0000	204	
Dow of	4F54	4849	4F47	(DODA			4752		1 mar : 0000 002-
N NB	neen	0000	0000	0000			0000		
V () 3	nnnn	0000	0000	0000	0000	0000	0000	000	n 4
$\mathcal{A}^{\mathcal{N}}$	0000	0000	0000	0000	0000	0000	0000	0000	lust
K 14	0000	0000	0000	0000	0000	0000	0000	0000	price
	0000	0000	0000	0000	0000	0000	0000	0000	1
	0000	0000	0000	0000	0000	0000	0000	0001	1 111
	0000	0000	0000	0000	0000	0000	0,0 0,0	000	n jaid
	0000	0000	0000	0000	0000	0000	0000	0000	<b>)</b> .
L ·	0000	0000	0000	0000	0000	0.000	0000	0000	) .
11 - 10 . call	0000	0000	0000	0000	0000	0000	0000	0000	ו
	0000	32CF	1		<b>`</b>			•	
	C050	2020	2020	2050	1 0000	0000	0000	000	n
XFER CARD. SYMBOC SYMBOC	0000	0000		0000	0000	0000	0000		)
A MAROC	0000	0000	0000	0000		0000	0000	000	ו
Symme	0000	0000	0000	0000	0000	0000	0000	0001	ו
<i>ju tra</i>	0000	0000	0000	0000	0000		0000	0000	
	0000	0000	0000	0000	0000		0000		
	0000	0000	0000	0000			0000	000	
	uuuú	0000	0000	0000			0000	0000	
	0000	0000	0000	0000			0000		
	0000	0000	0000	0000			0000		
	0000	0000	0000	0000			0000		
	0000	0000	0000	0000	0000	0000	0000	0000	0
	uuuú	1200							
	2050	0008	0005	0034	4041		2020		
	0000	0000	2020	464F	4]44		2042	4C4F	
	4340	2045	584]	4 በ ፍ በ	4(;45	5050	2020	2021	n /

С

2020	2026	2020	2020	2020	2120	2020	2020
2021	2170	0000	0.00	<u> የ</u> የ የ የ	0000	0000	0.000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0 0 0 0	0000	0000	0000	0000
0000	0000	1010	0.000	0000	(((())))	0000	0000
<b>0</b> 000	0000	0000	0000	0000	0000	000	0000
rnnr	6660	0003	0000	6406	0000	0000	0000
1100	0.0.0	(( ( ) ) )	0000	6060.	0.0.0	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	10155						
6050	1001	0000	0013	CUUN	0016	0000	5400
7FF1	<b>01)</b> 1	<b>r</b> n n <b>n</b>	1010	0021	5400	0004	0000
0201	<b>C</b> e e e	0000	5400	0000	r 7 9 9	C400	0000
46 N M	0000	0000	5400	7FFF	14F8	0000	0000
0000	0000	0000	0000	0000	0000	ouön	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
<u>ů</u> vuv	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	3505	_					
ዋሀፍቦ	41147	404F	2020	0000	0000	uuùn	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	<b>កុ</b> ០០០
6660	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	1201			: .		:	
8050	4 34 1	5420	2020	0014	4340	4541	5220
0004	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	1000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000 0050	72514	404F	2020	0000		nnin	
<b>C</b> UEU	4041		0000		0000		0000
0000	0000	0000	0000	NO 0 0	0000	0000	0000
0000	0000	0000		0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000
<u>nuu</u>	((00	0000	0000	0000	0000	0000	0000
0000	1100	0676	0000	0.00	0000	0000	0006

 $\bigcirc$ 

)e,

.

									. (								
	0000	0000	0000	0000	0000	0000	0000	6000	•	nnn í	0000	0000	0600	0000		0000	0000
	0000	3205								0000	0000	1.000	0000	0000	0000	2000	000
	2050	0000	0000	0000	4340	4541	5220	0000		0000	0033	0000	0000	0000	0000	0000	0000
•	0000	0000	2020	5448	4520	5355	4252	4 F K 4		6060	0000	0000	0000	0000	0000	0000	0000
	5440	4F 45	2054	4820	4360	4= 4]	5220	4120		0000	0000	0000	0000	0000	6000	0000	0000
	1.755	1446	45.57	2020	2020	2020	2020	2020		0000	0000	0000	0000	0000	0000	0000	0000
	2020	2020	0000	0000	0000	0000	0000	0000		0000	1200						
	0000	0000	0000	0000	0000	0000	0000	0000		4050	1000	0000	0000	5484	4003	1000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	1000	0000	1000	0000	14FA	1056	2044
	0000	0000	0000	0000	0000	0000	0000	0000		0000	5557	5420	414F	2045	00.00	5941	4050
	0000	0000	0000	0000	0000	0000	0000	0000		4645	0000	<b>6</b> 000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	nnnn	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	3206								0000	0000	0000	0000	0000	0000	0000	0000
	4050	1001	000	0000	6400	0005	0010	0000		0000	0000	0000	0000	0000	0000	0000	0000
	6600	0000	ODEE	0018	0172	3400	0004	1655		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	ñonn	0000	0000	0000	0000	0000	0000	0000		0000	3200						0.000
	0000	0000	0000	0000	0000	0000	0000	0000		ANSA	4741	5420	2020	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000 -	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	3207								0000	0000	0000	0000	0000	0000	0000	0000
	A050	434C	4541	5220	nónn	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	3200			010.01		0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		C.0 = 0	2020	2020	2020	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		nnnn	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	32DA								0000	0000	0000	0000	0000	0000	0000	0000
	Chen	2020	2020	2020	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	nnnn	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		nnn	1750				••••		
	0000	0000	0000	0000	0000	0000	0000	0000		2156	FFFF	7169	OFCF	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		<u> </u>	0000	6.0.0.0	0000	0000	0000	0000	0000
	0000	0000	01.00	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	0000	0000	0000	0000	0000	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	3200				-	•	••••		0000	0000	0000	0000	0000	0000	0000	0000
	2050	0000	0000	0012	4341	5420	2020	0000		0000	0000	0000	0000	0000	0000	0000	0000
	0000	0000	2020	414F	2045	5841	4050	4645	2	0000	0000	0000	0000	0000	0000	0000	0000
	204F	4620	4120	5 755	4252	4455	5440	4145		0000	0000	0000	0000	0000	0000	0000	0000
	2020	2620	2020	2020	2020	2020	2020	2020		0000	0000	0000	0000	0000	0000	0000	0000
	2020	2020	0666	0000	0000	0000	0000	0000	4				-				····
	0000	. er n n	0600	0400	0000	6600	0000	0000				-					

-6'

.

11-11

.

Using the dump, answer the following questions:

1.	Draw the core layout after the programs are loaded.
2.	How many programs are included in the relocatable binary file?
3.	How many RBD blocks were needed for the first program?
4.	What are the names of the externals referenced in the program?
5.	What is the transfer address and where is it in the program?

## STUDY QUESTIONS - 11

- 1. What is an unsatisfied external?
- 2. Where does the background loader search for externals and in what order? Where does the LIBEDT loader search for externals?
- 3. How do you detect a LOADER error?
- 4. Where are the LOADER BLOCKS created?
- 5. Can the LOADER be called from foreground?

• **,** •

### LESSON GUIDE 12

### DEBUGGING/TRACING PROCEDURES

### LESSON PREVIEW:

This lesson will outline the CYBER 18 Debugging/Tracing procedures

### **REFERENCES:**

Chapter 10 of MSOS 5 RM

### TRAINING AIDS:

### PROJECTS:

### **OBJECTIVES:**

At the completion of this lesson, the student should be able to analyze a system dump for effective debugging.

### TRACING PROCEDURES

REASON
This would clear all registers and inter- rupts that are currently true.
This will halt the main frame but it will not destroy the registers.
This will contain the address of the next instruction to be executed.
This will show what interrupt lines are enabled and disabled.
This is the current software priority unless some program is storing into this location.
This will contain the address of the "top of the Interrupt Stack." This is a push- down pop-up pointer.
This check will verify that the "M" register setting and software priority levels are in parallel if the system is still opera- tional. It is possible for the whole sys- tem to be wiped out.
This step will help to determine if the monitor is possibly wiped out, still in control but partially destroyed, or if there are priority problems. EXAMPLE: $EF_{16} = 6$
\$FFFF MASKT \$FFFF \$FE0F \$FEEF \$FFFF \$E373 \$0DFF \$0777

	PROCEDURE	REASON
9)	The SYSBUF listing is needed. The problem is almost certain to be in the Interrupt trap Region and the MASKT table. The priority level for each line number is declared in the third memory location for a four word group starting at location \$100 and ending at loca- tion \$13F. Using these words as indices to the MASKT table, verify that the bit number corresponding to the line number is a "1" for all priorities lower and a "0" for all equal and above. Correct any error and test again. FINISH.	<pre>In this example line 1 interrupt was enabled at its running priority, thus al- lowing a priority 10 interrupts to interrupt a priority 10 program which is not correct. "A" should be \$0005. Line 0 100 XXXX MASKT \$FFFF 101 XXXX +1 \$FFFF 102 000F +2 \$FFFF 103 XXXX +3 \$FFFF 104 XXXX +4 \$FFFF 104 XXXX +4 \$FFFF 106 000A +6 \$0777 107 XXXX +7 \$0848 108 XXXX +8 \$0747 109 XXXX +8 \$0747 109 XXXX +9 \$0047 10A 000D +A \$0007 10B XXXX +B \$0005 +C \$0005 +D \$0001 +E \$0001 +F \$0001</pre>
10)	The address of the word found in step 9. Once that address is calcu- lated, sweep the contents of that memory location to verify that it is the same as the M-Register setting. If it is not, go to step 11, otherwise go to step 19.	P008B NUM \$777 201 $\frac{+8B}{28C}$ and location 28C = 744 OK 28C = 744 Error
11)	There is not much to go on at this point as it is apparent that the execu- tive system is no longer in control. The MASKT table is either partially wiped out or completely changed and some module has executed an illegal instruc- tion. An attempt to find the problem could be made by going to step 19 but do not count on too much.	This is bad because core has been changed and illegal instructions have been executed The interregister instructions where the "M register is the destination register has been executed. Chances are control has been transferred to some address that contained constants which were executed as instruc- tions. One could run a spot comparison of memory versus what should be in memory to centralize the changed area. This may or may not supply a clue as to the source of the problem.

	·	
_	PROCEDURE	REASON
12)	Repeat the procedure specified in step 8 only go to step 13 if they are the same; otherwise go to step 14.	This will point out such things as the state of the tables and whether the monitor is in Control.
13)	There is really nothing to do here but the system appears to be in good shape for debugging. Go to step 19.	The tables appear to be intact and the monitor still appears to be in control. The problem should be found without much trouble.
14)	Repeat the procedure specified in step 10 only go to step 15 if the M- register compares to core, otherwise go to step 16.	This should supply enough information as to whether or not the monitor is in control. Regardless of the circumstances an attempt to trace the problem or problems will be attempted.
15)	Try to find out what program is wiping out the MASKT table. If no logical path is available go to step 19.	All in all things look pretty good. The executive system appears to be in control but some program is storing in the area occupied by the MASKT table. It will be in protected core-so all that is needed is to find it.
16)	Compare the contents of the M- register with that of memory. If the MASKT table is in core correctly go to step 17, otherwise, go to step 18.	This will let the analyst know who is in control.
17)	Correct the program that is currently in execution as it appears that this program has executed an interregister instruction where the M-register was the destination register. If the solu- tion to the problem is not apparent go to step 19.	The monitor appears to be in control but the M-register has changed.
18)	It may be extremely difficult to find the source of the problem as it appears that the tables are wiped out, monitor is not in control and an illegal interregister instruction where M is the destination register has been executed. Spot checking core may help but the system is in pretty bad shape. If nothing else works go to step 19.	Control was probably transferred to some address containing data rather than execu- table instructions where the data was treated as instructions.

.

	PROCEDURE	REASON
19)	Attempt to find out if it is possible that an interrupt is being processed. When the current priority level is the same as a priority level speci- fied in the interrupt trap region (step 9), chances are good that an interrupt is being processed. If it is go to step 20, otherwise go to step 24.	There are several possible trouble spots when processing interrupts but most of them are quite easily detected and they are not usually too difficult to correct. New drivers and physical equipment tables should be looked at quite carefully.
20)	Determine what line number interrupt is being processed by using the memory map (SI Listing). Find the program called COMMON (Common Interrupt Handler). The address where common was loaded will con- tain the address of some location in the interrupt trap region. This address should pinpoint the interrupt line currently being processed.	Most of the interrupt lines use the "Common Interrupt Handler" to preserve the state of the computer and do the house keeping required to change from one priority to another. When common is by- passed for any line number, the Interrupt Routine used by that line should be inter- rogated. When the line number is known, the analyst can check the "Interrupt Response Routine" for that line to find out just what devices operate under that line.
21)	The absolute address of the "Inter- rupt Response Routine" will be in the last word of the four word groupings by the line number in the interrupt trap region. This address should point to some address in the SYSBUF. Go to that address (Listings only needed) and acquire the addresses of the Physical Equipment tables of all devices on this line.	This could point to some error conditions such as having the interrupt cabled into the wrong line number or show where the linkage from the interrupt trap region to the Driver for the device is broken. The "Interrupt Response Routine" should contain the "Physical Equipment tables" addresses for all devices processed by the line number.
22)	Verify that all of the Initiator priority levels in the "Physical Equipment	INTERRUPT TRAP NAME MEMORY CONTENTS
	tables" and the continuator priority level specified in the interrupt trap region are the same. If they are the same, go to step 24, otherwise go to next step.	Line 01 104 105 54FE priority cont. 106 000A 107 LYNE01 address in response routine

	PROCEDURE		REASO	N	(
22)	(Continued)	INTERRU	PT TRAP	·····	
		NAME	MEMORY	CONTENTS	
		LYN E01	ADC TTY ADC CRDRD	Physical Equip- ment ADDR of Table	
			ADC PTREAD	ADDR OF TABLE	
		TTY	NUM \$230A		
		CRDRD	NUM 120B	Wrong priority should be A (12)	
23)	Correct either the priority level in the interrupt trap and/or the priority or priorities in the Physical Equip- ment tables. Be sure to check the MASKT table if any levels are changed in the interrupt trap and correct accordingly. FINISHED.	this poin rections, system. common drivers o	t. Make all the SYSBUF if requ Attempt run aga	en addressing new	
24)	Check to see if the program being executed might possibly be a mass memory resident program or the result of a mass memory program being executed. If it is not mass memory resident go to step 31, otherwise proceed to next procedure.	that coul programs been tes For Part constant being rur	d be caused by especially whe ted in a real tim O programs, the s preventing the	en they have not ne environment. ay have address e program from releasing allocated	
25)	The next step is to Dump the Mass Storage Systems Directory. The address to start the dump is the con- tents of memory location EB <sub>16</sub> plus the contents of memory location E7 <sub>16</sub> . The last address is the con- tents of location E6 <sub>16</sub> .	were las <u>EXAMPLE</u> LOC 14F 152 155	t loaded. 3 000, 332F 0000, 0001 2 0010, 221B 0181, 0000 9 - 0020, - 2003	, 0000, 0157, , 0020 , 0000, 0138, , 00025 	),

	PROCEDURE	REASON
26)	Is the program counter pointing to any of the areas in allocatable partition core. If it does not go to step 30, otherwise continue.	Word 1 of the System Directory for each entry will contain the address where con- trol was transferred after the core was allocated. This could show what program is currently being executed.
27)	Verify that the program is operating at the priority level assigned. This can be verified by checking Bits 0-3 in the word 0 for the Directory entry currently being checked. If it is okay go to step 29.	The priority level should be checked to the current priority level. If the priorities are the same, there is probably a bug in the program; otherwise the error should be quite simple to trace and correct.
28)	Get a listing of the program currently in operation. Check all I/O and Space and PTNCOR Requests, priorities specified for the comple- tion addresses, whether the comple- tion address in any point included in the Mass Storage program being checked. Except for some very special cases the completion priori- ties should be the same as the priority level in the System Directory and the current running priority. Correct discrepancies and restart.	This is again a common error spot. A program could be initiated at a high priority level, say seven. As the program is being executed, it initiates an I/O request with a completion priority of five. Now the program is running at two different priority levels which could cause some problems.
29)	For programs running in allocatable core, check the program for such things as address constants, mode of addressing, or other possible bugs. Correct and reassemble FINISHED.	It appears that the program was notwritten as a run-anywhere program. When ad- dressing any location in the main program or subprograms the mode must be relative; when addressing permanent core resident programs the mode must be absolute and address constants are taboo unless ADC*
30)	It is difficult to say where we are at this time. Tracing through the history of paths taken by the monitor may offer some clue. Possible trouble spots are monitor calls where the mode of addressing is specified incorrectly. The loader has no way of checking these error conditions. Proceed to next step.	EXAMPLES: Relative (Incorrect) RJT - (\$F4) NUM - \$1305 ADC - PARA Absolute (Correct) RTJ - (\$F4) NUM - \$1205 ADC - PARA

	PROCEDURE	REASON
30)	Continued	Sysdir (Correct) (for part O) RTJ - (\$F4) NUM - \$1205 ADC - PARA
		Example number 1 is incorrect as the monitor will send control to the address following the return jump and the contents of the next location.
31)	The address pointing to volatile storage will be needed to trace the history of the monitor events. The pointer to the next block of Volatile Storage can be found in Memory Location FO <sub>16</sub> - Save this for future use.	Whenever a request is made to the moni- tor, the Request Entry Processor will request a temporary storage area called Volatile Storage. This temporary storage area may contain valuable information such as where the call (request) was initiated and where the parameters used by the monitor could be found. This information may point directly to the trouble spot.
32)	If there is a possibility of I/O hang- up go to the next step but if it looks as though the problem is definitely software go to step number 37.	It may be possible to determine at this time that there is definitely some problem either Monitor Request or modes of ad- dressing. If that is the case, there is no reason to check for possible I/O hang-up.
33)	Find the LOG 2 table in SYSBUF. This table should be dumped to verify that there are no requests waiting to use a particular logical unit. This table is the "top of thread" waiting list for each logical unit. If they are all flagged as empty (FFFF <sub>16</sub> ) proceed to step 35, otherwise, continue to next step.	EXAMPLE: LOG 2 23B 0009 23C FFFF 23D FFFF 23E FFFF 23F 2137 240 FFFF 241 FFFF 241 FFFF 242 FFFF 243 FFFF 243 FFFF 244 FFFF 245 FFFF Logical Unit number 5 is threaded, therefore, the device should be marked as busy.

	PROCEDURE			REAS	ON		
tables, number. step 33, entry 5 will con Physical verify th Equipme it is 0 th the drive Request before g	2 table, as all Logical Unit is ordered by logical unit Using the example in get an address from in the LOGIA table. This tain the address of the Equipment table. Now hat word 5 in the Physical nt table is other than 0. If hen correct the driver. After er goes to "Complete ' it must again go to FNR iving up control. It appears a was not what the driver did.	EXAMPLE: LOG2	23B 23C 23D 23E 240 241 242 243 244	FFFF FFFF 2137 FFFF FFFF FFFF FFFF TYKEY		281 281 284 285 286 287 288 289 1204 INIT CON ERRO	CORE PPTRDR TELPTR TTYKEY TTYPUN TTYRD2 CARD 4 TPPDR1
not been Equipme to be ch the devi none are	g-up possibilities still have a eliminated. Every Physical nt table in SYSBUF will have ecked verifying that none of ces are presently busy. If a busy proceed to step 37, be correct and continue:	Using the dresses o will be fo CORE, PP all absolu ment table will be th zeroes for process.	f the H und in TRDR, ite add es. E e busy	Physica the LO PPTPC dresses ach of y word	al Equip DGIA. DGIA. DH, and s of Phys these ac and sho	ment Exam etc. sical ldres uld b	tables ple , are Equip- ses +5 e
device v add the Timer Ta a routine for I/O H	stem had the timer but the vas not timed and could be, device to the Diagnostic ble. If there was no timer e should be written to check hang-up. Anyway it appears nterrupt was lost.	When a contract the compute the driver output/inguinterrupt here and the new does not contract assumed. Operated a will preventimed.	ter wh ackno out a c back w xt ope come h The c again.	nich is owledge charact when th ration back, I device The c	not reta es it or er and e e contro but the /O hang may new liagnost	ined the d expec oller inter -up ver be ic tin	until river ts an is ready rupt is e ner

	PROCEDURE	REASON
37)	find out what paths the monitor has taken. First, find out if the last request to start another program (scheduler's call) was requesting that program. This can be verified	Whenever a program is scheduled up (higher priority than the requesting pro- gram), the requesting program is tempo- rarily halted (pseudointerrupt) and the requested program is placed into execu- tion immediately.
	by checking the last entry in the interrupt stack. If the contents of	EXAMPLE:
	LOC B8 <sub>16</sub> +3 equal an address that contains the same value as location	1) Interrupt Stack Pointer LOC B8 <sub>16</sub> contains 487 <sub>16</sub> .
	B9 <sub>16</sub> then the last request made was higher. If that was the case go to next step, otherwise go to step 39.	<ol> <li>Address of the Request Exit Processor can be found in LOC B9<sub>16</sub>: It contains 107C<sub>16</sub>. </li> </ol>
		$(LOC B8_{16})$ Q Value = $487_{16}$
		$(Q + 3)$ A Value = $107C_{16}$
38)	Either the program requested was not debugged completely or the absolute/ relative indicator (parameter X) in the requesting program was incorrect (most logical). If an error in the requested program is suspected, debug it, otherwise find out from where the request was originated. This will be an extension of step 37. The contents of LOC B816+2 will contain the starting address of the	What probably happened was that the address where control was sent was specified as an absolute address when it should have been relative or vice versa. It also may have been a System Directory Call and the program was not on the Directory or vice versa. EXAMPLE: Interrupt Stack Pointer LOC B8 <sub>16</sub> contains 487 <sub>16</sub> .
	volatile storage used to process this request. That address +3 will contain the return address for the requesting program. With this infor- mation the parameters could be verified and corrected if in error. Correct and Restart.	Interrupt Stack $ \begin{array}{c} 487_{16} \\                                    $

). 2

	PROCEDURE	REASON
38)	Continued	204E 54F4 204F 1206 2050 2051 Return Parameter List 15 987 430 A B C A = 0 the C is absolute 1 the C is relative B = 1 Directory
39)	The next problem is to find out whether the request was a primary scheduler call (request to start another program) or a Secondary Scheduler call (start execution because of I/O being completed.) This can be checked by comparing the contents of an address calculated by getting the contents of Memory LOC B416+1 to the contents of mem- ory location $104_{16}$ (Common Exit) if they are the same, the call was a primary scheduler call: otherwise, it was a secondary call. Go to step 40 for a primary call. Go to step 41 for a secondary call.	Top of the Scheduler stack empty list i LOC B4 <sub>16</sub> . It contains $4F6_{16}$ . 4F6 $4F6$ $1206+1$ $4F7$ $3215Common Exit used by monitor is Loca-tion 104_{16}.104$ $3215This example shows that the call wasprimary call since LOC 4F7_{16} LOC contains the same value as LOC 104_{16}.$
40)	An attempt should be made at this time to find out from where the request was initiated. If there were no requests for volatile storage which would wipe out the history which leads back to the requestor, the procedure will be quite simple: otherwise, take a few stabs in the dark or reinitialize the System. Memory location FO <sub>16</sub> will contain the pointer to volatile storage.	Pointer to Volatile Storage is location $FO_{16}$ . It contains $3FF_{16}$ . Volatile Storage 3FF 400 401 402 2651 204E 54F4 204F 1306 2050 1136 2051 Return

	PROCEDURE	REASON
	Continued The contents of that address +3 could point to the return address following the call. Parameters should be checked for the same error conditions listed for step 38. Correct and Restart. When tracing down the original	Example - 1:
41)	requestor for I/O or CORE Allocation there are two paths which may be followed. If there is a listing of Complete Request for Drivers avail- able, look for the Label CE in the assembly listing. Using the memory map along with the listing figure out the absolute address where CE can be found. (It will contain a negative number.) Go to the address speci- fied by bits 0 - 14. This should be checked out. When a listing of Complete Request for Drivers is not available use the same procedure listed under step 40. The address found in location 402 may point to the address following the label defined as CE. Once the parameter list has been found, again check the relative/absolute indicators.	$\begin{array}{c c} \underline{\text{MEMORY MAP} \ \text{COMPLETE REQUEST} \\ \text{LISTING} \\ \hline \\ \text{PARAME} & 1329 & \text{P0040 NOP} \\ \text{VOLA} & 1387 & \text{P0041 RTJ-} \\ & & & & & & & & & & & & & & & & & & $
		F016 contains 3FF16 Volatile 3FF 400 401 402 This address minus 1 should equal CE. For Example 1 from this point.

,

Ì

# LESSON GUIDE 13 JOB PROCESSOR

### **LESSON PREVIEW:**

This lesson will introduce the JOB Processor and its related routines.

### **REFERENCES:**

Listings of MINT, JOBPROC, MIPROC, JOBENT, and PARAME


### TRAINING AIDS:


### PROJECTS:

### **OBJECTIVES:**


At the completion of this lesson, the student will be able to discuss the Job Processor.








SET MIB SET Q = 3 FILELAR NO YES RELEASE



MINT

REFLE

PARAME



# **REVIEW QUESTIONS MSOS**

١

1.	The driver's execute at what priority levels? Higher than 7 check int trap physical		
2.	At what priority is a mass memory program executed? WHATEVER IT IS SCHED. NT.		
3.	What happens if an unprotected program executes a release request and a mass		
4.	memory program is residing in that area? Unprofec frogram & execute veleane request : probprofect fault JPO XXX How does the R/W request processor determine if a driver is busy? ELU WO(D in		
5.	Physicib $\neq 0$ When a driver completes one request, does it jump to the Dispatches? Goesto went request		
6.	What determines the area in allocatable partition core that is allocated to a mass memory program that is in the System Directory? Request Priority		
7.	What is the advantage of having a core resident program in the system directory? If an ordina (Can schedule without Knowing its address) you can schedule it by ordinal If a priority 3 program makes a schedule request for a priority 5 program, who goes		
8.	If a priority 3 program makes a schedule request for a priority 5 program, who goes on what queue? 3 goes on interrupt stack & priority 5 program rune.		
9.	What control statement to the system initializer determines the core resident programs? $\bigvee_{\alpha} \downarrow_{0} = \underset{\alpha}{} \downarrow_{-}$		
10.	Part 1 = KLP What determines the priority at which a timer request is threaded into the scheduler stack? Randon timer has awn que - counts down time		
11.	How can a program cause itself to run at a lower priority? Schedule itself at a lower priority of JUB to DUBATCHER		
12.	What program determines the program to be put into execution after a program completes execution? DSPATCHER SELECTS NEXT highest priority program		
13.	How is the initiator portion of a driver put into execution? SCHEDULED		
14.	Who releases volatile that MONI obtains? Request $E \times T$		
15.	What control statement determine the programs that are to be placed in the system directory? Who receives these instructions? $\chi \gamma M M^{M}$ System initializer		
16.	Who transfers control to the line processor for a line after an interrupt has been generated? Common interrupt handler except for internal interrupt hand which handles line o		
17.	How does a completion address for a READ/WRITE request get scheduled? (Omplete request schedules it		
18.	How does the diagnostic timer routine know which drivers he is to check? DIAGNOSTIC TIMER TABLE IN Sysdat (you make entries)		
19.	How does the error portion of a driver get into evecution?		
20.	Inder what conditions can a swap take place? I control to error address		
21.	Under what conditions can a swap take place? If you need the attact at a If swap = in effect : If priority >2 : time delay of since last swap How does the diagnostic timer routine know that a driver is in execution? I work = FFFF - I work on execution for work on a fact swap		
22.	dock=FFFF / -14 not in execution / knows in execution is this word is t If DCORE is busy when a space request is made, what happens to the request? Toget rescheduled put on allocators thread		
	allocalor= driver		
	14-1		

# REVIEW QUESTIONS MSOS (Continued)

.

	23.	What is the function of the LOGIA table? PHYSTAB ADDRESS	
	24.	What does the "Q" register contain when control is returned from a request processor, if the request was accepted? A POSITIVE $\#$ (what you sent to it with bit is $\mp$ SET)	
7	25 <b>.</b> 26.	How can a programmer determine when his I/O request has been completed? complete reducest will zero the thread word or will schedule the completion address If the printer, which is usually logical unit 9 has been declared down, where does the	
		operating system look for an alternate? $LOGI$ table	
	27.	Where can you look to determine the number of devices attached to interrupt line 1? Line $1$ fable	
	28.	When should a program be written so that it is reentrant? when it istands possibility of being shared at multiple provity levels.	
	29.	Under what condition or conditions will a scheduler request be rejected?	
	30.	Stack full if you have DISABLED SCHERIED / IF ORDINIAL ALLEADY SCH. Under what condition or conditions will a READ/WRITE request be rejected? IF your thread to / if Device is down and there the alternates	
	31.	What determines where control will be transferred after a release request has been executed? $T$ bit set dispatcher	
	32.	The test werd of code. return to caller How, does MAKEQ determine whether an I/O request has been completed with errors? Juchs error status in physics - bit 14	
	33.	What bits are set by MAKEQ when an error condition arises? 5/14/13 & ESTAT 1 WOrd	
	34.	What steps are followed by the scheduler request processor when a program is scheduled at a higher priority than the currently running program? Arren's quest to inf stack / scheduled p-ornam starts.	
	35.	How does the system determine the number of logical units? Ist word log 1, log 1A, log 2 tables	
	36.	Who puts information such as S, S+n, and operation in progress in the physical device table, and what programs use this information? S=Shared bit Set up in Systad Physical	
	37.	In what program do you find the code for the scheduler? DISPATCHER [NOISP]	
	38.	How many processors are used when a schedule request is made for a mass memory program? Schedule / RW / Core allocator / RW / MUdcorec / RW when transfer convolut	
	39.	Where is Request Exit located? Maryby (Findly Schedule le program anti)	
	40.	Where is Request Exit located? Monitor [EWD OF MONITON Request] Who sets the new mask after an interrupt is generated and how does he determine what that setting should be? Common Int Handler	
	41.	When are interrupts enable after the hardware has disabled them because of an interrupt?	
	42.	(flev stack ament men/set up new new pronty / but before int shalled Who idles the clock word in a driver when I/O is complete with no errors?	
-(	43.	Complete raulest COMRQST Who idles the clock if an I/O error did occur?	
•	44.	• Who zeroes the threadword in a READ/WRITE request, if no completion address was scheduled? If one was scheduled?	
		if none schep MODER complete request	
		18 sche) no zeroing of thread woord they just schedule	
		If sche) no zeroing of thread woord they just schedule I have always 14-2 the comp. address	

# REVIEW QUESTIONS MSOS (Continued)

45.	What type of coding must be used by mass memory programs that run in partition core? That run in allocatable core? absolute / Run anywhere
46.	How does a core resident program pass control to a mass memory program? Can their entry point be declared external? Schedules it? No it assumes fust word is elecutable in not needed.
47.	What type of addressing do mass memory programs use when referencing core resident programs? Why? Which to Chan any doubt describe
48.	What is the function of the mask table (MASKT) and who sets it up initially? tells which Int. (ines encessed/ inhibited - Set up in Sydat.
49.	What program must be customized by the user before building his system?
50.	What program must be the last core resident program in part O loaded and why? All SPACE because allocatule one will appeared retain loss all show When are the request priorities set for mass memory programs?
51.	When are the request priorities set for mass memory programs?
52.	What routine is used to add the assembler and compiler to the program library? LIBENT
53.	What control statement is used when replacing a mass memory program to link the
	core resident entry points used by the mass memory program? $LOAD \neq M$
54.	What is the purpose of the table of presents? Where is the table located? Wedto unprotect Ent points so can be used by unprotected pym SYSDAT
55.	What is a source program? Set of instructions to be compiled
56.	What is an object program?
57.	What is an absolutized program?
58.)	What is an absolutized program? program that has absolute addresses so it can de eccecuted What is the difference between run anywhere and run-where-loaded programs?
59.	What is the difference between run anywhere and run-where-loaded programs? What determines the drivers to be placed in an operating system? What determines the drivers to be placed in an operating system? If of devices a types - what plupical leaves you have m Who initially sets the clock word in the physical device table?
60.	Who initially sets the clock word in the physical device table? DIHGNOSTIC TIMER WORD & It's set by Initiator portion of driver
61.	What is the purpose of the MAKEQ routine?
62.	Makes up the U bits in Q What is the function of the complete request routine?
63.	What is the function of the complete request routine? How heeping class dragnostic doch, schedred checks on refuer What is the <u>function</u> of the first 2 words of Physical Device Table? Scheduler call $\tilde{z}$ where driver is used for character course How does a driver know when he has transferred the desired number of words?
64.	How does a driver know when he has transferred the desired number of words? When Eccon = Law word + 1
65.	When a 'short read' takes place, how can the programmer determine how many words
	were actually transferred? Astwood of Keepfee andamy rest actually transferred? Mastwood of Keepfee andamy rest Who notifies the operator a device is down and what responses may the operator make?
66.	Who notifies the operator a device is down and what responses may the operator make? ADEV alt dev. Mundler => comment device pp restore
67.	What two ways may a program be placed into execution?
	Dehedule Je interrupt DD

### MSOS TEST

- 1. Which program(s) place entries in the interrupt stack:
  - a. Dispatcher
  - b. Read/Write Request Processor
  - Common Interrupt Handler and Internal Interrupt Processor C.
  - (d.) Common Interrupt Handler and Scheduler
- 2. Which program(s) remove entries from the interrupt stack:
  - Dispatcher a.
  - Read/Write Request Processor b.
  - Common Interrupt Handler and Internal Interrupt Processor
  - (d.) Common Interrupt Handler and Scheduler

3. Requests threaded to the Scheduler's thread but not in the Scheduler Stack are:

- a. Primary Scheduler calls
- Timer calls b.
- Secondary Scheduler calls (c,)
- all of the above ð.
- 4. Requests threaded in the Scheduler's Stack and to the Scheduler's Thread are:
  - Primary Scheduler calls a.)
  - Timer calls Б.
  - Secondary Scheduler calls c.
  - all of the above d.
- 5. Requests threaded in the Scheduler's Stack but not to the Scheduler's Thread are:
  - Primary Scheduler calls
  - b, Timer calls
  - Secondary Scheduler calls ċ.
  - all of the above d.
- 6. How many entry points are there to the monitor:

one RTJ-(MONI) two

ъ. c. three

a.

- d.
- sixty-nine
- 7. All hardware interrupts enter via:
  - the Interrupt Stack a.
  - **Request Entry Processor** b.
  - Dispatcher C.
  - the Interrupt Trap Region d.

14 - 4

8.

The address of the dispatcher can always be found in memory location:

a. \$F4 b. \$FE c. \$BB d.) \$EA

9.

How many threads may the standard Timer Package have pointing into the Scheduler Stack area:

a. four Coants b. three Secc. c. two d. one

Note: Use the following example to answer questions 10-19.

DBIT=0

ASSEMBLY	MACHINE CODE
RTJ - (\$F4) -NUM \$60- \$0046	54F4
-NUM \$60 \$0046	OC46
ADC (COMPL)	8007
ADC 0	0000
NUM \$18FB	18FB
ADC (LENGTH)	D213
ADC BUFF	5800

Part 0 absolute request. 0000 1100 0100 0110

10. What type of request is this:

- a. READ b. WRITE
- c. FORMAT READ d.) FORMAT WRITE
- 11. What is the Request Priority:
  - a. seven b. four c. five
  - d. three

12. Number of words to be transfered:

can be found in location \$D213.65 %a. is illegal. ъ. is \$D213 words. c. 1/100 0001 0010 0011 can be found in location \$5213.  $(\mathbf{d})$ 32K The completion address: 13 1000 0000 0000 0111 is relative a. is absolute is an index into the Program Directory is an index into the System Directory non of the above.

#### 14. The logical unit number:

is four

- can be found in location \$FB b.
- is eight C.
- d. is ASCII
- 15. How many parameter words are required in a R/W request for a non-mass storage device:
  - two a.
  - four
  - sixc.
  - ď. ten

16.

The address of the Request Entry Processor can be found in location:

- \$18FB a. \$FB b.

\$05 \$F4 monitor = Request Enmy Procenor d.)

- 17. Which answer is true:
  - Thes in a Furite this call is an indirect monitor call a.
  - this call is a FORMAT READ REQUEST b,
  - **c** this call is a direct monitor call
  - the mode of addressing is relative  $\times b_1 + w_{1,1} + b_2$  set ď.

#### 18. What will be the software priority when the completion address is entered:

- four a. b.
- five six ċ.
- seven
- 19. The (a) field in the logical unit is set to:
  - zero a.
  - ь. one
  - ć. two
  - eight
- 20. One parameter may be passed when making a scheduler's call. How is this accomplished:
  - a. through the Q-register
  - b. through the parameter list
  - through the communications region C.
  - d. through the I-register

· 21.

Which type of request is used to request allocatable core:

Which request is not available to unprotected programs:

- a. CORE
- b.) SPACE
- c. RELEASE
- d. GET FILE

22.

- a. CORE
- b.) SPACE
- c. TIMER
- d. SCHEDULER

23. Which requests are available to protected programs only:

- a. SCHEDULER, TIMER, SPACE, RELEASE
- b. CORE, LOADER, GET FILE, STATUS, EXIT
- c. READ, WRITE, FORMAT READ, FORMAT WRITE
- d.) SPACE, RELEASE

24.

The entry point to the scheduler is:

a. TC b. T4 c. T9 d. T12

Scheduler is a request code of 9

What determines the AREA of allocatable core for a SPACE request:

How many parameter words are required for a TIMER call:

25. Which request is not re-entrant:

a. SCHEDULER (b.) STATUS c. TIMER d. RELEASE

all offers are handled by monitor. status is handles by Job Processon.

26.

- a. running priority
- b. Completion Priority
- ć.) Request Priority
- d. logical unit

27.

- two
- b.) three
- d. six

y I WWW IN If a TIMER call was just placed on the thread with the "u" field equal to one and the 28. "t" field equal to 15, how long will it be before it will be removed: between 1.5 and 1.6 seconds between 1.4 and 1.5 minutes between 1.5 and 1.6 minutes c. between 1.4 and 1.5 hours d. 29. What will cause a Scheduler's Request to be rejected by the Scheduler: a. incorrect request code cannot get to scheduler illegal address to transfer control to no such thing as illegal address. the thread word in the System Directory non zero b. ĉ.) ď. all of the above 30. How can a program determine the first address of core allocated following a SPACE request: this depends on who made request. in the word following the thread location in a SPACE request the covalue you get u Q a. Ъ. in the Q-register at the Completion Address c. mass storage programs operating in Allocatable Core can get it with this coding at its entry; NUM\$C8FE d. all of the above 31. What does the monitor do to flag requests that have been rejected: set the Q-register to -zero a. b. store a -zero in the thread sets bit #15 of the Q-register to a one  $\hat{\mathbf{c}}$ đ. exits to the dispatcher 32. How many parameter words are required for a SPACE request: four a. (b.) five č. six d. two 33. Which of the following tables is associated with threading: LOG2 a. b. Interrupt Trap Interrupt Stack c. d. Volatile Storage 34. Which of the following is push down-pop up stack: LOG2 a. ь. Interrupt Trap c.) Volatile Storage d. driver

35.

### In what area can the pointer to the System Directory be found:

- a. MONI
- b. Scheduler
- co Program Directory

d. / Communications Area

36.

How many words are required for each entry in the Scheduler Stack:

- a. three
- b.) four
- c. five
- d. variable
- 37.

How many words are required for each entry in the Interrupt Stack:

How many words are required for each entry in Volatile Storage:

- a. three
- b. four
- c.) five
- d. variable
- 38.
- a. nine
- a. nine b. four
- c. five
- d.) variable but at least three

39.

How many possible standard threads are there to the Scheduler Stack area:

a. two b. four c. six d. eight

Which table is used to make a device down:

40.

a. Physical Device Table b. LOG1 c. LOG2 d. LOG1A

41.

Which table contains the addresses of all Physical Device Tables:

a. LOG1 b. LOG2 c. LOG1A d. BUFFER

- 42. The waiting list to use a logical unit is the:
  - an LOG1 table
  - b.) LOG2 table
  - c. LOG1A table
  - d. WAIT table

43.

Which table is used to prevent unprotected programs from using certain devices:

- a. LOG1 table
- b. LOG1A table
- c. BUFFER table
- d Physical Device Table
- 44. Which table allows unprotected programs the use of certain reentrant protected routines:
  - a. Physical Device Tables
  - **b.**) Table of Presets
  - c. Entry Point Table
  - d. Program Directory
- 45. Devices are marked as busy by the:
  - a.) Physical Device Tables
  - b. LOG2 table
  - c. LOG1 table
  - d. LOG1A table

46. The current running priority is saved in the:

- a. Physical Device Table
- b. Dispatcher
- c. Interrupt Trap Region
- **d.** Communications Region  $P_{n,V}$