## CONTROL DATA ${ }^{\circledR}$ MICRO-PROGRAMMABLE COMPUTER FAMILY 1700 ENHANCED PROCESSOR WITH CORE MEMORY

| REVISION RECORD |  |
| :---: | :---: |
| REVISION | DESCRIPTION |
| 01 | Preliminary Release |
| $(10 / 74)$ | Manual released. This manual obsoletes all previous editions. |
| A |  |
| $(8 / 75)$ |  |
| B | Manual revised; includes Engineering Change Order 14967 which corrects storage reference |
| $(9 / 77)$ | instructions. Page 4-16 is revised. |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

REVISION LETTERS I, $\mathbf{0}$, $\mathbf{Q}$ and $X$ are not used
Address comments concerning this manual to:
Control Data Corporation
Publications and Graphics Division

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.


## PREFACE

The micro-programmable (MP) computer emulates the 1700 family of computers. Readers of this document should be familiar with the CONTROL DATA ${ }^{\circledR} 1700$ series computers and their associated hardware. The MP is upward-compatible and has an enhanced instruction capability.

Additional information on Control Data software applicable to the MP system will be found in the following publications:

| Description | Publication No. |
| :--- | :---: |
| 1700 Computer System Codes | 60163500 |
| 1700 MSOS Version 4 Reference Manual | 60361500 |
| 1700 MSOS 4 MS FORTRAN Version 3A/B | 60362000 |
| Micro Processor Reference Manual | 88973400 |
| CCP Support Software 1 MICRO Assembler <br> Reference Manual | 88988800 |
| CCP Support Software 1 MACRO Assembler <br> Reference Manual | $\mathbf{8 8 9 8 8 9 0 0}$ |

1. SYSTEM DESCRIPTION ..... 1-1
Introduction ..... 1-1
Functional Characteristics ..... 1-1
Physical Characteristics ..... 1-1
Major System Component Description ..... 1-5
Micro Processor ..... 1-5
Transform ..... 1-5
Micro Memory ..... 1-5
Macro Memory (Core) and Memory Interface ..... 1-5
I/O-TTY Interface ..... 1-7
External I/O Interface ..... 1-7
2. FUNCTIONAL DESCRIPTION ..... 2-1
General Description ..... 2-1
Micro Processor ..... 2-1
Transforms and the Transform Module ..... 2-1
Arithmetic/Logical Unit (ALU) and Data Transfer Organization ..... 2-1
Macro Memory ..... 2-4
Macro Memory Configuration ..... 2-5
I/O-TTY Module ..... 2-5
Maintenance Interface/
Maintenance Panel ..... 2-6
3. OPERATING PROCEDURE ..... 3-1
Startup ..... 3-1
Emulator or Macro-Program Deadstart ..... 3-1
Shutdown ..... 3-1
System Failure ..... 3-1
MSOS Autoload ..... 3-1
Operator Interface for the MP ..... 3-1
Function Control Register (FCR) ..... 3-1
Auto-Display ..... 3-4
Panel Interface Control Commands ..... 3-4
Panel/Program Mode Commands ..... 3-7
I/O Operations ..... 3-7
4. MP INSTRUCTION DESCRIPTION ..... 4-1
Instruction Format ..... 4-1
Basic Instruction Set ..... 4-1
Storage Reference ..... 4-1
Register Reference ..... 4-1
Inter-Register ..... 4-3
Skip ..... 4-5
Shift ..... 4-7
Enhanced MP Instructions ..... 4-9
Enhanced Storage Reference ..... 4-9
Field Reference ..... 4-17
Enhanced Inter-Register ..... 4-18
Enhanced Skip ..... 4-19
Decrement and Repeat ..... 4-19
Miscellaneous ..... 4-20
Auto Data Transfer ..... 4-24
5. INTERRUPT SYSTEM ..... 5-1
Interrupt Trap Locations ..... 5-1
Mask Register ..... 5-1
Priority ..... 5-1
Internal Interrupts ..... 5-2
Operation ..... 5-2
6. PROGRAM PROTECT ..... 6-1
Program Protect Violations ..... 6-1
Storage Parity Errors as Related to Program Protection ..... 6-1
Set/Clear Program Protect Bit ..... 6-1
Programming Requirements ..... 6-1
Peripheral Equipment Protection ..... 6-2
7. I/O DEVICES ..... 7-1
Panel/Program Device ..... 7-1
Real-Time Clock ..... 7-3

## APPENDIXES

$\begin{array}{lll}\text { A } & \text { Glossary } & \text { A-1 } \\ \text { B } & \text { Instruction Summary } & \text { B-1 }\end{array}$
$\begin{array}{lll}\text { A } & \text { Glossary } & \text { A-1 } \\ \text { B } & \text { Instruction Summary } & \text { B-1 }\end{array}$

## INDEX

## FIGURES

| $1-1$ | Digital Processor Organizations | $1-4$ |
| :--- | :--- | :--- |
| $1-2$ | MP Standard Chassis | $1-5$ |
| $1-3$ | Typical MP Circuit Card | $1-6$ |
| $1-4$ | Typical MP Chassis Layout | $1-7$ |
| $1-5$ | MP Functional Block Diagram | $1-8$ |
| $2-1$ | MP Block Diagram | $2-1$ |

2-2 Detailed Block Diagram of 1700 Enhanced Processor ..... 2-2
2-3 Macro Memory Configuration ..... 2-5
2-4 Major Signal Flow Paths of I/O-TTY Module ..... 2-5
4-1 LRG Instruction ..... 4-23
4-2 SRG Instruction ..... 4-23
TABLES
1-1 MP General Characteristics ..... 1-2
2-1 MP Mask Register/Interrupt Addresses ..... 2-4
3-1 Function Control Register (FCR) ..... 3-2
3-2 Display Code Definitions ..... 3-5
4-1 Storage Reference Instruction Addressing ..... 4-2
4-2 Storage Reference Instructions ..... 4-4
4-3 Register Reference Instructions ..... 4-6
4-4 Inter-Register Instructions ..... 4-8
4-5 Inter-Register Instruction Truth Table ..... 4-9
4-6 Skip Instructions ..... 4-10
4-8 Enhanced Storage Reference
Instruction Addresses ..... 4-12

| 4-9 | Enhanced Storage Reference |  |
| :---: | :---: | :---: |
|  | Instructions | 4-14 |
| 4-10 | Field Reference Instructions | 4-18 |
| 4-11 | Enhanced Skip Instructions | 4-19 |
| 4-12 | Miscellanesus Enhanced Instructions | 4-21 |
| 4-13 | ADT Table for a Single A/Q Device | 4-25 |
| 4-14 | ADT Table f 7 r Multiple A/Q Devices | 4-27 |
| 4-15 | ADT Table for the Clock | 4-28 |
| 4-16 | ADT Table for Single or Multiple |  |
|  | M05 Devices | 4-29 |
| 5-1 | Interrupt State Definitions | 5-1 |
| 7-1 | Standard MP Assignment of Equipment Codes, Macro/Micro Interrupt |  |
|  | Lines | 7-2 |

Instructions4-18
4-11 Enhanced Skip Instructions ..... 4-1913 ADT Table4-25
4-14 ADT Table f r Multiple A/Q Devices4-28
4-16 ADT Table for Single or Multiple M05 Devices ..... -29
7-1 Standard MP Assignment of Equipment Lines ..... 7-2

## INTRODUCTION

The 1700 enhanced processor computer is a special configuration of the CONTROL DATA ${ }^{\circledR}$ MP family of parallel mode, stored program, digital processors. It is dedicated to perform as a $\mathrm{CDC}^{\circledR} 1700$-compatible digital computer. The MP uses micro programming to perform 1700 language programs.

This manual describes the basic as well as the optional characteristics of the MP. It covers the hardware, general operating procedures, and the MP instruction repertoire.

The basic MP configuration consists of:

- Micro processor with 1700 transform
- Micro memory
- Macro memory
- I/O interface
- Power supply

Various standard options, such as a card reader and a line printer, are available for the MP. The user may also use the micro memory and I/O to perform nonstandard 1700 functions to achieve even greater flexibility with the MP processor.

A listing of the general characteristics of the MP is contained in table 1-1.

## FUNCTIONAL CHARACTERISTICS

The micro-programmable computer is a multilevel processor, which uses a semiconductor ROM and a special hardware function (transform) to emulate a CDC 1700 computer. The macro memory unit contains 1700 language programs (called macro instructions). The multilevel processor differs from the conventional processor, as shown in figure 1-1. The MP operation is controlled by a program (micro program) in the semiconductor memory (referred to as micro memory). The micro program reads 1700 macro instructions from macro memory and decodes them for execution in the
micro processor. The semiconductor memory is several times faster than the macro memory. The transform aids in decoding and program execution. Therefore, the MP uses special micro-programming techniques to emulate an enhanced CDC 1700 system for lower cost, smaller size, and equal or better speed.

## PHYSICAL CHARACTERISTICS

The MP is modularly designed with standard TTL MSI components and commercial construction.

The standard chassis, shown in figure 1-2, is 18.5 inches high by 17.5 inches wide by 12 inches deep. The chassis includes cooling fans. The standard chassis back panel has the I/O wiring for the $1700 \mathrm{~A} / \mathrm{Q}$ and $1700 \mathrm{~A} / \mathrm{Q}$-DMA. However, it may also contain specialized I/O for the user. Wiring details are included in the system wirelist provided for the unit. A front cover panel is provided on the chassis for maximum cooling.

Power requirements for the MP vary with the user's application. CDC provides power supplies of $\pm 5, \pm 12$. and $\pm 15$ volts with input power requirements of 115 vac , 50 or 60 Hz . Physical dimensions for a power supply chassis are 8.75 inches high by 17.5 inches wide by 16.0 inches deep. Cooling fans for logic and power supply chassis require 115 vac, 50 or 60 Hz .

A typical MP circuit card, shown in figure 1-3, is 11 by 14 inches and has 204 input/output contacts.

The MP chassis has a pre-wired location for an optional panel interface card. The maintenance panel is a 16 -inch by 4.5 -inch printed circuit board, connected by a flexible cable to the panel interface card. The panel contains controls and LED indicators for manually controlling the MP at the micro level. The panel interface card also provides an interface to ASCII RS232-compatible consoles (full-duplex interface). The normal configuration for the 1700 enhanced processor uses the I/O-TTY module for manual operator interface.

TABLE 1-1. MP GENE RAL CHARACTERISTICS

| Basic Configuration |  |
| :---: | :---: |
| Processor |  |
| Type | General-purpose, micro-programmable digital processor |
| Organization | Register oriented or file oriented. |
| Word length | 16 bit |
| Micro-instruction word | 32-bit format; two micro instructions per micro-memory address |
| Micro-memory type | Semiconductor read/write memory (RAM) and/or read only memory (ROM) |
| Micro-memory size | 512 words in 64-bit increments (on transform); maximum of 4,096 additional words available. |
| Micro-memory access time | 70 nanoseconds |
| Arithmetic | Binary with dynamic selection of ones or twos complement mode |
|  | Up to four parallel unrelated operations are possible in one micro instruction |
| Macro-instruction execution time | Approximately the same as a 1700 computer with $900 \mu \mathrm{sec}$ memory cycle time (for detailed timing, see Appendix C). |
| Macro Memory |  |
| Requirement | Variable, according to application |
| Type | Core memory: available in 8 K stacks, with a maximum of 32 K ; the main chassis has a 16 -bit format. |
|  | Parity and protect bits are available in the standard stack. |
| Core speed | Read: 600 nanoseconds cycle time ${ }^{\dagger}$ <br> Write: 700 nanoseconds cycle time ${ }^{\dagger}$ |
| Direct memory access | Four I/O ports are wired for DMA devices; one can be a CDC 1700 DSA (QSE feature). |
| Input/Output (1/O) |  |
| Interfaces | Teletypewriter <br> Display terminal (RS232-C compatible) |

TABLE 1-1. MP GENERAL CHARACTERISTICS (Continued)

| Basic Configuration (Continued) |  |
| :---: | :---: |
| Mechanical |  |
| Hardware | Modular |
| Construction | RETMA 19-inch, rack mountable |
| Dimensions | Logic Chassis: |
|  | Height - 18.5 inches ( 47 cm ) <br> Width - 17.5 inches ( 44.5 cm ) <br> Depth - $\mathbf{1 6 . 0}$ inches ( 40.64 cm ) |
|  | Power Supply Chassis: |
|  | Height - 8.75 inches ( 22.25 cm ) <br> Width - 17.5 inches ( 44.5 cm ) <br> Depth - 16.0 inches ( 40.64 cm ) |
| Weight | Logic Chassis: 40 pounds (approximately) ( 18 kg ) <br> Power Supply: 50 pounds (approximately) ( 45 kg ) |
| Input power | 115 volts, $50 / 60 \mathrm{~Hz}$ |
| Miscellaneous Features |  |
|  | Real-time clock <br> Auto-data transfer <br> Enhanced 1700 Instruction repertoire |
| Standard Options |  |
| Input/Output (T/O) |  |
| Interfaces | Maintenance panel CDC $1700 \mathrm{~A} / \mathrm{Q}-\mathrm{DMA}$ (TTL level) RS232-C compatible console |
| Operator input device | Teletypewriter ASR/KSR 33/35 CDC conversational display terminais (RS232-C compatible) |

CONVENTIONAL PROCESSOR ORGANIZATION


NOTES: 1. DOTTED LINES ARE CONTROL SIGNALS.
2. SOLID LINES ARE INSTRUCTIONS AND DATA FLOW.


Figure 1-2. MP Standard Chassis

The MP will operate in computer rooms, general offices, and industrial environments. It will operate at temperatures of $40^{\circ} \mathrm{F}$ to $120^{\circ} \mathrm{F}\left(4.5^{\circ} \mathrm{C}\right.$ to $\left.48.8^{\circ} \mathrm{C}\right)$, withstand a maximum temperature gradient of $0.2^{\circ} \mathrm{F}$ per minute or at a rate that precludes condensation, and a relative humidity of 10 to 90 percent. Non-operating environment extends the temperature range from $-30^{\circ} \mathrm{F}$ to $150^{\circ} \mathrm{F}$ ( $-35^{\circ} \mathrm{C}$ to $65^{\circ} \mathrm{C}$ ) and a maximum thermal gradient not to exceed $20^{\circ} \mathrm{F}$ per hour or at a rate that precludes condensation. Storage temperatures with proper packaging protection may range from $-60^{\circ} \mathrm{F}$ to $160^{\circ} \mathrm{F}$ and relative humidity from 2 to 98 percent with temperature cycles of not more than $60^{\circ} \mathrm{F}$ per hour or at a rate that will preclude condensation. The user should note that these ranges cover only the micro processor; peripheral equipments may require more stringent environmental controls.

## MAJOR SYSTEM COMPONENT DESCRIPTION

Figure 1-4 shows the chassis layout for the MP equipment; figure 1-5 is the functional block diagram.

## MICRO PROCESSOR

The MP enhanced processor consists of an arithmetic card (ALU), a status mode interrupt card (SMI), control
cards 1 and 2, and a 1700 transform module. The micro-processor cards are interconnected through the basic backpanel wiring. Special user options will require additional wiring.

## TRANSFORM

The transform hardware is packaged as a separate module and is specially designed for the MP application. The MP has a 512 -word, 64 -bit ROM micro memory on the transform module.

Functioning as the hardware portion of the macro-instruction decode process, the transform causes the micro program to form program branches, sets various parameters, and performs arithmetic or logical operations. It provides the micro program with the capability of selecting patterns of bits from the data transmission paths to form the micro-memory addresses that sequence the micro program.

## MICRO MEMORY

The MP contains a 512 -word micro memory on the 1700 transform board. It also has two card slots for additional micro-memory or special algorithms if required by the user. The slots are interconnected to the micro processor through the backpanel and are accessible only by the micro processor.

## MACRO MEMORY (CORE) AND MEMORY INTERFACE

The core macro memory consists of memory stacks and an interface card. The memory stacks are configured in 8 K increments of 20 bits: 1 parity, 1 protect, 1 protect parity, 1 unused, and 16 data bits. The stacks are mounted on standard $11 \times 14$-inch circuit boards, with each stack requiring two card spaces in the chassis.

Data flow is in 16-bit word format, with a maximum of 32 K possible in the basic chassis. A direct memory access (DMA) channel is included in the memory interface as well as the parity and program protect generation and checking. The DMA for the MP can provide access for four external DMA devices through a port to the macro memory.


Figure 1-3. Typical MP Circuit Card


Option $\dagger$
Figure 1-4. Typical MP Chassis Layout

## 1/O-TTY INTERFACE

The standard operator interface to the MP is through the I/O-TTY module. It can interface with Teletype Corporation Model ASR/KSR 33/35 Teletype or the Control Data RS232-C compatible conversational display terminals. A TTL bus is available in the I/O-TTY module for interfacing the controller cards in the main chassis to the micro processor.

## EXTERNAL I/O INTERFACE

The main chassis for the MP includes nine slots for external I/O devices (in addition to the I/O capability of the I/O-TTY module). As shown in figure 1-4, four slots are prewired for $1700 \mathrm{~A} / \mathrm{Q}-\mathrm{DMA}$ Channels and five slots are prewired for $1700 \mathrm{~A} / \mathrm{Q}$ channels. These may be used with standard CDC equipment or for special user applications.


Figure 1-5. MP Functional Block Diagram

## GENERAL DESCRIPTION

The micro-programmable computer will emulate a CDC 1700 computer system. It can perform all 1700 functions, utilizing an expanded instruction set with interfacing capabilities to 1700 Series peripherals. Figure 2-1 shows a block diagram of the MP system. The basic MP configuration includes the micro processor, macro memory, I/O interface, and the operator's interface. The flexible design of the system permits the user to incorporate his own equipment or to upgrade the MP with additional micro memory, I/O capability, or a special hardware algorithm module.


Figure 2-1. MP Block Diagram

## MICRO PROCESSOR

The MP central processing unit (CPU) is a special configuration that consists of an ALU module, an SMT module, two control modules, and the standard MP transform module. Detailed organization of the MP is shown in figure 2-2. This diagram shows MP registers
interconnected primarily by selectors. A selector is a multiplexer that transfers one of several inputs to an output. They are either one, eight, 12,16 , or 32 bits wide.

## TRANSFORMS AND THE TRANSFORM MODULE

Transforms enable quick and efficient decoding of an emulated instruction. A transform can be designed to extract bits from a register or registers, shift the bits to the required position, and add a base address or constant bits. This result can then be transferred to the micro-memory address register (transform jump) or to the K or N register (transform register load). For example, when a 1700 instruction is read from macro memory, one micro-instruction transform jump transfers control to one of 108 micro-memory locations. Without the transform feature the above operation would require many micro instructions.

The transform hardware is packaged in a separate module and is implemented using three selectors. The transform module includes 1,024 micro instructions ( 512 words) in ROM. The majority of these instructions are used to execute the 1700 emulator. The ROM also contains instructions for the panel interface simulation via the I/O-TTY board.

## ARITHMETIC/LOGICAL UNIT (ALU) AND DATA TRANSFER ORGANIZATION

The ALU provides the arithmetic and logical capabilities of the MP. This unit combines two input words of the system word length. These two inputs are combined according to the function code specified in the micro instruction. The result is immediately available at the output of the ALU for possible shifting via selector S3 and delivery to the destination register, memory interface, panel interface, and I/O. The unshifted output of the ALU is delivered to the SM and mask registers. The ALU output can be ignored on an operation. The results of the ALU operation regarding sign, zero, and magnitude (by means of carryout test) are available to the test bit logic for instruction sequencing.

The data transfer organization of the MP provides for storing data in one of six working registers and two

files, and for selecting data for processing through the ALU. ALU results are transferred back to one of the registers or out of the organization to control external equipment.

The primary data registers are $I, P, A, F, X$, and $Q$.

The following are brief descriptions of the primary registers. Table 3-3 contains a comparison of the MP registers with 1700 registers.

- I Register - A word-length register whose only input and output is the selector S1. This register should not be confused with the 1700 I register (location 00FF 16 ).
- P Register ${ }^{\dagger}$ - A word-length, general-purpose register that receives data from the ALU and provides output to $S 1$. Normally it is used to hold the software instruction counter.
- A Register ${ }^{\dagger}$ - A word-length, general-purpose register that receives data from the ALU and provides output to $S 1$. The A register is mechanized as a shifting register, and can be shifted left or right without using the ALU. The A register may also be combined with the $\mathbf{Q}$ register to form a double-length shifting register that operates independently of the ALU.
- F Register - A word-length, general-purpose register that receives data from the $A L U$ and provides data to $S 1$ or $S 2$ as $A L U$ input. This register is also used as the file entry register and contains information written into the files when they are used as the destination of an ALU operation.
- X Register - A word-length, general-purpose register that receives data from the $A L U$ and provides data to S1 or S2.
- Q Register ${ }^{\dagger}$ - A word-length, general-purpose register that receives data from the $A L U$ and provides output to $S 2$. The $Q$ register is mechanized as a shifting register. It may be shifted left or right in conjunction with the A register without using the ALU.

Other major portions of the standard MP are:

- File 2 - A 32-word scratchpad file that may be used as a general-purpose, word-sized register. It delivers its output to S1 and S2; data input is
provided by the $F$ register. File 2 is reserved for the emulator, except for registers R1, R2, R3, and R4, which are available to the 1700 programmer through enhanced instructions.
- Bit Generator (BG) - The BG circuit generates one bit at any position in a word as input to the $B$ side of the ALU. Control to drive the bit generator is derived from either the micro instruction (bits 27 to 31 ) or the lower five bits of the N register. Control is usually obtained from the micro instruction. A bit setting in an SM register determines the input that will drive the bit generator.
- Status/Mode Register (SM) - The SM register allows the micro program to control the mode of operation and also allows the micro program to examine the status of certain internal and external conditions. The MP can access one of two SM registers, SM1 and SM2.
The SM register module contains 16 bits of SM 1 and 16 bits of SM2. All 32 bits of an SM module can be set or reset by the micro program by transferring information to the SM register from the output of the ALU. Master clear will also clear SM1 and SM2.
- Interrupts and Mask Register - The interrupt system is implemented as a sampled data system at the micro-program level, instead of a true vectored interrupt system as used in conventional computers.

The mask register enables the micro processor to disable/enable interrupts. The MP can access two mask registers, M1 or M2. For each mask bit there is a corresponding bit in the interrupt register.
M1 is available to the 1700 programmer through the DMI instruction, while M2 (referred to as M) is available through the basic inter-register instruction (see section 4).
Interrupts are identified by their corresponding mask bits, which are assigned to control the interrupt recognition. The bits in the mask registers are identified as follows:

- Mask Register 1 (M1): M100 through M115
- Mask Register 2 (M2): M200 through M215

[^0]Interrupt addresses are generated by the interrupt address encoder, according to the assignments given in table 2-1.

TABLE 2-1. MP MASK REGISTER/INTERRUPT ADDRESSES

| Mask | Interrupt Address <br> Mit |  |
| :--- | :--- | :--- |
| M100 Register 1 |  |  |

Note: The interrupt address generated is the same as its priority level; i. $e_{\text {. , the }}$ highest priority interrupt generates a 0 interrupt address and the lowest priority interrupt generates a 31 interrupt address.

The interrupt prioritles correspond to the interrupt address generated; that is, interrupt address 00 is associated with the highest priority interrupt line and interrupt address 31 is associated with the lowest priority interrupt line. For example, an interrupt associated with M112 would have priority over an interrupt associated with M111, and an interrupt address of 3 would be developed by the interrupt address encoder.

- K Register - An eight-bit counter that can be cleared, incremented, or decremented. It is used to address file 1 in addition to any program usage as a counter.
- $\quad$ N Register - An eight-bit counter that may be cleared, incremented, or decremented. It is used to address file 2 , control shifts, control the scale operations, and may be used as an iteration counter that controls micro-instruction execution.
- N/K Register - The N and K registers may be combined to provide operand addresses outside the current operating micro page.
- File 1 - An optional file of 256 general-purpose, word-sized registers that are addressed by the contents of the $K$ register. The output of the addressed file is delivered to S 1 and S 2 and thus to the $A$ and $B$ side of the $A L U$ on demand. This file 1 input to selectors $S 1$ and $S 2$ is a submultiplexed input to the ALU. Thus, depending on the state of status mode bit (SM111), either file 1 or transform data can be selected as either an $A$ or $B$ input to the $A L U$.


## MACRO MEMORY

Macro memory for the MP consists of 8 K core memory stacks and an interface card. The interface card provides the control and interfacing required for MP/memory function and peripheral (DMA) equipment/memory functions. The 8 K memory stacks are in 20 -bit format:


The parity and program protect bits are generated and tested in the interface card. One interface card will handle up to four stacks (32K) in the main MP chassis.

Minimum memory cycle time is 600 ns , which is defined as the shortest possible time between successive read operations in macro memory. Minimum macro memory cycle time is 700 ns for write operations.

## MACRO MEMORY CONFIGURATION

The macro memory configuration is shown in figure 2-3.


Figure 2-3. Macro Memory Configuration

The core memory configuration (for 8 K to 32 K ) is a onebank, two-port memory. One bank signifies that only one reference may take place at one time. Two ports provide two independent data and control paths to the memory; either port may request memory independent of any operation underway on the other port. The ports are CPU and DMA (direct memory access).

## I/O.TTY MODULE

Figure 2-4 illustrates major signal flow paths to and from the I/O-TTY module.


Figure 2-4. Major Signal Flow Paths of I/O-TTY Module

This module includes the following components:

- Real-Time Clock - In conjunction with the micro code it appears as a 1700 peripheral to the macro-level programmer.
- I/O Teletypewriter/Display Control - This controller is an integral part of the module. It interfaces to Teletype Corporation ASR/KSR $33 / 35$ teletypes and to the Control Data RS232-C compatible conversational display terminals.
- Internal Peripheral Controller Bus - Provides all I/O data lines, interrupts, and control signals necessary to generate, in conjunction with the micro code, an internal CDC $1700 \mathrm{~A} / \mathrm{Q}$ (input/output) bus. This TTL-level bus is intended to interface with controllers located in the basic MP chassis.
- Panel Interface Simulation - A logic section that is required when a panel/program device is used for operator input in the panel mode.

The MP is interfaced to the I/O module as follows:

- ALU Output - All output data and address information is provided from the output of the ALU via S3.
- SM Register - All commands to peripheral controllers are generated by micro code manipulation of the MP status mode register.
- MP Control - Timing and control information for controlling internal I/O module data gating is provided from the MP control signals.
- Interrupts - Interrupts from peripheral controllers (within the basic chassis) are wired directly from the peripheral controller module to the MP.
- Input Data and Peripheral Response Signals All of these are provided to the MP on the main CPU tristate bus.
- Real-Time Clock - An integral part of the I/O module, the real-time clock appears as a 1700 peripheral to the macro-level software. Two functions are available to the macro-level program: Enable Limit Interrupt and Disable Limit Interrupt. Two status bits are also available to the macro-level program: Limit Interrupt and Lost Count.

The user may use his own design for I/O interfacing to facilitate use of special hardware.

## MAINTENANCE INTERFACE/MAINTENANCE PANEL

The maintenance panel interface is an optional circuit module available for manual interface to the micro processor. The panel interface provides interfaces for a maintenance panel or for an RS232-C compatible console that has full-duplex serial ASCII characteristics. A card slot is prewired for the panel interface card control, and data lines tie directly into the control cards and to the ALU.

This section discusses the operating procedure for the micro-programmable computer in general terms. Since each user will have a different equipment application and setup, it is recommended that the user evaluate and develop his own operating procedure. The following sections present a general outline for startup and shutdown actions. Included is a description of the normal operator's interface to the MP.

## STARTUP

The following startup sequence is a suggested outline:

1. Power-On Switch. Turn the MP power-on switch to the ON position.
2. Peripheral Power On Sequence. Turn on all peripherals and auxiliary power units.

## EMULATOR OR MACRO-PROGRAM DEADSTART

1. Master clear the machine.
2. Place the emulator or macro-program deadstart deck in the reader.
3. Press ESCAPE on the panel/program device.
4. Depress the deadstart switch.

## SHUTDOWN

De-energize all peripherals. Position the power-on switch to the OFF position.

## SYSTEM FAILURE

After a system failure, follow the startup procedure and deadstart/autoload for restart.

## MSOS AUTOLOAD

## 1. Master clear

2. Depress the autoload button for the mass storage controller
3. Press ESCAPE on the panel/program device
4. Type K31002800:
5. Type I@
6. After the initial MSOS messages, press ESCAPE on the panel/program device
7. Set the program protect by typing J28@
8. Input data/time on the panel/program device and continue

## OPERATOR INTERFACE FOR THE MP

The normal MP configuration will include a CRT display unit as the panel/program device. The panel/ program device is connected to the MP through the I/O-TTY card. It will function as a panel interface or a program (input/output) device.

## FUNCTION CONTROL REGISTER (FCR)

The function control register (table 3-1) is the basic means of communication between the MP and the panel/ program device in the panel interface mode. The eight hexadecimal digits ( 32 bits) of the FCR can be grouped as follows ( 0 is highest order):

Display: $\quad$ Digits 0 and 1
Machine Modes: Digits 2 to 5
Machine Status: Digits 6, 7
The display digits determine which individual registers of two groups of registers (identified in table 3-2) can be displayed and/or modified. Digits 2 to 5 of the FCR are used to set such conditions as selective stop/on/ off, step/run mode, etc.

TABLE 3-1. FUNCTION CONTROL REGISTER (FCR)


TABLE 3-2. DISPLAY CODE DEFINITIONS


The two least significant digits $(6,7)$ of the FCR are set by the MP and indicate the machine status, such as overflow on/off, macro storage parity error, protect fault, etc.

## NOTES

1. Bits $14_{16}$ and $\mathbf{1 5}_{16}$ of the FCR (Enable Console Echo and Enable Auto Display) are mutually exclusive; that is, the operator may select one or theother, but not both simultaneously.
2. Digit 3 of the FCR (bits $0 C_{16}$ to $0 \mathrm{~F}_{16}$ ), Breakpoint, is applicable only if the user has the optional maintenance panel and panel interface card.
3. Unassigned display codes (table 3-2) should be assumed to be undefined.
4. Selecting BP or $P / M A$ (table 3-2) will result in both BP and P-MA being displayed. $B P$ is the leftmost 16 bits and P-MA is the rightmost 16 bits. BP can be modified only if BP is selected; P-MA cannot be modified in either case.
5. Selecting N or K (table 3-2) will result in both N and K being displayed. N is the left eight bits and $K$ is the right eight bits. However, when N is selected only the $N$ register can be modified; when $K$ is selected only the $K$ register can be modified.

## AUTO-DISPLAY

When auto-display is enabled, the register selected by the control code and display code will be output to the operator's interface and continuously updated (assuming the operator's interface contains a display and not a teletypewriter). With auto-display enabled, depressing
a terminator (:, G or @) with no characters preceding it will cause a go signal.

## PANEL INTERFACE CONTROL COMMANDS

The control commands used in the panel interface mode include: H, I, J, K, L, @, :, G, and ?. Control commands $H$ through $L$ identify the type of data or operation entered or returned. The at symbol ( $($ ( ) , the colon (:), and G all perform an entry termination function. The @ will also cause the operator's interface to go from the panel interface mode to program (A/Q) mode. The question mark, ?, generates a master clear.

A normal entry consists of one control character $H$ through $L$; two, four, or eight hexadecimal digits 0 through $F$; and a terminating entry (: or G), in that order.

A normal response consists of the control character identifying the data that follows and four or eight hexadecimal digits. If a transmission or operator error occurs on the entry, an asterisk (*) precedes the control character and the function control register is unconditionally displayed with the last legal control character. All entries except the ? cause a response, unless bit $1_{16}$ (Suppress Console Transmit) of the FCR is set. The following are examples of the control functions. The colon (:) is used as the terminating entry.

- Master Clear - A master clear can be generated in several ways:
- A power on master clear
- The MC button on the maintenance panel
- A signal from a peripheral controller
- A question mark from a panel device (programmers console)


## NOTE

Baud rate compatibility between the panel device and the machine must exist for ? master clear.

- Stop/Go Control - The following entry will cause a
go:

This is a micro go if bit 12 of the FCR is set. It is both a micro and macro go if bit 12 of the FCR is clear.

The I control function may also be used to set a bit in the FCR.

The following entry will cause a stop:

H: (Halt)
This is a micro stop if bit 12 of the FCR is set. It is a macro stop if bit 12 of the FCR is Clear.

The response to a start or stop entry is a display of the FCR.

The $H$ control function may also be used to clear a specific bit in the FCR. The entry

H14:
would clear bit $14_{16}$ in the FCR and the response would be a display of the updated FCR.

## NOTE

The clear and set capabilities of the H and $I$ control functions are not available in the panel simulation mode.

- J Control Function - The J control function is used to replace the contents of the function control register in a digit mode. While it may be used to change the value of any FCR digit, it is generally used to change digits 0 and 1 . The value of Display 0 and Display 1 specifies which MP parameter is displayed on display requests, or entered on enter requests (refer to table 3-3). J functions always consist of J followed by two hexadecimal digits and a terminator (:, G, or @). The first hexadecimal digit specifies the FCR digit 0 through 5 and the second hexadecimal digit specifies the value the digit is to assume, 0 through F .

The function code

J14:

TABLE 3-3. MP/1700 REGISTER CORRESPONDENCE

| MP | 1700 |
| :---: | :---: |
| P <br> A <br> Q <br> X <br> I <br> F2(1) <br> F2(2) <br> F2(3) <br> F2 (4) <br> F2 (5) <br> F2(6) <br> F2(7) <br> M2 | P <br> A <br> Q <br> (P) (i.e., next instruction) (display only) <br> I (see notes 1 and 2) (display only) <br> R1 <br> R2 <br> R3 <br> R4 <br> Q (display only) <br> A (display only) <br> I (see notes 1 and 2) <br> M |
| To change I: <br> 1. Change location 00FF <br> 2. Change F2(7) |  |

would set FCR digit 1 to 4 (select the A register), and the response would be a display of the updated FCR.

The $J$ code is also used to alternately display the upper and lower 16 bits of a 32-bit register on the 16 -bit maintenance panel display.

In the panel simulation mode, $J$ : will result in the display of the entire FCR register. There is no upper/lower mode.

- K Control Function - The K control function is used to display or enter data into the parameter specified by Display 1. The K function uses two formats. The first format is a request to display the parameter specified by Display 1 :


## K:

The second format is an enter data request. The data is entered into the parameter specified by Display 1. It consists of K followed by four or eight hexadecimal digits, followed by a terminator (:, G, or @). The hexadecimal digits are the data to be entered. For example:

- To display the $P$ register, type:

$$
\begin{aligned}
& \text { J11: Set Display } 1 \text { to } P \text { register (FCR } \\
& \text { Digit } 1=1{ }_{16} \text { ). } \\
& \text { K: Display parameter selected in } \\
& \text { Display } 1 . \\
& \text { - To enter }{ }^{14 F E}{ }_{16} \text { into the breakpoint } \\
& \text { register, type: } \\
& \text { J16: Set Display } 1 \text { to BP register } \\
& \text { (FCR Digit } 1=6{ }_{16} \text { ). } \\
& \text { K14FE: Enter data into parameter } \\
& \text { selected in Display } 1 .
\end{aligned}
$$

L Control Function - The L function is operationally the same as the $K$ function, except that it is associated with Display 0.

## NOTE

When macro memory is displayed or entered, the register selected in Display 1 is the macro memory address. The Display 1 selection must be the $P$ or A register. This register is incremented by 1 after the display. In the panel simulation mode, the Display 1 selection must be the $P$ register. When micro memory is displayed or entered, the $K$ register is the eight least significant bits of the address, and the N register provides the remaining bits. The K register is incremented by 1 after the display.

- Breakpoint (BP) - There are two types of breakpoint: micro and macro. If bit 12 of the FCR is set, micro breakpoint is selected. If bit 12 is clear, macro breakpoint is selected. In the panel simulation mode there is no micro or macro breakpoint capability.

Bits 14 and 15 of the FCR are used to select three types of macro BP:

| Bit 14   <br> 0   <br>    <br> 0   <br> 0   <br> 1   <br> Bit 15   <br> 1  0 | Storeakpoint not selected |  |  |
| :---: | :---: | :---: | :--- |
| 1 |  | 1 | All references BP |

A macro breakpoint occurs if the breakpoint register is equal to the macro memory address and the select conditions are met. For example:

J16: Set display 1 to breakpoint register.
K0050: Set breakpoint register to 0050 16.
J31: $\quad$ Set macro mode and breakpoint on instruction reference.

A stop will occur after the instruction at macro location $50_{16}$ is executed.

If bit 13 of the FCR is set, an interrupt occurs when the breakpoint conditions are met rather than a stop.

For a micro breakpoint, P/MA is compared to the lower 12 bits of the breakpoint register. In addition, the upper/lower selection (32-bit select) is compared to bit 13 of the breakpoint register. If all bits are equal and the combination of FCR bits 14 and 15 is not zero, then a micro stop occurs. If FCR bit 14 is set, then a comparison of FCR bit 13 and the upper/lower selector is not required.

- Auto Display - When auto display is enabled, the register selected by the control and display codes will be output to the operator's interface and continuously updated as long as the interface is a display terminal and not a teletypewriter. Depressing a terminator (: , G, or @) with no characters preceding it will cause a go signal, which is useful for stepping through a micro or macro program.


## NOTE

Auto-display mode and echo mode should never be selected simultaneously. In other words, FCR bits 20 and 21 should be mutually exclusive.

## PANEL/PROGRAM MODE COMMANDS

Commands for use in the program mode are escape (ESC) and manual interrupt. The ESC command will cause the panel/program device to go from program mode to panel interface mode. It sets the reserve status line, which will indicate to the software that the panel/ program device is busy if the macro program would attempt to reference it.

The manual interrupt is generated by a control $G$ (BELL) command. It is used instead of a console manual interrupt button.

The command for use in panel mode is the @ symbol. It will generate a release reserve as it causes the panel/program device to enter into the program mode from the panel mode. Selecting the @ during program mode will be accepted as a normal ASCII character with no special function.

## I/O OPERATIONS

With the exceptions specified in the program mode commands, the program mode is to be used as standard operator data interface to the MP for I/O.

## INSTRUCTION FORMAT

The MP computer instruction word shown in the following example consists of 16 bits, numbered right to left as 0 to 15, with the leftmost bit, 15, being the most significant and the rightmost bit, 0 , being the least significant.


Hexadecimal (base 16) notation is used in this computer.

The MP computer is composed of a basic and an enhanced instruction set. The basic set is 1700 -compatible and is divided into storage reference, register reference, inter-register, skip, and shift instructions. The enhanced instruction set is divided into the enhanced storage reference, field reference, enhanced interregister, enhanced skip, decrement and repeat, and miscellaneous instructions.

## BASIC INSTRUCTION SET

## STORAGE REFERENCE

The storage reference instructions shown in the following illustration contain three fields: instruction, address mode, and delta. The instruction field contains the operation code.

The address mode field contains flags for indexing, indirect addressing, and relative addressing. The delta field is a signed eight-bit address modifier in
which the most significant bit is the sign bit. Storage reference instructions have the following format:


Five types of addresses and/or address methods are created by these instructions:

- Instruction Address - The address of the instruction being executed; also called $P$
- Indirect Address - A storage address that contains an address rather than an operand
- Base Address - The operand address after all indirect addressing but before modification by the index registers. The base address is the effective address when no indexing is specified.
- Effective Address - The final address of the operand. At certain times the effective address equals the operand for read-ope rand type instructions (refer to table 4-1).
- Indexing - The computer has two index registers. Index register 1 is the $Q$ register; index register 2 is storage location $00 \mathrm{FF}_{16}$ (I register). The base address may be modified by either or both of the index registers. If the index 1 flag is set, the contents of the $Q$ register are added to the base address.

TABLE 4-1. STORAGE REFERENCE INSTRUCTION ADDRESSING

| Mode | $\begin{gathered} \text { Binary } \\ 111098 \end{gathered}$ | Hex. | $\Delta$ <br> Delta | Effective Address | Address of Next Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8-Bit Absolute | 0000 <br> 0001 <br> 0010 <br> 0011 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\neq 0$ | $\begin{aligned} & \Delta \\ & \Delta+(00 \mathrm{FF}) \\ & \Delta+(Q) \\ & \Delta+(Q)+(00 \mathrm{FF}) \end{aligned}$ | P+1 |
| 8-Bit Absolute Indirect ${ }^{\dagger \dagger}$ | $\begin{aligned} & 0100 \\ & 0101 \\ & 0110 \\ & 0111 \end{aligned}$ | $\begin{aligned} & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |  | ( $\Delta$ ) $\begin{aligned} & (\Delta)+(00 \mathrm{FF}) \\ & (\Delta)+(\mathrm{Q}) \\ & (\Delta)+(\mathrm{Q})+(00 \mathrm{FF}) \end{aligned}$ |  |
| 8-Bit Relative | $\begin{aligned} & 1000 \\ & 1001 \\ & 1010 \\ & 1011 \end{aligned}$ | $\begin{aligned} & 8 \\ & 9 \\ & \text { A } \\ & \text { B } \end{aligned}$ |  | $\begin{aligned} & \mathrm{P}+\Delta \\ & \mathrm{P}+\Delta+(00 \mathrm{FF}) \\ & \mathrm{P}+\Delta+(\mathrm{Q}) \\ & \mathrm{P}+\Delta+(\mathrm{Q})+(00 \mathrm{FF}) \end{aligned}$ |  |
| 8-Bit Relative Indirect ${ }^{\dagger \dagger} \dagger$ | $\begin{aligned} & 1100 \\ & 1101 \\ & 1110 \\ & 1111 \end{aligned}$ | $\begin{aligned} & \mathbf{C} \\ & \mathbf{D} \\ & \mathbf{E} \\ & \mathbf{F} \end{aligned}$ |  | $\begin{aligned} & (\mathrm{P}+\Delta) \\ & (\mathrm{P}+\Delta)+(00 \mathrm{FF}) \\ & (\mathrm{P}+\Delta)+(\mathrm{Q}) \\ & (\mathrm{P}+\Delta)+(\mathrm{Q})+(00 \mathrm{FF}) \end{aligned}$ |  |
| Absolute Constant | 0000 <br> 0001 <br> 0010 <br> 0011 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $=0$ | $\begin{aligned} & \mathrm{P}+1 \\ & (\mathrm{P}+1)+(00 \mathrm{FF})^{\dagger} \\ & (\mathrm{P}+1)+(\mathrm{Q}) \\ & (\mathrm{P}+1)+(\mathrm{Q})+(00 \mathrm{FF}) \dagger \end{aligned}$ | P+2 |
| 16-Bit Storage ${ }^{\dagger \dagger}$ | $\begin{aligned} & 0100 \\ & 0101 \\ & 0110 \\ & 0111 \end{aligned}$ | $\begin{aligned} & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |  | $\begin{aligned} & (\mathrm{P}+1) \\ & (\mathrm{P}+1)+(00 \mathrm{FF}) \\ & (\mathrm{P}+1)+(\mathrm{Q}) \\ & (\mathrm{P}+1)+(\mathrm{Q})+(00 \mathrm{FF}) \end{aligned}$ |  |
| 16-Bit Relative | $\begin{aligned} & 1000 \\ & 1001 \\ & 1010 \\ & 1011 \end{aligned}$ | $\begin{aligned} & 8 \\ & 9 \\ & \text { A } \\ & \text { B } \end{aligned}$ |  | $\begin{aligned} & \mathrm{P}+1+(\mathrm{P}+1) \\ & \mathrm{P}+1+(\mathrm{P}+1)+(00 \mathrm{FF}) \\ & \mathrm{P}+1+(\mathrm{P}+1)+(\mathrm{Q}) \\ & \mathrm{P}+1+(\mathrm{P}+1)+(\mathrm{Q})+(00 \mathrm{FF}) \end{aligned}$ |  |
| 16-Bit Relative Indirect ${ }^{\dagger \dagger}$ | $\begin{aligned} & 1100 \\ & 1101 \\ & 1110 \\ & 1111 \end{aligned}$ | $\begin{aligned} & \mathbf{C} \\ & \mathbf{D} \\ & \mathbf{E} \\ & \mathbf{F} \end{aligned}$ |  | $\begin{aligned} & (\mathrm{P}+1+(\mathrm{P}+1)) \\ & (\mathrm{P}+1+(\mathrm{P}+1))+(00 \mathrm{FF}) \\ & (\mathrm{P}+1(\mathrm{P}+1))+(\mathrm{Q}) \\ & (\mathrm{P}+1+(\mathrm{P}+1))+(\mathrm{Q})+(00 \mathrm{FF}) \end{aligned}$ |  |
| $\dagger{ }^{\text {Effective }}$ address is the operand for read-operand type instructions. |  |  |  |  |  |

to form the effective address. If the index register 2 flag is set, the contents of storage location 00FF ${ }_{16}$ (I register) are added to the base address to form the effective address. If both index register flags are set, the contents of $Q$ are added to the base address; then the contents of $00 F F_{16}$ are added to the result to form the effective address. $B$ (for both) is used for indexing both the $Q$ and I register. Indexing occurs after completion of indirect addressing.

The computer uses the 16 -bit ones complement adder during indexing operations. Consequently, the index register contents are treated as signed quantities (bit 15 is the sign bit).

The storage reference instructions (refer to table 4-1) have eight different types of addressing modes: eightbit absolute, eight-bit absolute indirect, eight-bit relative, eight-bit relative indirect, absolute constant, 16 -bit storage, 16 -bit relative, and 16 -bit relative indirect.

- Eight-Bit Absolute (address mode bits = 0, 1, 2, or 3) - Both relative and indirect flags are set to 0 and delta is not set to 0 . The base address equals delta. Delta has no sign bit. The contents of the index registers, when specified, are added to the base address to form the effective address.
- Eight-Bit Absolute Indirect (address mode bits = $4,5,6$, or 7 ) - The relative address flag is set to 0 , the indirect flag is set to 1 , and delta is not set to 0 . The eight-bit value of delta is an indirect address. Delta is a magnitude quantity for this operation (no sign bit).
- Eight-Bit Relative (address mode bits $=8,9, \mathrm{~A}$, or $B)$ - The relative flag is set to 0 , and delta is not set to 0 . The base address is equal to the instruction address $P$ plus the value of delta with sign extended. The contents of the index registers, when specified, are added to the base address to form the effective address.
- Eight-Bit Relative Indirect (address mode bits $=\mathbf{C}$, $\mathrm{D}, \mathrm{E}$, or F ) - Both relative and indirect flags are set to 1 . If delta is not set to 0 , the value of the instruction address $P$ plus the value of delta with sign extended is an indirect address. If bit 15 of the contents of this indirect address is 0 , the contents of this indirect address is the base address. If bit 15 of the contents of the indirect
address is set when the computer is in 32 K mode, another indirect address is indicated.
- Absolute Constant (address mode bits $=0,1,2$, or 3) - Both relative and indirect flags and delta are set to 0 .

When the address mode bits are set to $0, P+1$ is the effective address. When the address mode bits are set to 1,2 , or 3 , the contents of $P+1$ plus the contents of one or both index registers form the effective address. The effective address is taken as the operand for read-operand type instructions.

- 16-Bit Storage (address mode bits $=4,5,6$, or 7) - The relative address flag and delta are set to 0 and the indirect flag is set to 1 . The contents of location $P+1$ is an indirect address. When the base address is formed (indirect addressing complete), the contents of one or both index registers, if specified, are added to form the effective address.
- 16-Bit Relative (address mode bits $=8,9, \mathrm{~A}$, or B) - The relative address flag is set to 1 , and the indirect address flag and delta are set to 0 . If no indexing is specified, the instruction address $P+1$ plus the contents of location $P+1$ form the base address or effective address. If indexing is specified, the contents of the specified index register(s) are added to the base address to form the effective address.
- 16-Bit Relative Indirect (address mode bits $=\mathrm{C}$, $\mathrm{D}, \mathrm{E}$, or F ) - Both relative and indirect flags are set to 1 . In 65 K mode, the contents of $P+1+$ $(\mathrm{P}+1)^{\dagger}$ is the base address. Then the contents of the index registers, when specified, are added to the base address to form the effective address. In 32 K mode, $P+1+(P+1)=$ base address if bit 15 of $(P+1)$ is 0 ; if 1 , then $P+1+(P+1)$ forms an indirect address. This process continues until bit $15=0$.

Table 4-2 shows all the addressing possibilities for storage reference instructions that may be obtained through combinations of flag bits.

## REGISTER REFERENCE

Register reference instructions (refer to table 4-3) use the address mode field for the operation code. These
( ) Denotes contents of expression


TABLE 4-2. STORAGE REFERENCE INSTRUCTIONS

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Unconditional Jump $F=1$ | JMP | Effective address specifies the location of the next instruction |
| Multiply Integer $\mathbf{F}=2$ | MUI | Multiply the contents of the storage location specified by the effective address in the A register. The 32-bit product replaces the contents of $Q$ and $A$ with the most significant bits in the $Q$ register. Ones complement arithmetic is used. |
| Divide Integer $\mathbf{F}=\mathbf{3}$ | DVI | Divide the combined contents of the $Q$ and $A$ registers by the contents of the effective address. The $Q$ register contains the most significant bits before execution. The quotient is in the A register and the remainder is in the $Q$ register at the end of execution. The overflow indicator is set if the magnitude of the quotient is greater than the capacity of the A register. Once set, the overflow indicator remains set until a skip on overflow instruction is executed. |
| Store Q $F=4$ | STQ | Store the contents of the $Q$ register in the storage location specified by the effective address. The contents of $Q$ are not changed. |
| Return Jump $F=5$ | RTJ | Replace the contents of the storage location specified by the effective address with the address of the next consecutive instruction. The address stored in the effective address will be $P+1$ or $P+2$, depending on the addressing mode of RTJ. The contents of $P$ are then replaced with the effective address +1 . |
| Store A $F=6$ | STA | Store the contents of the A register in the storage location specified by the effective address. The contents of A are not altered. |
| Store A, Parity to A $F=7$ | SPA | Store the contents of the A register in the storage location specified by the effective address. Set the A register to ${ }^{0001} 16$ if the parity bit of the word stored in the effective address is set. If the parity bit is not set, set the A register to 0000 . |
| Add to A $F=8$ | ADD | Add the contents of the storage location specified by the effective address to the contents of the A register. Ones complement arithmetic is used. The overflow indicator will be set if the magnitude of the sum is greater than the capacity of the A register. Once set, the overflow indicator will remain set until a skip on overflow instruction is executed. |
| Subtract from A $\mathbf{F}=9$ | SUB | Subtract the contents of the storage location specified by the effective address from the contents of the $A$ register. Ones complement arithmetic is used. The overflow operation is the same as in ADD. |

TABLE 4-2. STORAGE REFERENCE INSTRUCTIONS (Continued)

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| And with A $\mathbf{F}=\mathbf{A}$ | AND | Form the logical product, bit-by-bit, of the contents of the storage location specified by the effective address and the contents of the A register. The result replaces the contents of $A$. |
| Exclusive OR with A $F=\mathbf{B}$ | EOR | Form the logical difference (exclusive OR), bit-by-bit, of the contents of the storage location specified by the effective address and the contents of the $A$ register. The results replace the contents of the $A$ register. |
| Load A $\mathbf{F}=\mathbf{C}$ | LDA | Load the A register with the contents of the storage location specified by the effective address. The contents of the storage location are not altered. |
| Replace Add One in Storage $\mathrm{F}=\mathrm{D}$ | RAO | Add 1 to the contents of the storage location specified by the effective address. The contents of $A$ and $Q$ are not changed. Ones complement arithmetic is used. Operation on overflow is the same as in ADD. |
| $\begin{aligned} & \text { Load } \mathbf{Q} \\ & F=E \end{aligned}$ | LDQ | Load the $Q$ register with the contents of the storage location specified by the effective address. The contents of the storage location are not altered. |
| Add to $Q$ $F=F$ | ADQ | Add the contents of the storage location specified by the effective address to the contents of the $Q$ register. Ones complement arithmetic is used. Operation on overflow is the same as in ADD. |

instructions are identified by $0 s$ in the upper four bits of an instruction and the $F 1$ instruction operation code (address mode field) cannot be a one, eight, or 15:


## INTER-REGISTER

Inter-register instructions $\left(\mathrm{Fl}_{1}=8\right)$ are identified by an 8 in the address mode field and a 0 in the instruction mode field. These instructions (table 4-4) cause data
from certain combinations of origin registers to be sent through the adder to any combination of destination registers. Various operations, selected by the adder control lines, are performed on the data as it passes through the adder. The inter-register instruction format is:


TABLE 4-3. REGISTER REFERENCE INSTRUCTIONS

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Selective Stop $\begin{aligned} & \text { F1 }=0 \\ & \Delta=0 \end{aligned}$ | SLS | If this instruction is executed when the STOP switch is on, the machine is stopped. When the switch is off, the instruction becomes a pass. |
| Input to A $F 1=2$ | INP | Read one word from an external device into the A register. The word in the $Q$ register selects the sending device. If the device sends a reply, the next instruction comes from $P+1$. If the device sends a reject, the next instruction comes from $P+1+\Delta$, where $\Delta$ is an eight-bit signed number including sign. An internal reject causes the next instruction to come from $P+\Delta$. |
| Output from A $\mathrm{F} 1=3$ | OUT | Output one word from the A register to an external device. The word in the $Q$ register selects the receiving device. If the device sends a reply, the next instruction comes from $P+1$. If the device sends a reject, the next instruction comes from $P+1+\Delta$, where $\Delta$ is an eight-bit signed number including sign. An internal reject causes the next instruction to come from $P+\Delta$. |
| Increase A $F 1=9$ | INA | Replace the contents of $A$ with the sum of the initial contents of $A$ and delta. Delta is treated as a signed number with the sign extended into the upper eight bits. Operation on overflow is the same as in ADD. |
| $\begin{aligned} & \text { Enter A } \\ & \text { F1 = A } \end{aligned}$ | ENA | Replace the contents of the A register with the eight-bit delta, sign extended. |
| No Operation $\begin{aligned} & \mathrm{F} 1=\mathrm{B} \\ & \Delta=0 \end{aligned}$ | NOP |  |
| $\begin{aligned} & \text { Enter Q } \\ & \text { F1 = C } \end{aligned}$ | ENQ | Replace the contents of $Q$ with the eight-bit delta, sign extended. |
| Increase Q $F 1=D$ | INQ | Replace the contents of $Q$ with the sum of the initial contents of $Q$ and delta. Delta is treated as a signed number with the sign extended into the upper eight bits. Operation on overflow is the same as in ADD. |
| Enable Interrupt ${ }^{\dagger}$ $\begin{aligned} & \mathrm{F} 1=4 \\ & \Delta=0 \end{aligned}$ | EIN | Activate the interrupt system. The interrupt system must be active and the mask bit set for an interrupt to be recognized. |
| $\dagger_{\text {These instructions are only legal when the PROGRAM PROTECT switch is off, or the instructions themselves }}$ are protected. If an instruction is illegal, it becomes a Selective Stop and an interrupt on Program Protect Fault is possible (if selected). |  |  |

TABLE 4-3. REGISTER REFERENCE INSTRUCTIONS (Continued)

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Inhibit Interrupt ${ }^{\dagger}$ $\begin{aligned} & F 1=5 \\ & \Delta=0 \end{aligned}$ <br> Set Program Protect ${ }^{\dagger}$ $\begin{aligned} & F 1=6 \\ & \Delta=0 \end{aligned}$ <br> Clear Program Protect ${ }^{\dagger}$ $\begin{aligned} & F 1=7 \\ & \Delta=0 \end{aligned}$ <br> Exit Interrupt State ${ }^{\dagger}$ $\mathrm{F} 1=\mathrm{E}$ | IIN <br> SPB <br> C PB <br> EXI | De-activate the interrupt system. <br> Set the program protect bit in the address specified by $\mathbf{Q}$. <br> Clear the program protect bit in the address specified by $\mathbf{Q}$. <br> Exit from an interrupt state specified by delta. This instruction reads the address containing the return address, resets the overflow indicator according to bit 16, activates the interrupt system, and jumps to the return address. |
| $\dagger$ These instructions are only legal when the PROGRAM PROTECT switch is off, or the instructions themselves are protected. If an instruction is illegal, it becomes a Selective Stop and an interrupt on Program Protect Fault is possible (if selected). |  |  |

The origin registers are considered as operands. There are two kinds:

- Operand 1 may be one of the following:

FFFF $_{16}$ (bit $5=0$ )
The contents of A (bit $5=1$ )

- Operand 2 may be one of the following:

FFFF $_{16}$ (bit $4=0$ and bit $3=0$ )
The contents of M (bit $4=0$ and bit $3=1$ )
The contents of $Q$ (bit $4=1$ and bit $3=0$ )
The OR, bit-by-bit, of the contents of $Q$ and M (bit $4=1$ and bit $3=1$ )

The following operations are possible (refer to table 4-5 for examples of all possible four-bit operands) :

- $\quad L P=0$ and $X R=0$ - The data placed in the destination register(s) is the arithmetic sum of operand 1 and operand 2. The overflow indicator operates the same as in ADD.
- $\quad L P=1$ and $X R=0$ - The data placed in the destination registers is the logical product, bit-by-bit, of operand 1 and operand 2.
- LP = 0 and $X R=1$ - The data placed in the destination registers is the exclusive OR, bit-by-bit, or operand 1 and operand 2.
- $\quad \mathrm{LP}=1$ and $\mathrm{XR}=1$ - The data in the destination registers is the complement of the logical product, bit-by-bit, of operand 1 and operand 2.


## SKIP

 address mode field and a 0 in the instruction mode fleld:


TABLE 4-4. INTER-REGISTER INSTRUCTIONS

| Description | Mnemonics | Bit 76543 |
| :---: | :---: | :---: |
| Set to Ones | SET | 10000 |
| Clear to Zero | CLP | 01000 |
| Transfer A | TRA | 10100 |
| Transfer Q | TRQ | 10010 |
| Transfer Q or M | TRB | 10011 |
| Transfer Complement A | TCA | 01100 |
| Transfer Complement M | TCM | 01001 |
| Transfer Complement Q | TCQ | 01010 |
| Transfer Complement Q or M | TCB | $\begin{array}{llllll}0 & 1 & 0 & 1 & 1\end{array}$ |
| Transfer Arithmetic Sum A, M | AAM | $\begin{array}{lllllll}0 & 0 & 1 & 0 & 1\end{array}$ |
| Transfer Arithmetic Sum A, Q, or M | AAB | $\begin{array}{llllll}0 & 0 & 1 & 1 & 1\end{array}$ |
| Transfer Arithmetic Sum A, Q | AAQ | 00110 |
| Transfer Exclusive OR A, M | EAM | $\begin{array}{llllll}0 & 1 & 1 & 0 & 1\end{array}$ |
| Transfer Exclusive OR A, Q | EAQ | 011110 |
| Transfer Exclusive OR A, Q, or M | EAB | $\begin{array}{llllll}0 & 1 & 1 & 1\end{array}$ |
| Transfer Logical Product A, M | LAM | 10101 |
| Transfer Logical Product A, Q | LAQ | 10110 |
| Transfer Logical Product A, Q, or M | LAB | 101111 |
| Transfer Complement Logical Product A, M | CAM | 11101 |
| Transfer Complement Logical Product A, Q | CAQ | 11110 |
| Transfer Complement Logical Product A, Q, or M | CAB | $1 \begin{array}{lllll}1 & 1 & 1 & 1\end{array}$ |

TABLE 4-5. INTER-REGISTER INSTRUCTION TRUTH TABLE

| Operand 1 | Operand 2 | $\begin{aligned} & L P=0 \\ & X R=1 \end{aligned}$ | $\begin{aligned} & L P=1 \\ & X R=0 \end{aligned}$ | $\begin{aligned} & L P=1 \\ & X R=1 \end{aligned}$ | $\begin{aligned} & L P=0 \\ & X R=0 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | Arithmetic <br> Sum |
| 0 | 1 | 1 | 0 | 1 |  |
| 1 | 0 | 1 | 0 | 1 |  |
| 1 | 1 | 0 | 1 | 0 |  |

Notes: 1. Register transfers can be accomplished with $L P=0, X R=0$, and by making operand 1 or operand 2 equal to FFFF 16 .
2. Without destroying either operand, magnitude comparisons can be done with $L P=0$, $\mathbf{X R}=0$, no destination register selected, and by testing the overflow indicator.
3. Complementing registers can be done with $L P=0, X R=1$, and making operand 1 and operand 2 equal to FFFF $_{16}$.

When the skip condition is met, the contents of the skip count +1 is added to $P$ to obtain the address of the next instruction (e.g., when the skip count is 0 , go to $P+1$ ). When the skip condition is not met, the address of the next instruction is $\mathbf{P}+1$ (skip count ignored). The skip count does not have a sign bit.

The skip instructions are listed in table 4-6.

## SHIFT

Shift instructions are identified by a 15 in the address mode field and a 0 in the instruction mode field. These instructions shift A or $Q$, or QA left or right for the number of places specified by the five-bit shift count. The sign is extended on right shifts. Left shifts are endaround. This instruction has the following format:


The shift instructions (F2a) are listed in table 4-7.

TABLE 4-6. SKIP INSTRUCTIONS

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Skip if $\mathrm{A}=+\mathbf{0}$ | SAZ | F2 $=0$ |
| Skip if $\mathbf{A} \neq+0$ | SAN | F2 $=1$ |
| Skip if $\mathrm{A}=+$ | SAP | F2 $=2$ |
| Skip if $\mathrm{A}=-$ | SAM | F2 $=3$ |
| Skip if $\mathbf{Q}=+\mathbf{0}$ | SQZ | F2 $=4$ |
| Skip if $Q \neq+0$ | SQN | F2 $=5$ |
| Skip if $\mathbf{Q}=+$ | SQP | $\mathrm{F} 2=6$ |
| Skip if $\mathbf{Q}=$ - | SQM | $\mathrm{F} 2=7$ |
| Skip if switch is set | SWS | $\mathrm{F} 2=8$ |
| Skip if switch is not set | SWN | F2 $=9$ |
| Skip on overflow. SOV clears the overflow indicator. | SOV | $\mathrm{F} 2=\mathrm{A}$ |
| Skip on no overflow | SNO | F2 $=\mathrm{B}$ |
| Skip on storage parity error. SPE clears the storage parity error signal and indicator. | SPE | $\mathrm{F} 2=\mathrm{C}$ |
| Skip on no storage parity error | SNP | F2 $=$ D |
| Skip on program protect fault ${ }^{\dagger}$ | SPF | $\mathrm{F} 2=\mathrm{E}$ |
| Skip on no program protect fault ${ }^{\dagger}$ | SNF | $\mathrm{F} 2=\mathrm{F}$ |

$\dagger^{\dagger}$ The program protect fault is set by:

1. A nonprotected instruction attempting to write into a protected address.
2. A protected instruction executed immediately following a nonprotected instruction, except when an an interrupt has caused the instruction sequence.
3. Execution of any nonprotected instruction that attempts to alter the interrupt system.

The program protect fault is cleared when an SPF or SNF is executed. The program protect fault cannot be set if the program protect system is disabled.

TABLE 4-7. SHIFT INSTRUCTIONS

| Instruction Name | Mnemonic | Description |
| :--- | :---: | :---: |
| Q Right Shift | QRS | F2a $=1$ |
| A Right Shift | ARS | F2a $=2$ |
| Long Right Shift (QA) | LRS | F2a $=3$ |
| Q Left Shift | QLS | F2a $=5$ |
| A Left Shift | ALS | F2a $=6$ |
| Long Left Shift (QA) | LLS | F2a $=7$ |

to 4 , and the $\mathrm{r}, \mathrm{i}, \mathrm{Ra}$, and Rb fields are not all 0 . (If these flelds are all 0 , the instruction is an EIN.) This instruction is made up of two (or three, if delta is 0 ) words.

The enhanced storage reference instructions are similar to the basic storage references in that they contain four parts: instruction field (F4), instruction mode field ( F 5 ), addressing mode fields (delta, $r, i$, and Ra), and register Rb. Two operands (A and B) are specified for executing the instruction.

The F 4 field determines the instruction (e.g., add, subtract, etc.). The F5 field determines the instruction mode:

## F5 = 0 Word processing; register destination

1 Word processing; memory destination
2 Character processing; register destination

3 Character processing; memory destination

## NOTE

F5 is not used for subroutine jumps and subroutine exit. The register/ memory destination bit of F5 is not used for compare instructions (see below).

The addressing mode fields contain four fields:

1. Delta determines eight- or 16-bit addressing. If delta is 0 , a third word will be required to specify a 16 -bit address.
2. Flag $r$ is the relative address flag.
3. Flag i is the indirect address flag.
4. Register Ra is the index register.

The addressing modes are similar to the basic storage instructions. The basic set allows indexing by one or two registers (I and Q); while the enhanced set allows indexing by any one of seven registers $(1,2,3,4, Q, A$, or 1). Table 4-8 specifies the addressing modes, the effective address, and the address of the next instruction.

The addressing mode fields determine the effective address for operand A . Register Rb and the instruction mode field (F5) determine the address for operand B. Note that for character addressing, the effective address (operand A and register Rb ) are combined to ascertain the actual character effective address (refer to the character instructions in table 4-9). Operand B is always the $A$ register for character addressing.

## CAUTION

For character addressing, selection of absolute ( $r=0$ ), no indirect $(i=0)$, no index register ( $\mathrm{Ra}=0$ ), and no character register $(\mathrm{Rb}=0)$ will result in an EIN instruction.

Any unspecified combinations of F4, F5, and Rb are reserved for future expansion.

The following definitions apply to the description of addressing modes:

- Instruction Address - The address of the instruction being executed, also called $P$.
- Indirect Address - A storage address that contains an address rather than an operand. Note that there is no multilevel indirect addressing for enhanced storage reference instructions.
- Base Address - The operand address after all indirect addressing but before modification by an index register. The base address is the effective address if no indexing is specified.
- Effective Address - The final address of the operand.
- Indexing - If specified, the contents of register Ra is added to the base address to form the effective address. Indexing occurs after addressing is completed.

The computer uses the 16 -bit ones complement adder during indexing operations. Consequently, the index register contents are treated as signed quantities (bit 15 is the sign bit).

- Registers - Registers Ra and Rb are defined as follows:

| Register | Value |
| :---: | :---: |
| None | 0 |
| 1 | 1 |
| 2 | 2 |
| 3 | 3 |
| 4 | 4 |
| Q | 5 |
| A | 6 |
| I | 7 |

Enhanced storage reference instructions (table 4-8) have the following types of addressing modes:

- Eight-Bit Absolute - $(r=0, i=0$, and $\Delta \neq 0)$ The base address equals delta and the sign bit of delta is not extended. The contents of index register Ra , when specified, are added to the base address to form the effective address.
- Eight-Bit Absolute Indirect $(r=0, i=1$, and $\Delta \neq 0)$ - The eight-bit value of delta is an

TABLE 4-8. ENHANCED STORAGE REFERENCE INSTRUCTION ADDRESSES

| Addressing <br> Mode | Delta | $\mathbf{r}$ | 1 | Ra | Effective Address (EA) | Address of Next Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8-Bit Absolute | $\Delta \neq 0$ | 0 | 0 | 0 | $\Delta$ | $\mathbf{P}+2$ |
|  |  | 0 | 0 | 1 | $\Delta+(1)$ | P + 2 |
|  |  | 0 | 0 | 2 | $\Delta+(2)$ | P + 2 |
|  |  | 0 | 0 | 3 | $\Delta+(3)$ | P + 2 |
|  |  | 0 | 0 | 4 | $\Delta+(4)$ | $\mathbf{P}+2$ |
|  |  | 0 | 0 | 5 | $\Delta+(\mathbb{Q})$ | P + 2 |
|  |  | 0 | 0 | 6 | $\Delta+(\mathbf{A})$ | $\mathbf{P}+2$ |
|  |  | 0 | 0 | 7 | $\Delta+(\mathrm{I})$ | $\mathbf{P}+2$ |
| 8-Bit Absolute Indirect | $\Delta \neq 0$ | 0 | 1 | 0 | ( $\Delta$ ) | $\mathbf{P}+2$ |
|  |  | 0 | 1 | 1 | $(\Delta)+(1)$ | $\mathbf{P}+2$ |
|  |  | 0 | 1 | 2 | $(\Delta)+(2)$ | $\mathbf{P}+2$ |
|  |  | 0 | 1 | 3 | $(\Delta)+(3)$ | P + 2 |
|  |  | 0 | 1 | 4 | $(\Delta)+(4)$ | P + 2 |
|  |  | 0 | 1 | 5 | $(\Delta)+(Q)$ | $\mathbf{P}+2$ |
|  |  | 0 | 1 | 6 | $(\Delta)+(A)$ | $\mathbf{P}+2$ |
|  |  | 0 | 1 | 7 | $(\Delta)+(\mathrm{I})$ | P + 2 |
| 8-Bit Relative ${ }^{\dagger}$ | $\Delta \neq 0$ | 1 | 0 | 0 | P + $1+\Delta$ | $\mathbf{P}+2$ |
|  |  | 1 | 0 | 1 | $\mathbf{P}+1+\Delta+(1)$ | $\mathbf{P}+2$ |
|  |  | 1 | 0 | 2 | $\mathbf{P}+\mathbf{1 + \Delta + ( 2 )}$ | P + 2 |
|  |  | 1 | 0 | 3 | $\mathbf{P}+1+\Delta+(3)$ | $\mathbf{P}+2$ |
|  |  | 1 | 0 | 4 | $\mathbf{P}+1+\Delta+(4)$ | $\mathbf{P}+2$ |
|  |  | 1 | 0 | 5 | $\mathbf{P}+1+\Delta+(\mathrm{Q})$ | P + 2 |
|  |  | 1 | 0 | 6 | P + $1+\Delta+(\mathrm{A})$ | $\mathbf{P}+2$ |
|  |  | 1 | 0 | 7 | $\mathrm{P}+\mathrm{I}+\Delta+(\mathrm{l})$ | P + 2 |
| 8-Bit Relative Indirect ${ }^{\dagger}$ | $\Delta \neq 0$ | 1 | 1 | 0 | ( $\mathrm{P}+1+\Delta$ ) | P + 2 |
|  |  | 1 | 1 | 1 | $(\mathrm{P}+1+\Delta)+(1)$ | $\mathrm{P}+2$ |
|  |  | 1 | 1 | 2 | $(\mathrm{P}+1+\Delta)+(2)$ | P + 2 |
|  |  | 1 | 1 | 3 | $(\mathrm{P}+1+\Delta)+(3)$ | P + 2 |
|  |  | 1 | 1 | 4 | $(\mathrm{P}+1+\Delta)+(4)$ | P + 2 |
|  |  | 1 | 1 | 5 | $(\mathrm{P}+1+\Delta)+(\mathrm{Q})$ | P + 2 |
|  |  | 1 | 1 | 6 | $(\mathrm{P}+1+\Delta)+(\mathrm{A})$ | P + 2 |
|  |  | 1 | 1 | 7 | $(\mathrm{P}+1+\Delta)+(\mathrm{I})$ | P + 2 |

$\dagger_{\text {For these addressing modes, delta is sign extended. }}$
Note: ( ) Denotes contents of expression.

TABLE 4-8. ENHANCED STORAGE REFERENCE INSTRUCTION ADDRESSES (Continued)


Note: ( ) denotes contents of expression
indirect address. The sign bit of delta Is not extended. The content of this addreas in low core (addresses $0001_{16}$ to $00 \mathrm{FF}{ }_{16}$ ) is the base address. The contents of index register Ra, when speciffed, are added to the base address to form the effective address.

- Eight-Bit Relative $(r=1,1=0$, and $\Delta \neq 0)$ - The base address is equal to the instruction address plus one, $\mathbf{P}+1$, plus the value of delta with sign extended. The contents of index register Rat (when specified) are added to the base address to form the effective address.

If no Indexing takes place, the addresses that can be referenced in the eight-bit relative mode are restricted to the program area. Delta is eight bits long, thus the computer references a location between $P=7 E_{16}$ and $P+80_{16}$ inclusive.

- Eight-Bit Relative Indirect $(r=1,1=1$, and $\Delta \neq 0)$ - The address of the second word of the instruction, $P+1$, plus the value of delta with sign extended is an indirect address. The content of this address is the base address. The contents of index register Ra , when specified, a re added to the base address to form the effective address.
- Absolute Constant ( $x=0, i=0$, and $\Delta=0$ ) - The address of the third word of the instruction, $\mathbf{P}+2$, is the base address. The contents of the
index register Ra, when specified, are added to the base address to form the effective address. Thus, when Ra is not specified, the contents of $P+2$ is the value of the operand.
Note that there is no immediate operand condition (i.e., indexing is specified and the instruction is a read-operand type) as there is for basic storage reference addressing.
- 16-Bit Storage $(\mathrm{r}=0,1=1$, and $\Delta=0)$ - The base address equals the contents of $P+2$. The contents of index register Ra , when specified, are added to the base address to form the effective address.
- 16-Bit Relative $(r=1, i=0$, and $\Delta=0)$ - The base address equals the contents of $P+2$ plus $\mathbf{P}+2$. The contents of index register Ra , when specified, are added to the base address to form the effective address.
- 16-Bit Relative Indirect ( $r=1, i=1$, and $\Delta=0$ ) - The address of the third word of the instruction, $P+2$, plus the contents of the third word of the instruction is an indirect address. The content of this address is the base address. The contents of the index register Ra, when specified, are added to the base address to form the effective address.

The instruction descriptions are given in table 4-9.

TABLE 4-9. ENHANCED STORAGE REFERENCE INSTRUCTIONS


TABLE 4-9. ENHANCED STORA GE REFERENCE INSTRUCTIONS (Continued)


TABLE 4-9. ENHANCED STORAGE RE FERENCE INSTRUCTIONS (Continued)

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| AND Memory $\begin{aligned} & \mathrm{F} 4=\mathrm{A} \\ & \mathrm{~F} 5=1 \\ & \mathrm{Rb}=1,2,3,4,5,6 \text {, or } 7 \\ & \mathrm{r}=1,2,3,4, \mathrm{Q}, \mathrm{~A}, \text { or } \mathrm{I} \end{aligned}$ | AMr | Form the logical product (AND), bit-by-bit, of the contents of the storage location specified by the effective address and the contents of register r . The result replaces the contents of the storage location specified by the effective address. The original contents of the storage location (specified by the effective address) replace the contents of the A register. The contents of register $r$ are not altered unless $r$ is the A register. Memory is locked until completion of the instruction. This instruction is useful for communication between MPs via memory. |
| Load Register $\begin{aligned} & F 4=C \\ & F 5=0 \\ & R b=1,2,3,4,5,6, \text { or } 7 \\ & \mathrm{r}=1,2,3,4, \mathrm{Q}, \mathrm{~A}, \text { or } \mathrm{I} \end{aligned}$ | LRr | Load register $r$ with the contents of the storage location specified by the effective address. The contents of storage are not altered. |
| Store Register $\begin{aligned} & F 4=C \\ & F 5=1 \\ & R b=1,2,3,4,5,6, \text { or } 7 \\ & r=1,2,3,4, Q, A, \text { or } I \end{aligned}$ | SRr | Store the contents of register $r$ in the storage location specified by the effective address. The contents of register $r$ are not altered. |
| Load Character to A $\begin{aligned} & F 4=C \\ & F 5=2 \end{aligned}$ | LCA | Load bits A00 through A07 with a character from the storage location specified by the sum of the effective address and bits 1 to 15 of register Rb . Register Rb bit 0 set to 0 specifies the left character (bits 8 to 15 ) of the storage location; bit 0 set to 1 specifies the right character (bits 0 to 7). Bits A08 through A15 are cleared to zero. The contents of storage are not altered. |
| Store Character from A $\begin{aligned} & F 4=C \\ & F 5=3 \end{aligned}$ | SCA | Store the contents of bits A00 through A07 into a character of the storage location specified by the sum of the effective address and bits 1 to 15 of register Rb . If bit 0 of register Rb is set to 0 , the left character (bits 8 to 15) of the storage location is specified; if bit 0 is set to 1 the right character (bits 0 to 7) is specified. The contents of register A and other storage characters are not altered. |
| OR Register $\begin{aligned} & F 4=D \\ & F 5=0 \\ & R b=1,2,3,4,5,6, \text { or } 7 \\ & \mathrm{r}=1,2,3,4, Q, A, \text { or } I \end{aligned}$ | ORr | Form the logical sum (inclusive OR), bit-by-bit, of the contents of the storage location specified by the effective address and the contents of register $r$. The result replaces the contents of register $r$. The contents of storage are not altered. |
| OR Memory $\begin{aligned} & F 4=D \\ & F 5=1 \\ & R b=1,2,3,4,5,6, \text { or } 7 \\ & \mathrm{r}=1,2,3,4, \mathrm{Q}, \mathrm{~A}, \text { or } \mathrm{I} \end{aligned}$ | OMr | Form the logical sum (inclusive OR), bit-by-bit, of the contents of the storage location specified by the effective address and the contents of register $r$. The result replaces the contents of the storage location specified by the effective address. The original contents of the storage location |

TABLE 4-9. ENHANCED STORAGE REFERENCE INSTRUCTIONS (Continued)

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Compare Register Equal <br> $\mathrm{F} 4=\mathrm{E}$ <br> $F 5=0$ <br> $\mathrm{Rb}=1,2,3,4,5,6$, or 7 <br> $\mathbf{r}=1,2,3,4, \mathrm{Q}, \mathrm{A}$, or I <br> Compare Character Equal $F 4=E$ $F 5=2$ | $\begin{gathered} \text { CrE } \\ \text { CCE } \end{gathered}$ | (specified by the effective address) replaces the contents of register A. The contents of register $r$ are not altered unless $r$ is the $A$ register. Memory is locked until completion of the instruction. This instruction is useful for communication between MPs via memory. <br> Skip one location if the contents of register $r$ and the contents of the storage location specified by the effective address are equal, bit-by-bit. If they are not, execute the next instruction. The contents of register $r$ and storage are not altered. <br> Skip one location if the contents of bits 0 to 7 of register A and the character of the storage location specified by the sum of the effective address and bits 1 to 15 of register Rb are equal, bit-by-bit. If they are not, execute the next instruction. If bit 0 of register Rb is set to 0 , the left character (bits 8 to 15) of the storage location is specified; if bit 0 is set to 1 , the right character (bits 0 to 7 ) is specified. The contents of register A and storage are not altered. <br> CAUTION <br> Each compare instruction assumes that a oneword instruction follows it. |

## FIELD REFERENCE

These instructions have the following format:


Field reference instructions are identified when the $F$ field is 0 , the F 1 field is equal to 5 , and the $\mathrm{r}, \mathrm{i}, \mathrm{Ra}$, and F3a fields are not all 0 . (If these fields are all 0 , the instruction is an IIN.)

Field reference instructions contain four parts: operation field (F3a), addressing mode fields ( $\Delta$, r, i,
and Ra), FLDSTR, and FLDLTH-1 fields. The F3a field determines the operation (e.g., load, store). The addressing mode fields are defined exactly as the enhanced storage reference instructions. Refer to table 4-10 for descriptions of these instructions.

FLDSTR defines the starting bit of the field. For example, FLDSTR $=0$ indicates that the field starts at bit 0. FLDLTH-1 defines the length of the field minus one. FLDLTH-1 $=0$ indicates that the field is one bit long. If $F \operatorname{LDLTH}-1=0$, the field reference instructions become bit reference instructions.

A field starts at the bit specified by FLDSTR and includes the contiguous FLDLTH bits to the right of that bit. No field may cross a word boundary (i.e., FLDSTR-FLDLTH-1 must be greater than or equal to 0 ). If $F \operatorname{LDSTR}=0$, the field length must be one bit long ( $\mathrm{FLDLTH}-1=0$ ).

Note that F3a $=0, F 3 a=1$, and FLDSTR-FLDLTH-1 $<0$ are reserved for future expansion.

TABLE 4-10. FLELD RE FERENCE INSTRUCTIONS

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Skip if Field Zero $\mathrm{F} 3 \mathrm{a}=2$ | SFZ | Skip one location if the contents of the specified field of the storage location Identified in the effectlve address are 0 (all bits are 0 ). If the contents are not 0 , execute the next instruction. |
| Skip if Field Not Zero $F 3 a=3$ | SFN | Skip one location if the contents of the specified field of the storage location field identified in the effective address are nonzero (not all bits are 0 ). If the contents are zero execute the next instruction. |
|  |  | CAUTION <br> Each skip field instruction assumes that a one-word instruction follows it. |
| Load Field $F 3 a=4$ | LFA | Load register A, right justified, with the contents of the specified field of the storage location field identified in the effective address. All other bits of register A are cleared to 0 . The contents of storage are not altered. |
| Store Field $F 3 a=5$ | SFA | Store the contents of the field from register A, right justified, into the specified field of the storage location identified in the effective address. All other storage bits are unchanged. Memory is locked until completion of the instruction. The contents of $A$ are not altered. |
| Clear Field $F 3 a=6$ | CLF | Clear the specified field of the storage location specified by the effective address to all 0 s . All other storage bits are unchanged. Memory is locked until completion of the instruction. |
| Set Field $F 3 a=7$ | SEF | Set the specified field of the storage location identified in the effective address to all 1 s . All other storage bits are unchanged. Memory is locked until completion of the instruction. |

## ENHANCED INTER-REGISTER

These instructions have the following format:

| 15 |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1211 |  | 8 |  |  | 7 | 5 | 4 | 3 | 2 | 0 |
| $F=0$ |  |  |  |  |  |  |  |  |  |  |

Enhanced inter-register instructions are identified when the $F$ field is 0 , the F1 field is 7, and the F2a, Ka, and Rb fields are not all 0 . (If these fields are all 0 , the instruction is CPB.)

Enhanced inter-register instructions (similar to the basic) inter-register instructions, such as TRA Q) contain three parts: operation field (F2a) and two register fields
(Ra and Rb). The F2a field determines the operation (e.g., transfer). The Ra and Rb fields specify two operands.

Note that $F 2 a=1, F 2 a=2, F 2 a=3, R a=0$, and $R b=0$ are reserved for future expansion.

The instruction description is:

$$
\begin{aligned}
& \text { Transfer Register } \\
& \text { F2a }=0 \\
& \text { Ra }=1,2,3,4,5,6 \text {, or } 7 \\
& \mathrm{r}=1,2,3,4, Q, A, \text { or } 1
\end{aligned}
$$

Transfer the contents of register $r$ to register $R$. Note that $R=1,2,3,4, Q, A$, or I implies that Rb $=1,2,3,4,5,6$, or 7 .

## ENHANCED SKIP

The skip instructions have the following format:


Enhanced skip instructions are identified when the $F$ and F1 fields are both 0, and the F2 and SK fields are not both 0 . (If these fields are both 0 , the instruction is an SLS.)

Enhanced skip instructions (similar to the basic skips; such as SAZ) contain two parts: operation field (F2) and skip count (SK). The F2 field determines the operation (i.e., skip on register $1,2,3$, or 4 if zero, nonzero, positive, or negative). The skip count specifies how many locations to skip if the skip condition is met.

When the skip condition is met, the skip count plus one is added to the $P$ register to obtain the address of the next instruction (e.g., when the skip count is one, go to $P+2)$. When the skip condition is not met, the address of the next instruction is $P+1$ (skip count ignored). The skip count does not have a sign bit.

If $\mathrm{F} 2=0(\mathrm{~S} 4 \mathrm{Z})$, the skip count cannot be 0 because the instruction would be an SLS.

The instruction descriptions are given in table 4-11.

## DECREMENT AND REPEAT

These instructions have the following format:

| 15 | 1211 |  | 8 | 5 | 4 | 4 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Decrement and repeat instructions are specified when the $F$ field is 0 , the $F 1$ field is 6 , bit 4 is 0 , and the Ra and SK fields are not both 0. (If these fields are both 0 , the instruction is a SPB.)

Decrement and repeat instructions contain two parts: register field (ra) and skip count (SK). The register field specifies which register is to be decremented by one and checked for the skip condition. The skip count specifies how many locations to repeat (go backwards) if the skip condition is met.

When the skip condition is met, the skip count is subtracted from the $P$ register to obtain the address of the next instruction (e.g., when the skip count is one, go to $P-1$ ). When the skip condition is not met, the address of the next instruction is $P+1$. The skip count does not have a sign bit.

Note that $\mathrm{Ra}=0$ and bit $4=1$ are reserved for future expansion.

TABLE 4-11. ENHANCED SKIP INSTRUCTIONS

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Skip if Register Zero $\begin{aligned} & \mathrm{F} 2=0,4,8 \text {, or } \mathrm{C} \\ & \mathrm{r}=4,1,2, \text { or } 3 \end{aligned}$ | Sr Z SK | Skip if register r is a positive 0 (all bits are 0 ). |
| Skip if Register Nonzero $\begin{aligned} & \mathrm{F} 2=1,5,9, \text { or } \mathrm{D} \\ & \mathrm{r}=4,1,2, \text { or } 3 \end{aligned}$ | SrN SK | Skip if register $\mathbf{r}$ is not a positive 0 (not all bits are 0 ). |
| Skip if Register Positive $\begin{aligned} & \mathrm{F} 2=2,6, \mathrm{~A}, \text { or } \mathrm{E} \\ & \mathrm{r}=4,1,2, \text { or } 3 \end{aligned}$ | SrP SK | Skip if register r is positive (bit 15 is 0). |
| Skip if Register Negative $\begin{aligned} & F 2=3,7, B, \text { or } F \\ & r=4,1,2, \text { or } 3 \end{aligned}$ | SrM SK | Skip if register r is negative (bit 15 is a 1). |

The instruction description is:

$$
\begin{aligned}
& \text { Decrement and Repeat if Positive DrP SK } \\
& \text { Ra }=1,2,3,4,5,6 \text {, or } 7 \\
& r=1,2,3,4, Q, A, \text { or } I
\end{aligned}
$$

Decrement the contents of register $r$ by one. Operation on overflow is the same as for the ADD instruction. Repeat (go backwards) SK locations if the contents of register $r$ are positive (bit 15 is 0 ), otherwise execute the next instruction.

## MISCELLANEOUS

Miscellaneous instructions have the following format:

| 15 | 1211 |  | 8 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Miscellaneous instructions are specified when the $F$ field is 0 , the F 1 field is equal to a decimal 11 (hexadecimal B), bit 4 is 0 , and Ra and F3 fields are not both 0 . (If these fields are both 0 , the instruction is an NOP.) All of the miscellaneous instructions are privileged instructions; i.e., if they are executed by an unprotected program, they will cause a program protect violation.

Miscellaneous instructions contain two parts: operation field (F3) and register field (Ra).

If Ra is nonzero, the F3 operation field can select up to 16 miscellaneous instructions with register Ra used to specify an operand. If Ra is 0 , the F 3 operation field can select up to 15 more miscellaneous instructions without any explicit operand specified.

All the miscellaneous instruction descriptions are given in table 4-12. Those instructions that require more detail are described below.

The miscellaneous instruction formats are:

## 1. Load Micro Memory



Initially, the $Q$ register contains the number of 32-bit micro-memory instructions to be transferred (if $Q=0$, no instructions will be transferred). Register 1 contains the starting address of micro memory. Register 2 contains the starting address of MP macro memory.

The most significant bit (15) of the contents of the starting address will be transferred to the most significant bit of the first micro instruction. The least significant bit ( 0 ) of the contents of the starting address plus one will be transferred to the least significant bit. This instruction is interruptible after storing each 32bit micro memory instruction, and when registers 1,2 , and $Q$ are incremented/decremented to allow the instruction to be restarted after any interruption. When the instruction is completed, these registers will contain the following rather than their original values:

$$
\begin{aligned}
& Q \leftarrow 0 \\
& R 1-(R 1) i+(Q) i \\
& R 2 \leftarrow(R 2) i+2^{*}(Q) i
\end{aligned}
$$

Where: $i$ is the initial value before execution.
2. Set/Sample Output or Input


TABLE 4-12. MISCELLANEOUS ENHANCED INSTRUCTIONS

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Load Micro Memory $\begin{aligned} & \mathrm{F} 3=1 \\ & \mathrm{Ra}=0 \end{aligned}$ | LMM | Load a 32-bit micro-memory instruction into read/write micro memory from 16 -bit MP macro memory. (For read-only micro memory or no micro memory, no operation is executed.) |
| Load Registers $\begin{aligned} & \mathrm{F} 3=2 \\ & \mathrm{Ra}=0 \end{aligned}$ | LRG | Registers $1,2,3,4, Q, A, I, M$, and the overflow indicator are loaded with the contents of nine storage locations, beginning at a storage location specified by the contents of the contents of the next location, $P+1$. The contents of the nine storage locations will not be altered and the next instruction will be executed at location $P+2$ (i.e., the LRG instruction is a two-word instruction). Refer to figure 4-1. |
| Store Registers $\begin{aligned} & \mathrm{F} 3=\mathbf{3} \\ & \mathrm{Ra}=0 \end{aligned}$ | SRG | Registers 1, 2, 3, 4, Q, A, I, M, and the overflow indicator are stored into nine storage locations specified by the contents of the next location, $P+1$, incremented by a decimal 10. The contents of the registers will not be altered and the next instruction will be executed at location $P+2$ (i.e., the SRG instruction is a two-word instruction). Refer to figure 4-2. |
| Set/Sample Output or Input $\begin{aligned} & \mathrm{F} 3=4 \\ & \mathrm{Ra}=0 \end{aligned}$ | SIO | Set one word from register A for output to an external device. The word in register $Q$ selects the receiving device. <br> For input, one word from an external device is sampled (input) to register $A$. The word in register $Q$ selects the sending device. |
| Sample Position/Status $\begin{aligned} & \text { F3 }=5 \\ & \text { Ra }=0 \end{aligned}$ | SPS | Sample (input) to the A register the position and status of a M05 device, which has caused an MP macro interrupt. The word in the $Q$ register selects the device. This instruction also provides for clearing the M05-generated MP macro interrupt. |
| Define Micro Interrupt $\begin{aligned} & \mathrm{F} 3=6 \\ & \mathrm{Ra}=0 \end{aligned}$ | DMI | Define the use of one of the 12 available micro interrupts. (The use of micro interrupts 12 through 15 is restricted for internal use.) This instruction allows a micro interrupt to be enabled/ disabled and defined for auto-data transfer (ADT) or special usage. |
| Clear Breakpoint Interrupt $\begin{aligned} & \mathrm{F} 3=7 \\ & \mathrm{Ra}=0 \end{aligned}$ | CBP | Clear the MP macro breakpoint interrupt. This interrupt occurs when the following conditions are true: macro breakpoint is externally selected, macro breakpoint interrupt option is externally selected, the MP recognizes a breakpoint condition and generates an MP macro breakpoint interrupt because of $b$. |
| Generate Character Parity Even $\begin{aligned} & \mathbf{F} 3=8 \\ & \mathbf{R a}=0 \end{aligned}$ | GPE | Set or clear bit 7 of the $A$ register so that bits 0 to 7 have an even parity. The other bits in the A register are not altered, |
| Generate Character Parity Odd $\begin{aligned} & \mathrm{F} 3=9 \\ & \mathrm{Ra}=0 \end{aligned}$ | GPO | Set or clear bit 7 of the A register so that bits 0 to 7 have an odd parity. The other bits in the A register are not altered. |

TABLE 4-12. MISCELLANEOUS ENHANCED INSTRUCTIONS (Continued)

| Instruction | Mnemonic | Description |
| :---: | :---: | :---: |
| Scale Accumulator $\begin{aligned} & \text { F3 }=\mathbf{A} \\ & \text { Ra }=\mathbf{0} \end{aligned}$ | ASC | Shift the A register left (end-around) until bits 14 and 15 of the A register are different. Upon completion of the instruction, register 1 will contain the number of spaces that the A register was shifted. (This number may range from 0 to 14.) If the A register is $\pm 0$ ( 0000 or $\operatorname{FFFF} 16$ ), no shift has been done and register 1 will contain -0 (FFFF ${ }_{16}^{6}$ ). |
| Load Upper Unprotected Bounds $\begin{aligned} & F 3=0 \\ & R a=1,2,3,4,5,6 \text {, or } 7 \\ & R=1,2,3,4, Q, A \text {, or } I \end{aligned}$ | LUB R | Load the upper unprotected bounds register from the contents of register R. |
| Load Lower Unprotected Bounds $\begin{aligned} & \mathrm{F} 3=1 \\ & \mathrm{Ra}=1,2,3,4,5,6, \text { or } 7 \\ & \mathrm{R}=1,2,3,4, Q, A, \text { or } I \end{aligned}$ | LLB R | Load the lower unprotected bounds register from the contents of register $R$. |
| Execute Micro Sequence $\begin{aligned} & \mathrm{F} 3=2 \\ & \mathrm{Ra}=1,2,3,4,5,6 \text {, or } 7 \\ & \mathrm{R}=1,2,3,4, \mathrm{Q}, \mathrm{~A}, \text { or } \mathrm{I} \end{aligned}$ | EMS R | Transfer machine control to the upper micro instruction of the page/micro-memory address in bits 0 to 15 of register R. A section of micro memory is assumed to have been previously loaded. |

3. Sample Position Status


## 4. Define Micro Interrupt




When bit 15 of the $A$ register is set to a 1 , a jump is made to the upper micro instruction of the page/micro memory in bits 0 to 14. A section of micro memory is assumed to have been previously loaded, and it must process the micro interrupt properly and return control to the current macro instruction address ( $P$ ) by jumping to the lower micro instruction of micro-memory address $3 E_{16}$ in micro page zero. Registers $P, A, Q$


Figure 4-1. LRG Instruction


Figure 4-2. SRG Instruction
and all of file 2 should not be altered, and return must be within 12.5 microseconds.

## CAUTION

The MP micro function, SUB-, must not be used. Extreme caution should be exercised in using this option, since it provides an escape from the 1700 emulation being performed.

## 5. Execute Micro Sequence



An EMS to non-existant micro memory may cause an indeterminate result. Control should be returned to the next macro-instruction address ( $\mathrm{P}+1$ ) by jumping to the lower micro instruction of micro-memory address $3 \mathrm{E}_{16}$ in micro page zero. Registers $P, A, Q$, and all of file 2 should not be altered, and return must be within 12.5 microseconds (or the micro sequence must be interruptible).

## CAUTION

Extreme caution should be exercised in using this option, since it provides an escape from the 1700 emulation being performed.

## AUTO-DATA TRANSFER

Auto-data transfer (ADT) provides for pseudo direct memory transfers of data blocks to or from a device. At the macro level, the transfer appears as a direct memory access (DMA) transfer. At the micro level, the 1700 emulator processes each data interrupt and inputs or outputs the next data in a singular fashion. Thus, ADT takes less time than input/output via the INP, OUT, or SIO instructions, but more time than a true DMA transfer.

To accomplish an ADT for a particular device, perform the following:

1. The device and its controller must adhere to the auto-data transfer specifications in the Microprogrammable Computer I/O Specification.
2. The macro programmer must execute a DMI instruction. This command specifies where the block of data is, how long it is, the direction (input/output), and the device's address.
3. The ADT operation is then initiated by an INP, OUT, or SIO instruction as specified by the particular device.

While the ADT operation is in progress, the emulator is executing instructions. After each instruction is executed, interrupts are checked. When the particular ADT micro interrupt becomes the highest active interrupt, the next data is input or output. After the interruption, the next instruction is executed, except whea another interrupt is active.

When the ADT operation is completed (or if there is an error), a macro interrupt is generated. The macro programmer may then disable the ADT micro interrupt or initiate another ADT operation to or from the device. For MOS devices, an SPS instruction must be performed to clear the macro interrupt.

The following are the four types of ADT tables specified by DMI instructions.

1. ADT Table for a Single $A / Q$ Device:


Table 4-13 gives a detailed description of these four words.

TABLE 4-13. ADT TABLE FOR A SINGLE A/Q DEVICE

| Word | Bits | Description |
| :---: | :---: | :---: |
| 1 | $\left.\begin{array}{l}15 \\ 14 \\ 12\end{array}\right\}$ <br> 13 <br> 11 <br> 10 through 7 <br> 6 through 0 | Must be set to 0 . <br> 0 Word operation; data is transferred one word at a time. Normally, a total of (CWA - FWA + 1) words will be transferred. <br> 1 Character operation; data is transferred one character (eight bits) at a time. On input, the first character will be stored in the most significant half (bits 15 to 8 ) of the current words address; the second character in the least significant half (bits 7 to 0 ). Subsequent pairs of characters will be output from the most significant half of the current word address; the second character from the least significant half. Normally a total of $2 \times(C W A-F W A+1)$ characters will be transferred. <br> 0 A read ADT operation <br> 1 A write ADT operation <br> The equipment number of the device. This number can not conflict with any MO5 I/O port numbers. <br> The station/director bits of the device to execute the ADT operation. These bits should specify a data (not a status/function) transfer. |
| 2 |  | Initially set to the first word address less one (FWA - 1) of the data block to be transferred. This word is used as the current word address (CWA) as the ADT operation is in progress and points to the last word read or stored. Each time a word (or two characters) is transferred, CWA is incremented. Specifically, CWA can be used to ascertain whether all the data was transferred after the ADT operation was completed (if CWA = LWA, all the data has been transferred). |
| 3 |  | The last word address (LWA) of the data block to be transferred |
| 4 |  | Reserved for future use; must be set to 0 . |

2. ADT Table for Multiple A/Q Devices:


This type of ADT table consists of $\mathrm{I}^{*} 4+4$ words, where $I$ is the number of multiple $A / Q$ devices (up to 32 ) on one micro interrupt.

Table 4-14 provides detailed descriptions of these words.
3. ADT Table for the Clock.


Detailed descriptions of this type are given in table 4-15.
4. ADT Table for Single or Multiple M05 Devices


The ADT table for this type consists of (I-1)*4+4 words, where I is the number of M05 devices (up to 8 ) on one micro interrupt. Detailed descriptions of this type are given in table 4-16.

TABLE 4-14. ADT TABLE FOR MULTIPLE A/Q DEVICES

| W ord | Bits | Description |
| :---: | :---: | :---: |
| 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 <br> 8 <br> $\dagger$ | 15 <br> 14 <br> 13 through 11 <br> 10 through 7 <br> 6 through 2 <br> 1 <br> 0 | Must be 0 <br> Must be 1 <br> Must be 0 <br> The equipment number of the device. This number can not conflict with any M05 I/O port numbers. <br> The maximum station (or channel) number; equivalent to the number of multiple A/Q devices less one on a wire interrupt. Station numbers must be contiguous. Certain peripheral devices have specific parameters for these bits; refer to the peripheral controller reference manual. <br> Must be 1 <br> Must be 0 <br> Contain termination bits for the 32 devices. Initially, they must be all 0 . When a macro interrupt occurs, one or more of these bits will be set to 1 to indicate that one or more ADT operations have terminated. Thus $\mathrm{T}_{7}=1$ indicates that the seventh device has terminated its ADT operation. After receipt, the bit should be cleared via an instruction that locks memory (e.g. , a CLF instruction). <br> Reserved for future use; must be 0 . <br> Defined the same as a single $A / Q$ device, except for bit 14 of the first word ( ${ }^{*} 4+1$ ), which must be 1. Refer to table 4-13. |
| $\dagger$ Words $\mathrm{I} * 4+1, \mathrm{I} * 4+2, \mathrm{I} * 4+3$, and $\mathrm{I}^{*} 4+4$, where $2 \leq \mathrm{I} \leq 32$ |  |  |

TABLE 4-15. ADT TABLE FOR THE CLOCK


TABLE 4-16. ADT TABLE FOR SINGLE OR MULTIPLE M05 DEVICES


This system enables the program to establish an interrupt priority so that an interrupt of high priority can interrupt the machine while it is processing an interrupt of a lower priority. The return path to the interrupted program is clearly established and saved.

## INTERRUPT TRAP LOCATIONS

Trap locations are established for each interrupt line. They are in the range of addresses 0100 through 013 C . These addresses are reserved for interrupts unless that particular interrupt is not being used. The assignment for each interrupt state or line is shown in table 5-1.

## MASK REGISTER

The mask register is the enable for each interrupt state or line. Bit 0 of the mask register corresponds to the interrupt line 0 , bit 1 to line 1 , etc. To enable an interrupt line, its corresponding bit in the mask register must be set. The mask register is set by the inter-register instruction.

## PRIORITY

The computer program controls the interrupt priority by establishing an interrupt mask for each interrupt state, which enables all higher priority interrupts and

TABLE 5-1. INTERRUPT STATE DEFINITIONS

| Inter rupt State | Value of $\Delta$ to Exit State | Location of Return Address | Location of First Instruction after Interrupt Occurs |
| :---: | :---: | :---: | :---: |
| 00 | 00 | 0100 | 0101 |
| 01 | 04 | 0104 | 0105 |
| 02 | 08 | 0108 | 0109 |
| 03 | OC | 010C | 010D |
| 04 | 10 | 0110 | 0111 |
| 05 | 14 | 0114 | 0115 |
| 06 | 18 | 0118 | 0119 |
| 07 | 1 C | 011C | 011D |
| 08 | 20 | 0120 | 0121 |
| 09 | 24 | 0124 | 0125 |
| 10 | 28 | 0128 | 0129 |
| 11 | 2 C | 012C | 012 D |
| 12 | 30 | 0130 | 0131 |
| 13 | 34 | 0134 | 0135 |
| 14 | 38 | 0138 | 0139 |
| 15 | 3 C | 013C | 013D |

disables all lower priority interrupts. When an interrupt state is entered, the mask for that state is placed in the mask register. Therefore, there may be up to 16 levels of priority. It is possible to change priority during execution of a program.

## INTERNAL INTERRUPTS

Interrupts are also generated by certain conditions arising within the computer. These are called internal interrupts. If such a condition occurs, it generates interrupt 00 (interrupt mask bit 00 ). Normally, internal interrupts are assigned the highest priority. The internal interrupts are:

## - Storage Parity Error

- Program Protect Fault
- Power Failure


## OPERATION

The computer can distinguish between up to 16 ( 1 internal, 15 external) macro interrupts. Each of these interrupts has its respective address to which control is transferred when the interrupt is recognized.

When the computer is processing a particular interrupt, it will be defined as being in that interrupt state (state 00 through 15). Thus, the interrupts and their respective bits in the interrupt mask register are numbered 00 through 15. An interrupt in bit 7 will put the computer in interrupt state 7, etc.

Before the computer can recognize any interrupt, the mask bit for that interrupt must be set and the interrupt system must be activated. The mask register may be set by an inter-register command and the interrupt system can be activated by an enable interrupt command.

When an interrupt is recognized, the computer automatically stores the return address in the storage location reserved for that interrupt state. If 32 K multilevel indirect mode has been selected, bit 15 of the storage location is set or cleared to record the current state of the overflow indicator. If 65 K multilevel indirect mode has been selected, all 16 bits are required to save the return address. Thus, the program must check for an overflow condition with an SOV or SNO instruction and record this condition for restoration of the overflow indicator. In both 32 K and 65 K modes the
interrupt system is de-activated and control is transferred when the interrupt occurs. In 32 K mode the overflow is cleared, while in 65 K mode the SOV or SNO instruction must first be executed. The program then stores all registers, including the mask register, in addresses reserved for this interrupt state and loads the mask register with the mask to be used in this state. The 1 s in the mask indicate the interrupts that have a higher priority than the interrupt being processed. The mask should not have a 1 in the position of the interrupt being processed; this would lose the return link. The program then activates the interrupt system and processes the interrupt.

The computer exits from an interrupt state when the program inhibits the interrupt and restores the registers (including the mask register). After loading the register, the program executes the exit interrupt command with delta equal to the lower eight bits of the base address of the interrupt state. This command reads the storage location where the return address is stored. The overflow indicator is set or cleared as specified by bit 16. The interrupt system is activated and control is transferred to the return address.

## EXAMPLE

The following listing and sample program steps apply if there were five different possible interrupts and three levels of priority:

| Interrupt 01 | High priority |
| ---: | ---: |
| 02 |  |
| 05 | Mid-priority |
|  |  |
| 03 |  |
| 04 | Low priority |

## Main Program

Set mask register to Mask 1
Enable interrupt

## State 02 Program

Store registers Set mask to Mask 3 Enable interrupt

|  | Inhlbit interrupt Replace registers Exit interrupt 02 | State 04 Program | State 05 Program |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  | Set mask to Mask 2 | Set mask to Mask 3 |
| te 01 Progra | e 03 | Enable interrupt | Enable interrupt |
|  |  |  | - |
| Store registers | Store registers |  |  |
| Set mask to Mask 4 | Set mask to Mask 2 |  |  |
| Enable interrupt | Enable interrupt |  | - |
| . | . | Inhibit interrupt | Inhibit interrupt |
| - | - | Replace registers | Replace registers |
| - | - | Exit interrupt 04 | Exit interrupt 05 |
| Inhibit interrupt | Inhibit interrupt |  |  |
| Exit interrupt 01 | Replace registers |  |  |
|  | Exit Interrupt 03 |  |  |

The MP computer has a program protect system to protect a program in the computer from any other nonprotected program also in the computer. The system is built around a program protect bit contained in each word of storage. If the bit is set, the word is an operand or an instruction of the protected program. All operand and instruction locations of the protected program must have the program protect bit set. None of the instructions or operands of the nonprotected program can have the program protect bit set.

Whenever a violation of the program protect system, other than a direct storage access violation, is detected, the program protect fault flip-flop is set and an internal interrupt is generated. A violation indicates that the nonprotected program has attempted an operation that could harm the protected program.

## PROGRAM PROTECT VIOLATIONS

The following are the program protect violations:

- A nonprotected instruction attempts to write in a protected storage location. The contents of the storage location are not changed.
- An attempt is made to write into a protected storage location via external storage access when a nonprotected instruction was the ultimate source of the attempt. The contents of the storage location are not changed.
- An attempt is made to execute a protect ed instruction following execution of a nonprotected instruction. The protected instruction is executed as a nonprotected selected stop instruction. However, it is not a violation if an interrupt caused this sequence of instructions.
- An attempt is made to execute the following instructions when they are not protected: any interregister instructions with bit $0=1$, EIN, IIN, EXI, SPB, CPB, or any miscellaneous instructions (0Bxx). Those instructions become a nonprotected selective stop instruction under these circumstances.

Program protect is enabled by setting bit 8 in the function control register. If this bit is not set, then none of the above violations are recognized, with the exception of the external storage access protect violation.

## STORAGE PARITY ERRORS AS RELATED TO PROGRAM PROTECTION

If a nonprotected instruction is attempting to write into storage and a storage parity error is present or occurs, the word in storage is not altered and a Storage Parity Error interrupt is enabled.

If a protected instruction is attempting to write into storage and a storage parity error occurs, the word is written into storage and a Storage Parity Error interrupt is enabled.

If the computer attempts to execute a SPB or CPB instruction and a storage parity error occurs, these become Pass instructions and a storage parity error interrupt is enabled.

## SET/CLEAR PROGRAM PROTECT BIT

The program protect instructions (SPB or CPB) and the bounds instructions (LUB and LLB) are the only way in which the program protect bit may be set or cleared in each word of storage.

## PROGRAMMING REQUIREMENTS

The following program requirements must be met:

- The program package that handles all interrupts for the nonprotected program must be completely checked out. This program must also be part of the protected program.
- The protected program must be a completely checked-out program.


## PERIPHERAL EQUIPMENT PROTECTION

All peripheral equipment that is essential to the operation of the protected program must have a bit in the FCR to designate if the device is protected. If the bit is set, the peripheral device responds with a reject
to all nonprotected commands (except status request) addressed to it. All protected commands have a normal response. If the bit is not set, the peripheral device responds in the normal manner to protected and nonprotected commands.

The standard assignments for MP I/O devices are listed in table 7-1. Descriptions of the panel/program device and clock follow.

## PANEL/PROGRAM DEVICE

When referencing the panel/program devices, the $Q$ register should contain either $0090_{16}$ or $0091_{16}$ according to the following table:

|  | Computer Instruction |  |
| :--- | :--- | :--- |
| Q Register | Output from A | Input to A |
| 0090 | Write | Read |
| 0091 | Director Function (1) | Director Status (2) |

DIRECTOR FUNCTION (1):

## Bit

(A Register)
Function
Operation

00
Clear Controller
Clear all interrupt requests. Clear busy, interrupt, data, alarm, and manual interrupt conditions. Select read mode. Connect printer. Any interrupt request bit will take precedence over this function.

Clear Controller is also used in conjunction with bits $11,12,14$, and 15.

01 Clear Interrupt
Clear all interrupt requests and the manual interrupt. Any interrupt request bit will take precedence over this function.

02

Send an interrupt signal whenever a data status is active.

Bit
(A. Register)

Function
Operation
End-of-Operation Send an interrupt Interrupt Request signal when the controller is not busy. In the EOP state the controller will accept a mode change.

| Alarm Interrupt | Send an interrupt <br> signal when the Lost |
| :--- | :--- |
| Request | Data Status is active. |

Not used
ADT Mode
Auto-data transfer operation

Not used
Select Write
Mode

Select Read Mode

Connect Printer
Select a mode of operation in which the printer (with the paper tape punch, when used) and the tape reader (when used) are both connected to the controller. Data read from the paper tape in this mode will also be printed (and punched).

Not used
Not used
Disconnect Select a mode of Printer
operation in which the printer (and paper tape punch when used) is disconnected from the controller. Data read from paper tape is not printed (or punched). This mode allows

TABLE 7-1. STANDARD MP ASSIGNMENT OF EQUIPMENT CODES, MACRO/MICRO INTERRUPT LINES

| Device Type | Equipment Code, <br> Macro/Micro Interrupt Line |
| :--- | :---: |
| Program Protect, $\dagger$ Memory Parity, Power Failure | 0 |
| Low-Speed I/O (CRT/TTY) | 1 |
| Drums | 2 |
| Disks (Storage Module Disk) | 3 |
| Line Printers (1742-30) | 4 |
| Communication Equipment | 5 |
| Communication Equipment | 6 |
| Magnetic Tape (Cassette) | 7 |
| Real-Time Clock (equipment is same as CRT/TTY, -1) | 8 |
|  | 9 |
| Card Readers (1729-3) | 10 |
| Firmware Panel Input $\dagger \dagger$ |  |
| Firmware Panel Output $\dagger \dagger$ | 11 |
| Hardware Panel Request $\dagger \dagger$ | 12 |
| Macro Instruction Step $\dagger \dagger$ | 13 |
| Macro-interrupt line only <br> $\dagger$ Micro-interrupt line only | 14 |

Bit
(A Register)

## Function

Operation
non-ASCII codes and binary information to be transmitted to the computer.
14 Not used

15 Not used

All nonconflicting functions may be performed simultaneously. Select write mode and select read mode are rejected when the controller is busy. Other functions are always performed. When several functions are issued simultaneously and some of them can be performed, the output from the A instruction exists normally (Reply), but those functions that should be rejected are not performed. When none of the functions
can be performed, the output from the $A$ instruction is rejected.

DIRECTOR STATUS (2):

## Bit

(A Register) Status

Description

Ready Busy

Unit is ready.
Read mode - The controller is in the process of receiving a character from the TTY/CDT, or the holding register contains data for transfer to the

| Bit <br> (A Register) | Status | Description |
| :---: | :---: | :---: |
|  |  | computer. The busy status will drop upon completion of the data transfer. |
|  |  | Write mode - The data register contains data and is in the process of transferring it to the TTY/CDT. The busy status will drop when the transfer is completed. |
| 02 | Interrupt | An inter rupt condition exists in the controller. |
| 03 | Data | Read mode - The holding register contains data for transfer to the computer. The data status will drop when the transfer is completed. |
|  |  | Write mode - The controller is ready to accept another character from the computer. |
| 04 |  | Always the inverse of busy (bit 01) |
| 05 | Alarm | Parity error or lost data or field error (no stop bit when expected) occurred. |
| 06 | Lost Data | The holding register contained data for transfer to the computer, and the TTY/CDT began to send a new sequence. |
| 07 | Parity Error | A parity error occurred |
| 08 | Release | Release reserve interrupt; this interrupt is generated when the CRT or TTY has been reserved for the panel interface and is returned. |
| 09 | Read Mode | The controller is conditioned for input operation. |



The real-time clock is an integral part of the I/O module and is designed to appear as a 1700 peripheral to the macro-level software. Two functions are available to the macro-level program: Enable/Disable Limit Interrupt and Enable/Disable Clock. Also available to the macro-level program are two status bits: Limit Interrupt and Lost Count.

The Enable Clock and Limit Interrupt functions are selected by performing a write to the real-time clock ( $W=0, E=1$, and $S=7$ ) and setting the two least significant bits of the $Q$ register equal to $1\left(Q=00 \mathrm{~F} 3{ }_{16}\right)$. The enable Clock and Limit Interrupt functions are disabled in the same manner with the two least significant bits of the $Q$ register equal to $0(Q=00 \mathrm{~F} 0$
Either case will clear an existing limit interrupt and 16 clear the status of the real-time clock.

The real-time clock status is obtained by an input from the real-time clock ( $W=0, E=1$, and $S=7$ ). Status is returned in the $A$ register with bit 15 (when true) indicating a lost count, and bit 14 (when true) indicating a limit interrupt. The rest of the bits in the A register are undefined.

The limit interrupt that is received by a macro-level program is dependent on the appropriate $M$ register bit (M08, 1700 coavention) being set and the macro interrupt enabled, as with all other 1700 peripherals.

The emulator is capable of receiving a micro inter rupt from the real-time clock every $31 / 3$ milliseconds
(based on a crystal oscillator). This interrupt is enabled anytime the DMI instruction has defined the micro interrupt (INT08) and the clock has been enabled as indicated above.

The value stored for the clock limit in the ADT table for the clock detemines when the emulator generates the macro-level interrupt. If the emulator becomes overloaded with higher priority micro interrupts and the
micro interrupt for the clock has not been cleared before another $31 / 3$ millisecond count occurs (and the limit interrupt has been selected), then the lost count status bit will be set. This will cause a Limit Interrupt to occur with the lost count status bit set.

The real-time clock is always ready, and reads or writes are never rejected.

| A FIELD | In a micro instruction the A field <br> specifies the operand source to be <br> sent to the ALU from selector 1. | EMULATION | Process combining hardware and <br> firmware design in which one <br> processor (emulator) executes <br> programs designed for a different <br> processor, even though one-to-one <br> hardware correspondence does not <br> exist. |
| :--- | :--- | :--- | :--- |
| A REGISTER | General-purpose register |  | AB |



Selects bits from various sources in the MP organization and translates them into micromemory address in the MA register, or transfers them to the $K$ or $N$ register.

X REGISTER General-purpose processor register

Y REGISTER Address register on the MP (1700) I/O card

## BASIC INSTRUCTIONS

Storage Reference

| 15 |  | 12 | 11 |
| :---: | :--- | :--- | :--- |$\quad 8 \quad 7 \quad 0$

$\mathbf{F}=1 \quad \mathbf{J M P}$
$\mathbf{F}=2 \quad$ MUI
$\mathbf{F}=3 \quad$ DVI
$F=4 \quad$ STQ
$\mathbf{F}=5 \quad$ RTJ
$F=6 \quad S T A$
$\mathbf{F}=7 \quad$ SPA
$F=8 \quad$ ADD
$F=9 \quad$ SUB
$\mathbf{F}=\mathbf{A} \quad \mathbf{A N D}$
$\mathbf{F}=\mathbf{B} \quad$ EOR
$\mathbf{F}=\mathbf{C} \quad$ LDA
$\mathbf{F}=\mathbf{D} \quad$ RAO
$\mathbf{F}=\mathbf{E} \quad \mathbf{L D Q}$
$\mathbf{F}=\mathbf{F} \quad \mathbf{A D Q}$

Register Reference

| 15 | 12 |  | 11 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $F=0$ |  | $F 1$ | $\Delta$ |  |  |


| F1 $=$ | 0 | $\operatorname{SLS}(\boldsymbol{\Delta}=0)$ |
| :---: | :---: | :---: |
| F1 = | 1 | SKIP |
| F1 = | 2 | IN P |
| F1 = | 3 | OUT |
| F1 $=$ | 4 | $\operatorname{EIN}(\Delta=0)$ |
| F1 = | 5 | $\operatorname{IIN}(\Delta=0)$ |
| F1 = | 6 | SPB ( $\Delta=0$ ) |
| F1 $=$ | 7 | CPB ( $\boldsymbol{\sim}^{=0}$ ) |
| F1 = | 8 | Inter-register |
| F1 $=$ | 9 | INA |
| F1 = | A | ENA |
| F1 = | B | NOP ( $\Delta=0$ ) |
| F1 = | C | ENQ |
| F1 = | D | INQ |
| F1 $=$ | E | EXI |
| F1 $=$ | F | SHIF T |

Address Mode



| F2 $=$ E | SPF |
| :--- | :--- |
| F2 $=$ F | SNF |

## Shift Format

| 15 | 12 |  | 11 | 8 | 7 | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

010xxxxx ARS
001xxxxx QRS

011xxxxx LRS
110xxxxx ALS
111xxxxx LLS

Inter-Register Format


76543
10000 SET
01000
CLP

10100 TRA
10010 TRQ
10011 TRB
01100 TCA
01001 TCM
01010 TCQ

| 01011 | TCB |
| :---: | :---: |
| 00101 | AAM |
| 00111 | AAB |
| 00110 | AAQ |
| 01101 | EAM |
| 01110 | EAQ |
| 01111 | EAB |
| 10101 | LAM |
| 10110 | LAQ |
| 10111 | LAB |
| 11101 | CAM |
| 11110 | CAQ |
| 11111 | CAB |

## ENHANCED INSTRUCTIONS

Enhanced Storage Reference ( $\mathbf{r}, \mathrm{i}, \mathrm{Ra}, \mathbf{R b} \neq 0$ )

| 15 | 1211 |  |
| :---: | :---: | :---: |
| $F=0$ | $F 1=4$ | $\mathrm{r}, \mathrm{i}, \mathrm{Ra}, \mathrm{Rb}$ |
| $\mathrm{F}=\mathrm{F}$ | F, |  |

$$
\mathbf{F 4}=5, \quad \mathbf{F} 5=0, \quad \mathbf{R b}=0 \quad \mathbf{S J E}
$$

$$
\mathbf{F 4}=5, \quad \mathbf{F} 5=0, \quad \mathbf{R b} \neq 0 \quad \mathrm{SJ} \mathbf{r}
$$

$\mathbf{F 4}=8, \quad \mathbf{F} 5=0, \mathbf{R b} \neq 0 \quad \mathbf{A R r}$
$\mathbf{F 4}=\mathbf{9}, \mathbf{F} 5=\mathbf{0}, \mathbf{R b} \neq 0 \quad \mathbf{S B r}$
$\mathbf{F 4}=\mathbf{A}, \mathbf{F} 5=0, \quad \mathbf{R b} \neq 0 \quad \mathbf{A N} \mathbf{r}$


## Enhanced Skip Instruction



$$
\begin{array}{rlrl}
\text { F2 } & =0,4,8, \text { or } C & \text { SrZ SK } \\
r & =4,1,2, \text { or } 3
\end{array}
$$

$$
\begin{array}{rlrl}
\text { F2 } & =1,5,9, \text { or } D & \text { SrN SK } \\
r & =4,1,2, \text { or } 3
\end{array}
$$

$$
F 2=2,6, A, \text { or } E \quad \text { SrP SK }
$$

$$
r=4,1,2, \text { or } 3
$$

$$
\mathbf{F} 2=3,7, \mathrm{~B}, \text { or } \mathrm{F} \quad \mathrm{SrM} \mathbf{S K}
$$

$$
r=4,1,2, \text { or } 3
$$

## Decrement and Repeat


$\mathrm{Ra}=1$ to 7
DrP SK

## Enhanced Inter-Register



$$
\begin{array}{rlr}
\text { F2a } & =0, \mathrm{Ra}=1-7 & \text { XFr R } \\
\mathrm{Rb} & =1-4, \mathrm{Q}, \mathrm{~A}, \mathrm{I} &
\end{array}
$$

NOTE
$\mathrm{Ra}, \mathrm{Rb}(0$ to 7$)=0,1,2,3,4, \mathrm{Q}, \mathrm{A}, \mathrm{I}$

Field Reference

| 15 | 1211 |  |
| :---: | :---: | :---: |
| $F=0$ | $F 1=5$ | $r, i, R a, F 3 a$ |
| FLDSTR | FLDLTH-1 | 0 |


| F3a $=2$ | SFZ |
| :--- | :--- |
| F3a $=3$ | SFN |
| F3a $=4$ | LFA |
| F3a $=5$ | SFA |

$F 3 a=6 \quad$ CLF
$\mathbf{F 3 a}=7 \quad$ SEF

Miscellaneous

$\mathbf{F 3}=1, \mathrm{Ra}=0 \quad \mathrm{LMM}$
$\mathrm{F} 3=2, \mathrm{Ra}=0 \quad$ LRG
$F 3=3, R a=0 \quad S R G$
$\mathrm{F} 3=4, \mathrm{Ra}=0 \quad \mathrm{SIO}$
$\mathrm{F} 3=5, \mathrm{Ra}=0 \quad \mathrm{SPS}$
$\mathrm{F} 3=6, \mathrm{Ra}=0 \quad \mathrm{DMI}$
$F 3=7, R a=0 \quad C B P$
$\mathrm{F} 3=8, \mathrm{Ra}=0 \quad \mathrm{GPE}$
$\mathrm{F} 3=9, \mathrm{Ra}=0 \quad \mathrm{GPO}$
$\mathrm{F3}=\mathrm{A}, \mathrm{Ra}=0 \quad \mathrm{ASC}$
$\mathbf{F 3}=\mathbf{0}, \mathrm{Ra}=\mathbf{r} \quad \mathrm{LUB}$
$\mathbf{F 3}=1, \mathrm{Ra}=\mathbf{r} \quad \mathrm{LLB}$
$\mathrm{F} 3=2, \mathrm{Ra}=\mathbf{r} \quad \mathrm{EMS}$

When calculating the instruction execution times listed on the following pages, the user must consider the following parameters:


| Mnemonic | Definition | Execution <br> Times ( $\mu \mathrm{sec}$ ) | OP Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AAB | Transfer Arithmetic Sum A, Q+M | $\begin{aligned} & 1.74,1.91,2.08 \text {, } \\ & 2.25 \end{aligned}$ | 0 | 8 | 3 | 8-F |
| AAM | Transfer Arithmetic Sum A, M | $\begin{aligned} & 1.74,1.91,2.08 \text {, } \\ & 2.25 \end{aligned}$ | 0 | 8 | 2 | 8-F |
| AAQ | Transfer Arithmetic Sum A, Q | $\begin{aligned} & 1.10,1.34,1.51, \\ & 1.54^{\dagger} \end{aligned}$ | 0 | 8 | 3 | 0-7 |
| ADD | ADD A | 1.76 | 8 | 0 to F | $\triangle$ |  |
| ADQ | ADD Q | 1.76 | F | 0 to F |  |  |
| ALS | A Left Shift | $1.62+.056 * N$ | 0 | F | C/D | 0-F |
| AMr | AND Memory | $5.68$ | O | $\begin{aligned} & 4 \\ & 1 \end{aligned}$ | $0 \text { to } \mathrm{F}$ | $0 \text { to } F$ |
| AND | AND with A | 1.62 | A | 0 to F | $\Delta$ |  |
| ANr | AND Register | 5.40 | $\begin{aligned} & \mathbf{0} \\ & \mathbf{A} \end{aligned}$ | $\begin{aligned} & 4 \\ & 0 \end{aligned}$ | $0 \text { to } F \mid$ | $0 \text { to } F$ |
| ARr | Add Register | 5.40 | $\begin{aligned} & 0 \\ & 8 \end{aligned}$ | $\begin{aligned} & 4 \\ & 0 \end{aligned}$ | $0 \text { to } F$ | 0 to F |
| ARS | A Right Shift | $1.62+.056 * N$ | 0 | F | 4/5 | 0-F |
| ASC | Accumulator Scale | $2.88+.056 * N$ | 0 | B | 0 | A |
| CAB | Transfer Complement Logical Product A, $\mathbf{Q}+\mathbf{M}$ | $\begin{aligned} & 1.63,1.80,1.96, \\ & 2.13 \end{aligned} \dagger$ | 0 | 8 | F | 8-F |
| CAM | Transfer Complement Logical Product A, M | $\begin{aligned} & 1.63,1.80,1.96, \\ & 2.13 \end{aligned}$ | 0 | 8 | E | 8-F |
| CAQ | Transfer Complement Logical Product A, Q | $\left.\right\|_{1.18, ~ 1.34,1.34} ^{1.51}$ | 0 | 8 | F | $0-7$ |
| C BP | Clear Breakpoint Interrupt | 2.19 | 0 | B | 0 | 7 |
| CCE | Compare Character Equal | $6.14$ | 0 | $\begin{aligned} & 4 \\ & 2 \end{aligned}$ | $0-F$ | 0-F |


| Mnemonic | Definition | Execution Times ( $\mu \mathrm{sec}$ ) | OP Code |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLF | Clear Field | 6.64 \{ | 0 0 to | 5 0 to $F$ | $+\underbrace{}_{\Delta} 6$ |
| CLR | Clear to Zero | $\begin{aligned} & 1.18,1.34,1.34, \\ & 1.51^{\dagger} \end{aligned}$ | 0 | 8 | $4 \quad 0$ to 7 |
| CPB | Clear Program Protect | 1.72 | 0 | 7 | $0 \quad 0$ |
| CrE | Compare Register Equal | 5.23, $5.46{ }^{\dagger \dagger} \quad\{$ | 0 E | 4 0 | $0 \text { to } F \int_{\Delta} 0 \text { to } F$ |
| DMI | Define Micro Interrupt | 3.43 | 0 | B | 06 |
| DrP | Decrement and Repeat | $2.22{ }^{\dagger \dagger \dagger}$ | 0 | 6 | $\dagger \dagger \dagger \dagger$ 0 to F |
| DVI | Divide Integer | 10.48 | 3 | 0 to F | $\Delta$ |
| EAB | Transfer Exclusive OR A, Q, M | $\begin{aligned} & 1.63,1.80,1.96, \\ & 2.13^{\dagger} \end{aligned}$ | 0 | 8 | 7 l |
| EAM | Transfer Exclusive OR A, M | $\begin{aligned} & 1.63,1.80,1.96, \\ & 2.13 \dagger \end{aligned}$ | 0 | 8 | 68 to F |
| EAQ | Transfer Exclusive OR A, Q | $\begin{aligned} & 1.18,1.34,1.34, \\ & 1.51^{\dagger} \end{aligned}$ | 0 | 8 | $7{ }^{7}$ O to 7 |
| EIN | Enable Interrupt | 1.40 | 0 | 4 | 0 0 |
| EMS | Execute Micro Sequence | $6.20{ }^{\dagger \dagger \dagger t \dagger}$ | 0 | B | r, 0 |
| ENA | Enter A | . 95 | 0 | A | $\stackrel{1}{1}$ |
| ENQ | Enter Q | . 95 | 0 | C | $\stackrel{1}{1}$ |
| EOR | Exclusive OR with A | 1.62 | B | 0 to F | $\stackrel{1}{1}$ |
| EXI | Exit Interrupt State | 1.85 | 0 | E | - |
| $\dagger_{\text {For }}$ inter-register instructions, the first execution time is for $A$ or $Q$ register destinations, the second time is for M, A and M, or Q and M registers, the third time is for A and Q, and the fourth time for A and Q and $M$. <br> ${ }^{\dagger \dagger}$ For compare instructions, the first execution time listed is for unequal conditions, and the second time Is for equal conditions. <br> ${ }^{\dagger \dagger \dagger}{ }^{\text {Add }} .62$ microseconds for the DIP instruction. <br> $\dagger \dagger \dagger \dagger_{2, ~ 4, ~ 6, ~ 8, ~ A, ~ C, ~ E ~}^{~}$ <br> $\dagger \dagger \dagger \dagger \dagger$ Plus micro-sequence time |  |  |  |  |  |



| Mnemonic | Definition | Execution <br> Times ( $\mu \mathrm{sec}$ ) | OP Code |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LRr | Load Register | 5.40 | 0 C | 4 0 | $0 \text { to }\left.\mathrm{F}\right\|_{\Delta} 0 \text { to } \mathrm{F}$ |
| LRS | Load Right Shift | $2.30+.056 * N$ | 0 | F | 6/7 0 to F |
| LUB | Load Upper Unprotected Bounds | 2.14 | 0 | B | r,o 0 |
| MUI | Multiply Integer | $\begin{aligned} & 5.62 \mathrm{~min} . \\ & 7.49 \max . \end{aligned}$ | 2 | 0 to F | $\Delta$ |
| NOP | No Operation | 1. 17 | 0 | F | 0 to 10 to F |
| OMr | OR Memory | 5.68 | 0 | 4 1 | $\underset{\Delta}{0 \text { to } F} \int_{\Delta} 0 \text { to } F$ |
| ORr | OR Register | 5.40 | 0 D | 4 0 | $\underset{\Delta}{0} \text { to } \mathrm{F} \int_{\Delta} 0 \text { to } \mathrm{F}$ |
| OUT | Output from A | $\begin{aligned} & 3.49 \mathrm{~min} . \\ & 15.63 \mathrm{max} . \end{aligned}$ | 0 | 3 | $\stackrel{1}{\Delta}$ |
| QLS | Q Left Shift | $1.96+.056 * N$ | 0 | F | A or B 0 to F |
| QRS | Q Right Shift | 1.96 + . 056 * N | 0 | F | 2 or 30 to F |
| RAO | Replace Add 1 in Storage | 2.22 | D | 0 to F | $\Delta$ |
| RTJ | Return Jump | 1.69 | 5 | 0 to F | 1 |
| SAM | Skip if $\mathrm{A}=-$ | 1.23, $1.52{ }^{\dagger \dagger}$ | 0 | 1 | 3 0 to F |
| SAN | Skdp if $A \neq+0$ | 1.23, $1.52{ }^{\dagger \dagger}$ | 0 | 1 | 10 to F |
| SAP | Skip if $\mathrm{A}=+$ | 1.23, $1.52^{\dagger \dagger}$ | 0 | 1 | 20 to F |
| SAZ | Skip if $\mathrm{A}=+0$ | 1.23, $1.52^{\dagger \dagger}$ | 0 | 1 | 0 0 to F |
| SBr | Subtract Register | 5.47 | $\begin{aligned} & 0 \\ & 9 \end{aligned}$ | 4 0 | $0 \text { to } \mathrm{F} \int_{\Delta} 0 \text { to } \mathrm{F}$ |
| SCA | Store Character from A | 6.53 | $\begin{aligned} & \mathbf{0} \\ & \mathrm{C} \end{aligned}$ | 4 3 | ${\underset{\Delta}{0} 0 \text { to } \mathrm{F} \int_{\Delta} \text { to } \mathrm{F}}^{2}$ |
| $\dagger_{\text {Maximum time }}$ is for internal reject <br> $\dagger \dagger_{\text {For skip instructions, the first execution time is for no skip, and the second is for skip. }}$ |  |  |  |  |  |
|  |  |  |  |  |  |


| Mnemonic | Definition | Execution Times ( $\mu \mathrm{sec}$ ) | OP Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEF | Set Field | 6.64 | 0 0 to F | 5 0 to $F$ | 0 to F | 7 or F |
| SET | Set to 18 | $\begin{aligned} & 1.18,1.34,1.34, \\ & 1.51^{\dagger} \end{aligned}$ | 0 | 8 | 8 | 0 to 7 |
| SFA | Store Field | 7.15 * . 056N | $\begin{gathered} 0 \\ 0 \text { to } F \end{gathered}$ | $\begin{gathered} 5 \\ 0 \text { to } F \end{gathered}$ | 0 to F | $5 \text { or D }$ |
| SFN | Skip if Field Nonzero | 5.85, $6.08^{\dagger \dagger}$ | 0 0 | ${ }_{5}^{5}$ | $\begin{array}{r} 0 \text { to } \mathrm{F} \mid \\ \Delta \end{array}$ | $3 \text { or } B$ |
| SFZ | Skip if Field Zero | 5.85, $6.08{ }^{\dagger \dagger}$ | $\begin{gathered} 0 \\ 0 \text { to } F \end{gathered}$ | 5 0 to F | $\underset{\Delta}{ } 0 \text { to } \mathrm{F} \mid$ | $2 \text { or } A$ |
| Sto | Set/Sample Output or Input | 3.88 | 0 | B | 0 | 4 |
| SJE | Subroutine Jump Exit | 4.50 | $\begin{aligned} & 0 \\ & 5 \end{aligned}$ | $\begin{aligned} & 4 \\ & 0 \end{aligned}$ | $\mid 0 \text { to } \mathrm{F} \mid$ | $0 \text { to } F$ |
| SJr | Subroutine Jump | 4.67 | $\begin{aligned} & 0 \\ & 5 \end{aligned}$ | $\begin{aligned} & 4 \\ & 0 \end{aligned}$ | $\underset{\Delta}{0 \text { to } F \mid}$ | $\sigma_{\Delta} 0 \text { to } F$ |
| SLS | Select Stop | 1.35 | 0 | 0 | 0 | 0 |
| SNF | Skip on No Program Protect Fault | 1.17, $1.46{ }^{\dagger \dagger}$ | 0 | 1 | B | 0 to F |
| SNO | Skip on No Overflow | 1.17, $1.46{ }^{\dagger \dagger}$ | 0 | 1 | F | 0 to F |
| SNP | Skip on No Storage Parity Error | 1.35, $1.46{ }^{\dagger \dagger}$ | 0 | 1 | D | 0 to F |
| SOV | Skip on Overflow | 1.17, $1.46{ }^{\dagger \dagger}$ | 0 | 1 | A | 0 to F |
| SPA | Store A, Parity to A | 2.18 | 7 | 0 to F | $\Delta$ |  |
| SPB | Set Program Protect | 1.72 | 0 | 6 | 0 | 0 |
| SPE | Skip on Storage Parity Error | 1.35, $1.46{ }^{\dagger \dagger}$ | 0 | 1 | C | 0 to F |
| SPF | Skip on Program Protect Fault | 1.17, $1.46^{\dagger \dagger}$ | 0 | 1 | E | 0 to F |
|  is for $M, A$ and $M$, or $Q$ and $M$ registers, the third time is for $A$ and $Q$, and the fourth time for $A$ and $Q$ and $M$. ${ }^{\dagger}{ }^{\dagger}$ For skip instructions, the first execution time is for no skip, and the second is for skip. |  |  |  |  |  |  |


| Mnemonic | Definition | Execution Times ( $\mu \mathrm{sec}$ ) | OP Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPS | Sample Position Status | 3.94 | 0 | B | 0 | 5 |
| SQM | Skip if $\mathbf{Q}=$ - | 1.23, 1.52 ${ }^{\dagger}$ | 0 | 1 | 7 | 0 to F |
| SQN | Skip if $Q \neq+0$ | 1.23, $1.52{ }^{\dagger}$ | 0 | 1 | 5 | 0 to F |
| SQP | Skip if $\mathbf{Q}=+$ | 1.23, 1.52 ${ }^{\dagger}$ | 0 | 1 | 6 | 0 to F |
| SQZ | Skip if $Q=+0$ | 1.23, $1.52{ }^{\dagger}$ | 0 | 1 | 4 | 0 to F |
| SRG | Store Registers | 12.59 | 0 | B | 0 | 3 |
| SrM | Skip if Register Negative | 1.91, $2.02{ }^{\dagger}$ | 0 | 0 | $\begin{aligned} & 3,7 \mathrm{~B}, \\ & \mathrm{~F} \end{aligned}$ | 0 to F |
| SrN | Skip if Register Nonzero | 1.91, $2.02{ }^{\dagger}$ | 0 | 0 | 1,59, D | 0 to F |
| SrP | Skip if Register Positive | 1.91,2.02 ${ }^{\dagger}$ | 0 | 0 | $\begin{aligned} & 2,6 \mathrm{~A}, \\ & \mathrm{E} \end{aligned}$ | 0 to F |
| SRr | Store Register | 5.51 | $\begin{aligned} & 0 \\ & \mathbf{C} \end{aligned}$ | $4$ | $0 \text { to } \mathrm{F}$ | $\mid 0 \text { to } F \mid$ |
| SrZ | Skip if Register Zero | 1.91, $2.02{ }^{\dagger}$ | 0 | 0 | 0,48 $C$ | 0 to F |
| STA | Store A | 1.69 | 6 | 0 to F |  | $\Delta$ |
| STQ | Store Q | 1.69 | 4 | 0 to F |  | $\Delta$ |
| SUB | Subtract | 1.76 | 9 | 0 to F |  | $\Delta$ |
| SWN | Skip if Switch not Set | 1.12, 1.40 ${ }^{\dagger}$ | 0 | 1 | 9 | 0 to F |
| SWS | Skip if Switch Set | 1. $12,1.40^{\dagger}$ | 0 | 1 | 8 | 0 to F |
| TCA | Transfer Complement A | $\begin{aligned} & 1.18,1.34,1.34, \\ & 1.51^{\dagger \dagger} \end{aligned}$ | 0 | 8 | 6 | 0 to 7 |
| TCB | Transfer Complement $\mathbf{Q + M}$ | $\begin{aligned} & 1.46,1.62,1.79, \\ & 1.96 \dagger \dagger \end{aligned}$ | 0 | 8 | 5 | 8 to F |
| $\dagger$ For skip instructions, the first execution time is for no skip, and the second is for skip. $\dagger \dagger$ For inter-register instructions, the first execution time is for $A$ or $Q$ register destinations, the second time is for $M, A$ and $M$, or $Q$ and $M$ registers, the third time is for $A$ and $Q$, and the fourth time for $A$ and $Q$ and $M$. |  |  |  |  |  |  |


| Mnemonic | Definition | Execution <br> Times ( $\mu \mathrm{sec}$ ) | OP Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCM | Transfer Complement M | $\begin{aligned} & 1.46,1.62,1.79, \\ & 1.96 \end{aligned}$ | 0 | 8 | 4 | 8 to F |
| TCQ | Transfer Complement Q | $\text { 1. } 18,1.34,1.34,$ | 0 | 8 | 5 | 0 to 7 |
| TRA | Transfer A | $\begin{aligned} & 1.18,1.34,1.34, \\ & 1.51^{\dagger} \end{aligned}$ | 0 | 8 | A | 0 to 7 |
| TRB | Transfer $\mathbf{Q + M}$ | $\begin{aligned} & 1.46{ }_{2} 1.62,1.79, \\ & 1.96^{\dagger} \end{aligned}$ | 0 | 8 | 9 | 8 to F |
| TRM | Transfer M | $\begin{aligned} & 1.46,1.62,1.79 \\ & 1.96^{\dagger} \end{aligned}$ | 0 | 8 | 8 | 8 to F |
| TRQ | Transfer Q | $\begin{aligned} & 1.18,1.34,1.34, \\ & 1.51^{\dagger} \end{aligned}$ | 0 | 8 | 9 | 0 to 7 |
| $\mathbf{X F r}$ | Transfer Register | $2.47{ }^{\dagger \dagger}$ | 0 | 7 | $0,$ $1 \text { to } 7$ | 1 to 7 |
| $\dagger_{\text {For inter-register instructions, the first execution time is for } A \text { or } Q \text { register destinations, the second time }}$ is for $M, A$ and $M$, or $Q$ and $M$ registers, the third time is for $A$ and $Q$, and the fourth time for $A$ and $Q$ and $M$. $\dagger \dagger_{\text {Add }} .67$ microseconds for XFI instruction. |  |  |  |  |  |  |

## INDEX






Macro execution time 1-2
Macro instructions 1-1
Macro interrupts 5-2
Macro memory 1-6; 2-4
configuration 2-5
speed 1-2; 2-5
type 1-2
Maintenance panel 1-1; 2-6
Maintenance panel interface 1-1; 2-6
Mask registers 2-3, 4; 5-1
Master clear 3-4
Mechanical characteristics 1-3
Memory
core 1-2
cycle time 1-2
interface 1-5; 2-4
semiconductor 1-1
Micro instruction register word 1-2
Micro memory 1-1, 5
access time 1-2
addresses 1-5
size 1-2
type 1-2
Micro processor, see MP processor
Micro program 1-1
Micro-programmable computer 1-1; 2-1
basic configuration 1-1
enhanced configuration 1-5
Micro programming 1-1
Miscellaneous instructions 4-20; B-4
ASC 4-22
CBP 4-21
DMI 4-21
EMS R 4-22
GPE 4-21
GPO 4-21
LMM 4-21
LRG 4-21
SIO 4-21
SPS 4-21
SRG 4-21
Modes
absolute constant $4-2,3,13,14$
absolute, 8-bit 4-2, 3, 11, 12
absolute indirect, 8-bit $4-2,3,11,12$
auto display $3-7$
echo 3-7
panel 3-7
program 3-7
relative, 8 -bit $4-2,3,12,14$
relative, 16 -bit $4-2,3,13,14$
relative indirect, 8 -bit $4-2,3,12,14$
relative indirect, 16 -bit $4-2,3,13,14$
storage, 16 -bit $4-2,3,13,14$
MP circuit card 1-1
construction of 1-1
MP control 2-5
MP/1700 register correspondence 3-5
MSOS autoload 3-1
MUI 4-4
Multilevel processor organization 1-4

N register 2-4
N/K register 2-4
Non-operating environment $\quad 1-5$
NOP 4-6

OMr 4-16
Operands 4-7
Operating environment 1-5
Operating procedure 3-1
Operator interface 3-1
Options, standard 1-1
Organization 1-4
conventional 1-4
multilevel 1-4
$\mathrm{ORr} \quad 4-16$
OUT 4-16

P register 2-3
Panel interface
control commands 3-4
simulation 2-1, 5
Panel, maintenance 2-6
Panel/program device 7-1
Parity bit 1-2, 6; 2-4
Peripheral equipment protection $\mathbf{6 - 2}$
Physical characteristics 1-1, 3
Ports, I/O 1-2
Power requirements 1-1, 3
Power supplies 1-1
physical dimensions $1-1,3$
weight 1-3
Priority, interrupt 5-1


Relative indirect mode, 8-bit enhanced storage reference 4-12, 14 storage reference 4-2, 3
Relative indirect mode, 16-bit enhanced storage reference $4-13,14$ storage reference $4-2,3$
Relative mode, 8-bit
enhanced storage reference 4-12, 14 storage reference 4-2, 3
Relative mode, 16-bit enhanced storage reference 4-13, 14 storage reference 4-2, 3
Requirements environmental 1-5
power 1-3
RTJ 4-4

SAM 4-10
Sample position/status instruction 4-21, 22
SAN 4-10
SAP 4-10
SAZ 4-10
SBr 4-15
SCA 4-16
Selectors 2-1
Semiconductor memory 1-1, 2
SET 4-8
Set/sample input/output instruction 4-20, 21
1700 emulation 2-1
1700 enhanced processor 2-2
1700 Series computers
emulation of 1-1
1700 transform $1-5$
1700/MP register correspondence 3-5
Shift instructions 4-9; B-2
ALS $\quad 4-10$

ARS 4-10
LLS 4-10
LRS 4-10
QLS 4-10
QRS 4-10
Shutdown 3-1
Simulation, panel interface 2-5
16-bit relative indirect mode
enhanced storage reference instruction 4-13, 14
storage reference instruction 4-2, 3

16-bit relative mode enhanced storage reference instruction $4-13,14$ storage reference instruction 4-2, 3
16-bit storage mode
enhanced storage reference instruction 4-13, 14 storage reference instruction 4-2, 3
SJE 4-14
SJr 4-15
Skip instructions 4-7; B-2 SAM $\quad 4-10$
SAN 4-10
SAP 4-10
SAZ 4-10
SNF 4-10
SNO 4-10
SNP 4-10
SOV 4-10
SPE 4-10
SPF 4-10
SQM 4-10
SQN 4-10
SQP $\quad 4-10$
SQZ 4-10
SWS 4-10
SWN 4-10
Skip instructions, enhanced
SrM SK 4-19
SrN SK 4-19
SrP SK 4-19
SrZ SK 4-19
SLS 4-6
SMI, see Status mode interrupt module
SNF 4-10
SNO 4-10
SNP 4-10
SOV 4-10
SPA 4-4
SPB 4-7
SPE 4-10
SPF 4-10
SQM $4-10$
SQN 4-10
SQP 4-10
SQZ 4-10
SRG 4-21, 23
SRr 4-16
STA 4-4
Standard options 1-1
Startup 3-1
Status mode interrupt module 1-5;2-1
Status/mode register 2-3, 5
Stop/go control 3-4

```
Storage mode, 16-bit
    enhanced storage reference instruction 4-13, 14
    storage reference instruction 4-2,3
Storage reference instructions 4-1, 4; B-1
    ADD 4-4
    ADQ 4-5
    AND 4-5
    DVI 4-4
    enhanced 4-9, 10, 14
    EOR 4-5
    JMP 4-4
    LDA 4-5
    LDQ 4-5
    MUI 4-4
    RTJ 4-4
    SPA 4-4
    STA 4-4
    STQ 4-4
    SUB 4-4
    Store register instruction 4-21,23
    STQ 4-4
    SUB 4-4
    SWN 4-10
    SWS 4-10
    System failure 3-1
    TCB 4-8
    TCM 4-8
TCQ 4-8
Teletypewriter/display controller 2-5
Transform 1-1;2-1
    hardware 2-1
    jump 2-1
    module 2-1
    1700 1-5
Transforms 2-1
TRB 4-8
TRA 4-8
TRQ 4-8
Trap locations, interrupt 5-1
Truth table
    inter-register instructions 4-9
Weight
        logic chassis 1-3
        power supply 1-3
Word length 1-2
X register 2-3
```



COMMENTS: This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number.

FOLD

## POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION
PUBLICATIONS AND GRAPHICS DIVISION
4455 EASTGATE MALL
LA JOLLA, CALIFORNIA 92037


[^0]:    ${ }^{\dagger}$ Available to the $\mathbf{1 7 0 0}$ programmer.

